Warning: Derate summary report is only shown for full_clock_expanded paths. (UITE-431)
****************************************
Report : timing
	-path_type full
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 9999.00
	-max_paths 1000
	-group **clock_gating_default**
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : fdkex
Version: J-2014.06-SP2
Date   : Tue Mar 31 10:29:41 2015
****************************************


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U598/a (d04non02yd0f7)                                              -0.18    11.18     1.00    -0.02     3.08 &   180.39 r
  fifo2/U598/o1 (d04non02yd0f7)                                                       3.76     1.00              3.66 &   184.05 f
  fifo2/N204 (net)                                            1     1.90 
  fifo2/route18/a (d04bfn00yduo0)                                            0.00     3.79     1.00     0.00     0.24 &   184.30 f
  fifo2/route18/o (d04bfn00yduo0)                                                     6.02     1.00              9.61 &   193.91 f
  fifo2/n12578 (net)                                          9    22.05 
  fifo2/clk_gate_data_mem_reg_13__1_latch/en (d04cgc01nd0h0)                 0.00    14.30     1.00     0.00     5.09 &   198.99 f
  data arrival time                                                                                                       198.99

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.90     133.90
  clock reconvergence pessimism                                                                                  0.00     133.90
  clock uncertainty                                                                                             50.00     183.90
  fifo2/clk_gate_data_mem_reg_13__1_latch/clk (d04cgc01nd0h0)                                                             183.90 r
  clock gating hold time                                                                       1.00            -10.43     173.46
  data required time                                                                                                      173.46
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.46
  data arrival time                                                                                                      -198.99
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              25.53


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U598/a (d04non02yd0f7)                                              -0.18    11.18     1.00    -0.02     3.08 &   180.39 r
  fifo2/U598/o1 (d04non02yd0f7)                                                       3.76     1.00              3.66 &   184.05 f
  fifo2/N204 (net)                                            1     1.90 
  fifo2/route18/a (d04bfn00yduo0)                                            0.00     3.79     1.00     0.00     0.24 &   184.30 f
  fifo2/route18/o (d04bfn00yduo0)                                                     6.02     1.00              9.61 &   193.91 f
  fifo2/n12578 (net)                                          9    22.05 
  fifo2/clk_gate_data_mem_reg_13__2_latch/en (d04cgc01nd0h0)                 0.00    14.41     1.00     0.00     5.50 &   199.40 f
  data arrival time                                                                                                       199.40

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.90     133.90
  clock reconvergence pessimism                                                                                  0.00     133.90
  clock uncertainty                                                                                             50.00     183.90
  fifo2/clk_gate_data_mem_reg_13__2_latch/clk (d04cgc01nd0h0)                                                             183.90 r
  clock gating hold time                                                                       1.00            -10.45     173.45
  data required time                                                                                                      173.45
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.45
  data arrival time                                                                                                      -199.40
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              25.96


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1199/a (d04nab02yn0f0)                                             0.00     7.95     1.00     0.00     0.93 &   183.78 r
  fifo2/U1199/out (d04nab02yn0f0)                                                    6.88     1.00              9.72 &   193.50 r
  fifo2/n3795 (net)                                          1     5.38 
  fifo2/U716/a (d04inn00ynuh5)                                              0.00    10.21     1.00     0.00     3.06 &   196.56 r
  fifo2/U716/o1 (d04inn00ynuh5)                                                      5.57     1.00              3.63 &   200.18 f
  fifo2/N228 (net)                                           9    17.26 
  fifo2/clk_gate_data_mem_reg_1__1_latch/en (d04cgc01nd0h0)                 0.00    11.75     1.00     0.00     1.82 &   202.00 f
  data arrival time                                                                                                      202.00

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            136.04     136.04
  clock reconvergence pessimism                                                                                 0.00     136.04
  clock uncertainty                                                                                            50.00     186.04
  fifo2/clk_gate_data_mem_reg_1__1_latch/clk (d04cgc01nd0h0)                                                             186.04 r
  clock gating hold time                                                                      1.00            -10.04     176.00
  data required time                                                                                                     176.00
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     176.00
  data arrival time                                                                                                     -202.00
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             26.01


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1197/a (d04nab02yn0f0)                                             0.00     6.06     1.00     0.00     0.23 &   181.10 r
  fifo2/U1197/out (d04nab02yn0f0)                                                    6.41     1.00              9.25 &   190.35 r
  fifo2/n3791 (net)                                          1     4.25 
  fifo2/U714/a (d04inn00ynuh5)                                              0.00     7.56     1.00     0.00     1.54 &   191.89 r
  fifo2/U714/o1 (d04inn00ynuh5)                                                      5.07     1.00              3.23 &   195.13 f
  fifo2/N220 (net)                                           9    23.65 
  fifo2/clk_gate_data_mem_reg_5__5_latch/en (d04cgc01nd0h0)                -0.33    24.79     1.00    -0.04     4.61 &   199.74 f
  data arrival time                                                                                                      199.74

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            134.21     134.21
  clock reconvergence pessimism                                                                                 0.00     134.21
  clock uncertainty                                                                                            50.00     184.21
  fifo2/clk_gate_data_mem_reg_5__5_latch/clk (d04cgc01nd0h0)                                                             184.21 r
  clock gating hold time                                                                      1.00            -11.69     172.53
  data required time                                                                                                     172.53
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     172.53
  data arrival time                                                                                                     -199.74
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             27.21


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_13__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                                0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                       26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                           4     8.43 
  fifo1/post_place255/b (d04non02yn0d5)                                      0.00    26.71     1.00     0.00     1.93 &   196.49 f
  fifo1/post_place255/o1 (d04non02yn0d5)                                             21.64     1.00             16.64 &   213.14 r
  fifo1/n2622 (net)                                           4     8.63 
  fifo1/clk_gate_data_mem_reg_13__0_latch/en (d04cgc01nd0j0)                 0.00    21.90     1.00     0.00     2.26 &   215.40 r
  data arrival time                                                                                                       215.40

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             146.85     146.85
  clock reconvergence pessimism                                                                                  0.00     146.85
  clock uncertainty                                                                                             50.00     196.85
  fifo1/clk_gate_data_mem_reg_13__0_latch/clk (d04cgc01nd0j0)                                                             196.85 r
  clock gating hold time                                                                       1.00             -9.21     187.64
  data required time                                                                                                      187.64
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      187.64
  data arrival time                                                                                                      -215.40
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              27.76


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1924/b (d04nob02yd0i0)                                             0.00    12.14     1.00     0.00     5.78 &   186.66 r
  fifo2/U1924/out (d04nob02yd0i0)                                                    8.44     1.00              5.64 &   192.29 f
  fifo2/N218 (net)                                           9    17.09 
  fifo2/clk_gate_data_mem_reg_6__0_latch/en (d04cgc01nd0h0)                 0.00    26.32     1.00     0.00    10.86 &   203.15 f
  data arrival time                                                                                                      203.15

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            137.37     137.37
  clock reconvergence pessimism                                                                                 0.00     137.37
  clock uncertainty                                                                                            50.00     187.37
  fifo2/clk_gate_data_mem_reg_6__0_latch/clk (d04cgc01nd0h0)                                                             187.37 r
  clock gating hold time                                                                      1.00            -12.03     175.34
  data required time                                                                                                     175.34
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.34
  data arrival time                                                                                                     -203.15
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             27.81


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U598/a (d04non02yd0f7)                                              -0.18    11.18     1.00    -0.02     3.08 &   180.39 r
  fifo2/U598/o1 (d04non02yd0f7)                                                       3.76     1.00              3.66 &   184.05 f
  fifo2/N204 (net)                                            1     1.90 
  fifo2/route18/a (d04bfn00yduo0)                                            0.00     3.79     1.00     0.00     0.24 &   184.30 f
  fifo2/route18/o (d04bfn00yduo0)                                                     6.02     1.00              9.61 &   193.91 f
  fifo2/n12578 (net)                                          9    22.05 
  fifo2/clk_gate_data_mem_reg_13__0_latch/en (d04cgc01nd0h0)                 0.00    16.72     1.00     0.00     7.18 &   201.09 f
  data arrival time                                                                                                       201.09

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.81     133.81
  clock reconvergence pessimism                                                                                  0.00     133.81
  clock uncertainty                                                                                             50.00     183.81
  fifo2/clk_gate_data_mem_reg_13__0_latch/clk (d04cgc01nd0h0)                                                             183.81 r
  clock gating hold time                                                                       1.00            -10.78     173.03
  data required time                                                                                                      173.03
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.03
  data arrival time                                                                                                      -201.09
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              28.05


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_3__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                     6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                     0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                           11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                          4     8.20 
  fifo1/place9/a (d04non02yn0f0)                                            0.00    13.01     1.00     0.00     2.52 &   197.70 r
  fifo1/place9/o1 (d04non02yn0f0)                                                   15.47     1.00              8.85 &   206.54 f
  fifo1/n2035 (net)                                          5    15.05 
  fifo1/clk_gate_data_mem_reg_3__0_latch/en (d04cgc01nd0j0)                 0.00    24.04     1.00     0.00     8.58 &   215.13 f
  data arrival time                                                                                                      215.13

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            147.29     147.29
  clock reconvergence pessimism                                                                                 0.00     147.29
  clock uncertainty                                                                                            50.00     197.29
  fifo1/clk_gate_data_mem_reg_3__0_latch/clk (d04cgc01nd0j0)                                                             197.29 r
  clock gating hold time                                                                      1.00            -10.52     186.77
  data required time                                                                                                     186.77
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     186.77
  data arrival time                                                                                                     -215.13
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             28.35


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/place994/a (d04inn00ynuc5)                                          0.00     7.96     1.00     0.00     0.98 &   183.83 r
  fifo2/place994/o1 (d04inn00ynuc5)                                                  6.70     1.00              4.29 &   188.12 f
  fifo2/n4145 (net)                                          1     4.34 
  fifo2/post_place584/b (d04ann02yd0k0)                                    -0.13     9.90     1.00    -0.02     3.90 &   192.02 f
  fifo2/post_place584/o (d04ann02yd0k0)                                              5.73     1.00             10.52 &   202.54 f
  fifo2/n5521 (net)                                          9    24.47 
  fifo2/clk_gate_data_mem_reg_0__1_latch/en (d04cgc01nd0h0)                 0.00    11.03     1.00     0.00     1.79 &   204.33 f
  data arrival time                                                                                                      204.33

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            135.59     135.59
  clock reconvergence pessimism                                                                                 0.00     135.59
  clock uncertainty                                                                                            50.00     185.59
  fifo2/clk_gate_data_mem_reg_0__1_latch/clk (d04cgc01nd0h0)                                                             185.59 r
  clock gating hold time                                                                      1.00            -10.07     175.53
  data required time                                                                                                     175.53
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.53
  data arrival time                                                                                                     -204.33
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             28.81


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U598/a (d04non02yd0f7)                                              -0.18    11.18     1.00    -0.02     3.08 &   180.39 r
  fifo2/U598/o1 (d04non02yd0f7)                                                       3.76     1.00              3.66 &   184.05 f
  fifo2/N204 (net)                                            1     1.90 
  fifo2/route18/a (d04bfn00yduo0)                                            0.00     3.79     1.00     0.00     0.24 &   184.30 f
  fifo2/route18/o (d04bfn00yduo0)                                                     6.02     1.00              9.61 &   193.91 f
  fifo2/n12578 (net)                                          9    22.05 
  fifo2/clk_gate_data_mem_reg_13__5_latch/en (d04cgc01nd0i0)                 0.00    14.45     1.00     0.00     5.75 &   199.65 f
  data arrival time                                                                                                       199.65

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.48     129.48
  clock reconvergence pessimism                                                                                  0.00     129.48
  clock uncertainty                                                                                             50.00     179.48
  fifo2/clk_gate_data_mem_reg_13__5_latch/clk (d04cgc01nd0i0)                                                             179.48 r
  clock gating hold time                                                                       1.00             -9.68     169.81
  data required time                                                                                                      169.81
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.81
  data arrival time                                                                                                      -199.65
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              29.85


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/place603/b (d04non02yd0i0)                                           0.00    11.59     1.00     0.00     4.22 &   193.36 r
  fifo2/place603/o1 (d04non02yd0i0)                                                   7.99     1.00              5.10 &   198.46 f
  fifo2/n4348 (net)                                           9    20.90 
  fifo2/clk_gate_data_mem_reg_19__5_latch/en (d04cgc01nd0h0)                -0.24    18.53     1.00    -0.03     6.11 &   204.56 f
  data arrival time                                                                                                       204.56

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.51     135.51
  clock reconvergence pessimism                                                                                  0.00     135.51
  clock uncertainty                                                                                             50.00     185.51
  fifo2/clk_gate_data_mem_reg_19__5_latch/clk (d04cgc01nd0h0)                                                             185.51 r
  clock gating hold time                                                                       1.00            -10.95     174.56
  data required time                                                                                                      174.56
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.56
  data arrival time                                                                                                      -204.56
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              30.01


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/place892/b (d04non02yd0h5)                                          0.00    12.05     1.00     0.00     5.09 &   185.96 r
  fifo2/place892/o1 (d04non02yd0h5)                                                  9.43     1.00              6.28 &   192.24 f
  fifo2/n4786 (net)                                          9    22.28 
  fifo2/clk_gate_data_mem_reg_7__4_latch/en (d04cgc01nd0h0)                 0.00    27.45     1.00     0.00     9.28 &   201.52 f
  data arrival time                                                                                                      201.52

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.64     133.64
  clock reconvergence pessimism                                                                                 0.00     133.64
  clock uncertainty                                                                                            50.00     183.64
  fifo2/clk_gate_data_mem_reg_7__4_latch/clk (d04cgc01nd0h0)                                                             183.64 r
  clock gating hold time                                                                      1.00            -12.28     171.37
  data required time                                                                                                     171.37
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.37
  data arrival time                                                                                                     -201.52
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             30.15


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_11__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                      5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                               0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                     20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                           5     8.70 
  fifo0/U597/a (d04non02yd0h5)                                              -0.20    21.03     1.00    -0.11     2.46 &   200.58 r
  fifo0/U597/o1 (d04non02yd0h5)                                                       9.90     1.00              6.93 &   207.51 f
  fifo0/N122 (net)                                            5    14.19 
  fifo0/clk_gate_data_mem_reg_11__2_latch/en (d04cgc01nd0h0)                -0.18    13.70     1.00    -0.02     3.17 &   210.68 f
  data arrival time                                                                                                       210.68

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             140.40     140.40
  clock reconvergence pessimism                                                                                  0.00     140.40
  clock uncertainty                                                                                             50.00     190.40
  fifo0/clk_gate_data_mem_reg_11__2_latch/clk (d04cgc01nd0h0)                                                             190.40 r
  clock gating hold time                                                                       1.00             -9.96     180.44
  data required time                                                                                                      180.44
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      180.44
  data arrival time                                                                                                      -210.68
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              30.24


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/place603/b (d04non02yd0i0)                                           0.00    11.59     1.00     0.00     4.22 &   193.36 r
  fifo2/place603/o1 (d04non02yd0i0)                                                   7.99     1.00              5.10 &   198.46 f
  fifo2/n4348 (net)                                           9    20.90 
  fifo2/clk_gate_data_mem_reg_19__2_latch/en (d04cgc01nd0h0)                -0.24    18.49     1.00    -0.03     6.45 &   204.91 f
  data arrival time                                                                                                       204.91

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.81     134.81
  clock reconvergence pessimism                                                                                  0.00     134.81
  clock uncertainty                                                                                             50.00     184.81
  fifo2/clk_gate_data_mem_reg_19__2_latch/clk (d04cgc01nd0h0)                                                             184.81 r
  clock gating hold time                                                                       1.00            -10.57     174.24
  data required time                                                                                                      174.24
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.24
  data arrival time                                                                                                      -204.91
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              30.67


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/place603/b (d04non02yd0i0)                                           0.00    11.59     1.00     0.00     4.22 &   193.36 r
  fifo2/place603/o1 (d04non02yd0i0)                                                   7.99     1.00              5.10 &   198.46 f
  fifo2/n4348 (net)                                           9    20.90 
  fifo2/clk_gate_data_mem_reg_19__7_latch/en (d04cgc01nd0h0)                -0.24    18.63     1.00    -0.03     6.56 &   205.02 f
  data arrival time                                                                                                       205.02

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.28     135.28
  clock reconvergence pessimism                                                                                  0.00     135.28
  clock uncertainty                                                                                             50.00     185.28
  fifo2/clk_gate_data_mem_reg_19__7_latch/clk (d04cgc01nd0h0)                                                             185.28 r
  clock gating hold time                                                                       1.00            -10.95     174.33
  data required time                                                                                                      174.33
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.33
  data arrival time                                                                                                      -205.02
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              30.69


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                        21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                          12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                   6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                   0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                           5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                        2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                        0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                         4    10.19 
  fifo2/U1924/b (d04nob02yd0i0)                                           0.00    12.14     1.00     0.00     5.78 &   186.66 r
  fifo2/U1924/out (d04nob02yd0i0)                                                  8.44     1.00              5.64 &   192.29 f
  fifo2/N218 (net)                                         9    17.09 
  fifo2/clk_gate_data_mem_reg_6__latch/en (d04cgc01nd0h0)                 0.00    27.08     1.00     0.00    13.58 &   205.88 f
  data arrival time                                                                                                    205.88

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          136.48     136.48
  clock reconvergence pessimism                                                                               0.00     136.48
  clock uncertainty                                                                                          50.00     186.48
  fifo2/clk_gate_data_mem_reg_6__latch/clk (d04cgc01nd0h0)                                                             186.48 r
  clock gating hold time                                                                    1.00            -12.11     174.37
  data required time                                                                                                   174.37
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   174.37
  data arrival time                                                                                                   -205.88
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           31.51


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U598/a (d04non02yd0f7)                                              -0.18    11.18     1.00    -0.02     3.08 &   180.39 r
  fifo2/U598/o1 (d04non02yd0f7)                                                       3.76     1.00              3.66 &   184.05 f
  fifo2/N204 (net)                                            1     1.90 
  fifo2/route18/a (d04bfn00yduo0)                                            0.00     3.79     1.00     0.00     0.24 &   184.30 f
  fifo2/route18/o (d04bfn00yduo0)                                                     6.02     1.00              9.61 &   193.91 f
  fifo2/n12578 (net)                                          9    22.05 
  fifo2/clk_gate_data_mem_reg_13__3_latch/en (d04cgc01nd0h0)                 0.00    14.66     1.00     0.00     6.20 &   200.10 f
  data arrival time                                                                                                       200.10

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.95     128.95
  clock reconvergence pessimism                                                                                  0.00     128.95
  clock uncertainty                                                                                             50.00     178.95
  fifo2/clk_gate_data_mem_reg_13__3_latch/clk (d04cgc01nd0h0)                                                             178.95 r
  clock gating hold time                                                                       1.00            -10.38     168.57
  data required time                                                                                                      168.57
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.57
  data arrival time                                                                                                      -200.10
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              31.53


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U598/a (d04non02yd0f7)                                              -0.18    11.18     1.00    -0.02     3.08 &   180.39 r
  fifo2/U598/o1 (d04non02yd0f7)                                                       3.76     1.00              3.66 &   184.05 f
  fifo2/N204 (net)                                            1     1.90 
  fifo2/route18/a (d04bfn00yduo0)                                            0.00     3.79     1.00     0.00     0.24 &   184.30 f
  fifo2/route18/o (d04bfn00yduo0)                                                     6.02     1.00              9.61 &   193.91 f
  fifo2/n12578 (net)                                          9    22.05 
  fifo2/clk_gate_data_mem_reg_13__4_latch/en (d04cgc01nd0h0)                 0.00    14.68     1.00     0.00     6.29 &   200.20 f
  data arrival time                                                                                                       200.20

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.03     129.03
  clock reconvergence pessimism                                                                                  0.00     129.03
  clock uncertainty                                                                                             50.00     179.03
  fifo2/clk_gate_data_mem_reg_13__4_latch/clk (d04cgc01nd0h0)                                                             179.03 r
  clock gating hold time                                                                       1.00            -10.38     168.65
  data required time                                                                                                      168.65
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.65
  data arrival time                                                                                                      -200.20
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              31.55


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U598/a (d04non02yd0f7)                                              -0.18    11.18     1.00    -0.02     3.08 &   180.39 r
  fifo2/U598/o1 (d04non02yd0f7)                                                       3.76     1.00              3.66 &   184.05 f
  fifo2/N204 (net)                                            1     1.90 
  fifo2/route18/a (d04bfn00yduo0)                                            0.00     3.79     1.00     0.00     0.24 &   184.30 f
  fifo2/route18/o (d04bfn00yduo0)                                                     6.02     1.00              9.61 &   193.91 f
  fifo2/n12578 (net)                                          9    22.05 
  fifo2/clk_gate_data_mem_reg_13__7_latch/en (d04cgc01nd0h0)                 0.00    15.68     1.00     0.00     7.13 &   201.04 f
  data arrival time                                                                                                       201.04

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.07     130.07
  clock reconvergence pessimism                                                                                  0.00     130.07
  clock uncertainty                                                                                             50.00     180.07
  fifo2/clk_gate_data_mem_reg_13__7_latch/clk (d04cgc01nd0h0)                                                             180.07 r
  clock gating hold time                                                                       1.00            -10.68     169.38
  data required time                                                                                                      169.38
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.38
  data arrival time                                                                                                      -201.04
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              31.65


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1924/b (d04nob02yd0i0)                                             0.00    12.14     1.00     0.00     5.78 &   186.66 r
  fifo2/U1924/out (d04nob02yd0i0)                                                    8.44     1.00              5.64 &   192.29 f
  fifo2/N218 (net)                                           9    17.09 
  fifo2/clk_gate_data_mem_reg_6__1_latch/en (d04cgc01nd0h0)                 0.00    28.04     1.00     0.00    10.48 &   202.77 f
  data arrival time                                                                                                      202.77

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.24     133.24
  clock reconvergence pessimism                                                                                 0.00     133.24
  clock uncertainty                                                                                            50.00     183.24
  fifo2/clk_gate_data_mem_reg_6__1_latch/clk (d04cgc01nd0h0)                                                             183.24 r
  clock gating hold time                                                                      1.00            -12.14     171.10
  data required time                                                                                                     171.10
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.10
  data arrival time                                                                                                     -202.77
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             31.67


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1199/a (d04nab02yn0f0)                                             0.00     7.95     1.00     0.00     0.93 &   183.78 r
  fifo2/U1199/out (d04nab02yn0f0)                                                    6.88     1.00              9.72 &   193.50 r
  fifo2/n3795 (net)                                          1     5.38 
  fifo2/U716/a (d04inn00ynuh5)                                              0.00    10.21     1.00     0.00     3.06 &   196.56 r
  fifo2/U716/o1 (d04inn00ynuh5)                                                      5.57     1.00              3.63 &   200.18 f
  fifo2/N228 (net)                                           9    17.26 
  fifo2/clk_gate_data_mem_reg_1__5_latch/en (d04cgc01nd0h0)                 0.00    17.68     1.00     0.00     5.26 &   205.44 f
  data arrival time                                                                                                      205.44

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            134.16     134.16
  clock reconvergence pessimism                                                                                 0.00     134.16
  clock uncertainty                                                                                            50.00     184.16
  fifo2/clk_gate_data_mem_reg_1__5_latch/clk (d04cgc01nd0h0)                                                             184.16 r
  clock gating hold time                                                                      1.00            -10.41     173.75
  data required time                                                                                                     173.75
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     173.75
  data arrival time                                                                                                     -205.44
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             31.69


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                    5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                            0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                   9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                          4     7.05 
  fifo2/U598/a (d04non02yd0f7)                                            -0.18    11.18     1.00    -0.02     3.08 &   180.39 r
  fifo2/U598/o1 (d04non02yd0f7)                                                     3.76     1.00              3.66 &   184.05 f
  fifo2/N204 (net)                                          1     1.90 
  fifo2/route18/a (d04bfn00yduo0)                                          0.00     3.79     1.00     0.00     0.24 &   184.30 f
  fifo2/route18/o (d04bfn00yduo0)                                                   6.02     1.00              9.61 &   193.91 f
  fifo2/n12578 (net)                                        9    22.05 
  fifo2/clk_gate_data_mem_reg_13__latch/en (d04cgc01nd0i0)                 0.00    18.77     1.00     0.00    11.25 &   205.16 f
  data arrival time                                                                                                     205.16

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           134.46     134.46
  clock reconvergence pessimism                                                                                0.00     134.46
  clock uncertainty                                                                                           50.00     184.46
  fifo2/clk_gate_data_mem_reg_13__latch/clk (d04cgc01nd0i0)                                                             184.46 r
  clock gating hold time                                                                     1.00            -11.07     173.38
  data required time                                                                                                    173.38
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    173.38
  data arrival time                                                                                                    -205.16
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            31.77


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_5__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                     6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                               0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                      26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                          4     8.43 
  fifo1/route37/b (d04orn02yn0f0)                                           0.00    26.66     1.00     0.00     1.72 &   196.29 f
  fifo1/route37/o (d04orn02yn0f0)                                                    4.59     1.00             14.79 &   211.08 f
  fifo1/N128 (net)                                           1     3.71 
  fifo1/route32/a (d04inn00ynuh5)                                           0.00     4.62     1.00     0.00     0.26 &   211.34 f
  fifo1/route32/o1 (d04inn00ynuh5)                                                   7.67     1.00              3.90 &   215.24 r
  fifo1/n6233 (net)                                          5    16.49 
  fifo1/clk_gate_data_mem_reg_5__0_latch/en (d04cgc01nd0j0)                -0.20    14.21     1.00    -0.02     5.57 &   220.81 r
  data arrival time                                                                                                      220.81

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            147.30     147.30
  clock reconvergence pessimism                                                                                 0.00     147.30
  clock uncertainty                                                                                            50.00     197.30
  fifo1/clk_gate_data_mem_reg_5__0_latch/clk (d04cgc01nd0j0)                                                             197.30 r
  clock gating hold time                                                                      1.00             -8.45     188.85
  data required time                                                                                                     188.85
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     188.85
  data arrival time                                                                                                     -220.81
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             31.96


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1199/a (d04nab02yn0f0)                                             0.00     7.95     1.00     0.00     0.93 &   183.78 r
  fifo2/U1199/out (d04nab02yn0f0)                                                    6.88     1.00              9.72 &   193.50 r
  fifo2/n3795 (net)                                          1     5.38 
  fifo2/U716/a (d04inn00ynuh5)                                              0.00    10.21     1.00     0.00     3.06 &   196.56 r
  fifo2/U716/o1 (d04inn00ynuh5)                                                      5.57     1.00              3.63 &   200.18 f
  fifo2/N228 (net)                                           9    17.26 
  fifo2/clk_gate_data_mem_reg_1__2_latch/en (d04cgc01nd0h0)                 0.00    18.17     1.00     0.00     5.89 &   206.07 f
  data arrival time                                                                                                      206.07

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            134.55     134.55
  clock reconvergence pessimism                                                                                 0.00     134.55
  clock uncertainty                                                                                            50.00     184.55
  fifo2/clk_gate_data_mem_reg_1__2_latch/clk (d04cgc01nd0h0)                                                             184.55 r
  clock gating hold time                                                                      1.00            -10.52     174.03
  data required time                                                                                                     174.03
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     174.03
  data arrival time                                                                                                     -206.07
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             32.04


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_4__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                     9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                             -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                     11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                          4     3.22 
  fifo1/U196/a (d04inn00yn0a5)                                              0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U196/o1 (d04inn00yn0a5)                                                      6.17     1.00              5.97 &   197.19 f
  fifo1/n2018 (net)                                          1     1.29 
  fifo1/U109/a (d04non02yn0d5)                                              0.00     6.18     1.00     0.00     0.16 &   197.35 f
  fifo1/U109/o1 (d04non02yn0d5)                                                     10.90     1.00              9.20 &   206.55 r
  fifo1/N129 (net)                                           3     4.71 
  fifo1/clk_gate_data_mem_reg_4__3_latch/en (d04cgc01nd0i0)                 0.00    11.13     1.00     0.00     1.14 &   207.69 r
  data arrival time                                                                                                      207.69

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            135.29     135.29
  clock reconvergence pessimism                                                                                 0.00     135.29
  clock uncertainty                                                                                            50.00     185.29
  fifo1/clk_gate_data_mem_reg_4__3_latch/clk (d04cgc01nd0i0)                                                             185.29 r
  clock gating hold time                                                                      1.00             -9.69     175.60
  data required time                                                                                                     175.60
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.60
  data arrival time                                                                                                     -207.69
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             32.09


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U598/a (d04non02yd0f7)                                              -0.18    11.18     1.00    -0.02     3.08 &   180.39 r
  fifo2/U598/o1 (d04non02yd0f7)                                                       3.76     1.00              3.66 &   184.05 f
  fifo2/N204 (net)                                            1     1.90 
  fifo2/route18/a (d04bfn00yduo0)                                            0.00     3.79     1.00     0.00     0.24 &   184.30 f
  fifo2/route18/o (d04bfn00yduo0)                                                     6.02     1.00              9.61 &   193.91 f
  fifo2/n12578 (net)                                          9    22.05 
  fifo2/clk_gate_data_mem_reg_13__6_latch/en (d04cgc01nd0h0)                 0.00    19.05     1.00     0.00    12.51 &   206.42 f
  data arrival time                                                                                                       206.42

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.18     135.18
  clock reconvergence pessimism                                                                                  0.00     135.18
  clock uncertainty                                                                                             50.00     185.18
  fifo2/clk_gate_data_mem_reg_13__6_latch/clk (d04cgc01nd0h0)                                                             185.18 r
  clock gating hold time                                                                       1.00            -10.96     174.21
  data required time                                                                                                      174.21
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.21
  data arrival time                                                                                                      -206.42
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              32.20


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1924/b (d04nob02yd0i0)                                             0.00    12.14     1.00     0.00     5.78 &   186.66 r
  fifo2/U1924/out (d04nob02yd0i0)                                                    8.44     1.00              5.64 &   192.29 f
  fifo2/N218 (net)                                           9    17.09 
  fifo2/clk_gate_data_mem_reg_6__6_latch/en (d04cgc01nd0h0)                 0.00    27.08     1.00     0.00    13.61 &   205.90 f
  data arrival time                                                                                                      205.90

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            135.97     135.97
  clock reconvergence pessimism                                                                                 0.00     135.97
  clock uncertainty                                                                                            50.00     185.97
  fifo2/clk_gate_data_mem_reg_6__6_latch/clk (d04cgc01nd0h0)                                                             185.97 r
  clock gating hold time                                                                      1.00            -12.42     173.55
  data required time                                                                                                     173.55
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     173.55
  data arrival time                                                                                                     -205.90
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             32.35


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_11__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                      5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                               0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                     20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                           5     8.70 
  fifo0/U597/a (d04non02yd0h5)                                              -0.20    21.03     1.00    -0.11     2.46 &   200.58 r
  fifo0/U597/o1 (d04non02yd0h5)                                                       9.90     1.00              6.93 &   207.51 f
  fifo0/N122 (net)                                            5    14.19 
  fifo0/clk_gate_data_mem_reg_11__1_latch/en (d04cgc01nd0j0)                -0.14    10.73     1.00    -0.02     0.98 &   208.50 f
  data arrival time                                                                                                       208.50

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.78     134.78
  clock reconvergence pessimism                                                                                  0.00     134.78
  clock uncertainty                                                                                             50.00     184.78
  fifo0/clk_gate_data_mem_reg_11__1_latch/clk (d04cgc01nd0j0)                                                             184.78 r
  clock gating hold time                                                                       1.00             -8.70     176.08
  data required time                                                                                                      176.08
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      176.08
  data arrival time                                                                                                      -208.50
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              32.41


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U710/b (d04non02yd0h5)                                               0.00    18.25     1.00     0.00     5.98 &   191.73 r
  fifo2/U710/o1 (d04non02yd0h5)                                                      10.29     1.00              7.58 &   199.31 f
  fifo2/N196 (net)                                            9    19.85 
  fifo2/clk_gate_data_mem_reg_17__1_latch/en (d04cgc01nd0h0)                 0.00    19.31     1.00     0.00     4.37 &   203.68 f
  data arrival time                                                                                                       203.68

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.77     131.77
  clock reconvergence pessimism                                                                                  0.00     131.77
  clock uncertainty                                                                                             50.00     181.77
  fifo2/clk_gate_data_mem_reg_17__1_latch/clk (d04cgc01nd0h0)                                                             181.77 r
  clock gating hold time                                                                       1.00            -10.67     171.09
  data required time                                                                                                      171.09
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.09
  data arrival time                                                                                                      -203.68
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              32.59


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/place603/b (d04non02yd0i0)                                           0.00    11.59     1.00     0.00     4.22 &   193.36 r
  fifo2/place603/o1 (d04non02yd0i0)                                                   7.99     1.00              5.10 &   198.46 f
  fifo2/n4348 (net)                                           9    20.90 
  fifo2/clk_gate_data_mem_reg_19__1_latch/en (d04cgc01nd0h0)                -0.30    22.62     1.00    -0.04     8.64 &   207.10 f
  data arrival time                                                                                                       207.10

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.03     136.03
  clock reconvergence pessimism                                                                                  0.00     136.03
  clock uncertainty                                                                                             50.00     186.03
  fifo2/clk_gate_data_mem_reg_19__1_latch/clk (d04cgc01nd0h0)                                                             186.03 r
  clock gating hold time                                                                       1.00            -11.57     174.45
  data required time                                                                                                      174.45
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.45
  data arrival time                                                                                                      -207.10
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              32.64


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1924/b (d04nob02yd0i0)                                             0.00    12.14     1.00     0.00     5.78 &   186.66 r
  fifo2/U1924/out (d04nob02yd0i0)                                                    8.44     1.00              5.64 &   192.29 f
  fifo2/N218 (net)                                           9    17.09 
  fifo2/clk_gate_data_mem_reg_6__7_latch/en (d04cgc01nd0j0)                 0.00    26.88     1.00     0.00    12.56 &   204.86 f
  data arrival time                                                                                                      204.86

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.03     133.03
  clock reconvergence pessimism                                                                                 0.00     133.03
  clock uncertainty                                                                                            50.00     183.03
  fifo2/clk_gate_data_mem_reg_6__7_latch/clk (d04cgc01nd0j0)                                                             183.03 r
  clock gating hold time                                                                      1.00            -11.04     171.98
  data required time                                                                                                     171.98
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.98
  data arrival time                                                                                                     -204.86
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             32.87


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1931/b (d04nob02yn0d0)                                             0.00     8.06     1.00     0.00     1.55 &   184.40 r
  fifo2/U1931/out (d04nob02yn0d0)                                                    9.62     1.00              7.06 &   191.47 f
  fifo2/N226 (net)                                           1     4.24 
  fifo2/post_place605/a (d04bfn00yduk0)                                     0.00    14.28     1.00     0.00     4.77 &   196.24 f
  fifo2/post_place605/o (d04bfn00yduk0)                                              5.31     1.00             11.31 &   207.54 f
  fifo2/n5545 (net)                                          9    17.43 
  fifo2/clk_gate_data_mem_reg_2__7_latch/en (d04cgc01nd0h0)                 0.00     8.93     1.00     0.00     1.34 &   208.88 f
  data arrival time                                                                                                      208.88

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            135.39     135.39
  clock reconvergence pessimism                                                                                 0.00     135.39
  clock uncertainty                                                                                            50.00     185.39
  fifo2/clk_gate_data_mem_reg_2__7_latch/clk (d04cgc01nd0h0)                                                             185.39 r
  clock gating hold time                                                                      1.00             -9.58     175.81
  data required time                                                                                                     175.81
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.81
  data arrival time                                                                                                     -208.88
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             33.07


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                          21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                            19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                     9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                            -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                   14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                          4    11.89 
  fifo2/post_place624/b (d04non02yd0h5)                                     0.00    17.67     1.00     0.00     5.18 &   190.92 r
  fifo2/post_place624/o1 (d04non02yd0h5)                                             9.00     1.00              7.20 &   198.12 f
  fifo2/n5569 (net)                                          9    18.42 
  fifo2/clk_gate_data_mem_reg_9__1_latch/en (d04cgc01nd0h0)                 0.00    16.65     1.00     0.00     3.06 &   201.19 f
  data arrival time                                                                                                      201.19

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.61     128.61
  clock reconvergence pessimism                                                                                 0.00     128.61
  clock uncertainty                                                                                            50.00     178.61
  fifo2/clk_gate_data_mem_reg_9__1_latch/clk (d04cgc01nd0h0)                                                             178.61 r
  clock gating hold time                                                                      1.00            -10.54     168.07
  data required time                                                                                                     168.07
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.07
  data arrival time                                                                                                     -201.19
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             33.12


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_19__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                      0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                            11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                           4     8.20 
  fifo1/U112/a (d04non02yd0f7)                                               0.00    12.77     1.00     0.00     2.29 &   197.47 r
  fifo1/U112/o1 (d04non02yd0f7)                                                      14.21     1.00              8.27 &   205.74 f
  fifo1/N114 (net)                                            5    20.39 
  fifo1/clk_gate_data_mem_reg_19__3_latch/en (d04cgc01nd0i0)                -0.28    17.22     1.00    -0.03     2.01 &   207.75 f
  data arrival time                                                                                                       207.75

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.26     135.26
  clock reconvergence pessimism                                                                                  0.00     135.26
  clock uncertainty                                                                                             50.00     185.26
  fifo1/clk_gate_data_mem_reg_19__3_latch/clk (d04cgc01nd0i0)                                                             185.26 r
  clock gating hold time                                                                       1.00            -10.79     174.47
  data required time                                                                                                      174.47
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.47
  data arrival time                                                                                                      -207.75
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              33.28


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_13__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                    5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                              0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                     26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                         4     6.03 
  fifo0/U600/a (d04non02yd0f7)                                            -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U600/o1 (d04non02yd0f7)                                                    10.26     1.00              6.52 &   207.80 f
  fifo0/N120 (net)                                          5    12.07 
  fifo0/clk_gate_data_mem_reg_13__latch/en (d04cgc01nd0i0)                -1.93    16.85     1.00    -1.30     2.64 &   210.45 f
  data arrival time                                                                                                     210.45

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           137.18     137.18
  clock reconvergence pessimism                                                                                0.00     137.18
  clock uncertainty                                                                                           50.00     187.18
  fifo0/clk_gate_data_mem_reg_13__latch/clk (d04cgc01nd0i0)                                                             187.18 r
  clock gating hold time                                                                     1.00            -10.29     176.89
  data required time                                                                                                    176.89
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    176.89
  data arrival time                                                                                                    -210.45
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            33.55


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1931/b (d04nob02yn0d0)                                             0.00     8.06     1.00     0.00     1.55 &   184.40 r
  fifo2/U1931/out (d04nob02yn0d0)                                                    9.62     1.00              7.06 &   191.47 f
  fifo2/N226 (net)                                           1     4.24 
  fifo2/post_place605/a (d04bfn00yduk0)                                     0.00    14.28     1.00     0.00     4.77 &   196.24 f
  fifo2/post_place605/o (d04bfn00yduk0)                                              5.31     1.00             11.31 &   207.54 f
  fifo2/n5545 (net)                                          9    17.43 
  fifo2/clk_gate_data_mem_reg_2__5_latch/en (d04cgc01nd0h0)                 0.00     9.89     1.00     0.00     1.97 &   209.51 f
  data arrival time                                                                                                      209.51

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            135.37     135.37
  clock reconvergence pessimism                                                                                 0.00     135.37
  clock uncertainty                                                                                            50.00     185.37
  fifo2/clk_gate_data_mem_reg_2__5_latch/clk (d04cgc01nd0h0)                                                             185.37 r
  clock gating hold time                                                                      1.00             -9.73     175.64
  data required time                                                                                                     175.64
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.64
  data arrival time                                                                                                     -209.51
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             33.88


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/post_route5/b (d04orn02yd0d5)                                       -0.18    11.17     1.00    -0.02     2.60 &   179.92 r
  fifo2/post_route5/o (d04orn02yd0d5)                                                 6.37     1.00             14.31 &   194.22 r
  fifo2/n5329 (net)                                           1     3.77 
  fifo2/post_route6/a (d04inn00nnuh5)                                        0.00     6.43     1.00     0.00     0.43 &   194.65 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                                                6.78     1.00              3.48 &   198.14 f
  fifo2/n8 (net)                                              9    21.28 
  fifo2/clk_gate_data_mem_reg_29__6_latch/en (d04cgc01nd0h0)                -2.40    25.33     1.00    -1.29    10.55 &   208.69 f
  data arrival time                                                                                                       208.69

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.52     136.52
  clock reconvergence pessimism                                                                                  0.00     136.52
  clock uncertainty                                                                                             50.00     186.52
  fifo2/clk_gate_data_mem_reg_29__6_latch/clk (d04cgc01nd0h0)                                                             186.52 r
  clock gating hold time                                                                       1.00            -11.87     174.66
  data required time                                                                                                      174.66
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.66
  data arrival time                                                                                                      -208.69
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              34.03


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_27__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                      0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                            11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                           4     8.20 
  fifo1/U211/a (d04non02yd0h5)                                               0.00    13.03     1.00     0.00     2.58 &   197.76 r
  fifo1/U211/o1 (d04non02yd0h5)                                                      10.05     1.00              6.21 &   203.97 f
  fifo1/N106 (net)                                            5    18.55 
  fifo1/clk_gate_data_mem_reg_27__2_latch/en (d04cgc01nd0h0)                -0.27    19.97     1.00    -0.03    10.51 &   214.48 f
  data arrival time                                                                                                       214.48

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             141.85     141.85
  clock reconvergence pessimism                                                                                  0.00     141.85
  clock uncertainty                                                                                             50.00     191.85
  fifo1/clk_gate_data_mem_reg_27__2_latch/clk (d04cgc01nd0h0)                                                             191.85 r
  clock gating hold time                                                                       1.00            -11.45     180.40
  data required time                                                                                                      180.40
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      180.40
  data arrival time                                                                                                      -214.48
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              34.07


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U849/b (d04orn02yd0f7)                                              -0.18    10.97     1.00    -0.02     1.52 &   178.83 r
  fifo2/U849/o (d04orn02yd0f7)                                                       10.81     1.00             10.69 &   189.52 r
  fifo2/n3781 (net)                                           3    12.64 
  fifo2/place1000/a (d04inn00yduo7)                                          0.00    30.94     1.00     0.00    11.01 &   200.53 r
  fifo2/place1000/o1 (d04inn00yduo7)                                                  7.87     1.00              3.85 &   204.37 f
  fifo2/n4151 (net)                                           4    12.90 
  fifo2/clk_gate_data_mem_reg_21__5_latch/en (d04cgc01nd0h0)                -0.95    14.87     1.00    -0.40     4.00 &   208.38 f
  data arrival time                                                                                                       208.38

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.25     134.25
  clock reconvergence pessimism                                                                                  0.00     134.25
  clock uncertainty                                                                                             50.00     184.25
  fifo2/clk_gate_data_mem_reg_21__5_latch/clk (d04cgc01nd0h0)                                                             184.25 r
  clock gating hold time                                                                       1.00            -10.30     173.95
  data required time                                                                                                      173.95
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.95
  data arrival time                                                                                                      -208.38
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              34.43


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                          21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                            19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                     9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                            -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                   14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                          4    11.89 
  fifo2/post_place624/b (d04non02yd0h5)                                     0.00    17.67     1.00     0.00     5.18 &   190.92 r
  fifo2/post_place624/o1 (d04non02yd0h5)                                             9.00     1.00              7.20 &   198.12 f
  fifo2/n5569 (net)                                          9    18.42 
  fifo2/clk_gate_data_mem_reg_9__5_latch/en (d04cgc01nd0h0)                 0.00    23.27     1.00     0.00     8.02 &   206.14 f
  data arrival time                                                                                                      206.14

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.08     133.08
  clock reconvergence pessimism                                                                                 0.00     133.08
  clock uncertainty                                                                                            50.00     183.08
  fifo2/clk_gate_data_mem_reg_9__5_latch/clk (d04cgc01nd0h0)                                                             183.08 r
  clock gating hold time                                                                      1.00            -11.44     171.64
  data required time                                                                                                     171.64
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.64
  data arrival time                                                                                                     -206.14
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             34.50


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1933/b (d04nob02yn0d0)                                             0.00     8.07     1.00     0.00     1.78 &   184.63 r
  fifo2/U1933/out (d04nob02yn0d0)                                                    9.58     1.00              6.88 &   191.51 f
  fifo2/N222 (net)                                           1     4.03 
  fifo2/post_place556/a (d04bfn00yduk0)                                    -1.01    13.99     1.00    -0.12     4.29 &   195.80 f
  fifo2/post_place556/o (d04bfn00yduk0)                                              5.99     1.00             11.52 &   207.32 f
  fifo2/n5491 (net)                                          9    20.53 
  fifo2/clk_gate_data_mem_reg_4__2_latch/en (d04cgc01nd0h0)                 0.00    13.00     1.00     0.00     3.53 &   210.85 f
  data arrival time                                                                                                      210.85

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            136.04     136.04
  clock reconvergence pessimism                                                                                 0.00     136.04
  clock uncertainty                                                                                            50.00     186.04
  fifo2/clk_gate_data_mem_reg_4__2_latch/clk (d04cgc01nd0h0)                                                             186.04 r
  clock gating hold time                                                                      1.00            -10.31     175.74
  data required time                                                                                                     175.74
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.74
  data arrival time                                                                                                     -210.85
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             35.12


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/place892/b (d04non02yd0h5)                                          0.00    12.05     1.00     0.00     5.09 &   185.96 r
  fifo2/place892/o1 (d04non02yd0h5)                                                  9.43     1.00              6.28 &   192.24 f
  fifo2/n4786 (net)                                          9    22.28 
  fifo2/clk_gate_data_mem_reg_7__3_latch/en (d04cgc01nd0e0)                 0.00    25.64     1.00     0.00     8.17 &   200.41 f
  data arrival time                                                                                                      200.41

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            125.80     125.80
  clock reconvergence pessimism                                                                                 0.00     125.80
  clock uncertainty                                                                                            50.00     175.80
  fifo2/clk_gate_data_mem_reg_7__3_latch/clk (d04cgc01nd0e0)                                                             175.80 r
  clock gating hold time                                                                      1.00            -10.73     165.07
  data required time                                                                                                     165.07
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     165.07
  data arrival time                                                                                                     -200.41
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             35.34


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/place892/b (d04non02yd0h5)                                          0.00    12.05     1.00     0.00     5.09 &   185.96 r
  fifo2/place892/o1 (d04non02yd0h5)                                                  9.43     1.00              6.28 &   192.24 f
  fifo2/n4786 (net)                                          9    22.28 
  fifo2/clk_gate_data_mem_reg_7__5_latch/en (d04cgc01nd0h0)                 0.00    35.29     1.00     0.00    13.46 &   205.70 f
  data arrival time                                                                                                      205.70

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.33     133.33
  clock reconvergence pessimism                                                                                 0.00     133.33
  clock uncertainty                                                                                            50.00     183.33
  fifo2/clk_gate_data_mem_reg_7__5_latch/clk (d04cgc01nd0h0)                                                             183.33 r
  clock gating hold time                                                                      1.00            -13.14     170.19
  data required time                                                                                                     170.19
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.19
  data arrival time                                                                                                     -205.70
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             35.51


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1197/a (d04nab02yn0f0)                                             0.00     6.06     1.00     0.00     0.23 &   181.10 r
  fifo2/U1197/out (d04nab02yn0f0)                                                    6.41     1.00              9.25 &   190.35 r
  fifo2/n3791 (net)                                          1     4.25 
  fifo2/U714/a (d04inn00ynuh5)                                              0.00     7.56     1.00     0.00     1.54 &   191.89 r
  fifo2/U714/o1 (d04inn00ynuh5)                                                      5.07     1.00              3.23 &   195.13 f
  fifo2/N220 (net)                                           9    23.65 
  fifo2/clk_gate_data_mem_reg_5__6_latch/en (d04cgc01nd0h0)                -0.47    33.55     1.00    -0.05    16.75 &   211.87 f
  data arrival time                                                                                                      211.87

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            138.83     138.83
  clock reconvergence pessimism                                                                                 0.00     138.83
  clock uncertainty                                                                                            50.00     188.83
  fifo2/clk_gate_data_mem_reg_5__6_latch/clk (d04cgc01nd0h0)                                                             188.83 r
  clock gating hold time                                                                      1.00            -12.60     176.23
  data required time                                                                                                     176.23
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     176.23
  data arrival time                                                                                                     -211.87
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             35.64


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/place892/b (d04non02yd0h5)                                          0.00    12.05     1.00     0.00     5.09 &   185.96 r
  fifo2/place892/o1 (d04non02yd0h5)                                                  9.43     1.00              6.28 &   192.24 f
  fifo2/n4786 (net)                                          9    22.28 
  fifo2/clk_gate_data_mem_reg_7__2_latch/en (d04cgc01nd0h0)                 0.00    25.63     1.00     0.00     8.10 &   200.34 f
  data arrival time                                                                                                      200.34

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.03     126.03
  clock reconvergence pessimism                                                                                 0.00     126.03
  clock uncertainty                                                                                            50.00     176.03
  fifo2/clk_gate_data_mem_reg_7__2_latch/clk (d04cgc01nd0h0)                                                             176.03 r
  clock gating hold time                                                                      1.00            -11.39     164.63
  data required time                                                                                                     164.63
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     164.63
  data arrival time                                                                                                     -200.34
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             35.71


  Startpoint: fifo1/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_rd_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        154.09     154.09
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                                     21.39                       0.00     154.09 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                                        8.03     1.00             19.10 &   173.19 r
  fifo1/cnt_data[5] (net)                                3     1.92 
  fifo1/place530/a (d04orn02yn0b0)                                      0.00     8.05     1.00     0.00     0.31 &   173.50 r
  fifo1/place530/o (d04orn02yn0b0)                                              11.25     1.00             12.82 &   186.32 r
  fifo1/n2317 (net)                                      3     2.20 
  fifo1/place474/a (d04inn00ln0a5)                                      0.00    11.28     1.00     0.00     0.41 &   186.73 r
  fifo1/place474/o1 (d04inn00ln0a5)                                              5.45     1.00              6.06 &   192.78 f
  fifo1/n2239 (net)                                      1     0.78 
  fifo1/post_place63/a (d04ann02yn0b3)                                 -0.48     5.45     1.00    -0.29    -0.19 &   192.60 f
  fifo1/post_place63/o (d04ann02yn0b3)                                           7.08     1.00             12.74 &   205.34 f
  fifo1/n2423 (net)                                      1     3.06 
  fifo1/post_place62/a (d04non02yd0h5)                                  0.00     7.13     1.00     0.00     0.43 &   205.78 f
  fifo1/post_place62/o1 (d04non02yd0h5)                                          5.49     1.00              6.06 &   211.84 r
  fifo1/n2319 (net)                                      5     5.52 
  fifo1/clk_gate_data_rd_reg_2_latch/en (d04cgc01nd0h0)                -0.07     5.91     1.00    -0.01     1.08 &   212.91 r
  data arrival time                                                                                                  212.91

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        136.25     136.25
  clock reconvergence pessimism                                                                             0.00     136.25
  clock uncertainty                                                                                        50.00     186.25
  fifo1/clk_gate_data_rd_reg_2_latch/clk (d04cgc01nd0h0)                                                             186.25 r
  clock gating hold time                                                                  1.00             -9.22     177.03
  data required time                                                                                                 177.03
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 177.03
  data arrival time                                                                                                 -212.91
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         35.88


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1933/b (d04nob02yn0d0)                                             0.00     8.07     1.00     0.00     1.78 &   184.63 r
  fifo2/U1933/out (d04nob02yn0d0)                                                    9.58     1.00              6.88 &   191.51 f
  fifo2/N222 (net)                                           1     4.03 
  fifo2/post_place556/a (d04bfn00yduk0)                                    -1.01    13.99     1.00    -0.12     4.29 &   195.80 f
  fifo2/post_place556/o (d04bfn00yduk0)                                              5.99     1.00             11.52 &   207.32 f
  fifo2/n5491 (net)                                          9    20.53 
  fifo2/clk_gate_data_mem_reg_4__5_latch/en (d04cgc01nd0h0)                 0.00    12.98     1.00     0.00     3.44 &   210.76 f
  data arrival time                                                                                                      210.76

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            135.15     135.15
  clock reconvergence pessimism                                                                                 0.00     135.15
  clock uncertainty                                                                                            50.00     185.15
  fifo2/clk_gate_data_mem_reg_4__5_latch/clk (d04cgc01nd0h0)                                                             185.15 r
  clock gating hold time                                                                      1.00            -10.27     174.87
  data required time                                                                                                     174.87
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     174.87
  data arrival time                                                                                                     -210.76
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             35.89


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                    5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                            0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                   9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                          4     7.05 
  fifo2/post_route5/b (d04orn02yd0d5)                                     -0.18    11.17     1.00    -0.02     2.60 &   179.92 r
  fifo2/post_route5/o (d04orn02yd0d5)                                               6.37     1.00             14.31 &   194.22 r
  fifo2/n5329 (net)                                         1     3.77 
  fifo2/post_route6/a (d04inn00nnuh5)                                      0.00     6.43     1.00     0.00     0.43 &   194.65 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                                              6.78     1.00              3.48 &   198.14 f
  fifo2/n8 (net)                                            9    21.28 
  fifo2/clk_gate_data_mem_reg_29__latch/en (d04cgc01nd0i0)                -2.39    25.26     1.00    -1.30    10.25 &   208.39 f
  data arrival time                                                                                                     208.39

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           134.38     134.38
  clock reconvergence pessimism                                                                                0.00     134.38
  clock uncertainty                                                                                           50.00     184.38
  fifo2/clk_gate_data_mem_reg_29__latch/clk (d04cgc01nd0i0)                                                             184.38 r
  clock gating hold time                                                                     1.00            -12.02     172.36
  data required time                                                                                                    172.36
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    172.36
  data arrival time                                                                                                    -208.39
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            36.03


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1933/b (d04nob02yn0d0)                                             0.00     8.07     1.00     0.00     1.78 &   184.63 r
  fifo2/U1933/out (d04nob02yn0d0)                                                    9.58     1.00              6.88 &   191.51 f
  fifo2/N222 (net)                                           1     4.03 
  fifo2/post_place556/a (d04bfn00yduk0)                                    -1.01    13.99     1.00    -0.12     4.29 &   195.80 f
  fifo2/post_place556/o (d04bfn00yduk0)                                              5.99     1.00             11.52 &   207.32 f
  fifo2/n5491 (net)                                          9    20.53 
  fifo2/clk_gate_data_mem_reg_4__1_latch/en (d04cgc01nd0h0)                 0.00    15.67     1.00     0.00     4.26 &   211.58 f
  data arrival time                                                                                                      211.58

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            136.08     136.08
  clock reconvergence pessimism                                                                                 0.00     136.08
  clock uncertainty                                                                                            50.00     186.08
  fifo2/clk_gate_data_mem_reg_4__1_latch/clk (d04cgc01nd0h0)                                                             186.08 r
  clock gating hold time                                                                      1.00            -10.60     175.48
  data required time                                                                                                     175.48
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.48
  data arrival time                                                                                                     -211.58
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             36.10


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_5__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                        23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                          10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                   5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                             0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                    26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                        4     6.03 
  fifo0/U604/a (d04non02yn0e0)                                           -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U604/o1 (d04non02yn0e0)                                                   13.66     1.00              9.31 &   210.59 f
  fifo0/N128 (net)                                         5    11.43 
  fifo0/clk_gate_data_mem_reg_5__latch/en (d04cgc01nd0i0)                -0.18    15.15     1.00    -0.02     2.58 &   213.17 f
  data arrival time                                                                                                    213.17

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          136.93     136.93
  clock reconvergence pessimism                                                                               0.00     136.93
  clock uncertainty                                                                                          50.00     186.93
  fifo0/clk_gate_data_mem_reg_5__latch/clk (d04cgc01nd0i0)                                                             186.93 r
  clock gating hold time                                                                    1.00            -10.03     176.90
  data required time                                                                                                   176.90
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   176.90
  data arrival time                                                                                                   -213.17
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           36.26


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1931/b (d04nob02yn0d0)                                             0.00     8.06     1.00     0.00     1.55 &   184.40 r
  fifo2/U1931/out (d04nob02yn0d0)                                                    9.62     1.00              7.06 &   191.47 f
  fifo2/N226 (net)                                           1     4.24 
  fifo2/post_place605/a (d04bfn00yduk0)                                     0.00    14.28     1.00     0.00     4.77 &   196.24 f
  fifo2/post_place605/o (d04bfn00yduk0)                                              5.31     1.00             11.31 &   207.54 f
  fifo2/n5545 (net)                                          9    17.43 
  fifo2/clk_gate_data_mem_reg_2__1_latch/en (d04cgc01nd0h0)                 0.00    16.91     1.00     0.00     4.02 &   211.57 f
  data arrival time                                                                                                      211.57

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            135.87     135.87
  clock reconvergence pessimism                                                                                 0.00     135.87
  clock uncertainty                                                                                            50.00     185.87
  fifo2/clk_gate_data_mem_reg_2__1_latch/clk (d04cgc01nd0h0)                                                             185.87 r
  clock gating hold time                                                                      1.00            -10.77     175.10
  data required time                                                                                                     175.10
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.10
  data arrival time                                                                                                     -211.57
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             36.47


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_27__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                         21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                           10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                    6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                    0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                          11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                         4     8.20 
  fifo1/U211/a (d04non02yd0h5)                                             0.00    13.03     1.00     0.00     2.58 &   197.76 r
  fifo1/U211/o1 (d04non02yd0h5)                                                    10.05     1.00              6.21 &   203.97 f
  fifo1/N106 (net)                                          5    18.55 
  fifo1/clk_gate_data_mem_reg_27__latch/en (d04cgc01nd0i0)                -0.16    12.96     1.00    -0.02     2.08 &   206.04 f
  data arrival time                                                                                                     206.04

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           129.55     129.55
  clock reconvergence pessimism                                                                                0.00     129.55
  clock uncertainty                                                                                           50.00     179.55
  fifo1/clk_gate_data_mem_reg_27__latch/clk (d04cgc01nd0i0)                                                             179.55 r
  clock gating hold time                                                                     1.00            -10.06     169.49
  data required time                                                                                                    169.49
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    169.49
  data arrival time                                                                                                    -206.04
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            36.55


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_19__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                      5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                               0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                     20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                           5     8.70 
  fifo0/U598/a (d04non02yd0f0)                                              -0.20    21.08     1.00    -0.11     2.33 &   200.45 r
  fifo0/U598/o1 (d04non02yd0f0)                                                      16.24     1.00              9.46 &   209.91 f
  fifo0/N114 (net)                                            5    13.45 
  fifo0/clk_gate_data_mem_reg_19__2_latch/en (d04cgc01nd0h0)                -1.17    22.84     1.00    -0.14     9.30 &   219.22 f
  data arrival time                                                                                                       219.22

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.67     143.67
  clock reconvergence pessimism                                                                                  0.00     143.67
  clock uncertainty                                                                                             50.00     193.67
  fifo0/clk_gate_data_mem_reg_19__2_latch/clk (d04cgc01nd0h0)                                                             193.67 r
  clock gating hold time                                                                       1.00            -11.24     182.43
  data required time                                                                                                      182.43
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      182.43
  data arrival time                                                                                                      -219.22
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              36.78


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_5__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                     6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                               0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                      26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                          4     8.43 
  fifo1/route37/b (d04orn02yn0f0)                                           0.00    26.66     1.00     0.00     1.72 &   196.29 f
  fifo1/route37/o (d04orn02yn0f0)                                                    4.59     1.00             14.79 &   211.08 f
  fifo1/N128 (net)                                           1     3.71 
  fifo1/route32/a (d04inn00ynuh5)                                           0.00     4.62     1.00     0.00     0.26 &   211.34 f
  fifo1/route32/o1 (d04inn00ynuh5)                                                   7.67     1.00              3.90 &   215.24 r
  fifo1/n6233 (net)                                          5    16.49 
  fifo1/clk_gate_data_mem_reg_5__1_latch/en (d04cgc01nd0i0)                -0.21    14.60     1.00    -0.02     7.99 &   223.23 r
  data arrival time                                                                                                      223.23

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            146.38     146.38
  clock reconvergence pessimism                                                                                 0.00     146.38
  clock uncertainty                                                                                            50.00     196.38
  fifo1/clk_gate_data_mem_reg_5__1_latch/clk (d04cgc01nd0i0)                                                             196.38 r
  clock gating hold time                                                                      1.00             -9.99     186.40
  data required time                                                                                                     186.40
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     186.40
  data arrival time                                                                                                     -223.23
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             36.83


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/place603/b (d04non02yd0i0)                                           0.00    11.59     1.00     0.00     4.22 &   193.36 r
  fifo2/place603/o1 (d04non02yd0i0)                                                   7.99     1.00              5.10 &   198.46 f
  fifo2/n4348 (net)                                           9    20.90 
  fifo2/clk_gate_data_mem_reg_19__4_latch/en (d04cgc01nd0h0)                -0.25    19.10     1.00    -0.03     7.89 &   206.35 f
  data arrival time                                                                                                       206.35

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.47     130.47
  clock reconvergence pessimism                                                                                  0.00     130.47
  clock uncertainty                                                                                             50.00     180.47
  fifo2/clk_gate_data_mem_reg_19__4_latch/clk (d04cgc01nd0h0)                                                             180.47 r
  clock gating hold time                                                                       1.00            -11.25     169.23
  data required time                                                                                                      169.23
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.23
  data arrival time                                                                                                      -206.35
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              37.12


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1933/b (d04nob02yn0d0)                                             0.00     8.07     1.00     0.00     1.78 &   184.63 r
  fifo2/U1933/out (d04nob02yn0d0)                                                    9.58     1.00              6.88 &   191.51 f
  fifo2/N222 (net)                                           1     4.03 
  fifo2/post_place556/a (d04bfn00yduk0)                                    -1.01    13.99     1.00    -0.12     4.29 &   195.80 f
  fifo2/post_place556/o (d04bfn00yduk0)                                              5.99     1.00             11.52 &   207.32 f
  fifo2/n5491 (net)                                          9    20.53 
  fifo2/clk_gate_data_mem_reg_4__7_latch/en (d04cgc01nd0h0)                 0.00    10.65     1.00     0.00     2.07 &   209.40 f
  data arrival time                                                                                                      209.40

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.72     131.72
  clock reconvergence pessimism                                                                                 0.00     131.72
  clock uncertainty                                                                                            50.00     181.72
  fifo2/clk_gate_data_mem_reg_4__7_latch/clk (d04cgc01nd0h0)                                                             181.72 r
  clock gating hold time                                                                      1.00             -9.47     172.25
  data required time                                                                                                     172.25
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     172.25
  data arrival time                                                                                                     -209.40
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             37.15


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_27__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                      0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                            11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                           4     8.20 
  fifo1/U211/a (d04non02yd0h5)                                               0.00    13.03     1.00     0.00     2.58 &   197.76 r
  fifo1/U211/o1 (d04non02yd0h5)                                                      10.05     1.00              6.21 &   203.97 f
  fifo1/N106 (net)                                            5    18.55 
  fifo1/clk_gate_data_mem_reg_27__0_latch/en (d04cgc01nd0e0)                -0.16    12.88     1.00    -0.02     1.90 &   205.87 f
  data arrival time                                                                                                       205.87

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.06     128.06
  clock reconvergence pessimism                                                                                  0.00     128.06
  clock uncertainty                                                                                             50.00     178.06
  fifo1/clk_gate_data_mem_reg_27__0_latch/clk (d04cgc01nd0e0)                                                             178.06 r
  clock gating hold time                                                                       1.00             -9.38     168.68
  data required time                                                                                                      168.68
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.68
  data arrival time                                                                                                      -205.87
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              37.18


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_28__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                              -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                      11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                           4     3.22 
  fifo1/U298/a (d04inn00yn0b3)                                               0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U298/o1 (d04inn00yn0b3)                                                       9.53     1.00              8.01 &   199.23 f
  fifo1/n13 (net)                                             1     3.31 
  fifo1/U299/b (d04non02yd0h5)                                               0.00     9.60     1.00     0.00     0.56 &   199.79 f
  fifo1/U299/o1 (d04non02yd0h5)                                                      14.34     1.00              7.78 &   207.57 r
  fifo1/N105 (net)                                            5    15.27 
  fifo1/clk_gate_data_mem_reg_28__2_latch/en (d04cgc01nd0h0)                -0.36    18.73     1.00    -0.04     7.12 &   214.70 r
  data arrival time                                                                                                       214.70

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.91     137.91
  clock reconvergence pessimism                                                                                  0.00     137.91
  clock uncertainty                                                                                             50.00     187.91
  fifo1/clk_gate_data_mem_reg_28__2_latch/clk (d04cgc01nd0h0)                                                             187.91 r
  clock gating hold time                                                                       1.00            -10.42     177.49
  data required time                                                                                                      177.49
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      177.49
  data arrival time                                                                                                      -214.70
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              37.21


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U849/b (d04orn02yd0f7)                                              -0.18    10.97     1.00    -0.02     1.52 &   178.83 r
  fifo2/U849/o (d04orn02yd0f7)                                                       10.81     1.00             10.69 &   189.52 r
  fifo2/n3781 (net)                                           3    12.64 
  fifo2/place1000/a (d04inn00yduo7)                                          0.00    30.94     1.00     0.00    11.01 &   200.53 r
  fifo2/place1000/o1 (d04inn00yduo7)                                                  7.87     1.00              3.85 &   204.37 f
  fifo2/n4151 (net)                                           4    12.90 
  fifo2/clk_gate_data_mem_reg_21__6_latch/en (d04cgc01nd0h0)                -0.72    11.66     1.00    -0.17     4.25 &   208.62 f
  data arrival time                                                                                                       208.62

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.30     131.30
  clock reconvergence pessimism                                                                                  0.00     131.30
  clock uncertainty                                                                                             50.00     181.30
  fifo2/clk_gate_data_mem_reg_21__6_latch/clk (d04cgc01nd0h0)                                                             181.30 r
  clock gating hold time                                                                       1.00            -10.03     171.27
  data required time                                                                                                      171.27
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.27
  data arrival time                                                                                                      -208.62
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              37.35


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_8__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                     9     6.93 
  fifo0/U297/b (d04non02yd0d0)                                             -0.37    20.42     1.00    -0.04     3.34 &   180.45 f
  fifo0/U297/o1 (d04non02yd0d0)                                                     10.61     1.00             12.45 &   192.90 r
  fifo0/n3500 (net)                                          3     2.45 
  fifo0/U590/a (d04nob02yn0f0)                                              0.00    10.63     1.00     0.00     0.33 &   193.22 r
  fifo0/U590/out (d04nob02yn0f0)                                                    16.77     1.00             13.44 &   206.66 r
  fifo0/N125 (net)                                           5     9.04 
  fifo0/clk_gate_data_mem_reg_8__1_latch/en (d04cgc01nd0i0)                -0.31    20.25     1.00    -0.03     4.73 &   211.39 r
  data arrival time                                                                                                      211.39

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            134.65     134.65
  clock reconvergence pessimism                                                                                 0.00     134.65
  clock uncertainty                                                                                            50.00     184.65
  fifo0/clk_gate_data_mem_reg_8__1_latch/clk (d04cgc01nd0i0)                                                             184.65 r
  clock gating hold time                                                                      1.00            -10.79     173.86
  data required time                                                                                                     173.86
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     173.86
  data arrival time                                                                                                     -211.39
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             37.53


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/post_route5/b (d04orn02yd0d5)                                       -0.18    11.17     1.00    -0.02     2.60 &   179.92 r
  fifo2/post_route5/o (d04orn02yd0d5)                                                 6.37     1.00             14.31 &   194.22 r
  fifo2/n5329 (net)                                           1     3.77 
  fifo2/post_route6/a (d04inn00nnuh5)                                        0.00     6.43     1.00     0.00     0.43 &   194.65 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                                                6.78     1.00              3.48 &   198.14 f
  fifo2/n8 (net)                                              9    21.28 
  fifo2/clk_gate_data_mem_reg_29__5_latch/en (d04cgc01nd0h0)                -2.44    25.63     1.00    -1.30    10.87 &   209.01 f
  data arrival time                                                                                                       209.01

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.26     133.26
  clock reconvergence pessimism                                                                                  0.00     133.26
  clock uncertainty                                                                                             50.00     183.26
  fifo2/clk_gate_data_mem_reg_29__5_latch/clk (d04cgc01nd0h0)                                                             183.26 r
  clock gating hold time                                                                       1.00            -11.79     171.47
  data required time                                                                                                      171.47
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.47
  data arrival time                                                                                                      -209.01
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              37.54


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_11__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                      5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                               0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                     20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                           5     8.70 
  fifo0/U597/a (d04non02yd0h5)                                              -0.20    21.03     1.00    -0.11     2.46 &   200.58 r
  fifo0/U597/o1 (d04non02yd0h5)                                                       9.90     1.00              6.93 &   207.51 f
  fifo0/N122 (net)                                            5    14.19 
  fifo0/clk_gate_data_mem_reg_11__3_latch/en (d04cgc01nd0h0)                -0.14    11.11     1.00    -0.02     1.41 &   208.92 f
  data arrival time                                                                                                       208.92

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.39     131.39
  clock reconvergence pessimism                                                                                  0.00     131.39
  clock uncertainty                                                                                             50.00     181.39
  fifo0/clk_gate_data_mem_reg_11__3_latch/clk (d04cgc01nd0h0)                                                             181.39 r
  clock gating hold time                                                                       1.00            -10.01     171.38
  data required time                                                                                                      171.38
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.38
  data arrival time                                                                                                      -208.92
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              37.54


  Startpoint: fifo0/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_10__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.07     152.07
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                         23.13                       0.00     152.07 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                                           16.95     1.00             25.09 &   177.16 f
  fifo0/addr_wr[4] (net)                                    7     6.20 
  fifo0/place512/b (d04non02yn0d5)                                         0.00    17.85     1.00     0.00     2.59 &   179.75 f
  fifo0/place512/o1 (d04non02yn0d5)                                                 9.12     1.00              9.65 &   189.40 r
  fifo0/n2295 (net)                                         1     3.39 
  fifo0/place252/a (d04nan02yd0h0)                                         0.00     9.25     1.00     0.00     0.77 &   190.17 r
  fifo0/place252/o1 (d04nan02yd0h0)                                                13.38     1.00              6.88 &   197.05 f
  fifo0/n4100 (net)                                         8    18.90 
  fifo0/U593/b (d04nob02yn0f0)                                             0.00    17.05     1.00     0.00     2.48 &   199.53 f
  fifo0/U593/out (d04nob02yn0f0)                                                   17.36     1.00             12.81 &   212.33 r
  fifo0/N123 (net)                                          5     9.22 
  fifo0/clk_gate_data_mem_reg_10__latch/en (d04cgc01nd0j0)                -0.31    18.21     1.00    -0.03     3.91 &   216.25 r
  data arrival time                                                                                                     216.25

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           137.39     137.39
  clock reconvergence pessimism                                                                                0.00     137.39
  clock uncertainty                                                                                           50.00     187.39
  fifo0/clk_gate_data_mem_reg_10__latch/clk (d04cgc01nd0j0)                                                             187.39 r
  clock gating hold time                                                                     1.00             -8.75     178.63
  data required time                                                                                                    178.63
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    178.63
  data arrival time                                                                                                    -216.25
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            37.61


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/post_route5/b (d04orn02yd0d5)                                       -0.18    11.17     1.00    -0.02     2.60 &   179.92 r
  fifo2/post_route5/o (d04orn02yd0d5)                                                 6.37     1.00             14.31 &   194.22 r
  fifo2/n5329 (net)                                           1     3.77 
  fifo2/post_route6/a (d04inn00nnuh5)                                        0.00     6.43     1.00     0.00     0.43 &   194.65 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                                                6.78     1.00              3.48 &   198.14 f
  fifo2/n8 (net)                                              9    21.28 
  fifo2/clk_gate_data_mem_reg_29__2_latch/en (d04cgc01nd0h0)                -2.49    25.90     1.00    -1.26    11.99 &   210.13 f
  data arrival time                                                                                                       210.13

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.49     134.49
  clock reconvergence pessimism                                                                                  0.00     134.49
  clock uncertainty                                                                                             50.00     184.49
  fifo2/clk_gate_data_mem_reg_29__2_latch/clk (d04cgc01nd0h0)                                                             184.49 r
  clock gating hold time                                                                       1.00            -12.03     172.47
  data required time                                                                                                      172.47
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.47
  data arrival time                                                                                                      -210.13
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              37.66


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_19__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                      0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                            11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                           4     8.20 
  fifo1/U112/a (d04non02yd0f7)                                               0.00    12.77     1.00     0.00     2.29 &   197.47 r
  fifo1/U112/o1 (d04non02yd0f7)                                                      14.21     1.00              8.27 &   205.74 f
  fifo1/N114 (net)                                            5    20.39 
  fifo1/clk_gate_data_mem_reg_19__0_latch/en (d04cgc01nd0g0)                -0.34    20.03     1.00    -0.04     6.06 &   211.80 f
  data arrival time                                                                                                       211.80

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.51     134.51
  clock reconvergence pessimism                                                                                  0.00     134.51
  clock uncertainty                                                                                             50.00     184.51
  fifo1/clk_gate_data_mem_reg_19__0_latch/clk (d04cgc01nd0g0)                                                             184.51 r
  clock gating hold time                                                                       1.00            -10.50     174.01
  data required time                                                                                                      174.01
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.01
  data arrival time                                                                                                      -211.80
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              37.79


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_11__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U210/a (d04nab02wn0b5)                                               0.00    11.51     1.00     0.00     1.25 &   178.23 r
  fifo1/U210/out (d04nab02wn0b5)                                                     12.99     1.00             21.89 &   200.12 r
  fifo1/n1883 (net)                                           1     1.63 
  fifo1/U601/a (d04non02yn0f0)                                               0.00    13.00     1.00     0.00     0.17 &   200.29 r
  fifo1/U601/o1 (d04non02yn0f0)                                                      13.48     1.00              8.36 &   208.65 f
  fifo1/N122 (net)                                            5    15.82 
  fifo1/clk_gate_data_mem_reg_11__3_latch/en (d04cgc01nd0h0)                 0.00    24.41     1.00     0.00     6.50 &   215.15 f
  data arrival time                                                                                                       215.15

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             139.44     139.44
  clock reconvergence pessimism                                                                                  0.00     139.44
  clock uncertainty                                                                                             50.00     189.44
  fifo1/clk_gate_data_mem_reg_11__3_latch/clk (d04cgc01nd0h0)                                                             189.44 r
  clock gating hold time                                                                       1.00            -12.09     177.35
  data required time                                                                                                      177.35
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      177.35
  data arrival time                                                                                                      -215.15
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              37.80


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1107/a (d04nab02yn0f0)                                             0.00    12.14     1.00     0.00     5.82 &   186.69 r
  fifo2/U1107/out (d04nab02yn0f0)                                                    6.28     1.00              9.72 &   196.42 r
  fifo2/n3785 (net)                                          1     5.29 
  fifo2/place921/a (d04inn00ynuh5)                                          0.00    11.57     1.00     0.00     4.37 &   200.79 r
  fifo2/place921/o1 (d04inn00ynuh5)                                                  5.91     1.00              3.81 &   204.59 f
  fifo2/n4033 (net)                                          9    16.79 
  fifo2/clk_gate_data_mem_reg_3__1_latch/en (d04cgc01nd0h0)                -0.17    11.99     1.00    -0.02     1.76 &   206.35 f
  data arrival time                                                                                                      206.35

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.39     128.39
  clock reconvergence pessimism                                                                                 0.00     128.39
  clock uncertainty                                                                                            50.00     178.39
  fifo2/clk_gate_data_mem_reg_3__1_latch/clk (d04cgc01nd0h0)                                                             178.39 r
  clock gating hold time                                                                      1.00             -9.89     168.50
  data required time                                                                                                     168.50
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.50
  data arrival time                                                                                                     -206.35
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             37.85


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/post_route5/b (d04orn02yd0d5)                                       -0.18    11.17     1.00    -0.02     2.60 &   179.92 r
  fifo2/post_route5/o (d04orn02yd0d5)                                                 6.37     1.00             14.31 &   194.22 r
  fifo2/n5329 (net)                                           1     3.77 
  fifo2/post_route6/a (d04inn00nnuh5)                                        0.00     6.43     1.00     0.00     0.43 &   194.65 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                                                6.78     1.00              3.48 &   198.14 f
  fifo2/n8 (net)                                              9    21.28 
  fifo2/clk_gate_data_mem_reg_29__1_latch/en (d04cgc01nd0h0)                -2.45    25.69     1.00    -1.29    11.11 &   209.25 f
  data arrival time                                                                                                       209.25

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.20     133.20
  clock reconvergence pessimism                                                                                  0.00     133.20
  clock uncertainty                                                                                             50.00     183.20
  fifo2/clk_gate_data_mem_reg_29__1_latch/clk (d04cgc01nd0h0)                                                             183.20 r
  clock gating hold time                                                                       1.00            -11.81     171.39
  data required time                                                                                                      171.39
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.39
  data arrival time                                                                                                      -209.25
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              37.86


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_11__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                         21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                           10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                    6     4.91 
  fifo1/U210/a (d04nab02wn0b5)                                             0.00    11.51     1.00     0.00     1.25 &   178.23 r
  fifo1/U210/out (d04nab02wn0b5)                                                   12.99     1.00             21.89 &   200.12 r
  fifo1/n1883 (net)                                         1     1.63 
  fifo1/U601/a (d04non02yn0f0)                                             0.00    13.00     1.00     0.00     0.17 &   200.29 r
  fifo1/U601/o1 (d04non02yn0f0)                                                    13.48     1.00              8.36 &   208.65 f
  fifo1/N122 (net)                                          5    15.82 
  fifo1/clk_gate_data_mem_reg_11__latch/en (d04cgc01nd0h0)                 0.00    15.05     1.00     0.00     2.00 &   210.65 f
  data arrival time                                                                                                     210.65

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           133.12     133.12
  clock reconvergence pessimism                                                                                0.00     133.12
  clock uncertainty                                                                                           50.00     183.12
  fifo1/clk_gate_data_mem_reg_11__latch/clk (d04cgc01nd0h0)                                                             183.12 r
  clock gating hold time                                                                     1.00            -10.35     172.77
  data required time                                                                                                    172.77
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    172.77
  data arrival time                                                                                                    -210.65
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            37.88


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_3__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                     6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                     0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                           11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                          4     8.20 
  fifo1/place9/a (d04non02yn0f0)                                            0.00    13.01     1.00     0.00     2.52 &   197.70 r
  fifo1/place9/o1 (d04non02yn0f0)                                                   15.47     1.00              8.85 &   206.54 f
  fifo1/n2035 (net)                                          5    15.05 
  fifo1/clk_gate_data_mem_reg_3__2_latch/en (d04cgc01nd0h0)                 0.00    22.00     1.00     0.00     9.14 &   215.68 f
  data arrival time                                                                                                      215.68

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            139.43     139.43
  clock reconvergence pessimism                                                                                 0.00     139.43
  clock uncertainty                                                                                            50.00     189.43
  fifo1/clk_gate_data_mem_reg_3__2_latch/clk (d04cgc01nd0h0)                                                             189.43 r
  clock gating hold time                                                                      1.00            -11.75     177.68
  data required time                                                                                                     177.68
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     177.68
  data arrival time                                                                                                     -215.68
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             38.00


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U710/b (d04non02yd0h5)                                               0.00    18.25     1.00     0.00     5.98 &   191.73 r
  fifo2/U710/o1 (d04non02yd0h5)                                                      10.29     1.00              7.58 &   199.31 f
  fifo2/N196 (net)                                            9    19.85 
  fifo2/clk_gate_data_mem_reg_17__3_latch/en (d04cgc01nd0i0)                 0.00    23.80     1.00     0.00    10.67 &   209.98 f
  data arrival time                                                                                                       209.98

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.10     134.10
  clock reconvergence pessimism                                                                                  0.00     134.10
  clock uncertainty                                                                                             50.00     184.10
  fifo2/clk_gate_data_mem_reg_17__3_latch/clk (d04cgc01nd0i0)                                                             184.10 r
  clock gating hold time                                                                       1.00            -12.14     171.96
  data required time                                                                                                      171.96
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.96
  data arrival time                                                                                                      -209.98
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              38.02


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/place994/a (d04inn00ynuc5)                                          0.00     7.96     1.00     0.00     0.98 &   183.83 r
  fifo2/place994/o1 (d04inn00ynuc5)                                                  6.70     1.00              4.29 &   188.12 f
  fifo2/n4145 (net)                                          1     4.34 
  fifo2/post_place584/b (d04ann02yd0k0)                                    -0.13     9.90     1.00    -0.02     3.90 &   192.02 f
  fifo2/post_place584/o (d04ann02yd0k0)                                              5.73     1.00             10.52 &   202.54 f
  fifo2/n5521 (net)                                          9    24.47 
  fifo2/clk_gate_data_mem_reg_0__7_latch/en (d04cgc01nd0h0)                 0.00    27.41     1.00     0.00    12.57 &   215.12 f
  data arrival time                                                                                                      215.12

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            138.80     138.80
  clock reconvergence pessimism                                                                                 0.00     138.80
  clock uncertainty                                                                                            50.00     188.80
  fifo2/clk_gate_data_mem_reg_0__7_latch/clk (d04cgc01nd0h0)                                                             188.80 r
  clock gating hold time                                                                      1.00            -11.75     177.05
  data required time                                                                                                     177.05
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     177.05
  data arrival time                                                                                                     -215.12
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             38.06


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_3__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                     6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                     0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                           11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                          4     8.20 
  fifo1/place9/a (d04non02yn0f0)                                            0.00    13.01     1.00     0.00     2.52 &   197.70 r
  fifo1/place9/o1 (d04non02yn0f0)                                                   15.47     1.00              8.85 &   206.54 f
  fifo1/n2035 (net)                                          5    15.05 
  fifo1/clk_gate_data_mem_reg_3__1_latch/en (d04cgc01nd0h0)                 0.00    24.21     1.00     0.00     9.42 &   215.96 f
  data arrival time                                                                                                      215.96

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            139.92     139.92
  clock reconvergence pessimism                                                                                 0.00     139.92
  clock uncertainty                                                                                            50.00     189.92
  fifo1/clk_gate_data_mem_reg_3__1_latch/clk (d04cgc01nd0h0)                                                             189.92 r
  clock gating hold time                                                                      1.00            -12.03     177.89
  data required time                                                                                                     177.89
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     177.89
  data arrival time                                                                                                     -215.96
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             38.07


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_11__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                    5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                             0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                   20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                         5     8.70 
  fifo0/U597/a (d04non02yd0h5)                                            -0.20    21.03     1.00    -0.11     2.46 &   200.58 r
  fifo0/U597/o1 (d04non02yd0h5)                                                     9.90     1.00              6.93 &   207.51 f
  fifo0/N122 (net)                                          5    14.19 
  fifo0/clk_gate_data_mem_reg_11__latch/en (d04cgc01nd0j0)                -0.14    11.06     1.00    -0.02     1.91 &   209.43 f
  data arrival time                                                                                                     209.43

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           129.61     129.61
  clock reconvergence pessimism                                                                                0.00     129.61
  clock uncertainty                                                                                           50.00     179.61
  fifo0/clk_gate_data_mem_reg_11__latch/clk (d04cgc01nd0j0)                                                             179.61 r
  clock gating hold time                                                                     1.00             -8.51     171.10
  data required time                                                                                                    171.10
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    171.10
  data arrival time                                                                                                    -209.43
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            38.32


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_8__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                     9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                             -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                     15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                          4     3.16 
  fifo1/U582/a (d04nob02yn0f0)                                              0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U582/out (d04nob02yn0f0)                                                    30.52     1.00             20.73 &   213.47 r
  fifo1/N125 (net)                                           5    17.35 
  fifo1/clk_gate_data_mem_reg_8__1_latch/en (d04cgc01nd0i0)                -0.56    31.70     1.00    -0.06     5.65 &   219.12 r
  data arrival time                                                                                                      219.12

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            142.55     142.55
  clock reconvergence pessimism                                                                                 0.00     142.55
  clock uncertainty                                                                                            50.00     192.55
  fifo1/clk_gate_data_mem_reg_8__1_latch/clk (d04cgc01nd0i0)                                                             192.55 r
  clock gating hold time                                                                      1.00            -11.81     180.75
  data required time                                                                                                     180.75
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     180.75
  data arrival time                                                                                                     -219.12
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             38.37


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_26__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                               11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                           4    10.20 
  fifo1/U119/a (d04non02yd0h5)                                               0.00    12.89     1.00     0.00     3.69 &   208.71 r
  fifo1/U119/o1 (d04non02yd0h5)                                                       8.28     1.00              5.66 &   214.37 f
  fifo1/N107 (net)                                            5    12.93 
  fifo1/clk_gate_data_mem_reg_26__1_latch/en (d04cgc01nd0i0)                -0.16    11.50     1.00    -0.02     3.99 &   218.36 f
  data arrival time                                                                                                       218.36

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             140.05     140.05
  clock reconvergence pessimism                                                                                  0.00     140.05
  clock uncertainty                                                                                             50.00     190.05
  fifo1/clk_gate_data_mem_reg_26__1_latch/clk (d04cgc01nd0i0)                                                             190.05 r
  clock gating hold time                                                                       1.00            -10.07     179.98
  data required time                                                                                                      179.98
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      179.98
  data arrival time                                                                                                      -218.36
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              38.38


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1107/a (d04nab02yn0f0)                                             0.00    12.14     1.00     0.00     5.82 &   186.69 r
  fifo2/U1107/out (d04nab02yn0f0)                                                    6.28     1.00              9.72 &   196.42 r
  fifo2/n3785 (net)                                          1     5.29 
  fifo2/place921/a (d04inn00ynuh5)                                          0.00    11.57     1.00     0.00     4.37 &   200.79 r
  fifo2/place921/o1 (d04inn00ynuh5)                                                  5.91     1.00              3.81 &   204.59 f
  fifo2/n4033 (net)                                          9    16.79 
  fifo2/clk_gate_data_mem_reg_3__5_latch/en (d04cgc01nd0i0)                -0.30    18.85     1.00    -0.04     6.88 &   211.47 f
  data arrival time                                                                                                      211.47

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.55     133.55
  clock reconvergence pessimism                                                                                 0.00     133.55
  clock uncertainty                                                                                            50.00     183.55
  fifo2/clk_gate_data_mem_reg_3__5_latch/clk (d04cgc01nd0i0)                                                             183.55 r
  clock gating hold time                                                                      1.00            -10.64     172.91
  data required time                                                                                                     172.91
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     172.91
  data arrival time                                                                                                     -211.47
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             38.56


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U849/b (d04orn02yd0f7)                                              -0.18    10.97     1.00    -0.02     1.52 &   178.83 r
  fifo2/U849/o (d04orn02yd0f7)                                                       10.81     1.00             10.69 &   189.52 r
  fifo2/n3781 (net)                                           3    12.64 
  fifo2/place1001/a (d04inn00ynuf5)                                          0.00    28.14     1.00     0.00     7.32 &   196.84 r
  fifo2/place1001/o1 (d04inn00ynuf5)                                                 10.32     1.00              5.92 &   202.76 f
  fifo2/n4150 (net)                                           4    11.40 
  fifo2/clk_gate_data_mem_reg_21__7_latch/en (d04cgc01nd0h0)                -1.11    18.21     1.00    -0.23     5.94 &   208.69 f
  data arrival time                                                                                                       208.69

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.02     131.02
  clock reconvergence pessimism                                                                                  0.00     131.02
  clock uncertainty                                                                                             50.00     181.02
  fifo2/clk_gate_data_mem_reg_21__7_latch/clk (d04cgc01nd0h0)                                                             181.02 r
  clock gating hold time                                                                       1.00            -10.90     170.12
  data required time                                                                                                      170.12
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.12
  data arrival time                                                                                                      -208.69
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              38.58


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/post_place578/a (d04non02yd0h5)                                      0.00    14.76     1.00     0.00     2.85 &   201.62 r
  fifo2/post_place578/o1 (d04non02yd0h5)                                              7.31     1.00              4.66 &   206.27 f
  fifo2/n5516 (net)                                           5    12.72 
  fifo2/clk_gate_data_mem_reg_15__0_latch/en (d04cgc01nd0h0)                -0.88    16.29     1.00    -0.11     5.42 &   211.69 f
  data arrival time                                                                                                       211.69

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.62     133.62
  clock reconvergence pessimism                                                                                  0.00     133.62
  clock uncertainty                                                                                             50.00     183.62
  fifo2/clk_gate_data_mem_reg_15__0_latch/clk (d04cgc01nd0h0)                                                             183.62 r
  clock gating hold time                                                                       1.00            -10.71     172.91
  data required time                                                                                                      172.91
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.91
  data arrival time                                                                                                      -211.69
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              38.78


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_26__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/U542/a (d04non02yn0d5)                                               0.00    11.99     1.00     0.00     1.88 &   199.52 r
  fifo0/U542/o1 (d04non02yn0d5)                                                      16.99     1.00              9.07 &   208.59 f
  fifo0/N107 (net)                                            5    14.26 
  fifo0/clk_gate_data_mem_reg_26__3_latch/en (d04cgc01nd0i0)                -0.26    18.16     1.00    -0.03     0.79 &   209.38 f
  data arrival time                                                                                                       209.38

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.39     131.39
  clock reconvergence pessimism                                                                                  0.00     131.39
  clock uncertainty                                                                                             50.00     181.39
  fifo0/clk_gate_data_mem_reg_26__3_latch/clk (d04cgc01nd0i0)                                                             181.39 r
  clock gating hold time                                                                       1.00            -10.84     170.55
  data required time                                                                                                      170.55
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.55
  data arrival time                                                                                                      -209.38
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              38.83


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_8__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                     9     6.93 
  fifo0/U297/b (d04non02yd0d0)                                             -0.37    20.42     1.00    -0.04     3.34 &   180.45 f
  fifo0/U297/o1 (d04non02yd0d0)                                                     10.61     1.00             12.45 &   192.90 r
  fifo0/n3500 (net)                                          3     2.45 
  fifo0/U590/a (d04nob02yn0f0)                                              0.00    10.63     1.00     0.00     0.33 &   193.22 r
  fifo0/U590/out (d04nob02yn0f0)                                                    16.77     1.00             13.44 &   206.66 r
  fifo0/N125 (net)                                           5     9.04 
  fifo0/clk_gate_data_mem_reg_8__3_latch/en (d04cgc01nd0h0)                -0.26    17.25     1.00    -0.03     1.10 &   207.76 r
  data arrival time                                                                                                      207.76

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.93     128.93
  clock reconvergence pessimism                                                                                 0.00     128.93
  clock uncertainty                                                                                            50.00     178.93
  fifo0/clk_gate_data_mem_reg_8__3_latch/clk (d04cgc01nd0h0)                                                             178.93 r
  clock gating hold time                                                                      1.00            -10.11     168.82
  data required time                                                                                                     168.82
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.82
  data arrival time                                                                                                     -207.76
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             38.94


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                          21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                            19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                     9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                            -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                   14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                          4    11.89 
  fifo2/post_place624/b (d04non02yd0h5)                                     0.00    17.67     1.00     0.00     5.18 &   190.92 r
  fifo2/post_place624/o1 (d04non02yd0h5)                                             9.00     1.00              7.20 &   198.12 f
  fifo2/n5569 (net)                                          9    18.42 
  fifo2/clk_gate_data_mem_reg_9__2_latch/en (d04cgc01nd0h0)                 0.00    24.94     1.00     0.00    10.84 &   208.97 f
  data arrival time                                                                                                      208.97

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.73     131.73
  clock reconvergence pessimism                                                                                 0.00     131.73
  clock uncertainty                                                                                            50.00     181.73
  fifo2/clk_gate_data_mem_reg_9__2_latch/clk (d04cgc01nd0h0)                                                             181.73 r
  clock gating hold time                                                                      1.00            -11.83     169.90
  data required time                                                                                                     169.90
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     169.90
  data arrival time                                                                                                     -208.97
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             39.06


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/place603/b (d04non02yd0i0)                                           0.00    11.59     1.00     0.00     4.22 &   193.36 r
  fifo2/place603/o1 (d04non02yd0i0)                                                   7.99     1.00              5.10 &   198.46 f
  fifo2/n4348 (net)                                           9    20.90 
  fifo2/clk_gate_data_mem_reg_19__0_latch/en (d04cgc01nd0h0)                -0.35    25.90     1.00    -0.04    13.91 &   212.36 f
  data arrival time                                                                                                       212.36

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.21     135.21
  clock reconvergence pessimism                                                                                  0.00     135.21
  clock uncertainty                                                                                             50.00     185.21
  fifo2/clk_gate_data_mem_reg_19__0_latch/clk (d04cgc01nd0h0)                                                             185.21 r
  clock gating hold time                                                                       1.00            -11.95     173.26
  data required time                                                                                                      173.26
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.26
  data arrival time                                                                                                      -212.36
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              39.10


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_3__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                     6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                     0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                           11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                          4     8.20 
  fifo1/place9/a (d04non02yn0f0)                                            0.00    13.01     1.00     0.00     2.52 &   197.70 r
  fifo1/place9/o1 (d04non02yn0f0)                                                   15.47     1.00              8.85 &   206.54 f
  fifo1/n2035 (net)                                          5    15.05 
  fifo1/clk_gate_data_mem_reg_3__3_latch/en (d04cgc01nd0h0)                 0.00    20.23     1.00     0.00     4.53 &   211.08 f
  data arrival time                                                                                                      211.08

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            132.93     132.93
  clock reconvergence pessimism                                                                                 0.00     132.93
  clock uncertainty                                                                                            50.00     182.93
  fifo1/clk_gate_data_mem_reg_3__3_latch/clk (d04cgc01nd0h0)                                                             182.93 r
  clock gating hold time                                                                      1.00            -11.07     171.86
  data required time                                                                                                     171.86
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.86
  data arrival time                                                                                                     -211.08
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             39.21


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/post_route5/b (d04orn02yd0d5)                                       -0.18    11.17     1.00    -0.02     2.60 &   179.92 r
  fifo2/post_route5/o (d04orn02yd0d5)                                                 6.37     1.00             14.31 &   194.22 r
  fifo2/n5329 (net)                                           1     3.77 
  fifo2/post_route6/a (d04inn00nnuh5)                                        0.00     6.43     1.00     0.00     0.43 &   194.65 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                                                6.78     1.00              3.48 &   198.14 f
  fifo2/n8 (net)                                              9    21.28 
  fifo2/clk_gate_data_mem_reg_29__0_latch/en (d04cgc01nd0h0)                -2.38    25.20     1.00    -1.30     9.98 &   208.11 f
  data arrival time                                                                                                       208.11

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.13     131.13
  clock reconvergence pessimism                                                                                  0.00     131.13
  clock uncertainty                                                                                             50.00     181.13
  fifo2/clk_gate_data_mem_reg_29__0_latch/clk (d04cgc01nd0h0)                                                             181.13 r
  clock gating hold time                                                                       1.00            -12.23     168.90
  data required time                                                                                                      168.90
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.90
  data arrival time                                                                                                      -208.11
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              39.22


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1924/b (d04nob02yd0i0)                                             0.00    12.14     1.00     0.00     5.78 &   186.66 r
  fifo2/U1924/out (d04nob02yd0i0)                                                    8.44     1.00              5.64 &   192.29 f
  fifo2/N218 (net)                                           9    17.09 
  fifo2/clk_gate_data_mem_reg_6__2_latch/en (d04cgc01nd0h0)                 0.00    30.96     1.00     0.00    15.91 &   208.20 f
  data arrival time                                                                                                      208.20

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.58     131.58
  clock reconvergence pessimism                                                                                 0.00     131.58
  clock uncertainty                                                                                            50.00     181.58
  fifo2/clk_gate_data_mem_reg_6__2_latch/clk (d04cgc01nd0h0)                                                             181.58 r
  clock gating hold time                                                                      1.00            -12.67     168.91
  data required time                                                                                                     168.91
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.91
  data arrival time                                                                                                     -208.20
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             39.30


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_16__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                              -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                      15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                           4     3.16 
  fifo1/U588/a (d04nob02yn0b5)                                               0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U588/out (d04nob02yn0b5)                                                      6.72     1.00             10.15 &   202.89 r
  fifo1/N117 (net)                                            1     1.14 
  fifo1/post_route7/a (d04bfn00ynud5)                                        0.00     6.74     1.00     0.00     0.25 &   203.14 r
  fifo1/post_route7/o (d04bfn00ynud5)                                                14.64     1.00             11.34 &   214.48 r
  fifo1/n20 (net)                                             5    12.31 
  fifo1/clk_gate_data_mem_reg_16__1_latch/en (d04cgc01nd0i0)                 0.00    16.79     1.00     0.00     4.69 &   219.17 r
  data arrival time                                                                                                       219.17

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             140.17     140.17
  clock reconvergence pessimism                                                                                  0.00     140.17
  clock uncertainty                                                                                             50.00     190.17
  fifo1/clk_gate_data_mem_reg_16__1_latch/clk (d04cgc01nd0i0)                                                             190.17 r
  clock gating hold time                                                                       1.00            -10.30     179.87
  data required time                                                                                                      179.87
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      179.87
  data arrival time                                                                                                      -219.17
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              39.30


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_27__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                      0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                            11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                           4     8.20 
  fifo1/U211/a (d04non02yd0h5)                                               0.00    13.03     1.00     0.00     2.58 &   197.76 r
  fifo1/U211/o1 (d04non02yd0h5)                                                      10.05     1.00              6.21 &   203.97 f
  fifo1/N106 (net)                                            5    18.55 
  fifo1/clk_gate_data_mem_reg_27__3_latch/en (d04cgc01nd0b0)                -0.26    19.03     1.00    -0.03     8.00 &   211.96 f
  data arrival time                                                                                                       211.96

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.43     132.43
  clock reconvergence pessimism                                                                                  0.00     132.43
  clock uncertainty                                                                                             50.00     182.43
  fifo1/clk_gate_data_mem_reg_27__3_latch/clk (d04cgc01nd0b0)                                                             182.43 r
  clock gating hold time                                                                       1.00             -9.80     172.63
  data required time                                                                                                      172.63
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.63
  data arrival time                                                                                                      -211.96
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              39.33


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/post_place619/b (d04non02yd0h5)                                      0.00    21.99     1.00     0.00    11.52 &   207.68 r
  fifo2/post_place619/o1 (d04non02yd0h5)                                              9.28     1.00              7.09 &   214.76 f
  fifo2/n5563 (net)                                           9    17.89 
  fifo2/clk_gate_data_mem_reg_26__1_latch/en (d04cgc01nd0i0)                 0.00    10.34     1.00     0.00     0.45 &   215.22 f
  data arrival time                                                                                                       215.22

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.42     135.42
  clock reconvergence pessimism                                                                                  0.00     135.42
  clock uncertainty                                                                                             50.00     185.42
  fifo2/clk_gate_data_mem_reg_26__1_latch/clk (d04cgc01nd0i0)                                                             185.42 r
  clock gating hold time                                                                       1.00             -9.55     175.87
  data required time                                                                                                      175.87
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.87
  data arrival time                                                                                                      -215.22
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              39.35


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/post_place568/a (d04non02yd0h5)                                      0.00    14.77     1.00     0.00     2.95 &   201.72 r
  fifo2/post_place568/o1 (d04non02yd0h5)                                              9.93     1.00              6.11 &   207.83 f
  fifo2/n5507 (net)                                           4    16.10 
  fifo2/clk_gate_data_mem_reg_15__6_latch/en (d04cgc01nd0h0)                 0.00    17.87     1.00     0.00     7.29 &   215.12 f
  data arrival time                                                                                                       215.12

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.59     136.59
  clock reconvergence pessimism                                                                                  0.00     136.59
  clock uncertainty                                                                                             50.00     186.59
  fifo2/clk_gate_data_mem_reg_15__6_latch/clk (d04cgc01nd0h0)                                                             186.59 r
  clock gating hold time                                                                       1.00            -10.82     175.77
  data required time                                                                                                      175.77
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.77
  data arrival time                                                                                                      -215.12
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              39.35


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                    5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                            0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                   9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                          4     7.05 
  fifo2/U849/b (d04orn02yd0f7)                                            -0.18    10.97     1.00    -0.02     1.52 &   178.83 r
  fifo2/U849/o (d04orn02yd0f7)                                                     10.81     1.00             10.69 &   189.52 r
  fifo2/n3781 (net)                                         3    12.64 
  fifo2/place1231/a (d04inn00ynuf5)                                        0.00    30.98     1.00     0.00    11.07 &   200.59 r
  fifo2/place1231/o1 (d04inn00ynuf5)                                                8.09     1.00              4.23 &   204.83 f
  fifo2/n4590 (net)                                         1     7.98 
  fifo2/clk_gate_data_mem_reg_21__latch/en (d04cgc01nd0h0)                -4.79    22.53     1.00    -2.71    10.40 &   215.23 f
  data arrival time                                                                                                     215.23

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           137.49     137.49
  clock reconvergence pessimism                                                                                0.00     137.49
  clock uncertainty                                                                                           50.00     187.49
  fifo2/clk_gate_data_mem_reg_21__latch/clk (d04cgc01nd0h0)                                                             187.49 r
  clock gating hold time                                                                     1.00            -11.74     175.75
  data required time                                                                                                    175.75
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    175.75
  data arrival time                                                                                                    -215.23
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            39.48


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_13__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                       26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                           4     6.03 
  fifo0/U600/a (d04non02yd0f7)                                              -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U600/o1 (d04non02yd0f7)                                                      10.26     1.00              6.52 &   207.80 f
  fifo0/N120 (net)                                            5    12.07 
  fifo0/clk_gate_data_mem_reg_13__3_latch/en (d04cgc01nd0h0)                -1.24    11.78     1.00    -0.90     0.33 &   208.13 f
  data arrival time                                                                                                       208.13

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.39     128.39
  clock reconvergence pessimism                                                                                  0.00     128.39
  clock uncertainty                                                                                             50.00     178.39
  fifo0/clk_gate_data_mem_reg_13__3_latch/clk (d04cgc01nd0h0)                                                             178.39 r
  clock gating hold time                                                                       1.00             -9.98     168.41
  data required time                                                                                                      168.41
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.41
  data arrival time                                                                                                      -208.13
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              39.72


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U849/b (d04orn02yd0f7)                                              -0.18    10.97     1.00    -0.02     1.52 &   178.83 r
  fifo2/U849/o (d04orn02yd0f7)                                                       10.81     1.00             10.69 &   189.52 r
  fifo2/n3781 (net)                                           3    12.64 
  fifo2/place1001/a (d04inn00ynuf5)                                          0.00    28.14     1.00     0.00     7.32 &   196.84 r
  fifo2/place1001/o1 (d04inn00ynuf5)                                                 10.32     1.00              5.92 &   202.76 f
  fifo2/n4150 (net)                                           4    11.40 
  fifo2/clk_gate_data_mem_reg_21__4_latch/en (d04cgc01nd0h0)                -0.88    14.82     1.00    -0.11     5.67 &   208.43 f
  data arrival time                                                                                                       208.43

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.05     129.05
  clock reconvergence pessimism                                                                                  0.00     129.05
  clock uncertainty                                                                                             50.00     179.05
  fifo2/clk_gate_data_mem_reg_21__4_latch/clk (d04cgc01nd0h0)                                                             179.05 r
  clock gating hold time                                                                       1.00            -10.39     168.65
  data required time                                                                                                      168.65
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.65
  data arrival time                                                                                                      -208.43
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              39.78


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_28__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                              -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                      11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                           4     3.22 
  fifo1/U298/a (d04inn00yn0b3)                                               0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U298/o1 (d04inn00yn0b3)                                                       9.53     1.00              8.01 &   199.23 f
  fifo1/n13 (net)                                             1     3.31 
  fifo1/U299/b (d04non02yd0h5)                                               0.00     9.60     1.00     0.00     0.56 &   199.79 f
  fifo1/U299/o1 (d04non02yd0h5)                                                      14.34     1.00              7.78 &   207.57 r
  fifo1/N105 (net)                                            5    15.27 
  fifo1/clk_gate_data_mem_reg_28__1_latch/en (d04cgc01nd0g0)                -0.34    18.43     1.00    -0.04     4.36 &   211.93 r
  data arrival time                                                                                                       211.93

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.78     131.78
  clock reconvergence pessimism                                                                                  0.00     131.78
  clock uncertainty                                                                                             50.00     181.78
  fifo1/clk_gate_data_mem_reg_28__1_latch/clk (d04cgc01nd0g0)                                                             181.78 r
  clock gating hold time                                                                       1.00             -9.63     172.15
  data required time                                                                                                      172.15
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.15
  data arrival time                                                                                                      -211.93
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              39.78


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/post_place568/a (d04non02yd0h5)                                      0.00    14.77     1.00     0.00     2.95 &   201.72 r
  fifo2/post_place568/o1 (d04non02yd0h5)                                              9.93     1.00              6.11 &   207.83 f
  fifo2/n5507 (net)                                           4    16.10 
  fifo2/clk_gate_data_mem_reg_15__1_latch/en (d04cgc01nd0h0)                 0.00    17.66     1.00     0.00     5.91 &   213.74 f
  data arrival time                                                                                                       213.74

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.34     134.34
  clock reconvergence pessimism                                                                                  0.00     134.34
  clock uncertainty                                                                                             50.00     184.34
  fifo2/clk_gate_data_mem_reg_15__1_latch/clk (d04cgc01nd0h0)                                                             184.34 r
  clock gating hold time                                                                       1.00            -10.64     173.71
  data required time                                                                                                      173.71
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.71
  data arrival time                                                                                                      -213.74
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              40.03


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_5__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                     5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                               0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                      26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                          4     6.03 
  fifo0/U604/a (d04non02yn0e0)                                             -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U604/o1 (d04non02yn0e0)                                                     13.66     1.00              9.31 &   210.59 f
  fifo0/N128 (net)                                           5    11.43 
  fifo0/clk_gate_data_mem_reg_5__1_latch/en (d04cgc01nd0j0)                -0.22    17.81     1.00    -0.03     3.92 &   214.51 f
  data arrival time                                                                                                      214.51

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            134.31     134.31
  clock reconvergence pessimism                                                                                 0.00     134.31
  clock uncertainty                                                                                            50.00     184.31
  fifo0/clk_gate_data_mem_reg_5__1_latch/clk (d04cgc01nd0j0)                                                             184.31 r
  clock gating hold time                                                                      1.00             -9.84     174.47
  data required time                                                                                                     174.47
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     174.47
  data arrival time                                                                                                     -214.51
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             40.04


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_19__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                      0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                            11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                           4     8.20 
  fifo1/U112/a (d04non02yd0f7)                                               0.00    12.77     1.00     0.00     2.29 &   197.47 r
  fifo1/U112/o1 (d04non02yd0f7)                                                      14.21     1.00              8.27 &   205.74 f
  fifo1/N114 (net)                                            5    20.39 
  fifo1/clk_gate_data_mem_reg_19__1_latch/en (d04cgc01nd0h0)                -0.88    20.37     1.00    -0.11     8.07 &   213.81 f
  data arrival time                                                                                                       213.81

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.84     134.84
  clock reconvergence pessimism                                                                                  0.00     134.84
  clock uncertainty                                                                                             50.00     184.84
  fifo1/clk_gate_data_mem_reg_19__1_latch/clk (d04cgc01nd0h0)                                                             184.84 r
  clock gating hold time                                                                       1.00            -11.08     173.75
  data required time                                                                                                      173.75
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.75
  data arrival time                                                                                                      -213.81
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              40.06


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/place603/b (d04non02yd0i0)                                           0.00    11.59     1.00     0.00     4.22 &   193.36 r
  fifo2/place603/o1 (d04non02yd0i0)                                                   7.99     1.00              5.10 &   198.46 f
  fifo2/n4348 (net)                                           9    20.90 
  fifo2/clk_gate_data_mem_reg_19__3_latch/en (d04cgc01nd0h0)                -0.25    19.33     1.00    -0.03     8.94 &   207.40 f
  data arrival time                                                                                                       207.40

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.26     128.26
  clock reconvergence pessimism                                                                                  0.00     128.26
  clock uncertainty                                                                                             50.00     178.26
  fifo2/clk_gate_data_mem_reg_19__3_latch/clk (d04cgc01nd0h0)                                                             178.26 r
  clock gating hold time                                                                       1.00            -11.03     167.23
  data required time                                                                                                      167.23
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.23
  data arrival time                                                                                                      -207.40
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              40.17


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_8__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                        23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                          18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                   9     6.93 
  fifo0/U297/b (d04non02yd0d0)                                           -0.37    20.42     1.00    -0.04     3.34 &   180.45 f
  fifo0/U297/o1 (d04non02yd0d0)                                                   10.61     1.00             12.45 &   192.90 r
  fifo0/n3500 (net)                                        3     2.45 
  fifo0/U590/a (d04nob02yn0f0)                                            0.00    10.63     1.00     0.00     0.33 &   193.22 r
  fifo0/U590/out (d04nob02yn0f0)                                                  16.77     1.00             13.44 &   206.66 r
  fifo0/N125 (net)                                         5     9.04 
  fifo0/clk_gate_data_mem_reg_8__latch/en (d04cgc01nd0i0)                -0.27    17.94     1.00    -0.03     1.80 &   208.46 r
  data arrival time                                                                                                    208.46

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          128.77     128.77
  clock reconvergence pessimism                                                                               0.00     128.77
  clock uncertainty                                                                                          50.00     178.77
  fifo0/clk_gate_data_mem_reg_8__latch/clk (d04cgc01nd0i0)                                                             178.77 r
  clock gating hold time                                                                    1.00            -10.48     168.28
  data required time                                                                                                   168.28
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   168.28
  data arrival time                                                                                                   -208.46
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           40.17


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_30__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                               11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                           4    10.20 
  fifo1/U292/a (d04non02yd0f7)                                               0.00    12.48     1.00     0.00     1.83 &   206.86 r
  fifo1/U292/o1 (d04non02yd0f7)                                                      12.22     1.00              7.06 &   213.92 f
  fifo1/N103 (net)                                            5    17.95 
  fifo1/clk_gate_data_mem_reg_30__1_latch/en (d04cgc01nd0h0)                 0.00    18.05     1.00     0.00     7.39 &   221.31 f
  data arrival time                                                                                                       221.31

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.38     142.38
  clock reconvergence pessimism                                                                                  0.00     142.38
  clock uncertainty                                                                                             50.00     192.38
  fifo1/clk_gate_data_mem_reg_30__1_latch/clk (d04cgc01nd0h0)                                                             192.38 r
  clock gating hold time                                                                       1.00            -11.25     181.13
  data required time                                                                                                      181.13
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      181.13
  data arrival time                                                                                                      -221.31
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              40.18


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U849/b (d04orn02yd0f7)                                              -0.18    10.97     1.00    -0.02     1.52 &   178.83 r
  fifo2/U849/o (d04orn02yd0f7)                                                       10.81     1.00             10.69 &   189.52 r
  fifo2/n3781 (net)                                           3    12.64 
  fifo2/place1001/a (d04inn00ynuf5)                                          0.00    28.14     1.00     0.00     7.32 &   196.84 r
  fifo2/place1001/o1 (d04inn00ynuf5)                                                 10.32     1.00              5.92 &   202.76 f
  fifo2/n4150 (net)                                           4    11.40 
  fifo2/clk_gate_data_mem_reg_21__0_latch/en (d04cgc01nd0h0)                -1.30    20.20     1.00    -0.15    10.19 &   212.95 f
  data arrival time                                                                                                       212.95

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.82     133.82
  clock reconvergence pessimism                                                                                  0.00     133.82
  clock uncertainty                                                                                             50.00     183.82
  fifo2/clk_gate_data_mem_reg_21__0_latch/clk (d04cgc01nd0h0)                                                             183.82 r
  clock gating hold time                                                                       1.00            -11.14     172.67
  data required time                                                                                                      172.67
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.67
  data arrival time                                                                                                      -212.95
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              40.28


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_25__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/U25/a (d04non02yd0f7)                                                0.00    13.79     1.00     0.00     5.96 &   203.60 r
  fifo0/U25/o1 (d04non02yd0f7)                                                        9.92     1.00              6.50 &   210.10 f
  fifo0/N108 (net)                                            5    16.63 
  fifo0/clk_gate_data_mem_reg_25__1_latch/en (d04cgc01nd0i0)                -0.18    13.00     1.00    -0.02     2.38 &   212.48 f
  data arrival time                                                                                                       212.48

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.22     132.22
  clock reconvergence pessimism                                                                                  0.00     132.22
  clock uncertainty                                                                                             50.00     182.22
  fifo0/clk_gate_data_mem_reg_25__1_latch/clk (d04cgc01nd0i0)                                                             182.22 r
  clock gating hold time                                                                       1.00            -10.25     171.97
  data required time                                                                                                      171.97
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.97
  data arrival time                                                                                                      -212.48
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              40.51


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                        21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                          19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                   9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                          -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                 14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                        4    11.89 
  fifo2/post_place624/b (d04non02yd0h5)                                   0.00    17.67     1.00     0.00     5.18 &   190.92 r
  fifo2/post_place624/o1 (d04non02yd0h5)                                           9.00     1.00              7.20 &   198.12 f
  fifo2/n5569 (net)                                        9    18.42 
  fifo2/clk_gate_data_mem_reg_9__latch/en (d04cgc01nd0h0)                 0.00    30.00     1.00     0.00    17.01 &   215.13 f
  data arrival time                                                                                                    215.13

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          136.97     136.97
  clock reconvergence pessimism                                                                               0.00     136.97
  clock uncertainty                                                                                          50.00     186.97
  fifo2/clk_gate_data_mem_reg_9__latch/clk (d04cgc01nd0h0)                                                             186.97 r
  clock gating hold time                                                                    1.00            -12.42     174.56
  data required time                                                                                                   174.56
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   174.56
  data arrival time                                                                                                   -215.13
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           40.57


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_5__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                     5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                               0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                      26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                          4     6.03 
  fifo0/U604/a (d04non02yn0e0)                                             -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U604/o1 (d04non02yn0e0)                                                     13.66     1.00              9.31 &   210.59 f
  fifo0/N128 (net)                                           5    11.43 
  fifo0/clk_gate_data_mem_reg_5__2_latch/en (d04cgc01nd0h0)                -0.28    21.84     1.00    -0.03     9.45 &   220.04 f
  data arrival time                                                                                                      220.04

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            140.45     140.45
  clock reconvergence pessimism                                                                                 0.00     140.45
  clock uncertainty                                                                                            50.00     190.45
  fifo0/clk_gate_data_mem_reg_5__2_latch/clk (d04cgc01nd0h0)                                                             190.45 r
  clock gating hold time                                                                      1.00            -11.10     179.36
  data required time                                                                                                     179.36
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     179.36
  data arrival time                                                                                                     -220.04
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             40.68


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U710/b (d04non02yd0h5)                                               0.00    18.25     1.00     0.00     5.98 &   191.73 r
  fifo2/U710/o1 (d04non02yd0h5)                                                      10.29     1.00              7.58 &   199.31 f
  fifo2/N196 (net)                                            9    19.85 
  fifo2/clk_gate_data_mem_reg_17__5_latch/en (d04cgc01nd0h0)                 0.00    23.18     1.00     0.00     8.96 &   208.27 f
  data arrival time                                                                                                       208.27

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.96     128.96
  clock reconvergence pessimism                                                                                  0.00     128.96
  clock uncertainty                                                                                             50.00     178.96
  fifo2/clk_gate_data_mem_reg_17__5_latch/clk (d04cgc01nd0h0)                                                             178.96 r
  clock gating hold time                                                                       1.00            -11.44     167.53
  data required time                                                                                                      167.53
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.53
  data arrival time                                                                                                      -208.27
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              40.74


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_3__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                     5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                              0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                    20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                          5     8.70 
  fifo0/U602/a (d04non02yn0f5)                                             -0.20    21.26     1.00    -0.11     3.35 &   201.47 r
  fifo0/U602/o1 (d04non02yn0f5)                                                     11.97     1.00              8.67 &   210.14 f
  fifo0/N130 (net)                                           5    10.07 
  fifo0/clk_gate_data_mem_reg_3__1_latch/en (d04cgc01nd0j0)                -0.63    13.57     1.00    -0.08     2.72 &   212.86 f
  data arrival time                                                                                                      212.86

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.16     131.16
  clock reconvergence pessimism                                                                                 0.00     131.16
  clock uncertainty                                                                                            50.00     181.16
  fifo0/clk_gate_data_mem_reg_3__1_latch/clk (d04cgc01nd0j0)                                                             181.16 r
  clock gating hold time                                                                      1.00             -9.07     172.08
  data required time                                                                                                     172.08
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     172.08
  data arrival time                                                                                                     -212.86
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             40.78


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                    5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                            0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                   8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                         5    10.12 
  fifo2/place603/b (d04non02yd0i0)                                         0.00    11.59     1.00     0.00     4.22 &   193.36 r
  fifo2/place603/o1 (d04non02yd0i0)                                                 7.99     1.00              5.10 &   198.46 f
  fifo2/n4348 (net)                                         9    20.90 
  fifo2/clk_gate_data_mem_reg_19__latch/en (d04cgc01nd0h0)                -0.37    26.86     1.00    -0.04    17.12 &   215.58 f
  data arrival time                                                                                                     215.58

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           136.92     136.92
  clock reconvergence pessimism                                                                                0.00     136.92
  clock uncertainty                                                                                           50.00     186.92
  fifo2/clk_gate_data_mem_reg_19__latch/clk (d04cgc01nd0h0)                                                             186.92 r
  clock gating hold time                                                                     1.00            -12.18     174.74
  data required time                                                                                                    174.74
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    174.74
  data arrival time                                                                                                    -215.58
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            40.84


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U849/b (d04orn02yd0f7)                                              -0.18    10.97     1.00    -0.02     1.52 &   178.83 r
  fifo2/U849/o (d04orn02yd0f7)                                                       10.81     1.00             10.69 &   189.52 r
  fifo2/n3781 (net)                                           3    12.64 
  fifo2/place1001/a (d04inn00ynuf5)                                          0.00    28.14     1.00     0.00     7.32 &   196.84 r
  fifo2/place1001/o1 (d04inn00ynuf5)                                                 10.32     1.00              5.92 &   202.76 f
  fifo2/n4150 (net)                                           4    11.40 
  fifo2/clk_gate_data_mem_reg_21__1_latch/en (d04cgc01nd0h0)                -1.29    20.14     1.00    -0.15     9.92 &   212.68 f
  data arrival time                                                                                                       212.68

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.87     132.87
  clock reconvergence pessimism                                                                                  0.00     132.87
  clock uncertainty                                                                                             50.00     182.87
  fifo2/clk_gate_data_mem_reg_21__1_latch/clk (d04cgc01nd0h0)                                                             182.87 r
  clock gating hold time                                                                       1.00            -11.04     171.83
  data required time                                                                                                      171.83
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.83
  data arrival time                                                                                                      -212.68
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              40.85


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_13__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                       26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                           4     6.03 
  fifo0/U600/a (d04non02yd0f7)                                              -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U600/o1 (d04non02yd0f7)                                                      10.26     1.00              6.52 &   207.80 f
  fifo0/N120 (net)                                            5    12.07 
  fifo0/clk_gate_data_mem_reg_13__1_latch/en (d04cgc01nd0g0)                -1.90    16.76     1.00    -1.28     2.13 &   209.94 f
  data arrival time                                                                                                       209.94

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.93     128.93
  clock reconvergence pessimism                                                                                  0.00     128.93
  clock uncertainty                                                                                             50.00     178.93
  fifo0/clk_gate_data_mem_reg_13__1_latch/clk (d04cgc01nd0g0)                                                             178.93 r
  clock gating hold time                                                                       1.00            -10.17     168.77
  data required time                                                                                                      168.77
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.77
  data arrival time                                                                                                      -209.94
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              41.17


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/post_route5/b (d04orn02yd0d5)                                       -0.18    11.17     1.00    -0.02     2.60 &   179.92 r
  fifo2/post_route5/o (d04orn02yd0d5)                                                 6.37     1.00             14.31 &   194.22 r
  fifo2/n5329 (net)                                           1     3.77 
  fifo2/post_route6/a (d04inn00nnuh5)                                        0.00     6.43     1.00     0.00     0.43 &   194.65 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                                                6.78     1.00              3.48 &   198.14 f
  fifo2/n8 (net)                                              9    21.28 
  fifo2/clk_gate_data_mem_reg_29__7_latch/en (d04cgc01nd0h0)                -2.36    25.13     1.00    -1.33     9.41 &   207.55 f
  data arrival time                                                                                                       207.55

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.29     128.29
  clock reconvergence pessimism                                                                                  0.00     128.29
  clock uncertainty                                                                                             50.00     178.29
  fifo2/clk_gate_data_mem_reg_29__7_latch/clk (d04cgc01nd0h0)                                                             178.29 r
  clock gating hold time                                                                       1.00            -11.97     166.32
  data required time                                                                                                      166.32
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      166.32
  data arrival time                                                                                                      -207.55
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              41.23


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1199/a (d04nab02yn0f0)                                             0.00     7.95     1.00     0.00     0.93 &   183.78 r
  fifo2/U1199/out (d04nab02yn0f0)                                                    6.88     1.00              9.72 &   193.50 r
  fifo2/n3795 (net)                                          1     5.38 
  fifo2/U716/a (d04inn00ynuh5)                                              0.00    10.21     1.00     0.00     3.06 &   196.56 r
  fifo2/U716/o1 (d04inn00ynuh5)                                                      5.57     1.00              3.63 &   200.18 f
  fifo2/N228 (net)                                           9    17.26 
  fifo2/clk_gate_data_mem_reg_1__3_latch/en (d04cgc01nd0h0)                 0.00    21.71     1.00     0.00    12.07 &   212.25 f
  data arrival time                                                                                                      212.25

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            132.93     132.93
  clock reconvergence pessimism                                                                                 0.00     132.93
  clock uncertainty                                                                                            50.00     182.93
  fifo2/clk_gate_data_mem_reg_1__3_latch/clk (d04cgc01nd0h0)                                                             182.93 r
  clock gating hold time                                                                      1.00            -11.95     170.98
  data required time                                                                                                     170.98
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.98
  data arrival time                                                                                                     -212.25
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             41.27


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_24__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                         23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                           14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                    6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                    0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                             5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                         1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                         0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                         8    11.88 
  fifo0/post_place375/a (d04non02yd0f7)                                    0.00    13.74     1.00     0.00     5.54 &   203.18 r
  fifo0/post_place375/o1 (d04non02yd0f7)                                            8.59     1.00              6.87 &   210.05 f
  fifo0/n2904 (net)                                         5     8.96 
  fifo0/clk_gate_data_mem_reg_24__latch/en (d04cgc01nd0j0)                -0.12     9.65     1.00    -0.02     1.98 &   212.03 f
  data arrival time                                                                                                     212.03

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           129.01     129.01
  clock reconvergence pessimism                                                                                0.00     129.01
  clock uncertainty                                                                                           50.00     179.01
  fifo0/clk_gate_data_mem_reg_24__latch/clk (d04cgc01nd0j0)                                                             179.01 r
  clock gating hold time                                                                     1.00             -8.28     170.73
  data required time                                                                                                    170.73
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    170.73
  data arrival time                                                                                                    -212.03
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            41.30


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1107/a (d04nab02yn0f0)                                             0.00    12.14     1.00     0.00     5.82 &   186.69 r
  fifo2/U1107/out (d04nab02yn0f0)                                                    6.28     1.00              9.72 &   196.42 r
  fifo2/n3785 (net)                                          1     5.29 
  fifo2/place921/a (d04inn00ynuh5)                                          0.00    11.57     1.00     0.00     4.37 &   200.79 r
  fifo2/place921/o1 (d04inn00ynuh5)                                                  5.91     1.00              3.81 &   204.59 f
  fifo2/n4033 (net)                                          9    16.79 
  fifo2/clk_gate_data_mem_reg_3__7_latch/en (d04cgc01nd0i0)                -1.59    28.15     1.00    -0.35    12.11 &   216.71 f
  data arrival time                                                                                                      216.71

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            137.53     137.53
  clock reconvergence pessimism                                                                                 0.00     137.53
  clock uncertainty                                                                                            50.00     187.53
  fifo2/clk_gate_data_mem_reg_3__7_latch/clk (d04cgc01nd0i0)                                                             187.53 r
  clock gating hold time                                                                      1.00            -12.17     175.36
  data required time                                                                                                     175.36
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.36
  data arrival time                                                                                                     -216.71
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             41.35


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1936/out (d04nab02yd0g0)                                                    12.35     1.00             17.18 &   185.17 f
  fifo2/n3489 (net)                                           5     9.80 
  fifo2/place996/b (d04non02yn0f0)                                           0.00    14.68     1.00     0.00     2.50 &   187.67 f
  fifo2/place996/o1 (d04non02yn0f0)                                                   9.36     1.00              7.13 &   194.80 r
  fifo2/n4147 (net)                                           1     3.37 
  fifo2/place1267/a (d04bfn00yduk0)                                          0.00    11.32     1.00     0.00     2.45 &   197.25 r
  fifo2/place1267/o (d04bfn00yduk0)                                                   5.20     1.00              9.36 &   206.61 r
  fifo2/n4623 (net)                                           9    19.48 
  fifo2/clk_gate_data_mem_reg_11__5_latch/en (d04cgc01nd0h0)                 0.00    23.64     1.00     0.00     7.39 &   214.00 r
  data arrival time                                                                                                       214.00

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.26     133.26
  clock reconvergence pessimism                                                                                  0.00     133.26
  clock uncertainty                                                                                             50.00     183.26
  fifo2/clk_gate_data_mem_reg_11__5_latch/clk (d04cgc01nd0h0)                                                             183.26 r
  clock gating hold time                                                                       1.00            -10.71     172.55
  data required time                                                                                                      172.55
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.55
  data arrival time                                                                                                      -214.00
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              41.45


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1197/a (d04nab02yn0f0)                                             0.00     6.06     1.00     0.00     0.23 &   181.10 r
  fifo2/U1197/out (d04nab02yn0f0)                                                    6.41     1.00              9.25 &   190.35 r
  fifo2/n3791 (net)                                          1     4.25 
  fifo2/U714/a (d04inn00ynuh5)                                              0.00     7.56     1.00     0.00     1.54 &   191.89 r
  fifo2/U714/o1 (d04inn00ynuh5)                                                      5.07     1.00              3.23 &   195.13 f
  fifo2/N220 (net)                                           9    23.65 
  fifo2/clk_gate_data_mem_reg_5__7_latch/en (d04cgc01nd0h0)                -0.46    33.15     1.00    -0.05    14.46 &   209.59 f
  data arrival time                                                                                                      209.59

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.07     131.07
  clock reconvergence pessimism                                                                                 0.00     131.07
  clock uncertainty                                                                                            50.00     181.07
  fifo2/clk_gate_data_mem_reg_5__7_latch/clk (d04cgc01nd0h0)                                                             181.07 r
  clock gating hold time                                                                      1.00            -13.00     168.07
  data required time                                                                                                     168.07
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.07
  data arrival time                                                                                                     -209.59
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             41.52


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                          21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                            19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                     9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                            -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                   14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                          4    11.89 
  fifo2/post_place624/b (d04non02yd0h5)                                     0.00    17.67     1.00     0.00     5.18 &   190.92 r
  fifo2/post_place624/o1 (d04non02yd0h5)                                             9.00     1.00              7.20 &   198.12 f
  fifo2/n5569 (net)                                          9    18.42 
  fifo2/clk_gate_data_mem_reg_9__0_latch/en (d04cgc01nd0h0)                 0.00    26.77     1.00     0.00     9.44 &   207.56 f
  data arrival time                                                                                                      207.56

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.02     128.02
  clock reconvergence pessimism                                                                                 0.00     128.02
  clock uncertainty                                                                                            50.00     178.02
  fifo2/clk_gate_data_mem_reg_9__0_latch/clk (d04cgc01nd0h0)                                                             178.02 r
  clock gating hold time                                                                      1.00            -12.09     165.93
  data required time                                                                                                     165.93
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     165.93
  data arrival time                                                                                                     -207.56
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             41.63


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1197/a (d04nab02yn0f0)                                             0.00     6.06     1.00     0.00     0.23 &   181.10 r
  fifo2/U1197/out (d04nab02yn0f0)                                                    6.41     1.00              9.25 &   190.35 r
  fifo2/n3791 (net)                                          1     4.25 
  fifo2/U714/a (d04inn00ynuh5)                                              0.00     7.56     1.00     0.00     1.54 &   191.89 r
  fifo2/U714/o1 (d04inn00ynuh5)                                                      5.07     1.00              3.23 &   195.13 f
  fifo2/N220 (net)                                           9    23.65 
  fifo2/clk_gate_data_mem_reg_5__1_latch/en (d04cgc01nd0h0)                -0.47    33.67     1.00    -0.05    17.26 &   212.38 f
  data arrival time                                                                                                      212.38

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.65     133.65
  clock reconvergence pessimism                                                                                 0.00     133.65
  clock uncertainty                                                                                            50.00     183.65
  fifo2/clk_gate_data_mem_reg_5__1_latch/clk (d04cgc01nd0h0)                                                             183.65 r
  clock gating hold time                                                                      1.00            -12.96     170.69
  data required time                                                                                                     170.69
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.69
  data arrival time                                                                                                     -212.38
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             41.69


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/place892/b (d04non02yd0h5)                                          0.00    12.05     1.00     0.00     5.09 &   185.96 r
  fifo2/place892/o1 (d04non02yd0h5)                                                  9.43     1.00              6.28 &   192.24 f
  fifo2/n4786 (net)                                          9    22.28 
  fifo2/clk_gate_data_mem_reg_7__1_latch/en (d04cgc01nd0h0)                 0.00    36.90     1.00     0.00    14.95 &   207.20 f
  data arrival time                                                                                                      207.20

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.88     128.88
  clock reconvergence pessimism                                                                                 0.00     128.88
  clock uncertainty                                                                                            50.00     178.88
  fifo2/clk_gate_data_mem_reg_7__1_latch/clk (d04cgc01nd0h0)                                                             178.88 r
  clock gating hold time                                                                      1.00            -13.40     165.48
  data required time                                                                                                     165.48
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     165.48
  data arrival time                                                                                                     -207.20
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             41.71


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1197/a (d04nab02yn0f0)                                             0.00     6.06     1.00     0.00     0.23 &   181.10 r
  fifo2/U1197/out (d04nab02yn0f0)                                                    6.41     1.00              9.25 &   190.35 r
  fifo2/n3791 (net)                                          1     4.25 
  fifo2/U714/a (d04inn00ynuh5)                                              0.00     7.56     1.00     0.00     1.54 &   191.89 r
  fifo2/U714/o1 (d04inn00ynuh5)                                                      5.07     1.00              3.23 &   195.13 f
  fifo2/N220 (net)                                           9    23.65 
  fifo2/clk_gate_data_mem_reg_5__0_latch/en (d04cgc01nd0h0)                -0.47    33.69     1.00    -0.05    17.36 &   212.49 f
  data arrival time                                                                                                      212.49

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.81     133.81
  clock reconvergence pessimism                                                                                 0.00     133.81
  clock uncertainty                                                                                            50.00     183.81
  fifo2/clk_gate_data_mem_reg_5__0_latch/clk (d04cgc01nd0h0)                                                             183.81 r
  clock gating hold time                                                                      1.00            -13.04     170.78
  data required time                                                                                                     170.78
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.78
  data arrival time                                                                                                     -212.49
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             41.72


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_25__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place48/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place48/o (d04orn02yn0f0)                                               11.69     1.00             12.16 &   204.83 r
  fifo1/n2800 (net)                                           4    10.79 
  fifo1/U29/b (d04non02yd0h5)                                                0.00    13.56     1.00     0.00     3.41 &   208.24 r
  fifo1/U29/o1 (d04non02yd0h5)                                                       12.20     1.00              7.60 &   215.84 f
  fifo1/N108 (net)                                            5    20.84 
  fifo1/clk_gate_data_mem_reg_25__2_latch/en (d04cgc01nd0h0)                -0.93    20.57     1.00    -0.11     8.60 &   224.44 f
  data arrival time                                                                                                       224.44

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             145.18     145.18
  clock reconvergence pessimism                                                                                  0.00     145.18
  clock uncertainty                                                                                             50.00     195.18
  fifo1/clk_gate_data_mem_reg_25__2_latch/clk (d04cgc01nd0h0)                                                             195.18 r
  clock gating hold time                                                                       1.00            -12.49     182.69
  data required time                                                                                                      182.69
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      182.69
  data arrival time                                                                                                      -224.44
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              41.75


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                          21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                            19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                     9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                            -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                   14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                          4    11.89 
  fifo2/post_place624/b (d04non02yd0h5)                                     0.00    17.67     1.00     0.00     5.18 &   190.92 r
  fifo2/post_place624/o1 (d04non02yd0h5)                                             9.00     1.00              7.20 &   198.12 f
  fifo2/n5569 (net)                                          9    18.42 
  fifo2/clk_gate_data_mem_reg_9__3_latch/en (d04cgc01nd0h0)                 0.00    26.14     1.00     0.00    14.42 &   212.54 f
  data arrival time                                                                                                      212.54

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            132.76     132.76
  clock reconvergence pessimism                                                                                 0.00     132.76
  clock uncertainty                                                                                            50.00     182.76
  fifo2/clk_gate_data_mem_reg_9__3_latch/clk (d04cgc01nd0h0)                                                             182.76 r
  clock gating hold time                                                                      1.00            -12.14     170.62
  data required time                                                                                                     170.62
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.62
  data arrival time                                                                                                     -212.54
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             41.93


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U710/b (d04non02yd0h5)                                               0.00    18.25     1.00     0.00     5.98 &   191.73 r
  fifo2/U710/o1 (d04non02yd0h5)                                                      10.29     1.00              7.58 &   199.31 f
  fifo2/N196 (net)                                            9    19.85 
  fifo2/clk_gate_data_mem_reg_17__7_latch/en (d04cgc01nd0h0)                 0.00    28.18     1.00     0.00    11.53 &   210.84 f
  data arrival time                                                                                                       210.84

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.21     131.21
  clock reconvergence pessimism                                                                                  0.00     131.21
  clock uncertainty                                                                                             50.00     181.21
  fifo2/clk_gate_data_mem_reg_17__7_latch/clk (d04cgc01nd0h0)                                                             181.21 r
  clock gating hold time                                                                       1.00            -12.36     168.85
  data required time                                                                                                      168.85
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.85
  data arrival time                                                                                                      -210.84
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              41.99


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/place603/b (d04non02yd0i0)                                           0.00    11.59     1.00     0.00     4.22 &   193.36 r
  fifo2/place603/o1 (d04non02yd0i0)                                                   7.99     1.00              5.10 &   198.46 f
  fifo2/n4348 (net)                                           9    20.90 
  fifo2/clk_gate_data_mem_reg_19__6_latch/en (d04cgc01nd0h0)                -0.37    26.90     1.00    -0.04    17.31 &   215.77 f
  data arrival time                                                                                                       215.77

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.88     135.88
  clock reconvergence pessimism                                                                                  0.00     135.88
  clock uncertainty                                                                                             50.00     185.88
  fifo2/clk_gate_data_mem_reg_19__6_latch/clk (d04cgc01nd0h0)                                                             185.88 r
  clock gating hold time                                                                       1.00            -12.13     173.75
  data required time                                                                                                      173.75
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.75
  data arrival time                                                                                                      -215.77
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              42.03


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/U537/a (d04inn00wn0a5)                                               0.00    11.54     1.00     0.00     3.90 &   193.03 r
  fifo2/U537/o1 (d04inn00wn0a5)                                                       8.66     1.00              9.86 &   202.89 f
  fifo2/n3784 (net)                                           1     1.50 
  fifo2/U1104/b (d04nab02yn0f0)                                              0.00     8.67     1.00     0.00     0.23 &   203.12 f
  fifo2/U1104/out (d04nab02yn0f0)                                                     7.37     1.00              5.23 &   208.35 r
  fifo2/n3783 (net)                                           1     6.01 
  fifo2/post_place583/a (d04inn00ynuh5)                                      0.00    13.44     1.00     0.00     5.18 &   213.52 r
  fifo2/post_place583/o1 (d04inn00ynuh5)                                              6.53     1.00              4.04 &   217.56 f
  fifo2/n5520 (net)                                           9    17.25 
  fifo2/clk_gate_data_mem_reg_27__1_latch/en (d04cgc01nd0h0)                -0.05     7.95     1.00    -0.03     0.44 &   218.00 f
  data arrival time                                                                                                       218.00

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.43     135.43
  clock reconvergence pessimism                                                                                  0.00     135.43
  clock uncertainty                                                                                             50.00     185.43
  fifo2/clk_gate_data_mem_reg_27__1_latch/clk (d04cgc01nd0h0)                                                             185.43 r
  clock gating hold time                                                                       1.00             -9.46     175.97
  data required time                                                                                                      175.97
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.97
  data arrival time                                                                                                      -218.00
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              42.03


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                          21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                            19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                     9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                            -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                   14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                          4    11.89 
  fifo2/post_place624/b (d04non02yd0h5)                                     0.00    17.67     1.00     0.00     5.18 &   190.92 r
  fifo2/post_place624/o1 (d04non02yd0h5)                                             9.00     1.00              7.20 &   198.12 f
  fifo2/n5569 (net)                                          9    18.42 
  fifo2/clk_gate_data_mem_reg_9__4_latch/en (d04cgc01nd0i0)                 0.00    25.96     1.00     0.00    13.61 &   211.73 f
  data arrival time                                                                                                      211.73

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.46     131.46
  clock reconvergence pessimism                                                                                 0.00     131.46
  clock uncertainty                                                                                            50.00     181.46
  fifo2/clk_gate_data_mem_reg_9__4_latch/clk (d04cgc01nd0i0)                                                             181.46 r
  clock gating hold time                                                                      1.00            -11.78     169.68
  data required time                                                                                                     169.68
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     169.68
  data arrival time                                                                                                     -211.73
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             42.05


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1907/a (d04nob02yd0f5)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1907/out (d04nob02yd0f5)                                                     5.74     1.00              9.73 &   203.58 r
  fifo2/N174 (net)                                            1     2.06 
  fifo2/route19/a (d04bfn00yduk0)                                            0.00     5.77     1.00     0.00     0.31 &   203.89 r
  fifo2/route19/o (d04bfn00yduk0)                                                     5.65     1.00              8.64 &   212.53 r
  fifo2/n12579 (net)                                          9    20.45 
  fifo2/clk_gate_data_mem_reg_28__1_latch/en (d04cgc01nd0h0)                -0.22    15.24     1.00    -0.03     4.06 &   216.59 r
  data arrival time                                                                                                       216.59

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.38     134.38
  clock reconvergence pessimism                                                                                  0.00     134.38
  clock uncertainty                                                                                             50.00     184.38
  fifo2/clk_gate_data_mem_reg_28__1_latch/clk (d04cgc01nd0h0)                                                             184.38 r
  clock gating hold time                                                                       1.00             -9.88     174.49
  data required time                                                                                                      174.49
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.49
  data arrival time                                                                                                      -216.59
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              42.10


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_26__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                               11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                           4    10.20 
  fifo1/U119/a (d04non02yd0h5)                                               0.00    12.89     1.00     0.00     3.69 &   208.71 r
  fifo1/U119/o1 (d04non02yd0h5)                                                       8.28     1.00              5.66 &   214.37 f
  fifo1/N107 (net)                                            5    12.93 
  fifo1/clk_gate_data_mem_reg_26__0_latch/en (d04cgc01nd0g0)                -0.16    11.31     1.00    -0.02     3.32 &   217.70 f
  data arrival time                                                                                                       217.70

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.57     134.57
  clock reconvergence pessimism                                                                                  0.00     134.57
  clock uncertainty                                                                                             50.00     184.57
  fifo1/clk_gate_data_mem_reg_26__0_latch/clk (d04cgc01nd0g0)                                                             184.57 r
  clock gating hold time                                                                       1.00             -9.12     175.45
  data required time                                                                                                      175.45
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.45
  data arrival time                                                                                                      -217.70
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              42.25


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_11__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                      5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                               0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                     20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                           5     8.70 
  fifo0/U597/a (d04non02yd0h5)                                              -0.20    21.03     1.00    -0.11     2.46 &   200.58 r
  fifo0/U597/o1 (d04non02yd0h5)                                                       9.90     1.00              6.93 &   207.51 f
  fifo0/N122 (net)                                            5    14.19 
  fifo0/clk_gate_data_mem_reg_11__0_latch/en (d04cgc01nd0i0)                -0.32    21.31     1.00    -0.04    12.87 &   220.38 f
  data arrival time                                                                                                       220.38

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             140.50     140.50
  clock reconvergence pessimism                                                                                  0.00     140.50
  clock uncertainty                                                                                             50.00     190.50
  fifo0/clk_gate_data_mem_reg_11__0_latch/clk (d04cgc01nd0i0)                                                             190.50 r
  clock gating hold time                                                                       1.00            -12.40     178.10
  data required time                                                                                                      178.10
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      178.10
  data arrival time                                                                                                      -220.38
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              42.28


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_21__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                                0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                       26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                           4     8.43 
  fifo1/U605/b (d04non02yd0f0)                                               0.00    26.86     1.00     0.00     2.60 &   197.16 f
  fifo1/U605/o1 (d04non02yd0f0)                                                      23.55     1.00             14.02 &   211.18 r
  fifo1/N112 (net)                                            5    14.13 
  fifo1/clk_gate_data_mem_reg_21__0_latch/en (d04cgc01nd0g0)                -2.67    28.16     1.00    -1.16     5.13 &   216.31 r
  data arrival time                                                                                                       216.31

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.45     134.45
  clock reconvergence pessimism                                                                                  0.00     134.45
  clock uncertainty                                                                                             50.00     184.45
  fifo1/clk_gate_data_mem_reg_21__0_latch/clk (d04cgc01nd0g0)                                                             184.45 r
  clock gating hold time                                                                       1.00            -10.44     174.00
  data required time                                                                                                      174.00
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.00
  data arrival time                                                                                                      -216.31
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              42.31


  Startpoint: fifo1/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_rd_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        154.09     154.09
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                                     21.39                       0.00     154.09 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                                        8.03     1.00             19.10 &   173.19 r
  fifo1/cnt_data[5] (net)                                3     1.92 
  fifo1/place530/a (d04orn02yn0b0)                                      0.00     8.05     1.00     0.00     0.31 &   173.50 r
  fifo1/place530/o (d04orn02yn0b0)                                              11.25     1.00             12.82 &   186.32 r
  fifo1/n2317 (net)                                      3     2.20 
  fifo1/place474/a (d04inn00ln0a5)                                      0.00    11.28     1.00     0.00     0.41 &   186.73 r
  fifo1/place474/o1 (d04inn00ln0a5)                                              5.45     1.00              6.06 &   192.78 f
  fifo1/n2239 (net)                                      1     0.78 
  fifo1/post_place63/a (d04ann02yn0b3)                                 -0.48     5.45     1.00    -0.29    -0.19 &   192.60 f
  fifo1/post_place63/o (d04ann02yn0b3)                                           7.08     1.00             12.74 &   205.34 f
  fifo1/n2423 (net)                                      1     3.06 
  fifo1/post_place62/a (d04non02yd0h5)                                  0.00     7.13     1.00     0.00     0.43 &   205.78 f
  fifo1/post_place62/o1 (d04non02yd0h5)                                          5.49     1.00              6.06 &   211.84 r
  fifo1/n2319 (net)                                      5     5.52 
  fifo1/clk_gate_data_rd_reg_3_latch/en (d04cgc01nd0i0)                -0.07     5.91     1.00    -0.01     1.08 &   212.91 r
  data arrival time                                                                                                  212.91

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        129.65     129.65
  clock reconvergence pessimism                                                                             0.00     129.65
  clock uncertainty                                                                                        50.00     179.65
  fifo1/clk_gate_data_rd_reg_3_latch/clk (d04cgc01nd0i0)                                                             179.65 r
  clock gating hold time                                                                  1.00             -9.09     170.55
  data required time                                                                                                 170.55
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 170.55
  data arrival time                                                                                                 -212.91
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         42.36


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1907/a (d04nob02yd0f5)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1907/out (d04nob02yd0f5)                                                     5.74     1.00              9.73 &   203.58 r
  fifo2/N174 (net)                                            1     2.06 
  fifo2/route19/a (d04bfn00yduk0)                                            0.00     5.77     1.00     0.00     0.31 &   203.89 r
  fifo2/route19/o (d04bfn00yduk0)                                                     5.65     1.00              8.64 &   212.53 r
  fifo2/n12579 (net)                                          9    20.45 
  fifo2/clk_gate_data_mem_reg_28__5_latch/en (d04cgc01nd0i0)                -0.23    15.59     1.00    -0.03     4.43 &   216.96 r
  data arrival time                                                                                                       216.96

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.51     134.51
  clock reconvergence pessimism                                                                                  0.00     134.51
  clock uncertainty                                                                                             50.00     184.51
  fifo2/clk_gate_data_mem_reg_28__5_latch/clk (d04cgc01nd0i0)                                                             184.51 r
  clock gating hold time                                                                       1.00             -9.92     174.59
  data required time                                                                                                      174.59
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.59
  data arrival time                                                                                                      -216.96
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              42.37


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_27__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                      0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                            11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                           4     8.20 
  fifo1/U211/a (d04non02yd0h5)                                               0.00    13.03     1.00     0.00     2.58 &   197.76 r
  fifo1/U211/o1 (d04non02yd0h5)                                                      10.05     1.00              6.21 &   203.97 f
  fifo1/N106 (net)                                            5    18.55 
  fifo1/clk_gate_data_mem_reg_27__1_latch/en (d04cgc01nd0h0)                -0.35    24.77     1.00    -0.04    14.68 &   218.65 f
  data arrival time                                                                                                       218.65

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             138.33     138.33
  clock reconvergence pessimism                                                                                  0.00     138.33
  clock uncertainty                                                                                             50.00     188.33
  fifo1/clk_gate_data_mem_reg_27__1_latch/clk (d04cgc01nd0h0)                                                             188.33 r
  clock gating hold time                                                                       1.00            -12.10     176.23
  data required time                                                                                                      176.23
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      176.23
  data arrival time                                                                                                      -218.65
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              42.42


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                          21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                            19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                     9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                            -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                   14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                          4    11.89 
  fifo2/post_place624/b (d04non02yd0h5)                                     0.00    17.67     1.00     0.00     5.18 &   190.92 r
  fifo2/post_place624/o1 (d04non02yd0h5)                                             9.00     1.00              7.20 &   198.12 f
  fifo2/n5569 (net)                                          9    18.42 
  fifo2/clk_gate_data_mem_reg_9__7_latch/en (d04cgc01nd0h0)                 0.00    28.06     1.00     0.00    11.49 &   209.62 f
  data arrival time                                                                                                      209.62

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            129.48     129.48
  clock reconvergence pessimism                                                                                 0.00     129.48
  clock uncertainty                                                                                            50.00     179.48
  fifo2/clk_gate_data_mem_reg_9__7_latch/clk (d04cgc01nd0h0)                                                             179.48 r
  clock gating hold time                                                                      1.00            -12.30     167.18
  data required time                                                                                                     167.18
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     167.18
  data arrival time                                                                                                     -209.62
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             42.44


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_26__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                               11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                           4    10.20 
  fifo1/U119/a (d04non02yd0h5)                                               0.00    12.89     1.00     0.00     3.69 &   208.71 r
  fifo1/U119/o1 (d04non02yd0h5)                                                       8.28     1.00              5.66 &   214.37 f
  fifo1/N107 (net)                                            5    12.93 
  fifo1/clk_gate_data_mem_reg_26__2_latch/en (d04cgc01nd0g0)                -0.16    11.00     1.00    -0.02     2.98 &   217.35 f
  data arrival time                                                                                                       217.35

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.90     133.90
  clock reconvergence pessimism                                                                                  0.00     133.90
  clock uncertainty                                                                                             50.00     183.90
  fifo1/clk_gate_data_mem_reg_26__2_latch/clk (d04cgc01nd0g0)                                                             183.90 r
  clock gating hold time                                                                       1.00             -9.04     174.86
  data required time                                                                                                      174.86
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.86
  data arrival time                                                                                                      -217.35
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              42.49


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_13__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                                0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                       26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                           4     8.43 
  fifo1/post_place255/b (d04non02yn0d5)                                      0.00    26.71     1.00     0.00     1.93 &   196.49 f
  fifo1/post_place255/o1 (d04non02yn0d5)                                             21.64     1.00             16.64 &   213.14 r
  fifo1/n2622 (net)                                           4     8.63 
  fifo1/clk_gate_data_mem_reg_13__2_latch/en (d04cgc01nd0h0)                 0.00    23.01     1.00     0.00     4.93 &   218.07 r
  data arrival time                                                                                                       218.07

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.45     136.45
  clock reconvergence pessimism                                                                                  0.00     136.45
  clock uncertainty                                                                                             50.00     186.45
  fifo1/clk_gate_data_mem_reg_13__2_latch/clk (d04cgc01nd0h0)                                                             186.45 r
  clock gating hold time                                                                       1.00            -10.89     175.56
  data required time                                                                                                      175.56
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.56
  data arrival time                                                                                                      -218.07
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              42.51


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1936/out (d04nab02yd0g0)                                                    12.35     1.00             17.18 &   185.17 f
  fifo2/n3489 (net)                                           5     9.80 
  fifo2/place996/b (d04non02yn0f0)                                           0.00    14.68     1.00     0.00     2.50 &   187.67 f
  fifo2/place996/o1 (d04non02yn0f0)                                                   9.36     1.00              7.13 &   194.80 r
  fifo2/n4147 (net)                                           1     3.37 
  fifo2/place1267/a (d04bfn00yduk0)                                          0.00    11.32     1.00     0.00     2.45 &   197.25 r
  fifo2/place1267/o (d04bfn00yduk0)                                                   5.20     1.00              9.36 &   206.61 r
  fifo2/n4623 (net)                                           9    19.48 
  fifo2/clk_gate_data_mem_reg_11__1_latch/en (d04cgc01nd0h0)                 0.00    18.27     1.00     0.00     3.55 &   210.16 r
  data arrival time                                                                                                       210.16

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             127.84     127.84
  clock reconvergence pessimism                                                                                  0.00     127.84
  clock uncertainty                                                                                             50.00     177.84
  fifo2/clk_gate_data_mem_reg_11__1_latch/clk (d04cgc01nd0h0)                                                             177.84 r
  clock gating hold time                                                                       1.00            -10.19     167.65
  data required time                                                                                                      167.65
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.65
  data arrival time                                                                                                      -210.16
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              42.51


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                          21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                            19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                     9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                            -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                   14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                          4    11.89 
  fifo2/post_place624/b (d04non02yd0h5)                                     0.00    17.67     1.00     0.00     5.18 &   190.92 r
  fifo2/post_place624/o1 (d04non02yd0h5)                                             9.00     1.00              7.20 &   198.12 f
  fifo2/n5569 (net)                                          9    18.42 
  fifo2/clk_gate_data_mem_reg_9__6_latch/en (d04cgc01nd0h0)                 0.00    29.99     1.00     0.00    16.83 &   214.95 f
  data arrival time                                                                                                      214.95

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            134.88     134.88
  clock reconvergence pessimism                                                                                 0.00     134.88
  clock uncertainty                                                                                            50.00     184.88
  fifo2/clk_gate_data_mem_reg_9__6_latch/clk (d04cgc01nd0h0)                                                             184.88 r
  clock gating hold time                                                                      1.00            -12.49     172.39
  data required time                                                                                                     172.39
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     172.39
  data arrival time                                                                                                     -214.95
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             42.56


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_12__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                              -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                      11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                           4     3.22 
  fifo1/U581/a (d04nob02yn0d0)                                               0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U581/out (d04nob02yn0d0)                                                     15.94     1.00             14.83 &   206.05 r
  fifo1/N121 (net)                                            2     4.42 
  fifo1/route646/a (d04bfn00ynud5)                                           0.00    17.02     1.00     0.00     1.73 &   207.78 r
  fifo1/route646/o (d04bfn00ynud5)                                                    7.36     1.00              9.88 &   217.66 r
  fifo1/n6848 (net)                                           3     5.84 
  fifo1/clk_gate_data_mem_reg_12__1_latch/en (d04cgc01nd0h0)                 0.00    10.31     1.00     0.00     4.47 &   222.13 r
  data arrival time                                                                                                       222.13

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             139.23     139.23
  clock reconvergence pessimism                                                                                  0.00     139.23
  clock uncertainty                                                                                             50.00     189.23
  fifo1/clk_gate_data_mem_reg_12__1_latch/clk (d04cgc01nd0h0)                                                             189.23 r
  clock gating hold time                                                                       1.00             -9.73     179.50
  data required time                                                                                                      179.50
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      179.50
  data arrival time                                                                                                      -222.13
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              42.63


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/place994/a (d04inn00ynuc5)                                          0.00     7.96     1.00     0.00     0.98 &   183.83 r
  fifo2/place994/o1 (d04inn00ynuc5)                                                  6.70     1.00              4.29 &   188.12 f
  fifo2/n4145 (net)                                          1     4.34 
  fifo2/post_place584/b (d04ann02yd0k0)                                    -0.13     9.90     1.00    -0.02     3.90 &   192.02 f
  fifo2/post_place584/o (d04ann02yd0k0)                                              5.73     1.00             10.52 &   202.54 f
  fifo2/n5521 (net)                                          9    24.47 
  fifo2/clk_gate_data_mem_reg_0__5_latch/en (d04cgc01nd0h0)                 0.00    32.64     1.00     0.00    12.68 &   215.23 f
  data arrival time                                                                                                      215.23

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            135.49     135.49
  clock reconvergence pessimism                                                                                 0.00     135.49
  clock uncertainty                                                                                            50.00     185.49
  fifo2/clk_gate_data_mem_reg_0__5_latch/clk (d04cgc01nd0h0)                                                             185.49 r
  clock gating hold time                                                                      1.00            -13.07     172.43
  data required time                                                                                                     172.43
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     172.43
  data arrival time                                                                                                     -215.23
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             42.80


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1199/a (d04nab02yn0f0)                                             0.00     7.95     1.00     0.00     0.93 &   183.78 r
  fifo2/U1199/out (d04nab02yn0f0)                                                    6.88     1.00              9.72 &   193.50 r
  fifo2/n3795 (net)                                          1     5.38 
  fifo2/U716/a (d04inn00ynuh5)                                              0.00    10.21     1.00     0.00     3.06 &   196.56 r
  fifo2/U716/o1 (d04inn00ynuh5)                                                      5.57     1.00              3.63 &   200.18 f
  fifo2/N228 (net)                                           9    17.26 
  fifo2/clk_gate_data_mem_reg_1__4_latch/en (d04cgc01nd0h0)                 0.00    21.58     1.00     0.00    11.51 &   211.69 f
  data arrival time                                                                                                      211.69

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            130.39     130.39
  clock reconvergence pessimism                                                                                 0.00     130.39
  clock uncertainty                                                                                            50.00     180.39
  fifo2/clk_gate_data_mem_reg_1__4_latch/clk (d04cgc01nd0h0)                                                             180.39 r
  clock gating hold time                                                                      1.00            -11.50     168.89
  data required time                                                                                                     168.89
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.89
  data arrival time                                                                                                     -211.69
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             42.80


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_20__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                              -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                      12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                           4     3.07 
  fifo0/U577/a (d04nob02yn0d0)                                               0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U577/out (d04nob02yn0d0)                                                      7.44     1.00             11.70 &   205.57 r
  fifo0/N113 (net)                                            2     1.82 
  fifo0/route22/a (d04bfn00ynud5)                                            0.00     7.46     1.00     0.00     0.29 &   205.86 r
  fifo0/route22/o (d04bfn00ynud5)                                                     6.65     1.00              8.57 &   214.43 r
  fifo0/n6516 (net)                                           4     4.88 
  fifo0/clk_gate_data_mem_reg_20__3_latch/en (d04cgc01nd0i0)                 0.00     7.98     1.00     0.00     1.16 &   215.59 r
  data arrival time                                                                                                       215.59

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.88     131.88
  clock reconvergence pessimism                                                                                  0.00     131.88
  clock uncertainty                                                                                             50.00     181.88
  fifo0/clk_gate_data_mem_reg_20__3_latch/clk (d04cgc01nd0i0)                                                             181.88 r
  clock gating hold time                                                                       1.00             -9.32     172.56
  data required time                                                                                                      172.56
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.56
  data arrival time                                                                                                      -215.59
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              43.02


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_21__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                                0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                       26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                           4     8.43 
  fifo1/U605/b (d04non02yd0f0)                                               0.00    26.86     1.00     0.00     2.60 &   197.16 f
  fifo1/U605/o1 (d04non02yd0f0)                                                      23.55     1.00             14.02 &   211.18 r
  fifo1/N112 (net)                                            5    14.13 
  fifo1/clk_gate_data_mem_reg_21__1_latch/en (d04cgc01nd0i0)                -2.68    28.17     1.00    -1.16     5.29 &   216.47 r
  data arrival time                                                                                                       216.47

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.55     134.55
  clock reconvergence pessimism                                                                                  0.00     134.55
  clock uncertainty                                                                                             50.00     184.55
  fifo1/clk_gate_data_mem_reg_21__1_latch/clk (d04cgc01nd0i0)                                                             184.55 r
  clock gating hold time                                                                       1.00            -11.16     173.39
  data required time                                                                                                      173.39
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.39
  data arrival time                                                                                                      -216.47
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              43.09


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_3__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                        23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                          21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                   5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                            0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                  20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                        5     8.70 
  fifo0/U602/a (d04non02yn0f5)                                           -0.20    21.26     1.00    -0.11     3.35 &   201.47 r
  fifo0/U602/o1 (d04non02yn0f5)                                                   11.97     1.00              8.67 &   210.14 f
  fifo0/N130 (net)                                         5    10.07 
  fifo0/clk_gate_data_mem_reg_3__latch/en (d04cgc01nd0h0)                -0.65    13.75     1.00    -0.08     3.24 &   213.38 f
  data arrival time                                                                                                    213.38

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          130.54     130.54
  clock reconvergence pessimism                                                                               0.00     130.54
  clock uncertainty                                                                                          50.00     180.54
  fifo0/clk_gate_data_mem_reg_3__latch/clk (d04cgc01nd0h0)                                                             180.54 r
  clock gating hold time                                                                    1.00            -10.25     170.29
  data required time                                                                                                   170.29
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   170.29
  data arrival time                                                                                                   -213.38
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           43.09


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1107/a (d04nab02yn0f0)                                             0.00    12.14     1.00     0.00     5.82 &   186.69 r
  fifo2/U1107/out (d04nab02yn0f0)                                                    6.28     1.00              9.72 &   196.42 r
  fifo2/n3785 (net)                                          1     5.29 
  fifo2/place921/a (d04inn00ynuh5)                                          0.00    11.57     1.00     0.00     4.37 &   200.79 r
  fifo2/place921/o1 (d04inn00ynuh5)                                                  5.91     1.00              3.81 &   204.59 f
  fifo2/n4033 (net)                                          9    16.79 
  fifo2/clk_gate_data_mem_reg_3__2_latch/en (d04cgc01nd0h0)                -1.06    19.94     1.00    -0.13     9.02 &   213.61 f
  data arrival time                                                                                                      213.61

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.63     131.63
  clock reconvergence pessimism                                                                                 0.00     131.63
  clock uncertainty                                                                                            50.00     181.63
  fifo2/clk_gate_data_mem_reg_3__2_latch/clk (d04cgc01nd0h0)                                                             181.63 r
  clock gating hold time                                                                      1.00            -11.12     170.50
  data required time                                                                                                     170.50
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.50
  data arrival time                                                                                                     -213.61
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             43.11


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_18__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                         23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                           18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                    9     6.93 
  fifo0/place200/a (d04inn00yn0b5)                                        -0.37    20.41     1.00    -0.04     3.23 &   180.34 f
  fifo0/place200/o1 (d04inn00yn0b5)                                                10.24     1.00             11.32 &   191.65 r
  fifo0/n1397 (net)                                         3     2.86 
  fifo0/U540/b (d04non02yn0d0)                                             0.00    10.26     1.00     0.00     0.33 &   191.99 r
  fifo0/U540/o1 (d04non02yn0d0)                                                     6.84     1.00              6.64 &   198.62 f
  fifo0/n3400 (net)                                         4     3.68 
  fifo0/U581/a (d04nob02yd0f5)                                            -0.10     6.94     1.00    -0.01     0.56 &   199.19 f
  fifo0/U581/out (d04nob02yd0f5)                                                   12.10     1.00             12.24 &   211.43 f
  fifo0/N115 (net)                                          5    18.12 
  fifo0/clk_gate_data_mem_reg_18__latch/en (d04cgc01nd0j0)                 0.00    16.69     1.00     0.00     1.98 &   213.41 f
  data arrival time                                                                                                     213.41

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           129.67     129.67
  clock reconvergence pessimism                                                                                0.00     129.67
  clock uncertainty                                                                                           50.00     179.67
  fifo0/clk_gate_data_mem_reg_18__latch/clk (d04cgc01nd0j0)                                                             179.67 r
  clock gating hold time                                                                     1.00             -9.62     170.04
  data required time                                                                                                    170.04
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    170.04
  data arrival time                                                                                                    -213.41
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            43.37


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_24__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/post_place375/a (d04non02yd0f7)                                      0.00    13.74     1.00     0.00     5.54 &   203.18 r
  fifo0/post_place375/o1 (d04non02yd0f7)                                              8.59     1.00              6.87 &   210.05 f
  fifo0/n2904 (net)                                           5     8.96 
  fifo0/clk_gate_data_mem_reg_24__1_latch/en (d04cgc01nd0i0)                -0.11     9.05     1.00    -0.01     0.77 &   210.82 f
  data arrival time                                                                                                       210.82

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             127.22     127.22
  clock reconvergence pessimism                                                                                  0.00     127.22
  clock uncertainty                                                                                             50.00     177.22
  fifo0/clk_gate_data_mem_reg_24__1_latch/clk (d04cgc01nd0i0)                                                             177.22 r
  clock gating hold time                                                                       1.00             -9.77     167.45
  data required time                                                                                                      167.45
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.45
  data arrival time                                                                                                      -210.82
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              43.37


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_20__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                              -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                      11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                           4     3.22 
  fifo1/U593/a (d04nob02yn0b5)                                               0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U593/out (d04nob02yn0b5)                                                      6.66     1.00              9.68 &   200.90 r
  fifo1/N113 (net)                                            1     1.08 
  fifo1/route650/a (d04bfn00yd0i0)                                           0.00     6.66     1.00     0.00     0.07 &   200.97 r
  fifo1/route650/o (d04bfn00yd0i0)                                                   11.48     1.00             11.52 &   212.49 r
  fifo1/n6853 (net)                                           5    21.06 
  fifo1/clk_gate_data_mem_reg_20__2_latch/en (d04cgc01nd0h0)                -3.44    27.33     1.00    -1.20    14.08 &   226.57 r
  data arrival time                                                                                                       226.57

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             145.16     145.16
  clock reconvergence pessimism                                                                                  0.00     145.16
  clock uncertainty                                                                                             50.00     195.16
  fifo1/clk_gate_data_mem_reg_20__2_latch/clk (d04cgc01nd0h0)                                                             195.16 r
  clock gating hold time                                                                       1.00            -12.01     183.15
  data required time                                                                                                      183.15
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      183.15
  data arrival time                                                                                                      -226.57
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              43.42


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_12__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                              -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                      12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                           4     3.07 
  fifo0/U595/a (d04nob02yn0f0)                                               0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U595/out (d04nob02yn0f0)                                                     26.99     1.00             15.22 &   209.09 r
  fifo0/N121 (net)                                            5    15.25 
  fifo0/clk_gate_data_mem_reg_12__2_latch/en (d04cgc01nd0h0)                -2.35    35.75     1.00    -0.25    13.01 &   222.10 r
  data arrival time                                                                                                       222.10

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             140.38     140.38
  clock reconvergence pessimism                                                                                  0.00     140.38
  clock uncertainty                                                                                             50.00     190.38
  fifo0/clk_gate_data_mem_reg_12__2_latch/clk (d04cgc01nd0h0)                                                             190.38 r
  clock gating hold time                                                                       1.00            -11.75     178.64
  data required time                                                                                                      178.64
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      178.64
  data arrival time                                                                                                      -222.10
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              43.46


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_24__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/post_place375/a (d04non02yd0f7)                                      0.00    13.74     1.00     0.00     5.54 &   203.18 r
  fifo0/post_place375/o1 (d04non02yd0f7)                                              8.59     1.00              6.87 &   210.05 f
  fifo0/n2904 (net)                                           5     8.96 
  fifo0/clk_gate_data_mem_reg_24__2_latch/en (d04cgc01nd0h0)                -0.14    10.93     1.00    -0.02     2.96 &   213.01 f
  data arrival time                                                                                                       213.01

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.55     129.55
  clock reconvergence pessimism                                                                                  0.00     129.55
  clock uncertainty                                                                                             50.00     179.55
  fifo0/clk_gate_data_mem_reg_24__2_latch/clk (d04cgc01nd0h0)                                                             179.55 r
  clock gating hold time                                                                       1.00            -10.02     169.53
  data required time                                                                                                      169.53
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.53
  data arrival time                                                                                                      -213.01
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              43.48


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                        21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                          12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                   6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                   0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                           5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                        2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                        0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                         4    10.19 
  fifo2/U1107/a (d04nab02yn0f0)                                           0.00    12.14     1.00     0.00     5.82 &   186.69 r
  fifo2/U1107/out (d04nab02yn0f0)                                                  6.28     1.00              9.72 &   196.42 r
  fifo2/n3785 (net)                                        1     5.29 
  fifo2/place921/a (d04inn00ynuh5)                                        0.00    11.57     1.00     0.00     4.37 &   200.79 r
  fifo2/place921/o1 (d04inn00ynuh5)                                                5.91     1.00              3.81 &   204.59 f
  fifo2/n4033 (net)                                        9    16.79 
  fifo2/clk_gate_data_mem_reg_3__latch/en (d04cgc01nd0i0)                -1.78    29.95     1.00    -0.20    16.96 &   221.55 f
  data arrival time                                                                                                    221.55

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          140.91     140.91
  clock reconvergence pessimism                                                                               0.00     140.91
  clock uncertainty                                                                                          50.00     190.91
  fifo2/clk_gate_data_mem_reg_3__latch/clk (d04cgc01nd0i0)                                                             190.91 r
  clock gating hold time                                                                    1.00            -12.89     178.02
  data required time                                                                                                   178.02
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   178.02
  data arrival time                                                                                                   -221.55
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           43.53


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1107/a (d04nab02yn0f0)                                             0.00    12.14     1.00     0.00     5.82 &   186.69 r
  fifo2/U1107/out (d04nab02yn0f0)                                                    6.28     1.00              9.72 &   196.42 r
  fifo2/n3785 (net)                                          1     5.29 
  fifo2/place921/a (d04inn00ynuh5)                                          0.00    11.57     1.00     0.00     4.37 &   200.79 r
  fifo2/place921/o1 (d04inn00ynuh5)                                                  5.91     1.00              3.81 &   204.59 f
  fifo2/n4033 (net)                                          9    16.79 
  fifo2/clk_gate_data_mem_reg_3__3_latch/en (d04cgc01nd0h0)                -1.09    20.33     1.00    -0.13    10.21 &   214.81 f
  data arrival time                                                                                                      214.81

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            132.56     132.56
  clock reconvergence pessimism                                                                                 0.00     132.56
  clock uncertainty                                                                                            50.00     182.56
  fifo2/clk_gate_data_mem_reg_3__3_latch/clk (d04cgc01nd0h0)                                                             182.56 r
  clock gating hold time                                                                      1.00            -11.31     171.25
  data required time                                                                                                     171.25
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.25
  data arrival time                                                                                                     -214.81
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             43.56


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_16__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                           16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                    9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                            -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                    15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                         4     3.16 
  fifo1/U588/a (d04nob02yn0b5)                                             0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U588/out (d04nob02yn0b5)                                                    6.72     1.00             10.15 &   202.89 r
  fifo1/N117 (net)                                          1     1.14 
  fifo1/post_route7/a (d04bfn00ynud5)                                      0.00     6.74     1.00     0.00     0.25 &   203.14 r
  fifo1/post_route7/o (d04bfn00ynud5)                                              14.64     1.00             11.34 &   214.48 r
  fifo1/n20 (net)                                           5    12.31 
  fifo1/clk_gate_data_mem_reg_16__latch/en (d04cgc01nd0j0)                 0.00    16.79     1.00     0.00     4.58 &   219.05 r
  data arrival time                                                                                                     219.05

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           134.10     134.10
  clock reconvergence pessimism                                                                                0.00     134.10
  clock uncertainty                                                                                           50.00     184.10
  fifo1/clk_gate_data_mem_reg_16__latch/clk (d04cgc01nd0j0)                                                             184.10 r
  clock gating hold time                                                                     1.00             -8.75     175.36
  data required time                                                                                                    175.36
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    175.36
  data arrival time                                                                                                    -219.05
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            43.70


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_24__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/post_place375/a (d04non02yd0f7)                                      0.00    13.74     1.00     0.00     5.54 &   203.18 r
  fifo0/post_place375/o1 (d04non02yd0f7)                                              8.59     1.00              6.87 &   210.05 f
  fifo0/n2904 (net)                                           5     8.96 
  fifo0/clk_gate_data_mem_reg_24__3_latch/en (d04cgc01nd0h0)                -0.12     9.70     1.00    -0.02     2.20 &   212.25 f
  data arrival time                                                                                                       212.25

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.22     128.22
  clock reconvergence pessimism                                                                                  0.00     128.22
  clock uncertainty                                                                                             50.00     178.22
  fifo0/clk_gate_data_mem_reg_24__3_latch/clk (d04cgc01nd0h0)                                                             178.22 r
  clock gating hold time                                                                       1.00             -9.68     168.54
  data required time                                                                                                      168.54
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.54
  data arrival time                                                                                                      -212.25
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              43.72


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_19__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                      5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                               0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                     20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                           5     8.70 
  fifo0/U598/a (d04non02yd0f0)                                              -0.20    21.08     1.00    -0.11     2.33 &   200.45 r
  fifo0/U598/o1 (d04non02yd0f0)                                                      16.24     1.00              9.46 &   209.91 f
  fifo0/N114 (net)                                            5    13.45 
  fifo0/clk_gate_data_mem_reg_19__3_latch/en (d04cgc01nd0h0)                -0.86    18.49     1.00    -0.10     1.78 &   211.69 f
  data arrival time                                                                                                       211.69

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.27     129.27
  clock reconvergence pessimism                                                                                  0.00     129.27
  clock uncertainty                                                                                             50.00     179.27
  fifo0/clk_gate_data_mem_reg_19__3_latch/clk (d04cgc01nd0h0)                                                             179.27 r
  clock gating hold time                                                                       1.00            -11.39     167.88
  data required time                                                                                                      167.88
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.88
  data arrival time                                                                                                      -211.69
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              43.81


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/U991/a (d04non02yd0h5)                                               0.00    14.34     1.00     0.00     2.05 &   200.82 r
  fifo2/U991/o1 (d04non02yd0h5)                                                      11.68     1.00              6.73 &   207.55 f
  fifo2/n3755 (net)                                           9    22.19 
  fifo2/clk_gate_data_mem_reg_23__7_latch/en (d04cgc01nd0h0)                 0.00    20.14     1.00     0.00     6.09 &   213.64 f
  data arrival time                                                                                                       213.64

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.97     130.97
  clock reconvergence pessimism                                                                                  0.00     130.97
  clock uncertainty                                                                                             50.00     180.97
  fifo2/clk_gate_data_mem_reg_23__7_latch/clk (d04cgc01nd0h0)                                                             180.97 r
  clock gating hold time                                                                       1.00            -11.17     169.80
  data required time                                                                                                      169.80
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.80
  data arrival time                                                                                                      -213.64
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              43.84


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                        21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                          12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                   6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                   0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                           5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                        2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                   0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                           7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                        4     5.76 
  fifo2/place994/a (d04inn00ynuc5)                                        0.00     7.96     1.00     0.00     0.98 &   183.83 r
  fifo2/place994/o1 (d04inn00ynuc5)                                                6.70     1.00              4.29 &   188.12 f
  fifo2/n4145 (net)                                        1     4.34 
  fifo2/post_place584/b (d04ann02yd0k0)                                  -0.13     9.90     1.00    -0.02     3.90 &   192.02 f
  fifo2/post_place584/o (d04ann02yd0k0)                                            5.73     1.00             10.52 &   202.54 f
  fifo2/n5521 (net)                                        9    24.47 
  fifo2/clk_gate_data_mem_reg_0__latch/en (d04cgc01nd0h0)                 0.00    28.62     1.00     0.00    16.62 &   219.16 f
  data arrival time                                                                                                    219.16

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          137.82     137.82
  clock reconvergence pessimism                                                                               0.00     137.82
  clock uncertainty                                                                                          50.00     187.82
  fifo2/clk_gate_data_mem_reg_0__latch/clk (d04cgc01nd0h0)                                                             187.82 r
  clock gating hold time                                                                    1.00            -12.61     175.21
  data required time                                                                                                   175.21
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   175.21
  data arrival time                                                                                                   -219.16
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           43.96


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_20__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                              -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                      12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                           4     3.07 
  fifo0/U577/a (d04nob02yn0d0)                                               0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U577/out (d04nob02yn0d0)                                                      7.44     1.00             11.70 &   205.57 r
  fifo0/N113 (net)                                            2     1.82 
  fifo0/route22/a (d04bfn00ynud5)                                            0.00     7.46     1.00     0.00     0.29 &   205.86 r
  fifo0/route22/o (d04bfn00ynud5)                                                     6.65     1.00              8.57 &   214.43 r
  fifo0/n6516 (net)                                           4     4.88 
  fifo0/clk_gate_data_mem_reg_20__1_latch/en (d04cgc01nd0i0)                 0.00     8.36     1.00     0.00     1.90 &   216.33 r
  data arrival time                                                                                                       216.33

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.70     131.70
  clock reconvergence pessimism                                                                                  0.00     131.70
  clock uncertainty                                                                                             50.00     181.70
  fifo0/clk_gate_data_mem_reg_20__1_latch/clk (d04cgc01nd0i0)                                                             181.70 r
  clock gating hold time                                                                       1.00             -9.36     172.34
  data required time                                                                                                      172.34
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.34
  data arrival time                                                                                                      -216.33
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              43.99


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_20__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                              -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                      11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                           4     3.22 
  fifo1/U593/a (d04nob02yn0b5)                                               0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U593/out (d04nob02yn0b5)                                                      6.66     1.00              9.68 &   200.90 r
  fifo1/N113 (net)                                            1     1.08 
  fifo1/route650/a (d04bfn00yd0i0)                                           0.00     6.66     1.00     0.00     0.07 &   200.97 r
  fifo1/route650/o (d04bfn00yd0i0)                                                   11.48     1.00             11.52 &   212.49 r
  fifo1/n6853 (net)                                           5    21.06 
  fifo1/clk_gate_data_mem_reg_20__0_latch/en (d04cgc01nd0e0)                -1.80    20.92     1.00    -0.39     5.78 &   218.27 r
  data arrival time                                                                                                       218.27

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.69     133.69
  clock reconvergence pessimism                                                                                  0.00     133.69
  clock uncertainty                                                                                             50.00     183.69
  fifo1/clk_gate_data_mem_reg_20__0_latch/clk (d04cgc01nd0e0)                                                             183.69 r
  clock gating hold time                                                                       1.00             -9.43     174.25
  data required time                                                                                                      174.25
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.25
  data arrival time                                                                                                      -218.27
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              44.02


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_3__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                        21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                          10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                   6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                   0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                         11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                        4     8.20 
  fifo1/place9/a (d04non02yn0f0)                                          0.00    13.01     1.00     0.00     2.52 &   197.70 r
  fifo1/place9/o1 (d04non02yn0f0)                                                 15.47     1.00              8.85 &   206.54 f
  fifo1/n2035 (net)                                        5    15.05 
  fifo1/clk_gate_data_mem_reg_3__latch/en (d04cgc01nd0i0)                 0.00    25.31     1.00     0.00    12.55 &   219.09 f
  data arrival time                                                                                                    219.09

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          137.18     137.18
  clock reconvergence pessimism                                                                               0.00     137.18
  clock uncertainty                                                                                          50.00     187.18
  fifo1/clk_gate_data_mem_reg_3__latch/clk (d04cgc01nd0i0)                                                             187.18 r
  clock gating hold time                                                                    1.00            -12.12     175.05
  data required time                                                                                                   175.05
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   175.05
  data arrival time                                                                                                   -219.09
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           44.04


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1197/a (d04nab02yn0f0)                                             0.00     6.06     1.00     0.00     0.23 &   181.10 r
  fifo2/U1197/out (d04nab02yn0f0)                                                    6.41     1.00              9.25 &   190.35 r
  fifo2/n3791 (net)                                          1     4.25 
  fifo2/U714/a (d04inn00ynuh5)                                              0.00     7.56     1.00     0.00     1.54 &   191.89 r
  fifo2/U714/o1 (d04inn00ynuh5)                                                      5.07     1.00              3.23 &   195.13 f
  fifo2/N220 (net)                                           9    23.65 
  fifo2/clk_gate_data_mem_reg_5__4_latch/en (d04cgc01nd0h0)                -0.49    35.23     1.00    -0.06    14.83 &   209.96 f
  data arrival time                                                                                                      209.96

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            129.08     129.08
  clock reconvergence pessimism                                                                                 0.00     129.08
  clock uncertainty                                                                                            50.00     179.08
  fifo2/clk_gate_data_mem_reg_5__4_latch/clk (d04cgc01nd0h0)                                                             179.08 r
  clock gating hold time                                                                      1.00            -13.27     165.81
  data required time                                                                                                     165.81
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     165.81
  data arrival time                                                                                                     -209.96
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             44.15


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_3__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                     5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                              0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                    20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                          5     8.70 
  fifo0/U602/a (d04non02yn0f5)                                             -0.20    21.26     1.00    -0.11     3.35 &   201.47 r
  fifo0/U602/o1 (d04non02yn0f5)                                                     11.97     1.00              8.67 &   210.14 f
  fifo0/N130 (net)                                           5    10.07 
  fifo0/clk_gate_data_mem_reg_3__3_latch/en (d04cgc01nd0h0)                -0.63    13.47     1.00    -0.08     2.86 &   213.00 f
  data arrival time                                                                                                      213.00

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.93     128.93
  clock reconvergence pessimism                                                                                 0.00     128.93
  clock uncertainty                                                                                            50.00     178.93
  fifo0/clk_gate_data_mem_reg_3__3_latch/clk (d04cgc01nd0h0)                                                             178.93 r
  clock gating hold time                                                                      1.00            -10.10     168.83
  data required time                                                                                                     168.83
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.83
  data arrival time                                                                                                     -213.00
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             44.17


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/U991/a (d04non02yd0h5)                                               0.00    14.34     1.00     0.00     2.05 &   200.82 r
  fifo2/U991/o1 (d04non02yd0h5)                                                      11.68     1.00              6.73 &   207.55 f
  fifo2/n3755 (net)                                           9    22.19 
  fifo2/clk_gate_data_mem_reg_23__1_latch/en (d04cgc01nd0h0)                 0.00    21.89     1.00     0.00     9.55 &   217.10 f
  data arrival time                                                                                                       217.10

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.90     133.90
  clock reconvergence pessimism                                                                                  0.00     133.90
  clock uncertainty                                                                                             50.00     183.90
  fifo2/clk_gate_data_mem_reg_23__1_latch/clk (d04cgc01nd0h0)                                                             183.90 r
  clock gating hold time                                                                       1.00            -11.22     172.68
  data required time                                                                                                      172.68
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.68
  data arrival time                                                                                                      -217.10
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              44.42


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_24__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                           11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                    6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                               0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                      13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                            2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                    -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                             11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                         4    10.20 
  fifo1/U296/a (d04non02yd0f7)                                             0.00    12.88     1.00     0.00     3.52 &   208.54 r
  fifo1/U296/o1 (d04non02yd0f7)                                                    12.16     1.00              7.60 &   216.14 f
  fifo1/N109 (net)                                          5    17.48 
  fifo1/clk_gate_data_mem_reg_24__latch/en (d04cgc01nd0h0)                 0.00    17.14     1.00     0.00     2.66 &   218.80 f
  data arrival time                                                                                                     218.80

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           135.27     135.27
  clock reconvergence pessimism                                                                                0.00     135.27
  clock uncertainty                                                                                           50.00     185.27
  fifo1/clk_gate_data_mem_reg_24__latch/clk (d04cgc01nd0h0)                                                             185.27 r
  clock gating hold time                                                                     1.00            -10.93     174.34
  data required time                                                                                                    174.34
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    174.34
  data arrival time                                                                                                    -218.80
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            44.47


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1107/a (d04nab02yn0f0)                                             0.00    12.14     1.00     0.00     5.82 &   186.69 r
  fifo2/U1107/out (d04nab02yn0f0)                                                    6.28     1.00              9.72 &   196.42 r
  fifo2/n3785 (net)                                          1     5.29 
  fifo2/place921/a (d04inn00ynuh5)                                          0.00    11.57     1.00     0.00     4.37 &   200.79 r
  fifo2/place921/o1 (d04inn00ynuh5)                                                  5.91     1.00              3.81 &   204.59 f
  fifo2/n4033 (net)                                          9    16.79 
  fifo2/clk_gate_data_mem_reg_3__4_latch/en (d04cgc01nd0h0)                -1.09    20.33     1.00    -0.13    10.21 &   214.81 f
  data arrival time                                                                                                      214.81

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.45     131.45
  clock reconvergence pessimism                                                                                 0.00     131.45
  clock uncertainty                                                                                            50.00     181.45
  fifo2/clk_gate_data_mem_reg_3__4_latch/clk (d04cgc01nd0h0)                                                             181.45 r
  clock gating hold time                                                                      1.00            -11.14     170.31
  data required time                                                                                                     170.31
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.31
  data arrival time                                                                                                     -214.81
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             44.49


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U710/b (d04non02yd0h5)                                               0.00    18.25     1.00     0.00     5.98 &   191.73 r
  fifo2/U710/o1 (d04non02yd0h5)                                                      10.29     1.00              7.58 &   199.31 f
  fifo2/N196 (net)                                            9    19.85 
  fifo2/clk_gate_data_mem_reg_17__0_latch/en (d04cgc01nd0h0)                 0.00    32.02     1.00     0.00    19.65 &   218.95 f
  data arrival time                                                                                                       218.95

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.52     137.52
  clock reconvergence pessimism                                                                                  0.00     137.52
  clock uncertainty                                                                                             50.00     187.52
  fifo2/clk_gate_data_mem_reg_17__0_latch/clk (d04cgc01nd0h0)                                                             187.52 r
  clock gating hold time                                                                       1.00            -13.09     174.44
  data required time                                                                                                      174.44
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.44
  data arrival time                                                                                                      -218.95
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              44.52


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_24__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                               11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                           4    10.20 
  fifo1/U296/a (d04non02yd0f7)                                               0.00    12.88     1.00     0.00     3.52 &   208.54 r
  fifo1/U296/o1 (d04non02yd0f7)                                                      12.16     1.00              7.60 &   216.14 f
  fifo1/N109 (net)                                            5    17.48 
  fifo1/clk_gate_data_mem_reg_24__0_latch/en (d04cgc01nd0g0)                 0.00    14.29     1.00     0.00     2.22 &   218.36 f
  data arrival time                                                                                                       218.36

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.58     133.58
  clock reconvergence pessimism                                                                                  0.00     133.58
  clock uncertainty                                                                                             50.00     183.58
  fifo1/clk_gate_data_mem_reg_24__0_latch/clk (d04cgc01nd0g0)                                                             183.58 r
  clock gating hold time                                                                       1.00             -9.77     173.81
  data required time                                                                                                      173.81
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.81
  data arrival time                                                                                                      -218.36
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              44.55


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_21__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                    5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                              0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                     26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                         4     6.03 
  fifo0/U421/a (d04non02yd0f0)                                            -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U421/o1 (d04non02yd0f0)                                                    14.92     1.00             10.86 &   212.15 f
  fifo0/N112 (net)                                          5    11.42 
  fifo0/clk_gate_data_mem_reg_21__latch/en (d04cgc01nd0i0)                 0.00    17.34     1.00     0.00     4.83 &   216.97 f
  data arrival time                                                                                                     216.97

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           133.38     133.38
  clock reconvergence pessimism                                                                                0.00     133.38
  clock uncertainty                                                                                           50.00     183.38
  fifo0/clk_gate_data_mem_reg_21__latch/clk (d04cgc01nd0i0)                                                             183.38 r
  clock gating hold time                                                                     1.00            -10.97     172.42
  data required time                                                                                                    172.42
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    172.42
  data arrival time                                                                                                    -216.97
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            44.56


  Startpoint: fifo0/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_10__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.07     152.07
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           23.13                       0.00     152.07 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             16.95     1.00             25.09 &   177.16 f
  fifo0/addr_wr[4] (net)                                      7     6.20 
  fifo0/place512/b (d04non02yn0d5)                                           0.00    17.85     1.00     0.00     2.59 &   179.75 f
  fifo0/place512/o1 (d04non02yn0d5)                                                   9.12     1.00              9.65 &   189.40 r
  fifo0/n2295 (net)                                           1     3.39 
  fifo0/place252/a (d04nan02yd0h0)                                           0.00     9.25     1.00     0.00     0.77 &   190.17 r
  fifo0/place252/o1 (d04nan02yd0h0)                                                  13.38     1.00              6.88 &   197.05 f
  fifo0/n4100 (net)                                           8    18.90 
  fifo0/U593/b (d04nob02yn0f0)                                               0.00    17.05     1.00     0.00     2.48 &   199.53 f
  fifo0/U593/out (d04nob02yn0f0)                                                     17.36     1.00             12.81 &   212.33 r
  fifo0/N123 (net)                                            5     9.22 
  fifo0/clk_gate_data_mem_reg_10__3_latch/en (d04cgc01nd0h0)                -0.29    17.76     1.00    -0.03     0.98 &   213.31 r
  data arrival time                                                                                                       213.31

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.16     129.16
  clock reconvergence pessimism                                                                                  0.00     129.16
  clock uncertainty                                                                                             50.00     179.16
  fifo0/clk_gate_data_mem_reg_10__3_latch/clk (d04cgc01nd0h0)                                                             179.16 r
  clock gating hold time                                                                       1.00            -10.50     168.67
  data required time                                                                                                      168.67
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.67
  data arrival time                                                                                                      -213.31
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              44.64


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1933/b (d04nob02yn0d0)                                             0.00     8.07     1.00     0.00     1.78 &   184.63 r
  fifo2/U1933/out (d04nob02yn0d0)                                                    9.58     1.00              6.88 &   191.51 f
  fifo2/N222 (net)                                           1     4.03 
  fifo2/post_place556/a (d04bfn00yduk0)                                    -1.01    13.99     1.00    -0.12     4.29 &   195.80 f
  fifo2/post_place556/o (d04bfn00yduk0)                                              5.99     1.00             11.52 &   207.32 f
  fifo2/n5491 (net)                                          9    20.53 
  fifo2/clk_gate_data_mem_reg_4__4_latch/en (d04cgc01nd0h0)                 0.00    19.35     1.00     0.00     7.30 &   214.62 f
  data arrival time                                                                                                      214.62

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.37     131.37
  clock reconvergence pessimism                                                                                 0.00     131.37
  clock uncertainty                                                                                            50.00     181.37
  fifo2/clk_gate_data_mem_reg_4__4_latch/clk (d04cgc01nd0h0)                                                             181.37 r
  clock gating hold time                                                                      1.00            -11.46     169.91
  data required time                                                                                                     169.91
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     169.91
  data arrival time                                                                                                     -214.62
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             44.72


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_12__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                              -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                      11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                           4     3.22 
  fifo1/U581/a (d04nob02yn0d0)                                               0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U581/out (d04nob02yn0d0)                                                     15.94     1.00             14.83 &   206.05 r
  fifo1/N121 (net)                                            2     4.42 
  fifo1/route646/a (d04bfn00ynud5)                                           0.00    17.02     1.00     0.00     1.73 &   207.78 r
  fifo1/route646/o (d04bfn00ynud5)                                                    7.36     1.00              9.88 &   217.66 r
  fifo1/n6848 (net)                                           3     5.84 
  fifo1/clk_gate_data_mem_reg_12__2_latch/en (d04cgc01nd0h0)                 0.00    10.21     1.00     0.00     4.95 &   222.61 r
  data arrival time                                                                                                       222.61

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.31     137.31
  clock reconvergence pessimism                                                                                  0.00     137.31
  clock uncertainty                                                                                             50.00     187.31
  fifo1/clk_gate_data_mem_reg_12__2_latch/clk (d04cgc01nd0h0)                                                             187.31 r
  clock gating hold time                                                                       1.00             -9.42     177.89
  data required time                                                                                                      177.89
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      177.89
  data arrival time                                                                                                      -222.61
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              44.72


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_4__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                     9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                             -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                     12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                          4     3.07 
  fifo0/U596/a (d04nob02yn0d0)                                              0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U596/out (d04nob02yn0d0)                                                    17.25     1.00             15.60 &   209.48 r
  fifo0/N129 (net)                                           2     4.84 
  fifo0/clk_gate_data_mem_reg_4__1_latch/en (d04cgc01nd0i0)                 0.00    18.55     1.00     0.00     1.90 &   211.37 r
  data arrival time                                                                                                      211.37

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            127.15     127.15
  clock reconvergence pessimism                                                                                 0.00     127.15
  clock uncertainty                                                                                            50.00     177.15
  fifo0/clk_gate_data_mem_reg_4__1_latch/clk (d04cgc01nd0i0)                                                             177.15 r
  clock gating hold time                                                                      1.00            -10.51     166.64
  data required time                                                                                                     166.64
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     166.64
  data arrival time                                                                                                     -211.37
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             44.73


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                    5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                         0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                         4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                            0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                  13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                         6    12.87 
  fifo2/post_place568/a (d04non02yd0h5)                                    0.00    14.77     1.00     0.00     2.95 &   201.72 r
  fifo2/post_place568/o1 (d04non02yd0h5)                                            9.93     1.00              6.11 &   207.83 f
  fifo2/n5507 (net)                                         4    16.10 
  fifo2/clk_gate_data_mem_reg_15__latch/en (d04cgc01nd0h0)                 0.00    19.18     1.00     0.00    10.61 &   218.44 f
  data arrival time                                                                                                     218.44

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           134.89     134.89
  clock reconvergence pessimism                                                                                0.00     134.89
  clock uncertainty                                                                                           50.00     184.89
  fifo2/clk_gate_data_mem_reg_15__latch/clk (d04cgc01nd0h0)                                                             184.89 r
  clock gating hold time                                                                     1.00            -11.28     173.62
  data required time                                                                                                    173.62
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    173.62
  data arrival time                                                                                                    -218.44
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            44.82


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/U991/a (d04non02yd0h5)                                               0.00    14.34     1.00     0.00     2.05 &   200.82 r
  fifo2/U991/o1 (d04non02yd0h5)                                                      11.68     1.00              6.73 &   207.55 f
  fifo2/n3755 (net)                                           9    22.19 
  fifo2/clk_gate_data_mem_reg_23__0_latch/en (d04cgc01nd0h0)                 0.00    21.93     1.00     0.00     9.78 &   217.33 f
  data arrival time                                                                                                       217.33

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.85     133.85
  clock reconvergence pessimism                                                                                  0.00     133.85
  clock uncertainty                                                                                             50.00     183.85
  fifo2/clk_gate_data_mem_reg_23__0_latch/clk (d04cgc01nd0h0)                                                             183.85 r
  clock gating hold time                                                                       1.00            -11.39     172.47
  data required time                                                                                                      172.47
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.47
  data arrival time                                                                                                      -217.33
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              44.86


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                         21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                           19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                    9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                           -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                  14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                         4    11.89 
  fifo2/U710/b (d04non02yd0h5)                                             0.00    18.25     1.00     0.00     5.98 &   191.73 r
  fifo2/U710/o1 (d04non02yd0h5)                                                    10.29     1.00              7.58 &   199.31 f
  fifo2/N196 (net)                                          9    19.85 
  fifo2/clk_gate_data_mem_reg_17__latch/en (d04cgc01nd0h0)                 0.00    32.04     1.00     0.00    19.93 &   219.24 f
  data arrival time                                                                                                     219.24

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           137.44     137.44
  clock reconvergence pessimism                                                                                0.00     137.44
  clock uncertainty                                                                                           50.00     187.44
  fifo2/clk_gate_data_mem_reg_17__latch/clk (d04cgc01nd0h0)                                                             187.44 r
  clock gating hold time                                                                     1.00            -13.09     174.35
  data required time                                                                                                    174.35
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    174.35
  data arrival time                                                                                                    -219.24
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            44.89


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_11__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U210/a (d04nab02wn0b5)                                               0.00    11.51     1.00     0.00     1.25 &   178.23 r
  fifo1/U210/out (d04nab02wn0b5)                                                     12.99     1.00             21.89 &   200.12 r
  fifo1/n1883 (net)                                           1     1.63 
  fifo1/U601/a (d04non02yn0f0)                                               0.00    13.00     1.00     0.00     0.17 &   200.29 r
  fifo1/U601/o1 (d04non02yn0f0)                                                      13.48     1.00              8.36 &   208.65 f
  fifo1/N122 (net)                                            5    15.82 
  fifo1/clk_gate_data_mem_reg_11__2_latch/en (d04cgc01nd0i0)                 0.00    24.29     1.00     0.00     6.09 &   214.74 f
  data arrival time                                                                                                       214.74

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.01     131.01
  clock reconvergence pessimism                                                                                  0.00     131.01
  clock uncertainty                                                                                             50.00     181.01
  fifo1/clk_gate_data_mem_reg_11__2_latch/clk (d04cgc01nd0i0)                                                             181.01 r
  clock gating hold time                                                                       1.00            -11.17     169.83
  data required time                                                                                                      169.83
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.83
  data arrival time                                                                                                      -214.74
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              44.91


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_17__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                 0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                         9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                           4     2.76 
  fifo0/U24/a (d04nan02yn0b6)                                                0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U24/o1 (d04nan02yn0b6)                                                       30.78     1.00             19.81 &   204.49 f
  fifo0/n4000 (net)                                           4    10.03 
  fifo0/U603/b (d04non02yn0f0)                                               0.00    31.57     1.00     0.00     3.27 &   207.76 f
  fifo0/U603/o1 (d04non02yn0f0)                                                      14.40     1.00             11.85 &   219.62 r
  fifo0/N116 (net)                                            4     6.64 
  fifo0/clk_gate_data_mem_reg_17__2_latch/en (d04cgc01nd0h0)                 0.00    15.63     1.00     0.00     4.60 &   224.22 r
  data arrival time                                                                                                       224.22

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             139.12     139.12
  clock reconvergence pessimism                                                                                  0.00     139.12
  clock uncertainty                                                                                             50.00     189.12
  fifo0/clk_gate_data_mem_reg_17__2_latch/clk (d04cgc01nd0h0)                                                             189.12 r
  clock gating hold time                                                                       1.00             -9.81     179.31
  data required time                                                                                                      179.31
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      179.31
  data arrival time                                                                                                      -224.22
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              44.91


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                        21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                          12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                   6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                   0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                           5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                        2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                   0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                           7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                        4     5.76 
  fifo2/U1199/a (d04nab02yn0f0)                                           0.00     7.95     1.00     0.00     0.93 &   183.78 r
  fifo2/U1199/out (d04nab02yn0f0)                                                  6.88     1.00              9.72 &   193.50 r
  fifo2/n3795 (net)                                        1     5.38 
  fifo2/U716/a (d04inn00ynuh5)                                            0.00    10.21     1.00     0.00     3.06 &   196.56 r
  fifo2/U716/o1 (d04inn00ynuh5)                                                    5.57     1.00              3.63 &   200.18 f
  fifo2/N228 (net)                                         9    17.26 
  fifo2/clk_gate_data_mem_reg_1__latch/en (d04cgc01nd0h0)                 0.00    30.91     1.00     0.00    18.35 &   218.53 f
  data arrival time                                                                                                    218.53

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          136.31     136.31
  clock reconvergence pessimism                                                                               0.00     136.31
  clock uncertainty                                                                                          50.00     186.31
  fifo2/clk_gate_data_mem_reg_1__latch/clk (d04cgc01nd0h0)                                                             186.31 r
  clock gating hold time                                                                    1.00            -12.76     173.56
  data required time                                                                                                   173.56
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   173.56
  data arrival time                                                                                                   -218.53
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           44.98


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_8__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                     9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                             -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                     15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                          4     3.16 
  fifo1/U582/a (d04nob02yn0f0)                                              0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U582/out (d04nob02yn0f0)                                                    30.52     1.00             20.73 &   213.47 r
  fifo1/N125 (net)                                           5    17.35 
  fifo1/clk_gate_data_mem_reg_8__2_latch/en (d04cgc01nd0h0)                -0.56    31.93     1.00    -0.06     5.98 &   219.45 r
  data arrival time                                                                                                      219.45

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            136.20     136.20
  clock reconvergence pessimism                                                                                 0.00     136.20
  clock uncertainty                                                                                            50.00     186.20
  fifo1/clk_gate_data_mem_reg_8__2_latch/clk (d04cgc01nd0h0)                                                             186.20 r
  clock gating hold time                                                                      1.00            -11.77     174.43
  data required time                                                                                                     174.43
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     174.43
  data arrival time                                                                                                     -219.45
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             45.02


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_13__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                                0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                       26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                           4     8.43 
  fifo1/post_place255/b (d04non02yn0d5)                                      0.00    26.71     1.00     0.00     1.93 &   196.49 f
  fifo1/post_place255/o1 (d04non02yn0d5)                                             21.64     1.00             16.64 &   213.14 r
  fifo1/n2622 (net)                                           4     8.63 
  fifo1/clk_gate_data_mem_reg_13__1_latch/en (d04cgc01nd0h0)                 0.00    23.08     1.00     0.00     5.59 &   218.73 r
  data arrival time                                                                                                       218.73

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.40     134.40
  clock reconvergence pessimism                                                                                  0.00     134.40
  clock uncertainty                                                                                             50.00     184.40
  fifo1/clk_gate_data_mem_reg_13__1_latch/clk (d04cgc01nd0h0)                                                             184.40 r
  clock gating hold time                                                                       1.00            -10.73     173.67
  data required time                                                                                                      173.67
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.67
  data arrival time                                                                                                      -218.73
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              45.06


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/U537/a (d04inn00wn0a5)                                               0.00    11.54     1.00     0.00     3.90 &   193.03 r
  fifo2/U537/o1 (d04inn00wn0a5)                                                       8.66     1.00              9.86 &   202.89 f
  fifo2/n3784 (net)                                           1     1.50 
  fifo2/U1104/b (d04nab02yn0f0)                                              0.00     8.67     1.00     0.00     0.23 &   203.12 f
  fifo2/U1104/out (d04nab02yn0f0)                                                     7.37     1.00              5.23 &   208.35 r
  fifo2/n3783 (net)                                           1     6.01 
  fifo2/post_place583/a (d04inn00ynuh5)                                      0.00    13.44     1.00     0.00     5.18 &   213.52 r
  fifo2/post_place583/o1 (d04inn00ynuh5)                                              6.53     1.00              4.04 &   217.56 f
  fifo2/n5520 (net)                                           9    17.25 
  fifo2/clk_gate_data_mem_reg_27__5_latch/en (d04cgc01nd0h0)                -0.11    16.91     1.00    -0.07     3.23 &   220.79 f
  data arrival time                                                                                                       220.79

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.21     136.21
  clock reconvergence pessimism                                                                                  0.00     136.21
  clock uncertainty                                                                                             50.00     186.21
  fifo2/clk_gate_data_mem_reg_27__5_latch/clk (d04cgc01nd0h0)                                                             186.21 r
  clock gating hold time                                                                       1.00            -10.77     175.44
  data required time                                                                                                      175.44
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.44
  data arrival time                                                                                                      -220.79
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              45.35


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/place994/a (d04inn00ynuc5)                                          0.00     7.96     1.00     0.00     0.98 &   183.83 r
  fifo2/place994/o1 (d04inn00ynuc5)                                                  6.70     1.00              4.29 &   188.12 f
  fifo2/n4145 (net)                                          1     4.34 
  fifo2/post_place584/b (d04ann02yd0k0)                                    -0.13     9.90     1.00    -0.02     3.90 &   192.02 f
  fifo2/post_place584/o (d04ann02yd0k0)                                              5.73     1.00             10.52 &   202.54 f
  fifo2/n5521 (net)                                          9    24.47 
  fifo2/clk_gate_data_mem_reg_0__0_latch/en (d04cgc01nd0h0)                 0.00    28.50     1.00     0.00    16.13 &   218.68 f
  data arrival time                                                                                                      218.68

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            135.49     135.49
  clock reconvergence pessimism                                                                                 0.00     135.49
  clock uncertainty                                                                                            50.00     185.49
  fifo2/clk_gate_data_mem_reg_0__0_latch/clk (d04cgc01nd0h0)                                                             185.49 r
  clock gating hold time                                                                      1.00            -12.20     173.29
  data required time                                                                                                     173.29
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     173.29
  data arrival time                                                                                                     -218.68
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             45.38


  Startpoint: fifo0/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_rd_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        150.83     150.83
  fifo0/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                     22.69                       0.00     150.83 r
  fifo0/cnt_data_reg_5_/o (d04fyj43yd0g0)                                        9.26     1.00             24.10 &   174.93 r
  fifo0/cnt_data[5] (net)                                4     4.25 
  fifo0/U221/a (d04non02wn0b3)                                          0.00     9.38     1.00     0.00     0.75 &   175.68 r
  fifo0/U221/o1 (d04non02wn0b3)                                                  5.62     1.00              7.68 &   183.36 f
  fifo0/n7 (net)                                         1     0.68 
  fifo0/place41/a (d04nan02yn0b6)                                       0.00     5.62     1.00     0.00     0.06 &   183.41 f
  fifo0/place41/o1 (d04nan02yn0b6)                                              12.28     1.00              8.57 &   191.98 r
  fifo0/n1970 (net)                                      1     3.33 
  fifo0/U470/a (d04ann02yd0k0)                                         -0.20    13.13     1.00    -0.02     3.45 &   195.43 r
  fifo0/U470/o (d04ann02yd0k0)                                                  10.13     1.00             13.13 &   208.56 r
  fifo0/n2127 (net)                                     12    22.55 
  fifo0/clk_gate_data_rd_reg_2_latch/en (d04cgc01nd0g0)                -0.27    17.57     1.00    -0.03     6.29 &   214.84 r
  data arrival time                                                                                                  214.84

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        128.96     128.96
  clock reconvergence pessimism                                                                             0.00     128.96
  clock uncertainty                                                                                        50.00     178.96
  fifo0/clk_gate_data_rd_reg_2_latch/clk (d04cgc01nd0g0)                                                             178.96 r
  clock gating hold time                                                                  1.00             -9.55     169.41
  data required time                                                                                                 169.41
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 169.41
  data arrival time                                                                                                 -214.84
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         45.44


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_21__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                       26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                           4     6.03 
  fifo0/U421/a (d04non02yd0f0)                                              -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U421/o1 (d04non02yd0f0)                                                      14.92     1.00             10.86 &   212.15 f
  fifo0/N112 (net)                                            5    11.42 
  fifo0/clk_gate_data_mem_reg_21__1_latch/en (d04cgc01nd0i0)                 0.00    17.27     1.00     0.00     4.62 &   216.77 f
  data arrival time                                                                                                       216.77

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.14     132.14
  clock reconvergence pessimism                                                                                  0.00     132.14
  clock uncertainty                                                                                             50.00     182.14
  fifo0/clk_gate_data_mem_reg_21__1_latch/clk (d04cgc01nd0i0)                                                             182.14 r
  clock gating hold time                                                                       1.00            -10.88     171.26
  data required time                                                                                                      171.26
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.26
  data arrival time                                                                                                      -216.77
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              45.50


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_19__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                      0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                            11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                           4     8.20 
  fifo1/U112/a (d04non02yd0f7)                                               0.00    12.77     1.00     0.00     2.29 &   197.47 r
  fifo1/U112/o1 (d04non02yd0f7)                                                      14.21     1.00              8.27 &   205.74 f
  fifo1/N114 (net)                                            5    20.39 
  fifo1/clk_gate_data_mem_reg_19__2_latch/en (d04cgc01nd0i0)                -0.98    21.87     1.00    -0.12    10.25 &   215.99 f
  data arrival time                                                                                                       215.99

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.19     132.19
  clock reconvergence pessimism                                                                                  0.00     132.19
  clock uncertainty                                                                                             50.00     182.19
  fifo1/clk_gate_data_mem_reg_19__2_latch/clk (d04cgc01nd0i0)                                                             182.19 r
  clock gating hold time                                                                       1.00            -11.77     170.42
  data required time                                                                                                      170.42
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.42
  data arrival time                                                                                                      -215.99
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              45.56


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/U991/a (d04non02yd0h5)                                               0.00    14.34     1.00     0.00     2.05 &   200.82 r
  fifo2/U991/o1 (d04non02yd0h5)                                                      11.68     1.00              6.73 &   207.55 f
  fifo2/n3755 (net)                                           9    22.19 
  fifo2/clk_gate_data_mem_reg_23__6_latch/en (d04cgc01nd0h0)                 0.00    20.62     1.00     0.00     7.99 &   215.54 f
  data arrival time                                                                                                       215.54

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.25     131.25
  clock reconvergence pessimism                                                                                  0.00     131.25
  clock uncertainty                                                                                             50.00     181.25
  fifo2/clk_gate_data_mem_reg_23__6_latch/clk (d04cgc01nd0h0)                                                             181.25 r
  clock gating hold time                                                                       1.00            -11.29     169.95
  data required time                                                                                                      169.95
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.95
  data arrival time                                                                                                      -215.54
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              45.59


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_31__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/place319/a (d04inn00ynuc5)                                           0.00    11.52     1.00     0.00     1.43 &   199.07 r
  fifo0/place319/o1 (d04inn00ynuc5)                                                   3.61     1.00              3.11 &   202.18 f
  fifo0/n2000 (net)                                           1     1.18 
  fifo0/U199/a (d04nan02wn0c0)                                               0.00     3.66     1.00     0.00     0.31 &   202.50 f
  fifo0/U199/o1 (d04nan02wn0c0)                                                       4.61     1.00              5.90 &   208.40 r
  fifo0/n1999 (net)                                           1     0.92 
  fifo0/U379/a (d04nab02yn0d0)                                               0.00     4.62     1.00     0.00     0.18 &   208.58 r
  fifo0/U379/out (d04nab02yn0d0)                                                      5.06     1.00              9.44 &   218.02 r
  fifo0/n2153 (net)                                           1     2.15 
  fifo0/place571/a (d04inn00yd0f7)                                           0.00     5.11     1.00     0.00     0.34 &   218.36 r
  fifo0/place571/o1 (d04inn00yd0f7)                                                   8.65     1.00              4.58 &   222.94 f
  fifo0/n2348 (net)                                           5    14.28 
  fifo0/clk_gate_data_mem_reg_31__2_latch/en (d04cgc01nd0h0)                 0.00    13.16     1.00     0.00     5.88 &   228.83 f
  data arrival time                                                                                                       228.83

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             144.04     144.04
  clock reconvergence pessimism                                                                                  0.00     144.04
  clock uncertainty                                                                                             50.00     194.04
  fifo0/clk_gate_data_mem_reg_31__2_latch/clk (d04cgc01nd0h0)                                                             194.04 r
  clock gating hold time                                                                       1.00            -10.83     183.21
  data required time                                                                                                      183.21
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      183.21
  data arrival time                                                                                                      -228.83
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              45.62


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1933/b (d04nob02yn0d0)                                             0.00     8.07     1.00     0.00     1.78 &   184.63 r
  fifo2/U1933/out (d04nob02yn0d0)                                                    9.58     1.00              6.88 &   191.51 f
  fifo2/N222 (net)                                           1     4.03 
  fifo2/post_place556/a (d04bfn00yduk0)                                    -1.01    13.99     1.00    -0.12     4.29 &   195.80 f
  fifo2/post_place556/o (d04bfn00yduk0)                                              5.99     1.00             11.52 &   207.32 f
  fifo2/n5491 (net)                                          9    20.53 
  fifo2/clk_gate_data_mem_reg_4__0_latch/en (d04cgc01nd0h0)                 0.00    21.98     1.00     0.00    12.06 &   219.39 f
  data arrival time                                                                                                      219.39

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            135.15     135.15
  clock reconvergence pessimism                                                                                 0.00     135.15
  clock uncertainty                                                                                            50.00     185.15
  fifo2/clk_gate_data_mem_reg_4__0_latch/clk (d04cgc01nd0h0)                                                             185.15 r
  clock gating hold time                                                                      1.00            -11.40     173.75
  data required time                                                                                                     173.75
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     173.75
  data arrival time                                                                                                     -219.39
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             45.64


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/U537/a (d04inn00wn0a5)                                               0.00    11.54     1.00     0.00     3.90 &   193.03 r
  fifo2/U537/o1 (d04inn00wn0a5)                                                       8.66     1.00              9.86 &   202.89 f
  fifo2/n3784 (net)                                           1     1.50 
  fifo2/U1104/b (d04nab02yn0f0)                                              0.00     8.67     1.00     0.00     0.23 &   203.12 f
  fifo2/U1104/out (d04nab02yn0f0)                                                     7.37     1.00              5.23 &   208.35 r
  fifo2/n3783 (net)                                           1     6.01 
  fifo2/post_place583/a (d04inn00ynuh5)                                      0.00    13.44     1.00     0.00     5.18 &   213.52 r
  fifo2/post_place583/o1 (d04inn00ynuh5)                                              6.53     1.00              4.04 &   217.56 f
  fifo2/n5520 (net)                                           9    17.25 
  fifo2/clk_gate_data_mem_reg_27__7_latch/en (d04cgc01nd0h0)                -0.11    16.96     1.00    -0.07     3.43 &   220.99 f
  data arrival time                                                                                                       220.99

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.99     135.99
  clock reconvergence pessimism                                                                                  0.00     135.99
  clock uncertainty                                                                                             50.00     185.99
  fifo2/clk_gate_data_mem_reg_27__7_latch/clk (d04cgc01nd0h0)                                                             185.99 r
  clock gating hold time                                                                       1.00            -10.77     175.22
  data required time                                                                                                      175.22
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.22
  data arrival time                                                                                                      -220.99
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              45.77


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_12__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                           16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                    9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                            -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                    11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                         4     3.22 
  fifo1/U581/a (d04nob02yn0d0)                                             0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U581/out (d04nob02yn0d0)                                                   15.94     1.00             14.83 &   206.05 r
  fifo1/N121 (net)                                          2     4.42 
  fifo1/route645/a (d04bfn00ynud5)                                         0.00    17.38     1.00     0.00     2.69 &   208.74 r
  fifo1/route645/o (d04bfn00ynud5)                                                  6.70     1.00              9.60 &   218.35 r
  fifo1/n6847 (net)                                         2     5.22 
  fifo1/clk_gate_data_mem_reg_12__latch/en (d04cgc01nd0e0)                -0.34     7.12     1.00    -0.05     0.14 &   218.49 r
  data arrival time                                                                                                     218.49

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           130.75     130.75
  clock reconvergence pessimism                                                                                0.00     130.75
  clock uncertainty                                                                                           50.00     180.75
  fifo1/clk_gate_data_mem_reg_12__latch/clk (d04cgc01nd0e0)                                                             180.75 r
  clock gating hold time                                                                     1.00             -8.13     172.62
  data required time                                                                                                    172.62
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    172.62
  data arrival time                                                                                                    -218.49
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            45.87


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_3__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                     5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                              0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                    20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                          5     8.70 
  fifo0/U602/a (d04non02yn0f5)                                             -0.20    21.26     1.00    -0.11     3.35 &   201.47 r
  fifo0/U602/o1 (d04non02yn0f5)                                                     11.97     1.00              8.67 &   210.14 f
  fifo0/N130 (net)                                           5    10.07 
  fifo0/clk_gate_data_mem_reg_3__2_latch/en (d04cgc01nd0i0)                -0.70    14.43     1.00    -0.09     3.95 &   214.09 f
  data arrival time                                                                                                      214.09

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            127.60     127.60
  clock reconvergence pessimism                                                                                 0.00     127.60
  clock uncertainty                                                                                            50.00     177.60
  fifo0/clk_gate_data_mem_reg_3__2_latch/clk (d04cgc01nd0i0)                                                             177.60 r
  clock gating hold time                                                                      1.00             -9.39     168.21
  data required time                                                                                                     168.21
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.21
  data arrival time                                                                                                     -214.09
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             45.88


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1199/a (d04nab02yn0f0)                                             0.00     7.95     1.00     0.00     0.93 &   183.78 r
  fifo2/U1199/out (d04nab02yn0f0)                                                    6.88     1.00              9.72 &   193.50 r
  fifo2/n3795 (net)                                          1     5.38 
  fifo2/U716/a (d04inn00ynuh5)                                              0.00    10.21     1.00     0.00     3.06 &   196.56 r
  fifo2/U716/o1 (d04inn00ynuh5)                                                      5.57     1.00              3.63 &   200.18 f
  fifo2/N228 (net)                                           9    17.26 
  fifo2/clk_gate_data_mem_reg_1__6_latch/en (d04cgc01nd0h0)                 0.00    30.68     1.00     0.00    17.16 &   217.35 f
  data arrival time                                                                                                      217.35

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            135.11     135.11
  clock reconvergence pessimism                                                                                 0.00     135.11
  clock uncertainty                                                                                            50.00     185.11
  fifo2/clk_gate_data_mem_reg_1__6_latch/clk (d04cgc01nd0h0)                                                             185.11 r
  clock gating hold time                                                                      1.00            -13.72     171.38
  data required time                                                                                                     171.38
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.38
  data arrival time                                                                                                     -217.35
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             45.96


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/place994/a (d04inn00ynuc5)                                          0.00     7.96     1.00     0.00     0.98 &   183.83 r
  fifo2/place994/o1 (d04inn00ynuc5)                                                  6.70     1.00              4.29 &   188.12 f
  fifo2/n4145 (net)                                          1     4.34 
  fifo2/post_place584/b (d04ann02yd0k0)                                    -0.13     9.90     1.00    -0.02     3.90 &   192.02 f
  fifo2/post_place584/o (d04ann02yd0k0)                                              5.73     1.00             10.52 &   202.54 f
  fifo2/n5521 (net)                                          9    24.47 
  fifo2/clk_gate_data_mem_reg_0__6_latch/en (d04cgc01nd0h0)                 0.00    26.93     1.00     0.00    11.56 &   214.11 f
  data arrival time                                                                                                      214.11

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            130.14     130.14
  clock reconvergence pessimism                                                                                 0.00     130.14
  clock uncertainty                                                                                            50.00     180.14
  fifo2/clk_gate_data_mem_reg_0__6_latch/clk (d04cgc01nd0h0)                                                             180.14 r
  clock gating hold time                                                                      1.00            -12.05     168.09
  data required time                                                                                                     168.09
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.09
  data arrival time                                                                                                     -214.11
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             46.02


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_19__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                    5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                             0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                   20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                         5     8.70 
  fifo0/U598/a (d04non02yd0f0)                                            -0.20    21.08     1.00    -0.11     2.33 &   200.45 r
  fifo0/U598/o1 (d04non02yd0f0)                                                    16.24     1.00              9.46 &   209.91 f
  fifo0/N114 (net)                                          5    13.45 
  fifo0/clk_gate_data_mem_reg_19__latch/en (d04cgc01nd0i0)                -0.97    20.21     1.00    -0.12     3.91 &   213.82 f
  data arrival time                                                                                                     213.82

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           128.85     128.85
  clock reconvergence pessimism                                                                                0.00     128.85
  clock uncertainty                                                                                           50.00     178.85
  fifo0/clk_gate_data_mem_reg_19__latch/clk (d04cgc01nd0i0)                                                             178.85 r
  clock gating hold time                                                                     1.00            -11.13     167.72
  data required time                                                                                                    167.72
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    167.72
  data arrival time                                                                                                    -213.82
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            46.10


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_28__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                           16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                    9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                            -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                    11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                         4     3.22 
  fifo1/U298/a (d04inn00yn0b3)                                             0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U298/o1 (d04inn00yn0b3)                                                     9.53     1.00              8.01 &   199.23 f
  fifo1/n13 (net)                                           1     3.31 
  fifo1/U299/b (d04non02yd0h5)                                             0.00     9.60     1.00     0.00     0.56 &   199.79 f
  fifo1/U299/o1 (d04non02yd0h5)                                                    14.34     1.00              7.78 &   207.57 r
  fifo1/N105 (net)                                          5    15.27 
  fifo1/clk_gate_data_mem_reg_28__latch/en (d04cgc01nd0j0)                -0.44    22.33     1.00    -0.05     8.96 &   216.53 r
  data arrival time                                                                                                     216.53

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           129.94     129.94
  clock reconvergence pessimism                                                                                0.00     129.94
  clock uncertainty                                                                                           50.00     179.94
  fifo1/clk_gate_data_mem_reg_28__latch/clk (d04cgc01nd0j0)                                                             179.94 r
  clock gating hold time                                                                     1.00             -9.51     170.42
  data required time                                                                                                    170.42
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    170.42
  data arrival time                                                                                                    -216.53
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            46.11


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_9__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                            12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                     6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                             -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                     18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                          1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                              0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                     15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                          8    13.36 
  fifo1/U370/b (d04non02yd0f0)                                              0.00    16.77     1.00     0.00     2.85 &   204.35 f
  fifo1/U370/o1 (d04non02yd0f0)                                                     25.37     1.00             13.92 &   218.28 r
  fifo1/N124 (net)                                           5    14.68 
  fifo1/clk_gate_data_mem_reg_9__1_latch/en (d04cgc01nd0j0)                -0.48    29.65     1.00    -0.05     8.20 &   226.48 r
  data arrival time                                                                                                      226.48

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            140.31     140.31
  clock reconvergence pessimism                                                                                 0.00     140.31
  clock uncertainty                                                                                            50.00     190.31
  fifo1/clk_gate_data_mem_reg_9__1_latch/clk (d04cgc01nd0j0)                                                             190.31 r
  clock gating hold time                                                                      1.00            -10.04     180.27
  data required time                                                                                                     180.27
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     180.27
  data arrival time                                                                                                     -226.48
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             46.20


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1931/b (d04nob02yn0d0)                                             0.00     8.06     1.00     0.00     1.55 &   184.40 r
  fifo2/U1931/out (d04nob02yn0d0)                                                    9.62     1.00              7.06 &   191.47 f
  fifo2/N226 (net)                                           1     4.24 
  fifo2/post_place605/a (d04bfn00yduk0)                                     0.00    14.28     1.00     0.00     4.77 &   196.24 f
  fifo2/post_place605/o (d04bfn00yduk0)                                              5.31     1.00             11.31 &   207.54 f
  fifo2/n5545 (net)                                          9    17.43 
  fifo2/clk_gate_data_mem_reg_2__0_latch/en (d04cgc01nd0h0)                 0.00    25.54     1.00     0.00    12.23 &   219.77 f
  data arrival time                                                                                                      219.77

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            135.39     135.39
  clock reconvergence pessimism                                                                                 0.00     135.39
  clock uncertainty                                                                                            50.00     185.39
  fifo2/clk_gate_data_mem_reg_2__0_latch/clk (d04cgc01nd0h0)                                                             185.39 r
  clock gating hold time                                                                      1.00            -11.91     173.48
  data required time                                                                                                     173.48
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     173.48
  data arrival time                                                                                                     -219.77
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             46.29


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/U991/a (d04non02yd0h5)                                               0.00    14.34     1.00     0.00     2.05 &   200.82 r
  fifo2/U991/o1 (d04non02yd0h5)                                                      11.68     1.00              6.73 &   207.55 f
  fifo2/n3755 (net)                                           9    22.19 
  fifo2/clk_gate_data_mem_reg_23__5_latch/en (d04cgc01nd0h0)                 0.00    23.91     1.00     0.00     7.36 &   214.91 f
  data arrival time                                                                                                       214.91

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.87     129.87
  clock reconvergence pessimism                                                                                  0.00     129.87
  clock uncertainty                                                                                             50.00     179.87
  fifo2/clk_gate_data_mem_reg_23__5_latch/clk (d04cgc01nd0h0)                                                             179.87 r
  clock gating hold time                                                                       1.00            -11.25     168.62
  data required time                                                                                                      168.62
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.62
  data arrival time                                                                                                      -214.91
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              46.29


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/place892/b (d04non02yd0h5)                                          0.00    12.05     1.00     0.00     5.09 &   185.96 r
  fifo2/place892/o1 (d04non02yd0h5)                                                  9.43     1.00              6.28 &   192.24 f
  fifo2/n4786 (net)                                          9    22.28 
  fifo2/clk_gate_data_mem_reg_7__0_latch/en (d04cgc01nd0h0)                 0.00    46.21     1.00     0.00    28.79 &   221.04 f
  data arrival time                                                                                                      221.04

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            139.84     139.84
  clock reconvergence pessimism                                                                                 0.00     139.84
  clock uncertainty                                                                                            50.00     189.84
  fifo2/clk_gate_data_mem_reg_7__0_latch/clk (d04cgc01nd0h0)                                                             189.84 r
  clock gating hold time                                                                      1.00            -15.20     174.64
  data required time                                                                                                     174.64
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     174.64
  data arrival time                                                                                                     -221.04
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             46.39


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_15__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                              -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                      18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                           1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                               0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                      15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                           8    13.36 
  fifo1/U379/a (d04non02yn0d5)                                               0.00    16.69     1.00     0.00     2.36 &   203.86 f
  fifo1/U379/o1 (d04non02yn0d5)                                                      30.99     1.00             17.81 &   221.66 r
  fifo1/N118 (net)                                            5    14.00 
  fifo1/clk_gate_data_mem_reg_15__2_latch/en (d04cgc01nd0h0)                -8.03    33.36     1.00    -4.51     0.41 &   222.07 r
  data arrival time                                                                                                       222.07

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.30     137.30
  clock reconvergence pessimism                                                                                  0.00     137.30
  clock uncertainty                                                                                             50.00     187.30
  fifo1/clk_gate_data_mem_reg_15__2_latch/clk (d04cgc01nd0h0)                                                             187.30 r
  clock gating hold time                                                                       1.00            -11.63     175.67
  data required time                                                                                                      175.67
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.67
  data arrival time                                                                                                      -222.07
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              46.40


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1924/b (d04nob02yd0i0)                                             0.00    12.14     1.00     0.00     5.78 &   186.66 r
  fifo2/U1924/out (d04nob02yd0i0)                                                    8.44     1.00              5.64 &   192.29 f
  fifo2/N218 (net)                                           9    17.09 
  fifo2/clk_gate_data_mem_reg_6__3_latch/en (d04cgc01nd0c0)                 0.00    31.49     1.00     0.00    17.64 &   209.93 f
  data arrival time                                                                                                      209.93

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            124.56     124.56
  clock reconvergence pessimism                                                                                 0.00     124.56
  clock uncertainty                                                                                            50.00     174.56
  fifo2/clk_gate_data_mem_reg_6__3_latch/clk (d04cgc01nd0c0)                                                             174.56 r
  clock gating hold time                                                                      1.00            -11.03     163.54
  data required time                                                                                                     163.54
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     163.54
  data arrival time                                                                                                     -209.93
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             46.40


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_8__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                        21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                          16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                   9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                           -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                   15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                        4     3.16 
  fifo1/U582/a (d04nob02yn0f0)                                            0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U582/out (d04nob02yn0f0)                                                  30.52     1.00             20.73 &   213.47 r
  fifo1/N125 (net)                                         5    17.35 
  fifo1/clk_gate_data_mem_reg_8__latch/en (d04cgc01nd0e0)                -0.56    31.69     1.00    -0.06     6.34 &   219.81 r
  data arrival time                                                                                                    219.81

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          133.93     133.93
  clock reconvergence pessimism                                                                               0.00     133.93
  clock uncertainty                                                                                          50.00     183.93
  fifo1/clk_gate_data_mem_reg_8__latch/clk (d04cgc01nd0e0)                                                             183.93 r
  clock gating hold time                                                                    1.00            -10.56     173.38
  data required time                                                                                                   173.38
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   173.38
  data arrival time                                                                                                   -219.81
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           46.43


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_8__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                     9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                             -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                     15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                          4     3.16 
  fifo1/U582/a (d04nob02yn0f0)                                              0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U582/out (d04nob02yn0f0)                                                    30.52     1.00             20.73 &   213.47 r
  fifo1/N125 (net)                                           5    17.35 
  fifo1/clk_gate_data_mem_reg_8__3_latch/en (d04cgc01nd0h0)                -0.58    32.48     1.00    -0.06     8.54 &   222.01 r
  data arrival time                                                                                                      222.01

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            137.36     137.36
  clock reconvergence pessimism                                                                                 0.00     137.36
  clock uncertainty                                                                                            50.00     187.36
  fifo1/clk_gate_data_mem_reg_8__3_latch/clk (d04cgc01nd0h0)                                                             187.36 r
  clock gating hold time                                                                      1.00            -11.95     175.42
  data required time                                                                                                     175.42
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.42
  data arrival time                                                                                                     -222.01
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             46.59


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U710/b (d04non02yd0h5)                                               0.00    18.25     1.00     0.00     5.98 &   191.73 r
  fifo2/U710/o1 (d04non02yd0h5)                                                      10.29     1.00              7.58 &   199.31 f
  fifo2/N196 (net)                                            9    19.85 
  fifo2/clk_gate_data_mem_reg_17__2_latch/en (d04cgc01nd0h0)                 0.00    23.93     1.00     0.00    11.35 &   210.65 f
  data arrival time                                                                                                       210.65

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             125.35     125.35
  clock reconvergence pessimism                                                                                  0.00     125.35
  clock uncertainty                                                                                             50.00     175.35
  fifo2/clk_gate_data_mem_reg_17__2_latch/clk (d04cgc01nd0h0)                                                             175.35 r
  clock gating hold time                                                                       1.00            -11.29     164.06
  data required time                                                                                                      164.06
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      164.06
  data arrival time                                                                                                      -210.65
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              46.59


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_12__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                              -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                      12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                           4     3.07 
  fifo0/U595/a (d04nob02yn0f0)                                               0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U595/out (d04nob02yn0f0)                                                     26.99     1.00             15.22 &   209.09 r
  fifo0/N121 (net)                                            5    15.25 
  fifo0/clk_gate_data_mem_reg_12__3_latch/en (d04cgc01nd0h0)                -1.94    31.28     1.00    -0.29     4.48 &   213.58 r
  data arrival time                                                                                                       213.58

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.66     128.66
  clock reconvergence pessimism                                                                                  0.00     128.66
  clock uncertainty                                                                                             50.00     178.66
  fifo0/clk_gate_data_mem_reg_12__3_latch/clk (d04cgc01nd0h0)                                                             178.66 r
  clock gating hold time                                                                       1.00            -11.67     166.98
  data required time                                                                                                      166.98
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      166.98
  data arrival time                                                                                                      -213.58
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              46.59


  Startpoint: fifo0/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_10__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.07     152.07
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           23.13                       0.00     152.07 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             16.95     1.00             25.09 &   177.16 f
  fifo0/addr_wr[4] (net)                                      7     6.20 
  fifo0/place512/b (d04non02yn0d5)                                           0.00    17.85     1.00     0.00     2.59 &   179.75 f
  fifo0/place512/o1 (d04non02yn0d5)                                                   9.12     1.00              9.65 &   189.40 r
  fifo0/n2295 (net)                                           1     3.39 
  fifo0/place252/a (d04nan02yd0h0)                                           0.00     9.25     1.00     0.00     0.77 &   190.17 r
  fifo0/place252/o1 (d04nan02yd0h0)                                                  13.38     1.00              6.88 &   197.05 f
  fifo0/n4100 (net)                                           8    18.90 
  fifo0/U593/b (d04nob02yn0f0)                                               0.00    17.05     1.00     0.00     2.48 &   199.53 f
  fifo0/U593/out (d04nob02yn0f0)                                                     17.36     1.00             12.81 &   212.33 r
  fifo0/N123 (net)                                            5     9.22 
  fifo0/clk_gate_data_mem_reg_10__1_latch/en (d04cgc01nd0i0)                -0.31    18.15     1.00    -0.03     3.31 &   215.64 r
  data arrival time                                                                                                       215.64

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.29     129.29
  clock reconvergence pessimism                                                                                  0.00     129.29
  clock uncertainty                                                                                             50.00     179.29
  fifo0/clk_gate_data_mem_reg_10__1_latch/clk (d04cgc01nd0i0)                                                             179.29 r
  clock gating hold time                                                                       1.00            -10.34     168.95
  data required time                                                                                                      168.95
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.95
  data arrival time                                                                                                      -215.64
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              46.70


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1924/b (d04nob02yd0i0)                                             0.00    12.14     1.00     0.00     5.78 &   186.66 r
  fifo2/U1924/out (d04nob02yd0i0)                                                    8.44     1.00              5.64 &   192.29 f
  fifo2/N218 (net)                                           9    17.09 
  fifo2/clk_gate_data_mem_reg_6__4_latch/en (d04cgc01nd0i0)                 0.00    31.46     1.00     0.00    17.53 &   209.83 f
  data arrival time                                                                                                      209.83

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            124.94     124.94
  clock reconvergence pessimism                                                                                 0.00     124.94
  clock uncertainty                                                                                            50.00     174.94
  fifo2/clk_gate_data_mem_reg_6__4_latch/clk (d04cgc01nd0i0)                                                             174.94 r
  clock gating hold time                                                                      1.00            -11.87     163.07
  data required time                                                                                                     163.07
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     163.07
  data arrival time                                                                                                     -209.83
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             46.76


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/post_route5/b (d04orn02yd0d5)                                       -0.18    11.17     1.00    -0.02     2.60 &   179.92 r
  fifo2/post_route5/o (d04orn02yd0d5)                                                 6.37     1.00             14.31 &   194.22 r
  fifo2/n5329 (net)                                           1     3.77 
  fifo2/post_route6/a (d04inn00nnuh5)                                        0.00     6.43     1.00     0.00     0.43 &   194.65 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                                                6.78     1.00              3.48 &   198.14 f
  fifo2/n8 (net)                                              9    21.28 
  fifo2/clk_gate_data_mem_reg_29__3_latch/en (d04cgc01nd0h0)                -3.39    26.22     1.00    -1.92    12.69 &   210.82 f
  data arrival time                                                                                                       210.82

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             125.69     125.69
  clock reconvergence pessimism                                                                                  0.00     125.69
  clock uncertainty                                                                                             50.00     175.69
  fifo2/clk_gate_data_mem_reg_29__3_latch/clk (d04cgc01nd0h0)                                                             175.69 r
  clock gating hold time                                                                       1.00            -11.64     164.05
  data required time                                                                                                      164.05
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      164.05
  data arrival time                                                                                                      -210.82
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              46.77


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_8__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                     9     6.93 
  fifo0/U297/b (d04non02yd0d0)                                             -0.37    20.42     1.00    -0.04     3.34 &   180.45 f
  fifo0/U297/o1 (d04non02yd0d0)                                                     10.61     1.00             12.45 &   192.90 r
  fifo0/n3500 (net)                                          3     2.45 
  fifo0/U590/a (d04nob02yn0f0)                                              0.00    10.63     1.00     0.00     0.33 &   193.22 r
  fifo0/U590/out (d04nob02yn0f0)                                                    16.77     1.00             13.44 &   206.66 r
  fifo0/N125 (net)                                           5     9.04 
  fifo0/clk_gate_data_mem_reg_8__0_latch/en (d04cgc01nd0h0)                -0.34    21.55     1.00    -0.04     9.77 &   216.43 r
  data arrival time                                                                                                      216.43

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            130.11     130.11
  clock reconvergence pessimism                                                                                 0.00     130.11
  clock uncertainty                                                                                            50.00     180.11
  fifo0/clk_gate_data_mem_reg_8__0_latch/clk (d04cgc01nd0h0)                                                             180.11 r
  clock gating hold time                                                                      1.00            -10.51     169.61
  data required time                                                                                                     169.61
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     169.61
  data arrival time                                                                                                     -216.43
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             46.83


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1199/a (d04nab02yn0f0)                                             0.00     7.95     1.00     0.00     0.93 &   183.78 r
  fifo2/U1199/out (d04nab02yn0f0)                                                    6.88     1.00              9.72 &   193.50 r
  fifo2/n3795 (net)                                          1     5.38 
  fifo2/U716/a (d04inn00ynuh5)                                              0.00    10.21     1.00     0.00     3.06 &   196.56 r
  fifo2/U716/o1 (d04inn00ynuh5)                                                      5.57     1.00              3.63 &   200.18 f
  fifo2/N228 (net)                                           9    17.26 
  fifo2/clk_gate_data_mem_reg_1__7_latch/en (d04cgc01nd0h0)                 0.00    27.91     1.00     0.00    11.49 &   211.67 f
  data arrival time                                                                                                      211.67

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.58     126.58
  clock reconvergence pessimism                                                                                 0.00     126.58
  clock uncertainty                                                                                            50.00     176.58
  fifo2/clk_gate_data_mem_reg_1__7_latch/clk (d04cgc01nd0h0)                                                             176.58 r
  clock gating hold time                                                                      1.00            -11.76     164.82
  data required time                                                                                                     164.82
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     164.82
  data arrival time                                                                                                     -211.67
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             46.85


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U1196/b (d04orn02yd0d5)                                              0.00    18.20     1.00     0.00     5.74 &   191.48 r
  fifo2/U1196/o (d04orn02yd0d5)                                                      16.60     1.00             19.08 &   210.56 r
  fifo2/n3789 (net)                                           2    10.57 
  fifo2/post_place166/a (d04inn00ynuh5)                                      0.00    17.95     1.00     0.00     0.70 &   211.26 r
  fifo2/post_place166/o1 (d04inn00ynuh5)                                              6.09     1.00              3.37 &   214.63 f
  fifo2/n5196 (net)                                           4     9.66 
  fifo2/clk_gate_data_mem_reg_25__1_latch/en (d04cgc01nd0h0)                -0.93    17.98     1.00    -0.15     7.19 &   221.83 f
  data arrival time                                                                                                       221.83

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.87     135.87
  clock reconvergence pessimism                                                                                  0.00     135.87
  clock uncertainty                                                                                             50.00     185.87
  fifo2/clk_gate_data_mem_reg_25__1_latch/clk (d04cgc01nd0h0)                                                             185.87 r
  clock gating hold time                                                                       1.00            -10.92     174.95
  data required time                                                                                                      174.95
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.95
  data arrival time                                                                                                      -221.83
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              46.88


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/post_place578/a (d04non02yd0h5)                                      0.00    14.76     1.00     0.00     2.85 &   201.62 r
  fifo2/post_place578/o1 (d04non02yd0h5)                                              7.31     1.00              4.66 &   206.27 f
  fifo2/n5516 (net)                                           5    12.72 
  fifo2/clk_gate_data_mem_reg_15__7_latch/en (d04cgc01nd0h0)                -1.23    21.48     1.00    -0.26     7.45 &   213.73 f
  data arrival time                                                                                                       213.73

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.30     128.30
  clock reconvergence pessimism                                                                                  0.00     128.30
  clock uncertainty                                                                                             50.00     178.30
  fifo2/clk_gate_data_mem_reg_15__7_latch/clk (d04cgc01nd0h0)                                                             178.30 r
  clock gating hold time                                                                       1.00            -11.46     166.84
  data required time                                                                                                      166.84
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      166.84
  data arrival time                                                                                                      -213.73
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              46.88


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/place892/b (d04non02yd0h5)                                          0.00    12.05     1.00     0.00     5.09 &   185.96 r
  fifo2/place892/o1 (d04non02yd0h5)                                                  9.43     1.00              6.28 &   192.24 f
  fifo2/n4786 (net)                                          9    22.28 
  fifo2/clk_gate_data_mem_reg_7__6_latch/en (d04cgc01nd0h0)                 0.00    46.41     1.00     0.00    30.20 &   222.44 f
  data arrival time                                                                                                      222.44

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            140.84     140.84
  clock reconvergence pessimism                                                                                 0.00     140.84
  clock uncertainty                                                                                            50.00     190.84
  fifo2/clk_gate_data_mem_reg_7__6_latch/clk (d04cgc01nd0h0)                                                             190.84 r
  clock gating hold time                                                                      1.00            -15.31     175.54
  data required time                                                                                                     175.54
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.54
  data arrival time                                                                                                     -222.44
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             46.91


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_5__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                     6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                               0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                      26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                          4     8.43 
  fifo1/route37/b (d04orn02yn0f0)                                           0.00    26.66     1.00     0.00     1.72 &   196.29 f
  fifo1/route37/o (d04orn02yn0f0)                                                    4.59     1.00             14.79 &   211.08 f
  fifo1/N128 (net)                                           1     3.71 
  fifo1/route32/a (d04inn00ynuh5)                                           0.00     4.62     1.00     0.00     0.26 &   211.34 f
  fifo1/route32/o1 (d04inn00ynuh5)                                                   7.67     1.00              3.90 &   215.24 r
  fifo1/n6233 (net)                                          5    16.49 
  fifo1/clk_gate_data_mem_reg_5__2_latch/en (d04cgc01nd0h0)                -0.25    17.19     1.00    -0.03    10.89 &   226.13 r
  data arrival time                                                                                                      226.13

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            139.57     139.57
  clock reconvergence pessimism                                                                                 0.00     139.57
  clock uncertainty                                                                                            50.00     189.57
  fifo1/clk_gate_data_mem_reg_5__2_latch/clk (d04cgc01nd0h0)                                                             189.57 r
  clock gating hold time                                                                      1.00            -10.36     179.20
  data required time                                                                                                     179.20
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     179.20
  data arrival time                                                                                                     -226.13
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             46.93


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_15__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                              -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                      18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                           1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                               0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                      15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                           8    13.36 
  fifo1/U379/a (d04non02yn0d5)                                               0.00    16.69     1.00     0.00     2.36 &   203.86 f
  fifo1/U379/o1 (d04non02yn0d5)                                                      30.99     1.00             17.81 &   221.66 r
  fifo1/N118 (net)                                            5    14.00 
  fifo1/clk_gate_data_mem_reg_15__1_latch/en (d04cgc01nd0h0)                -8.07    33.38     1.00    -4.53     1.00 &   222.66 r
  data arrival time                                                                                                       222.66

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.72     137.72
  clock reconvergence pessimism                                                                                  0.00     137.72
  clock uncertainty                                                                                             50.00     187.72
  fifo1/clk_gate_data_mem_reg_15__1_latch/clk (d04cgc01nd0h0)                                                             187.72 r
  clock gating hold time                                                                       1.00            -12.02     175.70
  data required time                                                                                                      175.70
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.70
  data arrival time                                                                                                      -222.66
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              46.96


  Startpoint: fifo0/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_rd_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        150.83     150.83
  fifo0/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                     22.69                       0.00     150.83 r
  fifo0/cnt_data_reg_5_/o (d04fyj43yd0g0)                                        9.26     1.00             24.10 &   174.93 r
  fifo0/cnt_data[5] (net)                                4     4.25 
  fifo0/U221/a (d04non02wn0b3)                                          0.00     9.38     1.00     0.00     0.75 &   175.68 r
  fifo0/U221/o1 (d04non02wn0b3)                                                  5.62     1.00              7.68 &   183.36 f
  fifo0/n7 (net)                                         1     0.68 
  fifo0/place41/a (d04nan02yn0b6)                                       0.00     5.62     1.00     0.00     0.06 &   183.41 f
  fifo0/place41/o1 (d04nan02yn0b6)                                              12.28     1.00              8.57 &   191.98 r
  fifo0/n1970 (net)                                      1     3.33 
  fifo0/U470/a (d04ann02yd0k0)                                         -0.20    13.13     1.00    -0.02     3.45 &   195.43 r
  fifo0/U470/o (d04ann02yd0k0)                                                  10.13     1.00             13.13 &   208.56 r
  fifo0/n2127 (net)                                     12    22.55 
  fifo0/clk_gate_data_rd_reg_3_latch/en (d04cgc01nd0e0)                -0.23    15.83     1.00    -0.03     3.64 &   212.20 r
  data arrival time                                                                                                  212.20

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        124.15     124.15
  clock reconvergence pessimism                                                                             0.00     124.15
  clock uncertainty                                                                                        50.00     174.15
  fifo0/clk_gate_data_rd_reg_3_latch/clk (d04cgc01nd0e0)                                                             174.15 r
  clock gating hold time                                                                  1.00             -8.96     165.18
  data required time                                                                                                 165.18
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 165.18
  data arrival time                                                                                                 -212.20
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         47.02


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_24__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                               11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                           4    10.20 
  fifo1/U296/a (d04non02yd0f7)                                               0.00    12.88     1.00     0.00     3.52 &   208.54 r
  fifo1/U296/o1 (d04non02yd0f7)                                                      12.16     1.00              7.60 &   216.14 f
  fifo1/N109 (net)                                            5    17.48 
  fifo1/clk_gate_data_mem_reg_24__1_latch/en (d04cgc01nd0i0)                 0.00    14.83     1.00     0.00     4.53 &   220.68 f
  data arrival time                                                                                                       220.68

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.95     133.95
  clock reconvergence pessimism                                                                                  0.00     133.95
  clock uncertainty                                                                                             50.00     183.95
  fifo1/clk_gate_data_mem_reg_24__1_latch/clk (d04cgc01nd0i0)                                                             183.95 r
  clock gating hold time                                                                       1.00            -10.35     173.60
  data required time                                                                                                      173.60
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.60
  data arrival time                                                                                                      -220.68
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.08


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U1196/b (d04orn02yd0d5)                                              0.00    18.20     1.00     0.00     5.74 &   191.48 r
  fifo2/U1196/o (d04orn02yd0d5)                                                      16.60     1.00             19.08 &   210.56 r
  fifo2/n3789 (net)                                           2    10.57 
  fifo2/post_place166/a (d04inn00ynuh5)                                      0.00    17.95     1.00     0.00     0.70 &   211.26 r
  fifo2/post_place166/o1 (d04inn00ynuh5)                                              6.09     1.00              3.37 &   214.63 f
  fifo2/n5196 (net)                                           4     9.66 
  fifo2/clk_gate_data_mem_reg_25__7_latch/en (d04cgc01nd0h0)                -0.93    18.09     1.00    -0.18     6.81 &   221.44 f
  data arrival time                                                                                                       221.44

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.19     135.19
  clock reconvergence pessimism                                                                                  0.00     135.19
  clock uncertainty                                                                                             50.00     185.19
  fifo2/clk_gate_data_mem_reg_25__7_latch/clk (d04cgc01nd0h0)                                                             185.19 r
  clock gating hold time                                                                       1.00            -10.87     174.32
  data required time                                                                                                      174.32
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.32
  data arrival time                                                                                                      -221.44
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.12


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1197/a (d04nab02yn0f0)                                             0.00     6.06     1.00     0.00     0.23 &   181.10 r
  fifo2/U1197/out (d04nab02yn0f0)                                                    6.41     1.00              9.25 &   190.35 r
  fifo2/n3791 (net)                                          1     4.25 
  fifo2/U714/a (d04inn00ynuh5)                                              0.00     7.56     1.00     0.00     1.54 &   191.89 r
  fifo2/U714/o1 (d04inn00ynuh5)                                                      5.07     1.00              3.23 &   195.13 f
  fifo2/N220 (net)                                           9    23.65 
  fifo2/clk_gate_data_mem_reg_5__2_latch/en (d04cgc01nd0i0)                -0.51    36.45     1.00    -0.06    18.11 &   213.24 f
  data arrival time                                                                                                      213.24

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            129.27     129.27
  clock reconvergence pessimism                                                                                 0.00     129.27
  clock uncertainty                                                                                            50.00     179.27
  fifo2/clk_gate_data_mem_reg_5__2_latch/clk (d04cgc01nd0i0)                                                             179.27 r
  clock gating hold time                                                                      1.00            -13.21     166.06
  data required time                                                                                                     166.06
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     166.06
  data arrival time                                                                                                     -213.24
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             47.18


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_16__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                              -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                      15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                           4     3.16 
  fifo1/U588/a (d04nob02yn0b5)                                               0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U588/out (d04nob02yn0b5)                                                      6.72     1.00             10.15 &   202.89 r
  fifo1/N117 (net)                                            1     1.14 
  fifo1/post_route7/a (d04bfn00ynud5)                                        0.00     6.74     1.00     0.00     0.25 &   203.14 r
  fifo1/post_route7/o (d04bfn00ynud5)                                                14.64     1.00             11.34 &   214.48 r
  fifo1/n20 (net)                                             5    12.31 
  fifo1/clk_gate_data_mem_reg_16__2_latch/en (d04cgc01nd0h0)                 0.00    17.61     1.00     0.00     6.91 &   221.39 r
  data arrival time                                                                                                       221.39

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.24     134.24
  clock reconvergence pessimism                                                                                  0.00     134.24
  clock uncertainty                                                                                             50.00     184.24
  fifo1/clk_gate_data_mem_reg_16__2_latch/clk (d04cgc01nd0h0)                                                             184.24 r
  clock gating hold time                                                                       1.00            -10.12     174.11
  data required time                                                                                                      174.11
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.11
  data arrival time                                                                                                      -221.39
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.28


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_25__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                         23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                           14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                    6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                    0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                             5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                         1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                         0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                         8    11.88 
  fifo0/U25/a (d04non02yd0f7)                                              0.00    13.79     1.00     0.00     5.96 &   203.60 r
  fifo0/U25/o1 (d04non02yd0f7)                                                      9.92     1.00              6.50 &   210.10 f
  fifo0/N108 (net)                                          5    16.63 
  fifo0/clk_gate_data_mem_reg_25__latch/en (d04cgc01nd0h0)                -0.23    15.88     1.00    -0.03     5.18 &   215.28 f
  data arrival time                                                                                                     215.28

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           128.66     128.66
  clock reconvergence pessimism                                                                                0.00     128.66
  clock uncertainty                                                                                           50.00     178.66
  fifo0/clk_gate_data_mem_reg_25__latch/clk (d04cgc01nd0h0)                                                             178.66 r
  clock gating hold time                                                                     1.00            -10.67     167.99
  data required time                                                                                                    167.99
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    167.99
  data arrival time                                                                                                    -215.28
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            47.29


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_25__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/U25/a (d04non02yd0f7)                                                0.00    13.79     1.00     0.00     5.96 &   203.60 r
  fifo0/U25/o1 (d04non02yd0f7)                                                        9.92     1.00              6.50 &   210.10 f
  fifo0/N108 (net)                                            5    16.63 
  fifo0/clk_gate_data_mem_reg_25__3_latch/en (d04cgc01nd0h0)                -0.23    15.92     1.00    -0.03     5.35 &   215.45 f
  data arrival time                                                                                                       215.45

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.89     128.89
  clock reconvergence pessimism                                                                                  0.00     128.89
  clock uncertainty                                                                                             50.00     178.89
  fifo0/clk_gate_data_mem_reg_25__3_latch/clk (d04cgc01nd0h0)                                                             178.89 r
  clock gating hold time                                                                       1.00            -10.77     168.13
  data required time                                                                                                      168.13
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.13
  data arrival time                                                                                                      -215.45
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.32


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U849/b (d04orn02yd0f7)                                              -0.18    10.97     1.00    -0.02     1.52 &   178.83 r
  fifo2/U849/o (d04orn02yd0f7)                                                       10.81     1.00             10.69 &   189.52 r
  fifo2/n3781 (net)                                           3    12.64 
  fifo2/place1000/a (d04inn00yduo7)                                          0.00    30.94     1.00     0.00    11.01 &   200.53 r
  fifo2/place1000/o1 (d04inn00yduo7)                                                  7.87     1.00              3.85 &   204.37 f
  fifo2/n4151 (net)                                           4    12.90 
  fifo2/clk_gate_data_mem_reg_21__2_latch/en (d04cgc01nd0h0)                -1.48    20.49     1.00    -0.37    10.84 &   215.21 f
  data arrival time                                                                                                       215.21

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.05     129.05
  clock reconvergence pessimism                                                                                  0.00     129.05
  clock uncertainty                                                                                             50.00     179.05
  fifo2/clk_gate_data_mem_reg_21__2_latch/clk (d04cgc01nd0h0)                                                             179.05 r
  clock gating hold time                                                                       1.00            -11.18     167.86
  data required time                                                                                                      167.86
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.86
  data arrival time                                                                                                      -215.21
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.35


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/post_route5/b (d04orn02yd0d5)                                       -0.18    11.17     1.00    -0.02     2.60 &   179.92 r
  fifo2/post_route5/o (d04orn02yd0d5)                                                 6.37     1.00             14.31 &   194.22 r
  fifo2/n5329 (net)                                           1     3.77 
  fifo2/post_route6/a (d04inn00nnuh5)                                        0.00     6.43     1.00     0.00     0.43 &   194.65 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                                                6.78     1.00              3.48 &   198.14 f
  fifo2/n8 (net)                                              9    21.28 
  fifo2/clk_gate_data_mem_reg_29__4_latch/en (d04cgc01nd0h0)                -3.38    26.20     1.00    -1.91    12.60 &   210.74 f
  data arrival time                                                                                                       210.74

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             124.85     124.85
  clock reconvergence pessimism                                                                                  0.00     124.85
  clock uncertainty                                                                                             50.00     174.85
  fifo2/clk_gate_data_mem_reg_29__4_latch/clk (d04cgc01nd0h0)                                                             174.85 r
  clock gating hold time                                                                       1.00            -11.61     163.24
  data required time                                                                                                      163.24
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      163.24
  data arrival time                                                                                                      -210.74
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.50


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U764/b (d04orn02yd0f7)                                               0.00    18.53     1.00     0.00     7.46 &   203.62 r
  fifo2/U764/o (d04orn02yd0f7)                                                        6.66     1.00             12.87 &   216.50 r
  fifo2/n3793 (net)                                           1     6.80 
  fifo2/place893/a (d04inn00yduq0)                                           0.00     6.86     1.00     0.00     0.83 &   217.33 r
  fifo2/place893/o1 (d04inn00yduq0)                                                   3.70     1.00              2.51 &   219.84 f
  fifo2/n4006 (net)                                           9    27.98 
  fifo2/clk_gate_data_mem_reg_30__1_latch/en (d04cgc01nd0h0)                -0.17    15.61     1.00    -0.02     3.45 &   223.29 f
  data arrival time                                                                                                       223.29

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.64     136.64
  clock reconvergence pessimism                                                                                  0.00     136.64
  clock uncertainty                                                                                             50.00     186.64
  fifo2/clk_gate_data_mem_reg_30__1_latch/clk (d04cgc01nd0h0)                                                             186.64 r
  clock gating hold time                                                                       1.00            -10.86     175.79
  data required time                                                                                                      175.79
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.79
  data arrival time                                                                                                      -223.29
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.50


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_2__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                     6     4.91 
  fifo1/U293/b (d04orn02wn0b0)                                              0.00    11.43     1.00     0.00     1.07 &   178.05 r
  fifo1/U293/o (d04orn02wn0b0)                                                      11.14     1.00             18.37 &   196.42 r
  fifo1/n2600 (net)                                          2     1.38 
  fifo1/U540/a (d04non02yn0b7)                                              0.00    11.14     1.00     0.00     0.13 &   196.55 r
  fifo1/U540/o1 (d04non02yn0b7)                                                      9.71     1.00              8.93 &   205.48 f
  fifo1/n3400 (net)                                          3     3.26 
  fifo1/U591/a (d04nob02yd0g0)                                              0.00     9.76     1.00     0.00     0.48 &   205.96 f
  fifo1/U591/out (d04nob02yd0g0)                                                    10.00     1.00             14.28 &   220.24 f
  fifo1/N131 (net)                                           5    20.06 
  fifo1/clk_gate_data_mem_reg_2__0_latch/en (d04cgc01nd0g0)                -0.97    11.95     1.00    -0.13     1.42 &   221.66 f
  data arrival time                                                                                                      221.66

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.47     133.47
  clock reconvergence pessimism                                                                                 0.00     133.47
  clock uncertainty                                                                                            50.00     183.47
  fifo1/clk_gate_data_mem_reg_2__0_latch/clk (d04cgc01nd0g0)                                                             183.47 r
  clock gating hold time                                                                      1.00             -9.39     174.08
  data required time                                                                                                     174.08
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     174.08
  data arrival time                                                                                                     -221.66
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             47.58


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/place892/b (d04non02yd0h5)                                          0.00    12.05     1.00     0.00     5.09 &   185.96 r
  fifo2/place892/o1 (d04non02yd0h5)                                                  9.43     1.00              6.28 &   192.24 f
  fifo2/n4786 (net)                                          9    22.28 
  fifo2/clk_gate_data_mem_reg_7__7_latch/en (d04cgc01nd0i0)                 0.00    44.96     1.00     0.00    25.05 &   217.29 f
  data arrival time                                                                                                      217.29

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.77     133.77
  clock reconvergence pessimism                                                                                 0.00     133.77
  clock uncertainty                                                                                            50.00     183.77
  fifo2/clk_gate_data_mem_reg_7__7_latch/clk (d04cgc01nd0i0)                                                             183.77 r
  clock gating hold time                                                                      1.00            -14.18     169.58
  data required time                                                                                                     169.58
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     169.58
  data arrival time                                                                                                     -217.29
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             47.71


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1936/out (d04nab02yd0g0)                                                    12.35     1.00             17.18 &   185.17 f
  fifo2/n3489 (net)                                           5     9.80 
  fifo2/place996/b (d04non02yn0f0)                                           0.00    14.68     1.00     0.00     2.50 &   187.67 f
  fifo2/place996/o1 (d04non02yn0f0)                                                   9.36     1.00              7.13 &   194.80 r
  fifo2/n4147 (net)                                           1     3.37 
  fifo2/place1267/a (d04bfn00yduk0)                                          0.00    11.32     1.00     0.00     2.45 &   197.25 r
  fifo2/place1267/o (d04bfn00yduk0)                                                   5.20     1.00              9.36 &   206.61 r
  fifo2/n4623 (net)                                           9    19.48 
  fifo2/clk_gate_data_mem_reg_11__4_latch/en (d04cgc01nd0h0)                 0.00    27.49     1.00     0.00    13.15 &   219.75 r
  data arrival time                                                                                                       219.75

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.34     133.34
  clock reconvergence pessimism                                                                                  0.00     133.34
  clock uncertainty                                                                                             50.00     183.34
  fifo2/clk_gate_data_mem_reg_11__4_latch/clk (d04cgc01nd0h0)                                                             183.34 r
  clock gating hold time                                                                       1.00            -11.30     172.03
  data required time                                                                                                      172.03
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.03
  data arrival time                                                                                                      -219.75
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.72


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_25__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place48/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place48/o (d04orn02yn0f0)                                               11.69     1.00             12.16 &   204.83 r
  fifo1/n2800 (net)                                           4    10.79 
  fifo1/U29/b (d04non02yd0h5)                                                0.00    13.56     1.00     0.00     3.41 &   208.24 r
  fifo1/U29/o1 (d04non02yd0h5)                                                       12.20     1.00              7.60 &   215.84 f
  fifo1/N108 (net)                                            5    20.84 
  fifo1/clk_gate_data_mem_reg_25__1_latch/en (d04cgc01nd0h0)                -0.32    19.32     1.00    -0.04     5.07 &   220.91 f
  data arrival time                                                                                                       220.91

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.11     134.11
  clock reconvergence pessimism                                                                                  0.00     134.11
  clock uncertainty                                                                                             50.00     184.11
  fifo1/clk_gate_data_mem_reg_25__1_latch/clk (d04cgc01nd0h0)                                                             184.11 r
  clock gating hold time                                                                       1.00            -10.93     173.18
  data required time                                                                                                      173.18
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.18
  data arrival time                                                                                                      -220.91
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.73


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1907/a (d04nob02yd0f5)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1907/out (d04nob02yd0f5)                                                     5.74     1.00              9.73 &   203.58 r
  fifo2/N174 (net)                                            1     2.06 
  fifo2/route19/a (d04bfn00yduk0)                                            0.00     5.77     1.00     0.00     0.31 &   203.89 r
  fifo2/route19/o (d04bfn00yduk0)                                                     5.65     1.00              8.64 &   212.53 r
  fifo2/n12579 (net)                                          9    20.45 
  fifo2/clk_gate_data_mem_reg_28__2_latch/en (d04cgc01nd0h0)                -0.25    17.02     1.00    -0.03     6.08 &   218.61 r
  data arrival time                                                                                                       218.61

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.80     130.80
  clock reconvergence pessimism                                                                                  0.00     130.80
  clock uncertainty                                                                                             50.00     180.80
  fifo2/clk_gate_data_mem_reg_28__2_latch/clk (d04cgc01nd0h0)                                                             180.80 r
  clock gating hold time                                                                       1.00             -9.93     170.86
  data required time                                                                                                      170.86
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.86
  data arrival time                                                                                                      -218.61
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.75


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_30__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                               11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                           4    10.20 
  fifo1/U292/a (d04non02yd0f7)                                               0.00    12.48     1.00     0.00     1.83 &   206.86 r
  fifo1/U292/o1 (d04non02yd0f7)                                                      12.22     1.00              7.06 &   213.92 f
  fifo1/N103 (net)                                            5    17.95 
  fifo1/clk_gate_data_mem_reg_30__0_latch/en (d04cgc01nd0g0)                 0.00    16.13     1.00     0.00     2.70 &   216.62 f
  data arrival time                                                                                                       216.62

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.88     128.88
  clock reconvergence pessimism                                                                                  0.00     128.88
  clock uncertainty                                                                                             50.00     178.88
  fifo1/clk_gate_data_mem_reg_30__0_latch/clk (d04cgc01nd0g0)                                                             178.88 r
  clock gating hold time                                                                       1.00            -10.01     168.86
  data required time                                                                                                      168.86
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.86
  data arrival time                                                                                                      -216.62
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.76


  Startpoint: fifo0/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_10__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.07     152.07
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           23.13                       0.00     152.07 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             16.95     1.00             25.09 &   177.16 f
  fifo0/addr_wr[4] (net)                                      7     6.20 
  fifo0/place512/b (d04non02yn0d5)                                           0.00    17.85     1.00     0.00     2.59 &   179.75 f
  fifo0/place512/o1 (d04non02yn0d5)                                                   9.12     1.00              9.65 &   189.40 r
  fifo0/n2295 (net)                                           1     3.39 
  fifo0/place252/a (d04nan02yd0h0)                                           0.00     9.25     1.00     0.00     0.77 &   190.17 r
  fifo0/place252/o1 (d04nan02yd0h0)                                                  13.38     1.00              6.88 &   197.05 f
  fifo0/n4100 (net)                                           8    18.90 
  fifo0/U593/b (d04nob02yn0f0)                                               0.00    17.05     1.00     0.00     2.48 &   199.53 f
  fifo0/U593/out (d04nob02yn0f0)                                                     17.36     1.00             12.81 &   212.33 r
  fifo0/N123 (net)                                            5     9.22 
  fifo0/clk_gate_data_mem_reg_10__2_latch/en (d04cgc01nd0h0)                -0.33    19.31     1.00    -0.04     4.58 &   216.91 r
  data arrival time                                                                                                       216.91

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.59     129.59
  clock reconvergence pessimism                                                                                  0.00     129.59
  clock uncertainty                                                                                             50.00     179.59
  fifo0/clk_gate_data_mem_reg_10__2_latch/clk (d04cgc01nd0h0)                                                             179.59 r
  clock gating hold time                                                                       1.00            -10.48     169.11
  data required time                                                                                                      169.11
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.11
  data arrival time                                                                                                      -216.91
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.80


  Startpoint: fifo0/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_15__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.07     152.07
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           23.13                       0.00     152.07 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             16.95     1.00             25.09 &   177.16 f
  fifo0/addr_wr[4] (net)                                      7     6.20 
  fifo0/place512/b (d04non02yn0d5)                                           0.00    17.85     1.00     0.00     2.59 &   179.75 f
  fifo0/place512/o1 (d04non02yn0d5)                                                   9.12     1.00              9.65 &   189.40 r
  fifo0/n2295 (net)                                           1     3.39 
  fifo0/place252/a (d04nan02yd0h0)                                           0.00     9.25     1.00     0.00     0.77 &   190.17 r
  fifo0/place252/o1 (d04nan02yd0h0)                                                  13.38     1.00              6.88 &   197.05 f
  fifo0/n4100 (net)                                           8    18.90 
  fifo0/U365/a (d04non02yd0f7)                                               0.00    18.83     1.00     0.00     3.36 &   200.40 f
  fifo0/U365/o1 (d04non02yd0f7)                                                      17.61     1.00             11.14 &   211.54 r
  fifo0/N118 (net)                                            5    16.00 
  fifo0/clk_gate_data_mem_reg_15__3_latch/en (d04cgc01nd0h0)                 0.00    19.78     1.00     0.00     2.15 &   213.69 r
  data arrival time                                                                                                       213.69

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             126.26     126.26
  clock reconvergence pessimism                                                                                  0.00     126.26
  clock uncertainty                                                                                             50.00     176.26
  fifo0/clk_gate_data_mem_reg_15__3_latch/clk (d04cgc01nd0h0)                                                             176.26 r
  clock gating hold time                                                                       1.00            -10.39     165.87
  data required time                                                                                                      165.87
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.87
  data arrival time                                                                                                      -213.69
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              47.82


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_1__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                        23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                          29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                   6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                            0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                   10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                        1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                            0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                  11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                        8    14.69 
  fifo0/U599/a (d04non02yn0f0)                                            0.00    16.63     1.00     0.00     7.70 &   211.17 r
  fifo0/U599/o1 (d04non02yn0f0)                                                    8.54     1.00              6.75 &   217.92 f
  fifo0/N132 (net)                                         2     4.63 
  fifo0/clk_gate_data_mem_reg_1__latch/en (d04cgc01nd0i0)                 0.00     9.28     1.00     0.00     2.24 &   220.16 f
  data arrival time                                                                                                    220.16

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          131.97     131.97
  clock reconvergence pessimism                                                                               0.00     131.97
  clock uncertainty                                                                                          50.00     181.97
  fifo0/clk_gate_data_mem_reg_1__latch/clk (d04cgc01nd0i0)                                                             181.97 r
  clock gating hold time                                                                    1.00             -9.71     172.26
  data required time                                                                                                   172.26
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   172.26
  data arrival time                                                                                                   -220.16
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           47.90


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_19__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                         21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                           10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                    6     4.91 
  fifo1/post_place225/a (d04nab02ld0f5)                                    0.00    11.61     1.00     0.00     1.70 &   178.67 r
  fifo1/post_place225/out (d04nab02ld0f5)                                          11.88     1.00             16.51 &   195.18 r
  fifo1/n2585 (net)                                         4     8.20 
  fifo1/U112/a (d04non02yd0f7)                                             0.00    12.77     1.00     0.00     2.29 &   197.47 r
  fifo1/U112/o1 (d04non02yd0f7)                                                    14.21     1.00              8.27 &   205.74 f
  fifo1/N114 (net)                                          5    20.39 
  fifo1/clk_gate_data_mem_reg_19__latch/en (d04cgc01nd0h0)                -1.00    22.39     1.00    -0.12    10.02 &   215.76 f
  data arrival time                                                                                                     215.76

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           129.34     129.34
  clock reconvergence pessimism                                                                                0.00     129.34
  clock uncertainty                                                                                           50.00     179.34
  fifo1/clk_gate_data_mem_reg_19__latch/clk (d04cgc01nd0h0)                                                             179.34 r
  clock gating hold time                                                                     1.00            -11.48     167.86
  data required time                                                                                                    167.86
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    167.86
  data arrival time                                                                                                    -215.76
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            47.91


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_21__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                         21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                           10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                    6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                              0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                     26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                         4     8.43 
  fifo1/U605/b (d04non02yd0f0)                                             0.00    26.86     1.00     0.00     2.60 &   197.16 f
  fifo1/U605/o1 (d04non02yd0f0)                                                    23.55     1.00             14.02 &   211.18 r
  fifo1/N112 (net)                                          5    14.13 
  fifo1/clk_gate_data_mem_reg_21__latch/en (d04cgc01nd0g0)                -3.16    32.68     1.00    -1.53     5.78 &   216.97 r
  data arrival time                                                                                                     216.97

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           129.98     129.98
  clock reconvergence pessimism                                                                                0.00     129.98
  clock uncertainty                                                                                           50.00     179.98
  fifo1/clk_gate_data_mem_reg_21__latch/clk (d04cgc01nd0g0)                                                             179.98 r
  clock gating hold time                                                                     1.00            -10.97     169.01
  data required time                                                                                                    169.01
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    169.01
  data arrival time                                                                                                    -216.97
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            47.96


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_12__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                              -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                      11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                           4     3.22 
  fifo1/U581/a (d04nob02yn0d0)                                               0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U581/out (d04nob02yn0d0)                                                     15.94     1.00             14.83 &   206.05 r
  fifo1/N121 (net)                                            2     4.42 
  fifo1/route646/a (d04bfn00ynud5)                                           0.00    17.02     1.00     0.00     1.73 &   207.78 r
  fifo1/route646/o (d04bfn00ynud5)                                                    7.36     1.00              9.88 &   217.66 r
  fifo1/n6848 (net)                                           3     5.84 
  fifo1/clk_gate_data_mem_reg_12__0_latch/en (d04cgc01nd0e0)                 0.00     8.84     1.00     0.00     0.92 &   218.58 r
  data arrival time                                                                                                       218.58

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.78     128.78
  clock reconvergence pessimism                                                                                  0.00     128.78
  clock uncertainty                                                                                             50.00     178.78
  fifo1/clk_gate_data_mem_reg_12__0_latch/clk (d04cgc01nd0e0)                                                             178.78 r
  clock gating hold time                                                                       1.00             -8.26     170.53
  data required time                                                                                                      170.53
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.53
  data arrival time                                                                                                      -218.58
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              48.06


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_15__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                 0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                         9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                           4     2.76 
  fifo0/U9/a (d04nab02yd0d3)                                                 0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U9/out (d04nab02yd0d3)                                                       16.77     1.00             13.00 &   197.68 r
  fifo0/n1904 (net)                                           4     8.38 
  fifo0/U365/b (d04non02yd0f7)                                               0.00    23.22     1.00     0.00     6.57 &   204.26 r
  fifo0/U365/o1 (d04non02yd0f7)                                                       9.84     1.00              8.28 &   212.53 f
  fifo0/N118 (net)                                            5    15.73 
  fifo0/clk_gate_data_mem_reg_15__1_latch/en (d04cgc01nd0h0)                 0.00    21.66     1.00     0.00     6.24 &   218.77 f
  data arrival time                                                                                                       218.77

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.31     132.31
  clock reconvergence pessimism                                                                                  0.00     132.31
  clock uncertainty                                                                                             50.00     182.31
  fifo0/clk_gate_data_mem_reg_15__1_latch/clk (d04cgc01nd0h0)                                                             182.31 r
  clock gating hold time                                                                       1.00            -11.64     170.67
  data required time                                                                                                      170.67
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.67
  data arrival time                                                                                                      -218.77
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              48.10


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_29__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                         21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                           10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                    6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                              0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                     26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                         4     8.43 
  fifo1/U26/b (d04non02yd0f7)                                              0.00    26.80     1.00     0.00     2.34 &   196.91 f
  fifo1/U26/o1 (d04non02yd0f7)                                                     25.08     1.00             12.47 &   209.38 r
  fifo1/N104 (net)                                          5    22.33 
  fifo1/clk_gate_data_mem_reg_29__latch/en (d04cgc01nd0h0)                -0.53    34.84     1.00    -0.06     9.51 &   218.89 r
  data arrival time                                                                                                     218.89

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           132.67     132.67
  clock reconvergence pessimism                                                                                0.00     132.67
  clock uncertainty                                                                                           50.00     182.67
  fifo1/clk_gate_data_mem_reg_29__latch/clk (d04cgc01nd0h0)                                                             182.67 r
  clock gating hold time                                                                     1.00            -11.90     170.77
  data required time                                                                                                    170.77
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    170.77
  data arrival time                                                                                                    -218.89
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            48.12


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/post_place619/b (d04non02yd0h5)                                      0.00    21.99     1.00     0.00    11.52 &   207.68 r
  fifo2/post_place619/o1 (d04non02yd0h5)                                              9.28     1.00              7.09 &   214.76 f
  fifo2/n5563 (net)                                           9    17.89 
  fifo2/clk_gate_data_mem_reg_26__5_latch/en (d04cgc01nd0h0)                 0.00    23.28     1.00     0.00     6.44 &   221.21 f
  data arrival time                                                                                                       221.21

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.16     134.16
  clock reconvergence pessimism                                                                                  0.00     134.16
  clock uncertainty                                                                                             50.00     184.16
  fifo2/clk_gate_data_mem_reg_26__5_latch/clk (d04cgc01nd0h0)                                                             184.16 r
  clock gating hold time                                                                       1.00            -11.18     172.98
  data required time                                                                                                      172.98
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.98
  data arrival time                                                                                                      -221.21
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              48.23


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U710/b (d04non02yd0h5)                                               0.00    18.25     1.00     0.00     5.98 &   191.73 r
  fifo2/U710/o1 (d04non02yd0h5)                                                      10.29     1.00              7.58 &   199.31 f
  fifo2/N196 (net)                                            9    19.85 
  fifo2/clk_gate_data_mem_reg_17__6_latch/en (d04cgc01nd0h0)                 0.00    30.30     1.00     0.00    14.89 &   214.20 f
  data arrival time                                                                                                       214.20

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.00     128.00
  clock reconvergence pessimism                                                                                  0.00     128.00
  clock uncertainty                                                                                             50.00     178.00
  fifo2/clk_gate_data_mem_reg_17__6_latch/clk (d04cgc01nd0h0)                                                             178.00 r
  clock gating hold time                                                                       1.00            -12.11     165.89
  data required time                                                                                                      165.89
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.89
  data arrival time                                                                                                      -214.20
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              48.31


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_9__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                            12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                     6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                             -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                     18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                          1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                              0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                     15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                          8    13.36 
  fifo1/U370/b (d04non02yd0f0)                                              0.00    16.77     1.00     0.00     2.85 &   204.35 f
  fifo1/U370/o1 (d04non02yd0f0)                                                     25.37     1.00             13.92 &   218.28 r
  fifo1/N124 (net)                                           5    14.68 
  fifo1/clk_gate_data_mem_reg_9__3_latch/en (d04cgc01nd0h0)                -0.48    29.74     1.00    -0.05     7.98 &   226.25 r
  data arrival time                                                                                                      226.25

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            139.52     139.52
  clock reconvergence pessimism                                                                                 0.00     139.52
  clock uncertainty                                                                                            50.00     189.52
  fifo1/clk_gate_data_mem_reg_9__3_latch/clk (d04cgc01nd0h0)                                                             189.52 r
  clock gating hold time                                                                      1.00            -11.61     177.91
  data required time                                                                                                     177.91
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     177.91
  data arrival time                                                                                                     -226.25
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             48.35


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_30__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                           11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                    6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                               0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                      13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                            2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                    -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                             11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                         4    10.20 
  fifo1/U292/a (d04non02yd0f7)                                             0.00    12.48     1.00     0.00     1.83 &   206.86 r
  fifo1/U292/o1 (d04non02yd0f7)                                                    12.22     1.00              7.06 &   213.92 f
  fifo1/N103 (net)                                          5    17.95 
  fifo1/clk_gate_data_mem_reg_30__latch/en (d04cgc01nd0e0)                 0.00    16.15     1.00     0.00     2.84 &   216.76 f
  data arrival time                                                                                                     216.76

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           128.10     128.10
  clock reconvergence pessimism                                                                                0.00     128.10
  clock uncertainty                                                                                           50.00     178.10
  fifo1/clk_gate_data_mem_reg_30__latch/clk (d04cgc01nd0e0)                                                             178.10 r
  clock gating hold time                                                                     1.00             -9.84     168.25
  data required time                                                                                                    168.25
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    168.25
  data arrival time                                                                                                    -216.76
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            48.51


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_16__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                              -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                      15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                           4     3.16 
  fifo1/U588/a (d04nob02yn0b5)                                               0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U588/out (d04nob02yn0b5)                                                      6.72     1.00             10.15 &   202.89 r
  fifo1/N117 (net)                                            1     1.14 
  fifo1/post_route7/a (d04bfn00ynud5)                                        0.00     6.74     1.00     0.00     0.25 &   203.14 r
  fifo1/post_route7/o (d04bfn00ynud5)                                                14.64     1.00             11.34 &   214.48 r
  fifo1/n20 (net)                                             5    12.31 
  fifo1/clk_gate_data_mem_reg_16__3_latch/en (d04cgc01nd0h0)                 0.00    17.49     1.00     0.00     5.39 &   219.87 r
  data arrival time                                                                                                       219.87

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.30     131.30
  clock reconvergence pessimism                                                                                  0.00     131.30
  clock uncertainty                                                                                             50.00     181.30
  fifo1/clk_gate_data_mem_reg_16__3_latch/clk (d04cgc01nd0h0)                                                             181.30 r
  clock gating hold time                                                                       1.00            -10.00     171.30
  data required time                                                                                                      171.30
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.30
  data arrival time                                                                                                      -219.87
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              48.56


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/place994/a (d04inn00ynuc5)                                          0.00     7.96     1.00     0.00     0.98 &   183.83 r
  fifo2/place994/o1 (d04inn00ynuc5)                                                  6.70     1.00              4.29 &   188.12 f
  fifo2/n4145 (net)                                          1     4.34 
  fifo2/post_place584/b (d04ann02yd0k0)                                    -0.13     9.90     1.00    -0.02     3.90 &   192.02 f
  fifo2/post_place584/o (d04ann02yd0k0)                                              5.73     1.00             10.52 &   202.54 f
  fifo2/n5521 (net)                                          9    24.47 
  fifo2/clk_gate_data_mem_reg_0__2_latch/en (d04cgc01nd0h0)                 0.00    34.30     1.00     0.00    17.34 &   219.88 f
  data arrival time                                                                                                      219.88

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            134.12     134.12
  clock reconvergence pessimism                                                                                 0.00     134.12
  clock uncertainty                                                                                            50.00     184.12
  fifo2/clk_gate_data_mem_reg_0__2_latch/clk (d04cgc01nd0h0)                                                             184.12 r
  clock gating hold time                                                                      1.00            -12.83     171.30
  data required time                                                                                                     171.30
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.30
  data arrival time                                                                                                     -219.88
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             48.59


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_5__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                     5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                               0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                      26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                          4     6.03 
  fifo0/U604/a (d04non02yn0e0)                                             -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U604/o1 (d04non02yn0e0)                                                     13.66     1.00              9.31 &   210.59 f
  fifo0/N128 (net)                                           5    11.43 
  fifo0/clk_gate_data_mem_reg_5__3_latch/en (d04cgc01nd0h0)                -0.18    15.02     1.00    -0.02     2.16 &   212.75 f
  data arrival time                                                                                                      212.75

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            124.46     124.46
  clock reconvergence pessimism                                                                                 0.00     124.46
  clock uncertainty                                                                                            50.00     174.46
  fifo0/clk_gate_data_mem_reg_5__3_latch/clk (d04cgc01nd0h0)                                                             174.46 r
  clock gating hold time                                                                      1.00            -10.32     164.15
  data required time                                                                                                     164.15
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     164.15
  data arrival time                                                                                                     -212.75
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             48.60


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_0__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                        21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                          16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                   9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                           -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                   15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                        4     3.16 
  fifo1/U218/a (d04inn00wn0a5)                                            0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U218/o1 (d04inn00wn0a5)                                                   10.18     1.00             12.23 &   204.97 f
  fifo1/n2016 (net)                                        1     1.83 
  fifo1/U268/a (d04non02yd0f0)                                            0.00    10.22     1.00     0.00     0.43 &   205.41 f
  fifo1/U268/o1 (d04non02yd0f0)                                                   18.51     1.00             12.25 &   217.65 r
  fifo1/N133 (net)                                         5    10.62 
  fifo1/clk_gate_data_mem_reg_0__latch/en (d04cgc01nd0g0)                 0.00    19.96     1.00     0.00     4.58 &   222.23 r
  data arrival time                                                                                                    222.23

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          133.16     133.16
  clock reconvergence pessimism                                                                               0.00     133.16
  clock uncertainty                                                                                          50.00     183.16
  fifo1/clk_gate_data_mem_reg_0__latch/clk (d04cgc01nd0g0)                                                             183.16 r
  clock gating hold time                                                                    1.00             -9.65     173.51
  data required time                                                                                                   173.51
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   173.51
  data arrival time                                                                                                   -222.23
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           48.72


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_21__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                       26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                           4     6.03 
  fifo0/U421/a (d04non02yd0f0)                                              -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U421/o1 (d04non02yd0f0)                                                      14.92     1.00             10.86 &   212.15 f
  fifo0/N112 (net)                                            5    11.42 
  fifo0/clk_gate_data_mem_reg_21__3_latch/en (d04cgc01nd0i0)                 0.00    16.55     1.00     0.00     3.60 &   215.75 f
  data arrival time                                                                                                       215.75

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             127.96     127.96
  clock reconvergence pessimism                                                                                  0.00     127.96
  clock uncertainty                                                                                             50.00     177.96
  fifo0/clk_gate_data_mem_reg_21__3_latch/clk (d04cgc01nd0i0)                                                             177.96 r
  clock gating hold time                                                                       1.00            -10.96     167.01
  data required time                                                                                                      167.01
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.01
  data arrival time                                                                                                      -215.75
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              48.74


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1931/b (d04nob02yn0d0)                                             0.00     8.06     1.00     0.00     1.55 &   184.40 r
  fifo2/U1931/out (d04nob02yn0d0)                                                    9.62     1.00              7.06 &   191.47 f
  fifo2/N226 (net)                                           1     4.24 
  fifo2/post_place605/a (d04bfn00yduk0)                                     0.00    14.28     1.00     0.00     4.77 &   196.24 f
  fifo2/post_place605/o (d04bfn00yduk0)                                              5.31     1.00             11.31 &   207.54 f
  fifo2/n5545 (net)                                          9    17.43 
  fifo2/clk_gate_data_mem_reg_2__6_latch/en (d04cgc01nd0h0)                 0.00    26.52     1.00     0.00    15.49 &   223.04 f
  data arrival time                                                                                                      223.04

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            136.42     136.42
  clock reconvergence pessimism                                                                                 0.00     136.42
  clock uncertainty                                                                                            50.00     186.42
  fifo2/clk_gate_data_mem_reg_2__6_latch/clk (d04cgc01nd0h0)                                                             186.42 r
  clock gating hold time                                                                      1.00            -12.14     174.29
  data required time                                                                                                     174.29
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     174.29
  data arrival time                                                                                                     -223.04
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             48.75


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1197/a (d04nab02yn0f0)                                             0.00     6.06     1.00     0.00     0.23 &   181.10 r
  fifo2/U1197/out (d04nab02yn0f0)                                                    6.41     1.00              9.25 &   190.35 r
  fifo2/n3791 (net)                                          1     4.25 
  fifo2/U714/a (d04inn00ynuh5)                                              0.00     7.56     1.00     0.00     1.54 &   191.89 r
  fifo2/U714/o1 (d04inn00ynuh5)                                                      5.07     1.00              3.23 &   195.13 f
  fifo2/N220 (net)                                           9    23.65 
  fifo2/clk_gate_data_mem_reg_5__3_latch/en (d04cgc01nd0i0)                -0.52    36.76     1.00    -0.06    21.28 &   216.41 f
  data arrival time                                                                                                      216.41

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.38     131.38
  clock reconvergence pessimism                                                                                 0.00     131.38
  clock uncertainty                                                                                            50.00     181.38
  fifo2/clk_gate_data_mem_reg_5__3_latch/clk (d04cgc01nd0i0)                                                             181.38 r
  clock gating hold time                                                                      1.00            -13.73     167.65
  data required time                                                                                                     167.65
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     167.65
  data arrival time                                                                                                     -216.41
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             48.75


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1934/c (d04nab03yn0f0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1934/out (d04nab03yn0f0)                                                     9.93     1.00              9.32 &   177.31 r
  fifo2/n762 (net)                                            4     7.05 
  fifo2/U849/b (d04orn02yd0f7)                                              -0.18    10.97     1.00    -0.02     1.52 &   178.83 r
  fifo2/U849/o (d04orn02yd0f7)                                                       10.81     1.00             10.69 &   189.52 r
  fifo2/n3781 (net)                                           3    12.64 
  fifo2/place1000/a (d04inn00yduo7)                                          0.00    30.94     1.00     0.00    11.01 &   200.53 r
  fifo2/place1000/o1 (d04inn00yduo7)                                                  7.87     1.00              3.85 &   204.37 f
  fifo2/n4151 (net)                                           4    12.90 
  fifo2/clk_gate_data_mem_reg_21__3_latch/en (d04cgc01nd0h0)                -1.50    20.67     1.00    -0.33    11.84 &   216.21 f
  data arrival time                                                                                                       216.21

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.63     128.63
  clock reconvergence pessimism                                                                                  0.00     128.63
  clock uncertainty                                                                                             50.00     178.63
  fifo2/clk_gate_data_mem_reg_21__3_latch/clk (d04cgc01nd0h0)                                                             178.63 r
  clock gating hold time                                                                       1.00            -11.22     167.41
  data required time                                                                                                      167.41
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.41
  data arrival time                                                                                                      -216.21
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              48.80


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_21__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                       26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                           4     6.03 
  fifo0/U421/a (d04non02yd0f0)                                              -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U421/o1 (d04non02yd0f0)                                                      14.92     1.00             10.86 &   212.15 f
  fifo0/N112 (net)                                            5    11.42 
  fifo0/clk_gate_data_mem_reg_21__2_latch/en (d04cgc01nd0h0)                 0.00    17.29     1.00     0.00     4.03 &   216.18 f
  data arrival time                                                                                                       216.18

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.19     128.19
  clock reconvergence pessimism                                                                                  0.00     128.19
  clock uncertainty                                                                                             50.00     178.19
  fifo0/clk_gate_data_mem_reg_21__2_latch/clk (d04cgc01nd0h0)                                                             178.19 r
  clock gating hold time                                                                       1.00            -10.89     167.30
  data required time                                                                                                      167.30
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.30
  data arrival time                                                                                                      -216.18
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              48.87


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_26__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                               11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                           4    10.20 
  fifo1/U119/a (d04non02yd0h5)                                               0.00    12.89     1.00     0.00     3.69 &   208.71 r
  fifo1/U119/o1 (d04non02yd0h5)                                                       8.28     1.00              5.66 &   214.37 f
  fifo1/N107 (net)                                            5    12.93 
  fifo1/clk_gate_data_mem_reg_26__3_latch/en (d04cgc01nd0j0)                -0.16    11.09     1.00    -0.02     3.27 &   217.65 f
  data arrival time                                                                                                       217.65

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             127.22     127.22
  clock reconvergence pessimism                                                                                  0.00     127.22
  clock uncertainty                                                                                             50.00     177.22
  fifo1/clk_gate_data_mem_reg_26__3_latch/clk (d04cgc01nd0j0)                                                             177.22 r
  clock gating hold time                                                                       1.00             -8.53     168.69
  data required time                                                                                                      168.69
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.69
  data arrival time                                                                                                      -217.65
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              48.95


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_11__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U210/a (d04nab02wn0b5)                                               0.00    11.51     1.00     0.00     1.25 &   178.23 r
  fifo1/U210/out (d04nab02wn0b5)                                                     12.99     1.00             21.89 &   200.12 r
  fifo1/n1883 (net)                                           1     1.63 
  fifo1/U601/a (d04non02yn0f0)                                               0.00    13.00     1.00     0.00     0.17 &   200.29 r
  fifo1/U601/o1 (d04non02yn0f0)                                                      13.48     1.00              8.36 &   208.65 f
  fifo1/N122 (net)                                            5    15.82 
  fifo1/clk_gate_data_mem_reg_11__1_latch/en (d04cgc01nd0h0)                 0.00    30.94     1.00     0.00    12.04 &   220.69 f
  data arrival time                                                                                                       220.69

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.20     134.20
  clock reconvergence pessimism                                                                                  0.00     134.20
  clock uncertainty                                                                                             50.00     184.20
  fifo1/clk_gate_data_mem_reg_11__1_latch/clk (d04cgc01nd0h0)                                                             184.20 r
  clock gating hold time                                                                       1.00            -12.65     171.56
  data required time                                                                                                      171.56
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.56
  data arrival time                                                                                                      -220.69
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.14


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1931/b (d04nob02yn0d0)                                             0.00     8.06     1.00     0.00     1.55 &   184.40 r
  fifo2/U1931/out (d04nob02yn0d0)                                                    9.62     1.00              7.06 &   191.47 f
  fifo2/N226 (net)                                           1     4.24 
  fifo2/post_place605/a (d04bfn00yduk0)                                     0.00    14.28     1.00     0.00     4.77 &   196.24 f
  fifo2/post_place605/o (d04bfn00yduk0)                                              5.31     1.00             11.31 &   207.54 f
  fifo2/n5545 (net)                                          9    17.43 
  fifo2/clk_gate_data_mem_reg_2__2_latch/en (d04cgc01nd0h0)                 0.00    19.62     1.00     0.00    10.71 &   218.26 f
  data arrival time                                                                                                      218.26

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            130.40     130.40
  clock reconvergence pessimism                                                                                 0.00     130.40
  clock uncertainty                                                                                            50.00     180.40
  fifo2/clk_gate_data_mem_reg_2__2_latch/clk (d04cgc01nd0h0)                                                             180.40 r
  clock gating hold time                                                                      1.00            -11.32     169.08
  data required time                                                                                                     169.08
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     169.08
  data arrival time                                                                                                     -218.26
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             49.18


  Startpoint: fifo0/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_10__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.07     152.07
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           23.13                       0.00     152.07 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             16.95     1.00             25.09 &   177.16 f
  fifo0/addr_wr[4] (net)                                      7     6.20 
  fifo0/place512/b (d04non02yn0d5)                                           0.00    17.85     1.00     0.00     2.59 &   179.75 f
  fifo0/place512/o1 (d04non02yn0d5)                                                   9.12     1.00              9.65 &   189.40 r
  fifo0/n2295 (net)                                           1     3.39 
  fifo0/place252/a (d04nan02yd0h0)                                           0.00     9.25     1.00     0.00     0.77 &   190.17 r
  fifo0/place252/o1 (d04nan02yd0h0)                                                  13.38     1.00              6.88 &   197.05 f
  fifo0/n4100 (net)                                           8    18.90 
  fifo0/U593/b (d04nob02yn0f0)                                               0.00    17.05     1.00     0.00     2.48 &   199.53 f
  fifo0/U593/out (d04nob02yn0f0)                                                     17.36     1.00             12.81 &   212.33 r
  fifo0/N123 (net)                                            5     9.22 
  fifo0/clk_gate_data_mem_reg_10__0_latch/en (d04cgc01nd0g0)                -0.88    19.34     1.00    -0.10     6.03 &   218.36 r
  data arrival time                                                                                                       218.36

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.64     128.64
  clock reconvergence pessimism                                                                                  0.00     128.64
  clock uncertainty                                                                                             50.00     178.64
  fifo0/clk_gate_data_mem_reg_10__0_latch/clk (d04cgc01nd0g0)                                                             178.64 r
  clock gating hold time                                                                       1.00             -9.49     169.15
  data required time                                                                                                      169.15
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.15
  data arrival time                                                                                                      -218.36
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.21


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1913/a (d04nob02yd0i0)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1913/out (d04nob02yd0i0)                                                    20.50     1.00             15.28 &   209.14 r
  fifo2/N190 (net)                                            9    23.44 
  fifo2/clk_gate_data_mem_reg_20__6_latch/en (d04cgc01nd0h0)                 0.00    33.15     1.00     0.00    16.00 &   225.14 r
  data arrival time                                                                                                       225.14

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.83     137.83
  clock reconvergence pessimism                                                                                  0.00     137.83
  clock uncertainty                                                                                             50.00     187.83
  fifo2/clk_gate_data_mem_reg_20__6_latch/clk (d04cgc01nd0h0)                                                             187.83 r
  clock gating hold time                                                                       1.00            -11.93     175.90
  data required time                                                                                                      175.90
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.90
  data arrival time                                                                                                      -225.14
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.24


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_9__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                     5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                        9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                          4     2.76 
  fifo0/U24/a (d04nan02yn0b6)                                               0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U24/o1 (d04nan02yn0b6)                                                      30.78     1.00             19.81 &   204.49 f
  fifo0/n4000 (net)                                          4    10.03 
  fifo0/U605/b (d04non02yd0f7)                                              0.00    31.62     1.00     0.00     3.51 &   208.00 f
  fifo0/U605/o1 (d04non02yd0f7)                                                     14.12     1.00             11.86 &   219.86 r
  fifo0/N124 (net)                                           5     8.73 
  fifo0/clk_gate_data_mem_reg_9__3_latch/en (d04cgc01nd0i0)                -0.25    14.39     1.00    -0.03     0.63 &   220.49 r
  data arrival time                                                                                                      220.49

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.31     131.31
  clock reconvergence pessimism                                                                                 0.00     131.31
  clock uncertainty                                                                                            50.00     181.31
  fifo0/clk_gate_data_mem_reg_9__3_latch/clk (d04cgc01nd0i0)                                                             181.31 r
  clock gating hold time                                                                      1.00            -10.14     171.17
  data required time                                                                                                     171.17
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.17
  data arrival time                                                                                                     -220.49
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             49.31


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_16__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U297/b (d04non02yd0d0)                                              -0.37    20.42     1.00    -0.04     3.34 &   180.45 f
  fifo0/U297/o1 (d04non02yd0d0)                                                      10.61     1.00             12.45 &   192.90 r
  fifo0/n3500 (net)                                           3     2.45 
  fifo0/U594/a (d04nob02yn0d0)                                               0.00    10.63     1.00     0.00     0.33 &   193.22 r
  fifo0/U594/out (d04nob02yn0d0)                                                      9.38     1.00             12.74 &   205.97 r
  fifo0/N117 (net)                                            2     2.70 
  fifo0/route24/a (d04bfn00ynud5)                                           -0.15     9.47     1.00    -0.02     0.63 &   206.60 r
  fifo0/route24/o (d04bfn00ynud5)                                                     8.79     1.00              9.64 &   216.24 r
  fifo0/n6513 (net)                                           3     7.01 
  fifo0/clk_gate_data_mem_reg_16__3_latch/en (d04cgc01nd0h0)                 0.00    10.41     1.00     0.00     2.48 &   218.72 r
  data arrival time                                                                                                       218.72

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.15     129.15
  clock reconvergence pessimism                                                                                  0.00     129.15
  clock uncertainty                                                                                             50.00     179.15
  fifo0/clk_gate_data_mem_reg_16__3_latch/clk (d04cgc01nd0h0)                                                             179.15 r
  clock gating hold time                                                                       1.00             -9.76     169.40
  data required time                                                                                                      169.40
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.40
  data arrival time                                                                                                      -218.72
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.32


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U223/a (d04nab02yn0c0)                                               0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U223/out (d04nab02yn0c0)                                                     24.04     1.00             23.40 &   197.64 f
  fifo0/n1906 (net)                                           5     8.66 
  fifo0/route785/a (d04orn02yn0c0)                                          -0.22    24.21     1.00    -0.12     3.04 &   200.68 f
  fifo0/route785/o (d04orn02yn0c0)                                                    6.24     1.00             14.31 &   214.99 f
  fifo0/N106 (net)                                            1     3.72 
  fifo0/route786/a (d04inn00ynuh5)                                           0.00     6.27     1.00     0.00     0.31 &   215.30 f
  fifo0/route786/o1 (d04inn00ynuh5)                                                   6.19     1.00              3.79 &   219.09 r
  fifo0/n7279 (net)                                           5    18.92 
  fifo0/clk_gate_data_mem_reg_27__2_latch/en (d04cgc01nd0i0)                -0.32    23.61     1.00    -0.04    13.05 &   232.14 r
  data arrival time                                                                                                       232.14

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.38     143.38
  clock reconvergence pessimism                                                                                  0.00     143.38
  clock uncertainty                                                                                             50.00     193.38
  fifo0/clk_gate_data_mem_reg_27__2_latch/clk (d04cgc01nd0i0)                                                             193.38 r
  clock gating hold time                                                                       1.00            -10.59     182.79
  data required time                                                                                                      182.79
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      182.79
  data arrival time                                                                                                      -232.14
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.35


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_18__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/place200/a (d04inn00yn0b5)                                          -0.37    20.41     1.00    -0.04     3.23 &   180.34 f
  fifo0/place200/o1 (d04inn00yn0b5)                                                  10.24     1.00             11.32 &   191.65 r
  fifo0/n1397 (net)                                           3     2.86 
  fifo0/U540/b (d04non02yn0d0)                                               0.00    10.26     1.00     0.00     0.33 &   191.99 r
  fifo0/U540/o1 (d04non02yn0d0)                                                       6.84     1.00              6.64 &   198.62 f
  fifo0/n3400 (net)                                           4     3.68 
  fifo0/U581/a (d04nob02yd0f5)                                              -0.10     6.94     1.00    -0.01     0.56 &   199.19 f
  fifo0/U581/out (d04nob02yd0f5)                                                     12.10     1.00             12.24 &   211.43 f
  fifo0/N115 (net)                                            5    18.12 
  fifo0/clk_gate_data_mem_reg_18__1_latch/en (d04cgc01nd0i0)                 0.00    29.53     1.00     0.00     7.05 &   218.48 f
  data arrival time                                                                                                       218.48

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.49     131.49
  clock reconvergence pessimism                                                                                  0.00     131.49
  clock uncertainty                                                                                             50.00     181.49
  fifo0/clk_gate_data_mem_reg_18__1_latch/clk (d04cgc01nd0i0)                                                             181.49 r
  clock gating hold time                                                                       1.00            -12.45     169.04
  data required time                                                                                                      169.04
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.04
  data arrival time                                                                                                      -218.48
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.43


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_8__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                     9     6.93 
  fifo0/U297/b (d04non02yd0d0)                                             -0.37    20.42     1.00    -0.04     3.34 &   180.45 f
  fifo0/U297/o1 (d04non02yd0d0)                                                     10.61     1.00             12.45 &   192.90 r
  fifo0/n3500 (net)                                          3     2.45 
  fifo0/U590/a (d04nob02yn0f0)                                              0.00    10.63     1.00     0.00     0.33 &   193.22 r
  fifo0/U590/out (d04nob02yn0f0)                                                    16.77     1.00             13.44 &   206.66 r
  fifo0/N125 (net)                                           5     9.04 
  fifo0/clk_gate_data_mem_reg_8__2_latch/en (d04cgc01nd0h0)                -0.34    21.46     1.00    -0.04     8.48 &   215.14 r
  data arrival time                                                                                                      215.14

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.03     126.03
  clock reconvergence pessimism                                                                                 0.00     126.03
  clock uncertainty                                                                                            50.00     176.03
  fifo0/clk_gate_data_mem_reg_8__2_latch/clk (d04cgc01nd0h0)                                                             176.03 r
  clock gating hold time                                                                      1.00            -10.44     165.58
  data required time                                                                                                     165.58
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     165.58
  data arrival time                                                                                                     -215.14
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             49.56


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_29__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                                0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                       26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                           4     8.43 
  fifo1/U26/b (d04non02yd0f7)                                                0.00    26.80     1.00     0.00     2.34 &   196.91 f
  fifo1/U26/o1 (d04non02yd0f7)                                                       25.08     1.00             12.47 &   209.38 r
  fifo1/N104 (net)                                            5    22.33 
  fifo1/clk_gate_data_mem_reg_29__1_latch/en (d04cgc01nd0h0)                -0.67    42.40     1.00    -0.07    16.56 &   225.94 r
  data arrival time                                                                                                       225.94

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             139.33     139.33
  clock reconvergence pessimism                                                                                  0.00     139.33
  clock uncertainty                                                                                             50.00     189.33
  fifo1/clk_gate_data_mem_reg_29__1_latch/clk (d04cgc01nd0h0)                                                             189.33 r
  clock gating hold time                                                                       1.00            -12.95     176.37
  data required time                                                                                                      176.37
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      176.37
  data arrival time                                                                                                      -225.94
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.57


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/post_place578/a (d04non02yd0h5)                                      0.00    14.76     1.00     0.00     2.85 &   201.62 r
  fifo2/post_place578/o1 (d04non02yd0h5)                                              7.31     1.00              4.66 &   206.27 f
  fifo2/n5516 (net)                                           5    12.72 
  fifo2/clk_gate_data_mem_reg_15__5_latch/en (d04cgc01nd0h0)                -1.66    26.65     1.00    -0.19    14.55 &   220.83 f
  data arrival time                                                                                                       220.83

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.08     133.08
  clock reconvergence pessimism                                                                                  0.00     133.08
  clock uncertainty                                                                                             50.00     183.08
  fifo2/clk_gate_data_mem_reg_15__5_latch/clk (d04cgc01nd0h0)                                                             183.08 r
  clock gating hold time                                                                       1.00            -11.91     171.17
  data required time                                                                                                      171.17
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.17
  data arrival time                                                                                                      -220.83
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.65


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                         21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                           23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                    9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                           -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                   24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                          4     5.10 
  fifo2/U1913/a (d04nob02yd0i0)                                            0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1913/out (d04nob02yd0i0)                                                  20.50     1.00             15.28 &   209.14 r
  fifo2/N190 (net)                                          9    23.44 
  fifo2/clk_gate_data_mem_reg_20__latch/en (d04cgc01nd0h0)                 0.00    33.15     1.00     0.00    17.10 &   226.24 r
  data arrival time                                                                                                     226.24

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           138.49     138.49
  clock reconvergence pessimism                                                                                0.00     138.49
  clock uncertainty                                                                                           50.00     188.49
  fifo2/clk_gate_data_mem_reg_20__latch/clk (d04cgc01nd0h0)                                                             188.49 r
  clock gating hold time                                                                     1.00            -11.94     176.55
  data required time                                                                                                    176.55
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    176.55
  data arrival time                                                                                                    -226.24
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            49.68


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_21__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                                0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                       26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                           4     8.43 
  fifo1/U605/b (d04non02yd0f0)                                               0.00    26.86     1.00     0.00     2.60 &   197.16 f
  fifo1/U605/o1 (d04non02yd0f0)                                                      23.55     1.00             14.02 &   211.18 r
  fifo1/N112 (net)                                            5    14.13 
  fifo1/clk_gate_data_mem_reg_21__3_latch/en (d04cgc01nd0i0)                -3.95    37.66     1.00    -1.47    16.37 &   227.56 r
  data arrival time                                                                                                       227.56

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             140.00     140.00
  clock reconvergence pessimism                                                                                  0.00     140.00
  clock uncertainty                                                                                             50.00     190.00
  fifo1/clk_gate_data_mem_reg_21__3_latch/clk (d04cgc01nd0i0)                                                             190.00 r
  clock gating hold time                                                                       1.00            -12.22     177.79
  data required time                                                                                                      177.79
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      177.79
  data arrival time                                                                                                      -227.56
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.77


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_24__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/post_place375/a (d04non02yd0f7)                                      0.00    13.74     1.00     0.00     5.54 &   203.18 r
  fifo0/post_place375/o1 (d04non02yd0f7)                                              8.59     1.00              6.87 &   210.05 f
  fifo0/n2904 (net)                                           5     8.96 
  fifo0/clk_gate_data_mem_reg_24__0_latch/en (d04cgc01nd0c0)                -0.15    11.25     1.00    -0.02     4.05 &   214.10 f
  data arrival time                                                                                                       214.10

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             122.85     122.85
  clock reconvergence pessimism                                                                                  0.00     122.85
  clock uncertainty                                                                                             50.00     172.85
  fifo0/clk_gate_data_mem_reg_24__0_latch/clk (d04cgc01nd0c0)                                                             172.85 r
  clock gating hold time                                                                       1.00             -8.54     164.31
  data required time                                                                                                      164.31
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      164.31
  data arrival time                                                                                                      -214.10
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.79


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1936/out (d04nab02yd0g0)                                                    12.35     1.00             17.18 &   185.17 f
  fifo2/n3489 (net)                                           5     9.80 
  fifo2/place996/b (d04non02yn0f0)                                           0.00    14.68     1.00     0.00     2.50 &   187.67 f
  fifo2/place996/o1 (d04non02yn0f0)                                                   9.36     1.00              7.13 &   194.80 r
  fifo2/n4147 (net)                                           1     3.37 
  fifo2/place1267/a (d04bfn00yduk0)                                          0.00    11.32     1.00     0.00     2.45 &   197.25 r
  fifo2/place1267/o (d04bfn00yduk0)                                                   5.20     1.00              9.36 &   206.61 r
  fifo2/n4623 (net)                                           9    19.48 
  fifo2/clk_gate_data_mem_reg_11__6_latch/en (d04cgc01nd0h0)                 0.00    35.11     1.00     0.00    20.76 &   227.37 r
  data arrival time                                                                                                       227.37

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             139.71     139.71
  clock reconvergence pessimism                                                                                  0.00     139.71
  clock uncertainty                                                                                             50.00     189.71
  fifo2/clk_gate_data_mem_reg_11__6_latch/clk (d04cgc01nd0h0)                                                             189.71 r
  clock gating hold time                                                                       1.00            -12.15     177.56
  data required time                                                                                                      177.56
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      177.56
  data arrival time                                                                                                      -227.37
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.81


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1913/a (d04nob02yd0i0)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1913/out (d04nob02yd0i0)                                                    20.50     1.00             15.28 &   209.14 r
  fifo2/N190 (net)                                            9    23.44 
  fifo2/clk_gate_data_mem_reg_20__5_latch/en (d04cgc01nd0h0)                 0.00    34.59     1.00     0.00    14.12 &   223.26 r
  data arrival time                                                                                                       223.26

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.31     135.31
  clock reconvergence pessimism                                                                                  0.00     135.31
  clock uncertainty                                                                                             50.00     185.31
  fifo2/clk_gate_data_mem_reg_20__5_latch/clk (d04cgc01nd0h0)                                                             185.31 r
  clock gating hold time                                                                       1.00            -11.87     173.44
  data required time                                                                                                      173.44
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.44
  data arrival time                                                                                                      -223.26
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.81


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1107/a (d04nab02yn0f0)                                             0.00    12.14     1.00     0.00     5.82 &   186.69 r
  fifo2/U1107/out (d04nab02yn0f0)                                                    6.28     1.00              9.72 &   196.42 r
  fifo2/n3785 (net)                                          1     5.29 
  fifo2/place921/a (d04inn00ynuh5)                                          0.00    11.57     1.00     0.00     4.37 &   200.79 r
  fifo2/place921/o1 (d04inn00ynuh5)                                                  5.91     1.00              3.81 &   204.59 f
  fifo2/n4033 (net)                                          9    16.79 
  fifo2/clk_gate_data_mem_reg_3__0_latch/en (d04cgc01nd0h0)                -1.74    29.63     1.00    -0.20    15.96 &   220.55 f
  data arrival time                                                                                                      220.55

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            132.79     132.79
  clock reconvergence pessimism                                                                                 0.00     132.79
  clock uncertainty                                                                                            50.00     182.79
  fifo2/clk_gate_data_mem_reg_3__0_latch/clk (d04cgc01nd0h0)                                                             182.79 r
  clock gating hold time                                                                      1.00            -12.08     170.71
  data required time                                                                                                     170.71
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.71
  data arrival time                                                                                                     -220.55
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             49.85


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/post_place578/a (d04non02yd0h5)                                      0.00    14.76     1.00     0.00     2.85 &   201.62 r
  fifo2/post_place578/o1 (d04non02yd0h5)                                              7.31     1.00              4.66 &   206.27 f
  fifo2/n5516 (net)                                           5    12.72 
  fifo2/clk_gate_data_mem_reg_15__2_latch/en (d04cgc01nd0h0)                -1.67    26.74     1.00    -0.19    15.47 &   221.74 f
  data arrival time                                                                                                       221.74

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.96     133.96
  clock reconvergence pessimism                                                                                  0.00     133.96
  clock uncertainty                                                                                             50.00     183.96
  fifo2/clk_gate_data_mem_reg_15__2_latch/clk (d04cgc01nd0h0)                                                             183.96 r
  clock gating hold time                                                                       1.00            -12.19     171.76
  data required time                                                                                                      171.76
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.76
  data arrival time                                                                                                      -221.74
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              49.98


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_26__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                         23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                           14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                    6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                    0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                             5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                         1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                         0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                         8    11.88 
  fifo0/U542/a (d04non02yn0d5)                                             0.00    11.99     1.00     0.00     1.88 &   199.52 r
  fifo0/U542/o1 (d04non02yn0d5)                                                    16.99     1.00              9.07 &   208.59 f
  fifo0/N107 (net)                                          5    14.26 
  fifo0/clk_gate_data_mem_reg_26__latch/en (d04cgc01nd0i0)                -0.40    26.08     1.00    -0.05     8.13 &   216.72 f
  data arrival time                                                                                                     216.72

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           128.69     128.69
  clock reconvergence pessimism                                                                                0.00     128.69
  clock uncertainty                                                                                           50.00     178.69
  fifo0/clk_gate_data_mem_reg_26__latch/clk (d04cgc01nd0i0)                                                             178.69 r
  clock gating hold time                                                                     1.00            -11.99     166.70
  data required time                                                                                                    166.70
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    166.70
  data arrival time                                                                                                    -216.72
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            50.02


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_15__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                    5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                               0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                       9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                         4     2.76 
  fifo0/U9/a (d04nab02yd0d3)                                               0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U9/out (d04nab02yd0d3)                                                     16.77     1.00             13.00 &   197.68 r
  fifo0/n1904 (net)                                         4     8.38 
  fifo0/U365/b (d04non02yd0f7)                                             0.00    23.22     1.00     0.00     6.57 &   204.26 r
  fifo0/U365/o1 (d04non02yd0f7)                                                     9.84     1.00              8.28 &   212.53 f
  fifo0/N118 (net)                                          5    15.73 
  fifo0/clk_gate_data_mem_reg_15__latch/en (d04cgc01nd0h0)                 0.00    21.80     1.00     0.00     6.78 &   219.31 f
  data arrival time                                                                                                     219.31

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           130.57     130.57
  clock reconvergence pessimism                                                                                0.00     130.57
  clock uncertainty                                                                                           50.00     180.57
  fifo0/clk_gate_data_mem_reg_15__latch/clk (d04cgc01nd0h0)                                                             180.57 r
  clock gating hold time                                                                     1.00            -11.38     169.19
  data required time                                                                                                    169.19
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    169.19
  data arrival time                                                                                                    -219.31
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            50.12


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_20__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                           16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                    9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                            -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                    11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                         4     3.22 
  fifo1/U593/a (d04nob02yn0b5)                                             0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U593/out (d04nob02yn0b5)                                                    6.66     1.00              9.68 &   200.90 r
  fifo1/N113 (net)                                          1     1.08 
  fifo1/route650/a (d04bfn00yd0i0)                                         0.00     6.66     1.00     0.00     0.07 &   200.97 r
  fifo1/route650/o (d04bfn00yd0i0)                                                 11.48     1.00             11.52 &   212.49 r
  fifo1/n6853 (net)                                         5    21.06 
  fifo1/clk_gate_data_mem_reg_20__latch/en (d04cgc01nd0i0)                -1.90    21.19     1.00    -0.27     8.65 &   221.14 r
  data arrival time                                                                                                     221.14

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           131.58     131.58
  clock reconvergence pessimism                                                                                0.00     131.58
  clock uncertainty                                                                                           50.00     181.58
  fifo1/clk_gate_data_mem_reg_20__latch/clk (d04cgc01nd0i0)                                                             181.58 r
  clock gating hold time                                                                     1.00            -10.61     170.97
  data required time                                                                                                    170.97
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    170.97
  data arrival time                                                                                                    -221.14
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            50.17


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_28__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                              -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                      11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                           4     3.22 
  fifo1/U298/a (d04inn00yn0b3)                                               0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U298/o1 (d04inn00yn0b3)                                                       9.53     1.00              8.01 &   199.23 f
  fifo1/n13 (net)                                             1     3.31 
  fifo1/U299/b (d04non02yd0h5)                                               0.00     9.60     1.00     0.00     0.56 &   199.79 f
  fifo1/U299/o1 (d04non02yd0h5)                                                      14.34     1.00              7.78 &   207.57 r
  fifo1/N105 (net)                                            5    15.27 
  fifo1/clk_gate_data_mem_reg_28__3_latch/en (d04cgc01nd0b0)                -1.05    22.62     1.00    -0.12    11.29 &   218.87 r
  data arrival time                                                                                                       218.87

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.20     130.20
  clock reconvergence pessimism                                                                                  0.00     130.20
  clock uncertainty                                                                                             50.00     180.20
  fifo1/clk_gate_data_mem_reg_28__3_latch/clk (d04cgc01nd0b0)                                                             180.20 r
  clock gating hold time                                                                       1.00            -11.54     168.67
  data required time                                                                                                      168.67
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.67
  data arrival time                                                                                                      -218.87
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              50.20


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_7__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                     6     3.86 
  fifo1/U578/a (d04orn02wn0b0)                                              0.00    12.02     1.00     0.00     0.84 &   175.28 f
  fifo1/U578/o (d04orn02wn0b0)                                                       6.09     1.00             19.32 &   194.61 f
  fifo1/n3100 (net)                                          1     1.13 
  fifo1/U579/a (d04nab02yd0f5)                                              0.00     6.11     1.00     0.00     0.23 &   194.84 f
  fifo1/U579/out (d04nab02yd0f5)                                                    12.10     1.00             14.09 &   208.92 f
  fifo1/n3700 (net)                                          3     7.85 
  fifo1/U589/b (d04nob02yn0f0)                                              0.00    13.87     1.00     0.00     2.62 &   211.54 f
  fifo1/U589/out (d04nob02yn0f0)                                                    15.80     1.00             12.49 &   224.03 r
  fifo1/N126 (net)                                           5     8.48 
  fifo1/clk_gate_data_mem_reg_7__3_latch/en (d04cgc01nd0h0)                -0.21    16.09     1.00    -0.02     2.23 &   226.26 r
  data arrival time                                                                                                      226.26

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            136.22     136.22
  clock reconvergence pessimism                                                                                 0.00     136.22
  clock uncertainty                                                                                            50.00     186.22
  fifo1/clk_gate_data_mem_reg_7__3_latch/clk (d04cgc01nd0h0)                                                             186.22 r
  clock gating hold time                                                                      1.00            -10.23     175.98
  data required time                                                                                                     175.98
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.98
  data arrival time                                                                                                     -226.26
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             50.28


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/post_place578/a (d04non02yd0h5)                                      0.00    14.76     1.00     0.00     2.85 &   201.62 r
  fifo2/post_place578/o1 (d04non02yd0h5)                                              7.31     1.00              4.66 &   206.27 f
  fifo2/n5516 (net)                                           5    12.72 
  fifo2/clk_gate_data_mem_reg_15__4_latch/en (d04cgc01nd0h0)                -1.67    26.74     1.00    -0.19    15.07 &   221.35 f
  data arrival time                                                                                                       221.35

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.37     133.37
  clock reconvergence pessimism                                                                                  0.00     133.37
  clock uncertainty                                                                                             50.00     183.37
  fifo2/clk_gate_data_mem_reg_15__4_latch/clk (d04cgc01nd0h0)                                                             183.37 r
  clock gating hold time                                                                       1.00            -12.30     171.07
  data required time                                                                                                      171.07
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.07
  data arrival time                                                                                                      -221.35
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              50.28


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1913/a (d04nob02yd0i0)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1913/out (d04nob02yd0i0)                                                    20.50     1.00             15.28 &   209.14 r
  fifo2/N190 (net)                                            9    23.44 
  fifo2/clk_gate_data_mem_reg_20__1_latch/en (d04cgc01nd0h0)                 0.00    34.75     1.00     0.00    15.38 &   224.52 r
  data arrival time                                                                                                       224.52

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.14     136.14
  clock reconvergence pessimism                                                                                  0.00     136.14
  clock uncertainty                                                                                             50.00     186.14
  fifo2/clk_gate_data_mem_reg_20__1_latch/clk (d04cgc01nd0h0)                                                             186.14 r
  clock gating hold time                                                                       1.00            -11.92     174.22
  data required time                                                                                                      174.22
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.22
  data arrival time                                                                                                      -224.52
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              50.30


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_19__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                      5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                               0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                     20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                           5     8.70 
  fifo0/U598/a (d04non02yd0f0)                                              -0.20    21.08     1.00    -0.11     2.33 &   200.45 r
  fifo0/U598/o1 (d04non02yd0f0)                                                      16.24     1.00              9.46 &   209.91 f
  fifo0/N114 (net)                                            5    13.45 
  fifo0/clk_gate_data_mem_reg_19__1_latch/en (d04cgc01nd0i0)                -1.14    22.41     1.00    -0.13     8.55 &   218.47 f
  data arrival time                                                                                                       218.47

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.52     129.52
  clock reconvergence pessimism                                                                                  0.00     129.52
  clock uncertainty                                                                                             50.00     179.52
  fifo0/clk_gate_data_mem_reg_19__1_latch/clk (d04cgc01nd0i0)                                                             179.52 r
  clock gating hold time                                                                       1.00            -11.36     168.16
  data required time                                                                                                      168.16
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.16
  data arrival time                                                                                                      -218.47
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              50.31


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_12__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                              -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                      11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                           4     3.22 
  fifo1/U581/a (d04nob02yn0d0)                                               0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U581/out (d04nob02yn0d0)                                                     15.94     1.00             14.83 &   206.05 r
  fifo1/N121 (net)                                            2     4.42 
  fifo1/route645/a (d04bfn00ynud5)                                           0.00    17.38     1.00     0.00     2.69 &   208.74 r
  fifo1/route645/o (d04bfn00ynud5)                                                    6.70     1.00              9.60 &   218.35 r
  fifo1/n6847 (net)                                           2     5.22 
  fifo1/clk_gate_data_mem_reg_12__3_latch/en (d04cgc01nd0h0)                -0.61     9.89     1.00    -0.08     4.73 &   223.08 r
  data arrival time                                                                                                       223.08

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.04     132.04
  clock reconvergence pessimism                                                                                  0.00     132.04
  clock uncertainty                                                                                             50.00     182.04
  fifo1/clk_gate_data_mem_reg_12__3_latch/clk (d04cgc01nd0h0)                                                             182.04 r
  clock gating hold time                                                                       1.00             -9.39     172.65
  data required time                                                                                                      172.65
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.65
  data arrival time                                                                                                      -223.08
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              50.43


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_17__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                 0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                         9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                           4     2.76 
  fifo0/U24/a (d04nan02yn0b6)                                                0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U24/o1 (d04nan02yn0b6)                                                       30.78     1.00             19.81 &   204.49 f
  fifo0/n4000 (net)                                           4    10.03 
  fifo0/U603/b (d04non02yn0f0)                                               0.00    31.57     1.00     0.00     3.27 &   207.76 f
  fifo0/U603/o1 (d04non02yn0f0)                                                      14.40     1.00             11.85 &   219.62 r
  fifo0/N116 (net)                                            4     6.64 
  fifo0/clk_gate_data_mem_reg_17__1_latch/en (d04cgc01nd0i0)                 0.00    15.58     1.00     0.00     2.23 &   221.84 r
  data arrival time                                                                                                       221.84

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.47     131.47
  clock reconvergence pessimism                                                                                  0.00     131.47
  clock uncertainty                                                                                             50.00     181.47
  fifo0/clk_gate_data_mem_reg_17__1_latch/clk (d04cgc01nd0i0)                                                             181.47 r
  clock gating hold time                                                                       1.00            -10.06     171.41
  data required time                                                                                                      171.41
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.41
  data arrival time                                                                                                      -221.84
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              50.44


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_19__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                      5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                               0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                     20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                           5     8.70 
  fifo0/U598/a (d04non02yd0f0)                                              -0.20    21.08     1.00    -0.11     2.33 &   200.45 r
  fifo0/U598/o1 (d04non02yd0f0)                                                      16.24     1.00              9.46 &   209.91 f
  fifo0/N114 (net)                                            5    13.45 
  fifo0/clk_gate_data_mem_reg_19__0_latch/en (d04cgc01nd0g0)                -1.17    22.90     1.00    -0.14     9.51 &   219.42 f
  data arrival time                                                                                                       219.42

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.88     129.88
  clock reconvergence pessimism                                                                                  0.00     129.88
  clock uncertainty                                                                                             50.00     179.88
  fifo0/clk_gate_data_mem_reg_19__0_latch/clk (d04cgc01nd0g0)                                                             179.88 r
  clock gating hold time                                                                       1.00            -10.92     168.96
  data required time                                                                                                      168.96
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.96
  data arrival time                                                                                                      -219.42
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              50.46


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/post_place568/a (d04non02yd0h5)                                      0.00    14.77     1.00     0.00     2.95 &   201.72 r
  fifo2/post_place568/o1 (d04non02yd0h5)                                              9.93     1.00              6.11 &   207.83 f
  fifo2/n5507 (net)                                           4    16.10 
  fifo2/clk_gate_data_mem_reg_15__3_latch/en (d04cgc01nd0h0)                 0.00    19.69     1.00     0.00    10.40 &   218.23 f
  data arrival time                                                                                                       218.23

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.82     128.82
  clock reconvergence pessimism                                                                                  0.00     128.82
  clock uncertainty                                                                                             50.00     178.82
  fifo2/clk_gate_data_mem_reg_15__3_latch/clk (d04cgc01nd0h0)                                                             178.82 r
  clock gating hold time                                                                       1.00            -11.08     167.73
  data required time                                                                                                      167.73
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.73
  data arrival time                                                                                                      -218.23
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              50.49


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_2__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                        21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                          10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                   6     4.91 
  fifo1/U293/b (d04orn02wn0b0)                                            0.00    11.43     1.00     0.00     1.07 &   178.05 r
  fifo1/U293/o (d04orn02wn0b0)                                                    11.14     1.00             18.37 &   196.42 r
  fifo1/n2600 (net)                                        2     1.38 
  fifo1/U540/a (d04non02yn0b7)                                            0.00    11.14     1.00     0.00     0.13 &   196.55 r
  fifo1/U540/o1 (d04non02yn0b7)                                                    9.71     1.00              8.93 &   205.48 f
  fifo1/n3400 (net)                                        3     3.26 
  fifo1/U591/a (d04nob02yd0g0)                                            0.00     9.76     1.00     0.00     0.48 &   205.96 f
  fifo1/U591/out (d04nob02yd0g0)                                                  10.00     1.00             14.28 &   220.24 f
  fifo1/N131 (net)                                         5    20.06 
  fifo1/clk_gate_data_mem_reg_2__latch/en (d04cgc01nd0e0)                -1.31    15.33     1.00    -0.16     2.54 &   222.79 f
  data arrival time                                                                                                    222.79

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          131.79     131.79
  clock reconvergence pessimism                                                                               0.00     131.79
  clock uncertainty                                                                                          50.00     181.79
  fifo1/clk_gate_data_mem_reg_2__latch/clk (d04cgc01nd0e0)                                                             181.79 r
  clock gating hold time                                                                    1.00             -9.53     172.25
  data required time                                                                                                   172.25
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   172.25
  data arrival time                                                                                                   -222.79
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           50.53


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/place1242/b (d04non02yn0d5)                                          0.00    10.33     1.00     0.00     4.01 &   196.96 r
  fifo2/place1242/o1 (d04non02yn0d5)                                                  9.85     1.00              7.96 &   204.93 f
  fifo2/N206 (net)                                            3     6.55 
  fifo2/route21/a (d04bfn00ynud5)                                            0.00    11.08     1.00     0.00     1.11 &   206.04 f
  fifo2/route21/o (d04bfn00ynud5)                                                     9.64     1.00             10.37 &   216.41 f
  fifo2/n12581 (net)                                          5    11.89 
  fifo2/clk_gate_data_mem_reg_12__1_latch/en (d04cgc01nd0h0)                -1.89    23.57     1.00    -0.44     8.80 &   225.20 f
  data arrival time                                                                                                       225.20

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.62     136.62
  clock reconvergence pessimism                                                                                  0.00     136.62
  clock uncertainty                                                                                             50.00     186.62
  fifo2/clk_gate_data_mem_reg_12__1_latch/clk (d04cgc01nd0h0)                                                             186.62 r
  clock gating hold time                                                                       1.00            -11.99     174.63
  data required time                                                                                                      174.63
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.63
  data arrival time                                                                                                      -225.20
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              50.57


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1913/a (d04nob02yd0i0)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1913/out (d04nob02yd0i0)                                                    20.50     1.00             15.28 &   209.14 r
  fifo2/N190 (net)                                            9    23.44 
  fifo2/clk_gate_data_mem_reg_20__7_latch/en (d04cgc01nd0h0)                 0.00    34.64     1.00     0.00    15.63 &   224.76 r
  data arrival time                                                                                                       224.76

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.01     136.01
  clock reconvergence pessimism                                                                                  0.00     136.01
  clock uncertainty                                                                                             50.00     186.01
  fifo2/clk_gate_data_mem_reg_20__7_latch/clk (d04cgc01nd0h0)                                                             186.01 r
  clock gating hold time                                                                       1.00            -11.91     174.10
  data required time                                                                                                      174.10
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.10
  data arrival time                                                                                                      -224.76
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              50.66


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_26__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                           11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                    6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                               0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                      13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                            2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                    -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                             11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                         4    10.20 
  fifo1/U119/a (d04non02yd0h5)                                             0.00    12.89     1.00     0.00     3.69 &   208.71 r
  fifo1/U119/o1 (d04non02yd0h5)                                                     8.28     1.00              5.66 &   214.37 f
  fifo1/N107 (net)                                          5    12.93 
  fifo1/clk_gate_data_mem_reg_26__latch/en (d04cgc01nd0h0)                -0.31    19.49     1.00    -0.04    10.55 &   224.93 f
  data arrival time                                                                                                     224.93

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           135.49     135.49
  clock reconvergence pessimism                                                                                0.00     135.49
  clock uncertainty                                                                                           50.00     185.49
  fifo1/clk_gate_data_mem_reg_26__latch/clk (d04cgc01nd0h0)                                                             185.49 r
  clock gating hold time                                                                     1.00            -11.23     174.26
  data required time                                                                                                    174.26
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    174.26
  data arrival time                                                                                                    -224.93
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            50.67


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_3__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            21.86     1.00             26.78 &   178.74 r
  fifo0/addr_wr[2] (net)                                     5     3.71 
  fifo0/U223/a (d04nab02yn0c0)                                              0.00    21.88     1.00     0.00     0.46 &   179.20 r
  fifo0/U223/out (d04nab02yn0c0)                                                    20.25     1.00             18.92 &   198.12 r
  fifo0/n1906 (net)                                          5     8.70 
  fifo0/U602/a (d04non02yn0f5)                                             -0.20    21.26     1.00    -0.11     3.35 &   201.47 r
  fifo0/U602/o1 (d04non02yn0f5)                                                     11.97     1.00              8.67 &   210.14 f
  fifo0/N130 (net)                                           5    10.07 
  fifo0/clk_gate_data_mem_reg_3__0_latch/en (d04cgc01nd0c0)                -0.71    14.56     1.00    -0.09     4.44 &   214.58 f
  data arrival time                                                                                                      214.58

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            122.79     122.79
  clock reconvergence pessimism                                                                                 0.00     122.79
  clock uncertainty                                                                                            50.00     172.79
  fifo0/clk_gate_data_mem_reg_3__0_latch/clk (d04cgc01nd0c0)                                                             172.79 r
  clock gating hold time                                                                      1.00             -8.93     163.85
  data required time                                                                                                     163.85
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     163.85
  data arrival time                                                                                                     -214.58
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             50.73


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place1237/a (d04bfn00ynud5)                                          0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place1237/o (d04bfn00ynud5)                                                   8.19     1.00              8.01 &   204.81 r
  fifo2/n4595 (net)                                           2     7.25 
  fifo2/place746/b (d04non02yd0h5)                                           0.00    16.37     1.00     0.00     7.75 &   212.55 r
  fifo2/place746/o1 (d04non02yd0h5)                                                  10.09     1.00              8.00 &   220.55 f
  fifo2/n4338 (net)                                           9    20.38 
  fifo2/clk_gate_data_mem_reg_22__0_latch/en (d04cgc01nd0h0)                -0.27    19.81     1.00    -0.03     6.45 &   227.00 f
  data arrival time                                                                                                       227.00

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.37     137.37
  clock reconvergence pessimism                                                                                  0.00     137.37
  clock uncertainty                                                                                             50.00     187.37
  fifo2/clk_gate_data_mem_reg_22__0_latch/clk (d04cgc01nd0h0)                                                             187.37 r
  clock gating hold time                                                                       1.00            -11.12     176.25
  data required time                                                                                                      176.25
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      176.25
  data arrival time                                                                                                      -227.00
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              50.76


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_2__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U196/b (d04non02yd0f0)                                              0.00    14.96     1.00     0.00     3.27 &   206.74 r
  fifo0/U196/o1 (d04non02yd0f0)                                                     12.89     1.00              9.35 &   216.09 f
  fifo0/N131 (net)                                           5    14.62 
  fifo0/clk_gate_data_mem_reg_2__3_latch/en (d04cgc01nd0h0)                -0.27    16.41     1.00    -0.03     3.54 &   219.63 f
  data arrival time                                                                                                      219.63

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            129.74     129.74
  clock reconvergence pessimism                                                                                 0.00     129.74
  clock uncertainty                                                                                            50.00     179.74
  fifo0/clk_gate_data_mem_reg_2__3_latch/clk (d04cgc01nd0h0)                                                             179.74 r
  clock gating hold time                                                                      1.00            -10.97     168.77
  data required time                                                                                                     168.77
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.77
  data arrival time                                                                                                     -219.63
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             50.86


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_16__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U297/b (d04non02yd0d0)                                              -0.37    20.42     1.00    -0.04     3.34 &   180.45 f
  fifo0/U297/o1 (d04non02yd0d0)                                                      10.61     1.00             12.45 &   192.90 r
  fifo0/n3500 (net)                                           3     2.45 
  fifo0/U594/a (d04nob02yn0d0)                                               0.00    10.63     1.00     0.00     0.33 &   193.22 r
  fifo0/U594/out (d04nob02yn0d0)                                                      9.38     1.00             12.74 &   205.97 r
  fifo0/N117 (net)                                            2     2.70 
  fifo0/route25/a (d04bfn00ynud5)                                           -0.15     9.47     1.00    -0.02     0.63 &   206.60 r
  fifo0/route25/o (d04bfn00ynud5)                                                     7.21     1.00              8.38 &   214.98 r
  fifo0/n6514 (net)                                           2     6.22 
  fifo0/clk_gate_data_mem_reg_16__1_latch/en (d04cgc01nd0g0)                 0.00     8.30     1.00     0.00     0.54 &   215.52 r
  data arrival time                                                                                                       215.52

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             123.06     123.06
  clock reconvergence pessimism                                                                                  0.00     123.06
  clock uncertainty                                                                                             50.00     173.06
  fifo0/clk_gate_data_mem_reg_16__1_latch/clk (d04cgc01nd0g0)                                                             173.06 r
  clock gating hold time                                                                       1.00             -8.55     164.51
  data required time                                                                                                      164.51
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      164.51
  data arrival time                                                                                                      -215.52
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              51.01


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_2__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                     6     4.91 
  fifo1/U293/b (d04orn02wn0b0)                                              0.00    11.43     1.00     0.00     1.07 &   178.05 r
  fifo1/U293/o (d04orn02wn0b0)                                                      11.14     1.00             18.37 &   196.42 r
  fifo1/n2600 (net)                                          2     1.38 
  fifo1/U540/a (d04non02yn0b7)                                              0.00    11.14     1.00     0.00     0.13 &   196.55 r
  fifo1/U540/o1 (d04non02yn0b7)                                                      9.71     1.00              8.93 &   205.48 f
  fifo1/n3400 (net)                                          3     3.26 
  fifo1/U591/a (d04nob02yd0g0)                                              0.00     9.76     1.00     0.00     0.48 &   205.96 f
  fifo1/U591/out (d04nob02yd0g0)                                                    10.00     1.00             14.28 &   220.24 f
  fifo1/N131 (net)                                           5    20.06 
  fifo1/clk_gate_data_mem_reg_2__3_latch/en (d04cgc01nd0h0)                -1.85    19.77     1.00    -0.34     6.40 &   226.65 f
  data arrival time                                                                                                      226.65

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            136.95     136.95
  clock reconvergence pessimism                                                                                 0.00     136.95
  clock uncertainty                                                                                            50.00     186.95
  fifo1/clk_gate_data_mem_reg_2__3_latch/clk (d04cgc01nd0h0)                                                             186.95 r
  clock gating hold time                                                                      1.00            -11.42     175.53
  data required time                                                                                                     175.53
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.53
  data arrival time                                                                                                     -226.65
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             51.12


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1931/b (d04nob02yn0d0)                                             0.00     8.06     1.00     0.00     1.55 &   184.40 r
  fifo2/U1931/out (d04nob02yn0d0)                                                    9.62     1.00              7.06 &   191.47 f
  fifo2/N226 (net)                                           1     4.24 
  fifo2/post_place605/a (d04bfn00yduk0)                                     0.00    14.28     1.00     0.00     4.77 &   196.24 f
  fifo2/post_place605/o (d04bfn00yduk0)                                              5.31     1.00             11.31 &   207.54 f
  fifo2/n5545 (net)                                          9    17.43 
  fifo2/clk_gate_data_mem_reg_2__3_latch/en (d04cgc01nd0i0)                 0.00    19.66     1.00     0.00    10.96 &   218.50 f
  data arrival time                                                                                                      218.50

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.37     128.37
  clock reconvergence pessimism                                                                                 0.00     128.37
  clock uncertainty                                                                                            50.00     178.37
  fifo2/clk_gate_data_mem_reg_2__3_latch/clk (d04cgc01nd0i0)                                                             178.37 r
  clock gating hold time                                                                      1.00            -11.02     167.34
  data required time                                                                                                     167.34
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     167.34
  data arrival time                                                                                                     -218.50
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             51.15


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1107/a (d04nab02yn0f0)                                             0.00    12.14     1.00     0.00     5.82 &   186.69 r
  fifo2/U1107/out (d04nab02yn0f0)                                                    6.28     1.00              9.72 &   196.42 r
  fifo2/n3785 (net)                                          1     5.29 
  fifo2/place921/a (d04inn00ynuh5)                                          0.00    11.57     1.00     0.00     4.37 &   200.79 r
  fifo2/place921/o1 (d04inn00ynuh5)                                                  5.91     1.00              3.81 &   204.59 f
  fifo2/n4033 (net)                                          9    16.79 
  fifo2/clk_gate_data_mem_reg_3__6_latch/en (d04cgc01nd0h0)                -1.78    30.01     1.00    -0.20    17.16 &   221.76 f
  data arrival time                                                                                                      221.76

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            132.75     132.75
  clock reconvergence pessimism                                                                                 0.00     132.75
  clock uncertainty                                                                                            50.00     182.75
  fifo2/clk_gate_data_mem_reg_3__6_latch/clk (d04cgc01nd0h0)                                                             182.75 r
  clock gating hold time                                                                      1.00            -12.17     170.58
  data required time                                                                                                     170.58
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.58
  data arrival time                                                                                                     -221.76
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             51.18


  Startpoint: fifo1/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_rd_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        154.09     154.09
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                                     21.39                       0.00     154.09 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                                        8.03     1.00             19.10 &   173.19 r
  fifo1/cnt_data[5] (net)                                3     1.92 
  fifo1/place530/a (d04orn02yn0b0)                                      0.00     8.05     1.00     0.00     0.31 &   173.50 r
  fifo1/place530/o (d04orn02yn0b0)                                              11.25     1.00             12.82 &   186.32 r
  fifo1/n2317 (net)                                      3     2.20 
  fifo1/place103/a (d04orn02wn0b5)                                      0.00    11.28     1.00     0.00     0.41 &   186.73 r
  fifo1/place103/o (d04orn02wn0b5)                                               8.11     1.00             16.96 &   203.69 r
  fifo1/n2130 (net)                                      1     2.26 
  fifo1/place112/a (d04ann02yd0k0)                                      0.00     8.26     1.00     0.00     0.78 &   204.46 r
  fifo1/place112/o (d04ann02yd0k0)                                               7.02     1.00             12.05 &   216.51 r
  fifo1/n2318 (net)                                      7    15.31 
  fifo1/clk_gate_data_rd_reg_0_latch/en (d04cgc01nd0g0)                 0.00    14.99     1.00     0.00     3.09 &   219.61 r
  data arrival time                                                                                                  219.61

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        127.71     127.71
  clock reconvergence pessimism                                                                             0.00     127.71
  clock uncertainty                                                                                        50.00     177.71
  fifo1/clk_gate_data_rd_reg_0_latch/clk (d04cgc01nd0g0)                                                             177.71 r
  clock gating hold time                                                                  1.00             -9.46     168.25
  data required time                                                                                                 168.25
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 168.25
  data arrival time                                                                                                 -219.61
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         51.36


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place1237/a (d04bfn00ynud5)                                          0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place1237/o (d04bfn00ynud5)                                                   8.19     1.00              8.01 &   204.81 r
  fifo2/n4595 (net)                                           2     7.25 
  fifo2/place746/b (d04non02yd0h5)                                           0.00    16.37     1.00     0.00     7.75 &   212.55 r
  fifo2/place746/o1 (d04non02yd0h5)                                                  10.09     1.00              8.00 &   220.55 f
  fifo2/n4338 (net)                                           9    20.38 
  fifo2/clk_gate_data_mem_reg_22__7_latch/en (d04cgc01nd0h0)                -0.29    20.77     1.00    -0.03     9.63 &   230.18 f
  data arrival time                                                                                                       230.18

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             140.35     140.35
  clock reconvergence pessimism                                                                                  0.00     140.35
  clock uncertainty                                                                                             50.00     190.35
  fifo2/clk_gate_data_mem_reg_22__7_latch/clk (d04cgc01nd0h0)                                                             190.35 r
  clock gating hold time                                                                       1.00            -11.58     178.77
  data required time                                                                                                      178.77
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      178.77
  data arrival time                                                                                                      -230.18
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              51.42


  Startpoint: fifo0/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_rd_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        150.83     150.83
  fifo0/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                     22.69                       0.00     150.83 r
  fifo0/cnt_data_reg_5_/o (d04fyj43yd0g0)                                        9.26     1.00             24.10 &   174.93 r
  fifo0/cnt_data[5] (net)                                4     4.25 
  fifo0/U221/a (d04non02wn0b3)                                          0.00     9.38     1.00     0.00     0.75 &   175.68 r
  fifo0/U221/o1 (d04non02wn0b3)                                                  5.62     1.00              7.68 &   183.36 f
  fifo0/n7 (net)                                         1     0.68 
  fifo0/place41/a (d04nan02yn0b6)                                       0.00     5.62     1.00     0.00     0.06 &   183.41 f
  fifo0/place41/o1 (d04nan02yn0b6)                                              12.28     1.00              8.57 &   191.98 r
  fifo0/n1970 (net)                                      1     3.33 
  fifo0/U470/a (d04ann02yd0k0)                                         -0.20    13.13     1.00    -0.02     3.45 &   195.43 r
  fifo0/U470/o (d04ann02yd0k0)                                                  10.13     1.00             13.13 &   208.56 r
  fifo0/n2127 (net)                                     12    22.55 
  fifo0/clk_gate_data_rd_reg_0_latch/en (d04cgc01nd0i0)                -0.44    26.71     1.00    -0.05    14.78 &   223.34 r
  data arrival time                                                                                                  223.34

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        133.23     133.23
  clock reconvergence pessimism                                                                             0.00     133.23
  clock uncertainty                                                                                        50.00     183.23
  fifo0/clk_gate_data_rd_reg_0_latch/clk (d04cgc01nd0i0)                                                             183.23 r
  clock gating hold time                                                                  1.00            -11.31     171.92
  data required time                                                                                                 171.92
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 171.92
  data arrival time                                                                                                 -223.34
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         51.42


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U1909/b (d04nob02yd0i0)                                              0.00    21.09     1.00     0.00     8.05 &   204.21 r
  fifo2/U1909/out (d04nob02yd0i0)                                                    11.93     1.00              8.15 &   212.36 f
  fifo2/N182 (net)                                            9    29.73 
  fifo2/clk_gate_data_mem_reg_24__5_latch/en (d04cgc01nd0h0)                 0.00    34.57     1.00     0.00    10.22 &   222.58 f
  data arrival time                                                                                                       222.58

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.13     134.13
  clock reconvergence pessimism                                                                                  0.00     134.13
  clock uncertainty                                                                                             50.00     184.13
  fifo2/clk_gate_data_mem_reg_24__5_latch/clk (d04cgc01nd0h0)                                                             184.13 r
  clock gating hold time                                                                       1.00            -13.06     171.07
  data required time                                                                                                      171.07
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.07
  data arrival time                                                                                                      -222.58
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              51.51


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_9__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                            12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                     6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                             -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                     18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                          1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                              0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                     15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                          8    13.36 
  fifo1/U370/b (d04non02yd0f0)                                              0.00    16.77     1.00     0.00     2.85 &   204.35 f
  fifo1/U370/o1 (d04non02yd0f0)                                                     25.37     1.00             13.92 &   218.28 r
  fifo1/N124 (net)                                           5    14.68 
  fifo1/clk_gate_data_mem_reg_9__2_latch/en (d04cgc01nd0h0)                -0.49    30.06     1.00    -0.05    10.88 &   229.16 r
  data arrival time                                                                                                      229.16

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            139.26     139.26
  clock reconvergence pessimism                                                                                 0.00     139.26
  clock uncertainty                                                                                            50.00     189.26
  fifo1/clk_gate_data_mem_reg_9__2_latch/clk (d04cgc01nd0h0)                                                             189.26 r
  clock gating hold time                                                                      1.00            -11.64     177.62
  data required time                                                                                                     177.62
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     177.62
  data arrival time                                                                                                     -229.16
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             51.54


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_16__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                         23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                           18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                    9     6.93 
  fifo0/U297/b (d04non02yd0d0)                                            -0.37    20.42     1.00    -0.04     3.34 &   180.45 f
  fifo0/U297/o1 (d04non02yd0d0)                                                    10.61     1.00             12.45 &   192.90 r
  fifo0/n3500 (net)                                         3     2.45 
  fifo0/U594/a (d04nob02yn0d0)                                             0.00    10.63     1.00     0.00     0.33 &   193.22 r
  fifo0/U594/out (d04nob02yn0d0)                                                    9.38     1.00             12.74 &   205.97 r
  fifo0/N117 (net)                                          2     2.70 
  fifo0/route25/a (d04bfn00ynud5)                                         -0.15     9.47     1.00    -0.02     0.63 &   206.60 r
  fifo0/route25/o (d04bfn00ynud5)                                                   7.21     1.00              8.38 &   214.98 r
  fifo0/n6514 (net)                                         2     6.22 
  fifo0/clk_gate_data_mem_reg_16__latch/en (d04cgc01nd0i0)                 0.00    14.14     1.00     0.00     7.98 &   222.96 r
  data arrival time                                                                                                     222.96

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           131.52     131.52
  clock reconvergence pessimism                                                                                0.00     131.52
  clock uncertainty                                                                                           50.00     181.52
  fifo0/clk_gate_data_mem_reg_16__latch/clk (d04cgc01nd0i0)                                                             181.52 r
  clock gating hold time                                                                     1.00            -10.10     171.42
  data required time                                                                                                    171.42
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    171.42
  data arrival time                                                                                                    -222.96
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            51.55


  Startpoint: fifo0/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_rd_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        150.83     150.83
  fifo0/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                     22.69                       0.00     150.83 r
  fifo0/cnt_data_reg_5_/o (d04fyj43yd0g0)                                        9.26     1.00             24.10 &   174.93 r
  fifo0/cnt_data[5] (net)                                4     4.25 
  fifo0/U221/a (d04non02wn0b3)                                          0.00     9.38     1.00     0.00     0.75 &   175.68 r
  fifo0/U221/o1 (d04non02wn0b3)                                                  5.62     1.00              7.68 &   183.36 f
  fifo0/n7 (net)                                         1     0.68 
  fifo0/place41/a (d04nan02yn0b6)                                       0.00     5.62     1.00     0.00     0.06 &   183.41 f
  fifo0/place41/o1 (d04nan02yn0b6)                                              12.28     1.00              8.57 &   191.98 r
  fifo0/n1970 (net)                                      1     3.33 
  fifo0/U470/a (d04ann02yd0k0)                                         -0.20    13.13     1.00    -0.02     3.45 &   195.43 r
  fifo0/U470/o (d04ann02yd0k0)                                                  10.13     1.00             13.13 &   208.56 r
  fifo0/n2127 (net)                                     12    22.55 
  fifo0/clk_gate_data_rd_reg_1_latch/en (d04cgc01nd0h0)                -0.44    26.72     1.00    -0.05    14.94 &   223.50 r
  data arrival time                                                                                                  223.50

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        133.24     133.24
  clock reconvergence pessimism                                                                             0.00     133.24
  clock uncertainty                                                                                        50.00     183.24
  fifo0/clk_gate_data_rd_reg_1_latch/clk (d04cgc01nd0h0)                                                             183.24 r
  clock gating hold time                                                                  1.00            -11.31     171.93
  data required time                                                                                                 171.93
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 171.93
  data arrival time                                                                                                 -223.50
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         51.57


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_16__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                              -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                      15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                           4     3.16 
  fifo1/U588/a (d04nob02yn0b5)                                               0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U588/out (d04nob02yn0b5)                                                      6.72     1.00             10.15 &   202.89 r
  fifo1/N117 (net)                                            1     1.14 
  fifo1/post_route7/a (d04bfn00ynud5)                                        0.00     6.74     1.00     0.00     0.25 &   203.14 r
  fifo1/post_route7/o (d04bfn00ynud5)                                                14.64     1.00             11.34 &   214.48 r
  fifo1/n20 (net)                                             5    12.31 
  fifo1/clk_gate_data_mem_reg_16__0_latch/en (d04cgc01nd0c0)                 0.00    16.79     1.00     0.00     4.48 &   218.96 r
  data arrival time                                                                                                       218.96

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             127.58     127.58
  clock reconvergence pessimism                                                                                  0.00     127.58
  clock uncertainty                                                                                             50.00     177.58
  fifo1/clk_gate_data_mem_reg_16__0_latch/clk (d04cgc01nd0c0)                                                             177.58 r
  clock gating hold time                                                                       1.00            -10.22     167.36
  data required time                                                                                                      167.36
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.36
  data arrival time                                                                                                      -218.96
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              51.60


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_2__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U196/b (d04non02yd0f0)                                              0.00    14.96     1.00     0.00     3.27 &   206.74 r
  fifo0/U196/o1 (d04non02yd0f0)                                                     12.89     1.00              9.35 &   216.09 f
  fifo0/N131 (net)                                           5    14.62 
  fifo0/clk_gate_data_mem_reg_2__1_latch/en (d04cgc01nd0j0)                -0.44    25.58     1.00    -0.05     6.09 &   222.17 f
  data arrival time                                                                                                      222.17

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.55     131.55
  clock reconvergence pessimism                                                                                 0.00     131.55
  clock uncertainty                                                                                            50.00     181.55
  fifo0/clk_gate_data_mem_reg_2__1_latch/clk (d04cgc01nd0j0)                                                             181.55 r
  clock gating hold time                                                                      1.00            -11.00     170.55
  data required time                                                                                                     170.55
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.55
  data arrival time                                                                                                     -222.17
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             51.62


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                        21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                          12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                   6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                   0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                           5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                        2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                        0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                         4    10.19 
  fifo2/U1197/a (d04nab02yn0f0)                                           0.00     6.06     1.00     0.00     0.23 &   181.10 r
  fifo2/U1197/out (d04nab02yn0f0)                                                  6.41     1.00              9.25 &   190.35 r
  fifo2/n3791 (net)                                        1     4.25 
  fifo2/U714/a (d04inn00ynuh5)                                            0.00     7.56     1.00     0.00     1.54 &   191.89 r
  fifo2/U714/o1 (d04inn00ynuh5)                                                    5.07     1.00              3.23 &   195.13 f
  fifo2/N220 (net)                                         9    23.65 
  fifo2/clk_gate_data_mem_reg_5__latch/en (d04cgc01nd0c0)                -0.47    33.63     1.00    -0.05    17.09 &   212.21 f
  data arrival time                                                                                                    212.21

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          121.30     121.30
  clock reconvergence pessimism                                                                               0.00     121.30
  clock uncertainty                                                                                          50.00     171.30
  fifo2/clk_gate_data_mem_reg_5__latch/clk (d04cgc01nd0c0)                                                             171.30 r
  clock gating hold time                                                                    1.00            -10.80     160.50
  data required time                                                                                                   160.50
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   160.50
  data arrival time                                                                                                   -212.21
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           51.71


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_0__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                        23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                          29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                   6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                            0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                   10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                        1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                            0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                  11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                        8    14.69 
  fifo0/U197/b (d04non02yn0e0)                                            0.00    16.21     1.00     0.00     5.89 &   209.36 r
  fifo0/U197/o1 (d04non02yn0e0)                                                   13.38     1.00              9.33 &   218.69 f
  fifo0/N133 (net)                                         5    10.20 
  fifo0/clk_gate_data_mem_reg_0__latch/en (d04cgc01nd0h0)                -0.97    16.68     1.00    -0.12     5.45 &   224.13 f
  data arrival time                                                                                                    224.13

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          133.29     133.29
  clock reconvergence pessimism                                                                               0.00     133.29
  clock uncertainty                                                                                          50.00     183.29
  fifo0/clk_gate_data_mem_reg_0__latch/clk (d04cgc01nd0h0)                                                             183.29 r
  clock gating hold time                                                                    1.00            -11.00     172.30
  data required time                                                                                                   172.30
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   172.30
  data arrival time                                                                                                   -224.13
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           51.84


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1936/out (d04nab02yd0g0)                                                    12.35     1.00             17.18 &   185.17 f
  fifo2/n3489 (net)                                           5     9.80 
  fifo2/place996/b (d04non02yn0f0)                                           0.00    14.68     1.00     0.00     2.50 &   187.67 f
  fifo2/place996/o1 (d04non02yn0f0)                                                   9.36     1.00              7.13 &   194.80 r
  fifo2/n4147 (net)                                           1     3.37 
  fifo2/place1267/a (d04bfn00yduk0)                                          0.00    11.32     1.00     0.00     2.45 &   197.25 r
  fifo2/place1267/o (d04bfn00yduk0)                                                   5.20     1.00              9.36 &   206.61 r
  fifo2/n4623 (net)                                           9    19.48 
  fifo2/clk_gate_data_mem_reg_11__7_latch/en (d04cgc01nd0i0)                 0.00    31.11     1.00     0.00    11.98 &   218.59 r
  data arrival time                                                                                                       218.59

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.26     128.26
  clock reconvergence pessimism                                                                                  0.00     128.26
  clock uncertainty                                                                                             50.00     178.26
  fifo2/clk_gate_data_mem_reg_11__7_latch/clk (d04cgc01nd0i0)                                                             178.26 r
  clock gating hold time                                                                       1.00            -11.52     166.73
  data required time                                                                                                      166.73
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      166.73
  data arrival time                                                                                                      -218.59
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              51.85


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                        21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                          12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                   6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                   0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                           5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                        2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                   0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                           7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                        4     5.76 
  fifo2/U1933/b (d04nob02yn0d0)                                           0.00     8.07     1.00     0.00     1.78 &   184.63 r
  fifo2/U1933/out (d04nob02yn0d0)                                                  9.58     1.00              6.88 &   191.51 f
  fifo2/N222 (net)                                         1     4.03 
  fifo2/post_place556/a (d04bfn00yduk0)                                  -1.01    13.99     1.00    -0.12     4.29 &   195.80 f
  fifo2/post_place556/o (d04bfn00yduk0)                                            5.99     1.00             11.52 &   207.32 f
  fifo2/n5491 (net)                                        9    20.53 
  fifo2/clk_gate_data_mem_reg_4__latch/en (d04cgc01nd0g0)                 0.00    21.99     1.00     0.00    12.11 &   219.44 f
  data arrival time                                                                                                    219.44

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          127.78     127.78
  clock reconvergence pessimism                                                                               0.00     127.78
  clock uncertainty                                                                                          50.00     177.78
  fifo2/clk_gate_data_mem_reg_4__latch/clk (d04cgc01nd0g0)                                                             177.78 r
  clock gating hold time                                                                    1.00            -10.28     167.51
  data required time                                                                                                   167.51
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   167.51
  data arrival time                                                                                                   -219.44
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           51.93


  Startpoint: fifo2/cnt_data_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        143.03     143.03
  fifo2/cnt_data_reg_0_/clk (d04fyj43yd0g0)                                     21.89                       0.00     143.03 r
  fifo2/cnt_data_reg_0_/o (d04fyj43yd0g0)                                        9.67     1.00             24.77 &   167.80 r
  fifo2/cnt_data[0] (net)                                5     5.75 
  fifo2/U4/a (d04non02yn0e0)                                            0.00     9.96     1.00     0.00     1.19 &   168.99 r
  fifo2/U4/o1 (d04non02yn0e0)                                                    2.75     1.00              2.34 &   171.34 f
  fifo2/n3 (net)                                         1     0.52 
  fifo2/U1059/c (d04nak24wn0c0)                                        -0.03     2.75     1.00    -0.01     0.04 &   171.37 f
  fifo2/U1059/o1 (d04nak24wn0c0)                                                 9.70     1.00             23.12 &   194.49 r
  fifo2/n3787 (net)                                      1     2.51 
  fifo2/U708/b (d04ann02yd0k0)                                          0.00     9.73     1.00     0.00     0.33 &   194.82 r
  fifo2/U708/o (d04ann02yd0k0)                                                  10.36     1.00             12.22 &   207.04 r
  fifo2/n4344 (net)                                     16    33.62 
  fifo2/clk_gate_data_rd_reg_5_latch/en (d04cgc01nd0h0)                 0.00    48.32     1.00     0.00    17.37 &   224.42 r
  data arrival time                                                                                                  224.42

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        135.67     135.67
  clock reconvergence pessimism                                                                             0.00     135.67
  clock uncertainty                                                                                        50.00     185.67
  fifo2/clk_gate_data_rd_reg_5_latch/clk (d04cgc01nd0h0)                                                             185.67 r
  clock gating hold time                                                                  1.00            -13.36     172.31
  data required time                                                                                                 172.31
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 172.31
  data arrival time                                                                                                 -224.42
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         52.11


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place927/b (d04nob02yd0i0)                                           0.00    12.86     1.00     0.00     4.06 &   214.19 r
  fifo2/place927/out (d04nob02yd0i0)                                                  9.38     1.00              6.97 &   221.16 f
  fifo2/n4041 (net)                                           9    18.25 
  fifo2/clk_gate_data_mem_reg_14__1_latch/en (d04cgc01nd0h0)                -0.43    21.06     1.00    -0.05     5.87 &   227.02 f
  data arrival time                                                                                                       227.02

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.54     136.54
  clock reconvergence pessimism                                                                                  0.00     136.54
  clock uncertainty                                                                                             50.00     186.54
  fifo2/clk_gate_data_mem_reg_14__1_latch/clk (d04cgc01nd0h0)                                                             186.54 r
  clock gating hold time                                                                       1.00            -11.63     174.91
  data required time                                                                                                      174.91
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.91
  data arrival time                                                                                                      -227.02
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.12


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/place994/a (d04inn00ynuc5)                                          0.00     7.96     1.00     0.00     0.98 &   183.83 r
  fifo2/place994/o1 (d04inn00ynuc5)                                                  6.70     1.00              4.29 &   188.12 f
  fifo2/n4145 (net)                                          1     4.34 
  fifo2/post_place584/b (d04ann02yd0k0)                                    -0.13     9.90     1.00    -0.02     3.90 &   192.02 f
  fifo2/post_place584/o (d04ann02yd0k0)                                              5.73     1.00             10.52 &   202.54 f
  fifo2/n5521 (net)                                          9    24.47 
  fifo2/clk_gate_data_mem_reg_0__4_latch/en (d04cgc01nd0h0)                 0.00    34.87     1.00     0.00    20.32 &   222.87 f
  data arrival time                                                                                                      222.87

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            134.50     134.50
  clock reconvergence pessimism                                                                                 0.00     134.50
  clock uncertainty                                                                                            50.00     184.50
  fifo2/clk_gate_data_mem_reg_0__4_latch/clk (d04cgc01nd0h0)                                                             184.50 r
  clock gating hold time                                                                      1.00            -13.81     170.69
  data required time                                                                                                     170.69
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.69
  data arrival time                                                                                                     -222.87
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             52.18


  Startpoint: fifo0/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_22__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.18     151.18
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           22.86                       0.00     151.18 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             15.92     1.00             23.67 &   174.85 f
  fifo0/addr_wr[0] (net)                                      9     5.55 
  fifo0/U285/a (d04orn02yn0b0)                                               0.00    17.16     1.00     0.00     2.91 &   177.75 f
  fifo0/U285/o (d04orn02yn0b0)                                                        5.56     1.00             15.20 &   192.95 f
  fifo0/n11 (net)                                             2     1.85 
  fifo0/route1/a (d04orn02yn0c0)                                             0.00     5.60     1.00     0.00     0.35 &   193.30 f
  fifo0/route1/o (d04orn02yn0c0)                                                      4.01     1.00              9.35 &   202.66 f
  fifo0/n3300 (net)                                           1     2.27 
  fifo0/route2/a (d04inn00ynue3)                                             0.00     4.24     1.00     0.00     0.69 &   203.35 f
  fifo0/route2/o1 (d04inn00ynue3)                                                     4.51     1.00              4.53 &   207.88 r
  fifo0/n6493 (net)                                           4     4.12 
  fifo0/U582/a (d04nob02yn0f0)                                               0.00     4.77     1.00     0.00     0.77 &   208.65 r
  fifo0/U582/out (d04nob02yn0f0)                                                      5.61     1.00              8.64 &   217.29 r
  fifo0/N111 (net)                                            1     2.02 
  fifo0/route28/a (d04bfn00yduk0)                                            0.00     5.63     1.00     0.00     0.23 &   217.53 r
  fifo0/route28/o (d04bfn00yduk0)                                                     5.23     1.00              8.81 &   226.34 r
  fifo0/n6519 (net)                                           5    18.34 
  fifo0/clk_gate_data_mem_reg_22__1_latch/en (d04cgc01nd0i0)                 0.00     6.10     1.00     0.00     1.23 &   227.57 r
  data arrival time                                                                                                       227.57

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.74     134.74
  clock reconvergence pessimism                                                                                  0.00     134.74
  clock uncertainty                                                                                             50.00     184.74
  fifo0/clk_gate_data_mem_reg_22__1_latch/clk (d04cgc01nd0i0)                                                             184.74 r
  clock gating hold time                                                                       1.00             -9.36     175.38
  data required time                                                                                                      175.38
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.38
  data arrival time                                                                                                      -227.57
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.18


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_7__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            23.59     1.00             26.94 &   179.60 r
  fifo1/addr_wr[3] (net)                                     6     3.83 
  fifo1/U578/a (d04orn02wn0b0)                                              0.00    23.93     1.00     0.00     0.88 &   180.48 r
  fifo1/U578/o (d04orn02wn0b0)                                                      11.59     1.00             17.72 &   198.20 r
  fifo1/n3100 (net)                                          1     1.24 
  fifo1/U579/a (d04nab02yd0f5)                                              0.00    11.60     1.00     0.00     0.26 &   198.46 r
  fifo1/U579/out (d04nab02yd0f5)                                                    10.45     1.00             12.31 &   210.76 r
  fifo1/n3700 (net)                                          3     8.28 
  fifo1/U589/b (d04nob02yn0f0)                                              0.00    11.95     1.00     0.00     2.72 &   213.49 r
  fifo1/U589/out (d04nob02yn0f0)                                                    11.82     1.00             10.72 &   224.21 f
  fifo1/N126 (net)                                           5     8.15 
  fifo1/clk_gate_data_mem_reg_7__2_latch/en (d04cgc01nd0h0)                -0.16    12.63     1.00    -0.02     2.04 &   226.25 f
  data arrival time                                                                                                      226.25

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.97     133.97
  clock reconvergence pessimism                                                                                 0.00     133.97
  clock uncertainty                                                                                            50.00     183.97
  fifo1/clk_gate_data_mem_reg_7__2_latch/clk (d04cgc01nd0h0)                                                             183.97 r
  clock gating hold time                                                                      1.00             -9.95     174.02
  data required time                                                                                                     174.02
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     174.02
  data arrival time                                                                                                     -226.25
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             52.23


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1936/out (d04nab02yd0g0)                                                    12.35     1.00             17.18 &   185.17 f
  fifo2/n3489 (net)                                           5     9.80 
  fifo2/place996/b (d04non02yn0f0)                                           0.00    14.68     1.00     0.00     2.50 &   187.67 f
  fifo2/place996/o1 (d04non02yn0f0)                                                   9.36     1.00              7.13 &   194.80 r
  fifo2/n4147 (net)                                           1     3.37 
  fifo2/place1267/a (d04bfn00yduk0)                                          0.00    11.32     1.00     0.00     2.45 &   197.25 r
  fifo2/place1267/o (d04bfn00yduk0)                                                   5.20     1.00              9.36 &   206.61 r
  fifo2/n4623 (net)                                           9    19.48 
  fifo2/clk_gate_data_mem_reg_11__3_latch/en (d04cgc01nd0h0)                 0.00    28.14     1.00     0.00    17.10 &   223.71 r
  data arrival time                                                                                                       223.71

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.76     132.76
  clock reconvergence pessimism                                                                                  0.00     132.76
  clock uncertainty                                                                                             50.00     182.76
  fifo2/clk_gate_data_mem_reg_11__3_latch/clk (d04cgc01nd0h0)                                                             182.76 r
  clock gating hold time                                                                       1.00            -11.32     171.44
  data required time                                                                                                      171.44
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.44
  data arrival time                                                                                                      -223.71
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.27


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/place1242/b (d04non02yn0d5)                                          0.00    10.33     1.00     0.00     4.01 &   196.96 r
  fifo2/place1242/o1 (d04non02yn0d5)                                                  9.85     1.00              7.96 &   204.93 f
  fifo2/N206 (net)                                            3     6.55 
  fifo2/route21/a (d04bfn00ynud5)                                            0.00    11.08     1.00     0.00     1.11 &   206.04 f
  fifo2/route21/o (d04bfn00ynud5)                                                     9.64     1.00             10.37 &   216.41 f
  fifo2/n12581 (net)                                          5    11.89 
  fifo2/clk_gate_data_mem_reg_12__5_latch/en (d04cgc01nd0i0)                -1.92    23.59     1.00    -0.37    10.15 &   226.55 f
  data arrival time                                                                                                       226.55

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.14     136.14
  clock reconvergence pessimism                                                                                  0.00     136.14
  clock uncertainty                                                                                             50.00     186.14
  fifo2/clk_gate_data_mem_reg_12__5_latch/clk (d04cgc01nd0i0)                                                             186.14 r
  clock gating hold time                                                                       1.00            -11.89     174.25
  data required time                                                                                                      174.25
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.25
  data arrival time                                                                                                      -226.55
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.30


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U764/b (d04orn02yd0f7)                                               0.00    18.53     1.00     0.00     7.46 &   203.62 r
  fifo2/U764/o (d04orn02yd0f7)                                                        6.66     1.00             12.87 &   216.50 r
  fifo2/n3793 (net)                                           1     6.80 
  fifo2/place893/a (d04inn00yduq0)                                           0.00     6.86     1.00     0.00     0.83 &   217.33 r
  fifo2/place893/o1 (d04inn00yduq0)                                                   3.70     1.00              2.51 &   219.84 f
  fifo2/n4006 (net)                                           9    27.98 
  fifo2/clk_gate_data_mem_reg_30__2_latch/en (d04cgc01nd0h0)                -0.19    17.11     1.00    -0.02     5.25 &   225.08 f
  data arrival time                                                                                                       225.08

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.58     133.58
  clock reconvergence pessimism                                                                                  0.00     133.58
  clock uncertainty                                                                                             50.00     183.58
  fifo2/clk_gate_data_mem_reg_30__2_latch/clk (d04cgc01nd0h0)                                                             183.58 r
  clock gating hold time                                                                       1.00            -10.82     172.76
  data required time                                                                                                      172.76
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.76
  data arrival time                                                                                                      -225.08
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.32


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                          21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                            12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                     7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                             0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                      7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                           1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                     0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                            8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                          3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                     0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                            10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                          3    18.64 
  fifo2/post_place623/b (d04ann02yd0h7)                                     0.00    24.88     1.00     0.00    13.00 &   211.86 f
  fifo2/post_place623/o (d04ann02yd0h7)                                              5.83     1.00             12.35 &   224.21 f
  fifo2/n5568 (net)                                          5     9.94 
  fifo2/clk_gate_data_mem_reg_8__5_latch/en (d04cgc01nd0h0)                -0.60    12.26     1.00    -0.08     3.97 &   228.18 f
  data arrival time                                                                                                      228.18

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            136.06     136.06
  clock reconvergence pessimism                                                                                 0.00     136.06
  clock uncertainty                                                                                            50.00     186.06
  fifo2/clk_gate_data_mem_reg_8__5_latch/clk (d04cgc01nd0h0)                                                             186.06 r
  clock gating hold time                                                                      1.00            -10.21     175.86
  data required time                                                                                                     175.86
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.86
  data arrival time                                                                                                     -228.18
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             52.33


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1933/b (d04nob02yn0d0)                                             0.00     8.07     1.00     0.00     1.78 &   184.63 r
  fifo2/U1933/out (d04nob02yn0d0)                                                    9.58     1.00              6.88 &   191.51 f
  fifo2/N222 (net)                                           1     4.03 
  fifo2/post_place556/a (d04bfn00yduk0)                                    -1.01    13.99     1.00    -0.12     4.29 &   195.80 f
  fifo2/post_place556/o (d04bfn00yduk0)                                              5.99     1.00             11.52 &   207.32 f
  fifo2/n5491 (net)                                          9    20.53 
  fifo2/clk_gate_data_mem_reg_4__6_latch/en (d04cgc01nd0h0)                 0.00    22.01     1.00     0.00    12.21 &   219.54 f
  data arrival time                                                                                                      219.54

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            127.88     127.88
  clock reconvergence pessimism                                                                                 0.00     127.88
  clock uncertainty                                                                                            50.00     177.88
  fifo2/clk_gate_data_mem_reg_4__6_latch/clk (d04cgc01nd0h0)                                                             177.88 r
  clock gating hold time                                                                      1.00            -10.70     167.18
  data required time                                                                                                     167.18
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     167.18
  data arrival time                                                                                                     -219.54
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             52.36


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_30__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/U289/a (d04non02yd0f7)                                               0.00    13.78     1.00     0.00     5.93 &   203.57 r
  fifo0/U289/o1 (d04non02yd0f7)                                                      12.71     1.00              6.78 &   210.35 f
  fifo0/N103 (net)                                            5    20.45 
  fifo0/clk_gate_data_mem_reg_30__3_latch/en (d04cgc01nd0h0)                -0.37    24.07     1.00    -0.04    10.90 &   221.25 f
  data arrival time                                                                                                       221.25

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.96     130.96
  clock reconvergence pessimism                                                                                  0.00     130.96
  clock uncertainty                                                                                             50.00     180.96
  fifo0/clk_gate_data_mem_reg_30__3_latch/clk (d04cgc01nd0h0)                                                             180.96 r
  clock gating hold time                                                                       1.00            -12.09     168.87
  data required time                                                                                                      168.87
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.87
  data arrival time                                                                                                      -221.25
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.38


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                        21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                          12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                   6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                   0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                           5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                        2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                   0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                           7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                        4     5.76 
  fifo2/U1931/b (d04nob02yn0d0)                                           0.00     8.06     1.00     0.00     1.55 &   184.40 r
  fifo2/U1931/out (d04nob02yn0d0)                                                  9.62     1.00              7.06 &   191.47 f
  fifo2/N226 (net)                                         1     4.24 
  fifo2/post_place605/a (d04bfn00yduk0)                                   0.00    14.28     1.00     0.00     4.77 &   196.24 f
  fifo2/post_place605/o (d04bfn00yduk0)                                            5.31     1.00             11.31 &   207.54 f
  fifo2/n5545 (net)                                        9    17.43 
  fifo2/clk_gate_data_mem_reg_2__latch/en (d04cgc01nd0h0)                 0.00    26.53     1.00     0.00    15.56 &   223.10 f
  data arrival time                                                                                                    223.10

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          133.09     133.09
  clock reconvergence pessimism                                                                               0.00     133.09
  clock uncertainty                                                                                          50.00     183.09
  fifo2/clk_gate_data_mem_reg_2__latch/clk (d04cgc01nd0h0)                                                             183.09 r
  clock gating hold time                                                                    1.00            -12.37     170.72
  data required time                                                                                                   170.72
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   170.72
  data arrival time                                                                                                   -223.10
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           52.38


  Startpoint: fifo0/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_rd_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                              Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.00       0.00
  clock network delay (propagated)                                                                      150.83     150.83
  fifo0/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                   22.69                       0.00     150.83 r
  fifo0/cnt_data_reg_5_/o (d04fyj43yd0g0)                                      9.26     1.00             24.10 &   174.93 r
  fifo0/cnt_data[5] (net)                              4     4.25 
  fifo0/U221/a (d04non02wn0b3)                                        0.00     9.38     1.00     0.00     0.75 &   175.68 r
  fifo0/U221/o1 (d04non02wn0b3)                                                5.62     1.00              7.68 &   183.36 f
  fifo0/n7 (net)                                       1     0.68 
  fifo0/place41/a (d04nan02yn0b6)                                     0.00     5.62     1.00     0.00     0.06 &   183.41 f
  fifo0/place41/o1 (d04nan02yn0b6)                                            12.28     1.00              8.57 &   191.98 r
  fifo0/n1970 (net)                                    1     3.33 
  fifo0/U470/a (d04ann02yd0k0)                                       -0.20    13.13     1.00    -0.02     3.45 &   195.43 r
  fifo0/U470/o (d04ann02yd0k0)                                                10.13     1.00             13.13 &   208.56 r
  fifo0/n2127 (net)                                   12    22.55 
  fifo0/clk_gate_data_rd_reg_latch/en (d04cgc01nd0h0)                -0.44    26.68     1.00    -0.05    16.41 &   224.97 r
  data arrival time                                                                                                224.97

  clock clk (rise edge)                                                                                   0.00       0.00
  clock network delay (propagated)                                                                      133.90     133.90
  clock reconvergence pessimism                                                                           0.00     133.90
  clock uncertainty                                                                                      50.00     183.90
  fifo0/clk_gate_data_rd_reg_latch/clk (d04cgc01nd0h0)                                                             183.90 r
  clock gating hold time                                                                1.00            -11.31     172.58
  data required time                                                                                               172.58
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               172.58
  data arrival time                                                                                               -224.97
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       52.39


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_29__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                                0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                       26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                           4     8.43 
  fifo1/U26/b (d04non02yd0f7)                                                0.00    26.80     1.00     0.00     2.34 &   196.91 f
  fifo1/U26/o1 (d04non02yd0f7)                                                       25.08     1.00             12.47 &   209.38 r
  fifo1/N104 (net)                                            5    22.33 
  fifo1/clk_gate_data_mem_reg_29__2_latch/en (d04cgc01nd0h0)                -0.70    43.99     1.00    -0.07    21.75 &   231.13 r
  data arrival time                                                                                                       231.13

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             141.75     141.75
  clock reconvergence pessimism                                                                                  0.00     141.75
  clock uncertainty                                                                                             50.00     191.75
  fifo1/clk_gate_data_mem_reg_29__2_latch/clk (d04cgc01nd0h0)                                                             191.75 r
  clock gating hold time                                                                       1.00            -13.02     178.74
  data required time                                                                                                      178.74
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      178.74
  data arrival time                                                                                                      -231.13
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.39


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U1196/b (d04orn02yd0d5)                                              0.00    18.20     1.00     0.00     5.74 &   191.48 r
  fifo2/U1196/o (d04orn02yd0d5)                                                      16.60     1.00             19.08 &   210.56 r
  fifo2/n3789 (net)                                           2    10.57 
  fifo2/post_place166/a (d04inn00ynuh5)                                      0.00    17.95     1.00     0.00     0.70 &   211.26 r
  fifo2/post_place166/o1 (d04inn00ynuh5)                                              6.09     1.00              3.37 &   214.63 f
  fifo2/n5196 (net)                                           4     9.66 
  fifo2/clk_gate_data_mem_reg_25__5_latch/en (d04cgc01nd0h0)                -1.13    20.80     1.00    -0.13    11.86 &   226.50 f
  data arrival time                                                                                                       226.50

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.49     135.49
  clock reconvergence pessimism                                                                                  0.00     135.49
  clock uncertainty                                                                                             50.00     185.49
  fifo2/clk_gate_data_mem_reg_25__5_latch/clk (d04cgc01nd0h0)                                                             185.49 r
  clock gating hold time                                                                       1.00            -11.39     174.10
  data required time                                                                                                      174.10
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.10
  data arrival time                                                                                                      -226.50
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.40


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                     30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                            7    17.93 
  fifo2/post_place620/a (d04ann02yd0k0)                                     -0.79    42.17     1.00    -0.08    12.22 &   201.30 r
  fifo2/post_place620/o (d04ann02yd0k0)                                               7.13     1.00             15.65 &   216.95 r
  fifo2/n5564 (net)                                           5    17.35 
  fifo2/clk_gate_data_mem_reg_16__5_latch/en (d04cgc01nd0h0)                 0.00    20.45     1.00     0.00     5.21 &   222.16 r
  data arrival time                                                                                                       222.16

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.90     129.90
  clock reconvergence pessimism                                                                                  0.00     129.90
  clock uncertainty                                                                                             50.00     179.90
  fifo2/clk_gate_data_mem_reg_16__5_latch/clk (d04cgc01nd0h0)                                                             179.90 r
  clock gating hold time                                                                       1.00            -10.23     169.68
  data required time                                                                                                      169.68
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.68
  data arrival time                                                                                                      -222.16
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.48


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_29__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                                0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                       26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                           4     8.43 
  fifo1/U26/b (d04non02yd0f7)                                                0.00    26.80     1.00     0.00     2.34 &   196.91 f
  fifo1/U26/o1 (d04non02yd0f7)                                                       25.08     1.00             12.47 &   209.38 r
  fifo1/N104 (net)                                            5    22.33 
  fifo1/clk_gate_data_mem_reg_29__0_latch/en (d04cgc01nd0i0)                -0.57    36.26     1.00    -0.06    16.40 &   225.78 r
  data arrival time                                                                                                       225.78

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.90     135.90
  clock reconvergence pessimism                                                                                  0.00     135.90
  clock uncertainty                                                                                             50.00     185.90
  fifo1/clk_gate_data_mem_reg_29__0_latch/clk (d04cgc01nd0i0)                                                             185.90 r
  clock gating hold time                                                                       1.00            -12.65     173.25
  data required time                                                                                                      173.25
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.25
  data arrival time                                                                                                      -225.78
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.53


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1913/a (d04nob02yd0i0)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1913/out (d04nob02yd0i0)                                                    20.50     1.00             15.28 &   209.14 r
  fifo2/N190 (net)                                            9    23.44 
  fifo2/clk_gate_data_mem_reg_20__2_latch/en (d04cgc01nd0i0)                 0.00    35.12     1.00     0.00    17.73 &   226.87 r
  data arrival time                                                                                                       226.87

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.27     136.27
  clock reconvergence pessimism                                                                                  0.00     136.27
  clock uncertainty                                                                                             50.00     186.27
  fifo2/clk_gate_data_mem_reg_20__2_latch/clk (d04cgc01nd0i0)                                                             186.27 r
  clock gating hold time                                                                       1.00            -12.03     174.24
  data required time                                                                                                      174.24
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.24
  data arrival time                                                                                                      -226.87
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.63


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_14__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                              -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                      18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                           1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                               0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                      15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                           8    13.36 
  fifo1/U583/b (d04nob02yn0f0)                                               0.00    17.74     1.00     0.00     4.42 &   205.92 f
  fifo1/U583/out (d04nob02yn0f0)                                                     25.69     1.00             13.94 &   219.86 r
  fifo1/N119 (net)                                            5    14.34 
  fifo1/clk_gate_data_mem_reg_14__1_latch/en (d04cgc01nd0h0)                -1.82    28.65     1.00    -0.20     6.00 &   225.86 r
  data arrival time                                                                                                       225.86

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.43     134.43
  clock reconvergence pessimism                                                                                  0.00     134.43
  clock uncertainty                                                                                             50.00     184.43
  fifo1/clk_gate_data_mem_reg_14__1_latch/clk (d04cgc01nd0h0)                                                             184.43 r
  clock gating hold time                                                                       1.00            -11.26     173.16
  data required time                                                                                                      173.16
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.16
  data arrival time                                                                                                      -225.86
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.69


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U1196/b (d04orn02yd0d5)                                              0.00    18.20     1.00     0.00     5.74 &   191.48 r
  fifo2/U1196/o (d04orn02yd0d5)                                                      16.60     1.00             19.08 &   210.56 r
  fifo2/n3789 (net)                                           2    10.57 
  fifo2/post_place166/a (d04inn00ynuh5)                                      0.00    17.95     1.00     0.00     0.70 &   211.26 r
  fifo2/post_place166/o1 (d04inn00ynuh5)                                              6.09     1.00              3.37 &   214.63 f
  fifo2/n5196 (net)                                           4     9.66 
  fifo2/clk_gate_data_mem_reg_25__2_latch/en (d04cgc01nd0i0)                -1.14    20.82     1.00    -0.13    11.97 &   226.61 f
  data arrival time                                                                                                       226.61

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.55     134.55
  clock reconvergence pessimism                                                                                  0.00     134.55
  clock uncertainty                                                                                             50.00     184.55
  fifo2/clk_gate_data_mem_reg_25__2_latch/clk (d04cgc01nd0i0)                                                             184.55 r
  clock gating hold time                                                                       1.00            -10.64     173.90
  data required time                                                                                                      173.90
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.90
  data arrival time                                                                                                      -226.61
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.71


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_26__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/U542/a (d04non02yn0d5)                                               0.00    11.99     1.00     0.00     1.88 &   199.52 r
  fifo0/U542/o1 (d04non02yn0d5)                                                      16.99     1.00              9.07 &   208.59 f
  fifo0/N107 (net)                                            5    14.26 
  fifo0/clk_gate_data_mem_reg_26__1_latch/en (d04cgc01nd0b0)                -0.39    25.30     1.00    -0.04     6.11 &   214.70 f
  data arrival time                                                                                                       214.70

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             122.54     122.54
  clock reconvergence pessimism                                                                                  0.00     122.54
  clock uncertainty                                                                                             50.00     172.54
  fifo0/clk_gate_data_mem_reg_26__1_latch/clk (d04cgc01nd0b0)                                                             172.54 r
  clock gating hold time                                                                       1.00            -10.59     161.95
  data required time                                                                                                      161.95
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      161.95
  data arrival time                                                                                                      -214.70
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.75


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_4__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                     9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                             -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                     11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                          4     3.22 
  fifo1/U196/a (d04inn00yn0a5)                                              0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U196/o1 (d04inn00yn0a5)                                                      6.17     1.00              5.97 &   197.19 f
  fifo1/n2018 (net)                                          1     1.29 
  fifo1/U109/a (d04non02yn0d5)                                              0.00     6.18     1.00     0.00     0.16 &   197.35 f
  fifo1/U109/o1 (d04non02yn0d5)                                                     10.90     1.00              9.20 &   206.55 r
  fifo1/N129 (net)                                           3     4.71 
  fifo1/route45/a (d04bfn00yduk0)                                           0.00    11.13     1.00     0.00     1.14 &   207.69 r
  fifo1/route45/o (d04bfn00yduk0)                                                    6.48     1.00              9.78 &   217.47 r
  fifo1/n6241 (net)                                          3    16.51 
  fifo1/clk_gate_data_mem_reg_4__2_latch/en (d04cgc01nd0h0)                 0.00    14.71     1.00     0.00     6.93 &   224.41 r
  data arrival time                                                                                                      224.41

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.83     131.83
  clock reconvergence pessimism                                                                                 0.00     131.83
  clock uncertainty                                                                                            50.00     181.83
  fifo1/clk_gate_data_mem_reg_4__2_latch/clk (d04cgc01nd0h0)                                                             181.83 r
  clock gating hold time                                                                      1.00            -10.18     171.65
  data required time                                                                                                     171.65
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.65
  data arrival time                                                                                                     -224.41
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             52.75


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_2__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U196/b (d04non02yd0f0)                                              0.00    14.96     1.00     0.00     3.27 &   206.74 r
  fifo0/U196/o1 (d04non02yd0f0)                                                     12.89     1.00              9.35 &   216.09 f
  fifo0/N131 (net)                                           5    14.62 
  fifo0/clk_gate_data_mem_reg_2__2_latch/en (d04cgc01nd0h0)                -1.79    31.90     1.00    -0.20    13.31 &   229.40 f
  data arrival time                                                                                                      229.40

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            139.06     139.06
  clock reconvergence pessimism                                                                                 0.00     139.06
  clock uncertainty                                                                                            50.00     189.06
  fifo0/clk_gate_data_mem_reg_2__2_latch/clk (d04cgc01nd0h0)                                                             189.06 r
  clock gating hold time                                                                      1.00            -12.43     176.63
  data required time                                                                                                     176.63
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     176.63
  data arrival time                                                                                                     -229.40
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             52.77


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1931/b (d04nob02yn0d0)                                             0.00     8.06     1.00     0.00     1.55 &   184.40 r
  fifo2/U1931/out (d04nob02yn0d0)                                                    9.62     1.00              7.06 &   191.47 f
  fifo2/N226 (net)                                           1     4.24 
  fifo2/post_place605/a (d04bfn00yduk0)                                     0.00    14.28     1.00     0.00     4.77 &   196.24 f
  fifo2/post_place605/o (d04bfn00yduk0)                                              5.31     1.00             11.31 &   207.54 f
  fifo2/n5545 (net)                                          9    17.43 
  fifo2/clk_gate_data_mem_reg_2__4_latch/en (d04cgc01nd0h0)                 0.00    19.39     1.00     0.00     9.87 &   217.41 f
  data arrival time                                                                                                      217.41

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            125.26     125.26
  clock reconvergence pessimism                                                                                 0.00     125.26
  clock uncertainty                                                                                            50.00     175.26
  fifo2/clk_gate_data_mem_reg_2__4_latch/clk (d04cgc01nd0h0)                                                             175.26 r
  clock gating hold time                                                                      1.00            -10.65     164.61
  data required time                                                                                                     164.61
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     164.61
  data arrival time                                                                                                     -217.41
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             52.80


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1936/out (d04nab02yd0g0)                                                    12.35     1.00             17.18 &   185.17 f
  fifo2/n3489 (net)                                           5     9.80 
  fifo2/place996/b (d04non02yn0f0)                                           0.00    14.68     1.00     0.00     2.50 &   187.67 f
  fifo2/place996/o1 (d04non02yn0f0)                                                   9.36     1.00              7.13 &   194.80 r
  fifo2/n4147 (net)                                           1     3.37 
  fifo2/place1267/a (d04bfn00yduk0)                                          0.00    11.32     1.00     0.00     2.45 &   197.25 r
  fifo2/place1267/o (d04bfn00yduk0)                                                   5.20     1.00              9.36 &   206.61 r
  fifo2/n4623 (net)                                           9    19.48 
  fifo2/clk_gate_data_mem_reg_11__2_latch/en (d04cgc01nd0h0)                 0.00    28.09     1.00     0.00    16.28 &   222.89 r
  data arrival time                                                                                                       222.89

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.23     131.23
  clock reconvergence pessimism                                                                                  0.00     131.23
  clock uncertainty                                                                                             50.00     181.23
  fifo2/clk_gate_data_mem_reg_11__2_latch/clk (d04cgc01nd0h0)                                                             181.23 r
  clock gating hold time                                                                       1.00            -11.19     170.04
  data required time                                                                                                      170.04
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.04
  data arrival time                                                                                                      -222.89
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              52.85


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                        21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                          12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                   6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                   0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                           5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                        2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                        0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                         4    10.19 
  fifo2/place892/b (d04non02yd0h5)                                        0.00    12.05     1.00     0.00     5.09 &   185.96 r
  fifo2/place892/o1 (d04non02yd0h5)                                                9.43     1.00              6.28 &   192.24 f
  fifo2/n4786 (net)                                        9    22.28 
  fifo2/clk_gate_data_mem_reg_7__latch/en (d04cgc01nd0i0)                 0.00    46.46     1.00     0.00    30.76 &   223.01 f
  data arrival time                                                                                                    223.01

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          134.87     134.87
  clock reconvergence pessimism                                                                               0.00     134.87
  clock uncertainty                                                                                          50.00     184.87
  fifo2/clk_gate_data_mem_reg_7__latch/clk (d04cgc01nd0i0)                                                             184.87 r
  clock gating hold time                                                                    1.00            -14.79     170.08
  data required time                                                                                                   170.08
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   170.08
  data arrival time                                                                                                   -223.01
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           52.92


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_0__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U197/b (d04non02yn0e0)                                              0.00    16.21     1.00     0.00     5.89 &   209.36 r
  fifo0/U197/o1 (d04non02yn0e0)                                                     13.38     1.00              9.33 &   218.69 f
  fifo0/N133 (net)                                           5    10.20 
  fifo0/clk_gate_data_mem_reg_0__3_latch/en (d04cgc01nd0h0)                -0.83    15.08     1.00    -0.10     2.76 &   221.45 f
  data arrival time                                                                                                      221.45

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.85     128.85
  clock reconvergence pessimism                                                                                 0.00     128.85
  clock uncertainty                                                                                            50.00     178.85
  fifo0/clk_gate_data_mem_reg_0__3_latch/clk (d04cgc01nd0h0)                                                             178.85 r
  clock gating hold time                                                                      1.00            -10.33     168.52
  data required time                                                                                                     168.52
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.52
  data arrival time                                                                                                     -221.45
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             52.93


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_0__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                     9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                             -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                     15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                          4     3.16 
  fifo1/U218/a (d04inn00wn0a5)                                              0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U218/o1 (d04inn00wn0a5)                                                     10.18     1.00             12.23 &   204.97 f
  fifo1/n2016 (net)                                          1     1.83 
  fifo1/U268/a (d04non02yd0f0)                                              0.00    10.22     1.00     0.00     0.43 &   205.41 f
  fifo1/U268/o1 (d04non02yd0f0)                                                     18.51     1.00             12.25 &   217.65 r
  fifo1/N133 (net)                                           5    10.62 
  fifo1/clk_gate_data_mem_reg_0__1_latch/en (d04cgc01nd0f0)                 0.00    19.64     1.00     0.00     3.68 &   221.34 r
  data arrival time                                                                                                      221.34

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            127.68     127.68
  clock reconvergence pessimism                                                                                 0.00     127.68
  clock uncertainty                                                                                            50.00     177.68
  fifo1/clk_gate_data_mem_reg_0__1_latch/clk (d04cgc01nd0f0)                                                             177.68 r
  clock gating hold time                                                                      1.00             -9.31     168.37
  data required time                                                                                                     168.37
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.37
  data arrival time                                                                                                     -221.34
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             52.97


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1913/a (d04nob02yd0i0)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1913/out (d04nob02yd0i0)                                                    20.50     1.00             15.28 &   209.14 r
  fifo2/N190 (net)                                            9    23.44 
  fifo2/clk_gate_data_mem_reg_20__0_latch/en (d04cgc01nd0h0)                 0.00    32.59     1.00     0.00    12.71 &   221.84 r
  data arrival time                                                                                                       221.84

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.43     130.43
  clock reconvergence pessimism                                                                                  0.00     130.43
  clock uncertainty                                                                                             50.00     180.43
  fifo2/clk_gate_data_mem_reg_20__0_latch/clk (d04cgc01nd0h0)                                                             180.43 r
  clock gating hold time                                                                       1.00            -11.62     168.80
  data required time                                                                                                      168.80
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.80
  data arrival time                                                                                                      -221.84
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              53.04


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_18__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/place200/a (d04inn00yn0b5)                                          -0.37    20.41     1.00    -0.04     3.23 &   180.34 f
  fifo0/place200/o1 (d04inn00yn0b5)                                                  10.24     1.00             11.32 &   191.65 r
  fifo0/n1397 (net)                                           3     2.86 
  fifo0/U540/b (d04non02yn0d0)                                               0.00    10.26     1.00     0.00     0.33 &   191.99 r
  fifo0/U540/o1 (d04non02yn0d0)                                                       6.84     1.00              6.64 &   198.62 f
  fifo0/n3400 (net)                                           4     3.68 
  fifo0/U581/a (d04nob02yd0f5)                                              -0.10     6.94     1.00    -0.01     0.56 &   199.19 f
  fifo0/U581/out (d04nob02yd0f5)                                                     12.10     1.00             12.24 &   211.43 f
  fifo0/N115 (net)                                            5    18.12 
  fifo0/clk_gate_data_mem_reg_18__3_latch/en (d04cgc01nd0h0)                 0.00    17.38     1.00     0.00     6.11 &   217.54 f
  data arrival time                                                                                                       217.54

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             125.13     125.13
  clock reconvergence pessimism                                                                                  0.00     125.13
  clock uncertainty                                                                                             50.00     175.13
  fifo0/clk_gate_data_mem_reg_18__3_latch/clk (d04cgc01nd0h0)                                                             175.13 r
  clock gating hold time                                                                       1.00            -10.67     164.46
  data required time                                                                                                      164.46
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      164.46
  data arrival time                                                                                                      -217.54
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              53.08


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_31__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/place319/a (d04inn00ynuc5)                                           0.00    11.52     1.00     0.00     1.43 &   199.07 r
  fifo0/place319/o1 (d04inn00ynuc5)                                                   3.61     1.00              3.11 &   202.18 f
  fifo0/n2000 (net)                                           1     1.18 
  fifo0/U199/a (d04nan02wn0c0)                                               0.00     3.66     1.00     0.00     0.31 &   202.50 f
  fifo0/U199/o1 (d04nan02wn0c0)                                                       4.61     1.00              5.90 &   208.40 r
  fifo0/n1999 (net)                                           1     0.92 
  fifo0/U379/a (d04nab02yn0d0)                                               0.00     4.62     1.00     0.00     0.18 &   208.58 r
  fifo0/U379/out (d04nab02yn0d0)                                                      5.06     1.00              9.44 &   218.02 r
  fifo0/n2153 (net)                                           1     2.15 
  fifo0/place571/a (d04inn00yd0f7)                                           0.00     5.11     1.00     0.00     0.34 &   218.36 r
  fifo0/place571/o1 (d04inn00yd0f7)                                                   8.65     1.00              4.58 &   222.94 f
  fifo0/n2348 (net)                                           5    14.28 
  fifo0/clk_gate_data_mem_reg_31__0_latch/en (d04cgc01nd0h0)                 0.00    17.72     1.00     0.00     9.98 &   232.92 f
  data arrival time                                                                                                       232.92

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             141.66     141.66
  clock reconvergence pessimism                                                                                  0.00     141.66
  clock uncertainty                                                                                             50.00     191.66
  fifo0/clk_gate_data_mem_reg_31__0_latch/clk (d04cgc01nd0h0)                                                             191.66 r
  clock gating hold time                                                                       1.00            -11.88     179.78
  data required time                                                                                                      179.78
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      179.78
  data arrival time                                                                                                      -232.92
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              53.14


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_28__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                              -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                      12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                           4     3.07 
  fifo0/U291/a (d04inn00wn0a5)                                               0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U291/o1 (d04inn00wn0a5)                                                       6.07     1.00              7.11 &   200.99 f
  fifo0/n12 (net)                                             1     0.72 
  fifo0/place79/b (d04orn02yn0c0)                                            0.00     6.08     1.00     0.00     0.08 &   201.07 f
  fifo0/place79/o (d04orn02yn0c0)                                                     4.56     1.00             10.20 &   211.27 f
  fifo0/n2208 (net)                                           1     2.63 
  fifo0/place407/a (d04inn00ynuf5)                                           0.00     4.61     1.00     0.00     0.33 &   211.61 f
  fifo0/place407/o1 (d04inn00ynuf5)                                                  13.97     1.00              5.42 &   217.03 r
  fifo0/n2086 (net)                                           5    23.06 
  fifo0/clk_gate_data_mem_reg_28__3_latch/en (d04cgc01nd0h0)                -2.46    21.92     1.00    -1.43     7.24 &   224.26 r
  data arrival time                                                                                                       224.26

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.84     131.84
  clock reconvergence pessimism                                                                                  0.00     131.84
  clock uncertainty                                                                                             50.00     181.84
  fifo0/clk_gate_data_mem_reg_28__3_latch/clk (d04cgc01nd0h0)                                                             181.84 r
  clock gating hold time                                                                       1.00            -10.78     171.06
  data required time                                                                                                      171.06
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.06
  data arrival time                                                                                                      -224.26
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              53.20


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_2__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                        23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                          29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                   6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                            0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                   10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                        1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                            0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                  11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                        8    14.69 
  fifo0/U196/b (d04non02yd0f0)                                            0.00    14.96     1.00     0.00     3.27 &   206.74 r
  fifo0/U196/o1 (d04non02yd0f0)                                                   12.89     1.00              9.35 &   216.09 f
  fifo0/N131 (net)                                         5    14.62 
  fifo0/clk_gate_data_mem_reg_2__latch/en (d04cgc01nd0e0)                -0.27    16.39     1.00    -0.03     3.34 &   219.42 f
  data arrival time                                                                                                    219.42

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          126.03     126.03
  clock reconvergence pessimism                                                                               0.00     126.03
  clock uncertainty                                                                                          50.00     176.03
  fifo0/clk_gate_data_mem_reg_2__latch/clk (d04cgc01nd0e0)                                                             176.03 r
  clock gating hold time                                                                    1.00             -9.86     166.17
  data required time                                                                                                   166.17
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   166.17
  data arrival time                                                                                                   -219.42
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           53.25


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_0__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                     9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                             -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                     15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                          4     3.16 
  fifo1/U218/a (d04inn00wn0a5)                                              0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U218/o1 (d04inn00wn0a5)                                                     10.18     1.00             12.23 &   204.97 f
  fifo1/n2016 (net)                                          1     1.83 
  fifo1/U268/a (d04non02yd0f0)                                              0.00    10.22     1.00     0.00     0.43 &   205.41 f
  fifo1/U268/o1 (d04non02yd0f0)                                                     18.51     1.00             12.25 &   217.65 r
  fifo1/N133 (net)                                           5    10.62 
  fifo1/clk_gate_data_mem_reg_0__0_latch/en (d04cgc01nd0h0)                 0.00    19.64     1.00     0.00     3.58 &   221.23 r
  data arrival time                                                                                                      221.23

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            127.87     127.87
  clock reconvergence pessimism                                                                                 0.00     127.87
  clock uncertainty                                                                                            50.00     177.87
  fifo1/clk_gate_data_mem_reg_0__0_latch/clk (d04cgc01nd0h0)                                                             177.87 r
  clock gating hold time                                                                      1.00             -9.93     167.94
  data required time                                                                                                     167.94
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     167.94
  data arrival time                                                                                                     -221.23
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             53.29


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_13__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                       26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                           4     6.03 
  fifo0/U600/a (d04non02yd0f7)                                              -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U600/o1 (d04non02yd0f7)                                                      10.26     1.00              6.52 &   207.80 f
  fifo0/N120 (net)                                            5    12.07 
  fifo0/clk_gate_data_mem_reg_13__0_latch/en (d04cgc01nd0e0)                -3.31    25.14     1.00    -2.06    10.79 &   218.59 f
  data arrival time                                                                                                       218.59

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             126.12     126.12
  clock reconvergence pessimism                                                                                  0.00     126.12
  clock uncertainty                                                                                             50.00     176.12
  fifo0/clk_gate_data_mem_reg_13__0_latch/clk (d04cgc01nd0e0)                                                             176.12 r
  clock gating hold time                                                                       1.00            -10.93     165.18
  data required time                                                                                                      165.18
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.18
  data arrival time                                                                                                      -218.59
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              53.41


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_12__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                              -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                      12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                           4     3.07 
  fifo0/U595/a (d04nob02yn0f0)                                               0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U595/out (d04nob02yn0f0)                                                     26.99     1.00             15.22 &   209.09 r
  fifo0/N121 (net)                                            5    15.25 
  fifo0/clk_gate_data_mem_reg_12__0_latch/en (d04cgc01nd0e0)                -2.35    35.74     1.00    -0.25    12.64 &   221.73 r
  data arrival time                                                                                                       221.73

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.09     129.09
  clock reconvergence pessimism                                                                                  0.00     129.09
  clock uncertainty                                                                                             50.00     179.09
  fifo0/clk_gate_data_mem_reg_12__0_latch/clk (d04cgc01nd0e0)                                                             179.09 r
  clock gating hold time                                                                       1.00            -10.81     168.28
  data required time                                                                                                      168.28
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.28
  data arrival time                                                                                                      -221.73
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              53.46


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                          21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                            12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                     7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                             0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                      7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                           1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                     0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                            8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                          3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                     0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                            10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                          3    18.64 
  fifo2/post_place623/b (d04ann02yd0h7)                                     0.00    24.88     1.00     0.00    13.00 &   211.86 f
  fifo2/post_place623/o (d04ann02yd0h7)                                              5.83     1.00             12.35 &   224.21 f
  fifo2/n5568 (net)                                          5     9.94 
  fifo2/clk_gate_data_mem_reg_8__2_latch/en (d04cgc01nd0i0)                -0.64    12.80     1.00    -0.08     4.64 &   228.86 f
  data arrival time                                                                                                      228.86

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            134.79     134.79
  clock reconvergence pessimism                                                                                 0.00     134.79
  clock uncertainty                                                                                            50.00     184.79
  fifo2/clk_gate_data_mem_reg_8__2_latch/clk (d04cgc01nd0i0)                                                             184.79 r
  clock gating hold time                                                                      1.00             -9.48     175.31
  data required time                                                                                                     175.31
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.31
  data arrival time                                                                                                     -228.86
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             53.55


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                     30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                            7    17.93 
  fifo2/post_place620/a (d04ann02yd0k0)                                     -0.79    42.17     1.00    -0.08    12.22 &   201.30 r
  fifo2/post_place620/o (d04ann02yd0k0)                                               7.13     1.00             15.65 &   216.95 r
  fifo2/n5564 (net)                                           5    17.35 
  fifo2/clk_gate_data_mem_reg_16__7_latch/en (d04cgc01nd0h0)                 0.00    16.28     1.00     0.00     7.54 &   224.49 r
  data arrival time                                                                                                       224.49

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.00     131.00
  clock reconvergence pessimism                                                                                  0.00     131.00
  clock uncertainty                                                                                             50.00     181.00
  fifo2/clk_gate_data_mem_reg_16__7_latch/clk (d04cgc01nd0h0)                                                             181.00 r
  clock gating hold time                                                                       1.00            -10.09     170.92
  data required time                                                                                                      170.92
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.92
  data arrival time                                                                                                      -224.49
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              53.57


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_9__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                        23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                          10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                   5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                              0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                      9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                        4     2.76 
  fifo0/U24/a (d04nan02yn0b6)                                             0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U24/o1 (d04nan02yn0b6)                                                    30.78     1.00             19.81 &   204.49 f
  fifo0/n4000 (net)                                        4    10.03 
  fifo0/U605/b (d04non02yd0f7)                                            0.00    31.62     1.00     0.00     3.51 &   208.00 f
  fifo0/U605/o1 (d04non02yd0f7)                                                   14.12     1.00             11.86 &   219.86 r
  fifo0/N124 (net)                                         5     8.73 
  fifo0/clk_gate_data_mem_reg_9__latch/en (d04cgc01nd0i0)                -0.71    15.27     1.00    -0.08     3.31 &   223.17 r
  data arrival time                                                                                                    223.17

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          129.49     129.49
  clock reconvergence pessimism                                                                               0.00     129.49
  clock uncertainty                                                                                          50.00     179.49
  fifo0/clk_gate_data_mem_reg_9__latch/clk (d04cgc01nd0i0)                                                             179.49 r
  clock gating hold time                                                                    1.00             -9.99     169.50
  data required time                                                                                                   169.50
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   169.50
  data arrival time                                                                                                   -223.17
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           53.67


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_5__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                     6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                               0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                      26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                          4     8.43 
  fifo1/route37/b (d04orn02yn0f0)                                           0.00    26.66     1.00     0.00     1.72 &   196.29 f
  fifo1/route37/o (d04orn02yn0f0)                                                    4.59     1.00             14.79 &   211.08 f
  fifo1/N128 (net)                                           1     3.71 
  fifo1/route32/a (d04inn00ynuh5)                                           0.00     4.62     1.00     0.00     0.26 &   211.34 f
  fifo1/route32/o1 (d04inn00ynuh5)                                                   7.67     1.00              3.90 &   215.24 r
  fifo1/n6233 (net)                                          5    16.49 
  fifo1/clk_gate_data_mem_reg_5__3_latch/en (d04cgc01nd0i0)                -0.21    14.92     1.00    -0.02     4.73 &   219.97 r
  data arrival time                                                                                                      219.97

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.30     126.30
  clock reconvergence pessimism                                                                                 0.00     126.30
  clock uncertainty                                                                                            50.00     176.30
  fifo1/clk_gate_data_mem_reg_5__3_latch/clk (d04cgc01nd0i0)                                                             176.30 r
  clock gating hold time                                                                      1.00            -10.03     166.28
  data required time                                                                                                     166.28
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     166.28
  data arrival time                                                                                                     -219.97
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             53.70


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_25__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place48/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place48/o (d04orn02yn0f0)                                               11.69     1.00             12.16 &   204.83 r
  fifo1/n2800 (net)                                           4    10.79 
  fifo1/U29/b (d04non02yd0h5)                                                0.00    13.56     1.00     0.00     3.41 &   208.24 r
  fifo1/U29/o1 (d04non02yd0h5)                                                       12.20     1.00              7.60 &   215.84 f
  fifo1/N108 (net)                                            5    20.84 
  fifo1/clk_gate_data_mem_reg_25__0_latch/en (d04cgc01nd0i0)                -1.07    22.98     1.00    -0.13    11.35 &   227.19 f
  data arrival time                                                                                                       227.19

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.86     135.86
  clock reconvergence pessimism                                                                                  0.00     135.86
  clock uncertainty                                                                                             50.00     185.86
  fifo1/clk_gate_data_mem_reg_25__0_latch/clk (d04cgc01nd0i0)                                                             185.86 r
  clock gating hold time                                                                       1.00            -12.39     173.47
  data required time                                                                                                      173.47
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.47
  data arrival time                                                                                                      -227.19
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              53.72


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_9__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                     5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                        9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                          4     2.76 
  fifo0/U24/a (d04nan02yn0b6)                                               0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U24/o1 (d04nan02yn0b6)                                                      30.78     1.00             19.81 &   204.49 f
  fifo0/n4000 (net)                                          4    10.03 
  fifo0/U605/b (d04non02yd0f7)                                              0.00    31.62     1.00     0.00     3.51 &   208.00 f
  fifo0/U605/o1 (d04non02yd0f7)                                                     14.12     1.00             11.86 &   219.86 r
  fifo0/N124 (net)                                           5     8.73 
  fifo0/clk_gate_data_mem_reg_9__1_latch/en (d04cgc01nd0h0)                -0.71    15.25     1.00    -0.08     3.17 &   223.03 r
  data arrival time                                                                                                      223.03

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            129.29     129.29
  clock reconvergence pessimism                                                                                 0.00     129.29
  clock uncertainty                                                                                            50.00     179.29
  fifo0/clk_gate_data_mem_reg_9__1_latch/clk (d04cgc01nd0h0)                                                             179.29 r
  clock gating hold time                                                                      1.00             -9.99     169.31
  data required time                                                                                                     169.31
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     169.31
  data arrival time                                                                                                     -223.03
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             53.72


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_23__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U585/b (d04nab02wn0b0)                                              -0.20    13.04     1.00    -0.03     1.53 &   175.76 f
  fifo1/U585/out (d04nab02wn0b0)                                                     14.35     1.00             17.46 &   193.22 r
  fifo1/n3200 (net)                                           1     1.81 
  fifo1/U586/a (d04nab02yd0i0)                                              -0.24    14.37     1.00    -0.03     0.36 &   193.58 r
  fifo1/U586/out (d04nab02yd0i0)                                                     11.56     1.00             13.90 &   207.48 r
  fifo1/n4200 (net)                                           8    13.99 
  fifo1/U127/a (d04non02yd0f7)                                               0.00    15.81     1.00     0.00     5.05 &   212.53 r
  fifo1/U127/o1 (d04non02yd0f7)                                                      12.73     1.00              7.57 &   220.09 f
  fifo1/N110 (net)                                            5    16.15 
  fifo1/clk_gate_data_mem_reg_23__2_latch/en (d04cgc01nd0h0)                -1.16    20.13     1.00    -0.14     9.18 &   229.28 f
  data arrival time                                                                                                       229.28

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.86     136.86
  clock reconvergence pessimism                                                                                  0.00     136.86
  clock uncertainty                                                                                             50.00     186.86
  fifo1/clk_gate_data_mem_reg_23__2_latch/clk (d04cgc01nd0h0)                                                             186.86 r
  clock gating hold time                                                                       1.00            -11.41     175.45
  data required time                                                                                                      175.45
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.45
  data arrival time                                                                                                      -229.28
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              53.82


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place1237/a (d04bfn00ynud5)                                          0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place1237/o (d04bfn00ynud5)                                                   8.19     1.00              8.01 &   204.81 r
  fifo2/n4595 (net)                                           2     7.25 
  fifo2/place746/b (d04non02yd0h5)                                           0.00    16.37     1.00     0.00     7.75 &   212.55 r
  fifo2/place746/o1 (d04non02yd0h5)                                                  10.09     1.00              8.00 &   220.55 f
  fifo2/n4338 (net)                                           9    20.38 
  fifo2/clk_gate_data_mem_reg_22__1_latch/en (d04cgc01nd0h0)                -0.27    19.64     1.00    -0.03     5.66 &   226.22 f
  data arrival time                                                                                                       226.22

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.30     133.30
  clock reconvergence pessimism                                                                                  0.00     133.30
  clock uncertainty                                                                                             50.00     183.30
  fifo2/clk_gate_data_mem_reg_22__1_latch/clk (d04cgc01nd0h0)                                                             183.30 r
  clock gating hold time                                                                       1.00            -10.96     172.34
  data required time                                                                                                      172.34
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.34
  data arrival time                                                                                                      -226.22
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              53.87


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1933/b (d04nob02yn0d0)                                             0.00     8.07     1.00     0.00     1.78 &   184.63 r
  fifo2/U1933/out (d04nob02yn0d0)                                                    9.58     1.00              6.88 &   191.51 f
  fifo2/N222 (net)                                           1     4.03 
  fifo2/post_place556/a (d04bfn00yduk0)                                    -1.01    13.99     1.00    -0.12     4.29 &   195.80 f
  fifo2/post_place556/o (d04bfn00yduk0)                                              5.99     1.00             11.52 &   207.32 f
  fifo2/n5491 (net)                                          9    20.53 
  fifo2/clk_gate_data_mem_reg_4__3_latch/en (d04cgc01nd0i0)                 0.00    24.69     1.00     0.00    16.60 &   223.93 f
  data arrival time                                                                                                      223.93

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.74     131.74
  clock reconvergence pessimism                                                                                 0.00     131.74
  clock uncertainty                                                                                            50.00     181.74
  fifo2/clk_gate_data_mem_reg_4__3_latch/clk (d04cgc01nd0i0)                                                             181.74 r
  clock gating hold time                                                                      1.00            -11.96     169.78
  data required time                                                                                                     169.78
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     169.78
  data arrival time                                                                                                     -223.93
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             54.14


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_5__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                        21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                          10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                   6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                             0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                    26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                        4     8.43 
  fifo1/route37/b (d04orn02yn0f0)                                         0.00    26.66     1.00     0.00     1.72 &   196.29 f
  fifo1/route37/o (d04orn02yn0f0)                                                  4.59     1.00             14.79 &   211.08 f
  fifo1/N128 (net)                                         1     3.71 
  fifo1/route32/a (d04inn00ynuh5)                                         0.00     4.62     1.00     0.00     0.26 &   211.34 f
  fifo1/route32/o1 (d04inn00ynuh5)                                                 7.67     1.00              3.90 &   215.24 r
  fifo1/n6233 (net)                                        5    16.49 
  fifo1/clk_gate_data_mem_reg_5__latch/en (d04cgc01nd0h0)                -0.17    12.68     1.00    -0.02     4.31 &   219.55 r
  data arrival time                                                                                                    219.55

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          125.42     125.42
  clock reconvergence pessimism                                                                               0.00     125.42
  clock uncertainty                                                                                          50.00     175.42
  fifo1/clk_gate_data_mem_reg_5__latch/clk (d04cgc01nd0h0)                                                             175.42 r
  clock gating hold time                                                                    1.00            -10.17     165.25
  data required time                                                                                                   165.25
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   165.25
  data arrival time                                                                                                   -219.55
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           54.31


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                     30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                            7    17.93 
  fifo2/post_place620/a (d04ann02yd0k0)                                     -0.79    42.17     1.00    -0.08    12.22 &   201.30 r
  fifo2/post_place620/o (d04ann02yd0k0)                                               7.13     1.00             15.65 &   216.95 r
  fifo2/n5564 (net)                                           5    17.35 
  fifo2/clk_gate_data_mem_reg_16__6_latch/en (d04cgc01nd0h0)                 0.00    16.37     1.00     0.00     8.66 &   225.61 r
  data arrival time                                                                                                       225.61

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.39     131.39
  clock reconvergence pessimism                                                                                  0.00     131.39
  clock uncertainty                                                                                             50.00     181.39
  fifo2/clk_gate_data_mem_reg_16__6_latch/clk (d04cgc01nd0h0)                                                             181.39 r
  clock gating hold time                                                                       1.00            -10.13     171.26
  data required time                                                                                                      171.26
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.26
  data arrival time                                                                                                      -225.61
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              54.35


  Startpoint: fifo0/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_14__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.07     152.07
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           23.13                       0.00     152.07 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             16.95     1.00             25.09 &   177.16 f
  fifo0/addr_wr[4] (net)                                      7     6.20 
  fifo0/place512/b (d04non02yn0d5)                                           0.00    17.85     1.00     0.00     2.59 &   179.75 f
  fifo0/place512/o1 (d04non02yn0d5)                                                   9.12     1.00              9.65 &   189.40 r
  fifo0/n2295 (net)                                           1     3.39 
  fifo0/place252/a (d04nan02yd0h0)                                           0.00     9.25     1.00     0.00     0.77 &   190.17 r
  fifo0/place252/o1 (d04nan02yd0h0)                                                  13.38     1.00              6.88 &   197.05 f
  fifo0/n4100 (net)                                           8    18.90 
  fifo0/U592/b (d04nob02yn0f0)                                               0.00    23.47     1.00     0.00     9.17 &   206.22 f
  fifo0/U592/out (d04nob02yn0f0)                                                      5.89     1.00              7.64 &   213.86 r
  fifo0/N119 (net)                                            1     2.41 
  fifo0/route787/a (d04bfn00yduk0)                                           0.00     6.04     1.00     0.00     0.66 &   214.52 r
  fifo0/route787/o (d04bfn00yduk0)                                                    6.48     1.00              9.25 &   223.77 r
  fifo0/n7281 (net)                                           5    19.70 
  fifo0/clk_gate_data_mem_reg_14__2_latch/en (d04cgc01nd0h0)                -0.33    21.07     1.00    -0.04     9.87 &   233.65 r
  data arrival time                                                                                                       233.65

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             139.13     139.13
  clock reconvergence pessimism                                                                                  0.00     139.13
  clock uncertainty                                                                                             50.00     189.13
  fifo0/clk_gate_data_mem_reg_14__2_latch/clk (d04cgc01nd0h0)                                                             189.13 r
  clock gating hold time                                                                       1.00             -9.89     179.24
  data required time                                                                                                      179.24
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      179.24
  data arrival time                                                                                                      -233.65
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              54.41


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_20__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                         23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                           18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                    9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                            -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                    12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                         4     3.07 
  fifo0/U577/a (d04nob02yn0d0)                                             0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U577/out (d04nob02yn0d0)                                                    7.44     1.00             11.70 &   205.57 r
  fifo0/N113 (net)                                          2     1.82 
  fifo0/route21/a (d04bfn00ynub5)                                          0.00     7.46     1.00     0.00     0.29 &   205.86 r
  fifo0/route21/o (d04bfn00ynub5)                                                  10.55     1.00             11.53 &   217.39 r
  fifo0/n6518 (net)                                         1     4.31 
  fifo0/clk_gate_data_mem_reg_20__latch/en (d04cgc01nd0b0)                -1.33    10.82     1.00    -0.95     1.06 &   218.45 r
  data arrival time                                                                                                     218.45

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           123.52     123.52
  clock reconvergence pessimism                                                                                0.00     123.52
  clock uncertainty                                                                                           50.00     173.52
  fifo0/clk_gate_data_mem_reg_20__latch/clk (d04cgc01nd0b0)                                                             173.52 r
  clock gating hold time                                                                     1.00             -9.52     164.00
  data required time                                                                                                    164.00
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    164.00
  data arrival time                                                                                                    -218.45
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            54.44


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_9__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                     5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                        9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                          4     2.76 
  fifo0/U24/a (d04nan02yn0b6)                                               0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U24/o1 (d04nan02yn0b6)                                                      30.78     1.00             19.81 &   204.49 f
  fifo0/n4000 (net)                                          4    10.03 
  fifo0/U605/b (d04non02yd0f7)                                              0.00    31.62     1.00     0.00     3.51 &   208.00 f
  fifo0/U605/o1 (d04non02yd0f7)                                                     14.12     1.00             11.86 &   219.86 r
  fifo0/N124 (net)                                           5     8.73 
  fifo0/clk_gate_data_mem_reg_9__2_latch/en (d04cgc01nd0h0)                -0.75    15.76     1.00    -0.09     3.97 &   223.83 r
  data arrival time                                                                                                      223.83

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            129.31     129.31
  clock reconvergence pessimism                                                                                 0.00     129.31
  clock uncertainty                                                                                            50.00     179.31
  fifo0/clk_gate_data_mem_reg_9__2_latch/clk (d04cgc01nd0h0)                                                             179.31 r
  clock gating hold time                                                                      1.00             -9.98     169.33
  data required time                                                                                                     169.33
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     169.33
  data arrival time                                                                                                     -223.83
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             54.50


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_24__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                               11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                           4    10.20 
  fifo1/U296/a (d04non02yd0f7)                                               0.00    12.88     1.00     0.00     3.52 &   208.54 r
  fifo1/U296/o1 (d04non02yd0f7)                                                      12.16     1.00              7.60 &   216.14 f
  fifo1/N109 (net)                                            5    17.48 
  fifo1/clk_gate_data_mem_reg_24__3_latch/en (d04cgc01nd0h0)                 0.00    23.81     1.00     0.00    12.41 &   228.55 f
  data arrival time                                                                                                       228.55

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.94     135.94
  clock reconvergence pessimism                                                                                  0.00     135.94
  clock uncertainty                                                                                             50.00     185.94
  fifo1/clk_gate_data_mem_reg_24__3_latch/clk (d04cgc01nd0h0)                                                             185.94 r
  clock gating hold time                                                                       1.00            -11.90     174.05
  data required time                                                                                                      174.05
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.05
  data arrival time                                                                                                      -228.55
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              54.50


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_10__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U293/b (d04orn02wn0b0)                                               0.00    11.43     1.00     0.00     1.07 &   178.05 r
  fifo1/U293/o (d04orn02wn0b0)                                                       11.14     1.00             18.37 &   196.42 r
  fifo1/n2600 (net)                                           2     1.38 
  fifo1/U540/a (d04non02yn0b7)                                               0.00    11.14     1.00     0.00     0.13 &   196.55 r
  fifo1/U540/o1 (d04non02yn0b7)                                                       9.71     1.00              8.93 &   205.48 f
  fifo1/n3400 (net)                                           3     3.26 
  fifo1/U577/a (d04nob02yn0f0)                                               0.00     9.76     1.00     0.00     0.48 &   205.96 f
  fifo1/U577/out (d04nob02yn0f0)                                                     17.31     1.00             15.57 &   221.53 f
  fifo1/N123 (net)                                            5    14.20 
  fifo1/clk_gate_data_mem_reg_10__3_latch/en (d04cgc01nd0h0)                 0.00    20.49     1.00     0.00     4.12 &   225.66 f
  data arrival time                                                                                                       225.66

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.89     131.89
  clock reconvergence pessimism                                                                                  0.00     131.89
  clock uncertainty                                                                                             50.00     181.89
  fifo1/clk_gate_data_mem_reg_10__3_latch/clk (d04cgc01nd0h0)                                                             181.89 r
  clock gating hold time                                                                       1.00            -10.88     171.00
  data required time                                                                                                      171.00
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.00
  data arrival time                                                                                                      -225.66
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              54.65


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_0__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U197/b (d04non02yn0e0)                                              0.00    16.21     1.00     0.00     5.89 &   209.36 r
  fifo0/U197/o1 (d04non02yn0e0)                                                     13.38     1.00              9.33 &   218.69 f
  fifo0/N133 (net)                                           5    10.20 
  fifo0/clk_gate_data_mem_reg_0__1_latch/en (d04cgc01nd0i0)                -0.96    16.55     1.00    -0.12     4.95 &   223.64 f
  data arrival time                                                                                                      223.64

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            129.44     129.44
  clock reconvergence pessimism                                                                                 0.00     129.44
  clock uncertainty                                                                                            50.00     179.44
  fifo0/clk_gate_data_mem_reg_0__1_latch/clk (d04cgc01nd0i0)                                                             179.44 r
  clock gating hold time                                                                      1.00            -10.47     168.97
  data required time                                                                                                     168.97
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.97
  data arrival time                                                                                                     -223.64
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             54.67


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U764/b (d04orn02yd0f7)                                               0.00    18.53     1.00     0.00     7.46 &   203.62 r
  fifo2/U764/o (d04orn02yd0f7)                                                        6.66     1.00             12.87 &   216.50 r
  fifo2/n3793 (net)                                           1     6.80 
  fifo2/place893/a (d04inn00yduq0)                                           0.00     6.86     1.00     0.00     0.83 &   217.33 r
  fifo2/place893/o1 (d04inn00yduq0)                                                   3.70     1.00              2.51 &   219.84 f
  fifo2/n4006 (net)                                           9    27.98 
  fifo2/clk_gate_data_mem_reg_30__3_latch/en (d04cgc01nd0i0)                -0.22    19.19     1.00    -0.03     8.89 &   228.73 f
  data arrival time                                                                                                       228.73

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.81     134.81
  clock reconvergence pessimism                                                                                  0.00     134.81
  clock uncertainty                                                                                             50.00     184.81
  fifo2/clk_gate_data_mem_reg_30__3_latch/clk (d04cgc01nd0i0)                                                             184.81 r
  clock gating hold time                                                                       1.00            -10.92     173.89
  data required time                                                                                                      173.89
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.89
  data arrival time                                                                                                      -228.73
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              54.83


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_20__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                              -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                      11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                           4     3.22 
  fifo1/U593/a (d04nob02yn0b5)                                               0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U593/out (d04nob02yn0b5)                                                      6.66     1.00              9.68 &   200.90 r
  fifo1/N113 (net)                                            1     1.08 
  fifo1/route650/a (d04bfn00yd0i0)                                           0.00     6.66     1.00     0.00     0.07 &   200.97 r
  fifo1/route650/o (d04bfn00yd0i0)                                                   11.48     1.00             11.52 &   212.49 r
  fifo1/n6853 (net)                                           5    21.06 
  fifo1/clk_gate_data_mem_reg_20__1_latch/en (d04cgc01nd0h0)                -3.59    27.92     1.00    -1.17    16.17 &   228.66 r
  data arrival time                                                                                                       228.66

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.99     134.99
  clock reconvergence pessimism                                                                                  0.00     134.99
  clock uncertainty                                                                                             50.00     184.99
  fifo1/clk_gate_data_mem_reg_20__1_latch/clk (d04cgc01nd0h0)                                                             184.99 r
  clock gating hold time                                                                       1.00            -11.16     173.83
  data required time                                                                                                      173.83
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.83
  data arrival time                                                                                                      -228.66
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              54.84


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                          21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                            12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                     7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                             0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                      7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                           1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                     0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                            8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                          3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                     0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                            10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                          3    18.64 
  fifo2/post_place623/b (d04ann02yd0h7)                                     0.00    24.88     1.00     0.00    13.00 &   211.86 f
  fifo2/post_place623/o (d04ann02yd0h7)                                              5.83     1.00             12.35 &   224.21 f
  fifo2/n5568 (net)                                          5     9.94 
  fifo2/clk_gate_data_mem_reg_8__1_latch/en (d04cgc01nd0h0)                -0.70    13.33     1.00    -0.09     6.41 &   230.63 f
  data arrival time                                                                                                      230.63

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            136.05     136.05
  clock reconvergence pessimism                                                                                 0.00     136.05
  clock uncertainty                                                                                            50.00     186.05
  fifo2/clk_gate_data_mem_reg_8__1_latch/clk (d04cgc01nd0h0)                                                             186.05 r
  clock gating hold time                                                                      1.00            -10.26     175.79
  data required time                                                                                                     175.79
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     175.79
  data arrival time                                                                                                     -230.63
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             54.84


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/place917/a (d04inn00ynue3)                                           0.00     8.19     1.00     0.00     2.58 &   188.25 f
  fifo2/place917/o1 (d04inn00ynue3)                                                   5.25     1.00              5.60 &   193.85 r
  fifo2/n4029 (net)                                           2     4.19 
  fifo2/place916/a (d04inn00ynuf5)                                           0.00     5.37     1.00     0.00     0.56 &   194.41 r
  fifo2/place916/o1 (d04inn00ynuf5)                                                   6.61     1.00              3.86 &   198.27 f
  fifo2/n4028 (net)                                           8     9.99 
  fifo2/U10/b (d04nab02yn0c0)                                                0.00    12.54     1.00     0.00     5.01 &   203.28 f
  fifo2/U10/out (d04nab02yn0c0)                                                       5.56     1.00              6.92 &   210.20 r
  fifo2/n3671 (net)                                           1     1.67 
  fifo2/U13/a (d04nab02yn0f0)                                                0.00     5.65     1.00     0.00     0.49 &   210.69 r
  fifo2/U13/out (d04nab02yn0f0)                                                       6.59     1.00              9.06 &   219.75 r
  fifo2/n3665 (net)                                           1     4.31 
  fifo2/place990/a (d04inn00ynuh5)                                           0.00     8.20     1.00     0.00     1.94 &   221.70 r
  fifo2/place990/o1 (d04inn00ynuh5)                                                   6.50     1.00              3.61 &   225.31 f
  fifo2/n4141 (net)                                           9    19.29 
  fifo2/clk_gate_data_mem_reg_31__6_latch/en (d04cgc01nd0h0)                 0.00    19.66     1.00     0.00     7.88 &   233.19 f
  data arrival time                                                                                                       233.19

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             139.76     139.76
  clock reconvergence pessimism                                                                                  0.00     139.76
  clock uncertainty                                                                                             50.00     189.76
  fifo2/clk_gate_data_mem_reg_31__6_latch/clk (d04cgc01nd0h0)                                                             189.76 r
  clock gating hold time                                                                       1.00            -11.42     178.34
  data required time                                                                                                      178.34
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      178.34
  data arrival time                                                                                                      -233.19
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              54.84


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                     30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                            7    17.93 
  fifo2/place1287/a (d04ann02yd0f7)                                         -0.79    42.38     1.00    -0.08    11.59 &   200.67 r
  fifo2/place1287/o (d04ann02yd0f7)                                                   5.70     1.00             15.61 &   216.28 r
  fifo2/n4627 (net)                                           1     5.76 
  fifo2/clk_gate_data_mem_reg_16__2_latch/en (d04cgc01nd0h0)                 0.00    13.78     1.00     0.00     7.83 &   224.11 r
  data arrival time                                                                                                       224.11

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.98     128.98
  clock reconvergence pessimism                                                                                  0.00     128.98
  clock uncertainty                                                                                             50.00     178.98
  fifo2/clk_gate_data_mem_reg_16__2_latch/clk (d04cgc01nd0h0)                                                             178.98 r
  clock gating hold time                                                                       1.00             -9.83     169.15
  data required time                                                                                                      169.15
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.15
  data arrival time                                                                                                      -224.11
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              54.96


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_13__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                       26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                           4     6.03 
  fifo0/U600/a (d04non02yd0f7)                                              -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U600/o1 (d04non02yd0f7)                                                      10.26     1.00              6.52 &   207.80 f
  fifo0/N120 (net)                                            5    12.07 
  fifo0/clk_gate_data_mem_reg_13__2_latch/en (d04cgc01nd0h0)                -3.36    25.26     1.00    -2.06    11.95 &   219.75 f
  data arrival time                                                                                                       219.75

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             126.36     126.36
  clock reconvergence pessimism                                                                                  0.00     126.36
  clock uncertainty                                                                                             50.00     176.36
  fifo0/clk_gate_data_mem_reg_13__2_latch/clk (d04cgc01nd0h0)                                                             176.36 r
  clock gating hold time                                                                       1.00            -11.65     164.71
  data required time                                                                                                      164.71
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      164.71
  data arrival time                                                                                                      -219.75
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              55.04


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_20__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                              -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                      11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                           4     3.22 
  fifo1/U593/a (d04nob02yn0b5)                                               0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U593/out (d04nob02yn0b5)                                                      6.66     1.00              9.68 &   200.90 r
  fifo1/N113 (net)                                            1     1.08 
  fifo1/route650/a (d04bfn00yd0i0)                                           0.00     6.66     1.00     0.00     0.07 &   200.97 r
  fifo1/route650/o (d04bfn00yd0i0)                                                   11.48     1.00             11.52 &   212.49 r
  fifo1/n6853 (net)                                           5    21.06 
  fifo1/clk_gate_data_mem_reg_20__3_latch/en (d04cgc01nd0b0)                -2.04    22.02     1.00    -0.23    11.50 &   223.99 r
  data arrival time                                                                                                       223.99

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.75     129.75
  clock reconvergence pessimism                                                                                  0.00     129.75
  clock uncertainty                                                                                             50.00     179.75
  fifo1/clk_gate_data_mem_reg_20__3_latch/clk (d04cgc01nd0b0)                                                             179.75 r
  clock gating hold time                                                                       1.00            -10.87     168.88
  data required time                                                                                                      168.88
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.88
  data arrival time                                                                                                      -223.99
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              55.12


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U764/b (d04orn02yd0f7)                                               0.00    18.53     1.00     0.00     7.46 &   203.62 r
  fifo2/U764/o (d04orn02yd0f7)                                                        6.66     1.00             12.87 &   216.50 r
  fifo2/n3793 (net)                                           1     6.80 
  fifo2/place893/a (d04inn00yduq0)                                           0.00     6.86     1.00     0.00     0.83 &   217.33 r
  fifo2/place893/o1 (d04inn00yduq0)                                                   3.70     1.00              2.51 &   219.84 f
  fifo2/n4006 (net)                                           9    27.98 
  fifo2/clk_gate_data_mem_reg_30__4_latch/en (d04cgc01nd0h0)                -0.22    19.22     1.00    -0.03     9.51 &   229.34 f
  data arrival time                                                                                                       229.34

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.33     135.33
  clock reconvergence pessimism                                                                                  0.00     135.33
  clock uncertainty                                                                                             50.00     185.33
  fifo2/clk_gate_data_mem_reg_30__4_latch/clk (d04cgc01nd0h0)                                                             185.33 r
  clock gating hold time                                                                       1.00            -11.11     174.23
  data required time                                                                                                      174.23
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.23
  data arrival time                                                                                                      -229.34
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              55.12


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_24__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                               11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                           4    10.20 
  fifo1/U296/a (d04non02yd0f7)                                               0.00    12.88     1.00     0.00     3.52 &   208.54 r
  fifo1/U296/o1 (d04non02yd0f7)                                                      12.16     1.00              7.60 &   216.14 f
  fifo1/N109 (net)                                            5    17.48 
  fifo1/clk_gate_data_mem_reg_24__2_latch/en (d04cgc01nd0h0)                 0.00    23.65     1.00     0.00    12.02 &   228.16 f
  data arrival time                                                                                                       228.16

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.71     134.71
  clock reconvergence pessimism                                                                                  0.00     134.71
  clock uncertainty                                                                                             50.00     184.71
  fifo1/clk_gate_data_mem_reg_24__2_latch/clk (d04cgc01nd0h0)                                                             184.71 r
  clock gating hold time                                                                       1.00            -11.82     172.89
  data required time                                                                                                      172.89
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.89
  data arrival time                                                                                                      -228.16
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              55.27


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/U991/a (d04non02yd0h5)                                               0.00    14.34     1.00     0.00     2.05 &   200.82 r
  fifo2/U991/o1 (d04non02yd0h5)                                                      11.68     1.00              6.73 &   207.55 f
  fifo2/n3755 (net)                                           9    22.19 
  fifo2/clk_gate_data_mem_reg_23__4_latch/en (d04cgc01nd0h0)                 0.00    29.69     1.00     0.00    14.54 &   222.09 f
  data arrival time                                                                                                       222.09

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.12     129.12
  clock reconvergence pessimism                                                                                  0.00     129.12
  clock uncertainty                                                                                             50.00     179.12
  fifo2/clk_gate_data_mem_reg_23__4_latch/clk (d04cgc01nd0h0)                                                             179.12 r
  clock gating hold time                                                                       1.00            -12.49     166.63
  data required time                                                                                                      166.63
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      166.63
  data arrival time                                                                                                      -222.09
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              55.46


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1907/a (d04nob02yd0f5)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1907/out (d04nob02yd0f5)                                                     5.74     1.00              9.73 &   203.58 r
  fifo2/N174 (net)                                            1     2.06 
  fifo2/route19/a (d04bfn00yduk0)                                            0.00     5.77     1.00     0.00     0.31 &   203.89 r
  fifo2/route19/o (d04bfn00yduk0)                                                     5.65     1.00              8.64 &   212.53 r
  fifo2/n12579 (net)                                          9    20.45 
  fifo2/clk_gate_data_mem_reg_28__3_latch/en (d04cgc01nd0h0)                -0.31    19.35     1.00    -0.03    11.50 &   224.03 r
  data arrival time                                                                                                       224.03

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.94     128.94
  clock reconvergence pessimism                                                                                  0.00     128.94
  clock uncertainty                                                                                             50.00     178.94
  fifo2/clk_gate_data_mem_reg_28__3_latch/clk (d04cgc01nd0h0)                                                             178.94 r
  clock gating hold time                                                                       1.00            -10.37     168.57
  data required time                                                                                                      168.57
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.57
  data arrival time                                                                                                      -224.03
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              55.46


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                    5     5.15 
  fifo2/U1936/a (d04nab02yd0g0)                                            0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1936/out (d04nab02yd0g0)                                                  12.35     1.00             17.18 &   185.17 f
  fifo2/n3489 (net)                                         5     9.80 
  fifo2/place996/b (d04non02yn0f0)                                         0.00    14.68     1.00     0.00     2.50 &   187.67 f
  fifo2/place996/o1 (d04non02yn0f0)                                                 9.36     1.00              7.13 &   194.80 r
  fifo2/n4147 (net)                                         1     3.37 
  fifo2/place1267/a (d04bfn00yduk0)                                        0.00    11.32     1.00     0.00     2.45 &   197.25 r
  fifo2/place1267/o (d04bfn00yduk0)                                                 5.20     1.00              9.36 &   206.61 r
  fifo2/n4623 (net)                                         9    19.48 
  fifo2/clk_gate_data_mem_reg_11__latch/en (d04cgc01nd0h0)                 0.00    35.21     1.00     0.00    23.50 &   230.11 r
  data arrival time                                                                                                     230.11

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           136.55     136.55
  clock reconvergence pessimism                                                                                0.00     136.55
  clock uncertainty                                                                                           50.00     186.55
  fifo2/clk_gate_data_mem_reg_11__latch/clk (d04cgc01nd0h0)                                                             186.55 r
  clock gating hold time                                                                     1.00            -11.90     174.65
  data required time                                                                                                    174.65
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    174.65
  data arrival time                                                                                                    -230.11
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            55.46


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                     9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                            -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                    30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                           7    17.93 
  fifo2/post_place622/a (d04ann02yn0e0)                                    -0.86    45.13     1.00    -0.09    21.70 &   210.78 r
  fifo2/post_place622/o (d04ann02yn0e0)                                              9.60     1.00             14.88 &   225.66 r
  fifo2/N214 (net)                                           4     6.78 
  fifo2/clk_gate_data_mem_reg_8__6_latch/en (d04cgc01nd0h0)                 0.00    15.76     1.00     0.00     7.28 &   232.94 r
  data arrival time                                                                                                      232.94

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            137.64     137.64
  clock reconvergence pessimism                                                                                 0.00     137.64
  clock uncertainty                                                                                            50.00     187.64
  fifo2/clk_gate_data_mem_reg_8__6_latch/clk (d04cgc01nd0h0)                                                             187.64 r
  clock gating hold time                                                                      1.00            -10.20     177.44
  data required time                                                                                                     177.44
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     177.44
  data arrival time                                                                                                     -232.94
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             55.50


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U223/a (d04nab02yn0c0)                                               0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U223/out (d04nab02yn0c0)                                                     24.04     1.00             23.40 &   197.64 f
  fifo0/n1906 (net)                                           5     8.66 
  fifo0/route785/a (d04orn02yn0c0)                                          -0.22    24.21     1.00    -0.12     3.04 &   200.68 f
  fifo0/route785/o (d04orn02yn0c0)                                                    6.24     1.00             14.31 &   214.99 f
  fifo0/N106 (net)                                            1     3.72 
  fifo0/route786/a (d04inn00ynuh5)                                           0.00     6.27     1.00     0.00     0.31 &   215.30 f
  fifo0/route786/o1 (d04inn00ynuh5)                                                   6.19     1.00              3.79 &   219.09 r
  fifo0/n7279 (net)                                           5    18.92 
  fifo0/clk_gate_data_mem_reg_27__1_latch/en (d04cgc01nd0i0)                -0.29    22.26     1.00    -0.03     7.83 &   226.93 r
  data arrival time                                                                                                       226.93

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.24     132.24
  clock reconvergence pessimism                                                                                  0.00     132.24
  clock uncertainty                                                                                             50.00     182.24
  fifo0/clk_gate_data_mem_reg_27__1_latch/clk (d04cgc01nd0i0)                                                             182.24 r
  clock gating hold time                                                                       1.00            -10.83     171.41
  data required time                                                                                                      171.41
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.41
  data arrival time                                                                                                      -226.93
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              55.51


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_31__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/place319/a (d04inn00ynuc5)                                           0.00    11.52     1.00     0.00     1.43 &   199.07 r
  fifo0/place319/o1 (d04inn00ynuc5)                                                   3.61     1.00              3.11 &   202.18 f
  fifo0/n2000 (net)                                           1     1.18 
  fifo0/U199/a (d04nan02wn0c0)                                               0.00     3.66     1.00     0.00     0.31 &   202.50 f
  fifo0/U199/o1 (d04nan02wn0c0)                                                       4.61     1.00              5.90 &   208.40 r
  fifo0/n1999 (net)                                           1     0.92 
  fifo0/U379/a (d04nab02yn0d0)                                               0.00     4.62     1.00     0.00     0.18 &   208.58 r
  fifo0/U379/out (d04nab02yn0d0)                                                      5.06     1.00              9.44 &   218.02 r
  fifo0/n2153 (net)                                           1     2.15 
  fifo0/place571/a (d04inn00yd0f7)                                           0.00     5.11     1.00     0.00     0.34 &   218.36 r
  fifo0/place571/o1 (d04inn00yd0f7)                                                   8.65     1.00              4.58 &   222.94 f
  fifo0/n2348 (net)                                           5    14.28 
  fifo0/clk_gate_data_mem_reg_31__3_latch/en (d04cgc01nd0h0)                 0.00    10.69     1.00     0.00     1.26 &   224.20 f
  data arrival time                                                                                                       224.20

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.67     128.67
  clock reconvergence pessimism                                                                                  0.00     128.67
  clock uncertainty                                                                                             50.00     178.67
  fifo0/clk_gate_data_mem_reg_31__3_latch/clk (d04cgc01nd0h0)                                                             178.67 r
  clock gating hold time                                                                       1.00            -10.01     168.66
  data required time                                                                                                      168.66
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.66
  data arrival time                                                                                                      -224.20
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              55.55


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/place1242/b (d04non02yn0d5)                                          0.00    10.33     1.00     0.00     4.01 &   196.96 r
  fifo2/place1242/o1 (d04non02yn0d5)                                                  9.85     1.00              7.96 &   204.93 f
  fifo2/N206 (net)                                            3     6.55 
  fifo2/route20/a (d04bfn00yd0i0)                                            0.00    12.09     1.00     0.00     3.76 &   208.68 f
  fifo2/route20/o (d04bfn00yd0i0)                                                     5.94     1.00             13.61 &   222.30 f
  fifo2/n12580 (net)                                          3    11.97 
  fifo2/clk_gate_data_mem_reg_12__6_latch/en (d04cgc01nd0h0)                 0.00    22.56     1.00     0.00    11.24 &   233.54 f
  data arrival time                                                                                                       233.54

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             139.71     139.71
  clock reconvergence pessimism                                                                                  0.00     139.71
  clock uncertainty                                                                                             50.00     189.71
  fifo2/clk_gate_data_mem_reg_12__6_latch/clk (d04cgc01nd0h0)                                                             189.71 r
  clock gating hold time                                                                       1.00            -11.83     177.88
  data required time                                                                                                      177.88
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      177.88
  data arrival time                                                                                                      -233.54
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              55.66


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_0__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U197/b (d04non02yn0e0)                                              0.00    16.21     1.00     0.00     5.89 &   209.36 r
  fifo0/U197/o1 (d04non02yn0e0)                                                     13.38     1.00              9.33 &   218.69 f
  fifo0/N133 (net)                                           5    10.20 
  fifo0/clk_gate_data_mem_reg_0__2_latch/en (d04cgc01nd0h0)                -0.93    16.27     1.00    -0.11     4.46 &   223.15 f
  data arrival time                                                                                                      223.15

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.13     128.13
  clock reconvergence pessimism                                                                                 0.00     128.13
  clock uncertainty                                                                                            50.00     178.13
  fifo0/clk_gate_data_mem_reg_0__2_latch/clk (d04cgc01nd0h0)                                                             178.13 r
  clock gating hold time                                                                      1.00            -10.74     167.39
  data required time                                                                                                     167.39
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     167.39
  data arrival time                                                                                                     -223.15
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             55.77


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                         21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                           12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                    6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                            0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                  14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                          1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                        0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                         1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                        0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                          2     3.16 
  fifo2/place1237/a (d04bfn00ynud5)                                        0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place1237/o (d04bfn00ynud5)                                                 8.19     1.00              8.01 &   204.81 r
  fifo2/n4595 (net)                                         2     7.25 
  fifo2/place746/b (d04non02yd0h5)                                         0.00    16.37     1.00     0.00     7.75 &   212.55 r
  fifo2/place746/o1 (d04non02yd0h5)                                                10.09     1.00              8.00 &   220.55 f
  fifo2/n4338 (net)                                         9    20.38 
  fifo2/clk_gate_data_mem_reg_22__latch/en (d04cgc01nd0j0)                -0.30    21.43     1.00    -0.04    10.60 &   231.16 f
  data arrival time                                                                                                     231.16

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           135.34     135.34
  clock reconvergence pessimism                                                                                0.00     135.34
  clock uncertainty                                                                                           50.00     185.34
  fifo2/clk_gate_data_mem_reg_22__latch/clk (d04cgc01nd0j0)                                                             185.34 r
  clock gating hold time                                                                     1.00             -9.97     175.37
  data required time                                                                                                    175.37
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    175.37
  data arrival time                                                                                                    -231.16
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            55.78


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/place994/a (d04inn00ynuc5)                                          0.00     7.96     1.00     0.00     0.98 &   183.83 r
  fifo2/place994/o1 (d04inn00ynuc5)                                                  6.70     1.00              4.29 &   188.12 f
  fifo2/n4145 (net)                                          1     4.34 
  fifo2/post_place584/b (d04ann02yd0k0)                                    -0.13     9.90     1.00    -0.02     3.90 &   192.02 f
  fifo2/post_place584/o (d04ann02yd0k0)                                              5.73     1.00             10.52 &   202.54 f
  fifo2/n5521 (net)                                          9    24.47 
  fifo2/clk_gate_data_mem_reg_0__3_latch/en (d04cgc01nd0h0)                 0.00    34.69     1.00     0.00    18.67 &   221.21 f
  data arrival time                                                                                                      221.21

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.54     128.54
  clock reconvergence pessimism                                                                                 0.00     128.54
  clock uncertainty                                                                                            50.00     178.54
  fifo2/clk_gate_data_mem_reg_0__3_latch/clk (d04cgc01nd0h0)                                                             178.54 r
  clock gating hold time                                                                      1.00            -13.19     165.35
  data required time                                                                                                     165.35
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     165.35
  data arrival time                                                                                                     -221.21
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             55.86


  Startpoint: fifo0/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_14__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.07     152.07
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           23.13                       0.00     152.07 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             16.95     1.00             25.09 &   177.16 f
  fifo0/addr_wr[4] (net)                                      7     6.20 
  fifo0/place512/b (d04non02yn0d5)                                           0.00    17.85     1.00     0.00     2.59 &   179.75 f
  fifo0/place512/o1 (d04non02yn0d5)                                                   9.12     1.00              9.65 &   189.40 r
  fifo0/n2295 (net)                                           1     3.39 
  fifo0/place252/a (d04nan02yd0h0)                                           0.00     9.25     1.00     0.00     0.77 &   190.17 r
  fifo0/place252/o1 (d04nan02yd0h0)                                                  13.38     1.00              6.88 &   197.05 f
  fifo0/n4100 (net)                                           8    18.90 
  fifo0/U592/b (d04nob02yn0f0)                                               0.00    23.47     1.00     0.00     9.17 &   206.22 f
  fifo0/U592/out (d04nob02yn0f0)                                                      5.89     1.00              7.64 &   213.86 r
  fifo0/N119 (net)                                            1     2.41 
  fifo0/route787/a (d04bfn00yduk0)                                           0.00     6.04     1.00     0.00     0.66 &   214.52 r
  fifo0/route787/o (d04bfn00yduk0)                                                    6.48     1.00              9.25 &   223.77 r
  fifo0/n7281 (net)                                           5    19.70 
  fifo0/clk_gate_data_mem_reg_14__3_latch/en (d04cgc01nd0h0)                -0.14    10.58     1.00    -0.02     4.17 &   227.94 r
  data arrival time                                                                                                       227.94

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.73     131.73
  clock reconvergence pessimism                                                                                  0.00     131.73
  clock uncertainty                                                                                             50.00     181.73
  fifo0/clk_gate_data_mem_reg_14__3_latch/clk (d04cgc01nd0h0)                                                             181.73 r
  clock gating hold time                                                                       1.00             -9.66     172.07
  data required time                                                                                                      172.07
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.07
  data arrival time                                                                                                      -227.94
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              55.87


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U764/b (d04orn02yd0f7)                                               0.00    18.53     1.00     0.00     7.46 &   203.62 r
  fifo2/U764/o (d04orn02yd0f7)                                                        6.66     1.00             12.87 &   216.50 r
  fifo2/n3793 (net)                                           1     6.80 
  fifo2/place893/a (d04inn00yduq0)                                           0.00     6.86     1.00     0.00     0.83 &   217.33 r
  fifo2/place893/o1 (d04inn00yduq0)                                                   3.70     1.00              2.51 &   219.84 f
  fifo2/n4006 (net)                                           9    27.98 
  fifo2/clk_gate_data_mem_reg_30__5_latch/en (d04cgc01nd0i0)                -0.19    17.13     1.00    -0.02     5.41 &   225.25 f
  data arrival time                                                                                                       225.25

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.44     129.44
  clock reconvergence pessimism                                                                                  0.00     129.44
  clock uncertainty                                                                                             50.00     179.44
  fifo2/clk_gate_data_mem_reg_30__5_latch/clk (d04cgc01nd0i0)                                                             179.44 r
  clock gating hold time                                                                       1.00            -10.07     169.37
  data required time                                                                                                      169.37
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.37
  data arrival time                                                                                                      -225.25
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              55.88


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/U537/a (d04inn00wn0a5)                                               0.00    11.54     1.00     0.00     3.90 &   193.03 r
  fifo2/U537/o1 (d04inn00wn0a5)                                                       8.66     1.00              9.86 &   202.89 f
  fifo2/n3784 (net)                                           1     1.50 
  fifo2/U1104/b (d04nab02yn0f0)                                              0.00     8.67     1.00     0.00     0.23 &   203.12 f
  fifo2/U1104/out (d04nab02yn0f0)                                                     7.37     1.00              5.23 &   208.35 r
  fifo2/n3783 (net)                                           1     6.01 
  fifo2/post_place583/a (d04inn00ynuh5)                                      0.00    13.44     1.00     0.00     5.18 &   213.52 r
  fifo2/post_place583/o1 (d04inn00ynuh5)                                              6.53     1.00              4.04 &   217.56 f
  fifo2/n5520 (net)                                           9    17.25 
  fifo2/clk_gate_data_mem_reg_27__6_latch/en (d04cgc01nd0h0)                -0.17    25.62     1.00    -0.10    13.93 &   231.50 f
  data arrival time                                                                                                       231.50

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.76     137.76
  clock reconvergence pessimism                                                                                  0.00     137.76
  clock uncertainty                                                                                             50.00     187.76
  fifo2/clk_gate_data_mem_reg_27__6_latch/clk (d04cgc01nd0h0)                                                             187.76 r
  clock gating hold time                                                                       1.00            -12.23     175.53
  data required time                                                                                                      175.53
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.53
  data arrival time                                                                                                      -231.50
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              55.97


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_0__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                     9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                             -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                     15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                          4     3.16 
  fifo1/U218/a (d04inn00wn0a5)                                              0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U218/o1 (d04inn00wn0a5)                                                     10.18     1.00             12.23 &   204.97 f
  fifo1/n2016 (net)                                          1     1.83 
  fifo1/U268/a (d04non02yd0f0)                                              0.00    10.22     1.00     0.00     0.43 &   205.41 f
  fifo1/U268/o1 (d04non02yd0f0)                                                     18.51     1.00             12.25 &   217.65 r
  fifo1/N133 (net)                                           5    10.62 
  fifo1/clk_gate_data_mem_reg_0__2_latch/en (d04cgc01nd0h0)                 0.00    20.18     1.00     0.00     6.08 &   223.73 r
  data arrival time                                                                                                      223.73

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.29     128.29
  clock reconvergence pessimism                                                                                 0.00     128.29
  clock uncertainty                                                                                            50.00     178.29
  fifo1/clk_gate_data_mem_reg_0__2_latch/clk (d04cgc01nd0h0)                                                             178.29 r
  clock gating hold time                                                                      1.00            -10.58     167.71
  data required time                                                                                                     167.71
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     167.71
  data arrival time                                                                                                     -223.73
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             56.02


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_30__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                               11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                           4    10.20 
  fifo1/U292/a (d04non02yd0f7)                                               0.00    12.48     1.00     0.00     1.83 &   206.86 r
  fifo1/U292/o1 (d04non02yd0f7)                                                      12.22     1.00              7.06 &   213.92 f
  fifo1/N103 (net)                                            5    17.95 
  fifo1/clk_gate_data_mem_reg_30__2_latch/en (d04cgc01nd0h0)                 0.00    23.12     1.00     0.00    10.41 &   224.33 f
  data arrival time                                                                                                       224.33

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.92     129.92
  clock reconvergence pessimism                                                                                  0.00     129.92
  clock uncertainty                                                                                             50.00     179.92
  fifo1/clk_gate_data_mem_reg_30__2_latch/clk (d04cgc01nd0h0)                                                             179.92 r
  clock gating hold time                                                                       1.00            -11.65     168.27
  data required time                                                                                                      168.27
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.27
  data arrival time                                                                                                      -224.33
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              56.06


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_0__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                     9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                             -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                     15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                          4     3.16 
  fifo1/U218/a (d04inn00wn0a5)                                              0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U218/o1 (d04inn00wn0a5)                                                     10.18     1.00             12.23 &   204.97 f
  fifo1/n2016 (net)                                          1     1.83 
  fifo1/U268/a (d04non02yd0f0)                                              0.00    10.22     1.00     0.00     0.43 &   205.41 f
  fifo1/U268/o1 (d04non02yd0f0)                                                     18.51     1.00             12.25 &   217.65 r
  fifo1/N133 (net)                                           5    10.62 
  fifo1/clk_gate_data_mem_reg_0__3_latch/en (d04cgc01nd0h0)                 0.00    19.95     1.00     0.00     4.69 &   222.35 r
  data arrival time                                                                                                      222.35

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.60     126.60
  clock reconvergence pessimism                                                                                 0.00     126.60
  clock uncertainty                                                                                            50.00     176.60
  fifo1/clk_gate_data_mem_reg_0__3_latch/clk (d04cgc01nd0h0)                                                             176.60 r
  clock gating hold time                                                                      1.00            -10.53     166.08
  data required time                                                                                                     166.08
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     166.08
  data arrival time                                                                                                     -222.35
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             56.27


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_6__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U580/b (d04nob02yn0f0)                                              0.00    16.21     1.00     0.00     6.47 &   209.94 r
  fifo0/U580/out (d04nob02yn0f0)                                                    16.61     1.00             12.27 &   222.21 f
  fifo0/N127 (net)                                           5    12.64 
  fifo0/clk_gate_data_mem_reg_6__1_latch/en (d04cgc01nd0i0)                 0.00    20.73     1.00     0.00     4.99 &   227.20 f
  data arrival time                                                                                                      227.20

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            132.30     132.30
  clock reconvergence pessimism                                                                                 0.00     132.30
  clock uncertainty                                                                                            50.00     182.30
  fifo0/clk_gate_data_mem_reg_6__1_latch/clk (d04cgc01nd0i0)                                                             182.30 r
  clock gating hold time                                                                      1.00            -11.38     170.91
  data required time                                                                                                     170.91
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.91
  data arrival time                                                                                                     -227.20
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             56.28


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_9__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                     5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                        9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                          4     2.76 
  fifo0/U24/a (d04nan02yn0b6)                                               0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U24/o1 (d04nan02yn0b6)                                                      30.78     1.00             19.81 &   204.49 f
  fifo0/n4000 (net)                                          4    10.03 
  fifo0/U605/b (d04non02yd0f7)                                              0.00    31.62     1.00     0.00     3.51 &   208.00 f
  fifo0/U605/o1 (d04non02yd0f7)                                                     14.12     1.00             11.86 &   219.86 r
  fifo0/N124 (net)                                           5     8.73 
  fifo0/clk_gate_data_mem_reg_9__0_latch/en (d04cgc01nd0e0)                -0.75    15.75     1.00    -0.09     4.07 &   223.93 r
  data arrival time                                                                                                      223.93

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.56     126.56
  clock reconvergence pessimism                                                                                 0.00     126.56
  clock uncertainty                                                                                            50.00     176.56
  fifo0/clk_gate_data_mem_reg_9__0_latch/clk (d04cgc01nd0e0)                                                             176.56 r
  clock gating hold time                                                                      1.00             -8.91     167.65
  data required time                                                                                                     167.65
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     167.65
  data arrival time                                                                                                     -223.93
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             56.28


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_10__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U293/b (d04orn02wn0b0)                                               0.00    11.43     1.00     0.00     1.07 &   178.05 r
  fifo1/U293/o (d04orn02wn0b0)                                                       11.14     1.00             18.37 &   196.42 r
  fifo1/n2600 (net)                                           2     1.38 
  fifo1/U540/a (d04non02yn0b7)                                               0.00    11.14     1.00     0.00     0.13 &   196.55 r
  fifo1/U540/o1 (d04non02yn0b7)                                                       9.71     1.00              8.93 &   205.48 f
  fifo1/n3400 (net)                                           3     3.26 
  fifo1/U577/a (d04nob02yn0f0)                                               0.00     9.76     1.00     0.00     0.48 &   205.96 f
  fifo1/U577/out (d04nob02yn0f0)                                                     17.31     1.00             15.57 &   221.53 f
  fifo1/N123 (net)                                            5    14.20 
  fifo1/clk_gate_data_mem_reg_10__1_latch/en (d04cgc01nd0i0)                 0.00    27.38     1.00     0.00    10.30 &   231.83 f
  data arrival time                                                                                                       231.83

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.38     137.38
  clock reconvergence pessimism                                                                                  0.00     137.38
  clock uncertainty                                                                                             50.00     187.38
  fifo1/clk_gate_data_mem_reg_10__1_latch/clk (d04cgc01nd0i0)                                                             187.38 r
  clock gating hold time                                                                       1.00            -11.87     175.51
  data required time                                                                                                      175.51
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.51
  data arrival time                                                                                                      -231.83
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              56.32


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U1196/b (d04orn02yd0d5)                                              0.00    18.20     1.00     0.00     5.74 &   191.48 r
  fifo2/U1196/o (d04orn02yd0d5)                                                      16.60     1.00             19.08 &   210.56 r
  fifo2/n3789 (net)                                           2    10.57 
  fifo2/U766/a (d04inn00ynui5)                                               0.00    22.59     1.00     0.00     5.13 &   215.69 r
  fifo2/U766/o1 (d04inn00ynui5)                                                       7.26     1.00              3.97 &   219.67 f
  fifo2/N180 (net)                                            5    13.91 
  fifo2/clk_gate_data_mem_reg_25__0_latch/en (d04cgc01nd0h0)                -0.28    23.83     1.00    -0.03    10.33 &   230.00 f
  data arrival time                                                                                                       230.00

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.24     135.24
  clock reconvergence pessimism                                                                                  0.00     135.24
  clock uncertainty                                                                                             50.00     185.24
  fifo2/clk_gate_data_mem_reg_25__0_latch/clk (d04cgc01nd0h0)                                                             185.24 r
  clock gating hold time                                                                       1.00            -11.66     173.58
  data required time                                                                                                      173.58
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.58
  data arrival time                                                                                                      -230.00
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              56.42


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_12__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                              -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                      12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                           4     3.07 
  fifo0/U595/a (d04nob02yn0f0)                                               0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U595/out (d04nob02yn0f0)                                                     26.99     1.00             15.22 &   209.09 r
  fifo0/N121 (net)                                            5    15.25 
  fifo0/clk_gate_data_mem_reg_12__1_latch/en (d04cgc01nd0h0)                -2.41    36.33     1.00    -0.26    14.29 &   223.39 r
  data arrival time                                                                                                       223.39

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.99     128.99
  clock reconvergence pessimism                                                                                  0.00     128.99
  clock uncertainty                                                                                             50.00     178.99
  fifo0/clk_gate_data_mem_reg_12__1_latch/clk (d04cgc01nd0h0)                                                             178.99 r
  clock gating hold time                                                                       1.00            -12.05     166.94
  data required time                                                                                                      166.94
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      166.94
  data arrival time                                                                                                      -223.39
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              56.45


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_4__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                     9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                             -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                     11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                          4     3.22 
  fifo1/U196/a (d04inn00yn0a5)                                              0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U196/o1 (d04inn00yn0a5)                                                      6.17     1.00              5.97 &   197.19 f
  fifo1/n2018 (net)                                          1     1.29 
  fifo1/U109/a (d04non02yn0d5)                                              0.00     6.18     1.00     0.00     0.16 &   197.35 f
  fifo1/U109/o1 (d04non02yn0d5)                                                     10.90     1.00              9.20 &   206.55 r
  fifo1/N129 (net)                                           3     4.71 
  fifo1/route45/a (d04bfn00yduk0)                                           0.00    11.13     1.00     0.00     1.14 &   207.69 r
  fifo1/route45/o (d04bfn00yduk0)                                                    6.48     1.00              9.78 &   217.47 r
  fifo1/n6241 (net)                                          3    16.51 
  fifo1/clk_gate_data_mem_reg_4__1_latch/en (d04cgc01nd0h0)                 0.00    15.54     1.00     0.00     9.04 &   226.51 r
  data arrival time                                                                                                      226.51

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            129.97     129.97
  clock reconvergence pessimism                                                                                 0.00     129.97
  clock uncertainty                                                                                            50.00     179.97
  fifo1/clk_gate_data_mem_reg_4__1_latch/clk (d04cgc01nd0h0)                                                             179.97 r
  clock gating hold time                                                                      1.00             -9.97     170.00
  data required time                                                                                                     170.00
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.00
  data arrival time                                                                                                     -226.51
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             56.52


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/place1242/b (d04non02yn0d5)                                          0.00    10.33     1.00     0.00     4.01 &   196.96 r
  fifo2/place1242/o1 (d04non02yn0d5)                                                  9.85     1.00              7.96 &   204.93 f
  fifo2/N206 (net)                                            3     6.55 
  fifo2/route21/a (d04bfn00ynud5)                                            0.00    11.08     1.00     0.00     1.11 &   206.04 f
  fifo2/route21/o (d04bfn00ynud5)                                                     9.64     1.00             10.37 &   216.41 f
  fifo2/n12581 (net)                                          5    11.89 
  fifo2/clk_gate_data_mem_reg_12__3_latch/en (d04cgc01nd0h0)                -2.11    25.10     1.00    -0.33    13.12 &   229.53 f
  data arrival time                                                                                                       229.53

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.91     134.91
  clock reconvergence pessimism                                                                                  0.00     134.91
  clock uncertainty                                                                                             50.00     184.91
  fifo2/clk_gate_data_mem_reg_12__3_latch/clk (d04cgc01nd0h0)                                                             184.91 r
  clock gating hold time                                                                       1.00            -11.92     172.98
  data required time                                                                                                      172.98
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.98
  data arrival time                                                                                                      -229.53
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              56.54


  Startpoint: fifo1/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_6__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.63     152.63
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                          21.07                       0.00     152.63 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                                            14.55     1.00             23.47 &   176.10 f
  fifo1/addr_wr[0] (net)                                     9     5.16 
  fifo1/U288/a (d04orn02yn0b0)                                             -0.28    14.99     1.00    -0.03     1.59 &   177.69 f
  fifo1/U288/o (d04orn02yn0b0)                                                       6.01     1.00             15.16 &   192.85 f
  fifo1/n12 (net)                                            2     2.13 
  fifo1/U290/a (d04non02yn0b7)                                             -0.09     6.09     1.00    -0.01     0.46 &   193.31 f
  fifo1/U290/o1 (d04non02yn0b7)                                                     18.51     1.00             12.70 &   206.01 r
  fifo1/n3600 (net)                                          4     3.68 
  fifo1/U592/a (d04nob02yn0f0)                                              0.00    18.53     1.00     0.00     0.43 &   206.44 r
  fifo1/U592/out (d04nob02yn0f0)                                                     6.15     1.00             10.07 &   216.51 r
  fifo1/N127 (net)                                           1     2.12 
  fifo1/route34/a (d04bfn00yd0k0)                                           0.00     6.17     1.00     0.00     0.23 &   216.74 r
  fifo1/route34/o (d04bfn00yd0k0)                                                    6.30     1.00              9.36 &   226.10 r
  fifo1/n6228 (net)                                          5    15.22 
  fifo1/clk_gate_data_mem_reg_6__1_latch/en (d04cgc01nd0i0)                 0.00    14.07     1.00     0.00     6.95 &   233.05 r
  data arrival time                                                                                                      233.05

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            136.51     136.51
  clock reconvergence pessimism                                                                                 0.00     136.51
  clock uncertainty                                                                                            50.00     186.51
  fifo1/clk_gate_data_mem_reg_6__1_latch/clk (d04cgc01nd0i0)                                                             186.51 r
  clock gating hold time                                                                      1.00            -10.05     176.46
  data required time                                                                                                     176.46
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     176.46
  data arrival time                                                                                                     -233.05
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             56.59


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_10__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                           12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                    6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                            -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                    18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                         1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                             0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                    15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                         8    13.36 
  fifo1/U577/b (d04nob02yn0f0)                                             0.00    17.79     1.00     0.00     4.89 &   206.39 f
  fifo1/U577/out (d04nob02yn0f0)                                                   25.51     1.00             14.65 &   221.04 r
  fifo1/N123 (net)                                          5    14.45 
  fifo1/clk_gate_data_mem_reg_10__latch/en (d04cgc01nd0j0)                 0.00    28.52     1.00     0.00     4.35 &   225.39 r
  data arrival time                                                                                                     225.39

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           128.53     128.53
  clock reconvergence pessimism                                                                                0.00     128.53
  clock uncertainty                                                                                           50.00     178.53
  fifo1/clk_gate_data_mem_reg_10__latch/clk (d04cgc01nd0j0)                                                             178.53 r
  clock gating hold time                                                                     1.00             -9.77     168.76
  data required time                                                                                                    168.76
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    168.76
  data arrival time                                                                                                    -225.39
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            56.62


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_5__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                     5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                               0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                      26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                          4     6.03 
  fifo0/U604/a (d04non02yn0e0)                                             -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U604/o1 (d04non02yn0e0)                                                     13.66     1.00              9.31 &   210.59 f
  fifo0/N128 (net)                                           5    11.43 
  fifo0/clk_gate_data_mem_reg_5__0_latch/en (d04cgc01nd0c0)                -0.29    22.05     1.00    -0.03    10.91 &   221.50 f
  data arrival time                                                                                                      221.50

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            124.37     124.37
  clock reconvergence pessimism                                                                                 0.00     124.37
  clock uncertainty                                                                                            50.00     174.37
  fifo0/clk_gate_data_mem_reg_5__0_latch/clk (d04cgc01nd0c0)                                                             174.37 r
  clock gating hold time                                                                      1.00             -9.71     164.66
  data required time                                                                                                     164.66
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     164.66
  data arrival time                                                                                                     -221.50
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             56.84


  Startpoint: fifo1/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_6__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.63     152.63
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                          21.07                       0.00     152.63 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                                            14.55     1.00             23.47 &   176.10 f
  fifo1/addr_wr[0] (net)                                     9     5.16 
  fifo1/U288/a (d04orn02yn0b0)                                             -0.28    14.99     1.00    -0.03     1.59 &   177.69 f
  fifo1/U288/o (d04orn02yn0b0)                                                       6.01     1.00             15.16 &   192.85 f
  fifo1/n12 (net)                                            2     2.13 
  fifo1/U290/a (d04non02yn0b7)                                             -0.09     6.09     1.00    -0.01     0.46 &   193.31 f
  fifo1/U290/o1 (d04non02yn0b7)                                                     18.51     1.00             12.70 &   206.01 r
  fifo1/n3600 (net)                                          4     3.68 
  fifo1/U592/a (d04nob02yn0f0)                                              0.00    18.53     1.00     0.00     0.43 &   206.44 r
  fifo1/U592/out (d04nob02yn0f0)                                                     6.15     1.00             10.07 &   216.51 r
  fifo1/N127 (net)                                           1     2.12 
  fifo1/route34/a (d04bfn00yd0k0)                                           0.00     6.17     1.00     0.00     0.23 &   216.74 r
  fifo1/route34/o (d04bfn00yd0k0)                                                    6.30     1.00              9.36 &   226.10 r
  fifo1/n6228 (net)                                          5    15.22 
  fifo1/clk_gate_data_mem_reg_6__2_latch/en (d04cgc01nd0h0)                 0.00    14.24     1.00     0.00     8.58 &   234.68 r
  data arrival time                                                                                                      234.68

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            137.76     137.76
  clock reconvergence pessimism                                                                                 0.00     137.76
  clock uncertainty                                                                                            50.00     187.76
  fifo1/clk_gate_data_mem_reg_6__2_latch/clk (d04cgc01nd0h0)                                                             187.76 r
  clock gating hold time                                                                      1.00             -9.98     177.79
  data required time                                                                                                     177.79
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     177.79
  data arrival time                                                                                                     -234.68
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             56.90


  Startpoint: fifo0/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_14__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.07     152.07
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                         23.13                       0.00     152.07 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                                           16.95     1.00             25.09 &   177.16 f
  fifo0/addr_wr[4] (net)                                    7     6.20 
  fifo0/place512/b (d04non02yn0d5)                                         0.00    17.85     1.00     0.00     2.59 &   179.75 f
  fifo0/place512/o1 (d04non02yn0d5)                                                 9.12     1.00              9.65 &   189.40 r
  fifo0/n2295 (net)                                         1     3.39 
  fifo0/place252/a (d04nan02yd0h0)                                         0.00     9.25     1.00     0.00     0.77 &   190.17 r
  fifo0/place252/o1 (d04nan02yd0h0)                                                13.38     1.00              6.88 &   197.05 f
  fifo0/n4100 (net)                                         8    18.90 
  fifo0/U592/b (d04nob02yn0f0)                                             0.00    23.47     1.00     0.00     9.17 &   206.22 f
  fifo0/U592/out (d04nob02yn0f0)                                                    5.89     1.00              7.64 &   213.86 r
  fifo0/N119 (net)                                          1     2.41 
  fifo0/route787/a (d04bfn00yduk0)                                         0.00     6.04     1.00     0.00     0.66 &   214.52 r
  fifo0/route787/o (d04bfn00yduk0)                                                  6.48     1.00              9.25 &   223.77 r
  fifo0/n7281 (net)                                         5    19.70 
  fifo0/clk_gate_data_mem_reg_14__latch/en (d04cgc01nd0i0)                -0.19    13.79     1.00    -0.02     4.07 &   227.84 r
  data arrival time                                                                                                     227.84

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           130.75     130.75
  clock reconvergence pessimism                                                                                0.00     130.75
  clock uncertainty                                                                                           50.00     180.75
  fifo0/clk_gate_data_mem_reg_14__latch/clk (d04cgc01nd0i0)                                                             180.75 r
  clock gating hold time                                                                     1.00             -9.84     170.91
  data required time                                                                                                    170.91
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    170.91
  data arrival time                                                                                                    -227.84
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            56.93


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/place917/a (d04inn00ynue3)                                           0.00     8.19     1.00     0.00     2.58 &   188.25 f
  fifo2/place917/o1 (d04inn00ynue3)                                                   5.25     1.00              5.60 &   193.85 r
  fifo2/n4029 (net)                                           2     4.19 
  fifo2/place916/a (d04inn00ynuf5)                                           0.00     5.37     1.00     0.00     0.56 &   194.41 r
  fifo2/place916/o1 (d04inn00ynuf5)                                                   6.61     1.00              3.86 &   198.27 f
  fifo2/n4028 (net)                                           8     9.99 
  fifo2/U10/b (d04nab02yn0c0)                                                0.00    12.54     1.00     0.00     5.01 &   203.28 f
  fifo2/U10/out (d04nab02yn0c0)                                                       5.56     1.00              6.92 &   210.20 r
  fifo2/n3671 (net)                                           1     1.67 
  fifo2/U13/a (d04nab02yn0f0)                                                0.00     5.65     1.00     0.00     0.49 &   210.69 r
  fifo2/U13/out (d04nab02yn0f0)                                                       6.59     1.00              9.06 &   219.75 r
  fifo2/n3665 (net)                                           1     4.31 
  fifo2/place990/a (d04inn00ynuh5)                                           0.00     8.20     1.00     0.00     1.94 &   221.70 r
  fifo2/place990/o1 (d04inn00ynuh5)                                                   6.50     1.00              3.61 &   225.31 f
  fifo2/n4141 (net)                                           9    19.29 
  fifo2/clk_gate_data_mem_reg_31__1_latch/en (d04cgc01nd0h0)                 0.00    19.81     1.00     0.00     6.84 &   232.15 f
  data arrival time                                                                                                       232.15

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.63     136.63
  clock reconvergence pessimism                                                                                  0.00     136.63
  clock uncertainty                                                                                             50.00     186.63
  fifo2/clk_gate_data_mem_reg_31__1_latch/clk (d04cgc01nd0h0)                                                             186.63 r
  clock gating hold time                                                                       1.00            -11.45     175.18
  data required time                                                                                                      175.18
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.18
  data arrival time                                                                                                      -232.15
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              56.97


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/U1936/out (d04nab02yd0g0)                                                    12.35     1.00             17.18 &   185.17 f
  fifo2/n3489 (net)                                           5     9.80 
  fifo2/place996/b (d04non02yn0f0)                                           0.00    14.68     1.00     0.00     2.50 &   187.67 f
  fifo2/place996/o1 (d04non02yn0f0)                                                   9.36     1.00              7.13 &   194.80 r
  fifo2/n4147 (net)                                           1     3.37 
  fifo2/place1267/a (d04bfn00yduk0)                                          0.00    11.32     1.00     0.00     2.45 &   197.25 r
  fifo2/place1267/o (d04bfn00yduk0)                                                   5.20     1.00              9.36 &   206.61 r
  fifo2/n4623 (net)                                           9    19.48 
  fifo2/clk_gate_data_mem_reg_11__0_latch/en (d04cgc01nd0h0)                 0.00    35.22     1.00     0.00    21.57 &   228.18 r
  data arrival time                                                                                                       228.18

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.81     132.81
  clock reconvergence pessimism                                                                                  0.00     132.81
  clock uncertainty                                                                                             50.00     182.81
  fifo2/clk_gate_data_mem_reg_11__0_latch/clk (d04cgc01nd0h0)                                                             182.81 r
  clock gating hold time                                                                       1.00            -11.63     171.19
  data required time                                                                                                      171.19
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.19
  data arrival time                                                                                                      -228.18
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              56.99


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place1237/a (d04bfn00ynud5)                                          0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place1237/o (d04bfn00ynud5)                                                   8.19     1.00              8.01 &   204.81 r
  fifo2/n4595 (net)                                           2     7.25 
  fifo2/place746/b (d04non02yd0h5)                                           0.00    16.37     1.00     0.00     7.75 &   212.55 r
  fifo2/place746/o1 (d04non02yd0h5)                                                  10.09     1.00              8.00 &   220.55 f
  fifo2/n4338 (net)                                           9    20.38 
  fifo2/clk_gate_data_mem_reg_22__5_latch/en (d04cgc01nd0i0)                -0.31    21.87     1.00    -0.04     8.52 &   229.07 f
  data arrival time                                                                                                       229.07

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.08     133.08
  clock reconvergence pessimism                                                                                  0.00     133.08
  clock uncertainty                                                                                             50.00     183.08
  fifo2/clk_gate_data_mem_reg_22__5_latch/clk (d04cgc01nd0i0)                                                             183.08 r
  clock gating hold time                                                                       1.00            -11.05     172.03
  data required time                                                                                                      172.03
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.03
  data arrival time                                                                                                      -229.07
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.04


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_4__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                        21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                          16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                   9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                           -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                   11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                        4     3.22 
  fifo1/U196/a (d04inn00yn0a5)                                            0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U196/o1 (d04inn00yn0a5)                                                    6.17     1.00              5.97 &   197.19 f
  fifo1/n2018 (net)                                        1     1.29 
  fifo1/U109/a (d04non02yn0d5)                                            0.00     6.18     1.00     0.00     0.16 &   197.35 f
  fifo1/U109/o1 (d04non02yn0d5)                                                   10.90     1.00              9.20 &   206.55 r
  fifo1/N129 (net)                                         3     4.71 
  fifo1/route45/a (d04bfn00yduk0)                                         0.00    11.13     1.00     0.00     1.14 &   207.69 r
  fifo1/route45/o (d04bfn00yduk0)                                                  6.48     1.00              9.78 &   217.47 r
  fifo1/n6241 (net)                                        3    16.51 
  fifo1/clk_gate_data_mem_reg_4__latch/en (d04cgc01nd0h0)                 0.00    15.95     1.00     0.00     8.85 &   226.32 r
  data arrival time                                                                                                    226.32

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          129.23     129.23
  clock reconvergence pessimism                                                                               0.00     129.23
  clock uncertainty                                                                                          50.00     179.23
  fifo1/clk_gate_data_mem_reg_4__latch/clk (d04cgc01nd0h0)                                                             179.23 r
  clock gating hold time                                                                    1.00            -10.02     169.21
  data required time                                                                                                   169.21
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   169.21
  data arrival time                                                                                                   -226.32
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           57.11


  Startpoint: fifo1/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_rd_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        154.09     154.09
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                                     21.39                       0.00     154.09 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                                        8.03     1.00             19.10 &   173.19 r
  fifo1/cnt_data[5] (net)                                3     1.92 
  fifo1/place530/a (d04orn02yn0b0)                                      0.00     8.05     1.00     0.00     0.31 &   173.50 r
  fifo1/place530/o (d04orn02yn0b0)                                              11.25     1.00             12.82 &   186.32 r
  fifo1/n2317 (net)                                      3     2.20 
  fifo1/place103/a (d04orn02wn0b5)                                      0.00    11.28     1.00     0.00     0.41 &   186.73 r
  fifo1/place103/o (d04orn02wn0b5)                                               8.11     1.00             16.96 &   203.69 r
  fifo1/n2130 (net)                                      1     2.26 
  fifo1/place112/a (d04ann02yd0k0)                                      0.00     8.26     1.00     0.00     0.78 &   204.46 r
  fifo1/place112/o (d04ann02yd0k0)                                               7.02     1.00             12.05 &   216.51 r
  fifo1/n2318 (net)                                      7    15.31 
  fifo1/clk_gate_data_rd_reg_1_latch/en (d04cgc01nd0i0)                 0.00    28.16     1.00     0.00    15.02 &   231.53 r
  data arrival time                                                                                                  231.53

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        136.17     136.17
  clock reconvergence pessimism                                                                             0.00     136.17
  clock uncertainty                                                                                        50.00     186.17
  fifo1/clk_gate_data_rd_reg_1_latch/clk (d04cgc01nd0i0)                                                             186.17 r
  clock gating hold time                                                                  1.00            -11.81     174.36
  data required time                                                                                                 174.36
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 174.36
  data arrival time                                                                                                 -231.53
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         57.17


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                     9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                            -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                    30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                           7    17.93 
  fifo2/post_place622/a (d04ann02yn0e0)                                    -0.86    45.13     1.00    -0.09    21.70 &   210.78 r
  fifo2/post_place622/o (d04ann02yn0e0)                                              9.60     1.00             14.88 &   225.66 r
  fifo2/N214 (net)                                           4     6.78 
  fifo2/clk_gate_data_mem_reg_8__0_latch/en (d04cgc01nd0h0)                 0.00    15.85     1.00     0.00     7.92 &   233.58 r
  data arrival time                                                                                                      233.58

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            136.49     136.49
  clock reconvergence pessimism                                                                                 0.00     136.49
  clock uncertainty                                                                                            50.00     186.49
  fifo2/clk_gate_data_mem_reg_8__0_latch/clk (d04cgc01nd0h0)                                                             186.49 r
  clock gating hold time                                                                      1.00            -10.09     176.41
  data required time                                                                                                     176.41
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     176.41
  data arrival time                                                                                                     -233.58
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             57.17


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_7__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                        21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                          23.59     1.00             26.94 &   179.60 r
  fifo1/addr_wr[3] (net)                                   6     3.83 
  fifo1/U578/a (d04orn02wn0b0)                                            0.00    23.93     1.00     0.00     0.88 &   180.48 r
  fifo1/U578/o (d04orn02wn0b0)                                                    11.59     1.00             17.72 &   198.20 r
  fifo1/n3100 (net)                                        1     1.24 
  fifo1/U579/a (d04nab02yd0f5)                                            0.00    11.60     1.00     0.00     0.26 &   198.46 r
  fifo1/U579/out (d04nab02yd0f5)                                                  10.45     1.00             12.31 &   210.76 r
  fifo1/n3700 (net)                                        3     8.28 
  fifo1/U589/b (d04nob02yn0f0)                                            0.00    11.95     1.00     0.00     2.72 &   213.49 r
  fifo1/U589/out (d04nob02yn0f0)                                                  11.82     1.00             10.72 &   224.21 f
  fifo1/N126 (net)                                         5     8.15 
  fifo1/clk_gate_data_mem_reg_7__latch/en (d04cgc01nd0d0)                -0.16    12.55     1.00    -0.02     1.90 &   226.10 f
  data arrival time                                                                                                    226.10

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          128.19     128.19
  clock reconvergence pessimism                                                                               0.00     128.19
  clock uncertainty                                                                                          50.00     178.19
  fifo1/clk_gate_data_mem_reg_7__latch/clk (d04cgc01nd0d0)                                                             178.19 r
  clock gating hold time                                                                    1.00             -9.26     168.93
  data required time                                                                                                   168.93
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   168.93
  data arrival time                                                                                                   -226.10
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           57.18


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U1196/b (d04orn02yd0d5)                                              0.00    18.20     1.00     0.00     5.74 &   191.48 r
  fifo2/U1196/o (d04orn02yd0d5)                                                      16.60     1.00             19.08 &   210.56 r
  fifo2/n3789 (net)                                           2    10.57 
  fifo2/U766/a (d04inn00ynui5)                                               0.00    22.59     1.00     0.00     5.13 &   215.69 r
  fifo2/U766/o1 (d04inn00ynui5)                                                       7.26     1.00              3.97 &   219.67 f
  fifo2/N180 (net)                                            5    13.91 
  fifo2/clk_gate_data_mem_reg_25__6_latch/en (d04cgc01nd0h0)                -0.30    24.78     1.00    -0.03    13.29 &   232.96 f
  data arrival time                                                                                                       232.96

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.84     137.84
  clock reconvergence pessimism                                                                                  0.00     137.84
  clock uncertainty                                                                                             50.00     187.84
  fifo2/clk_gate_data_mem_reg_25__6_latch/clk (d04cgc01nd0h0)                                                             187.84 r
  clock gating hold time                                                                       1.00            -12.12     175.72
  data required time                                                                                                      175.72
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.72
  data arrival time                                                                                                      -232.96
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.24


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_23__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U585/b (d04nab02wn0b0)                                              -0.20    13.04     1.00    -0.03     1.53 &   175.76 f
  fifo1/U585/out (d04nab02wn0b0)                                                     14.35     1.00             17.46 &   193.22 r
  fifo1/n3200 (net)                                           1     1.81 
  fifo1/U586/a (d04nab02yd0i0)                                              -0.24    14.37     1.00    -0.03     0.36 &   193.58 r
  fifo1/U586/out (d04nab02yd0i0)                                                     11.56     1.00             13.90 &   207.48 r
  fifo1/n4200 (net)                                           8    13.99 
  fifo1/U127/a (d04non02yd0f7)                                               0.00    15.81     1.00     0.00     5.05 &   212.53 r
  fifo1/U127/o1 (d04non02yd0f7)                                                      12.73     1.00              7.57 &   220.09 f
  fifo1/N110 (net)                                            5    16.15 
  fifo1/clk_gate_data_mem_reg_23__3_latch/en (d04cgc01nd0g0)                -0.88    16.94     1.00    -0.11     3.04 &   223.13 f
  data arrival time                                                                                                       223.13

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             126.09     126.09
  clock reconvergence pessimism                                                                                  0.00     126.09
  clock uncertainty                                                                                             50.00     176.09
  fifo1/clk_gate_data_mem_reg_23__3_latch/clk (d04cgc01nd0g0)                                                             176.09 r
  clock gating hold time                                                                       1.00            -10.20     165.89
  data required time                                                                                                      165.89
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.89
  data arrival time                                                                                                      -223.13
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.24


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/place1242/b (d04non02yn0d5)                                          0.00    10.33     1.00     0.00     4.01 &   196.96 r
  fifo2/place1242/o1 (d04non02yn0d5)                                                  9.85     1.00              7.96 &   204.93 f
  fifo2/N206 (net)                                            3     6.55 
  fifo2/route21/a (d04bfn00ynud5)                                            0.00    11.08     1.00     0.00     1.11 &   206.04 f
  fifo2/route21/o (d04bfn00ynud5)                                                     9.64     1.00             10.37 &   216.41 f
  fifo2/n12581 (net)                                          5    11.89 
  fifo2/clk_gate_data_mem_reg_12__4_latch/en (d04cgc01nd0i0)                -2.10    25.06     1.00    -0.35    12.78 &   229.19 f
  data arrival time                                                                                                       229.19

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.66     133.66
  clock reconvergence pessimism                                                                                  0.00     133.66
  clock uncertainty                                                                                             50.00     183.66
  fifo2/clk_gate_data_mem_reg_12__4_latch/clk (d04cgc01nd0i0)                                                             183.66 r
  clock gating hold time                                                                       1.00            -11.72     171.94
  data required time                                                                                                      171.94
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.94
  data arrival time                                                                                                      -229.19
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.25


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_10__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U293/b (d04orn02wn0b0)                                               0.00    11.43     1.00     0.00     1.07 &   178.05 r
  fifo1/U293/o (d04orn02wn0b0)                                                       11.14     1.00             18.37 &   196.42 r
  fifo1/n2600 (net)                                           2     1.38 
  fifo1/U540/a (d04non02yn0b7)                                               0.00    11.14     1.00     0.00     0.13 &   196.55 r
  fifo1/U540/o1 (d04non02yn0b7)                                                       9.71     1.00              8.93 &   205.48 f
  fifo1/n3400 (net)                                           3     3.26 
  fifo1/U577/a (d04nob02yn0f0)                                               0.00     9.76     1.00     0.00     0.48 &   205.96 f
  fifo1/U577/out (d04nob02yn0f0)                                                     17.31     1.00             15.57 &   221.53 f
  fifo1/N123 (net)                                            5    14.20 
  fifo1/clk_gate_data_mem_reg_10__2_latch/en (d04cgc01nd0h0)                 0.00    28.39     1.00     0.00    14.78 &   236.31 f
  data arrival time                                                                                                       236.31

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             141.67     141.67
  clock reconvergence pessimism                                                                                  0.00     141.67
  clock uncertainty                                                                                             50.00     191.67
  fifo1/clk_gate_data_mem_reg_10__2_latch/clk (d04cgc01nd0h0)                                                             191.67 r
  clock gating hold time                                                                       1.00            -12.64     179.03
  data required time                                                                                                      179.03
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      179.03
  data arrival time                                                                                                      -236.31
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.29


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_30__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/U289/a (d04non02yd0f7)                                               0.00    13.78     1.00     0.00     5.93 &   203.57 r
  fifo0/U289/o1 (d04non02yd0f7)                                                      12.71     1.00              6.78 &   210.35 f
  fifo0/N103 (net)                                            5    20.45 
  fifo0/clk_gate_data_mem_reg_30__1_latch/en (d04cgc01nd0h0)                -0.45    28.66     1.00    -0.05    11.43 &   221.78 f
  data arrival time                                                                                                       221.78

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             127.11     127.11
  clock reconvergence pessimism                                                                                  0.00     127.11
  clock uncertainty                                                                                             50.00     177.11
  fifo0/clk_gate_data_mem_reg_30__1_latch/clk (d04cgc01nd0h0)                                                             177.11 r
  clock gating hold time                                                                       1.00            -12.71     164.41
  data required time                                                                                                      164.41
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      164.41
  data arrival time                                                                                                      -221.78
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.37


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_13__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                         21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                           10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                    6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                              0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                     26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                         4     8.43 
  fifo1/post_place255/b (d04non02yn0d5)                                    0.00    26.71     1.00     0.00     1.93 &   196.49 f
  fifo1/post_place255/o1 (d04non02yn0d5)                                           21.64     1.00             16.64 &   213.14 r
  fifo1/n2622 (net)                                         4     8.63 
  fifo1/route35/a (d04bfn00ynud5)                                          0.00    22.27     1.00     0.00     1.70 &   214.84 r
  fifo1/route35/o (d04bfn00ynud5)                                                   7.62     1.00              9.03 &   223.86 r
  fifo1/n6229 (net)                                         2     7.32 
  fifo1/clk_gate_data_mem_reg_13__latch/en (d04cgc01nd0i0)                -0.27    18.85     1.00    -0.03     5.78 &   229.64 r
  data arrival time                                                                                                     229.64

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           132.62     132.62
  clock reconvergence pessimism                                                                                0.00     132.62
  clock uncertainty                                                                                           50.00     182.62
  fifo1/clk_gate_data_mem_reg_13__latch/clk (d04cgc01nd0i0)                                                             182.62 r
  clock gating hold time                                                                     1.00            -10.35     172.27
  data required time                                                                                                    172.27
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    172.27
  data arrival time                                                                                                    -229.64
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            57.37


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U1909/b (d04nob02yd0i0)                                              0.00    21.09     1.00     0.00     8.05 &   204.21 r
  fifo2/U1909/out (d04nob02yd0i0)                                                    11.93     1.00              8.15 &   212.36 f
  fifo2/N182 (net)                                            9    29.73 
  fifo2/clk_gate_data_mem_reg_24__0_latch/en (d04cgc01nd0i0)                 0.00    40.49     1.00     0.00    15.05 &   227.41 f
  data arrival time                                                                                                       227.41

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.72     133.72
  clock reconvergence pessimism                                                                                  0.00     133.72
  clock uncertainty                                                                                             50.00     183.72
  fifo2/clk_gate_data_mem_reg_24__0_latch/clk (d04cgc01nd0i0)                                                             183.72 r
  clock gating hold time                                                                       1.00            -13.87     169.85
  data required time                                                                                                      169.85
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.85
  data arrival time                                                                                                      -227.41
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.56


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_23__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U585/b (d04nab02wn0b0)                                              -0.20    13.04     1.00    -0.03     1.53 &   175.76 f
  fifo1/U585/out (d04nab02wn0b0)                                                     14.35     1.00             17.46 &   193.22 r
  fifo1/n3200 (net)                                           1     1.81 
  fifo1/U586/a (d04nab02yd0i0)                                              -0.24    14.37     1.00    -0.03     0.36 &   193.58 r
  fifo1/U586/out (d04nab02yd0i0)                                                     11.56     1.00             13.90 &   207.48 r
  fifo1/n4200 (net)                                           8    13.99 
  fifo1/U127/a (d04non02yd0f7)                                               0.00    15.81     1.00     0.00     5.05 &   212.53 r
  fifo1/U127/o1 (d04non02yd0f7)                                                      12.73     1.00              7.57 &   220.09 f
  fifo1/N110 (net)                                            5    16.15 
  fifo1/clk_gate_data_mem_reg_23__0_latch/en (d04cgc01nd0h0)                -1.04    18.80     1.00    -0.12     6.56 &   226.66 f
  data arrival time                                                                                                       226.66

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.71     130.71
  clock reconvergence pessimism                                                                                  0.00     130.71
  clock uncertainty                                                                                             50.00     180.71
  fifo1/clk_gate_data_mem_reg_23__0_latch/clk (d04cgc01nd0h0)                                                             180.71 r
  clock gating hold time                                                                       1.00            -11.69     169.02
  data required time                                                                                                      169.02
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.02
  data arrival time                                                                                                      -226.66
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.64


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                        21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                          23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                   9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                          -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                  30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                         7    17.93 
  fifo2/post_place622/a (d04ann02yn0e0)                                  -0.86    45.13     1.00    -0.09    21.70 &   210.78 r
  fifo2/post_place622/o (d04ann02yn0e0)                                            9.60     1.00             14.88 &   225.66 r
  fifo2/N214 (net)                                         4     6.78 
  fifo2/clk_gate_data_mem_reg_8__latch/en (d04cgc01nd0h0)                 0.00    15.85     1.00     0.00     8.22 &   233.88 r
  data arrival time                                                                                                    233.88

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          136.33     136.33
  clock reconvergence pessimism                                                                               0.00     136.33
  clock uncertainty                                                                                          50.00     186.33
  fifo2/clk_gate_data_mem_reg_8__latch/clk (d04cgc01nd0h0)                                                             186.33 r
  clock gating hold time                                                                    1.00            -10.09     176.24
  data required time                                                                                                   176.24
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   176.24
  data arrival time                                                                                                   -233.88
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           57.64


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_30__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place49/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place49/o (d04orn02yn0f0)                                               11.04     1.00             12.36 &   205.02 r
  fifo1/n2415 (net)                                           4    10.20 
  fifo1/U292/a (d04non02yd0f7)                                               0.00    12.48     1.00     0.00     1.83 &   206.86 r
  fifo1/U292/o1 (d04non02yd0f7)                                                      12.22     1.00              7.06 &   213.92 f
  fifo1/N103 (net)                                            5    17.95 
  fifo1/clk_gate_data_mem_reg_30__3_latch/en (d04cgc01nd0b0)                 0.00    26.17     1.00     0.00    16.02 &   229.94 f
  data arrival time                                                                                                       229.94

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.35     133.35
  clock reconvergence pessimism                                                                                  0.00     133.35
  clock uncertainty                                                                                             50.00     183.35
  fifo1/clk_gate_data_mem_reg_30__3_latch/clk (d04cgc01nd0b0)                                                             183.35 r
  clock gating hold time                                                                       1.00            -11.11     172.24
  data required time                                                                                                      172.24
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.24
  data arrival time                                                                                                      -229.94
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.70


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_29__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                    5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                              0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                     26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                         4     6.03 
  fifo0/route18/a (d04orn02yd0d5)                                         -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/route18/o (d04orn02yd0d5)                                                   8.10     1.00             14.53 &   215.82 r
  fifo0/N104 (net)                                          1     5.25 
  fifo0/route19/a (d04inn00yduo7)                                          0.00     8.30     1.00     0.00     0.90 &   216.72 r
  fifo0/route19/o1 (d04inn00yduo7)                                                  5.38     1.00              3.19 &   219.91 f
  fifo0/n6509 (net)                                         5    20.35 
  fifo0/clk_gate_data_mem_reg_29__latch/en (d04cgc01nd0h0)                -0.26    16.48     1.00    -0.03     8.11 &   228.01 f
  data arrival time                                                                                                     228.01

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           131.34     131.34
  clock reconvergence pessimism                                                                                0.00     131.34
  clock uncertainty                                                                                           50.00     181.34
  fifo0/clk_gate_data_mem_reg_29__latch/clk (d04cgc01nd0h0)                                                             181.34 r
  clock gating hold time                                                                     1.00            -11.03     170.31
  data required time                                                                                                    170.31
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    170.31
  data arrival time                                                                                                    -228.01
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            57.71


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_26__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/U542/a (d04non02yn0d5)                                               0.00    11.99     1.00     0.00     1.88 &   199.52 r
  fifo0/U542/o1 (d04non02yn0d5)                                                      16.99     1.00              9.07 &   208.59 f
  fifo0/N107 (net)                                            5    14.26 
  fifo0/clk_gate_data_mem_reg_26__2_latch/en (d04cgc01nd0i0)                -0.48    29.67     1.00    -0.05    16.35 &   224.94 f
  data arrival time                                                                                                       224.94

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.49     129.49
  clock reconvergence pessimism                                                                                  0.00     129.49
  clock uncertainty                                                                                             50.00     179.49
  fifo0/clk_gate_data_mem_reg_26__2_latch/clk (d04cgc01nd0i0)                                                             179.49 r
  clock gating hold time                                                                       1.00            -12.28     167.21
  data required time                                                                                                      167.21
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.21
  data arrival time                                                                                                      -224.94
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.73


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                    5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                            0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                   8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                         5    10.12 
  fifo2/U537/a (d04inn00wn0a5)                                             0.00    11.54     1.00     0.00     3.90 &   193.03 r
  fifo2/U537/o1 (d04inn00wn0a5)                                                     8.66     1.00              9.86 &   202.89 f
  fifo2/n3784 (net)                                         1     1.50 
  fifo2/U1104/b (d04nab02yn0f0)                                            0.00     8.67     1.00     0.00     0.23 &   203.12 f
  fifo2/U1104/out (d04nab02yn0f0)                                                   7.37     1.00              5.23 &   208.35 r
  fifo2/n3783 (net)                                         1     6.01 
  fifo2/post_place583/a (d04inn00ynuh5)                                    0.00    13.44     1.00     0.00     5.18 &   213.52 r
  fifo2/post_place583/o1 (d04inn00ynuh5)                                            6.53     1.00              4.04 &   217.56 f
  fifo2/n5520 (net)                                         9    17.25 
  fifo2/clk_gate_data_mem_reg_27__latch/en (d04cgc01nd0h0)                -0.17    25.65     1.00    -0.10    14.15 &   231.71 f
  data arrival time                                                                                                     231.71

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           135.93     135.93
  clock reconvergence pessimism                                                                                0.00     135.93
  clock uncertainty                                                                                           50.00     185.93
  fifo2/clk_gate_data_mem_reg_27__latch/clk (d04cgc01nd0h0)                                                             185.93 r
  clock gating hold time                                                                     1.00            -11.96     173.97
  data required time                                                                                                    173.97
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    173.97
  data arrival time                                                                                                    -231.71
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            57.74


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_1__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                        21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                           8.70     1.00             22.86 &   175.55 f
  fifo1/addr_wr[2] (net)                                   6     4.86 
  fifo1/U7/a (d04inn00nn0a5)                                              0.00     9.27     1.00     0.00     1.46 &   177.01 f
  fifo1/U7/o1 (d04inn00nn0a5)                                                     13.05     1.00             12.72 &   189.72 r
  fifo1/n1884 (net)                                        4     2.08 
  fifo1/U28/a (d04nan02yn0b5)                                             0.00    13.06     1.00     0.00     0.20 &   189.93 r
  fifo1/U28/o1 (d04nan02yn0b5)                                                    22.59     1.00             16.91 &   206.84 f
  fifo1/n3900 (net)                                        4     7.08 
  fifo1/U600/a (d04non02yn0f0)                                           -0.99    22.73     1.00    -0.11     2.54 &   209.38 f
  fifo1/U600/o1 (d04non02yn0f0)                                                   22.08     1.00             16.15 &   225.53 r
  fifo1/N132 (net)                                         5    13.86 
  fifo1/clk_gate_data_mem_reg_1__latch/en (d04cgc01nd0i0)                 0.00    25.14     1.00     0.00     5.02 &   230.55 r
  data arrival time                                                                                                    230.55

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          133.92     133.92
  clock reconvergence pessimism                                                                               0.00     133.92
  clock uncertainty                                                                                          50.00     183.92
  fifo1/clk_gate_data_mem_reg_1__latch/clk (d04cgc01nd0i0)                                                             183.92 r
  clock gating hold time                                                                    1.00            -11.13     172.78
  data required time                                                                                                   172.78
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   172.78
  data arrival time                                                                                                   -230.55
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           57.77


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U223/a (d04nab02yn0c0)                                               0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U223/out (d04nab02yn0c0)                                                     24.04     1.00             23.40 &   197.64 f
  fifo0/n1906 (net)                                           5     8.66 
  fifo0/route785/a (d04orn02yn0c0)                                          -0.22    24.21     1.00    -0.12     3.04 &   200.68 f
  fifo0/route785/o (d04orn02yn0c0)                                                    6.24     1.00             14.31 &   214.99 f
  fifo0/N106 (net)                                            1     3.72 
  fifo0/route786/a (d04inn00ynuh5)                                           0.00     6.27     1.00     0.00     0.31 &   215.30 f
  fifo0/route786/o1 (d04inn00ynuh5)                                                   6.19     1.00              3.79 &   219.09 r
  fifo0/n7279 (net)                                           5    18.92 
  fifo0/clk_gate_data_mem_reg_27__0_latch/en (d04cgc01nd0j0)                -0.32    23.54     1.00    -0.03    11.73 &   230.83 r
  data arrival time                                                                                                       230.83

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.55     132.55
  clock reconvergence pessimism                                                                                  0.00     132.55
  clock uncertainty                                                                                             50.00     182.55
  fifo0/clk_gate_data_mem_reg_27__0_latch/clk (d04cgc01nd0j0)                                                             182.55 r
  clock gating hold time                                                                       1.00             -9.50     173.05
  data required time                                                                                                      173.05
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.05
  data arrival time                                                                                                      -230.83
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.78


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_26__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/U542/a (d04non02yn0d5)                                               0.00    11.99     1.00     0.00     1.88 &   199.52 r
  fifo0/U542/o1 (d04non02yn0d5)                                                      16.99     1.00              9.07 &   208.59 f
  fifo0/N107 (net)                                            5    14.26 
  fifo0/clk_gate_data_mem_reg_26__0_latch/en (d04cgc01nd0c0)                -0.46    29.07     1.00    -0.05    13.11 &   221.70 f
  data arrival time                                                                                                       221.70

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             124.45     124.45
  clock reconvergence pessimism                                                                                  0.00     124.45
  clock uncertainty                                                                                             50.00     174.45
  fifo0/clk_gate_data_mem_reg_26__0_latch/clk (d04cgc01nd0c0)                                                             174.45 r
  clock gating hold time                                                                       1.00            -10.53     163.92
  data required time                                                                                                      163.92
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      163.92
  data arrival time                                                                                                      -221.70
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.78


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_29__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                       26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                           4     6.03 
  fifo0/route18/a (d04orn02yd0d5)                                           -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/route18/o (d04orn02yd0d5)                                                     8.10     1.00             14.53 &   215.82 r
  fifo0/N104 (net)                                            1     5.25 
  fifo0/route19/a (d04inn00yduo7)                                            0.00     8.30     1.00     0.00     0.90 &   216.72 r
  fifo0/route19/o1 (d04inn00yduo7)                                                    5.38     1.00              3.19 &   219.91 f
  fifo0/n6509 (net)                                           5    20.35 
  fifo0/clk_gate_data_mem_reg_29__3_latch/en (d04cgc01nd0h0)                -0.20    13.42     1.00    -0.03     6.23 &   226.14 f
  data arrival time                                                                                                       226.14

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.54     128.54
  clock reconvergence pessimism                                                                                  0.00     128.54
  clock uncertainty                                                                                             50.00     178.54
  fifo0/clk_gate_data_mem_reg_29__3_latch/clk (d04cgc01nd0h0)                                                             178.54 r
  clock gating hold time                                                                       1.00            -10.21     168.33
  data required time                                                                                                      168.33
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.33
  data arrival time                                                                                                      -226.14
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.81


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U1909/b (d04nob02yd0i0)                                              0.00    21.09     1.00     0.00     8.05 &   204.21 r
  fifo2/U1909/out (d04nob02yd0i0)                                                    11.93     1.00              8.15 &   212.36 f
  fifo2/N182 (net)                                            9    29.73 
  fifo2/clk_gate_data_mem_reg_24__1_latch/en (d04cgc01nd0h0)                 0.00    40.50     1.00     0.00    15.15 &   227.51 f
  data arrival time                                                                                                       227.51

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.62     133.62
  clock reconvergence pessimism                                                                                  0.00     133.62
  clock uncertainty                                                                                             50.00     183.62
  fifo2/clk_gate_data_mem_reg_24__1_latch/clk (d04cgc01nd0h0)                                                             183.62 r
  clock gating hold time                                                                       1.00            -13.92     169.70
  data required time                                                                                                      169.70
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.70
  data arrival time                                                                                                      -227.51
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.82


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_28__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                              -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                      12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                           4     3.07 
  fifo0/U291/a (d04inn00wn0a5)                                               0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U291/o1 (d04inn00wn0a5)                                                       6.07     1.00              7.11 &   200.99 f
  fifo0/n12 (net)                                             1     0.72 
  fifo0/place79/b (d04orn02yn0c0)                                            0.00     6.08     1.00     0.00     0.08 &   201.07 f
  fifo0/place79/o (d04orn02yn0c0)                                                     4.56     1.00             10.20 &   211.27 f
  fifo0/n2208 (net)                                           1     2.63 
  fifo0/place407/a (d04inn00ynuf5)                                           0.00     4.61     1.00     0.00     0.33 &   211.61 f
  fifo0/place407/o1 (d04inn00ynuf5)                                                  13.97     1.00              5.42 &   217.03 r
  fifo0/n2086 (net)                                           5    23.06 
  fifo0/clk_gate_data_mem_reg_28__1_latch/en (d04cgc01nd0h0)                -1.38    24.36     1.00    -0.39     6.52 &   223.55 r
  data arrival time                                                                                                       223.55

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             126.20     126.20
  clock reconvergence pessimism                                                                                  0.00     126.20
  clock uncertainty                                                                                             50.00     176.20
  fifo0/clk_gate_data_mem_reg_28__1_latch/clk (d04cgc01nd0h0)                                                             176.20 r
  clock gating hold time                                                                       1.00            -10.57     165.63
  data required time                                                                                                      165.63
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.63
  data arrival time                                                                                                      -223.55
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              57.92


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_23__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                           12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                    6     4.03 
  fifo1/U585/b (d04nab02wn0b0)                                            -0.20    13.04     1.00    -0.03     1.53 &   175.76 f
  fifo1/U585/out (d04nab02wn0b0)                                                   14.35     1.00             17.46 &   193.22 r
  fifo1/n3200 (net)                                         1     1.81 
  fifo1/U586/a (d04nab02yd0i0)                                            -0.24    14.37     1.00    -0.03     0.36 &   193.58 r
  fifo1/U586/out (d04nab02yd0i0)                                                   11.56     1.00             13.90 &   207.48 r
  fifo1/n4200 (net)                                         8    13.99 
  fifo1/U127/a (d04non02yd0f7)                                             0.00    15.81     1.00     0.00     5.05 &   212.53 r
  fifo1/U127/o1 (d04non02yd0f7)                                                    12.73     1.00              7.57 &   220.09 f
  fifo1/N110 (net)                                          5    16.15 
  fifo1/clk_gate_data_mem_reg_23__latch/en (d04cgc01nd0i0)                -1.04    18.75     1.00    -0.12     6.40 &   226.49 f
  data arrival time                                                                                                     226.49

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           129.06     129.06
  clock reconvergence pessimism                                                                                0.00     129.06
  clock uncertainty                                                                                           50.00     179.06
  fifo1/clk_gate_data_mem_reg_23__latch/clk (d04cgc01nd0i0)                                                             179.06 r
  clock gating hold time                                                                     1.00            -10.51     168.55
  data required time                                                                                                    168.55
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    168.55
  data arrival time                                                                                                    -226.49
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            57.94


  Startpoint: fifo0/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_7__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          150.83     150.83
  fifo0/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                       22.69                       0.00     150.83 r
  fifo0/cnt_data_reg_5_/o (d04fyj43yd0g0)                                          7.55     1.00             22.86 &   173.70 f
  fifo0/cnt_data[5] (net)                                  4     4.17 
  fifo0/U1302/a (d04nab02yd0i0)                                           0.00     7.69     1.00     0.00     0.73 &   174.43 f
  fifo0/U1302/out (d04nab02yd0i0)                                                  9.48     1.00             12.02 &   186.44 f
  fifo0/n2124 (net)                                        4     8.99 
  fifo0/U511/a (d04nab02yd0i0)                                            0.00    11.37     1.00     0.00     2.27 &   188.71 f
  fifo0/U511/out (d04nab02yd0i0)                                                  12.46     1.00             13.11 &   201.82 f
  fifo0/n3900 (net)                                        8    14.14 
  fifo0/U591/b (d04nob02yn0b5)                                            0.00    16.68     1.00     0.00     3.86 &   205.68 f
  fifo0/U591/out (d04nob02yn0b5)                                                   7.10     1.00              8.16 &   213.84 r
  fifo0/N126 (net)                                         1     1.28 
  fifo0/post_route6/a (d04bfn00yd0i0)                                     0.00     7.12     1.00     0.00     0.27 &   214.11 r
  fifo0/post_route6/o (d04bfn00yd0i0)                                              9.30     1.00             11.66 &   225.77 r
  fifo0/n18 (net)                                          5    19.63 
  fifo0/clk_gate_data_mem_reg_7__latch/en (d04cgc01nd0h0)                -0.18    13.36     1.00    -0.02     3.26 &   229.03 r
  data arrival time                                                                                                    229.03

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          131.08     131.08
  clock reconvergence pessimism                                                                               0.00     131.08
  clock uncertainty                                                                                          50.00     181.08
  fifo0/clk_gate_data_mem_reg_7__latch/clk (d04cgc01nd0h0)                                                             181.08 r
  clock gating hold time                                                                    1.00            -10.02     171.07
  data required time                                                                                                   171.07
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   171.07
  data arrival time                                                                                                   -229.03
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           57.96


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_2__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                     6     4.91 
  fifo1/U293/b (d04orn02wn0b0)                                              0.00    11.43     1.00     0.00     1.07 &   178.05 r
  fifo1/U293/o (d04orn02wn0b0)                                                      11.14     1.00             18.37 &   196.42 r
  fifo1/n2600 (net)                                          2     1.38 
  fifo1/U540/a (d04non02yn0b7)                                              0.00    11.14     1.00     0.00     0.13 &   196.55 r
  fifo1/U540/o1 (d04non02yn0b7)                                                      9.71     1.00              8.93 &   205.48 f
  fifo1/n3400 (net)                                          3     3.26 
  fifo1/U591/a (d04nob02yd0g0)                                              0.00     9.76     1.00     0.00     0.48 &   205.96 f
  fifo1/U591/out (d04nob02yd0g0)                                                    10.00     1.00             14.28 &   220.24 f
  fifo1/N131 (net)                                           5    20.06 
  fifo1/clk_gate_data_mem_reg_2__2_latch/en (d04cgc01nd0i0)                -2.62    25.38     1.00    -0.60    12.46 &   232.71 f
  data arrival time                                                                                                      232.71

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            136.92     136.92
  clock reconvergence pessimism                                                                                 0.00     136.92
  clock uncertainty                                                                                            50.00     186.92
  fifo1/clk_gate_data_mem_reg_2__2_latch/clk (d04cgc01nd0i0)                                                             186.92 r
  clock gating hold time                                                                      1.00            -12.21     174.71
  data required time                                                                                                     174.71
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     174.71
  data arrival time                                                                                                     -232.71
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             58.00


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_30__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                         23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                           14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                    6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                    0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                             5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                         1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                         0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                         8    11.88 
  fifo0/U289/a (d04non02yd0f7)                                             0.00    13.78     1.00     0.00     5.93 &   203.57 r
  fifo0/U289/o1 (d04non02yd0f7)                                                    12.71     1.00              6.78 &   210.35 f
  fifo0/N103 (net)                                          5    20.45 
  fifo0/clk_gate_data_mem_reg_30__latch/en (d04cgc01nd0c0)                -0.34    22.42     1.00    -0.04     5.99 &   216.34 f
  data arrival time                                                                                                     216.34

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           118.00     118.00
  clock reconvergence pessimism                                                                                0.00     118.00
  clock uncertainty                                                                                           50.00     168.00
  fifo0/clk_gate_data_mem_reg_30__latch/clk (d04cgc01nd0c0)                                                             168.00 r
  clock gating hold time                                                                     1.00             -9.68     158.32
  data required time                                                                                                    158.32
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    158.32
  data arrival time                                                                                                    -216.34
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            58.02


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place760/b (d04non02yd0h5)                                           0.00    15.27     1.00     0.00     7.63 &   217.76 r
  fifo2/place760/o1 (d04non02yd0h5)                                                   7.62     1.00              5.59 &   223.35 f
  fifo2/n4346 (net)                                           5    10.16 
  fifo2/clk_gate_data_mem_reg_10__1_latch/en (d04cgc01nd0h0)                -0.17    14.71     1.00    -0.02     2.94 &   226.29 f
  data arrival time                                                                                                       226.29

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.50     128.50
  clock reconvergence pessimism                                                                                  0.00     128.50
  clock uncertainty                                                                                             50.00     178.50
  fifo2/clk_gate_data_mem_reg_10__1_latch/clk (d04cgc01nd0h0)                                                             178.50 r
  clock gating hold time                                                                       1.00            -10.27     168.23
  data required time                                                                                                      168.23
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.23
  data arrival time                                                                                                      -226.29
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              58.06


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_25__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place48/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place48/o (d04orn02yn0f0)                                               11.69     1.00             12.16 &   204.83 r
  fifo1/n2800 (net)                                           4    10.79 
  fifo1/U29/b (d04non02yd0h5)                                                0.00    13.56     1.00     0.00     3.41 &   208.24 r
  fifo1/U29/o1 (d04non02yd0h5)                                                       12.20     1.00              7.60 &   215.84 f
  fifo1/N108 (net)                                            5    20.84 
  fifo1/clk_gate_data_mem_reg_25__3_latch/en (d04cgc01nd0b0)                -1.08    22.99     1.00    -0.13    11.65 &   227.49 f
  data arrival time                                                                                                       227.49

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.93     129.93
  clock reconvergence pessimism                                                                                  0.00     129.93
  clock uncertainty                                                                                             50.00     179.93
  fifo1/clk_gate_data_mem_reg_25__3_latch/clk (d04cgc01nd0b0)                                                             179.93 r
  clock gating hold time                                                                       1.00            -10.52     169.40
  data required time                                                                                                      169.40
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.40
  data arrival time                                                                                                      -227.49
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              58.09


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_16__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U297/b (d04non02yd0d0)                                              -0.37    20.42     1.00    -0.04     3.34 &   180.45 f
  fifo0/U297/o1 (d04non02yd0d0)                                                      10.61     1.00             12.45 &   192.90 r
  fifo0/n3500 (net)                                           3     2.45 
  fifo0/U594/a (d04nob02yn0d0)                                               0.00    10.63     1.00     0.00     0.33 &   193.22 r
  fifo0/U594/out (d04nob02yn0d0)                                                      9.38     1.00             12.74 &   205.97 r
  fifo0/N117 (net)                                            2     2.70 
  fifo0/route24/a (d04bfn00ynud5)                                           -0.15     9.47     1.00    -0.02     0.63 &   206.60 r
  fifo0/route24/o (d04bfn00ynud5)                                                     8.79     1.00              9.64 &   216.24 r
  fifo0/n6513 (net)                                           3     7.01 
  fifo0/clk_gate_data_mem_reg_16__0_latch/en (d04cgc01nd0c0)                 0.00    10.19     1.00     0.00     2.73 &   218.97 r
  data arrival time                                                                                                       218.97

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             120.35     120.35
  clock reconvergence pessimism                                                                                  0.00     120.35
  clock uncertainty                                                                                             50.00     170.35
  fifo0/clk_gate_data_mem_reg_16__0_latch/clk (d04cgc01nd0c0)                                                             170.35 r
  clock gating hold time                                                                       1.00             -9.48     160.87
  data required time                                                                                                      160.87
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      160.87
  data arrival time                                                                                                      -218.97
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              58.10


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/place1242/b (d04non02yn0d5)                                          0.00    10.33     1.00     0.00     4.01 &   196.96 r
  fifo2/place1242/o1 (d04non02yn0d5)                                                  9.85     1.00              7.96 &   204.93 f
  fifo2/N206 (net)                                            3     6.55 
  fifo2/clk_gate_data_mem_reg_12__0_latch/en (d04cgc01nd0g0)                 0.00    12.10     1.00     0.00     3.82 &   208.74 f
  data arrival time                                                                                                       208.74

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             109.85     109.85
  clock reconvergence pessimism                                                                                  0.00     109.85
  clock uncertainty                                                                                             50.00     159.85
  fifo2/clk_gate_data_mem_reg_12__0_latch/clk (d04cgc01nd0g0)                                                             159.85 r
  clock gating hold time                                                                       1.00             -9.40     150.45
  data required time                                                                                                      150.45
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      150.45
  data arrival time                                                                                                      -208.74
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              58.30


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/place917/a (d04inn00ynue3)                                           0.00     8.19     1.00     0.00     2.58 &   188.25 f
  fifo2/place917/o1 (d04inn00ynue3)                                                   5.25     1.00              5.60 &   193.85 r
  fifo2/n4029 (net)                                           2     4.19 
  fifo2/place916/a (d04inn00ynuf5)                                           0.00     5.37     1.00     0.00     0.56 &   194.41 r
  fifo2/place916/o1 (d04inn00ynuf5)                                                   6.61     1.00              3.86 &   198.27 f
  fifo2/n4028 (net)                                           8     9.99 
  fifo2/U10/b (d04nab02yn0c0)                                                0.00    12.54     1.00     0.00     5.01 &   203.28 f
  fifo2/U10/out (d04nab02yn0c0)                                                       5.56     1.00              6.92 &   210.20 r
  fifo2/n3671 (net)                                           1     1.67 
  fifo2/U13/a (d04nab02yn0f0)                                                0.00     5.65     1.00     0.00     0.49 &   210.69 r
  fifo2/U13/out (d04nab02yn0f0)                                                       6.59     1.00              9.06 &   219.75 r
  fifo2/n3665 (net)                                           1     4.31 
  fifo2/place990/a (d04inn00ynuh5)                                           0.00     8.20     1.00     0.00     1.94 &   221.70 r
  fifo2/place990/o1 (d04inn00ynuh5)                                                   6.50     1.00              3.61 &   225.31 f
  fifo2/n4141 (net)                                           9    19.29 
  fifo2/clk_gate_data_mem_reg_31__0_latch/en (d04cgc01nd0h0)                 0.00    18.63     1.00     0.00     5.87 &   231.18 f
  data arrival time                                                                                                       231.18

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.89     133.89
  clock reconvergence pessimism                                                                                  0.00     133.89
  clock uncertainty                                                                                             50.00     183.89
  fifo2/clk_gate_data_mem_reg_31__0_latch/clk (d04cgc01nd0h0)                                                             183.89 r
  clock gating hold time                                                                       1.00            -11.05     172.85
  data required time                                                                                                      172.85
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.85
  data arrival time                                                                                                      -231.18
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              58.33


  Startpoint: fifo0/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_7__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            150.83     150.83
  fifo0/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                         22.69                       0.00     150.83 r
  fifo0/cnt_data_reg_5_/o (d04fyj43yd0g0)                                            7.55     1.00             22.86 &   173.70 f
  fifo0/cnt_data[5] (net)                                    4     4.17 
  fifo0/U1302/a (d04nab02yd0i0)                                             0.00     7.69     1.00     0.00     0.73 &   174.43 f
  fifo0/U1302/out (d04nab02yd0i0)                                                    9.48     1.00             12.02 &   186.44 f
  fifo0/n2124 (net)                                          4     8.99 
  fifo0/U511/a (d04nab02yd0i0)                                              0.00    11.37     1.00     0.00     2.27 &   188.71 f
  fifo0/U511/out (d04nab02yd0i0)                                                    12.46     1.00             13.11 &   201.82 f
  fifo0/n3900 (net)                                          8    14.14 
  fifo0/U591/b (d04nob02yn0b5)                                              0.00    16.68     1.00     0.00     3.86 &   205.68 f
  fifo0/U591/out (d04nob02yn0b5)                                                     7.10     1.00              8.16 &   213.84 r
  fifo0/N126 (net)                                           1     1.28 
  fifo0/post_route6/a (d04bfn00yd0i0)                                       0.00     7.12     1.00     0.00     0.27 &   214.11 r
  fifo0/post_route6/o (d04bfn00yd0i0)                                                9.30     1.00             11.66 &   225.77 r
  fifo0/n18 (net)                                            5    19.63 
  fifo0/clk_gate_data_mem_reg_7__3_latch/en (d04cgc01nd0h0)                -0.18    13.28     1.00    -0.02     1.86 &   227.63 r
  data arrival time                                                                                                      227.63

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            129.22     129.22
  clock reconvergence pessimism                                                                                 0.00     129.22
  clock uncertainty                                                                                            50.00     179.22
  fifo0/clk_gate_data_mem_reg_7__3_latch/clk (d04cgc01nd0h0)                                                             179.22 r
  clock gating hold time                                                                      1.00            -10.05     169.18
  data required time                                                                                                     169.18
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     169.18
  data arrival time                                                                                                     -227.63
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             58.45


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_15__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                 0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                         9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                           4     2.76 
  fifo0/U9/a (d04nab02yd0d3)                                                 0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U9/out (d04nab02yd0d3)                                                       16.77     1.00             13.00 &   197.68 r
  fifo0/n1904 (net)                                           4     8.38 
  fifo0/U365/b (d04non02yd0f7)                                               0.00    23.22     1.00     0.00     6.57 &   204.26 r
  fifo0/U365/o1 (d04non02yd0f7)                                                       9.84     1.00              8.28 &   212.53 f
  fifo0/N118 (net)                                            5    15.73 
  fifo0/clk_gate_data_mem_reg_15__0_latch/en (d04cgc01nd0h0)                 0.00    36.38     1.00     0.00    21.49 &   234.02 f
  data arrival time                                                                                                       234.02

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             140.15     140.15
  clock reconvergence pessimism                                                                                  0.00     140.15
  clock uncertainty                                                                                             50.00     190.15
  fifo0/clk_gate_data_mem_reg_15__0_latch/clk (d04cgc01nd0h0)                                                             190.15 r
  clock gating hold time                                                                       1.00            -14.59     175.56
  data required time                                                                                                      175.56
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.56
  data arrival time                                                                                                      -234.02
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              58.47


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                         21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                           23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                    9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                           -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                   30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                          7    17.93 
  fifo2/place1286/a (d04ann02yd0k0)                                       -0.79    42.31     1.00    -0.08    12.08 &   201.16 r
  fifo2/place1286/o (d04ann02yd0k0)                                                 4.61     1.00             14.48 &   215.64 r
  fifo2/n4626 (net)                                         3    10.71 
  fifo2/clk_gate_data_mem_reg_16__latch/en (d04cgc01nd0h0)                -4.65    32.79     1.00    -2.05    18.85 &   234.49 r
  data arrival time                                                                                                     234.49

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           137.85     137.85
  clock reconvergence pessimism                                                                                0.00     137.85
  clock uncertainty                                                                                           50.00     187.85
  fifo2/clk_gate_data_mem_reg_16__latch/clk (d04cgc01nd0h0)                                                             187.85 r
  clock gating hold time                                                                     1.00            -11.86     175.99
  data required time                                                                                                    175.99
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    175.99
  data arrival time                                                                                                    -234.49
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            58.50


  Startpoint: fifo0/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_22__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.18     151.18
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                         22.86                       0.00     151.18 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                                           15.92     1.00             23.67 &   174.85 f
  fifo0/addr_wr[0] (net)                                    9     5.55 
  fifo0/U285/a (d04orn02yn0b0)                                             0.00    17.16     1.00     0.00     2.91 &   177.75 f
  fifo0/U285/o (d04orn02yn0b0)                                                      5.56     1.00             15.20 &   192.95 f
  fifo0/n11 (net)                                           2     1.85 
  fifo0/route1/a (d04orn02yn0c0)                                           0.00     5.60     1.00     0.00     0.35 &   193.30 f
  fifo0/route1/o (d04orn02yn0c0)                                                    4.01     1.00              9.35 &   202.66 f
  fifo0/n3300 (net)                                         1     2.27 
  fifo0/route2/a (d04inn00ynue3)                                           0.00     4.24     1.00     0.00     0.69 &   203.35 f
  fifo0/route2/o1 (d04inn00ynue3)                                                   4.51     1.00              4.53 &   207.88 r
  fifo0/n6493 (net)                                         4     4.12 
  fifo0/U582/a (d04nob02yn0f0)                                             0.00     4.77     1.00     0.00     0.77 &   208.65 r
  fifo0/U582/out (d04nob02yn0f0)                                                    5.61     1.00              8.64 &   217.29 r
  fifo0/N111 (net)                                          1     2.02 
  fifo0/route28/a (d04bfn00yduk0)                                          0.00     5.63     1.00     0.00     0.23 &   217.53 r
  fifo0/route28/o (d04bfn00yduk0)                                                   5.23     1.00              8.81 &   226.34 r
  fifo0/n6519 (net)                                         5    18.34 
  fifo0/clk_gate_data_mem_reg_22__latch/en (d04cgc01nd0e0)                 0.00     6.02     1.00     0.00     0.85 &   227.19 r
  data arrival time                                                                                                     227.19

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           127.02     127.02
  clock reconvergence pessimism                                                                                0.00     127.02
  clock uncertainty                                                                                           50.00     177.02
  fifo0/clk_gate_data_mem_reg_22__latch/clk (d04cgc01nd0e0)                                                             177.02 r
  clock gating hold time                                                                     1.00             -8.35     168.67
  data required time                                                                                                    168.67
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    168.67
  data arrival time                                                                                                    -227.19
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            58.52


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                     9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                            -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                    30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                           7    17.93 
  fifo2/post_place622/a (d04ann02yn0e0)                                    -0.86    45.13     1.00    -0.09    21.70 &   210.78 r
  fifo2/post_place622/o (d04ann02yn0e0)                                              9.60     1.00             14.88 &   225.66 r
  fifo2/N214 (net)                                           4     6.78 
  fifo2/clk_gate_data_mem_reg_8__7_latch/en (d04cgc01nd0h0)                 0.00    14.18     1.00     0.00     3.38 &   229.04 r
  data arrival time                                                                                                      229.04

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            130.29     130.29
  clock reconvergence pessimism                                                                                 0.00     130.29
  clock uncertainty                                                                                            50.00     180.29
  fifo2/clk_gate_data_mem_reg_8__7_latch/clk (d04cgc01nd0h0)                                                             180.29 r
  clock gating hold time                                                                      1.00             -9.85     170.44
  data required time                                                                                                     170.44
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     170.44
  data arrival time                                                                                                     -229.04
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             58.60


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place760/b (d04non02yd0h5)                                           0.00    15.27     1.00     0.00     7.63 &   217.76 r
  fifo2/place760/o1 (d04non02yd0h5)                                                   7.62     1.00              5.59 &   223.35 f
  fifo2/n4346 (net)                                           5    10.16 
  fifo2/clk_gate_data_mem_reg_10__5_latch/en (d04cgc01nd0i0)                -0.26    20.73     1.00    -0.03     7.72 &   231.06 f
  data arrival time                                                                                                       231.06

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.36     133.36
  clock reconvergence pessimism                                                                                  0.00     133.36
  clock uncertainty                                                                                             50.00     183.36
  fifo2/clk_gate_data_mem_reg_10__5_latch/clk (d04cgc01nd0i0)                                                             183.36 r
  clock gating hold time                                                                       1.00            -10.91     172.45
  data required time                                                                                                      172.45
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.45
  data arrival time                                                                                                      -231.06
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              58.61


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_7__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                     6     3.86 
  fifo1/U578/a (d04orn02wn0b0)                                              0.00    12.02     1.00     0.00     0.84 &   175.28 f
  fifo1/U578/o (d04orn02wn0b0)                                                       6.09     1.00             19.32 &   194.61 f
  fifo1/n3100 (net)                                          1     1.13 
  fifo1/U579/a (d04nab02yd0f5)                                              0.00     6.11     1.00     0.00     0.23 &   194.84 f
  fifo1/U579/out (d04nab02yd0f5)                                                    12.10     1.00             14.09 &   208.92 f
  fifo1/n3700 (net)                                          3     7.85 
  fifo1/U589/b (d04nob02yn0f0)                                              0.00    13.87     1.00     0.00     2.62 &   211.54 f
  fifo1/U589/out (d04nob02yn0f0)                                                    15.80     1.00             12.49 &   224.03 r
  fifo1/N126 (net)                                           5     8.48 
  fifo1/clk_gate_data_mem_reg_7__0_latch/en (d04cgc01nd0e0)                -0.22    16.29     1.00    -0.02     2.81 &   226.84 r
  data arrival time                                                                                                      226.84

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            127.17     127.17
  clock reconvergence pessimism                                                                                 0.00     127.17
  clock uncertainty                                                                                            50.00     177.17
  fifo1/clk_gate_data_mem_reg_7__0_latch/clk (d04cgc01nd0e0)                                                             177.17 r
  clock gating hold time                                                                      1.00             -8.98     168.19
  data required time                                                                                                     168.19
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.19
  data arrival time                                                                                                     -226.84
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             58.65


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_31__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                         23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                           14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                    6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                    0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                             5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                         1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                         0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                         8    11.88 
  fifo0/place319/a (d04inn00ynuc5)                                         0.00    11.52     1.00     0.00     1.43 &   199.07 r
  fifo0/place319/o1 (d04inn00ynuc5)                                                 3.61     1.00              3.11 &   202.18 f
  fifo0/n2000 (net)                                         1     1.18 
  fifo0/U199/a (d04nan02wn0c0)                                             0.00     3.66     1.00     0.00     0.31 &   202.50 f
  fifo0/U199/o1 (d04nan02wn0c0)                                                     4.61     1.00              5.90 &   208.40 r
  fifo0/n1999 (net)                                         1     0.92 
  fifo0/U379/a (d04nab02yn0d0)                                             0.00     4.62     1.00     0.00     0.18 &   208.58 r
  fifo0/U379/out (d04nab02yn0d0)                                                    5.06     1.00              9.44 &   218.02 r
  fifo0/n2153 (net)                                         1     2.15 
  fifo0/place571/a (d04inn00yd0f7)                                         0.00     5.11     1.00     0.00     0.34 &   218.36 r
  fifo0/place571/o1 (d04inn00yd0f7)                                                 8.65     1.00              4.58 &   222.94 f
  fifo0/n2348 (net)                                         5    14.28 
  fifo0/clk_gate_data_mem_reg_31__latch/en (d04cgc01nd0h0)                 0.00    15.98     1.00     0.00     5.84 &   228.79 f
  data arrival time                                                                                                     228.79

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           130.67     130.67
  clock reconvergence pessimism                                                                                0.00     130.67
  clock uncertainty                                                                                           50.00     180.67
  fifo0/clk_gate_data_mem_reg_31__latch/clk (d04cgc01nd0h0)                                                             180.67 r
  clock gating hold time                                                                     1.00            -10.57     170.10
  data required time                                                                                                    170.10
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    170.10
  data arrival time                                                                                                    -228.79
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            58.69


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                        21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                           8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                   3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                               0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                       7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                            2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                               0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                        4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                         5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                    0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                          11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                         7    16.91 
  fifo2/post_place619/b (d04non02yd0h5)                                    0.00    21.99     1.00     0.00    11.52 &   207.68 r
  fifo2/post_place619/o1 (d04non02yd0h5)                                            9.28     1.00              7.09 &   214.76 f
  fifo2/n5563 (net)                                         9    17.89 
  fifo2/clk_gate_data_mem_reg_26__latch/en (d04cgc01nd0i0)                 0.00    33.79     1.00     0.00    18.31 &   233.08 f
  data arrival time                                                                                                     233.08

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           137.59     137.59
  clock reconvergence pessimism                                                                                0.00     137.59
  clock uncertainty                                                                                           50.00     187.59
  fifo2/clk_gate_data_mem_reg_26__latch/clk (d04cgc01nd0i0)                                                             187.59 r
  clock gating hold time                                                                     1.00            -13.27     174.31
  data required time                                                                                                    174.31
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    174.31
  data arrival time                                                                                                    -233.08
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            58.76


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_29__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                       26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                           4     6.03 
  fifo0/route18/a (d04orn02yd0d5)                                           -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/route18/o (d04orn02yd0d5)                                                     8.10     1.00             14.53 &   215.82 r
  fifo0/N104 (net)                                            1     5.25 
  fifo0/route19/a (d04inn00yduo7)                                            0.00     8.30     1.00     0.00     0.90 &   216.72 r
  fifo0/route19/o1 (d04inn00yduo7)                                                    5.38     1.00              3.19 &   219.91 f
  fifo0/n6509 (net)                                           5    20.35 
  fifo0/clk_gate_data_mem_reg_29__1_latch/en (d04cgc01nd0h0)                -0.24    15.61     1.00    -0.03     4.94 &   224.85 f
  data arrival time                                                                                                       224.85

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             126.15     126.15
  clock reconvergence pessimism                                                                                  0.00     126.15
  clock uncertainty                                                                                             50.00     176.15
  fifo0/clk_gate_data_mem_reg_29__1_latch/clk (d04cgc01nd0h0)                                                             176.15 r
  clock gating hold time                                                                       1.00            -10.07     166.07
  data required time                                                                                                      166.07
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      166.07
  data arrival time                                                                                                      -224.85
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              58.77


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                         21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                           19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                    9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                           -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                  14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                         4    11.89 
  fifo2/U1196/b (d04orn02yd0d5)                                            0.00    18.20     1.00     0.00     5.74 &   191.48 r
  fifo2/U1196/o (d04orn02yd0d5)                                                    16.60     1.00             19.08 &   210.56 r
  fifo2/n3789 (net)                                         2    10.57 
  fifo2/U766/a (d04inn00ynui5)                                             0.00    22.59     1.00     0.00     5.13 &   215.69 r
  fifo2/U766/o1 (d04inn00ynui5)                                                     7.26     1.00              3.97 &   219.67 f
  fifo2/N180 (net)                                          5    13.91 
  fifo2/clk_gate_data_mem_reg_25__latch/en (d04cgc01nd0h0)                -0.30    24.82     1.00    -0.03    13.67 &   233.34 f
  data arrival time                                                                                                     233.34

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           136.41     136.41
  clock reconvergence pessimism                                                                                0.00     136.41
  clock uncertainty                                                                                           50.00     186.41
  fifo2/clk_gate_data_mem_reg_25__latch/clk (d04cgc01nd0h0)                                                             186.41 r
  clock gating hold time                                                                     1.00            -11.90     174.52
  data required time                                                                                                    174.52
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    174.52
  data arrival time                                                                                                    -233.34
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            58.83


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_6__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U580/b (d04nob02yn0f0)                                              0.00    16.21     1.00     0.00     6.47 &   209.94 r
  fifo0/U580/out (d04nob02yn0f0)                                                    16.61     1.00             12.27 &   222.21 f
  fifo0/N127 (net)                                           5    12.64 
  fifo0/clk_gate_data_mem_reg_6__2_latch/en (d04cgc01nd0j0)                 0.00    21.04     1.00     0.00     6.32 &   228.53 f
  data arrival time                                                                                                      228.53

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            129.77     129.77
  clock reconvergence pessimism                                                                                 0.00     129.77
  clock uncertainty                                                                                            50.00     179.77
  fifo0/clk_gate_data_mem_reg_6__2_latch/clk (d04cgc01nd0j0)                                                             179.77 r
  clock gating hold time                                                                      1.00            -10.08     169.69
  data required time                                                                                                     169.69
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     169.69
  data arrival time                                                                                                     -228.53
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             58.84


  Startpoint: fifo2/cnt_data_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        143.03     143.03
  fifo2/cnt_data_reg_0_/clk (d04fyj43yd0g0)                                     21.89                       0.00     143.03 r
  fifo2/cnt_data_reg_0_/o (d04fyj43yd0g0)                                        9.67     1.00             24.77 &   167.80 r
  fifo2/cnt_data[0] (net)                                5     5.75 
  fifo2/U4/a (d04non02yn0e0)                                            0.00     9.96     1.00     0.00     1.19 &   168.99 r
  fifo2/U4/o1 (d04non02yn0e0)                                                    2.75     1.00              2.34 &   171.34 f
  fifo2/n3 (net)                                         1     0.52 
  fifo2/U1059/c (d04nak24wn0c0)                                        -0.03     2.75     1.00    -0.01     0.04 &   171.37 f
  fifo2/U1059/o1 (d04nak24wn0c0)                                                 9.70     1.00             23.12 &   194.49 r
  fifo2/n3787 (net)                                      1     2.51 
  fifo2/U708/b (d04ann02yd0k0)                                          0.00     9.73     1.00     0.00     0.33 &   194.82 r
  fifo2/U708/o (d04ann02yd0k0)                                                  10.36     1.00             12.22 &   207.04 r
  fifo2/n4344 (net)                                     16    33.62 
  fifo2/clk_gate_data_rd_reg_2_latch/en (d04cgc01nd0h0)                 0.00    50.36     1.00     0.00    27.28 &   234.32 r
  data arrival time                                                                                                  234.32

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        139.11     139.11
  clock reconvergence pessimism                                                                             0.00     139.11
  clock uncertainty                                                                                        50.00     189.11
  fifo2/clk_gate_data_rd_reg_2_latch/clk (d04cgc01nd0h0)                                                             189.11 r
  clock gating hold time                                                                  1.00            -13.64     175.47
  data required time                                                                                                 175.47
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 175.47
  data arrival time                                                                                                 -234.32
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         58.86


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_25__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                           11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                    6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                               0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                      13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                            2     2.67 
  fifo1/post_place48/a (d04orn02yn0f0)                                    -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place48/o (d04orn02yn0f0)                                             11.69     1.00             12.16 &   204.83 r
  fifo1/n2800 (net)                                         4    10.79 
  fifo1/U29/b (d04non02yd0h5)                                              0.00    13.56     1.00     0.00     3.41 &   208.24 r
  fifo1/U29/o1 (d04non02yd0h5)                                                     12.20     1.00              7.60 &   215.84 f
  fifo1/N108 (net)                                          5    20.84 
  fifo1/clk_gate_data_mem_reg_25__latch/en (d04cgc01nd0f0)                -1.06    22.92     1.00    -0.12    10.74 &   226.58 f
  data arrival time                                                                                                     226.58

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           129.32     129.32
  clock reconvergence pessimism                                                                                0.00     129.32
  clock uncertainty                                                                                           50.00     179.32
  fifo1/clk_gate_data_mem_reg_25__latch/clk (d04cgc01nd0f0)                                                             179.32 r
  clock gating hold time                                                                     1.00            -11.65     167.67
  data required time                                                                                                    167.67
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    167.67
  data arrival time                                                                                                    -226.58
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            58.90


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_1__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             8.70     1.00             22.86 &   175.55 f
  fifo1/addr_wr[2] (net)                                     6     4.86 
  fifo1/U7/a (d04inn00nn0a5)                                                0.00     9.27     1.00     0.00     1.46 &   177.01 f
  fifo1/U7/o1 (d04inn00nn0a5)                                                       13.05     1.00             12.72 &   189.72 r
  fifo1/n1884 (net)                                          4     2.08 
  fifo1/U28/a (d04nan02yn0b5)                                               0.00    13.06     1.00     0.00     0.20 &   189.93 r
  fifo1/U28/o1 (d04nan02yn0b5)                                                      22.59     1.00             16.91 &   206.84 f
  fifo1/n3900 (net)                                          4     7.08 
  fifo1/U600/a (d04non02yn0f0)                                             -0.99    22.73     1.00    -0.11     2.54 &   209.38 f
  fifo1/U600/o1 (d04non02yn0f0)                                                     22.08     1.00             16.15 &   225.53 r
  fifo1/N132 (net)                                           5    13.86 
  fifo1/clk_gate_data_mem_reg_1__1_latch/en (d04cgc01nd0h0)                 0.00    28.43     1.00     0.00    13.39 &   238.91 r
  data arrival time                                                                                                      238.91

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            141.48     141.48
  clock reconvergence pessimism                                                                                 0.00     141.48
  clock uncertainty                                                                                            50.00     191.48
  fifo1/clk_gate_data_mem_reg_1__1_latch/clk (d04cgc01nd0h0)                                                             191.48 r
  clock gating hold time                                                                      1.00            -11.49     179.99
  data required time                                                                                                     179.99
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     179.99
  data arrival time                                                                                                     -238.91
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             58.92


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place927/b (d04nob02yd0i0)                                           0.00    12.86     1.00     0.00     4.06 &   214.19 r
  fifo2/place927/out (d04nob02yd0i0)                                                  9.38     1.00              6.97 &   221.16 f
  fifo2/n4041 (net)                                           9    18.25 
  fifo2/clk_gate_data_mem_reg_14__0_latch/en (d04cgc01nd0h0)                -0.49    23.67     1.00    -0.06     9.80 &   230.95 f
  data arrival time                                                                                                       230.95

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.78     133.78
  clock reconvergence pessimism                                                                                  0.00     133.78
  clock uncertainty                                                                                             50.00     183.78
  fifo2/clk_gate_data_mem_reg_14__0_latch/clk (d04cgc01nd0h0)                                                             183.78 r
  clock gating hold time                                                                       1.00            -11.76     172.03
  data required time                                                                                                      172.03
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.03
  data arrival time                                                                                                      -230.95
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              58.93


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_7__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            23.59     1.00             26.94 &   179.60 r
  fifo1/addr_wr[3] (net)                                     6     3.83 
  fifo1/U578/a (d04orn02wn0b0)                                              0.00    23.93     1.00     0.00     0.88 &   180.48 r
  fifo1/U578/o (d04orn02wn0b0)                                                      11.59     1.00             17.72 &   198.20 r
  fifo1/n3100 (net)                                          1     1.24 
  fifo1/U579/a (d04nab02yd0f5)                                              0.00    11.60     1.00     0.00     0.26 &   198.46 r
  fifo1/U579/out (d04nab02yd0f5)                                                    10.45     1.00             12.31 &   210.76 r
  fifo1/n3700 (net)                                          3     8.28 
  fifo1/U589/b (d04nob02yn0f0)                                              0.00    11.95     1.00     0.00     2.72 &   213.49 r
  fifo1/U589/out (d04nob02yn0f0)                                                    11.82     1.00             10.72 &   224.21 f
  fifo1/N126 (net)                                           5     8.15 
  fifo1/clk_gate_data_mem_reg_7__1_latch/en (d04cgc01nd0i0)                -0.16    13.02     1.00    -0.02     2.45 &   226.66 f
  data arrival time                                                                                                      226.66

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            127.41     127.41
  clock reconvergence pessimism                                                                                 0.00     127.41
  clock uncertainty                                                                                            50.00     177.41
  fifo1/clk_gate_data_mem_reg_7__1_latch/clk (d04cgc01nd0i0)                                                             177.41 r
  clock gating hold time                                                                      1.00             -9.74     167.68
  data required time                                                                                                     167.68
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     167.68
  data arrival time                                                                                                     -226.66
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             58.98


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_15__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                              -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                      18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                           1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                               0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                      15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                           8    13.36 
  fifo1/U379/a (d04non02yn0d5)                                               0.00    16.69     1.00     0.00     2.36 &   203.86 f
  fifo1/U379/o1 (d04non02yn0d5)                                                      30.99     1.00             17.81 &   221.66 r
  fifo1/N118 (net)                                            5    14.00 
  fifo1/clk_gate_data_mem_reg_15__0_latch/en (d04cgc01nd0e0)                -9.84    38.98     1.00    -5.39     5.34 &   227.00 r
  data arrival time                                                                                                       227.00

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.58     129.58
  clock reconvergence pessimism                                                                                  0.00     129.58
  clock uncertainty                                                                                             50.00     179.58
  fifo1/clk_gate_data_mem_reg_15__0_latch/clk (d04cgc01nd0e0)                                                             179.58 r
  clock gating hold time                                                                       1.00            -11.57     168.01
  data required time                                                                                                      168.01
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.01
  data arrival time                                                                                                      -227.00
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              58.99


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/place1242/b (d04non02yn0d5)                                          0.00    10.33     1.00     0.00     4.01 &   196.96 r
  fifo2/place1242/o1 (d04non02yn0d5)                                                  9.85     1.00              7.96 &   204.93 f
  fifo2/N206 (net)                                            3     6.55 
  fifo2/route21/a (d04bfn00ynud5)                                            0.00    11.08     1.00     0.00     1.11 &   206.04 f
  fifo2/route21/o (d04bfn00ynud5)                                                     9.64     1.00             10.37 &   216.41 f
  fifo2/n12581 (net)                                          5    11.89 
  fifo2/clk_gate_data_mem_reg_12__2_latch/en (d04cgc01nd0h0)                -2.07    24.86     1.00    -0.38    11.96 &   228.37 f
  data arrival time                                                                                                       228.37

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.81     130.81
  clock reconvergence pessimism                                                                                  0.00     130.81
  clock uncertainty                                                                                             50.00     180.81
  fifo2/clk_gate_data_mem_reg_12__2_latch/clk (d04cgc01nd0h0)                                                             180.81 r
  clock gating hold time                                                                       1.00            -11.43     169.37
  data required time                                                                                                      169.37
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.37
  data arrival time                                                                                                      -228.37
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              58.99


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_15__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                           24.04     1.00             27.27 &   179.95 r
  fifo1/addr_wr[4] (net)                                    6     4.12 
  fifo1/U575/b (d04non02yn0b3)                                            -0.46    24.50     1.00    -0.05     2.15 &   182.10 r
  fifo1/U575/o1 (d04non02yn0b3)                                                    11.35     1.00             13.83 &   195.93 f
  fifo1/n3000 (net)                                         1     2.97 
  fifo1/U576/b (d04nan02yd0f0)                                             0.00    11.39     1.00     0.00     0.49 &   196.42 f
  fifo1/U576/o1 (d04nan02yd0f0)                                                    16.77     1.00             13.07 &   209.49 r
  fifo1/n3800 (net)                                         8    13.91 
  fifo1/U379/a (d04non02yn0d5)                                             0.00    17.76     1.00     0.00     2.35 &   211.83 r
  fifo1/U379/o1 (d04non02yn0d5)                                                    17.49     1.00             10.29 &   222.12 f
  fifo1/N118 (net)                                          5    13.75 
  fifo1/clk_gate_data_mem_reg_15__latch/en (d04cgc01nd0i0)                -6.80    29.53     1.00    -4.00     7.16 &   229.28 f
  data arrival time                                                                                                     229.28

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           132.60     132.60
  clock reconvergence pessimism                                                                                0.00     132.60
  clock uncertainty                                                                                           50.00     182.60
  fifo1/clk_gate_data_mem_reg_15__latch/clk (d04cgc01nd0i0)                                                             182.60 r
  clock gating hold time                                                                     1.00            -12.39     170.21
  data required time                                                                                                    170.21
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    170.21
  data arrival time                                                                                                    -229.28
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            59.07


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                          21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                            12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                     7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                             0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                      7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                           1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                     0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                            8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                          3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                     0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                            10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                          3    18.64 
  fifo2/post_place623/b (d04ann02yd0h7)                                     0.00    24.88     1.00     0.00    13.00 &   211.86 f
  fifo2/post_place623/o (d04ann02yd0h7)                                              5.83     1.00             12.35 &   224.21 f
  fifo2/n5568 (net)                                          5     9.94 
  fifo2/clk_gate_data_mem_reg_8__3_latch/en (d04cgc01nd0h0)                -0.75    14.02     1.00    -0.09     6.99 &   231.20 f
  data arrival time                                                                                                      231.20

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            132.91     132.91
  clock reconvergence pessimism                                                                                 0.00     132.91
  clock uncertainty                                                                                            50.00     182.91
  fifo2/clk_gate_data_mem_reg_8__3_latch/clk (d04cgc01nd0h0)                                                             182.91 r
  clock gating hold time                                                                      1.00            -10.84     172.07
  data required time                                                                                                     172.07
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     172.07
  data arrival time                                                                                                     -231.20
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             59.14


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_2__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U196/b (d04non02yd0f0)                                              0.00    14.96     1.00     0.00     3.27 &   206.74 r
  fifo0/U196/o1 (d04non02yd0f0)                                                     12.89     1.00              9.35 &   216.09 f
  fifo0/N131 (net)                                           5    14.62 
  fifo0/clk_gate_data_mem_reg_2__0_latch/en (d04cgc01nd0h0)                -1.95    33.31     1.00    -0.22    19.44 &   235.53 f
  data arrival time                                                                                                      235.53

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            140.49     140.49
  clock reconvergence pessimism                                                                                 0.00     140.49
  clock uncertainty                                                                                            50.00     190.49
  fifo0/clk_gate_data_mem_reg_2__0_latch/clk (d04cgc01nd0h0)                                                             190.49 r
  clock gating hold time                                                                      1.00            -14.15     176.34
  data required time                                                                                                     176.34
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     176.34
  data arrival time                                                                                                     -235.53
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             59.19


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_4__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                     9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                             -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                     12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                          4     3.07 
  fifo0/U596/a (d04nob02yn0d0)                                              0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U596/out (d04nob02yn0d0)                                                    17.25     1.00             15.60 &   209.48 r
  fifo0/N129 (net)                                           2     4.84 
  fifo0/route29/a (d04bfn00yduk0)                                           0.00    18.85     1.00     0.00     2.66 &   212.13 r
  fifo0/route29/o (d04bfn00yduk0)                                                    6.24     1.00             10.59 &   222.73 r
  fifo0/n6520 (net)                                          4    19.68 
  fifo0/clk_gate_data_mem_reg_4__3_latch/en (d04cgc01nd0h0)                -0.30    19.36     1.00    -0.03     8.27 &   231.00 r
  data arrival time                                                                                                      231.00

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            132.25     132.25
  clock reconvergence pessimism                                                                                 0.00     132.25
  clock uncertainty                                                                                            50.00     182.25
  fifo0/clk_gate_data_mem_reg_4__3_latch/clk (d04cgc01nd0h0)                                                             182.25 r
  clock gating hold time                                                                      1.00            -10.47     171.78
  data required time                                                                                                     171.78
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.78
  data arrival time                                                                                                     -231.00
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             59.22


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place1237/a (d04bfn00ynud5)                                          0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place1237/o (d04bfn00ynud5)                                                   8.19     1.00              8.01 &   204.81 r
  fifo2/n4595 (net)                                           2     7.25 
  fifo2/place746/b (d04non02yd0h5)                                           0.00    16.37     1.00     0.00     7.75 &   212.55 r
  fifo2/place746/o1 (d04non02yd0h5)                                                  10.09     1.00              8.00 &   220.55 f
  fifo2/n4338 (net)                                           9    20.38 
  fifo2/clk_gate_data_mem_reg_22__6_latch/en (d04cgc01nd0h0)                -0.30    21.46     1.00    -0.04    10.82 &   231.38 f
  data arrival time                                                                                                       231.38

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.86     132.86
  clock reconvergence pessimism                                                                                  0.00     132.86
  clock uncertainty                                                                                             50.00     182.86
  fifo2/clk_gate_data_mem_reg_22__6_latch/clk (d04cgc01nd0h0)                                                             182.86 r
  clock gating hold time                                                                       1.00            -10.98     171.88
  data required time                                                                                                      171.88
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.88
  data arrival time                                                                                                      -231.38
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              59.50


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_20__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                              -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                      12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                           4     3.07 
  fifo0/U577/a (d04nob02yn0d0)                                               0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U577/out (d04nob02yn0d0)                                                      7.44     1.00             11.70 &   205.57 r
  fifo0/N113 (net)                                            2     1.82 
  fifo0/route22/a (d04bfn00ynud5)                                            0.00     7.46     1.00     0.00     0.29 &   205.86 r
  fifo0/route22/o (d04bfn00ynud5)                                                     6.65     1.00              8.57 &   214.43 r
  fifo0/n6516 (net)                                           4     4.88 
  fifo0/route27/a (d04bfn00ynud5)                                            0.00     8.55     1.00     0.00     3.21 &   217.64 r
  fifo0/route27/o (d04bfn00ynud5)                                                     5.87     1.00              7.92 &   225.56 r
  fifo0/n6517 (net)                                           1     5.02 
  fifo0/clk_gate_data_mem_reg_20__2_latch/en (d04cgc01nd0h0)                 0.00    13.00     1.00     0.00     7.38 &   232.94 r
  data arrival time                                                                                                       232.94

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.43     133.43
  clock reconvergence pessimism                                                                                  0.00     133.43
  clock uncertainty                                                                                             50.00     183.43
  fifo0/clk_gate_data_mem_reg_20__2_latch/clk (d04cgc01nd0h0)                                                             183.43 r
  clock gating hold time                                                                       1.00            -10.02     173.41
  data required time                                                                                                      173.41
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.41
  data arrival time                                                                                                      -232.94
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              59.52


  Startpoint: fifo1/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_rd_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                              Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.00       0.00
  clock network delay (propagated)                                                                      154.09     154.09
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                                   21.39                       0.00     154.09 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                                      8.03     1.00             19.10 &   173.19 r
  fifo1/cnt_data[5] (net)                              3     1.92 
  fifo1/place530/a (d04orn02yn0b0)                                    0.00     8.05     1.00     0.00     0.31 &   173.50 r
  fifo1/place530/o (d04orn02yn0b0)                                            11.25     1.00             12.82 &   186.32 r
  fifo1/n2317 (net)                                    3     2.20 
  fifo1/place103/a (d04orn02wn0b5)                                    0.00    11.28     1.00     0.00     0.41 &   186.73 r
  fifo1/place103/o (d04orn02wn0b5)                                             8.11     1.00             16.96 &   203.69 r
  fifo1/n2130 (net)                                    1     2.26 
  fifo1/place112/a (d04ann02yd0k0)                                    0.00     8.26     1.00     0.00     0.78 &   204.46 r
  fifo1/place112/o (d04ann02yd0k0)                                             7.02     1.00             12.05 &   216.51 r
  fifo1/n2318 (net)                                    7    15.31 
  fifo1/clk_gate_data_rd_reg_latch/en (d04cgc01nd0h0)                 0.00    28.21     1.00     0.00    16.85 &   233.36 r
  data arrival time                                                                                                233.36

  clock clk (rise edge)                                                                                   0.00       0.00
  clock network delay (propagated)                                                                      135.14     135.14
  clock reconvergence pessimism                                                                           0.00     135.14
  clock uncertainty                                                                                      50.00     185.14
  fifo1/clk_gate_data_rd_reg_latch/clk (d04cgc01nd0h0)                                                             185.14 r
  clock gating hold time                                                                1.00            -11.45     173.69
  data required time                                                                                               173.69
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               173.69
  data arrival time                                                                                               -233.36
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       59.67


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                     30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                            7    17.93 
  fifo2/place1286/a (d04ann02yd0k0)                                         -0.79    42.31     1.00    -0.08    12.08 &   201.16 r
  fifo2/place1286/o (d04ann02yd0k0)                                                   4.61     1.00             14.48 &   215.64 r
  fifo2/n4626 (net)                                           3    10.71 
  fifo2/clk_gate_data_mem_reg_16__0_latch/en (d04cgc01nd0h0)                -4.62    32.81     1.00    -2.08    18.04 &   233.68 r
  data arrival time                                                                                                       233.68

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.57     135.57
  clock reconvergence pessimism                                                                                  0.00     135.57
  clock uncertainty                                                                                             50.00     185.57
  fifo2/clk_gate_data_mem_reg_16__0_latch/clk (d04cgc01nd0h0)                                                             185.57 r
  clock gating hold time                                                                       1.00            -11.59     173.98
  data required time                                                                                                      173.98
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.98
  data arrival time                                                                                                      -233.68
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              59.70


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/post_place619/b (d04non02yd0h5)                                      0.00    21.99     1.00     0.00    11.52 &   207.68 r
  fifo2/post_place619/o1 (d04non02yd0h5)                                              9.28     1.00              7.09 &   214.76 f
  fifo2/n5563 (net)                                           9    17.89 
  fifo2/clk_gate_data_mem_reg_26__0_latch/en (d04cgc01nd0h0)                 0.00    33.66     1.00     0.00    17.63 &   232.40 f
  data arrival time                                                                                                       232.40

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.59     135.59
  clock reconvergence pessimism                                                                                  0.00     135.59
  clock uncertainty                                                                                             50.00     185.59
  fifo2/clk_gate_data_mem_reg_26__0_latch/clk (d04cgc01nd0h0)                                                             185.59 r
  clock gating hold time                                                                       1.00            -12.93     172.67
  data required time                                                                                                      172.67
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.67
  data arrival time                                                                                                      -232.40
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              59.73


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                     30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                            7    17.93 
  fifo2/place1286/a (d04ann02yd0k0)                                         -0.79    42.31     1.00    -0.08    12.08 &   201.16 r
  fifo2/place1286/o (d04ann02yd0k0)                                                   4.61     1.00             14.48 &   215.64 r
  fifo2/n4626 (net)                                           3    10.71 
  fifo2/clk_gate_data_mem_reg_16__1_latch/en (d04cgc01nd0h0)                -2.96    32.35     1.00    -0.71    16.32 &   231.95 r
  data arrival time                                                                                                       231.95

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.84     133.84
  clock reconvergence pessimism                                                                                  0.00     133.84
  clock uncertainty                                                                                             50.00     183.84
  fifo2/clk_gate_data_mem_reg_16__1_latch/clk (d04cgc01nd0h0)                                                             183.84 r
  clock gating hold time                                                                       1.00            -11.62     172.22
  data required time                                                                                                      172.22
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.22
  data arrival time                                                                                                      -231.95
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              59.74


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_23__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                 0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                         9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                           4     2.76 
  fifo0/U9/a (d04nab02yd0d3)                                                 0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U9/out (d04nab02yd0d3)                                                       16.77     1.00             13.00 &   197.68 r
  fifo0/n1904 (net)                                           4     8.38 
  fifo0/route15/b (d04orn02yn0c0)                                            0.00    22.62     1.00     0.00     5.60 &   203.28 r
  fifo0/route15/o (d04orn02yn0c0)                                                     9.97     1.00             17.46 &   220.74 r
  fifo0/N110 (net)                                            1     3.42 
  fifo0/route17/a (d04inn00ydui0)                                            0.00    10.05     1.00     0.00     0.60 &   221.34 r
  fifo0/route17/o1 (d04inn00ydui0)                                                    7.53     1.00              4.16 &   225.51 f
  fifo0/n6508 (net)                                           5    20.55 
  fifo0/clk_gate_data_mem_reg_23__3_latch/en (d04cgc01nd0h0)                -0.20    13.66     1.00    -0.03     3.42 &   228.93 f
  data arrival time                                                                                                       228.93

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.74     129.74
  clock reconvergence pessimism                                                                                  0.00     129.74
  clock uncertainty                                                                                             50.00     179.74
  fifo0/clk_gate_data_mem_reg_23__3_latch/clk (d04cgc01nd0h0)                                                             179.74 r
  clock gating hold time                                                                       1.00            -10.58     169.16
  data required time                                                                                                      169.16
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.16
  data arrival time                                                                                                      -228.93
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              59.76


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place786/a (d04bfn00yduk0)                                           0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place786/o (d04bfn00yduk0)                                                    9.66     1.00             10.32 &   207.12 r
  fifo2/n4596 (net)                                           6    25.18 
  fifo2/place604/b (d04non02yd0i0)                                           0.00    18.91     1.00     0.00    10.11 &   217.22 r
  fifo2/place604/o1 (d04non02yd0i0)                                                   7.91     1.00              4.79 &   222.02 f
  fifo2/n4328 (net)                                           9    19.37 
  fifo2/clk_gate_data_mem_reg_18__0_latch/en (d04cgc01nd0h0)                 0.00    30.43     1.00     0.00    12.80 &   234.82 f
  data arrival time                                                                                                       234.82

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.63     137.63
  clock reconvergence pessimism                                                                                  0.00     137.63
  clock uncertainty                                                                                             50.00     187.63
  fifo2/clk_gate_data_mem_reg_18__0_latch/clk (d04cgc01nd0h0)                                                             187.63 r
  clock gating hold time                                                                       1.00            -12.62     175.01
  data required time                                                                                                      175.01
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.01
  data arrival time                                                                                                      -234.82
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              59.81


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_21__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                                0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                       26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                           4     8.43 
  fifo1/U605/b (d04non02yd0f0)                                               0.00    26.86     1.00     0.00     2.60 &   197.16 f
  fifo1/U605/o1 (d04non02yd0f0)                                                      23.55     1.00             14.02 &   211.18 r
  fifo1/N112 (net)                                            5    14.13 
  fifo1/clk_gate_data_mem_reg_21__2_latch/en (d04cgc01nd0i0)                -3.99    37.64     1.00    -1.37    18.21 &   229.40 r
  data arrival time                                                                                                       229.40

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.06     132.06
  clock reconvergence pessimism                                                                                  0.00     132.06
  clock uncertainty                                                                                             50.00     182.06
  fifo1/clk_gate_data_mem_reg_21__2_latch/clk (d04cgc01nd0i0)                                                             182.06 r
  clock gating hold time                                                                       1.00            -12.49     169.56
  data required time                                                                                                      169.56
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.56
  data arrival time                                                                                                      -229.40
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              59.83


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                         21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                           23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                    9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                           -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                   24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                          4     5.10 
  fifo2/U1907/a (d04nob02yd0f5)                                            0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1907/out (d04nob02yd0f5)                                                   5.74     1.00              9.73 &   203.58 r
  fifo2/N174 (net)                                          1     2.06 
  fifo2/route19/a (d04bfn00yduk0)                                          0.00     5.77     1.00     0.00     0.31 &   203.89 r
  fifo2/route19/o (d04bfn00yduk0)                                                   5.65     1.00              8.64 &   212.53 r
  fifo2/n12579 (net)                                        9    20.45 
  fifo2/clk_gate_data_mem_reg_28__latch/en (d04cgc01nd0j0)                -2.06    35.46     1.00    -0.22    18.45 &   230.98 r
  data arrival time                                                                                                     230.98

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           131.79     131.79
  clock reconvergence pessimism                                                                                0.00     131.79
  clock uncertainty                                                                                           50.00     181.79
  fifo2/clk_gate_data_mem_reg_28__latch/clk (d04cgc01nd0j0)                                                             181.79 r
  clock gating hold time                                                                     1.00            -10.66     171.12
  data required time                                                                                                    171.12
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    171.12
  data arrival time                                                                                                    -230.98
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            59.85


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/U991/a (d04non02yd0h5)                                               0.00    14.34     1.00     0.00     2.05 &   200.82 r
  fifo2/U991/o1 (d04non02yd0h5)                                                      11.68     1.00              6.73 &   207.55 f
  fifo2/n3755 (net)                                           9    22.19 
  fifo2/clk_gate_data_mem_reg_23__2_latch/en (d04cgc01nd0h0)                 0.00    30.94     1.00     0.00    18.67 &   226.22 f
  data arrival time                                                                                                       226.22

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.07     129.07
  clock reconvergence pessimism                                                                                  0.00     129.07
  clock uncertainty                                                                                             50.00     179.07
  fifo2/clk_gate_data_mem_reg_23__2_latch/clk (d04cgc01nd0h0)                                                             179.07 r
  clock gating hold time                                                                       1.00            -12.80     166.27
  data required time                                                                                                      166.27
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      166.27
  data arrival time                                                                                                      -226.22
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              59.95


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place786/a (d04bfn00yduk0)                                           0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place786/o (d04bfn00yduk0)                                                    9.66     1.00             10.32 &   207.12 r
  fifo2/n4596 (net)                                           6    25.18 
  fifo2/place604/b (d04non02yd0i0)                                           0.00    18.91     1.00     0.00    10.11 &   217.22 r
  fifo2/place604/o1 (d04non02yd0i0)                                                   7.91     1.00              4.79 &   222.02 f
  fifo2/n4328 (net)                                           9    19.37 
  fifo2/clk_gate_data_mem_reg_18__1_latch/en (d04cgc01nd0h0)                 0.00    24.49     1.00     0.00     5.12 &   227.14 f
  data arrival time                                                                                                       227.14

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.76     128.76
  clock reconvergence pessimism                                                                                  0.00     128.76
  clock uncertainty                                                                                             50.00     178.76
  fifo2/clk_gate_data_mem_reg_18__1_latch/clk (d04cgc01nd0h0)                                                             178.76 r
  clock gating hold time                                                                       1.00            -11.65     167.11
  data required time                                                                                                      167.11
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.11
  data arrival time                                                                                                      -227.14
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              60.03


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/post_place619/b (d04non02yd0h5)                                      0.00    21.99     1.00     0.00    11.52 &   207.68 r
  fifo2/post_place619/o1 (d04non02yd0h5)                                              9.28     1.00              7.09 &   214.76 f
  fifo2/n5563 (net)                                           9    17.89 
  fifo2/clk_gate_data_mem_reg_26__2_latch/en (d04cgc01nd0h0)                 0.00    29.08     1.00     0.00    15.24 &   230.00 f
  data arrival time                                                                                                       230.00

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.98     132.98
  clock reconvergence pessimism                                                                                  0.00     132.98
  clock uncertainty                                                                                             50.00     182.98
  fifo2/clk_gate_data_mem_reg_26__2_latch/clk (d04cgc01nd0h0)                                                             182.98 r
  clock gating hold time                                                                       1.00            -13.01     169.98
  data required time                                                                                                      169.98
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.98
  data arrival time                                                                                                      -230.00
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              60.03


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1913/a (d04nob02yd0i0)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1913/out (d04nob02yd0i0)                                                    20.50     1.00             15.28 &   209.14 r
  fifo2/N190 (net)                                            9    23.44 
  fifo2/clk_gate_data_mem_reg_20__3_latch/en (d04cgc01nd0i0)                 0.00    35.14     1.00     0.00    19.31 &   228.45 r
  data arrival time                                                                                                       228.45

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.36     130.36
  clock reconvergence pessimism                                                                                  0.00     130.36
  clock uncertainty                                                                                             50.00     180.36
  fifo2/clk_gate_data_mem_reg_20__3_latch/clk (d04cgc01nd0i0)                                                             180.36 r
  clock gating hold time                                                                       1.00            -12.08     168.28
  data required time                                                                                                      168.28
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.28
  data arrival time                                                                                                      -228.45
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              60.17


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_22__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U585/b (d04nab02wn0b0)                                              -0.20    13.04     1.00    -0.03     1.53 &   175.76 f
  fifo1/U585/out (d04nab02wn0b0)                                                     14.35     1.00             17.46 &   193.22 r
  fifo1/n3200 (net)                                           1     1.81 
  fifo1/U586/a (d04nab02yd0i0)                                              -0.24    14.37     1.00    -0.03     0.36 &   193.58 r
  fifo1/U586/out (d04nab02yd0i0)                                                     11.56     1.00             13.90 &   207.48 r
  fifo1/n4200 (net)                                           8    13.99 
  fifo1/U135/b (d04non02yn0d5)                                               0.00    16.87     1.00     0.00     7.93 &   215.40 r
  fifo1/U135/o1 (d04non02yn0d5)                                                       4.20     1.00              5.76 &   221.16 f
  fifo1/N111 (net)                                            1     1.96 
  fifo1/route1108/a (d04bfn00yduk0)                                          0.00     4.24     1.00     0.00     0.26 &   221.42 f
  fifo1/route1108/o (d04bfn00yduk0)                                                   4.52     1.00              8.19 &   229.61 f
  fifo1/n7320 (net)                                           3    13.10 
  fifo1/clk_gate_data_mem_reg_22__3_latch/en (d04cgc01nd0h0)                 0.00    10.82     1.00     0.00     3.00 &   232.61 f
  data arrival time                                                                                                       232.61

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.02     132.02
  clock reconvergence pessimism                                                                                  0.00     132.02
  clock uncertainty                                                                                             50.00     182.02
  fifo1/clk_gate_data_mem_reg_22__3_latch/clk (d04cgc01nd0h0)                                                             182.02 r
  clock gating hold time                                                                       1.00             -9.61     172.41
  data required time                                                                                                      172.41
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.41
  data arrival time                                                                                                      -232.61
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              60.20


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_12__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                         23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                           18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                    9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                            -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                    12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                         4     3.07 
  fifo0/U595/a (d04nob02yn0f0)                                             0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U595/out (d04nob02yn0f0)                                                   26.99     1.00             15.22 &   209.09 r
  fifo0/N121 (net)                                          5    15.25 
  fifo0/clk_gate_data_mem_reg_12__latch/en (d04cgc01nd0h0)                -2.51    37.12     1.00    -0.27    18.85 &   227.95 r
  data arrival time                                                                                                     227.95

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           129.86     129.86
  clock reconvergence pessimism                                                                                0.00     129.86
  clock uncertainty                                                                                           50.00     179.86
  fifo0/clk_gate_data_mem_reg_12__latch/clk (d04cgc01nd0h0)                                                             179.86 r
  clock gating hold time                                                                     1.00            -12.21     167.65
  data required time                                                                                                    167.65
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    167.65
  data arrival time                                                                                                    -227.95
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            60.30


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/place883/a (d04nan02yd0i0)                                          0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/place883/o1 (d04nan02yd0i0)                                                  5.18     1.00              4.32 &   180.87 r
  fifo2/n761 (net)                                           4    10.19 
  fifo2/U1924/b (d04nob02yd0i0)                                             0.00    12.14     1.00     0.00     5.78 &   186.66 r
  fifo2/U1924/out (d04nob02yd0i0)                                                    8.44     1.00              5.64 &   192.29 f
  fifo2/N218 (net)                                           9    17.09 
  fifo2/clk_gate_data_mem_reg_6__5_latch/en (d04cgc01nd0h0)                 0.00    30.76     1.00     0.00    15.22 &   207.51 f
  data arrival time                                                                                                      207.51

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            109.82     109.82
  clock reconvergence pessimism                                                                                 0.00     109.82
  clock uncertainty                                                                                            50.00     159.82
  fifo2/clk_gate_data_mem_reg_6__5_latch/clk (d04cgc01nd0h0)                                                             159.82 r
  clock gating hold time                                                                      1.00            -12.61     147.22
  data required time                                                                                                     147.22
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     147.22
  data arrival time                                                                                                     -207.51
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             60.30


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_17__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                 0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                         9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                           4     2.76 
  fifo0/U24/a (d04nan02yn0b6)                                                0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U24/o1 (d04nan02yn0b6)                                                       30.78     1.00             19.81 &   204.49 f
  fifo0/n4000 (net)                                           4    10.03 
  fifo0/U603/b (d04non02yn0f0)                                               0.00    31.57     1.00     0.00     3.27 &   207.76 f
  fifo0/U603/o1 (d04non02yn0f0)                                                      14.40     1.00             11.85 &   219.62 r
  fifo0/N116 (net)                                            4     6.64 
  fifo0/clk_gate_data_mem_reg_17__0_latch/en (d04cgc01nd0f0)                 0.00    15.65     1.00     0.00     4.49 &   224.11 r
  data arrival time                                                                                                       224.11

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             122.47     122.47
  clock reconvergence pessimism                                                                                  0.00     122.47
  clock uncertainty                                                                                             50.00     172.47
  fifo0/clk_gate_data_mem_reg_17__0_latch/clk (d04cgc01nd0f0)                                                             172.47 r
  clock gating hold time                                                                       1.00             -8.78     163.69
  data required time                                                                                                      163.69
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      163.69
  data arrival time                                                                                                      -224.11
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              60.42


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_14__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                           12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                    6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                            -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                    18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                         1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                             0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                    15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                         8    13.36 
  fifo1/U583/b (d04nob02yn0f0)                                             0.00    17.74     1.00     0.00     4.42 &   205.92 f
  fifo1/U583/out (d04nob02yn0f0)                                                   25.69     1.00             13.94 &   219.86 r
  fifo1/N119 (net)                                          5    14.34 
  fifo1/clk_gate_data_mem_reg_14__latch/en (d04cgc01nd0i0)                -2.34    34.80     1.00    -0.25    12.27 &   232.13 r
  data arrival time                                                                                                     232.13

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           133.31     133.31
  clock reconvergence pessimism                                                                                0.00     133.31
  clock uncertainty                                                                                           50.00     183.31
  fifo1/clk_gate_data_mem_reg_14__latch/clk (d04cgc01nd0i0)                                                             183.31 r
  clock gating hold time                                                                     1.00            -11.94     171.38
  data required time                                                                                                    171.38
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    171.38
  data arrival time                                                                                                    -232.13
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            60.75


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                      5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                           0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                  17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                           4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                              0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                    13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                           6    12.87 
  fifo2/U991/a (d04non02yd0h5)                                               0.00    14.34     1.00     0.00     2.05 &   200.82 r
  fifo2/U991/o1 (d04non02yd0h5)                                                      11.68     1.00              6.73 &   207.55 f
  fifo2/n3755 (net)                                           9    22.19 
  fifo2/clk_gate_data_mem_reg_23__3_latch/en (d04cgc01nd0h0)                 0.00    31.05     1.00     0.00    19.11 &   226.65 f
  data arrival time                                                                                                       226.65

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.56     128.56
  clock reconvergence pessimism                                                                                  0.00     128.56
  clock uncertainty                                                                                             50.00     178.56
  fifo2/clk_gate_data_mem_reg_23__3_latch/clk (d04cgc01nd0h0)                                                             178.56 r
  clock gating hold time                                                                       1.00            -12.68     165.88
  data required time                                                                                                      165.88
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.88
  data arrival time                                                                                                      -226.65
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              60.78


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                         21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                           12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                    6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                            0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                  14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                          1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                        0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                         1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                        0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                          2     3.16 
  fifo2/place786/a (d04bfn00yduk0)                                         0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place786/o (d04bfn00yduk0)                                                  9.66     1.00             10.32 &   207.12 r
  fifo2/n4596 (net)                                         6    25.18 
  fifo2/place604/b (d04non02yd0i0)                                         0.00    18.91     1.00     0.00    10.11 &   217.22 r
  fifo2/place604/o1 (d04non02yd0i0)                                                 7.91     1.00              4.79 &   222.02 f
  fifo2/n4328 (net)                                         9    19.37 
  fifo2/clk_gate_data_mem_reg_18__latch/en (d04cgc01nd0i0)                 0.00    31.66     1.00     0.00    16.54 &   238.56 f
  data arrival time                                                                                                     238.56

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           140.86     140.86
  clock reconvergence pessimism                                                                                0.00     140.86
  clock uncertainty                                                                                           50.00     190.86
  fifo2/clk_gate_data_mem_reg_18__latch/clk (d04cgc01nd0i0)                                                             190.86 r
  clock gating hold time                                                                     1.00            -13.14     177.71
  data required time                                                                                                    177.71
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    177.71
  data arrival time                                                                                                    -238.56
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            60.85


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_1__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             8.70     1.00             22.86 &   175.55 f
  fifo1/addr_wr[2] (net)                                     6     4.86 
  fifo1/U7/a (d04inn00nn0a5)                                                0.00     9.27     1.00     0.00     1.46 &   177.01 f
  fifo1/U7/o1 (d04inn00nn0a5)                                                       13.05     1.00             12.72 &   189.72 r
  fifo1/n1884 (net)                                          4     2.08 
  fifo1/U28/a (d04nan02yn0b5)                                               0.00    13.06     1.00     0.00     0.20 &   189.93 r
  fifo1/U28/o1 (d04nan02yn0b5)                                                      22.59     1.00             16.91 &   206.84 f
  fifo1/n3900 (net)                                          4     7.08 
  fifo1/U600/a (d04non02yn0f0)                                             -0.99    22.73     1.00    -0.11     2.54 &   209.38 f
  fifo1/U600/o1 (d04non02yn0f0)                                                     22.08     1.00             16.15 &   225.53 r
  fifo1/N132 (net)                                           5    13.86 
  fifo1/clk_gate_data_mem_reg_1__2_latch/en (d04cgc01nd0c0)                 0.00    24.38     1.00     0.00     4.85 &   230.38 r
  data arrival time                                                                                                      230.38

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            130.67     130.67
  clock reconvergence pessimism                                                                                 0.00     130.67
  clock uncertainty                                                                                            50.00     180.67
  fifo1/clk_gate_data_mem_reg_1__2_latch/clk (d04cgc01nd0c0)                                                             180.67 r
  clock gating hold time                                                                      1.00            -11.23     169.44
  data required time                                                                                                     169.44
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     169.44
  data arrival time                                                                                                     -230.38
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             60.94


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_6__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U580/b (d04nob02yn0f0)                                              0.00    16.21     1.00     0.00     6.47 &   209.94 r
  fifo0/U580/out (d04nob02yn0f0)                                                    16.61     1.00             12.27 &   222.21 f
  fifo0/N127 (net)                                           5    12.64 
  fifo0/clk_gate_data_mem_reg_6__0_latch/en (d04cgc01nd0c0)                 0.00    20.98     1.00     0.00     6.10 &   228.31 f
  data arrival time                                                                                                      228.31

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            127.12     127.12
  clock reconvergence pessimism                                                                                 0.00     127.12
  clock uncertainty                                                                                            50.00     177.12
  fifo0/clk_gate_data_mem_reg_6__0_latch/clk (d04cgc01nd0c0)                                                             177.12 r
  clock gating hold time                                                                      1.00             -9.78     167.33
  data required time                                                                                                     167.33
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     167.33
  data arrival time                                                                                                     -228.31
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             60.98


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1913/a (d04nob02yd0i0)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1913/out (d04nob02yd0i0)                                                    20.50     1.00             15.28 &   209.14 r
  fifo2/N190 (net)                                            9    23.44 
  fifo2/clk_gate_data_mem_reg_20__4_latch/en (d04cgc01nd0h0)                 0.00    35.15     1.00     0.00    19.06 &   228.20 r
  data arrival time                                                                                                       228.20

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.99     128.99
  clock reconvergence pessimism                                                                                  0.00     128.99
  clock uncertainty                                                                                             50.00     178.99
  fifo2/clk_gate_data_mem_reg_20__4_latch/clk (d04cgc01nd0h0)                                                             178.99 r
  clock gating hold time                                                                       1.00            -11.89     167.10
  data required time                                                                                                      167.10
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.10
  data arrival time                                                                                                      -228.20
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              61.09


  Startpoint: fifo2/cnt_data_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        143.03     143.03
  fifo2/cnt_data_reg_0_/clk (d04fyj43yd0g0)                                     21.89                       0.00     143.03 r
  fifo2/cnt_data_reg_0_/o (d04fyj43yd0g0)                                        9.67     1.00             24.77 &   167.80 r
  fifo2/cnt_data[0] (net)                                5     5.75 
  fifo2/U4/a (d04non02yn0e0)                                            0.00     9.96     1.00     0.00     1.19 &   168.99 r
  fifo2/U4/o1 (d04non02yn0e0)                                                    2.75     1.00              2.34 &   171.34 f
  fifo2/n3 (net)                                         1     0.52 
  fifo2/U1059/c (d04nak24wn0c0)                                        -0.03     2.75     1.00    -0.01     0.04 &   171.37 f
  fifo2/U1059/o1 (d04nak24wn0c0)                                                 9.70     1.00             23.12 &   194.49 r
  fifo2/n3787 (net)                                      1     2.51 
  fifo2/U708/b (d04ann02yd0k0)                                          0.00     9.73     1.00     0.00     0.33 &   194.82 r
  fifo2/U708/o (d04ann02yd0k0)                                                  10.36     1.00             12.22 &   207.04 r
  fifo2/n4344 (net)                                     16    33.62 
  fifo2/clk_gate_data_rd_reg_3_latch/en (d04cgc01nd0h0)                 0.00    50.34     1.00     0.00    25.88 &   232.92 r
  data arrival time                                                                                                  232.92

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        134.93     134.93
  clock reconvergence pessimism                                                                             0.00     134.93
  clock uncertainty                                                                                        50.00     184.93
  fifo2/clk_gate_data_rd_reg_3_latch/clk (d04cgc01nd0h0)                                                             184.93 r
  clock gating hold time                                                                  1.00            -13.12     171.80
  data required time                                                                                                 171.80
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 171.80
  data arrival time                                                                                                 -232.92
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         61.12


  Startpoint: fifo2/cnt_data_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        143.03     143.03
  fifo2/cnt_data_reg_0_/clk (d04fyj43yd0g0)                                     21.89                       0.00     143.03 r
  fifo2/cnt_data_reg_0_/o (d04fyj43yd0g0)                                        9.67     1.00             24.77 &   167.80 r
  fifo2/cnt_data[0] (net)                                5     5.75 
  fifo2/U4/a (d04non02yn0e0)                                            0.00     9.96     1.00     0.00     1.19 &   168.99 r
  fifo2/U4/o1 (d04non02yn0e0)                                                    2.75     1.00              2.34 &   171.34 f
  fifo2/n3 (net)                                         1     0.52 
  fifo2/U1059/c (d04nak24wn0c0)                                        -0.03     2.75     1.00    -0.01     0.04 &   171.37 f
  fifo2/U1059/o1 (d04nak24wn0c0)                                                 9.70     1.00             23.12 &   194.49 r
  fifo2/n3787 (net)                                      1     2.51 
  fifo2/U708/b (d04ann02yd0k0)                                          0.00     9.73     1.00     0.00     0.33 &   194.82 r
  fifo2/U708/o (d04ann02yd0k0)                                                  10.36     1.00             12.22 &   207.04 r
  fifo2/n4344 (net)                                     16    33.62 
  fifo2/clk_gate_data_rd_reg_4_latch/en (d04cgc01nd0h0)                 0.00    50.34     1.00     0.00    25.78 &   232.82 r
  data arrival time                                                                                                  232.82

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        134.82     134.82
  clock reconvergence pessimism                                                                             0.00     134.82
  clock uncertainty                                                                                        50.00     184.82
  fifo2/clk_gate_data_rd_reg_4_latch/clk (d04cgc01nd0h0)                                                             184.82 r
  clock gating hold time                                                                  1.00            -13.12     171.70
  data required time                                                                                                 171.70
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 171.70
  data arrival time                                                                                                 -232.82
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         61.12


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_2__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                     6     4.91 
  fifo1/U293/b (d04orn02wn0b0)                                              0.00    11.43     1.00     0.00     1.07 &   178.05 r
  fifo1/U293/o (d04orn02wn0b0)                                                      11.14     1.00             18.37 &   196.42 r
  fifo1/n2600 (net)                                          2     1.38 
  fifo1/U540/a (d04non02yn0b7)                                              0.00    11.14     1.00     0.00     0.13 &   196.55 r
  fifo1/U540/o1 (d04non02yn0b7)                                                      9.71     1.00              8.93 &   205.48 f
  fifo1/n3400 (net)                                          3     3.26 
  fifo1/U591/a (d04nob02yd0g0)                                              0.00     9.76     1.00     0.00     0.48 &   205.96 f
  fifo1/U591/out (d04nob02yd0g0)                                                    10.00     1.00             14.28 &   220.24 f
  fifo1/N131 (net)                                           5    20.06 
  fifo1/clk_gate_data_mem_reg_2__1_latch/en (d04cgc01nd0i0)                -2.77    25.93     1.00    -0.50    15.79 &   236.04 f
  data arrival time                                                                                                      236.04

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            137.11     137.11
  clock reconvergence pessimism                                                                                 0.00     137.11
  clock uncertainty                                                                                            50.00     187.11
  fifo1/clk_gate_data_mem_reg_2__1_latch/clk (d04cgc01nd0i0)                                                             187.11 r
  clock gating hold time                                                                      1.00            -12.25     174.86
  data required time                                                                                                     174.86
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     174.86
  data arrival time                                                                                                     -236.04
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             61.18


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/place1242/b (d04non02yn0d5)                                          0.00    10.33     1.00     0.00     4.01 &   196.96 r
  fifo2/place1242/o1 (d04non02yn0d5)                                                  9.85     1.00              7.96 &   204.93 f
  fifo2/N206 (net)                                            3     6.55 
  fifo2/route20/a (d04bfn00yd0i0)                                            0.00    12.09     1.00     0.00     3.76 &   208.68 f
  fifo2/route20/o (d04bfn00yd0i0)                                                     5.94     1.00             13.61 &   222.30 f
  fifo2/n12580 (net)                                          3    11.97 
  fifo2/clk_gate_data_mem_reg_12__7_latch/en (d04cgc01nd0h0)                 0.00    22.57     1.00     0.00    11.28 &   233.58 f
  data arrival time                                                                                                       233.58

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.48     133.48
  clock reconvergence pessimism                                                                                  0.00     133.48
  clock uncertainty                                                                                             50.00     183.48
  fifo2/clk_gate_data_mem_reg_12__7_latch/clk (d04cgc01nd0h0)                                                             183.48 r
  clock gating hold time                                                                       1.00            -11.14     172.34
  data required time                                                                                                      172.34
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.34
  data arrival time                                                                                                      -233.58
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              61.24


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_15__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             24.04     1.00             27.27 &   179.95 r
  fifo1/addr_wr[4] (net)                                      6     4.12 
  fifo1/U575/b (d04non02yn0b3)                                              -0.46    24.50     1.00    -0.05     2.15 &   182.10 r
  fifo1/U575/o1 (d04non02yn0b3)                                                      11.35     1.00             13.83 &   195.93 f
  fifo1/n3000 (net)                                           1     2.97 
  fifo1/U576/b (d04nan02yd0f0)                                               0.00    11.39     1.00     0.00     0.49 &   196.42 f
  fifo1/U576/o1 (d04nan02yd0f0)                                                      16.77     1.00             13.07 &   209.49 r
  fifo1/n3800 (net)                                           8    13.91 
  fifo1/U379/a (d04non02yn0d5)                                               0.00    17.76     1.00     0.00     2.35 &   211.83 r
  fifo1/U379/o1 (d04non02yn0d5)                                                      17.49     1.00             10.29 &   222.12 f
  fifo1/N118 (net)                                            5    13.75 
  fifo1/clk_gate_data_mem_reg_15__3_latch/en (d04cgc01nd0h0)                -7.29    30.54     1.00    -4.25    11.46 &   233.58 f
  data arrival time                                                                                                       233.58

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.02     135.02
  clock reconvergence pessimism                                                                                  0.00     135.02
  clock uncertainty                                                                                             50.00     185.02
  fifo1/clk_gate_data_mem_reg_15__3_latch/clk (d04cgc01nd0h0)                                                             185.02 r
  clock gating hold time                                                                       1.00            -12.77     172.25
  data required time                                                                                                      172.25
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.25
  data arrival time                                                                                                      -233.58
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              61.33


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/place917/a (d04inn00ynue3)                                           0.00     8.19     1.00     0.00     2.58 &   188.25 f
  fifo2/place917/o1 (d04inn00ynue3)                                                   5.25     1.00              5.60 &   193.85 r
  fifo2/n4029 (net)                                           2     4.19 
  fifo2/place916/a (d04inn00ynuf5)                                           0.00     5.37     1.00     0.00     0.56 &   194.41 r
  fifo2/place916/o1 (d04inn00ynuf5)                                                   6.61     1.00              3.86 &   198.27 f
  fifo2/n4028 (net)                                           8     9.99 
  fifo2/U10/b (d04nab02yn0c0)                                                0.00    12.54     1.00     0.00     5.01 &   203.28 f
  fifo2/U10/out (d04nab02yn0c0)                                                       5.56     1.00              6.92 &   210.20 r
  fifo2/n3671 (net)                                           1     1.67 
  fifo2/U13/a (d04nab02yn0f0)                                                0.00     5.65     1.00     0.00     0.49 &   210.69 r
  fifo2/U13/out (d04nab02yn0f0)                                                       6.59     1.00              9.06 &   219.75 r
  fifo2/n3665 (net)                                           1     4.31 
  fifo2/place990/a (d04inn00ynuh5)                                           0.00     8.20     1.00     0.00     1.94 &   221.70 r
  fifo2/place990/o1 (d04inn00ynuh5)                                                   6.50     1.00              3.61 &   225.31 f
  fifo2/n4141 (net)                                           9    19.29 
  fifo2/clk_gate_data_mem_reg_31__7_latch/en (d04cgc01nd0h0)                 0.00    19.62     1.00     0.00     7.67 &   232.98 f
  data arrival time                                                                                                       232.98

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.87     132.87
  clock reconvergence pessimism                                                                                  0.00     132.87
  clock uncertainty                                                                                             50.00     182.87
  fifo2/clk_gate_data_mem_reg_31__7_latch/clk (d04cgc01nd0h0)                                                             182.87 r
  clock gating hold time                                                                       1.00            -11.33     171.54
  data required time                                                                                                      171.54
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.54
  data arrival time                                                                                                      -232.98
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              61.44


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place927/b (d04nob02yd0i0)                                           0.00    12.86     1.00     0.00     4.06 &   214.19 r
  fifo2/place927/out (d04nob02yd0i0)                                                  9.38     1.00              6.97 &   221.16 f
  fifo2/n4041 (net)                                           9    18.25 
  fifo2/clk_gate_data_mem_reg_14__7_latch/en (d04cgc01nd0c0)                -0.28    14.67     1.00    -0.03     2.25 &   223.40 f
  data arrival time                                                                                                       223.40

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             121.50     121.50
  clock reconvergence pessimism                                                                                  0.00     121.50
  clock uncertainty                                                                                             50.00     171.50
  fifo2/clk_gate_data_mem_reg_14__7_latch/clk (d04cgc01nd0c0)                                                             171.50 r
  clock gating hold time                                                                       1.00             -9.55     161.95
  data required time                                                                                                      161.95
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      161.95
  data arrival time                                                                                                      -223.40
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              61.46


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_29__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                       26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                           4     6.03 
  fifo0/route18/a (d04orn02yd0d5)                                           -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/route18/o (d04orn02yd0d5)                                                     8.10     1.00             14.53 &   215.82 r
  fifo0/N104 (net)                                            1     5.25 
  fifo0/route19/a (d04inn00yduo7)                                            0.00     8.30     1.00     0.00     0.90 &   216.72 r
  fifo0/route19/o1 (d04inn00yduo7)                                                    5.38     1.00              3.19 &   219.91 f
  fifo0/n6509 (net)                                           5    20.35 
  fifo0/clk_gate_data_mem_reg_29__2_latch/en (d04cgc01nd0h0)                -0.41    25.23     1.00    -0.05    11.67 &   231.58 f
  data arrival time                                                                                                       231.58

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.50     132.50
  clock reconvergence pessimism                                                                                  0.00     132.50
  clock uncertainty                                                                                             50.00     182.50
  fifo0/clk_gate_data_mem_reg_29__2_latch/clk (d04cgc01nd0h0)                                                             182.50 r
  clock gating hold time                                                                       1.00            -12.40     170.11
  data required time                                                                                                      170.11
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.11
  data arrival time                                                                                                      -231.58
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              61.47


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_23__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U585/b (d04nab02wn0b0)                                              -0.20    13.04     1.00    -0.03     1.53 &   175.76 f
  fifo1/U585/out (d04nab02wn0b0)                                                     14.35     1.00             17.46 &   193.22 r
  fifo1/n3200 (net)                                           1     1.81 
  fifo1/U586/a (d04nab02yd0i0)                                              -0.24    14.37     1.00    -0.03     0.36 &   193.58 r
  fifo1/U586/out (d04nab02yd0i0)                                                     11.56     1.00             13.90 &   207.48 r
  fifo1/n4200 (net)                                           8    13.99 
  fifo1/U127/a (d04non02yd0f7)                                               0.00    15.81     1.00     0.00     5.05 &   212.53 r
  fifo1/U127/o1 (d04non02yd0f7)                                                      12.73     1.00              7.57 &   220.09 f
  fifo1/N110 (net)                                            5    16.15 
  fifo1/clk_gate_data_mem_reg_23__1_latch/en (d04cgc01nd0h0)                -1.14    19.70     1.00    -0.14     9.39 &   229.49 f
  data arrival time                                                                                                       229.49

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.38     129.38
  clock reconvergence pessimism                                                                                  0.00     129.38
  clock uncertainty                                                                                             50.00     179.38
  fifo1/clk_gate_data_mem_reg_23__1_latch/clk (d04cgc01nd0h0)                                                             179.38 r
  clock gating hold time                                                                       1.00            -11.40     167.98
  data required time                                                                                                      167.98
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.98
  data arrival time                                                                                                      -229.49
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              61.51


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/place917/a (d04inn00ynue3)                                           0.00     8.19     1.00     0.00     2.58 &   188.25 f
  fifo2/place917/o1 (d04inn00ynue3)                                                   5.25     1.00              5.60 &   193.85 r
  fifo2/n4029 (net)                                           2     4.19 
  fifo2/place916/a (d04inn00ynuf5)                                           0.00     5.37     1.00     0.00     0.56 &   194.41 r
  fifo2/place916/o1 (d04inn00ynuf5)                                                   6.61     1.00              3.86 &   198.27 f
  fifo2/n4028 (net)                                           8     9.99 
  fifo2/U10/b (d04nab02yn0c0)                                                0.00    12.54     1.00     0.00     5.01 &   203.28 f
  fifo2/U10/out (d04nab02yn0c0)                                                       5.56     1.00              6.92 &   210.20 r
  fifo2/n3671 (net)                                           1     1.67 
  fifo2/U13/a (d04nab02yn0f0)                                                0.00     5.65     1.00     0.00     0.49 &   210.69 r
  fifo2/U13/out (d04nab02yn0f0)                                                       6.59     1.00              9.06 &   219.75 r
  fifo2/n3665 (net)                                           1     4.31 
  fifo2/place990/a (d04inn00ynuh5)                                           0.00     8.20     1.00     0.00     1.94 &   221.70 r
  fifo2/place990/o1 (d04inn00ynuh5)                                                   6.50     1.00              3.61 &   225.31 f
  fifo2/n4141 (net)                                           9    19.29 
  fifo2/clk_gate_data_mem_reg_31__5_latch/en (d04cgc01nd0h0)                 0.00    20.93     1.00     0.00     8.63 &   233.94 f
  data arrival time                                                                                                       233.94

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.71     133.71
  clock reconvergence pessimism                                                                                  0.00     133.71
  clock uncertainty                                                                                             50.00     183.71
  fifo2/clk_gate_data_mem_reg_31__5_latch/clk (d04cgc01nd0h0)                                                             183.71 r
  clock gating hold time                                                                       1.00            -11.37     172.35
  data required time                                                                                                      172.35
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.35
  data arrival time                                                                                                      -233.94
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              61.59


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_28__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                         23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                           18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                    9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                            -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                    12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                         4     3.07 
  fifo0/U291/a (d04inn00wn0a5)                                             0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U291/o1 (d04inn00wn0a5)                                                     6.07     1.00              7.11 &   200.99 f
  fifo0/n12 (net)                                           1     0.72 
  fifo0/place79/b (d04orn02yn0c0)                                          0.00     6.08     1.00     0.00     0.08 &   201.07 f
  fifo0/place79/o (d04orn02yn0c0)                                                   4.56     1.00             10.20 &   211.27 f
  fifo0/n2208 (net)                                         1     2.63 
  fifo0/place407/a (d04inn00ynuf5)                                         0.00     4.61     1.00     0.00     0.33 &   211.61 f
  fifo0/place407/o1 (d04inn00ynuf5)                                                13.97     1.00              5.42 &   217.03 r
  fifo0/n2086 (net)                                         5    23.06 
  fifo0/clk_gate_data_mem_reg_28__latch/en (d04cgc01nd0h0)                -1.45    27.10     1.00    -0.16    14.77 &   231.80 r
  data arrival time                                                                                                     231.80

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           131.52     131.52
  clock reconvergence pessimism                                                                                0.00     131.52
  clock uncertainty                                                                                           50.00     181.52
  fifo0/clk_gate_data_mem_reg_28__latch/clk (d04cgc01nd0h0)                                                             181.52 r
  clock gating hold time                                                                     1.00            -11.47     170.05
  data required time                                                                                                    170.05
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    170.05
  data arrival time                                                                                                    -231.80
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            61.74


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1907/a (d04nob02yd0f5)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1907/out (d04nob02yd0f5)                                                     5.74     1.00              9.73 &   203.58 r
  fifo2/N174 (net)                                            1     2.06 
  fifo2/route19/a (d04bfn00yduk0)                                            0.00     5.77     1.00     0.00     0.31 &   203.89 r
  fifo2/route19/o (d04bfn00yduk0)                                                     5.65     1.00              8.64 &   212.53 r
  fifo2/n12579 (net)                                          9    20.45 
  fifo2/clk_gate_data_mem_reg_28__0_latch/en (d04cgc01nd0h0)                -2.06    35.46     1.00    -0.22    18.37 &   230.90 r
  data arrival time                                                                                                       230.90

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.33     131.33
  clock reconvergence pessimism                                                                                  0.00     131.33
  clock uncertainty                                                                                             50.00     181.33
  fifo2/clk_gate_data_mem_reg_28__0_latch/clk (d04cgc01nd0h0)                                                             181.33 r
  clock gating hold time                                                                       1.00            -12.21     169.12
  data required time                                                                                                      169.12
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.12
  data arrival time                                                                                                      -230.90
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              61.78


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_23__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                 0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                         9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                           4     2.76 
  fifo0/U9/a (d04nab02yd0d3)                                                 0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U9/out (d04nab02yd0d3)                                                       16.77     1.00             13.00 &   197.68 r
  fifo0/n1904 (net)                                           4     8.38 
  fifo0/route15/b (d04orn02yn0c0)                                            0.00    22.62     1.00     0.00     5.60 &   203.28 r
  fifo0/route15/o (d04orn02yn0c0)                                                     9.97     1.00             17.46 &   220.74 r
  fifo0/N110 (net)                                            1     3.42 
  fifo0/route17/a (d04inn00ydui0)                                            0.00    10.05     1.00     0.00     0.60 &   221.34 r
  fifo0/route17/o1 (d04inn00ydui0)                                                    7.53     1.00              4.16 &   225.51 f
  fifo0/n6508 (net)                                           5    20.55 
  fifo0/clk_gate_data_mem_reg_23__1_latch/en (d04cgc01nd0i0)                -0.27    17.35     1.00    -0.03     4.11 &   229.62 f
  data arrival time                                                                                                       229.62

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.02     128.02
  clock reconvergence pessimism                                                                                  0.00     128.02
  clock uncertainty                                                                                             50.00     178.02
  fifo0/clk_gate_data_mem_reg_23__1_latch/clk (d04cgc01nd0i0)                                                             178.02 r
  clock gating hold time                                                                       1.00            -10.20     167.82
  data required time                                                                                                      167.82
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.82
  data arrival time                                                                                                      -229.62
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              61.80


  Startpoint: fifo1/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_6__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.63     152.63
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                        21.07                       0.00     152.63 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                                          14.55     1.00             23.47 &   176.10 f
  fifo1/addr_wr[0] (net)                                   9     5.16 
  fifo1/U288/a (d04orn02yn0b0)                                           -0.28    14.99     1.00    -0.03     1.59 &   177.69 f
  fifo1/U288/o (d04orn02yn0b0)                                                     6.01     1.00             15.16 &   192.85 f
  fifo1/n12 (net)                                          2     2.13 
  fifo1/U290/a (d04non02yn0b7)                                           -0.09     6.09     1.00    -0.01     0.46 &   193.31 f
  fifo1/U290/o1 (d04non02yn0b7)                                                   18.51     1.00             12.70 &   206.01 r
  fifo1/n3600 (net)                                        4     3.68 
  fifo1/U592/a (d04nob02yn0f0)                                            0.00    18.53     1.00     0.00     0.43 &   206.44 r
  fifo1/U592/out (d04nob02yn0f0)                                                   6.15     1.00             10.07 &   216.51 r
  fifo1/N127 (net)                                         1     2.12 
  fifo1/route34/a (d04bfn00yd0k0)                                         0.00     6.17     1.00     0.00     0.23 &   216.74 r
  fifo1/route34/o (d04bfn00yd0k0)                                                  6.30     1.00              9.36 &   226.10 r
  fifo1/n6228 (net)                                        5    15.22 
  fifo1/clk_gate_data_mem_reg_6__latch/en (d04cgc01nd0e0)                 0.00    13.29     1.00     0.00     5.05 &   231.16 r
  data arrival time                                                                                                    231.16

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          128.04     128.04
  clock reconvergence pessimism                                                                               0.00     128.04
  clock uncertainty                                                                                          50.00     178.04
  fifo1/clk_gate_data_mem_reg_6__latch/clk (d04cgc01nd0e0)                                                             178.04 r
  clock gating hold time                                                                    1.00             -8.75     169.29
  data required time                                                                                                   169.29
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   169.29
  data arrival time                                                                                                   -231.16
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           61.87


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/post_place619/b (d04non02yd0h5)                                      0.00    21.99     1.00     0.00    11.52 &   207.68 r
  fifo2/post_place619/o1 (d04non02yd0h5)                                              9.28     1.00              7.09 &   214.76 f
  fifo2/n5563 (net)                                           9    17.89 
  fifo2/clk_gate_data_mem_reg_26__4_latch/en (d04cgc01nd0h0)                 0.00    29.04     1.00     0.00    15.03 &   229.79 f
  data arrival time                                                                                                       229.79

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.42     130.42
  clock reconvergence pessimism                                                                                  0.00     130.42
  clock uncertainty                                                                                             50.00     180.42
  fifo2/clk_gate_data_mem_reg_26__4_latch/clk (d04cgc01nd0h0)                                                             180.42 r
  clock gating hold time                                                                       1.00            -12.56     167.86
  data required time                                                                                                      167.86
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.86
  data arrival time                                                                                                      -229.79
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              61.93


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_1__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             8.70     1.00             22.86 &   175.55 f
  fifo1/addr_wr[2] (net)                                     6     4.86 
  fifo1/U7/a (d04inn00nn0a5)                                                0.00     9.27     1.00     0.00     1.46 &   177.01 f
  fifo1/U7/o1 (d04inn00nn0a5)                                                       13.05     1.00             12.72 &   189.72 r
  fifo1/n1884 (net)                                          4     2.08 
  fifo1/U28/a (d04nan02yn0b5)                                               0.00    13.06     1.00     0.00     0.20 &   189.93 r
  fifo1/U28/o1 (d04nan02yn0b5)                                                      22.59     1.00             16.91 &   206.84 f
  fifo1/n3900 (net)                                          4     7.08 
  fifo1/U600/a (d04non02yn0f0)                                             -0.99    22.73     1.00    -0.11     2.54 &   209.38 f
  fifo1/U600/o1 (d04non02yn0f0)                                                     22.08     1.00             16.15 &   225.53 r
  fifo1/N132 (net)                                           5    13.86 
  fifo1/clk_gate_data_mem_reg_1__3_latch/en (d04cgc01nd0h0)                 0.00    24.39     1.00     0.00     4.61 &   230.14 r
  data arrival time                                                                                                      230.14

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.51     128.51
  clock reconvergence pessimism                                                                                 0.00     128.51
  clock uncertainty                                                                                            50.00     178.51
  fifo1/clk_gate_data_mem_reg_1__3_latch/clk (d04cgc01nd0h0)                                                             178.51 r
  clock gating hold time                                                                      1.00            -10.35     168.17
  data required time                                                                                                     168.17
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.17
  data arrival time                                                                                                     -230.14
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             61.97


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                         21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                           12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                    7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                            0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                     7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                          1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                    0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                           8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                         3     6.75 
  fifo2/place1242/b (d04non02yn0d5)                                        0.00    10.33     1.00     0.00     4.01 &   196.96 r
  fifo2/place1242/o1 (d04non02yn0d5)                                                9.85     1.00              7.96 &   204.93 f
  fifo2/N206 (net)                                          3     6.55 
  fifo2/route20/a (d04bfn00yd0i0)                                          0.00    12.09     1.00     0.00     3.76 &   208.68 f
  fifo2/route20/o (d04bfn00yd0i0)                                                   5.94     1.00             13.61 &   222.30 f
  fifo2/n12580 (net)                                        3    11.97 
  fifo2/clk_gate_data_mem_reg_12__latch/en (d04cgc01nd0h0)                 0.00    22.55     1.00     0.00    12.44 &   234.74 f
  data arrival time                                                                                                     234.74

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           134.73     134.73
  clock reconvergence pessimism                                                                                0.00     134.73
  clock uncertainty                                                                                           50.00     184.73
  fifo2/clk_gate_data_mem_reg_12__latch/clk (d04cgc01nd0h0)                                                             184.73 r
  clock gating hold time                                                                     1.00            -11.99     172.74
  data required time                                                                                                    172.74
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    172.74
  data arrival time                                                                                                    -234.74
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            62.00


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U1909/b (d04nob02yd0i0)                                              0.00    21.09     1.00     0.00     8.05 &   204.21 r
  fifo2/U1909/out (d04nob02yd0i0)                                                    11.93     1.00              8.15 &   212.36 f
  fifo2/N182 (net)                                            9    29.73 
  fifo2/clk_gate_data_mem_reg_24__2_latch/en (d04cgc01nd0h0)                 0.00    37.09     1.00     0.00    15.59 &   227.95 f
  data arrival time                                                                                                       227.95

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.19     129.19
  clock reconvergence pessimism                                                                                  0.00     129.19
  clock uncertainty                                                                                             50.00     179.19
  fifo2/clk_gate_data_mem_reg_24__2_latch/clk (d04cgc01nd0h0)                                                             179.19 r
  clock gating hold time                                                                       1.00            -13.39     165.80
  data required time                                                                                                      165.80
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.80
  data arrival time                                                                                                      -227.95
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              62.15


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/U537/a (d04inn00wn0a5)                                               0.00    11.54     1.00     0.00     3.90 &   193.03 r
  fifo2/U537/o1 (d04inn00wn0a5)                                                       8.66     1.00              9.86 &   202.89 f
  fifo2/n3784 (net)                                           1     1.50 
  fifo2/U1104/b (d04nab02yn0f0)                                              0.00     8.67     1.00     0.00     0.23 &   203.12 f
  fifo2/U1104/out (d04nab02yn0f0)                                                     7.37     1.00              5.23 &   208.35 r
  fifo2/n3783 (net)                                           1     6.01 
  fifo2/post_place583/a (d04inn00ynuh5)                                      0.00    13.44     1.00     0.00     5.18 &   213.52 r
  fifo2/post_place583/o1 (d04inn00ynuh5)                                              6.53     1.00              4.04 &   217.56 f
  fifo2/n5520 (net)                                           9    17.25 
  fifo2/clk_gate_data_mem_reg_27__3_latch/en (d04cgc01nd0h0)                -0.18    27.10     1.00    -0.11    14.96 &   232.52 f
  data arrival time                                                                                                       232.52

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.96     132.96
  clock reconvergence pessimism                                                                                  0.00     132.96
  clock uncertainty                                                                                             50.00     182.96
  fifo2/clk_gate_data_mem_reg_27__3_latch/clk (d04cgc01nd0h0)                                                             182.96 r
  clock gating hold time                                                                       1.00            -12.72     170.24
  data required time                                                                                                      170.24
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.24
  data arrival time                                                                                                      -232.52
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              62.28


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place786/a (d04bfn00yduk0)                                           0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place786/o (d04bfn00yduk0)                                                    9.66     1.00             10.32 &   207.12 r
  fifo2/n4596 (net)                                           6    25.18 
  fifo2/place604/b (d04non02yd0i0)                                           0.00    18.91     1.00     0.00    10.11 &   217.22 r
  fifo2/place604/o1 (d04non02yd0i0)                                                   7.91     1.00              4.79 &   222.02 f
  fifo2/n4328 (net)                                           9    19.37 
  fifo2/clk_gate_data_mem_reg_18__7_latch/en (d04cgc01nd0h0)                 0.00    30.04     1.00     0.00    11.94 &   233.96 f
  data arrival time                                                                                                       233.96

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.75     133.75
  clock reconvergence pessimism                                                                                  0.00     133.75
  clock uncertainty                                                                                             50.00     183.75
  fifo2/clk_gate_data_mem_reg_18__7_latch/clk (d04cgc01nd0h0)                                                             183.75 r
  clock gating hold time                                                                       1.00            -12.15     171.60
  data required time                                                                                                      171.60
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.60
  data arrival time                                                                                                      -233.96
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              62.36


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                         21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                           12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                    7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                            0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                     7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                          1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                    0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                           8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                         3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                    0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                           10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                         3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                    0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                            8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                         5    19.45 
  fifo2/place927/b (d04nob02yd0i0)                                         0.00    12.86     1.00     0.00     4.06 &   214.19 r
  fifo2/place927/out (d04nob02yd0i0)                                                9.38     1.00              6.97 &   221.16 f
  fifo2/n4041 (net)                                         9    18.25 
  fifo2/clk_gate_data_mem_reg_14__latch/en (d04cgc01nd0i0)                -0.53    25.00     1.00    -0.06    13.60 &   234.76 f
  data arrival time                                                                                                     234.76

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           134.36     134.36
  clock reconvergence pessimism                                                                                0.00     134.36
  clock uncertainty                                                                                           50.00     184.36
  fifo2/clk_gate_data_mem_reg_14__latch/clk (d04cgc01nd0i0)                                                             184.36 r
  clock gating hold time                                                                     1.00            -11.98     172.37
  data required time                                                                                                    172.37
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    172.37
  data arrival time                                                                                                    -234.76
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            62.38


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_17__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                              8.70     1.00             22.86 &   175.55 f
  fifo1/addr_wr[2] (net)                                      6     4.86 
  fifo1/U7/a (d04inn00nn0a5)                                                 0.00     9.27     1.00     0.00     1.46 &   177.01 f
  fifo1/U7/o1 (d04inn00nn0a5)                                                        13.05     1.00             12.72 &   189.72 r
  fifo1/n1884 (net)                                           4     2.08 
  fifo1/U28/a (d04nan02yn0b5)                                                0.00    13.06     1.00     0.00     0.20 &   189.93 r
  fifo1/U28/o1 (d04nan02yn0b5)                                                       22.59     1.00             16.91 &   206.84 f
  fifo1/n3900 (net)                                           4     7.08 
  fifo1/route38/a (d04orn02yn0b0)                                           -0.99    22.73     1.00    -0.11     2.55 &   209.39 f
  fifo1/route38/o (d04orn02yn0b0)                                                     6.27     1.00             16.78 &   226.17 f
  fifo1/N116 (net)                                            1     1.95 
  fifo1/route33/a (d04inn00ynue3)                                            0.00     6.32     1.00     0.00     0.36 &   226.53 f
  fifo1/route33/o1 (d04inn00ynue3)                                                   18.86     1.00              8.07 &   234.60 r
  fifo1/n6234 (net)                                           5    20.60 
  fifo1/clk_gate_data_mem_reg_17__2_latch/en (d04cgc01nd0h0)                -0.22    23.14     1.00    -0.12     4.19 &   238.79 r
  data arrival time                                                                                                       238.79

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.32     137.32
  clock reconvergence pessimism                                                                                  0.00     137.32
  clock uncertainty                                                                                             50.00     187.32
  fifo1/clk_gate_data_mem_reg_17__2_latch/clk (d04cgc01nd0h0)                                                             187.32 r
  clock gating hold time                                                                       1.00            -10.92     176.40
  data required time                                                                                                      176.40
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      176.40
  data arrival time                                                                                                      -238.79
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              62.39


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_28__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                              -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                      12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                           4     3.07 
  fifo0/U291/a (d04inn00wn0a5)                                               0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U291/o1 (d04inn00wn0a5)                                                       6.07     1.00              7.11 &   200.99 f
  fifo0/n12 (net)                                             1     0.72 
  fifo0/place79/b (d04orn02yn0c0)                                            0.00     6.08     1.00     0.00     0.08 &   201.07 f
  fifo0/place79/o (d04orn02yn0c0)                                                     4.56     1.00             10.20 &   211.27 f
  fifo0/n2208 (net)                                           1     2.63 
  fifo0/place407/a (d04inn00ynuf5)                                           0.00     4.61     1.00     0.00     0.33 &   211.61 f
  fifo0/place407/o1 (d04inn00ynuf5)                                                  13.97     1.00              5.42 &   217.03 r
  fifo0/n2086 (net)                                           5    23.06 
  fifo0/clk_gate_data_mem_reg_28__2_latch/en (d04cgc01nd0h0)                -1.55    30.05     1.00    -0.17    12.96 &   229.98 r
  data arrival time                                                                                                       229.98

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.76     128.76
  clock reconvergence pessimism                                                                                  0.00     128.76
  clock uncertainty                                                                                             50.00     178.76
  fifo0/clk_gate_data_mem_reg_28__2_latch/clk (d04cgc01nd0h0)                                                             178.76 r
  clock gating hold time                                                                       1.00            -11.17     167.58
  data required time                                                                                                      167.58
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.58
  data arrival time                                                                                                      -229.98
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              62.40


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_1__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U599/a (d04non02yn0f0)                                              0.00    16.63     1.00     0.00     7.70 &   211.17 r
  fifo0/U599/o1 (d04non02yn0f0)                                                      8.54     1.00              6.75 &   217.92 f
  fifo0/N132 (net)                                           2     4.63 
  fifo0/route26/a (d04bfn00yd0k0)                                           0.00     8.90     1.00     0.00     0.54 &   218.46 f
  fifo0/route26/o (d04bfn00yd0k0)                                                    4.54     1.00              9.72 &   228.19 f
  fifo0/n6515 (net)                                          4    15.29 
  fifo0/clk_gate_data_mem_reg_1__3_latch/en (d04cgc01nd0i0)                -0.16    12.48     1.00    -0.02     6.57 &   234.75 f
  data arrival time                                                                                                      234.75

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            132.36     132.36
  clock reconvergence pessimism                                                                                 0.00     132.36
  clock uncertainty                                                                                            50.00     182.36
  fifo0/clk_gate_data_mem_reg_1__3_latch/clk (d04cgc01nd0i0)                                                             182.36 r
  clock gating hold time                                                                      1.00            -10.04     172.31
  data required time                                                                                                     172.31
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     172.31
  data arrival time                                                                                                     -234.75
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             62.44


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place927/b (d04nob02yd0i0)                                           0.00    12.86     1.00     0.00     4.06 &   214.19 r
  fifo2/place927/out (d04nob02yd0i0)                                                  9.38     1.00              6.97 &   221.16 f
  fifo2/n4041 (net)                                           9    18.25 
  fifo2/clk_gate_data_mem_reg_14__6_latch/en (d04cgc01nd0i0)                -0.53    25.04     1.00    -0.06    13.80 &   234.96 f
  data arrival time                                                                                                       234.96

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.48     134.48
  clock reconvergence pessimism                                                                                  0.00     134.48
  clock uncertainty                                                                                             50.00     184.48
  fifo2/clk_gate_data_mem_reg_14__6_latch/clk (d04cgc01nd0i0)                                                             184.48 r
  clock gating hold time                                                                       1.00            -11.99     172.49
  data required time                                                                                                      172.49
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.49
  data arrival time                                                                                                      -234.96
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              62.47


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                     30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                            7    17.93 
  fifo2/post_place620/a (d04ann02yd0k0)                                     -0.79    42.17     1.00    -0.08    12.22 &   201.30 r
  fifo2/post_place620/o (d04ann02yd0k0)                                               7.13     1.00             15.65 &   216.95 r
  fifo2/n5564 (net)                                           5    17.35 
  fifo2/clk_gate_data_mem_reg_16__4_latch/en (d04cgc01nd0h0)                 0.00    27.45     1.00     0.00    13.45 &   230.40 r
  data arrival time                                                                                                       230.40

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.03     129.03
  clock reconvergence pessimism                                                                                  0.00     129.03
  clock uncertainty                                                                                             50.00     179.03
  fifo2/clk_gate_data_mem_reg_16__4_latch/clk (d04cgc01nd0h0)                                                             179.03 r
  clock gating hold time                                                                       1.00            -11.15     167.87
  data required time                                                                                                      167.87
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.87
  data arrival time                                                                                                      -230.40
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              62.53


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1907/a (d04nob02yd0f5)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1907/out (d04nob02yd0f5)                                                     5.74     1.00              9.73 &   203.58 r
  fifo2/N174 (net)                                            1     2.06 
  fifo2/route19/a (d04bfn00yduk0)                                            0.00     5.77     1.00     0.00     0.31 &   203.89 r
  fifo2/route19/o (d04bfn00yduk0)                                                     5.65     1.00              8.64 &   212.53 r
  fifo2/n12579 (net)                                          9    20.45 
  fifo2/clk_gate_data_mem_reg_28__7_latch/en (d04cgc01nd0h0)                -2.13    35.95     1.00    -0.23    20.52 &   233.05 r
  data arrival time                                                                                                       233.05

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.62     132.62
  clock reconvergence pessimism                                                                                  0.00     132.62
  clock uncertainty                                                                                             50.00     182.62
  fifo2/clk_gate_data_mem_reg_28__7_latch/clk (d04cgc01nd0h0)                                                             182.62 r
  clock gating hold time                                                                       1.00            -12.16     170.46
  data required time                                                                                                      170.46
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.46
  data arrival time                                                                                                      -233.05
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              62.58


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                          21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                            12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                     7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                             0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                      7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                           1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                     0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                            8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                          3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                     0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                            10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                          3    18.64 
  fifo2/post_place623/b (d04ann02yd0h7)                                     0.00    24.88     1.00     0.00    13.00 &   211.86 f
  fifo2/post_place623/o (d04ann02yd0h7)                                              5.83     1.00             12.35 &   224.21 f
  fifo2/n5568 (net)                                          5     9.94 
  fifo2/clk_gate_data_mem_reg_8__4_latch/en (d04cgc01nd0h0)                -0.74    13.99     1.00    -0.09     6.87 &   231.08 f
  data arrival time                                                                                                      231.08

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.74     128.74
  clock reconvergence pessimism                                                                                 0.00     128.74
  clock uncertainty                                                                                            50.00     178.74
  fifo2/clk_gate_data_mem_reg_8__4_latch/clk (d04cgc01nd0h0)                                                             178.74 r
  clock gating hold time                                                                      1.00            -10.27     168.47
  data required time                                                                                                     168.47
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.47
  data arrival time                                                                                                     -231.08
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             62.61


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place1237/a (d04bfn00ynud5)                                          0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place1237/o (d04bfn00ynud5)                                                   8.19     1.00              8.01 &   204.81 r
  fifo2/n4595 (net)                                           2     7.25 
  fifo2/place746/b (d04non02yd0h5)                                           0.00    16.37     1.00     0.00     7.75 &   212.55 r
  fifo2/place746/o1 (d04non02yd0h5)                                                  10.09     1.00              8.00 &   220.55 f
  fifo2/n4338 (net)                                           9    20.38 
  fifo2/clk_gate_data_mem_reg_22__3_latch/en (d04cgc01nd0i0)                -0.34    23.77     1.00    -0.04    13.18 &   233.73 f
  data arrival time                                                                                                       233.73

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.77     132.77
  clock reconvergence pessimism                                                                                  0.00     132.77
  clock uncertainty                                                                                             50.00     182.77
  fifo2/clk_gate_data_mem_reg_22__3_latch/clk (d04cgc01nd0i0)                                                             182.77 r
  clock gating hold time                                                                       1.00            -11.68     171.10
  data required time                                                                                                      171.10
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.10
  data arrival time                                                                                                      -233.73
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              62.64


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_9__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                        21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                          12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                   6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                           -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                   18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                        1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                            0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                   15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                        8    13.36 
  fifo1/U370/b (d04non02yd0f0)                                            0.00    16.77     1.00     0.00     2.85 &   204.35 f
  fifo1/U370/o1 (d04non02yd0f0)                                                   25.37     1.00             13.92 &   218.28 r
  fifo1/N124 (net)                                         5    14.68 
  fifo1/clk_gate_data_mem_reg_9__latch/en (d04cgc01nd0h0)                -0.50    30.56     1.00    -0.05    12.18 &   230.46 r
  data arrival time                                                                                                    230.46

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          129.23     129.23
  clock reconvergence pessimism                                                                               0.00     129.23
  clock uncertainty                                                                                          50.00     179.23
  fifo1/clk_gate_data_mem_reg_9__latch/clk (d04cgc01nd0h0)                                                             179.23 r
  clock gating hold time                                                                    1.00            -11.43     167.80
  data required time                                                                                                   167.80
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   167.80
  data arrival time                                                                                                   -230.46
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           62.66


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/post_place619/b (d04non02yd0h5)                                      0.00    21.99     1.00     0.00    11.52 &   207.68 r
  fifo2/post_place619/o1 (d04non02yd0h5)                                              9.28     1.00              7.09 &   214.76 f
  fifo2/n5563 (net)                                           9    17.89 
  fifo2/clk_gate_data_mem_reg_26__7_latch/en (d04cgc01nd0h0)                 0.00    33.07     1.00     0.00    15.28 &   230.05 f
  data arrival time                                                                                                       230.05

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.27     130.27
  clock reconvergence pessimism                                                                                  0.00     130.27
  clock uncertainty                                                                                             50.00     180.27
  fifo2/clk_gate_data_mem_reg_26__7_latch/clk (d04cgc01nd0h0)                                                             180.27 r
  clock gating hold time                                                                       1.00            -12.92     167.36
  data required time                                                                                                      167.36
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.36
  data arrival time                                                                                                      -230.05
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              62.69


  Startpoint: fifo1/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_6__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.63     152.63
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                          21.07                       0.00     152.63 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                                            14.55     1.00             23.47 &   176.10 f
  fifo1/addr_wr[0] (net)                                     9     5.16 
  fifo1/U288/a (d04orn02yn0b0)                                             -0.28    14.99     1.00    -0.03     1.59 &   177.69 f
  fifo1/U288/o (d04orn02yn0b0)                                                       6.01     1.00             15.16 &   192.85 f
  fifo1/n12 (net)                                            2     2.13 
  fifo1/U290/a (d04non02yn0b7)                                             -0.09     6.09     1.00    -0.01     0.46 &   193.31 f
  fifo1/U290/o1 (d04non02yn0b7)                                                     18.51     1.00             12.70 &   206.01 r
  fifo1/n3600 (net)                                          4     3.68 
  fifo1/U592/a (d04nob02yn0f0)                                              0.00    18.53     1.00     0.00     0.43 &   206.44 r
  fifo1/U592/out (d04nob02yn0f0)                                                     6.15     1.00             10.07 &   216.51 r
  fifo1/N127 (net)                                           1     2.12 
  fifo1/route34/a (d04bfn00yd0k0)                                           0.00     6.17     1.00     0.00     0.23 &   216.74 r
  fifo1/route34/o (d04bfn00yd0k0)                                                    6.30     1.00              9.36 &   226.10 r
  fifo1/n6228 (net)                                          5    15.22 
  fifo1/clk_gate_data_mem_reg_6__0_latch/en (d04cgc01nd0e0)                 0.00    13.29     1.00     0.00     5.10 &   231.21 r
  data arrival time                                                                                                      231.21

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            127.13     127.13
  clock reconvergence pessimism                                                                                 0.00     127.13
  clock uncertainty                                                                                            50.00     177.13
  fifo1/clk_gate_data_mem_reg_6__0_latch/clk (d04cgc01nd0e0)                                                             177.13 r
  clock gating hold time                                                                      1.00             -8.70     168.43
  data required time                                                                                                     168.43
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.43
  data arrival time                                                                                                     -231.21
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             62.78


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_4__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                     9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                             -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                     12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                          4     3.07 
  fifo0/U596/a (d04nob02yn0d0)                                              0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U596/out (d04nob02yn0d0)                                                    17.25     1.00             15.60 &   209.48 r
  fifo0/N129 (net)                                           2     4.84 
  fifo0/route29/a (d04bfn00yduk0)                                           0.00    18.85     1.00     0.00     2.66 &   212.13 r
  fifo0/route29/o (d04bfn00yduk0)                                                    6.24     1.00             10.59 &   222.73 r
  fifo0/n6520 (net)                                          4    19.68 
  fifo0/clk_gate_data_mem_reg_4__2_latch/en (d04cgc01nd0h0)                -0.33    20.64     1.00    -0.04    12.11 &   234.84 r
  data arrival time                                                                                                      234.84

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            132.72     132.72
  clock reconvergence pessimism                                                                                 0.00     132.72
  clock uncertainty                                                                                            50.00     182.72
  fifo0/clk_gate_data_mem_reg_4__2_latch/clk (d04cgc01nd0h0)                                                             182.72 r
  clock gating hold time                                                                      1.00            -10.67     172.05
  data required time                                                                                                     172.05
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     172.05
  data arrival time                                                                                                     -234.84
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             62.79


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U710/b (d04non02yd0h5)                                               0.00    18.25     1.00     0.00     5.98 &   191.73 r
  fifo2/U710/o1 (d04non02yd0h5)                                                      10.29     1.00              7.58 &   199.31 f
  fifo2/N196 (net)                                            9    19.85 
  fifo2/clk_gate_data_mem_reg_17__4_latch/en (d04cgc01nd0b0)                 0.00    23.48     1.00     0.00     9.72 &   209.02 f
  data arrival time                                                                                                       209.02

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             106.21     106.21
  clock reconvergence pessimism                                                                                  0.00     106.21
  clock uncertainty                                                                                             50.00     156.21
  fifo2/clk_gate_data_mem_reg_17__4_latch/clk (d04cgc01nd0b0)                                                             156.21 r
  clock gating hold time                                                                       1.00            -10.12     146.09
  data required time                                                                                                      146.09
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      146.09
  data arrival time                                                                                                      -209.02
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              62.93


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_4__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                     9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                             -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                     11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                          4     3.22 
  fifo1/U196/a (d04inn00yn0a5)                                              0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U196/o1 (d04inn00yn0a5)                                                      6.17     1.00              5.97 &   197.19 f
  fifo1/n2018 (net)                                          1     1.29 
  fifo1/U109/a (d04non02yn0d5)                                              0.00     6.18     1.00     0.00     0.16 &   197.35 f
  fifo1/U109/o1 (d04non02yn0d5)                                                     10.90     1.00              9.20 &   206.55 r
  fifo1/N129 (net)                                           3     4.71 
  fifo1/clk_gate_data_mem_reg_4__0_latch/en (d04cgc01nd0c0)                 0.00    11.13     1.00     0.00     1.14 &   207.69 r
  data arrival time                                                                                                      207.69

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            104.54     104.54
  clock reconvergence pessimism                                                                                 0.00     104.54
  clock uncertainty                                                                                            50.00     154.54
  fifo1/clk_gate_data_mem_reg_4__0_latch/clk (d04cgc01nd0c0)                                                             154.54 r
  clock gating hold time                                                                      1.00             -9.80     144.74
  data required time                                                                                                     144.74
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     144.74
  data arrival time                                                                                                     -207.69
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             62.95


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_13__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                                0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                       26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                           4     8.43 
  fifo1/post_place255/b (d04non02yn0d5)                                      0.00    26.71     1.00     0.00     1.93 &   196.49 f
  fifo1/post_place255/o1 (d04non02yn0d5)                                             21.64     1.00             16.64 &   213.14 r
  fifo1/n2622 (net)                                           4     8.63 
  fifo1/route35/a (d04bfn00ynud5)                                            0.00    22.27     1.00     0.00     1.70 &   214.84 r
  fifo1/route35/o (d04bfn00ynud5)                                                     7.62     1.00              9.03 &   223.86 r
  fifo1/n6229 (net)                                           2     7.32 
  fifo1/clk_gate_data_mem_reg_13__3_latch/en (d04cgc01nd0h0)                -0.30    19.75     1.00    -0.03    11.00 &   234.86 r
  data arrival time                                                                                                       234.86

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.18     132.18
  clock reconvergence pessimism                                                                                  0.00     132.18
  clock uncertainty                                                                                             50.00     182.18
  fifo1/clk_gate_data_mem_reg_13__3_latch/clk (d04cgc01nd0h0)                                                             182.18 r
  clock gating hold time                                                                       1.00            -10.34     171.84
  data required time                                                                                                      171.84
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.84
  data arrival time                                                                                                      -234.86
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.02


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_31__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/place319/a (d04inn00ynuc5)                                           0.00    11.52     1.00     0.00     1.43 &   199.07 r
  fifo0/place319/o1 (d04inn00ynuc5)                                                   3.61     1.00              3.11 &   202.18 f
  fifo0/n2000 (net)                                           1     1.18 
  fifo0/U199/a (d04nan02wn0c0)                                               0.00     3.66     1.00     0.00     0.31 &   202.50 f
  fifo0/U199/o1 (d04nan02wn0c0)                                                       4.61     1.00              5.90 &   208.40 r
  fifo0/n1999 (net)                                           1     0.92 
  fifo0/U379/a (d04nab02yn0d0)                                               0.00     4.62     1.00     0.00     0.18 &   208.58 r
  fifo0/U379/out (d04nab02yn0d0)                                                      5.06     1.00              9.44 &   218.02 r
  fifo0/n2153 (net)                                           1     2.15 
  fifo0/place571/a (d04inn00yd0f7)                                           0.00     5.11     1.00     0.00     0.34 &   218.36 r
  fifo0/place571/o1 (d04inn00yd0f7)                                                   8.65     1.00              4.58 &   222.94 f
  fifo0/n2348 (net)                                           5    14.28 
  fifo0/clk_gate_data_mem_reg_31__1_latch/en (d04cgc01nd0h0)                 0.00    17.33     1.00     0.00     8.67 &   231.61 f
  data arrival time                                                                                                       231.61

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.34     129.34
  clock reconvergence pessimism                                                                                  0.00     129.34
  clock uncertainty                                                                                             50.00     179.34
  fifo0/clk_gate_data_mem_reg_31__1_latch/clk (d04cgc01nd0h0)                                                             179.34 r
  clock gating hold time                                                                       1.00            -10.77     168.57
  data required time                                                                                                      168.57
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.57
  data arrival time                                                                                                      -231.61
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.05


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place760/b (d04non02yd0h5)                                           0.00    15.27     1.00     0.00     7.63 &   217.76 r
  fifo2/place760/o1 (d04non02yd0h5)                                                   7.62     1.00              5.59 &   223.35 f
  fifo2/n4346 (net)                                           5    10.16 
  fifo2/clk_gate_data_mem_reg_10__4_latch/en (d04cgc01nd0h0)                -0.29    22.98     1.00    -0.03    11.55 &   234.90 f
  data arrival time                                                                                                       234.90

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.59     133.59
  clock reconvergence pessimism                                                                                  0.00     133.59
  clock uncertainty                                                                                             50.00     183.59
  fifo2/clk_gate_data_mem_reg_10__4_latch/clk (d04cgc01nd0h0)                                                             183.59 r
  clock gating hold time                                                                       1.00            -11.77     171.81
  data required time                                                                                                      171.81
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.81
  data arrival time                                                                                                      -234.90
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.08


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_30__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/U289/a (d04non02yd0f7)                                               0.00    13.78     1.00     0.00     5.93 &   203.57 r
  fifo0/U289/o1 (d04non02yd0f7)                                                      12.71     1.00              6.78 &   210.35 f
  fifo0/N103 (net)                                            5    20.45 
  fifo0/clk_gate_data_mem_reg_30__2_latch/en (d04cgc01nd0j0)                -0.54    33.33     1.00    -0.06    20.81 &   231.16 f
  data arrival time                                                                                                       231.16

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.76     129.76
  clock reconvergence pessimism                                                                                  0.00     129.76
  clock uncertainty                                                                                             50.00     179.76
  fifo0/clk_gate_data_mem_reg_30__2_latch/clk (d04cgc01nd0j0)                                                             179.76 r
  clock gating hold time                                                                       1.00            -11.71     168.04
  data required time                                                                                                      168.04
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.04
  data arrival time                                                                                                      -231.16
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.11


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place927/b (d04nob02yd0i0)                                           0.00    12.86     1.00     0.00     4.06 &   214.19 r
  fifo2/place927/out (d04nob02yd0i0)                                                  9.38     1.00              6.97 &   221.16 f
  fifo2/n4041 (net)                                           9    18.25 
  fifo2/clk_gate_data_mem_reg_14__4_latch/en (d04cgc01nd0h0)                -0.53    25.14     1.00    -0.06    13.11 &   234.26 f
  data arrival time                                                                                                       234.26

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.05     133.05
  clock reconvergence pessimism                                                                                  0.00     133.05
  clock uncertainty                                                                                             50.00     183.05
  fifo2/clk_gate_data_mem_reg_14__4_latch/clk (d04cgc01nd0h0)                                                             183.05 r
  clock gating hold time                                                                       1.00            -11.92     171.13
  data required time                                                                                                      171.13
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.13
  data arrival time                                                                                                      -234.26
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.13


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1908/b (d04non02yd0f5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1908/o1 (d04non02yd0f5)                                                     30.93     1.00             15.61 &   189.08 r
  fifo2/n752 (net)                                            7    17.93 
  fifo2/post_place620/a (d04ann02yd0k0)                                     -0.79    42.17     1.00    -0.08    12.22 &   201.30 r
  fifo2/post_place620/o (d04ann02yd0k0)                                               7.13     1.00             15.65 &   216.95 r
  fifo2/n5564 (net)                                           5    17.35 
  fifo2/clk_gate_data_mem_reg_16__3_latch/en (d04cgc01nd0i0)                 0.00    28.01     1.00     0.00    17.73 &   234.68 r
  data arrival time                                                                                                       234.68

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.07     133.07
  clock reconvergence pessimism                                                                                  0.00     133.07
  clock uncertainty                                                                                             50.00     183.07
  fifo2/clk_gate_data_mem_reg_16__3_latch/clk (d04cgc01nd0i0)                                                             183.07 r
  clock gating hold time                                                                       1.00            -11.54     171.54
  data required time                                                                                                      171.54
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.54
  data arrival time                                                                                                      -234.68
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.14


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place760/b (d04non02yd0h5)                                           0.00    15.27     1.00     0.00     7.63 &   217.76 r
  fifo2/place760/o1 (d04non02yd0h5)                                                   7.62     1.00              5.59 &   223.35 f
  fifo2/n4346 (net)                                           5    10.16 
  fifo2/clk_gate_data_mem_reg_10__2_latch/en (d04cgc01nd0h0)                -0.29    23.00     1.00    -0.03    11.54 &   234.89 f
  data arrival time                                                                                                       234.89

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.49     133.49
  clock reconvergence pessimism                                                                                  0.00     133.49
  clock uncertainty                                                                                             50.00     183.49
  fifo2/clk_gate_data_mem_reg_10__2_latch/clk (d04cgc01nd0h0)                                                             183.49 r
  clock gating hold time                                                                       1.00            -11.77     171.71
  data required time                                                                                                      171.71
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.71
  data arrival time                                                                                                      -234.89
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.18


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/U537/a (d04inn00wn0a5)                                               0.00    11.54     1.00     0.00     3.90 &   193.03 r
  fifo2/U537/o1 (d04inn00wn0a5)                                                       8.66     1.00              9.86 &   202.89 f
  fifo2/n3784 (net)                                           1     1.50 
  fifo2/U1104/b (d04nab02yn0f0)                                              0.00     8.67     1.00     0.00     0.23 &   203.12 f
  fifo2/U1104/out (d04nab02yn0f0)                                                     7.37     1.00              5.23 &   208.35 r
  fifo2/n3783 (net)                                           1     6.01 
  fifo2/post_place583/a (d04inn00ynuh5)                                      0.00    13.44     1.00     0.00     5.18 &   213.52 r
  fifo2/post_place583/o1 (d04inn00ynuh5)                                              6.53     1.00              4.04 &   217.56 f
  fifo2/n5520 (net)                                           9    17.25 
  fifo2/clk_gate_data_mem_reg_27__0_latch/en (d04cgc01nd0h0)                -0.16    24.59     1.00    -0.10    10.92 &   228.49 f
  data arrival time                                                                                                       228.49

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             126.61     126.61
  clock reconvergence pessimism                                                                                  0.00     126.61
  clock uncertainty                                                                                             50.00     176.61
  fifo2/clk_gate_data_mem_reg_27__0_latch/clk (d04cgc01nd0h0)                                                             176.61 r
  clock gating hold time                                                                       1.00            -11.31     165.30
  data required time                                                                                                      165.30
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.30
  data arrival time                                                                                                      -228.49
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.18


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_25__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/U25/a (d04non02yd0f7)                                                0.00    13.79     1.00     0.00     5.96 &   203.60 r
  fifo0/U25/o1 (d04non02yd0f7)                                                        9.92     1.00              6.50 &   210.10 f
  fifo0/N108 (net)                                            5    16.63 
  fifo0/clk_gate_data_mem_reg_25__2_latch/en (d04cgc01nd0h0)                -0.61    37.40     1.00    -0.07    18.14 &   228.24 f
  data arrival time                                                                                                       228.24

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             127.91     127.91
  clock reconvergence pessimism                                                                                  0.00     127.91
  clock uncertainty                                                                                             50.00     177.91
  fifo0/clk_gate_data_mem_reg_25__2_latch/clk (d04cgc01nd0h0)                                                             177.91 r
  clock gating hold time                                                                       1.00            -12.91     165.00
  data required time                                                                                                      165.00
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.00
  data arrival time                                                                                                      -228.24
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.24


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_28__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                      9     6.10 
  fifo1/U297/b (d04non02yn0d0)                                              -0.32    16.79     1.00    -0.04     1.49 &   179.29 f
  fifo1/U297/o1 (d04non02yn0d0)                                                      11.08     1.00             11.39 &   190.67 r
  fifo1/n3500 (net)                                           4     3.22 
  fifo1/U298/a (d04inn00yn0b3)                                               0.00    11.13     1.00     0.00     0.55 &   191.22 r
  fifo1/U298/o1 (d04inn00yn0b3)                                                       9.53     1.00              8.01 &   199.23 f
  fifo1/n13 (net)                                             1     3.31 
  fifo1/U299/b (d04non02yd0h5)                                               0.00     9.60     1.00     0.00     0.56 &   199.79 f
  fifo1/U299/o1 (d04non02yd0h5)                                                      14.34     1.00              7.78 &   207.57 r
  fifo1/N105 (net)                                            5    15.27 
  fifo1/clk_gate_data_mem_reg_28__0_latch/en (d04cgc01nd0c0)                -0.25    14.61     1.00    -0.03     0.22 &   207.79 r
  data arrival time                                                                                                       207.79

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             104.64     104.64
  clock reconvergence pessimism                                                                                  0.00     104.64
  clock uncertainty                                                                                             50.00     154.64
  fifo1/clk_gate_data_mem_reg_28__0_latch/clk (d04cgc01nd0c0)                                                             154.64 r
  clock gating hold time                                                                       1.00            -10.20     144.44
  data required time                                                                                                      144.44
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      144.44
  data arrival time                                                                                                      -207.79
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.36


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/place917/a (d04inn00ynue3)                                           0.00     8.19     1.00     0.00     2.58 &   188.25 f
  fifo2/place917/o1 (d04inn00ynue3)                                                   5.25     1.00              5.60 &   193.85 r
  fifo2/n4029 (net)                                           2     4.19 
  fifo2/place916/a (d04inn00ynuf5)                                           0.00     5.37     1.00     0.00     0.56 &   194.41 r
  fifo2/place916/o1 (d04inn00ynuf5)                                                   6.61     1.00              3.86 &   198.27 f
  fifo2/n4028 (net)                                           8     9.99 
  fifo2/U10/b (d04nab02yn0c0)                                                0.00    12.54     1.00     0.00     5.01 &   203.28 f
  fifo2/U10/out (d04nab02yn0c0)                                                       5.56     1.00              6.92 &   210.20 r
  fifo2/n3671 (net)                                           1     1.67 
  fifo2/U13/a (d04nab02yn0f0)                                                0.00     5.65     1.00     0.00     0.49 &   210.69 r
  fifo2/U13/out (d04nab02yn0f0)                                                       6.59     1.00              9.06 &   219.75 r
  fifo2/n3665 (net)                                           1     4.31 
  fifo2/place990/a (d04inn00ynuh5)                                           0.00     8.20     1.00     0.00     1.94 &   221.70 r
  fifo2/place990/o1 (d04inn00ynuh5)                                                   6.50     1.00              3.61 &   225.31 f
  fifo2/n4141 (net)                                           9    19.29 
  fifo2/clk_gate_data_mem_reg_31__3_latch/en (d04cgc01nd0h0)                 0.00    22.08     1.00     0.00    11.48 &   236.79 f
  data arrival time                                                                                                       236.79

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.92     134.92
  clock reconvergence pessimism                                                                                  0.00     134.92
  clock uncertainty                                                                                             50.00     184.92
  fifo2/clk_gate_data_mem_reg_31__3_latch/clk (d04cgc01nd0h0)                                                             184.92 r
  clock gating hold time                                                                       1.00            -11.50     173.42
  data required time                                                                                                      173.42
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.42
  data arrival time                                                                                                      -236.79
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.36


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place1237/a (d04bfn00ynud5)                                          0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place1237/o (d04bfn00ynud5)                                                   8.19     1.00              8.01 &   204.81 r
  fifo2/n4595 (net)                                           2     7.25 
  fifo2/place746/b (d04non02yd0h5)                                           0.00    16.37     1.00     0.00     7.75 &   212.55 r
  fifo2/place746/o1 (d04non02yd0h5)                                                  10.09     1.00              8.00 &   220.55 f
  fifo2/n4338 (net)                                           9    20.38 
  fifo2/clk_gate_data_mem_reg_22__4_latch/en (d04cgc01nd0h0)                -0.34    23.71     1.00    -0.04    12.83 &   233.38 f
  data arrival time                                                                                                       233.38

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.60     131.60
  clock reconvergence pessimism                                                                                  0.00     131.60
  clock uncertainty                                                                                             50.00     181.60
  fifo2/clk_gate_data_mem_reg_22__4_latch/clk (d04cgc01nd0h0)                                                             181.60 r
  clock gating hold time                                                                       1.00            -11.62     169.98
  data required time                                                                                                      169.98
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.98
  data arrival time                                                                                                      -233.38
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.40


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_6__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U580/b (d04nob02yn0f0)                                              0.00    16.21     1.00     0.00     6.47 &   209.94 r
  fifo0/U580/out (d04nob02yn0f0)                                                    16.61     1.00             12.27 &   222.21 f
  fifo0/N127 (net)                                           5    12.64 
  fifo0/clk_gate_data_mem_reg_6__3_latch/en (d04cgc01nd0h0)                 0.00    23.56     1.00     0.00    10.08 &   232.29 f
  data arrival time                                                                                                      232.29

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            130.88     130.88
  clock reconvergence pessimism                                                                                 0.00     130.88
  clock uncertainty                                                                                            50.00     180.88
  fifo0/clk_gate_data_mem_reg_6__3_latch/clk (d04cgc01nd0h0)                                                             180.88 r
  clock gating hold time                                                                      1.00            -12.02     168.86
  data required time                                                                                                     168.86
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.86
  data arrival time                                                                                                     -232.29
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             63.43


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_11__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U210/a (d04nab02wn0b5)                                               0.00    11.51     1.00     0.00     1.25 &   178.23 r
  fifo1/U210/out (d04nab02wn0b5)                                                     12.99     1.00             21.89 &   200.12 r
  fifo1/n1883 (net)                                           1     1.63 
  fifo1/U601/a (d04non02yn0f0)                                               0.00    13.00     1.00     0.00     0.17 &   200.29 r
  fifo1/U601/o1 (d04non02yn0f0)                                                      13.48     1.00              8.36 &   208.65 f
  fifo1/N122 (net)                                            5    15.82 
  fifo1/clk_gate_data_mem_reg_11__0_latch/en (d04cgc01nd0h0)                 0.00    33.71     1.00     0.00    20.01 &   228.66 f
  data arrival time                                                                                                       228.66

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.30     128.30
  clock reconvergence pessimism                                                                                  0.00     128.30
  clock uncertainty                                                                                             50.00     178.30
  fifo1/clk_gate_data_mem_reg_11__0_latch/clk (d04cgc01nd0h0)                                                             178.30 r
  clock gating hold time                                                                       1.00            -13.08     165.22
  data required time                                                                                                      165.22
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.22
  data arrival time                                                                                                      -228.66
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.45


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_30__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/U289/a (d04non02yd0f7)                                               0.00    13.78     1.00     0.00     5.93 &   203.57 r
  fifo0/U289/o1 (d04non02yd0f7)                                                      12.71     1.00              6.78 &   210.35 f
  fifo0/N103 (net)                                            5    20.45 
  fifo0/clk_gate_data_mem_reg_30__0_latch/en (d04cgc01nd0c0)                -0.52    32.46     1.00    -0.06    16.99 &   227.34 f
  data arrival time                                                                                                       227.34

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             124.69     124.69
  clock reconvergence pessimism                                                                                  0.00     124.69
  clock uncertainty                                                                                             50.00     174.69
  fifo0/clk_gate_data_mem_reg_30__0_latch/clk (d04cgc01nd0c0)                                                             174.69 r
  clock gating hold time                                                                       1.00            -10.93     163.76
  data required time                                                                                                      163.76
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      163.76
  data arrival time                                                                                                      -227.34
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.59


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/post_place619/b (d04non02yd0h5)                                      0.00    21.99     1.00     0.00    11.52 &   207.68 r
  fifo2/post_place619/o1 (d04non02yd0h5)                                              9.28     1.00              7.09 &   214.76 f
  fifo2/n5563 (net)                                           9    17.89 
  fifo2/clk_gate_data_mem_reg_26__3_latch/en (d04cgc01nd0h0)                 0.00    29.10     1.00     0.00    15.31 &   230.07 f
  data arrival time                                                                                                       230.07

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.79     128.79
  clock reconvergence pessimism                                                                                  0.00     128.79
  clock uncertainty                                                                                             50.00     178.79
  fifo2/clk_gate_data_mem_reg_26__3_latch/clk (d04cgc01nd0h0)                                                             178.79 r
  clock gating hold time                                                                       1.00            -12.39     166.40
  data required time                                                                                                      166.40
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      166.40
  data arrival time                                                                                                      -230.07
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.67


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                         21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                           12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                    7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                            0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                     7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                          1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                    0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                           8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                         3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                    0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                           10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                         3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                    0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                            8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                         5    19.45 
  fifo2/U468/b (d04non02yd0h5)                                             0.00    15.30     1.00     0.00     8.14 &   218.27 r
  fifo2/U468/o1 (d04non02yd0h5)                                                     6.84     1.00              4.97 &   223.24 f
  fifo2/N210 (net)                                          4     9.13 
  fifo2/clk_gate_data_mem_reg_10__latch/en (d04cgc01nd0i0)                 0.00    27.95     1.00     0.00    15.47 &   238.71 f
  data arrival time                                                                                                     238.71

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           136.98     136.98
  clock reconvergence pessimism                                                                                0.00     136.98
  clock uncertainty                                                                                           50.00     186.98
  fifo2/clk_gate_data_mem_reg_10__latch/clk (d04cgc01nd0i0)                                                             186.98 r
  clock gating hold time                                                                     1.00            -11.98     174.99
  data required time                                                                                                    174.99
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    174.99
  data arrival time                                                                                                    -238.71
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            63.72


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_6__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                        23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                          29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                   6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                            0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                   10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                        1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                            0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                  11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                        8    14.69 
  fifo0/U580/b (d04nob02yn0f0)                                            0.00    16.21     1.00     0.00     6.47 &   209.94 r
  fifo0/U580/out (d04nob02yn0f0)                                                  16.61     1.00             12.27 &   222.21 f
  fifo0/N127 (net)                                         5    12.64 
  fifo0/clk_gate_data_mem_reg_6__latch/en (d04cgc01nd0i0)                 0.00    23.36     1.00     0.00     8.71 &   230.92 f
  data arrival time                                                                                                    230.92

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          128.72     128.72
  clock reconvergence pessimism                                                                               0.00     128.72
  clock uncertainty                                                                                          50.00     178.72
  fifo0/clk_gate_data_mem_reg_6__latch/clk (d04cgc01nd0i0)                                                             178.72 r
  clock gating hold time                                                                    1.00            -11.59     167.13
  data required time                                                                                                   167.13
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   167.13
  data arrival time                                                                                                   -230.92
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           63.79


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/U468/b (d04non02yd0h5)                                               0.00    15.30     1.00     0.00     8.14 &   218.27 r
  fifo2/U468/o1 (d04non02yd0h5)                                                       6.84     1.00              4.97 &   223.24 f
  fifo2/N210 (net)                                            4     9.13 
  fifo2/clk_gate_data_mem_reg_10__6_latch/en (d04cgc01nd0h0)                 0.00    27.93     1.00     0.00    15.39 &   238.63 f
  data arrival time                                                                                                       238.63

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.94     136.94
  clock reconvergence pessimism                                                                                  0.00     136.94
  clock uncertainty                                                                                             50.00     186.94
  fifo2/clk_gate_data_mem_reg_10__6_latch/clk (d04cgc01nd0h0)                                                             186.94 r
  clock gating hold time                                                                       1.00            -12.12     174.81
  data required time                                                                                                      174.81
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.81
  data arrival time                                                                                                      -238.63
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.82


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place927/b (d04nob02yd0i0)                                           0.00    12.86     1.00     0.00     4.06 &   214.19 r
  fifo2/place927/out (d04nob02yd0i0)                                                  9.38     1.00              6.97 &   221.16 f
  fifo2/n4041 (net)                                           9    18.25 
  fifo2/clk_gate_data_mem_reg_14__5_latch/en (d04cgc01nd0h0)                -0.53    25.05     1.00    -0.06    12.68 &   233.83 f
  data arrival time                                                                                                       233.83

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.79     131.79
  clock reconvergence pessimism                                                                                  0.00     131.79
  clock uncertainty                                                                                             50.00     181.79
  fifo2/clk_gate_data_mem_reg_14__5_latch/clk (d04cgc01nd0h0)                                                             181.79 r
  clock gating hold time                                                                       1.00            -11.85     169.94
  data required time                                                                                                      169.94
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.94
  data arrival time                                                                                                      -233.83
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.89


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U1909/b (d04nob02yd0i0)                                              0.00    21.09     1.00     0.00     8.05 &   204.21 r
  fifo2/U1909/out (d04nob02yd0i0)                                                    11.93     1.00              8.15 &   212.36 f
  fifo2/N182 (net)                                            9    29.73 
  fifo2/clk_gate_data_mem_reg_24__4_latch/en (d04cgc01nd0h0)                 0.00    37.37     1.00     0.00    16.50 &   228.86 f
  data arrival time                                                                                                       228.86

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.70     128.70
  clock reconvergence pessimism                                                                                  0.00     128.70
  clock uncertainty                                                                                             50.00     178.70
  fifo2/clk_gate_data_mem_reg_24__4_latch/clk (d04cgc01nd0h0)                                                             178.70 r
  clock gating hold time                                                                       1.00            -13.76     164.95
  data required time                                                                                                      164.95
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      164.95
  data arrival time                                                                                                      -228.86
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.92


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/U468/b (d04non02yd0h5)                                               0.00    15.30     1.00     0.00     8.14 &   218.27 r
  fifo2/U468/o1 (d04non02yd0h5)                                                       6.84     1.00              4.97 &   223.24 f
  fifo2/N210 (net)                                            4     9.13 
  fifo2/clk_gate_data_mem_reg_10__7_latch/en (d04cgc01nd0i0)                 0.00    24.02     1.00     0.00     7.95 &   231.19 f
  data arrival time                                                                                                       231.19

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.79     128.79
  clock reconvergence pessimism                                                                                  0.00     128.79
  clock uncertainty                                                                                             50.00     178.79
  fifo2/clk_gate_data_mem_reg_10__7_latch/clk (d04cgc01nd0i0)                                                             178.79 r
  clock gating hold time                                                                       1.00            -11.57     167.22
  data required time                                                                                                      167.22
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.22
  data arrival time                                                                                                      -231.19
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.98


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/U537/a (d04inn00wn0a5)                                               0.00    11.54     1.00     0.00     3.90 &   193.03 r
  fifo2/U537/o1 (d04inn00wn0a5)                                                       8.66     1.00              9.86 &   202.89 f
  fifo2/n3784 (net)                                           1     1.50 
  fifo2/U1104/b (d04nab02yn0f0)                                              0.00     8.67     1.00     0.00     0.23 &   203.12 f
  fifo2/U1104/out (d04nab02yn0f0)                                                     7.37     1.00              5.23 &   208.35 r
  fifo2/n3783 (net)                                           1     6.01 
  fifo2/post_place583/a (d04inn00ynuh5)                                      0.00    13.44     1.00     0.00     5.18 &   213.52 r
  fifo2/post_place583/o1 (d04inn00ynuh5)                                              6.53     1.00              4.04 &   217.56 f
  fifo2/n5520 (net)                                           9    17.25 
  fifo2/clk_gate_data_mem_reg_27__2_latch/en (d04cgc01nd0h0)                -0.18    26.55     1.00    -0.10    13.26 &   230.82 f
  data arrival time                                                                                                       230.82

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.86     128.86
  clock reconvergence pessimism                                                                                  0.00     128.86
  clock uncertainty                                                                                             50.00     178.86
  fifo2/clk_gate_data_mem_reg_27__2_latch/clk (d04cgc01nd0h0)                                                             178.86 r
  clock gating hold time                                                                       1.00            -12.03     166.83
  data required time                                                                                                      166.83
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      166.83
  data arrival time                                                                                                      -230.82
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              63.99


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place786/a (d04bfn00yduk0)                                           0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place786/o (d04bfn00yduk0)                                                    9.66     1.00             10.32 &   207.12 r
  fifo2/n4596 (net)                                           6    25.18 
  fifo2/place604/b (d04non02yd0i0)                                           0.00    18.91     1.00     0.00    10.11 &   217.22 r
  fifo2/place604/o1 (d04non02yd0i0)                                                   7.91     1.00              4.79 &   222.02 f
  fifo2/n4328 (net)                                           9    19.37 
  fifo2/clk_gate_data_mem_reg_18__6_latch/en (d04cgc01nd0h0)                 0.00    31.65     1.00     0.00    16.44 &   238.46 f
  data arrival time                                                                                                       238.46

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.53     137.53
  clock reconvergence pessimism                                                                                  0.00     137.53
  clock uncertainty                                                                                             50.00     187.53
  fifo2/clk_gate_data_mem_reg_18__6_latch/clk (d04cgc01nd0h0)                                                             187.53 r
  clock gating hold time                                                                       1.00            -13.13     174.40
  data required time                                                                                                      174.40
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.40
  data arrival time                                                                                                      -238.46
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              64.06


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_1__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U599/a (d04non02yn0f0)                                              0.00    16.63     1.00     0.00     7.70 &   211.17 r
  fifo0/U599/o1 (d04non02yn0f0)                                                      8.54     1.00              6.75 &   217.92 f
  fifo0/N132 (net)                                           2     4.63 
  fifo0/route26/a (d04bfn00yd0k0)                                           0.00     8.90     1.00     0.00     0.54 &   218.46 f
  fifo0/route26/o (d04bfn00yd0k0)                                                    4.54     1.00              9.72 &   228.19 f
  fifo0/n6515 (net)                                          4    15.29 
  fifo0/clk_gate_data_mem_reg_1__2_latch/en (d04cgc01nd0i0)                -0.22    17.59     1.00    -0.03     3.77 &   231.95 f
  data arrival time                                                                                                      231.95

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            128.12     128.12
  clock reconvergence pessimism                                                                                 0.00     128.12
  clock uncertainty                                                                                            50.00     178.12
  fifo0/clk_gate_data_mem_reg_1__2_latch/clk (d04cgc01nd0i0)                                                             178.12 r
  clock gating hold time                                                                      1.00            -10.24     167.88
  data required time                                                                                                     167.88
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     167.88
  data arrival time                                                                                                     -231.95
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             64.08


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__5_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place786/a (d04bfn00yduk0)                                           0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place786/o (d04bfn00yduk0)                                                    9.66     1.00             10.32 &   207.12 r
  fifo2/n4596 (net)                                           6    25.18 
  fifo2/place604/b (d04non02yd0i0)                                           0.00    18.91     1.00     0.00    10.11 &   217.22 r
  fifo2/place604/o1 (d04non02yd0i0)                                                   7.91     1.00              4.79 &   222.02 f
  fifo2/n4328 (net)                                           9    19.37 
  fifo2/clk_gate_data_mem_reg_18__5_latch/en (d04cgc01nd0h0)                 0.00    34.47     1.00     0.00    12.78 &   234.79 f
  data arrival time                                                                                                       234.79

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.55     133.55
  clock reconvergence pessimism                                                                                  0.00     133.55
  clock uncertainty                                                                                             50.00     183.55
  fifo2/clk_gate_data_mem_reg_18__5_latch/clk (d04cgc01nd0h0)                                                             183.55 r
  clock gating hold time                                                                       1.00            -13.04     170.51
  data required time                                                                                                      170.51
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.51
  data arrival time                                                                                                      -234.79
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              64.29


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_18__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U585/b (d04nab02wn0b0)                                              -0.20    13.04     1.00    -0.03     1.53 &   175.76 f
  fifo1/U585/out (d04nab02wn0b0)                                                     14.35     1.00             17.46 &   193.22 r
  fifo1/n3200 (net)                                           1     1.81 
  fifo1/U586/a (d04nab02yd0i0)                                              -0.24    14.37     1.00    -0.03     0.36 &   193.58 r
  fifo1/U586/out (d04nab02yd0i0)                                                     11.56     1.00             13.90 &   207.48 r
  fifo1/n4200 (net)                                           8    13.99 
  fifo1/U143/b (d04non02yn0c5)                                               0.00    16.88     1.00     0.00     7.70 &   215.18 r
  fifo1/U143/o1 (d04non02yn0c5)                                                       7.36     1.00              7.19 &   222.37 f
  fifo1/N115 (net)                                            1     2.10 
  fifo1/route39/a (d04bfn00yduk0)                                            0.00     7.40     1.00     0.00     0.40 &   222.77 f
  fifo1/route39/o (d04bfn00yduk0)                                                     4.47     1.00              8.87 &   231.64 f
  fifo1/n6235 (net)                                           5    17.06 
  fifo1/clk_gate_data_mem_reg_18__1_latch/en (d04cgc01nd0h0)                -0.17    15.14     1.00    -0.02     7.68 &   239.32 f
  data arrival time                                                                                                       239.32

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.28     135.28
  clock reconvergence pessimism                                                                                  0.00     135.28
  clock uncertainty                                                                                             50.00     185.28
  fifo1/clk_gate_data_mem_reg_18__1_latch/clk (d04cgc01nd0h0)                                                             185.28 r
  clock gating hold time                                                                       1.00            -10.39     174.89
  data required time                                                                                                      174.89
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.89
  data arrival time                                                                                                      -239.32
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              64.43


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place927/b (d04nob02yd0i0)                                           0.00    12.86     1.00     0.00     4.06 &   214.19 r
  fifo2/place927/out (d04nob02yd0i0)                                                  9.38     1.00              6.97 &   221.16 f
  fifo2/n4041 (net)                                           9    18.25 
  fifo2/clk_gate_data_mem_reg_14__2_latch/en (d04cgc01nd0h0)                -0.51    24.64     1.00    -0.06    11.19 &   232.34 f
  data arrival time                                                                                                       232.34

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.19     129.19
  clock reconvergence pessimism                                                                                  0.00     129.19
  clock uncertainty                                                                                             50.00     179.19
  fifo2/clk_gate_data_mem_reg_14__2_latch/clk (d04cgc01nd0h0)                                                             179.19 r
  clock gating hold time                                                                       1.00            -11.36     167.84
  data required time                                                                                                      167.84
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.84
  data arrival time                                                                                                      -232.34
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              64.51


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U1196/b (d04orn02yd0d5)                                              0.00    18.20     1.00     0.00     5.74 &   191.48 r
  fifo2/U1196/o (d04orn02yd0d5)                                                      16.60     1.00             19.08 &   210.56 r
  fifo2/n3789 (net)                                           2    10.57 
  fifo2/U766/a (d04inn00ynui5)                                               0.00    22.59     1.00     0.00     5.13 &   215.69 r
  fifo2/U766/o1 (d04inn00ynui5)                                                       7.26     1.00              3.97 &   219.67 f
  fifo2/N180 (net)                                            5    13.91 
  fifo2/clk_gate_data_mem_reg_25__3_latch/en (d04cgc01nd0i0)                -0.28    23.60     1.00    -0.03    12.44 &   232.11 f
  data arrival time                                                                                                       232.11

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.89     128.89
  clock reconvergence pessimism                                                                                  0.00     128.89
  clock uncertainty                                                                                             50.00     178.89
  fifo2/clk_gate_data_mem_reg_25__3_latch/clk (d04cgc01nd0i0)                                                             178.89 r
  clock gating hold time                                                                       1.00            -11.47     167.42
  data required time                                                                                                      167.42
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.42
  data arrival time                                                                                                      -232.11
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              64.69


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/U468/b (d04non02yd0h5)                                               0.00    15.30     1.00     0.00     8.14 &   218.27 r
  fifo2/U468/o1 (d04non02yd0h5)                                                       6.84     1.00              4.97 &   223.24 f
  fifo2/N210 (net)                                            4     9.13 
  fifo2/clk_gate_data_mem_reg_10__0_latch/en (d04cgc01nd0h0)                 0.00    27.34     1.00     0.00    13.19 &   236.43 f
  data arrival time                                                                                                       236.43

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.54     133.54
  clock reconvergence pessimism                                                                                  0.00     133.54
  clock uncertainty                                                                                             50.00     183.54
  fifo2/clk_gate_data_mem_reg_10__0_latch/clk (d04cgc01nd0h0)                                                             183.54 r
  clock gating hold time                                                                       1.00            -11.80     171.73
  data required time                                                                                                      171.73
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.73
  data arrival time                                                                                                      -236.43
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              64.70


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U1909/b (d04nob02yd0i0)                                              0.00    21.09     1.00     0.00     8.05 &   204.21 r
  fifo2/U1909/out (d04nob02yd0i0)                                                    11.93     1.00              8.15 &   212.36 f
  fifo2/N182 (net)                                            9    29.73 
  fifo2/clk_gate_data_mem_reg_24__3_latch/en (d04cgc01nd0h0)                 0.00    37.81     1.00     0.00    19.61 &   231.97 f
  data arrival time                                                                                                       231.97

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.17     131.17
  clock reconvergence pessimism                                                                                  0.00     131.17
  clock uncertainty                                                                                             50.00     181.17
  fifo2/clk_gate_data_mem_reg_24__3_latch/clk (d04cgc01nd0h0)                                                             181.17 r
  clock gating hold time                                                                       1.00            -13.92     167.24
  data required time                                                                                                      167.24
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.24
  data arrival time                                                                                                      -231.97
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              64.73


  Startpoint: fifo2/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.23     143.23
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.23 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             19.62     1.00             26.52 &   169.75 f
  fifo2/addr_wr[0] (net)                                      9     7.49 
  fifo2/U1938/b (d04nab03yd0f5)                                             -0.36    20.45     1.00    -0.04     2.52 &   172.27 f
  fifo2/U1938/out (d04nab03yd0f5)                                                    14.78     1.00             13.48 &   185.74 r
  fifo2/n7601 (net)                                           4    11.89 
  fifo2/U1196/b (d04orn02yd0d5)                                              0.00    18.20     1.00     0.00     5.74 &   191.48 r
  fifo2/U1196/o (d04orn02yd0d5)                                                      16.60     1.00             19.08 &   210.56 r
  fifo2/n3789 (net)                                           2    10.57 
  fifo2/U766/a (d04inn00ynui5)                                               0.00    22.59     1.00     0.00     5.13 &   215.69 r
  fifo2/U766/o1 (d04inn00ynui5)                                                       7.26     1.00              3.97 &   219.67 f
  fifo2/N180 (net)                                            5    13.91 
  fifo2/clk_gate_data_mem_reg_25__4_latch/en (d04cgc01nd0h0)                -0.28    23.56     1.00    -0.03    12.23 &   231.90 f
  data arrival time                                                                                                       231.90

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.75     128.75
  clock reconvergence pessimism                                                                                  0.00     128.75
  clock uncertainty                                                                                             50.00     178.75
  fifo2/clk_gate_data_mem_reg_25__4_latch/clk (d04cgc01nd0h0)                                                             178.75 r
  clock gating hold time                                                                       1.00            -11.61     167.13
  data required time                                                                                                      167.13
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.13
  data arrival time                                                                                                      -231.90
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              64.77


  Startpoint: fifo1/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_22__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.63     152.63
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.07                       0.00     152.63 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             14.55     1.00             23.47 &   176.10 f
  fifo1/addr_wr[0] (net)                                      9     5.16 
  fifo1/U288/a (d04orn02yn0b0)                                              -0.28    14.99     1.00    -0.03     1.59 &   177.69 f
  fifo1/U288/o (d04orn02yn0b0)                                                        6.01     1.00             15.16 &   192.85 f
  fifo1/n12 (net)                                             2     2.13 
  fifo1/U290/a (d04non02yn0b7)                                              -0.09     6.09     1.00    -0.01     0.46 &   193.31 f
  fifo1/U290/o1 (d04non02yn0b7)                                                      18.51     1.00             12.70 &   206.01 r
  fifo1/n3600 (net)                                           4     3.68 
  fifo1/U198/a (d04inn00ln0b3)                                               0.00    18.53     1.00     0.00     0.43 &   206.44 r
  fifo1/U198/o1 (d04inn00ln0b3)                                                       7.08     1.00              7.34 &   213.78 f
  fifo1/n1976 (net)                                           1     1.46 
  fifo1/U135/a (d04non02yn0d5)                                               0.00     7.10     1.00     0.00     0.26 &   214.04 f
  fifo1/U135/o1 (d04non02yn0d5)                                                       7.11     1.00              6.52 &   220.56 r
  fifo1/N111 (net)                                            1     2.16 
  fifo1/route1108/a (d04bfn00yduk0)                                          0.00     7.14     1.00     0.00     0.28 &   220.84 r
  fifo1/route1108/o (d04bfn00yduk0)                                                   5.40     1.00              8.85 &   229.70 r
  fifo1/n7320 (net)                                           3    13.30 
  fifo1/clk_gate_data_mem_reg_22__2_latch/en (d04cgc01nd0h0)                 0.00    13.61     1.00     0.00     7.44 &   237.13 r
  data arrival time                                                                                                       237.13

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.28     132.28
  clock reconvergence pessimism                                                                                  0.00     132.28
  clock uncertainty                                                                                             50.00     182.28
  fifo1/clk_gate_data_mem_reg_22__2_latch/clk (d04cgc01nd0h0)                                                             182.28 r
  clock gating hold time                                                                       1.00            -10.08     172.21
  data required time                                                                                                      172.21
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.21
  data arrival time                                                                                                      -237.13
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              64.92


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1907/a (d04nob02yd0f5)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1907/out (d04nob02yd0f5)                                                     5.74     1.00              9.73 &   203.58 r
  fifo2/N174 (net)                                            1     2.06 
  fifo2/route19/a (d04bfn00yduk0)                                            0.00     5.77     1.00     0.00     0.31 &   203.89 r
  fifo2/route19/o (d04bfn00yduk0)                                                     5.65     1.00              8.64 &   212.53 r
  fifo2/n12579 (net)                                          9    20.45 
  fifo2/clk_gate_data_mem_reg_28__6_latch/en (d04cgc01nd0h0)                -2.23    36.29     1.00    -0.24    24.48 &   237.01 r
  data arrival time                                                                                                       237.01

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.88     133.88
  clock reconvergence pessimism                                                                                  0.00     133.88
  clock uncertainty                                                                                             50.00     183.88
  fifo2/clk_gate_data_mem_reg_28__6_latch/clk (d04cgc01nd0h0)                                                             183.88 r
  clock gating hold time                                                                       1.00            -12.23     171.65
  data required time                                                                                                      171.65
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.65
  data arrival time                                                                                                      -237.01
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              65.36


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/post_place619/b (d04non02yd0h5)                                      0.00    21.99     1.00     0.00    11.52 &   207.68 r
  fifo2/post_place619/o1 (d04non02yd0h5)                                              9.28     1.00              7.09 &   214.76 f
  fifo2/n5563 (net)                                           9    17.89 
  fifo2/clk_gate_data_mem_reg_26__6_latch/en (d04cgc01nd0h0)                 0.00    33.33     1.00     0.00    16.43 &   231.20 f
  data arrival time                                                                                                       231.20

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             127.87     127.87
  clock reconvergence pessimism                                                                                  0.00     127.87
  clock uncertainty                                                                                             50.00     177.87
  fifo2/clk_gate_data_mem_reg_26__6_latch/clk (d04cgc01nd0h0)                                                             177.87 r
  clock gating hold time                                                                       1.00            -12.25     165.62
  data required time                                                                                                      165.62
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.62
  data arrival time                                                                                                      -231.20
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              65.58


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_29__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U25/b (d04nan02yn0b5)                                                0.00    11.29     1.00     0.00     0.73 &   177.71 r
  fifo1/U25/o1 (d04nan02yn0b5)                                                       26.12     1.00             16.86 &   194.57 f
  fifo1/n4100 (net)                                           4     8.43 
  fifo1/U26/b (d04non02yd0f7)                                                0.00    26.80     1.00     0.00     2.34 &   196.91 f
  fifo1/U26/o1 (d04non02yd0f7)                                                       25.08     1.00             12.47 &   209.38 r
  fifo1/N104 (net)                                            5    22.33 
  fifo1/clk_gate_data_mem_reg_29__3_latch/en (d04cgc01nd0h0)                -0.71    44.25     1.00    -0.08    25.72 &   235.10 r
  data arrival time                                                                                                       235.10

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.14     132.14
  clock reconvergence pessimism                                                                                  0.00     132.14
  clock uncertainty                                                                                             50.00     182.14
  fifo1/clk_gate_data_mem_reg_29__3_latch/clk (d04cgc01nd0h0)                                                             182.14 r
  clock gating hold time                                                                       1.00            -12.68     169.46
  data required time                                                                                                      169.46
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.46
  data arrival time                                                                                                      -235.10
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              65.64


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_25__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             14.43     1.00             23.25 &   175.31 f
  fifo0/addr_wr[3] (net)                                      6     5.10 
  fifo0/post_place126/b (d04ann02yd0c5)                                      0.00    15.25     1.00     0.00     2.36 &   177.67 f
  fifo0/post_place126/o (d04ann02yd0c5)                                               5.09     1.00             13.34 &   191.01 f
  fifo0/n2640 (net)                                           1     2.72 
  fifo0/place318/b (d04nab02yd0i0)                                           0.00     5.30     1.00     0.00     0.73 &   191.74 f
  fifo0/place318/out (d04nab02yd0i0)                                                  9.10     1.00              5.90 &   197.64 r
  fifo0/n2009 (net)                                           8    11.88 
  fifo0/U25/a (d04non02yd0f7)                                                0.00    13.79     1.00     0.00     5.96 &   203.60 r
  fifo0/U25/o1 (d04non02yd0f7)                                                        9.92     1.00              6.50 &   210.10 f
  fifo0/N108 (net)                                            5    16.63 
  fifo0/clk_gate_data_mem_reg_25__0_latch/en (d04cgc01nd0h0)                -0.64    38.52     1.00    -0.07    23.51 &   233.61 f
  data arrival time                                                                                                       233.61

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.63     131.63
  clock reconvergence pessimism                                                                                  0.00     131.63
  clock uncertainty                                                                                             50.00     181.63
  fifo0/clk_gate_data_mem_reg_25__0_latch/clk (d04cgc01nd0h0)                                                             181.63 r
  clock gating hold time                                                                       1.00            -13.69     167.95
  data required time                                                                                                      167.95
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.95
  data arrival time                                                                                                      -233.61
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              65.66


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             29.44     1.00             31.92 &   175.14 r
  fifo2/addr_wr[2] (net)                                      5     5.46 
  fifo2/U1936/a (d04nab02yd0g0)                                              0.00    29.46     1.00     0.00     0.51 &   175.65 r
  fifo2/U1936/out (d04nab02yd0g0)                                                     8.87     1.00             13.49 &   189.13 r
  fifo2/n3489 (net)                                           5    10.12 
  fifo2/U537/a (d04inn00wn0a5)                                               0.00    11.54     1.00     0.00     3.90 &   193.03 r
  fifo2/U537/o1 (d04inn00wn0a5)                                                       8.66     1.00              9.86 &   202.89 f
  fifo2/n3784 (net)                                           1     1.50 
  fifo2/U1104/b (d04nab02yn0f0)                                              0.00     8.67     1.00     0.00     0.23 &   203.12 f
  fifo2/U1104/out (d04nab02yn0f0)                                                     7.37     1.00              5.23 &   208.35 r
  fifo2/n3783 (net)                                           1     6.01 
  fifo2/post_place583/a (d04inn00ynuh5)                                      0.00    13.44     1.00     0.00     5.18 &   213.52 r
  fifo2/post_place583/o1 (d04inn00ynuh5)                                              6.53     1.00              4.04 &   217.56 f
  fifo2/n5520 (net)                                           9    17.25 
  fifo2/clk_gate_data_mem_reg_27__4_latch/en (d04cgc01nd0h0)                -0.18    27.18     1.00    -0.11    15.34 &   232.90 f
  data arrival time                                                                                                       232.90

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.80     129.80
  clock reconvergence pessimism                                                                                  0.00     129.80
  clock uncertainty                                                                                             50.00     179.80
  fifo2/clk_gate_data_mem_reg_27__4_latch/clk (d04cgc01nd0h0)                                                             179.80 r
  clock gating hold time                                                                       1.00            -12.65     167.15
  data required time                                                                                                      167.15
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.15
  data arrival time                                                                                                      -232.90
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              65.75


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place927/b (d04nob02yd0i0)                                           0.00    12.86     1.00     0.00     4.06 &   214.19 r
  fifo2/place927/out (d04nob02yd0i0)                                                  9.38     1.00              6.97 &   221.16 f
  fifo2/n4041 (net)                                           9    18.25 
  fifo2/clk_gate_data_mem_reg_14__3_latch/en (d04cgc01nd0i0)                -0.52    24.68     1.00    -0.06    11.62 &   232.78 f
  data arrival time                                                                                                       232.78

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.15     128.15
  clock reconvergence pessimism                                                                                  0.00     128.15
  clock uncertainty                                                                                             50.00     178.15
  fifo2/clk_gate_data_mem_reg_14__3_latch/clk (d04cgc01nd0i0)                                                             178.15 r
  clock gating hold time                                                                       1.00            -11.16     166.99
  data required time                                                                                                      166.99
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      166.99
  data arrival time                                                                                                      -232.78
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              65.79


  Startpoint: fifo2/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.24     143.24
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                                           21.94                       0.00     143.24 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                                             12.22     1.00             24.83 &   168.07 r
  fifo2/addr_wr[4] (net)                                      7     7.01 
  fifo2/U1915/a (d04orn02yn0a5)                                              0.00    15.19     1.00     0.00     4.30 &   172.38 r
  fifo2/U1915/o (d04orn02yn0a5)                                                       7.59     1.00             10.08 &   182.46 r
  fifo2/n749 (net)                                            1     1.23 
  fifo2/post_place617/a (d04nab02yn0f0)                                      0.00     7.60     1.00     0.00     0.17 &   182.63 r
  fifo2/post_place617/out (d04nab02yn0f0)                                             8.13     1.00             10.33 &   192.95 r
  fifo2/n5560 (net)                                           3     6.75 
  fifo2/post_place589/a (d04inn00ynuf5)                                      0.00     8.66     1.00     0.00     0.65 &   193.61 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                                             10.55     1.00              5.25 &   198.86 f
  fifo2/n4585 (net)                                           3    18.64 
  fifo2/post_place579/a (d04inn00yduq0)                                      0.00    18.29     1.00     0.00     4.78 &   203.64 f
  fifo2/post_place579/o1 (d04inn00yduq0)                                              8.12     1.00              6.49 &   210.13 r
  fifo2/n5877 (net)                                           5    19.45 
  fifo2/place760/b (d04non02yd0h5)                                           0.00    15.27     1.00     0.00     7.63 &   217.76 r
  fifo2/place760/o1 (d04non02yd0h5)                                                   7.62     1.00              5.59 &   223.35 f
  fifo2/n4346 (net)                                           5    10.16 
  fifo2/clk_gate_data_mem_reg_10__3_latch/en (d04cgc01nd0h0)                -0.30    23.53     1.00    -0.04    13.54 &   236.89 f
  data arrival time                                                                                                       236.89

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.74     132.74
  clock reconvergence pessimism                                                                                  0.00     132.74
  clock uncertainty                                                                                             50.00     182.74
  fifo2/clk_gate_data_mem_reg_10__3_latch/clk (d04cgc01nd0h0)                                                             182.74 r
  clock gating hold time                                                                       1.00            -11.77     170.97
  data required time                                                                                                      170.97
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.97
  data arrival time                                                                                                      -236.89
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              65.92


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_1__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                          21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             8.70     1.00             22.86 &   175.55 f
  fifo1/addr_wr[2] (net)                                     6     4.86 
  fifo1/U7/a (d04inn00nn0a5)                                                0.00     9.27     1.00     0.00     1.46 &   177.01 f
  fifo1/U7/o1 (d04inn00nn0a5)                                                       13.05     1.00             12.72 &   189.72 r
  fifo1/n1884 (net)                                          4     2.08 
  fifo1/U28/a (d04nan02yn0b5)                                               0.00    13.06     1.00     0.00     0.20 &   189.93 r
  fifo1/U28/o1 (d04nan02yn0b5)                                                      22.59     1.00             16.91 &   206.84 f
  fifo1/n3900 (net)                                          4     7.08 
  fifo1/U600/a (d04non02yn0f0)                                             -0.99    22.73     1.00    -0.11     2.54 &   209.38 f
  fifo1/U600/o1 (d04non02yn0f0)                                                     22.08     1.00             16.15 &   225.53 r
  fifo1/N132 (net)                                           5    13.86 
  fifo1/clk_gate_data_mem_reg_1__0_latch/en (d04cgc01nd0g0)                 0.00    27.29     1.00     0.00     7.51 &   233.04 r
  data arrival time                                                                                                      233.04

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.63     126.63
  clock reconvergence pessimism                                                                                 0.00     126.63
  clock uncertainty                                                                                            50.00     176.63
  fifo1/clk_gate_data_mem_reg_1__0_latch/clk (d04cgc01nd0g0)                                                             176.63 r
  clock gating hold time                                                                      1.00             -9.89     166.74
  data required time                                                                                                     166.74
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     166.74
  data arrival time                                                                                                     -233.04
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             66.29


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_14__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                              -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                      18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                           1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                               0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                      15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                           8    13.36 
  fifo1/U583/b (d04nob02yn0f0)                                               0.00    17.74     1.00     0.00     4.42 &   205.92 f
  fifo1/U583/out (d04nob02yn0f0)                                                     25.69     1.00             13.94 &   219.86 r
  fifo1/N119 (net)                                            5    14.34 
  fifo1/clk_gate_data_mem_reg_14__3_latch/en (d04cgc01nd0h0)                -2.45    35.30     1.00    -0.26    16.87 &   236.73 r
  data arrival time                                                                                                       236.73

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.18     132.18
  clock reconvergence pessimism                                                                                  0.00     132.18
  clock uncertainty                                                                                             50.00     182.18
  fifo1/clk_gate_data_mem_reg_14__3_latch/clk (d04cgc01nd0h0)                                                             182.18 r
  clock gating hold time                                                                       1.00            -11.82     170.35
  data required time                                                                                                      170.35
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.35
  data arrival time                                                                                                      -236.73
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              66.38


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_4__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                        23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                          18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                   9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                           -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                   12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                        4     3.07 
  fifo0/U596/a (d04nob02yn0d0)                                            0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U596/out (d04nob02yn0d0)                                                  17.25     1.00             15.60 &   209.48 r
  fifo0/N129 (net)                                         2     4.84 
  fifo0/route29/a (d04bfn00yduk0)                                         0.00    18.85     1.00     0.00     2.66 &   212.13 r
  fifo0/route29/o (d04bfn00yduk0)                                                  6.24     1.00             10.59 &   222.73 r
  fifo0/n6520 (net)                                        4    19.68 
  fifo0/clk_gate_data_mem_reg_4__latch/en (d04cgc01nd0h0)                -0.39    24.64     1.00    -0.04    11.01 &   233.73 r
  data arrival time                                                                                                    233.73

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          128.40     128.40
  clock reconvergence pessimism                                                                               0.00     128.40
  clock uncertainty                                                                                          50.00     178.40
  fifo0/clk_gate_data_mem_reg_4__latch/clk (d04cgc01nd0h0)                                                             178.40 r
  clock gating hold time                                                                    1.00            -11.13     167.27
  data required time                                                                                                   167.27
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   167.27
  data arrival time                                                                                                   -233.73
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           66.47


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_31__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place48/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place48/o (d04orn02yn0f0)                                               11.69     1.00             12.16 &   204.83 r
  fifo1/n2800 (net)                                           4    10.79 
  fifo1/U421/a (d04non02yn0b5)                                               0.00    13.25     1.00     0.00     2.40 &   207.23 r
  fifo1/U421/o1 (d04non02yn0b5)                                                       5.15     1.00              5.04 &   212.27 f
  fifo1/n2092 (net)                                           1     0.55 
  fifo1/U102/a (d04inn00wn0a5)                                               0.00     5.16     1.00     0.00     0.05 &   212.31 f
  fifo1/U102/o1 (d04inn00wn0a5)                                                       7.20     1.00              8.10 &   220.42 r
  fifo1/n2037 (net)                                           1     0.78 
  fifo1/U11/a (d04nab02yn0d0)                                                0.00     7.20     1.00     0.00     0.14 &   220.56 r
  fifo1/U11/out (d04nab02yn0d0)                                                       5.51     1.00             10.28 &   230.84 r
  fifo1/n4 (net)                                              1     2.80 
  fifo1/place357/a (d04inn00ynuf5)                                           0.00     5.72     1.00     0.00     0.76 &   231.60 r
  fifo1/place357/o1 (d04inn00ynuf5)                                                   9.34     1.00              4.40 &   235.99 f
  fifo1/n2052 (net)                                           5    17.85 
  fifo1/clk_gate_data_mem_reg_31__2_latch/en (d04cgc01nd0h0)                 0.00    16.32     1.00     0.00     6.14 &   242.14 f
  data arrival time                                                                                                       242.14

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.46     136.46
  clock reconvergence pessimism                                                                                  0.00     136.46
  clock uncertainty                                                                                             50.00     186.46
  fifo1/clk_gate_data_mem_reg_31__2_latch/clk (d04cgc01nd0h0)                                                             186.46 r
  clock gating hold time                                                                       1.00            -10.86     175.60
  data required time                                                                                                      175.60
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      175.60
  data arrival time                                                                                                      -242.14
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              66.54


  Startpoint: fifo0/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_22__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.18     151.18
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           22.86                       0.00     151.18 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             15.92     1.00             23.67 &   174.85 f
  fifo0/addr_wr[0] (net)                                      9     5.55 
  fifo0/U285/a (d04orn02yn0b0)                                               0.00    17.16     1.00     0.00     2.91 &   177.75 f
  fifo0/U285/o (d04orn02yn0b0)                                                        5.56     1.00             15.20 &   192.95 f
  fifo0/n11 (net)                                             2     1.85 
  fifo0/route1/a (d04orn02yn0c0)                                             0.00     5.60     1.00     0.00     0.35 &   193.30 f
  fifo0/route1/o (d04orn02yn0c0)                                                      4.01     1.00              9.35 &   202.66 f
  fifo0/n3300 (net)                                           1     2.27 
  fifo0/route2/a (d04inn00ynue3)                                             0.00     4.24     1.00     0.00     0.69 &   203.35 f
  fifo0/route2/o1 (d04inn00ynue3)                                                     4.51     1.00              4.53 &   207.88 r
  fifo0/n6493 (net)                                           4     4.12 
  fifo0/U582/a (d04nob02yn0f0)                                               0.00     4.77     1.00     0.00     0.77 &   208.65 r
  fifo0/U582/out (d04nob02yn0f0)                                                      5.61     1.00              8.64 &   217.29 r
  fifo0/N111 (net)                                            1     2.02 
  fifo0/route28/a (d04bfn00yduk0)                                            0.00     5.63     1.00     0.00     0.23 &   217.53 r
  fifo0/route28/o (d04bfn00yduk0)                                                     5.23     1.00              8.81 &   226.34 r
  fifo0/n6519 (net)                                           5    18.34 
  fifo0/clk_gate_data_mem_reg_22__3_latch/en (d04cgc01nd0i0)                 0.00    23.92     1.00     0.00    10.67 &   237.01 r
  data arrival time                                                                                                       237.01

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.44     131.44
  clock reconvergence pessimism                                                                                  0.00     131.44
  clock uncertainty                                                                                             50.00     181.44
  fifo0/clk_gate_data_mem_reg_22__3_latch/clk (d04cgc01nd0i0)                                                             181.44 r
  clock gating hold time                                                                       1.00            -11.08     170.35
  data required time                                                                                                      170.35
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.35
  data arrival time                                                                                                      -237.01
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              66.65


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                        21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                           8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                   3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                               0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                       7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                            2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                               0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                        4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                         5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                    0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                          11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                         7    16.91 
  fifo2/U1909/b (d04nob02yd0i0)                                            0.00    21.09     1.00     0.00     8.05 &   204.21 r
  fifo2/U1909/out (d04nob02yd0i0)                                                  11.93     1.00              8.15 &   212.36 f
  fifo2/N182 (net)                                          9    29.73 
  fifo2/clk_gate_data_mem_reg_24__latch/en (d04cgc01nd0i0)                 0.00    46.09     1.00     0.00    27.52 &   239.88 f
  data arrival time                                                                                                     239.88

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           138.01     138.01
  clock reconvergence pessimism                                                                                0.00     138.01
  clock uncertainty                                                                                           50.00     188.01
  fifo2/clk_gate_data_mem_reg_24__latch/clk (d04cgc01nd0i0)                                                             188.01 r
  clock gating hold time                                                                     1.00            -14.91     173.10
  data required time                                                                                                    173.10
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    173.10
  data arrival time                                                                                                    -239.88
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            66.78


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U223/a (d04nab02yn0c0)                                               0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U223/out (d04nab02yn0c0)                                                     24.04     1.00             23.40 &   197.64 f
  fifo0/n1906 (net)                                           5     8.66 
  fifo0/route785/a (d04orn02yn0c0)                                          -0.22    24.21     1.00    -0.12     3.04 &   200.68 f
  fifo0/route785/o (d04orn02yn0c0)                                                    6.24     1.00             14.31 &   214.99 f
  fifo0/N106 (net)                                            1     3.72 
  fifo0/route786/a (d04inn00ynuh5)                                           0.00     6.27     1.00     0.00     0.31 &   215.30 f
  fifo0/route786/o1 (d04inn00ynuh5)                                                   6.19     1.00              3.79 &   219.09 r
  fifo0/n7279 (net)                                           5    18.92 
  fifo0/clk_gate_data_mem_reg_27__3_latch/en (d04cgc01nd0h0)                -0.41    29.25     1.00    -0.04    17.18 &   236.27 r
  data arrival time                                                                                                       236.27

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.87     130.87
  clock reconvergence pessimism                                                                                  0.00     130.87
  clock uncertainty                                                                                             50.00     180.87
  fifo0/clk_gate_data_mem_reg_27__3_latch/clk (d04cgc01nd0h0)                                                             180.87 r
  clock gating hold time                                                                       1.00            -11.59     169.27
  data required time                                                                                                      169.27
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.27
  data arrival time                                                                                                      -236.27
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              67.00


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_15__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                 0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                         9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                           4     2.76 
  fifo0/U9/a (d04nab02yd0d3)                                                 0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U9/out (d04nab02yd0d3)                                                       16.77     1.00             13.00 &   197.68 r
  fifo0/n1904 (net)                                           4     8.38 
  fifo0/U365/b (d04non02yd0f7)                                               0.00    23.22     1.00     0.00     6.57 &   204.26 r
  fifo0/U365/o1 (d04non02yd0f7)                                                       9.84     1.00              8.28 &   212.53 f
  fifo0/N118 (net)                                            5    15.73 
  fifo0/clk_gate_data_mem_reg_15__2_latch/en (d04cgc01nd0b0)                 0.00    36.06     1.00     0.00    18.53 &   231.07 f
  data arrival time                                                                                                       231.07

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             124.87     124.87
  clock reconvergence pessimism                                                                                  0.00     124.87
  clock uncertainty                                                                                             50.00     174.87
  fifo0/clk_gate_data_mem_reg_15__2_latch/clk (d04cgc01nd0b0)                                                             174.87 r
  clock gating hold time                                                                       1.00            -11.08     163.79
  data required time                                                                                                      163.79
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      163.79
  data arrival time                                                                                                      -231.07
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              67.27


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_29__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                       26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                           4     6.03 
  fifo0/route18/a (d04orn02yd0d5)                                           -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/route18/o (d04orn02yd0d5)                                                     8.10     1.00             14.53 &   215.82 r
  fifo0/N104 (net)                                            1     5.25 
  fifo0/route19/a (d04inn00yduo7)                                            0.00     8.30     1.00     0.00     0.90 &   216.72 r
  fifo0/route19/o1 (d04inn00yduo7)                                                    5.38     1.00              3.19 &   219.91 f
  fifo0/n6509 (net)                                           5    20.35 
  fifo0/clk_gate_data_mem_reg_29__0_latch/en (d04cgc01nd0h0)                -0.46    27.33     1.00    -0.05    17.72 &   237.63 f
  data arrival time                                                                                                       237.63

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.05     133.05
  clock reconvergence pessimism                                                                                  0.00     133.05
  clock uncertainty                                                                                             50.00     183.05
  fifo0/clk_gate_data_mem_reg_29__0_latch/clk (d04cgc01nd0h0)                                                             183.05 r
  clock gating hold time                                                                       1.00            -12.73     170.32
  data required time                                                                                                      170.32
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.32
  data arrival time                                                                                                      -237.63
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              67.31


  Startpoint: fifo2/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           143.21     143.21
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         21.94                       0.00     143.21 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           13.70     1.00             24.30 &   167.51 f
  fifo2/addr_wr[2] (net)                                    5     5.15 
  fifo2/place743/a (d04inn00ynub3)                                         0.00    13.73     1.00     0.00     0.48 &   167.99 f
  fifo2/place743/o1 (d04inn00ynub3)                                                17.75     1.00             15.84 &   183.83 r
  fifo2/n3829 (net)                                         4     4.68 
  fifo2/U1485/a (d04nab02yn0f0)                                            0.00    17.79     1.00     0.00     0.56 &   184.40 r
  fifo2/U1485/out (d04nab02yn0f0)                                                  13.42     1.00             14.37 &   198.77 r
  fifo2/n3487 (net)                                         6    12.87 
  fifo2/U991/a (d04non02yd0h5)                                             0.00    14.34     1.00     0.00     2.05 &   200.82 r
  fifo2/U991/o1 (d04non02yd0h5)                                                    11.68     1.00              6.73 &   207.55 f
  fifo2/n3755 (net)                                         9    22.19 
  fifo2/clk_gate_data_mem_reg_23__latch/en (d04cgc01nd0d0)                 0.00    21.91     1.00     0.00     9.67 &   217.22 f
  data arrival time                                                                                                     217.22

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           110.79     110.79
  clock reconvergence pessimism                                                                                0.00     110.79
  clock uncertainty                                                                                           50.00     160.79
  fifo2/clk_gate_data_mem_reg_23__latch/clk (d04cgc01nd0d0)                                                             160.79 r
  clock gating hold time                                                                     1.00            -10.88     149.91
  data required time                                                                                                    149.91
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    149.91
  data arrival time                                                                                                    -217.22
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            67.31


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_17__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                    5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                               0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                       9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                         4     2.76 
  fifo0/U24/a (d04nan02yn0b6)                                              0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U24/o1 (d04nan02yn0b6)                                                     30.78     1.00             19.81 &   204.49 f
  fifo0/n4000 (net)                                         4    10.03 
  fifo0/U603/b (d04non02yn0f0)                                             0.00    31.57     1.00     0.00     3.27 &   207.76 f
  fifo0/U603/o1 (d04non02yn0f0)                                                    14.40     1.00             11.85 &   219.62 r
  fifo0/N116 (net)                                          4     6.64 
  fifo0/route20/a (d04bfn00ynud5)                                          0.00    15.32     1.00     0.00     1.41 &   221.02 r
  fifo0/route20/o (d04bfn00ynud5)                                                   9.48     1.00              9.09 &   230.11 r
  fifo0/n6510 (net)                                         2     7.98 
  fifo0/clk_gate_data_mem_reg_17__latch/en (d04cgc01nd0h0)                -0.94    17.44     1.00    -0.11     8.13 &   238.24 r
  data arrival time                                                                                                     238.24

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           131.36     131.36
  clock reconvergence pessimism                                                                                0.00     131.36
  clock uncertainty                                                                                           50.00     181.36
  fifo0/clk_gate_data_mem_reg_17__latch/clk (d04cgc01nd0h0)                                                             181.36 r
  clock gating hold time                                                                     1.00            -10.49     170.87
  data required time                                                                                                    170.87
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    170.87
  data arrival time                                                                                                    -238.24
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            67.38


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/place917/a (d04inn00ynue3)                                           0.00     8.19     1.00     0.00     2.58 &   188.25 f
  fifo2/place917/o1 (d04inn00ynue3)                                                   5.25     1.00              5.60 &   193.85 r
  fifo2/n4029 (net)                                           2     4.19 
  fifo2/place916/a (d04inn00ynuf5)                                           0.00     5.37     1.00     0.00     0.56 &   194.41 r
  fifo2/place916/o1 (d04inn00ynuf5)                                                   6.61     1.00              3.86 &   198.27 f
  fifo2/n4028 (net)                                           8     9.99 
  fifo2/U10/b (d04nab02yn0c0)                                                0.00    12.54     1.00     0.00     5.01 &   203.28 f
  fifo2/U10/out (d04nab02yn0c0)                                                       5.56     1.00              6.92 &   210.20 r
  fifo2/n3671 (net)                                           1     1.67 
  fifo2/U13/a (d04nab02yn0f0)                                                0.00     5.65     1.00     0.00     0.49 &   210.69 r
  fifo2/U13/out (d04nab02yn0f0)                                                       6.59     1.00              9.06 &   219.75 r
  fifo2/n3665 (net)                                           1     4.31 
  fifo2/place990/a (d04inn00ynuh5)                                           0.00     8.20     1.00     0.00     1.94 &   221.70 r
  fifo2/place990/o1 (d04inn00ynuh5)                                                   6.50     1.00              3.61 &   225.31 f
  fifo2/n4141 (net)                                           9    19.29 
  fifo2/clk_gate_data_mem_reg_31__2_latch/en (d04cgc01nd0h0)                 0.00    21.71     1.00     0.00    10.32 &   235.63 f
  data arrival time                                                                                                       235.63

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.19     129.19
  clock reconvergence pessimism                                                                                  0.00     129.19
  clock uncertainty                                                                                             50.00     179.19
  fifo2/clk_gate_data_mem_reg_31__2_latch/clk (d04cgc01nd0h0)                                                             179.19 r
  clock gating hold time                                                                       1.00            -10.95     168.24
  data required time                                                                                                      168.24
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.24
  data arrival time                                                                                                      -235.63
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              67.39


  Startpoint: fifo0/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_14__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.07     152.07
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           23.13                       0.00     152.07 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             16.95     1.00             25.09 &   177.16 f
  fifo0/addr_wr[4] (net)                                      7     6.20 
  fifo0/place512/b (d04non02yn0d5)                                           0.00    17.85     1.00     0.00     2.59 &   179.75 f
  fifo0/place512/o1 (d04non02yn0d5)                                                   9.12     1.00              9.65 &   189.40 r
  fifo0/n2295 (net)                                           1     3.39 
  fifo0/place252/a (d04nan02yd0h0)                                           0.00     9.25     1.00     0.00     0.77 &   190.17 r
  fifo0/place252/o1 (d04nan02yd0h0)                                                  13.38     1.00              6.88 &   197.05 f
  fifo0/n4100 (net)                                           8    18.90 
  fifo0/U592/b (d04nob02yn0f0)                                               0.00    23.47     1.00     0.00     9.17 &   206.22 f
  fifo0/U592/out (d04nob02yn0f0)                                                      5.89     1.00              7.64 &   213.86 r
  fifo0/N119 (net)                                            1     2.41 
  fifo0/route787/a (d04bfn00yduk0)                                           0.00     6.04     1.00     0.00     0.66 &   214.52 r
  fifo0/route787/o (d04bfn00yduk0)                                                    6.48     1.00              9.25 &   223.77 r
  fifo0/n7281 (net)                                           5    19.70 
  fifo0/clk_gate_data_mem_reg_14__1_latch/en (d04cgc01nd0h0)                -0.41    25.33     1.00    -0.04    15.32 &   239.09 r
  data arrival time                                                                                                       239.09

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.79     132.79
  clock reconvergence pessimism                                                                                  0.00     132.79
  clock uncertainty                                                                                             50.00     182.79
  fifo0/clk_gate_data_mem_reg_14__1_latch/clk (d04cgc01nd0h0)                                                             182.79 r
  clock gating hold time                                                                       1.00            -11.14     171.65
  data required time                                                                                                      171.65
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.65
  data arrival time                                                                                                      -239.09
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              67.44


  Startpoint: fifo0/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_22__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.18     151.18
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           22.86                       0.00     151.18 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             15.92     1.00             23.67 &   174.85 f
  fifo0/addr_wr[0] (net)                                      9     5.55 
  fifo0/U285/a (d04orn02yn0b0)                                               0.00    17.16     1.00     0.00     2.91 &   177.75 f
  fifo0/U285/o (d04orn02yn0b0)                                                        5.56     1.00             15.20 &   192.95 f
  fifo0/n11 (net)                                             2     1.85 
  fifo0/route1/a (d04orn02yn0c0)                                             0.00     5.60     1.00     0.00     0.35 &   193.30 f
  fifo0/route1/o (d04orn02yn0c0)                                                      4.01     1.00              9.35 &   202.66 f
  fifo0/n3300 (net)                                           1     2.27 
  fifo0/route2/a (d04inn00ynue3)                                             0.00     4.24     1.00     0.00     0.69 &   203.35 f
  fifo0/route2/o1 (d04inn00ynue3)                                                     4.51     1.00              4.53 &   207.88 r
  fifo0/n6493 (net)                                           4     4.12 
  fifo0/U582/a (d04nob02yn0f0)                                               0.00     4.77     1.00     0.00     0.77 &   208.65 r
  fifo0/U582/out (d04nob02yn0f0)                                                      5.61     1.00              8.64 &   217.29 r
  fifo0/N111 (net)                                            1     2.02 
  fifo0/route28/a (d04bfn00yduk0)                                            0.00     5.63     1.00     0.00     0.23 &   217.53 r
  fifo0/route28/o (d04bfn00yduk0)                                                     5.23     1.00              8.81 &   226.34 r
  fifo0/n6519 (net)                                           5    18.34 
  fifo0/clk_gate_data_mem_reg_22__2_latch/en (d04cgc01nd0h0)                 0.00    27.22     1.00     0.00    15.22 &   241.56 r
  data arrival time                                                                                                       241.56

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.60     135.60
  clock reconvergence pessimism                                                                                  0.00     135.60
  clock uncertainty                                                                                             50.00     185.60
  fifo0/clk_gate_data_mem_reg_22__2_latch/clk (d04cgc01nd0h0)                                                             185.60 r
  clock gating hold time                                                                       1.00            -11.50     174.10
  data required time                                                                                                      174.10
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.10
  data arrival time                                                                                                      -241.56
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              67.46


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_18__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/place200/a (d04inn00yn0b5)                                          -0.37    20.41     1.00    -0.04     3.23 &   180.34 f
  fifo0/place200/o1 (d04inn00yn0b5)                                                  10.24     1.00             11.32 &   191.65 r
  fifo0/n1397 (net)                                           3     2.86 
  fifo0/U540/b (d04non02yn0d0)                                               0.00    10.26     1.00     0.00     0.33 &   191.99 r
  fifo0/U540/o1 (d04non02yn0d0)                                                       6.84     1.00              6.64 &   198.62 f
  fifo0/n3400 (net)                                           4     3.68 
  fifo0/U581/a (d04nob02yd0f5)                                              -0.10     6.94     1.00    -0.01     0.56 &   199.19 f
  fifo0/U581/out (d04nob02yd0f5)                                                     12.10     1.00             12.24 &   211.43 f
  fifo0/N115 (net)                                            5    18.12 
  fifo0/clk_gate_data_mem_reg_18__0_latch/en (d04cgc01nd0h0)                 0.00    48.59     1.00     0.00    30.86 &   242.29 f
  data arrival time                                                                                                       242.29

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             138.78     138.78
  clock reconvergence pessimism                                                                                  0.00     138.78
  clock uncertainty                                                                                             50.00     188.78
  fifo0/clk_gate_data_mem_reg_18__0_latch/clk (d04cgc01nd0h0)                                                             188.78 r
  clock gating hold time                                                                       1.00            -14.35     174.43
  data required time                                                                                                      174.43
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.43
  data arrival time                                                                                                      -242.29
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              67.86


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place1237/a (d04bfn00ynud5)                                          0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place1237/o (d04bfn00ynud5)                                                   8.19     1.00              8.01 &   204.81 r
  fifo2/n4595 (net)                                           2     7.25 
  fifo2/place746/b (d04non02yd0h5)                                           0.00    16.37     1.00     0.00     7.75 &   212.55 r
  fifo2/place746/o1 (d04non02yd0h5)                                                  10.09     1.00              8.00 &   220.55 f
  fifo2/n4338 (net)                                           9    20.38 
  fifo2/clk_gate_data_mem_reg_22__2_latch/en (d04cgc01nd0h0)                -0.33    23.24     1.00    -0.04    11.44 &   231.99 f
  data arrival time                                                                                                       231.99

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             124.91     124.91
  clock reconvergence pessimism                                                                                  0.00     124.91
  clock uncertainty                                                                                             50.00     174.91
  fifo2/clk_gate_data_mem_reg_22__2_latch/clk (d04cgc01nd0h0)                                                             174.91 r
  clock gating hold time                                                                       1.00            -10.93     163.98
  data required time                                                                                                      163.98
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      163.98
  data arrival time                                                                                                      -231.99
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              68.01


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U764/b (d04orn02yd0f7)                                               0.00    18.53     1.00     0.00     7.46 &   203.62 r
  fifo2/U764/o (d04orn02yd0f7)                                                        6.66     1.00             12.87 &   216.50 r
  fifo2/n3793 (net)                                           1     6.80 
  fifo2/place893/a (d04inn00yduq0)                                           0.00     6.86     1.00     0.00     0.83 &   217.33 r
  fifo2/place893/o1 (d04inn00yduq0)                                                   3.70     1.00              2.51 &   219.84 f
  fifo2/n4006 (net)                                           9    27.98 
  fifo2/clk_gate_data_mem_reg_30__0_latch/en (d04cgc01nd0h0)                -0.53    43.44     1.00    -0.06    17.43 &   237.26 f
  data arrival time                                                                                                       237.26

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.78     133.78
  clock reconvergence pessimism                                                                                  0.00     133.78
  clock uncertainty                                                                                             50.00     183.78
  fifo2/clk_gate_data_mem_reg_30__0_latch/clk (d04cgc01nd0h0)                                                             183.78 r
  clock gating hold time                                                                       1.00            -14.55     169.24
  data required time                                                                                                      169.24
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.24
  data arrival time                                                                                                      -237.26
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              68.02


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U1909/b (d04nob02yd0i0)                                              0.00    21.09     1.00     0.00     8.05 &   204.21 r
  fifo2/U1909/out (d04nob02yd0i0)                                                    11.93     1.00              8.15 &   212.36 f
  fifo2/N182 (net)                                            9    29.73 
  fifo2/clk_gate_data_mem_reg_24__7_latch/en (d04cgc01nd0h0)                 0.00    45.18     1.00     0.00    21.88 &   234.24 f
  data arrival time                                                                                                       234.24

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.96     130.96
  clock reconvergence pessimism                                                                                  0.00     130.96
  clock uncertainty                                                                                             50.00     180.96
  fifo2/clk_gate_data_mem_reg_24__7_latch/clk (d04cgc01nd0h0)                                                             180.96 r
  clock gating hold time                                                                       1.00            -14.75     166.21
  data required time                                                                                                      166.21
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      166.21
  data arrival time                                                                                                      -234.24
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              68.03


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_17__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                 0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                         9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                           4     2.76 
  fifo0/U24/a (d04nan02yn0b6)                                                0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U24/o1 (d04nan02yn0b6)                                                       30.78     1.00             19.81 &   204.49 f
  fifo0/n4000 (net)                                           4    10.03 
  fifo0/U603/b (d04non02yn0f0)                                               0.00    31.57     1.00     0.00     3.27 &   207.76 f
  fifo0/U603/o1 (d04non02yn0f0)                                                      14.40     1.00             11.85 &   219.62 r
  fifo0/N116 (net)                                            4     6.64 
  fifo0/route20/a (d04bfn00ynud5)                                            0.00    15.32     1.00     0.00     1.41 &   221.02 r
  fifo0/route20/o (d04bfn00ynud5)                                                     9.48     1.00              9.09 &   230.11 r
  fifo0/n6510 (net)                                           2     7.98 
  fifo0/clk_gate_data_mem_reg_17__3_latch/en (d04cgc01nd0h0)                -0.94    17.43     1.00    -0.11     8.26 &   238.37 r
  data arrival time                                                                                                       238.37

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.55     130.55
  clock reconvergence pessimism                                                                                  0.00     130.55
  clock uncertainty                                                                                             50.00     180.55
  fifo0/clk_gate_data_mem_reg_17__3_latch/clk (d04cgc01nd0h0)                                                             180.55 r
  clock gating hold time                                                                       1.00            -10.47     170.08
  data required time                                                                                                      170.08
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.08
  data arrival time                                                                                                      -238.37
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              68.29


  Startpoint: fifo2/cnt_data_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        143.03     143.03
  fifo2/cnt_data_reg_0_/clk (d04fyj43yd0g0)                                     21.89                       0.00     143.03 r
  fifo2/cnt_data_reg_0_/o (d04fyj43yd0g0)                                        9.67     1.00             24.77 &   167.80 r
  fifo2/cnt_data[0] (net)                                5     5.75 
  fifo2/U4/a (d04non02yn0e0)                                            0.00     9.96     1.00     0.00     1.19 &   168.99 r
  fifo2/U4/o1 (d04non02yn0e0)                                                    2.75     1.00              2.34 &   171.34 f
  fifo2/n3 (net)                                         1     0.52 
  fifo2/U1059/c (d04nak24wn0c0)                                        -0.03     2.75     1.00    -0.01     0.04 &   171.37 f
  fifo2/U1059/o1 (d04nak24wn0c0)                                                 9.70     1.00             23.12 &   194.49 r
  fifo2/n3787 (net)                                      1     2.51 
  fifo2/U708/b (d04ann02yd0k0)                                          0.00     9.73     1.00     0.00     0.33 &   194.82 r
  fifo2/U708/o (d04ann02yd0k0)                                                  10.36     1.00             12.22 &   207.04 r
  fifo2/n4344 (net)                                     16    33.62 
  fifo2/clk_gate_data_rd_reg_1_latch/en (d04cgc01nd0h0)                 0.00    61.34     1.00     0.00    31.85 &   238.89 r
  data arrival time                                                                                                  238.89

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        133.87     133.87
  clock reconvergence pessimism                                                                             0.00     133.87
  clock uncertainty                                                                                        50.00     183.87
  fifo2/clk_gate_data_rd_reg_1_latch/clk (d04cgc01nd0h0)                                                             183.87 r
  clock gating hold time                                                                  1.00            -13.34     170.53
  data required time                                                                                                 170.53
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 170.53
  data arrival time                                                                                                 -238.89
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         68.36


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_28__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                              -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                      12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                           4     3.07 
  fifo0/U291/a (d04inn00wn0a5)                                               0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U291/o1 (d04inn00wn0a5)                                                       6.07     1.00              7.11 &   200.99 f
  fifo0/n12 (net)                                             1     0.72 
  fifo0/place79/b (d04orn02yn0c0)                                            0.00     6.08     1.00     0.00     0.08 &   201.07 f
  fifo0/place79/o (d04orn02yn0c0)                                                     4.56     1.00             10.20 &   211.27 f
  fifo0/n2208 (net)                                           1     2.63 
  fifo0/place407/a (d04inn00ynuf5)                                           0.00     4.61     1.00     0.00     0.33 &   211.61 f
  fifo0/place407/o1 (d04inn00ynuf5)                                                  13.97     1.00              5.42 &   217.03 r
  fifo0/n2086 (net)                                           5    23.06 
  fifo0/clk_gate_data_mem_reg_28__0_latch/en (d04cgc01nd0h0)                -1.57    31.44     1.00    -0.17    19.48 &   236.50 r
  data arrival time                                                                                                       236.50

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.25     129.25
  clock reconvergence pessimism                                                                                  0.00     129.25
  clock uncertainty                                                                                             50.00     179.25
  fifo0/clk_gate_data_mem_reg_28__0_latch/clk (d04cgc01nd0h0)                                                             179.25 r
  clock gating hold time                                                                       1.00            -11.32     167.94
  data required time                                                                                                      167.94
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.94
  data arrival time                                                                                                      -236.50
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              68.57


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                          21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                            12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                     6     6.88 
  fifo2/post_place370/b (d04non02yd0h5)                                     0.00    12.51     1.00     0.00     1.64 &   170.14 r
  fifo2/post_place370/o1 (d04non02yd0h5)                                             5.58     1.00              5.58 &   175.73 f
  fifo2/n5327 (net)                                          2     4.90 
  fifo2/post_place896/a (d04nan02yn0f0)                                     0.00     5.82     1.00     0.00     0.82 &   176.55 f
  fifo2/post_place896/o1 (d04nan02yn0f0)                                             7.51     1.00              6.30 &   182.85 r
  fifo2/n5885 (net)                                          4     5.76 
  fifo2/U1199/a (d04nab02yn0f0)                                             0.00     7.95     1.00     0.00     0.93 &   183.78 r
  fifo2/U1199/out (d04nab02yn0f0)                                                    6.88     1.00              9.72 &   193.50 r
  fifo2/n3795 (net)                                          1     5.38 
  fifo2/U716/a (d04inn00ynuh5)                                              0.00    10.21     1.00     0.00     3.06 &   196.56 r
  fifo2/U716/o1 (d04inn00ynuh5)                                                      5.57     1.00              3.63 &   200.18 f
  fifo2/N228 (net)                                           9    17.26 
  fifo2/clk_gate_data_mem_reg_1__0_latch/en (d04cgc01nd0f0)                 0.00    30.75     1.00     0.00    17.59 &   217.77 f
  data arrival time                                                                                                      217.77

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            111.68     111.68
  clock reconvergence pessimism                                                                                 0.00     111.68
  clock uncertainty                                                                                            50.00     161.68
  fifo2/clk_gate_data_mem_reg_1__0_latch/clk (d04cgc01nd0f0)                                                             161.68 r
  clock gating hold time                                                                      1.00            -12.65     149.02
  data required time                                                                                                     149.02
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     149.02
  data arrival time                                                                                                     -217.77
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             68.74


  Startpoint: fifo1/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_8__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.66     152.66
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            16.41     1.00             25.13 &   177.79 f
  fifo1/addr_wr[1] (net)                                     9     6.10 
  fifo1/U294/b (d04non02yn0b7)                                             -0.32    16.69     1.00    -0.04     0.70 &   178.49 f
  fifo1/U294/o1 (d04non02yn0b7)                                                     15.19     1.00             13.81 &   192.30 r
  fifo1/n3300 (net)                                          4     3.16 
  fifo1/U582/a (d04nob02yn0f0)                                              0.00    15.22     1.00     0.00     0.44 &   192.74 r
  fifo1/U582/out (d04nob02yn0f0)                                                    30.52     1.00             20.73 &   213.47 r
  fifo1/N125 (net)                                           5    17.35 
  fifo1/clk_gate_data_mem_reg_8__0_latch/en (d04cgc01nd0d0)                -0.56    31.88     1.00    -0.06     6.44 &   219.91 r
  data arrival time                                                                                                      219.91

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            113.56     113.56
  clock reconvergence pessimism                                                                                 0.00     113.56
  clock uncertainty                                                                                            50.00     163.56
  fifo1/clk_gate_data_mem_reg_8__0_latch/clk (d04cgc01nd0d0)                                                             163.56 r
  clock gating hold time                                                                      1.00            -12.43     151.13
  data required time                                                                                                     151.13
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     151.13
  data arrival time                                                                                                     -219.91
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             68.78


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_18__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U585/b (d04nab02wn0b0)                                              -0.20    13.04     1.00    -0.03     1.53 &   175.76 f
  fifo1/U585/out (d04nab02wn0b0)                                                     14.35     1.00             17.46 &   193.22 r
  fifo1/n3200 (net)                                           1     1.81 
  fifo1/U586/a (d04nab02yd0i0)                                              -0.24    14.37     1.00    -0.03     0.36 &   193.58 r
  fifo1/U586/out (d04nab02yd0i0)                                                     11.56     1.00             13.90 &   207.48 r
  fifo1/n4200 (net)                                           8    13.99 
  fifo1/U143/b (d04non02yn0c5)                                               0.00    16.88     1.00     0.00     7.70 &   215.18 r
  fifo1/U143/o1 (d04non02yn0c5)                                                       7.36     1.00              7.19 &   222.37 f
  fifo1/N115 (net)                                            1     2.10 
  fifo1/route39/a (d04bfn00yduk0)                                            0.00     7.40     1.00     0.00     0.40 &   222.77 f
  fifo1/route39/o (d04bfn00yduk0)                                                     4.47     1.00              8.87 &   231.64 f
  fifo1/n6235 (net)                                           5    17.06 
  fifo1/clk_gate_data_mem_reg_18__0_latch/en (d04cgc01nd0e0)                -0.24    21.12     1.00    -0.03     5.84 &   237.48 f
  data arrival time                                                                                                       237.48

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.22     129.22
  clock reconvergence pessimism                                                                                  0.00     129.22
  clock uncertainty                                                                                             50.00     179.22
  fifo1/clk_gate_data_mem_reg_18__0_latch/clk (d04cgc01nd0e0)                                                             179.22 r
  clock gating hold time                                                                       1.00            -10.64     168.58
  data required time                                                                                                      168.58
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.58
  data arrival time                                                                                                      -237.48
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              68.91


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_20__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                              -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                      12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                           4     3.07 
  fifo0/U577/a (d04nob02yn0d0)                                               0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U577/out (d04nob02yn0d0)                                                      7.44     1.00             11.70 &   205.57 r
  fifo0/N113 (net)                                            2     1.82 
  fifo0/route22/a (d04bfn00ynud5)                                            0.00     7.46     1.00     0.00     0.29 &   205.86 r
  fifo0/route22/o (d04bfn00ynud5)                                                     6.65     1.00              8.57 &   214.43 r
  fifo0/n6516 (net)                                           4     4.88 
  fifo0/clk_gate_data_mem_reg_20__0_latch/en (d04cgc01nd0c0)                 0.00     8.54     1.00     0.00     3.06 &   217.49 r
  data arrival time                                                                                                       217.49

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             108.01     108.01
  clock reconvergence pessimism                                                                                  0.00     108.01
  clock uncertainty                                                                                             50.00     158.01
  fifo0/clk_gate_data_mem_reg_20__0_latch/clk (d04cgc01nd0c0)                                                             158.01 r
  clock gating hold time                                                                       1.00             -9.44     148.57
  data required time                                                                                                      148.57
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      148.57
  data arrival time                                                                                                      -217.49
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              68.92


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_23__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                    5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                               0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                       9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                         4     2.76 
  fifo0/U9/a (d04nab02yd0d3)                                               0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U9/out (d04nab02yd0d3)                                                     16.77     1.00             13.00 &   197.68 r
  fifo0/n1904 (net)                                         4     8.38 
  fifo0/route15/b (d04orn02yn0c0)                                          0.00    22.62     1.00     0.00     5.60 &   203.28 r
  fifo0/route15/o (d04orn02yn0c0)                                                   9.97     1.00             17.46 &   220.74 r
  fifo0/N110 (net)                                          1     3.42 
  fifo0/route17/a (d04inn00ydui0)                                          0.00    10.05     1.00     0.00     0.60 &   221.34 r
  fifo0/route17/o1 (d04inn00ydui0)                                                  7.53     1.00              4.16 &   225.51 f
  fifo0/n6508 (net)                                         5    20.55 
  fifo0/clk_gate_data_mem_reg_23__latch/en (d04cgc01nd0h0)                -0.35    21.40     1.00    -0.04    11.52 &   237.03 f
  data arrival time                                                                                                     237.03

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           129.64     129.64
  clock reconvergence pessimism                                                                                0.00     129.64
  clock uncertainty                                                                                           50.00     179.64
  fifo0/clk_gate_data_mem_reg_23__latch/clk (d04cgc01nd0h0)                                                             179.64 r
  clock gating hold time                                                                     1.00            -11.57     168.07
  data required time                                                                                                    168.07
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    168.07
  data arrival time                                                                                                    -237.03
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            68.96


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                        21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                           8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                   3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                               0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                       7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                            2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                               0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                        4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                         5     8.63 
  fifo2/place917/a (d04inn00ynue3)                                         0.00     8.19     1.00     0.00     2.58 &   188.25 f
  fifo2/place917/o1 (d04inn00ynue3)                                                 5.25     1.00              5.60 &   193.85 r
  fifo2/n4029 (net)                                         2     4.19 
  fifo2/place916/a (d04inn00ynuf5)                                         0.00     5.37     1.00     0.00     0.56 &   194.41 r
  fifo2/place916/o1 (d04inn00ynuf5)                                                 6.61     1.00              3.86 &   198.27 f
  fifo2/n4028 (net)                                         8     9.99 
  fifo2/U10/b (d04nab02yn0c0)                                              0.00    12.54     1.00     0.00     5.01 &   203.28 f
  fifo2/U10/out (d04nab02yn0c0)                                                     5.56     1.00              6.92 &   210.20 r
  fifo2/n3671 (net)                                         1     1.67 
  fifo2/U13/a (d04nab02yn0f0)                                              0.00     5.65     1.00     0.00     0.49 &   210.69 r
  fifo2/U13/out (d04nab02yn0f0)                                                     6.59     1.00              9.06 &   219.75 r
  fifo2/n3665 (net)                                         1     4.31 
  fifo2/place990/a (d04inn00ynuh5)                                         0.00     8.20     1.00     0.00     1.94 &   221.70 r
  fifo2/place990/o1 (d04inn00ynuh5)                                                 6.50     1.00              3.61 &   225.31 f
  fifo2/n4141 (net)                                         9    19.29 
  fifo2/clk_gate_data_mem_reg_31__latch/en (d04cgc01nd0h0)                 0.00    24.70     1.00     0.00    15.99 &   241.30 f
  data arrival time                                                                                                     241.30

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           134.00     134.00
  clock reconvergence pessimism                                                                                0.00     134.00
  clock uncertainty                                                                                           50.00     184.00
  fifo2/clk_gate_data_mem_reg_31__latch/clk (d04cgc01nd0h0)                                                             184.00 r
  clock gating hold time                                                                     1.00            -12.26     171.74
  data required time                                                                                                    171.74
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    171.74
  data arrival time                                                                                                    -241.30
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            69.57


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_31__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place48/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place48/o (d04orn02yn0f0)                                               11.69     1.00             12.16 &   204.83 r
  fifo1/n2800 (net)                                           4    10.79 
  fifo1/U421/a (d04non02yn0b5)                                               0.00    13.25     1.00     0.00     2.40 &   207.23 r
  fifo1/U421/o1 (d04non02yn0b5)                                                       5.15     1.00              5.04 &   212.27 f
  fifo1/n2092 (net)                                           1     0.55 
  fifo1/U102/a (d04inn00wn0a5)                                               0.00     5.16     1.00     0.00     0.05 &   212.31 f
  fifo1/U102/o1 (d04inn00wn0a5)                                                       7.20     1.00              8.10 &   220.42 r
  fifo1/n2037 (net)                                           1     0.78 
  fifo1/U11/a (d04nab02yn0d0)                                                0.00     7.20     1.00     0.00     0.14 &   220.56 r
  fifo1/U11/out (d04nab02yn0d0)                                                       5.51     1.00             10.28 &   230.84 r
  fifo1/n4 (net)                                              1     2.80 
  fifo1/place357/a (d04inn00ynuf5)                                           0.00     5.72     1.00     0.00     0.76 &   231.60 r
  fifo1/place357/o1 (d04inn00ynuf5)                                                   9.34     1.00              4.40 &   235.99 f
  fifo1/n2052 (net)                                           5    17.85 
  fifo1/clk_gate_data_mem_reg_31__1_latch/en (d04cgc01nd0h0)                 0.00    16.56     1.00     0.00     7.23 &   243.22 f
  data arrival time                                                                                                       243.22

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.20     134.20
  clock reconvergence pessimism                                                                                  0.00     134.20
  clock uncertainty                                                                                             50.00     184.20
  fifo1/clk_gate_data_mem_reg_31__1_latch/clk (d04cgc01nd0h0)                                                             184.20 r
  clock gating hold time                                                                       1.00            -10.63     173.57
  data required time                                                                                                      173.57
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.57
  data arrival time                                                                                                      -243.22
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              69.65


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/place917/a (d04inn00ynue3)                                           0.00     8.19     1.00     0.00     2.58 &   188.25 f
  fifo2/place917/o1 (d04inn00ynue3)                                                   5.25     1.00              5.60 &   193.85 r
  fifo2/n4029 (net)                                           2     4.19 
  fifo2/place916/a (d04inn00ynuf5)                                           0.00     5.37     1.00     0.00     0.56 &   194.41 r
  fifo2/place916/o1 (d04inn00ynuf5)                                                   6.61     1.00              3.86 &   198.27 f
  fifo2/n4028 (net)                                           8     9.99 
  fifo2/U10/b (d04nab02yn0c0)                                                0.00    12.54     1.00     0.00     5.01 &   203.28 f
  fifo2/U10/out (d04nab02yn0c0)                                                       5.56     1.00              6.92 &   210.20 r
  fifo2/n3671 (net)                                           1     1.67 
  fifo2/U13/a (d04nab02yn0f0)                                                0.00     5.65     1.00     0.00     0.49 &   210.69 r
  fifo2/U13/out (d04nab02yn0f0)                                                       6.59     1.00              9.06 &   219.75 r
  fifo2/n3665 (net)                                           1     4.31 
  fifo2/place990/a (d04inn00ynuh5)                                           0.00     8.20     1.00     0.00     1.94 &   221.70 r
  fifo2/place990/o1 (d04inn00ynuh5)                                                   6.50     1.00              3.61 &   225.31 f
  fifo2/n4141 (net)                                           9    19.29 
  fifo2/clk_gate_data_mem_reg_31__4_latch/en (d04cgc01nd0h0)                 0.00    22.10     1.00     0.00    11.61 &   236.92 f
  data arrival time                                                                                                       236.92

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.08     128.08
  clock reconvergence pessimism                                                                                  0.00     128.08
  clock uncertainty                                                                                             50.00     178.08
  fifo2/clk_gate_data_mem_reg_31__4_latch/clk (d04cgc01nd0h0)                                                             178.08 r
  clock gating hold time                                                                       1.00            -11.02     167.07
  data required time                                                                                                      167.07
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.07
  data arrival time                                                                                                      -236.92
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              69.85


  Startpoint: fifo0/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_7__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            150.83     150.83
  fifo0/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                         22.69                       0.00     150.83 r
  fifo0/cnt_data_reg_5_/o (d04fyj43yd0g0)                                            7.55     1.00             22.86 &   173.70 f
  fifo0/cnt_data[5] (net)                                    4     4.17 
  fifo0/U1302/a (d04nab02yd0i0)                                             0.00     7.69     1.00     0.00     0.73 &   174.43 f
  fifo0/U1302/out (d04nab02yd0i0)                                                    9.48     1.00             12.02 &   186.44 f
  fifo0/n2124 (net)                                          4     8.99 
  fifo0/U511/a (d04nab02yd0i0)                                              0.00    11.37     1.00     0.00     2.27 &   188.71 f
  fifo0/U511/out (d04nab02yd0i0)                                                    12.46     1.00             13.11 &   201.82 f
  fifo0/n3900 (net)                                          8    14.14 
  fifo0/U591/b (d04nob02yn0b5)                                              0.00    16.68     1.00     0.00     3.86 &   205.68 f
  fifo0/U591/out (d04nob02yn0b5)                                                     7.10     1.00              8.16 &   213.84 r
  fifo0/N126 (net)                                           1     1.28 
  fifo0/post_route6/a (d04bfn00yd0i0)                                       0.00     7.12     1.00     0.00     0.27 &   214.11 r
  fifo0/post_route6/o (d04bfn00yd0i0)                                                9.30     1.00             11.66 &   225.77 r
  fifo0/n18 (net)                                            5    19.63 
  fifo0/clk_gate_data_mem_reg_7__2_latch/en (d04cgc01nd0h0)                -0.44    28.64     1.00    -0.05    12.74 &   238.51 r
  data arrival time                                                                                                      238.51

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            129.99     129.99
  clock reconvergence pessimism                                                                                 0.00     129.99
  clock uncertainty                                                                                            50.00     179.99
  fifo0/clk_gate_data_mem_reg_7__2_latch/clk (d04cgc01nd0h0)                                                             179.99 r
  clock gating hold time                                                                      1.00            -11.40     168.59
  data required time                                                                                                     168.59
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.59
  data arrival time                                                                                                     -238.51
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             69.92


  Startpoint: fifo2/cnt_data_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        143.03     143.03
  fifo2/cnt_data_reg_0_/clk (d04fyj43yd0g0)                                     21.89                       0.00     143.03 r
  fifo2/cnt_data_reg_0_/o (d04fyj43yd0g0)                                        9.67     1.00             24.77 &   167.80 r
  fifo2/cnt_data[0] (net)                                5     5.75 
  fifo2/U4/a (d04non02yn0e0)                                            0.00     9.96     1.00     0.00     1.19 &   168.99 r
  fifo2/U4/o1 (d04non02yn0e0)                                                    2.75     1.00              2.34 &   171.34 f
  fifo2/n3 (net)                                         1     0.52 
  fifo2/U1059/c (d04nak24wn0c0)                                        -0.03     2.75     1.00    -0.01     0.04 &   171.37 f
  fifo2/U1059/o1 (d04nak24wn0c0)                                                 9.70     1.00             23.12 &   194.49 r
  fifo2/n3787 (net)                                      1     2.51 
  fifo2/U708/b (d04ann02yd0k0)                                          0.00     9.73     1.00     0.00     0.33 &   194.82 r
  fifo2/U708/o (d04ann02yd0k0)                                                  10.36     1.00             12.22 &   207.04 r
  fifo2/n4344 (net)                                     16    33.62 
  fifo2/clk_gate_data_rd_reg_7_latch/en (d04cgc01nd0g0)                 0.00    59.92     1.00     0.00    28.86 &   235.90 r
  data arrival time                                                                                                  235.90

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        128.00     128.00
  clock reconvergence pessimism                                                                             0.00     128.00
  clock uncertainty                                                                                        50.00     178.00
  fifo2/clk_gate_data_rd_reg_7_latch/clk (d04cgc01nd0g0)                                                             178.00 r
  clock gating hold time                                                                  1.00            -12.17     165.83
  data required time                                                                                                 165.83
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 165.83
  data arrival time                                                                                                 -235.90
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         70.07


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_18__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                           12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                    6     4.03 
  fifo1/U585/b (d04nab02wn0b0)                                            -0.20    13.04     1.00    -0.03     1.53 &   175.76 f
  fifo1/U585/out (d04nab02wn0b0)                                                   14.35     1.00             17.46 &   193.22 r
  fifo1/n3200 (net)                                         1     1.81 
  fifo1/U586/a (d04nab02yd0i0)                                            -0.24    14.37     1.00    -0.03     0.36 &   193.58 r
  fifo1/U586/out (d04nab02yd0i0)                                                   11.56     1.00             13.90 &   207.48 r
  fifo1/n4200 (net)                                         8    13.99 
  fifo1/U143/b (d04non02yn0c5)                                             0.00    16.88     1.00     0.00     7.70 &   215.18 r
  fifo1/U143/o1 (d04non02yn0c5)                                                     7.36     1.00              7.19 &   222.37 f
  fifo1/N115 (net)                                          1     2.10 
  fifo1/route39/a (d04bfn00yduk0)                                          0.00     7.40     1.00     0.00     0.40 &   222.77 f
  fifo1/route39/o (d04bfn00yduk0)                                                   4.47     1.00              8.87 &   231.64 f
  fifo1/n6235 (net)                                         5    17.06 
  fifo1/clk_gate_data_mem_reg_18__latch/en (d04cgc01nd0j0)                -0.28    24.11     1.00    -0.03     8.05 &   239.70 f
  data arrival time                                                                                                     239.70

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           130.08     130.08
  clock reconvergence pessimism                                                                                0.00     130.08
  clock uncertainty                                                                                           50.00     180.08
  fifo1/clk_gate_data_mem_reg_18__latch/clk (d04cgc01nd0j0)                                                             180.08 r
  clock gating hold time                                                                     1.00            -10.52     169.57
  data required time                                                                                                    169.57
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    169.57
  data arrival time                                                                                                    -239.70
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            70.13


  Startpoint: fifo0/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_7__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            150.83     150.83
  fifo0/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                         22.69                       0.00     150.83 r
  fifo0/cnt_data_reg_5_/o (d04fyj43yd0g0)                                            7.55     1.00             22.86 &   173.70 f
  fifo0/cnt_data[5] (net)                                    4     4.17 
  fifo0/U1302/a (d04nab02yd0i0)                                             0.00     7.69     1.00     0.00     0.73 &   174.43 f
  fifo0/U1302/out (d04nab02yd0i0)                                                    9.48     1.00             12.02 &   186.44 f
  fifo0/n2124 (net)                                          4     8.99 
  fifo0/U511/a (d04nab02yd0i0)                                              0.00    11.37     1.00     0.00     2.27 &   188.71 f
  fifo0/U511/out (d04nab02yd0i0)                                                    12.46     1.00             13.11 &   201.82 f
  fifo0/n3900 (net)                                          8    14.14 
  fifo0/U591/b (d04nob02yn0b5)                                              0.00    16.68     1.00     0.00     3.86 &   205.68 f
  fifo0/U591/out (d04nob02yn0b5)                                                     7.10     1.00              8.16 &   213.84 r
  fifo0/N126 (net)                                           1     1.28 
  fifo0/post_route6/a (d04bfn00yd0i0)                                       0.00     7.12     1.00     0.00     0.27 &   214.11 r
  fifo0/post_route6/o (d04bfn00yd0i0)                                                9.30     1.00             11.66 &   225.77 r
  fifo0/n18 (net)                                            5    19.63 
  fifo0/clk_gate_data_mem_reg_7__1_latch/en (d04cgc01nd0c0)                -0.18    13.36     1.00    -0.02     3.28 &   229.05 r
  data arrival time                                                                                                      229.05

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            118.00     118.00
  clock reconvergence pessimism                                                                                 0.00     118.00
  clock uncertainty                                                                                            50.00     168.00
  fifo0/clk_gate_data_mem_reg_7__1_latch/clk (d04cgc01nd0c0)                                                             168.00 r
  clock gating hold time                                                                      1.00             -9.80     158.20
  data required time                                                                                                     158.20
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     158.20
  data arrival time                                                                                                     -229.05
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             70.85


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place786/a (d04bfn00yduk0)                                           0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place786/o (d04bfn00yduk0)                                                    9.66     1.00             10.32 &   207.12 r
  fifo2/n4596 (net)                                           6    25.18 
  fifo2/place604/b (d04non02yd0i0)                                           0.00    18.91     1.00     0.00    10.11 &   217.22 r
  fifo2/place604/o1 (d04non02yd0i0)                                                   7.91     1.00              4.79 &   222.02 f
  fifo2/n4328 (net)                                           9    19.37 
  fifo2/clk_gate_data_mem_reg_18__4_latch/en (d04cgc01nd0h0)                 0.00    37.77     1.00     0.00    20.57 &   242.59 f
  data arrival time                                                                                                       242.59

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.86     134.86
  clock reconvergence pessimism                                                                                  0.00     134.86
  clock uncertainty                                                                                             50.00     184.86
  fifo2/clk_gate_data_mem_reg_18__4_latch/clk (d04cgc01nd0h0)                                                             184.86 r
  clock gating hold time                                                                       1.00            -13.91     170.95
  data required time                                                                                                      170.95
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.95
  data arrival time                                                                                                      -242.59
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              71.64


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_16__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/U297/b (d04non02yd0d0)                                              -0.37    20.42     1.00    -0.04     3.34 &   180.45 f
  fifo0/U297/o1 (d04non02yd0d0)                                                      10.61     1.00             12.45 &   192.90 r
  fifo0/n3500 (net)                                           3     2.45 
  fifo0/U594/a (d04nob02yn0d0)                                               0.00    10.63     1.00     0.00     0.33 &   193.22 r
  fifo0/U594/out (d04nob02yn0d0)                                                      9.38     1.00             12.74 &   205.96 r
  fifo0/N117 (net)                                            2     2.70 
  fifo0/route24/a (d04bfn00ynud5)                                           -0.15     9.47     1.00    -0.02     0.63 &   206.60 r
  fifo0/route24/o (d04bfn00ynud5)                                                     8.79     1.00              9.64 &   216.24 r
  fifo0/n6513 (net)                                           3     7.01 
  fifo0/clk_gate_data_mem_reg_16__2_latch/en (d04cgc01nd0f0)                 0.00    11.10     1.00     0.00     4.88 &   221.12 r
  data arrival time                                                                                                       221.12

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             108.29     108.29
  clock reconvergence pessimism                                                                                  0.00     108.29
  clock uncertainty                                                                                             50.00     158.29
  fifo0/clk_gate_data_mem_reg_16__2_latch/clk (d04cgc01nd0f0)                                                             158.29 r
  clock gating hold time                                                                       1.00             -8.90     149.39
  data required time                                                                                                      149.39
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      149.39
  data arrival time                                                                                                      -221.12
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              71.73


  Startpoint: fifo2/cnt_data_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        143.03     143.03
  fifo2/cnt_data_reg_0_/clk (d04fyj43yd0g0)                                     21.89                       0.00     143.03 r
  fifo2/cnt_data_reg_0_/o (d04fyj43yd0g0)                                        9.67     1.00             24.77 &   167.80 r
  fifo2/cnt_data[0] (net)                                5     5.75 
  fifo2/U4/a (d04non02yn0e0)                                            0.00     9.96     1.00     0.00     1.19 &   168.99 r
  fifo2/U4/o1 (d04non02yn0e0)                                                    2.75     1.00              2.34 &   171.34 f
  fifo2/n3 (net)                                         1     0.52 
  fifo2/U1059/c (d04nak24wn0c0)                                        -0.03     2.75     1.00    -0.01     0.04 &   171.37 f
  fifo2/U1059/o1 (d04nak24wn0c0)                                                 9.70     1.00             23.12 &   194.49 r
  fifo2/n3787 (net)                                      1     2.51 
  fifo2/U708/b (d04ann02yd0k0)                                          0.00     9.73     1.00     0.00     0.33 &   194.82 r
  fifo2/U708/o (d04ann02yd0k0)                                                  10.36     1.00             12.22 &   207.04 r
  fifo2/n4344 (net)                                     16    33.62 
  fifo2/clk_gate_data_rd_reg_0_latch/en (d04cgc01nd0h0)                 0.00    62.66     1.00     0.00    35.50 &   242.54 r
  data arrival time                                                                                                  242.54

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        133.90     133.90
  clock reconvergence pessimism                                                                             0.00     133.90
  clock uncertainty                                                                                        50.00     183.90
  fifo2/clk_gate_data_rd_reg_0_latch/clk (d04cgc01nd0h0)                                                             183.90 r
  clock gating hold time                                                                  1.00            -13.36     170.54
  data required time                                                                                                 170.54
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 170.54
  data arrival time                                                                                                 -242.54
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         71.99


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_31__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place48/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place48/o (d04orn02yn0f0)                                               11.69     1.00             12.16 &   204.83 r
  fifo1/n2800 (net)                                           4    10.79 
  fifo1/U421/a (d04non02yn0b5)                                               0.00    13.25     1.00     0.00     2.40 &   207.23 r
  fifo1/U421/o1 (d04non02yn0b5)                                                       5.15     1.00              5.04 &   212.27 f
  fifo1/n2092 (net)                                           1     0.55 
  fifo1/U102/a (d04inn00wn0a5)                                               0.00     5.16     1.00     0.00     0.05 &   212.31 f
  fifo1/U102/o1 (d04inn00wn0a5)                                                       7.20     1.00              8.10 &   220.42 r
  fifo1/n2037 (net)                                           1     0.78 
  fifo1/U11/a (d04nab02yn0d0)                                                0.00     7.20     1.00     0.00     0.14 &   220.56 r
  fifo1/U11/out (d04nab02yn0d0)                                                       5.51     1.00             10.28 &   230.84 r
  fifo1/n4 (net)                                              1     2.80 
  fifo1/place357/a (d04inn00ynuf5)                                           0.00     5.72     1.00     0.00     0.76 &   231.60 r
  fifo1/place357/o1 (d04inn00ynuf5)                                                   9.34     1.00              4.40 &   235.99 f
  fifo1/n2052 (net)                                           5    17.85 
  fifo1/clk_gate_data_mem_reg_31__3_latch/en (d04cgc01nd0h0)                 0.00    15.34     1.00     0.00     5.38 &   241.37 f
  data arrival time                                                                                                       241.37

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.91     129.91
  clock reconvergence pessimism                                                                                  0.00     129.91
  clock uncertainty                                                                                             50.00     179.91
  fifo1/clk_gate_data_mem_reg_31__3_latch/clk (d04cgc01nd0h0)                                                             179.91 r
  clock gating hold time                                                                       1.00            -10.55     169.35
  data required time                                                                                                      169.35
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      169.35
  data arrival time                                                                                                      -241.37
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              72.02


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_21__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U19/b (d04nan02wn0b6)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U19/o1 (d04nan02wn0b6)                                                       26.17     1.00             26.14 &   200.38 r
  fifo0/n3800 (net)                                           4     6.03 
  fifo0/U421/a (d04non02yd0f0)                                              -0.47    26.24     1.00    -0.05     0.91 &   201.28 r
  fifo0/U421/o1 (d04non02yd0f0)                                                      14.92     1.00             10.86 &   212.15 f
  fifo0/N112 (net)                                            5    11.42 
  fifo0/clk_gate_data_mem_reg_21__0_latch/en (d04cgc01nd0d0)                 0.00    17.31     1.00     0.00     4.12 &   216.26 f
  data arrival time                                                                                                       216.26

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             104.67     104.67
  clock reconvergence pessimism                                                                                  0.00     104.67
  clock uncertainty                                                                                             50.00     154.67
  fifo0/clk_gate_data_mem_reg_21__0_latch/clk (d04cgc01nd0d0)                                                             154.67 r
  clock gating hold time                                                                       1.00            -10.69     143.98
  data required time                                                                                                      143.98
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      143.98
  data arrival time                                                                                                      -216.26
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              72.28


  Startpoint: fifo0/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_14__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.07     152.07
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           23.13                       0.00     152.07 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             16.95     1.00             25.09 &   177.16 f
  fifo0/addr_wr[4] (net)                                      7     6.20 
  fifo0/place512/b (d04non02yn0d5)                                           0.00    17.85     1.00     0.00     2.59 &   179.75 f
  fifo0/place512/o1 (d04non02yn0d5)                                                   9.12     1.00              9.65 &   189.40 r
  fifo0/n2295 (net)                                           1     3.39 
  fifo0/place252/a (d04nan02yd0h0)                                           0.00     9.25     1.00     0.00     0.77 &   190.17 r
  fifo0/place252/o1 (d04nan02yd0h0)                                                  13.38     1.00              6.88 &   197.05 f
  fifo0/n4100 (net)                                           8    18.90 
  fifo0/U592/b (d04nob02yn0f0)                                               0.00    23.47     1.00     0.00     9.17 &   206.22 f
  fifo0/U592/out (d04nob02yn0f0)                                                      5.89     1.00              7.64 &   213.86 r
  fifo0/N119 (net)                                            1     2.41 
  fifo0/route787/a (d04bfn00yduk0)                                           0.00     6.04     1.00     0.00     0.66 &   214.52 r
  fifo0/route787/o (d04bfn00yduk0)                                                    6.48     1.00              9.25 &   223.77 r
  fifo0/n7281 (net)                                           5    19.70 
  fifo0/clk_gate_data_mem_reg_14__0_latch/en (d04cgc01nd0h0)                -0.43    26.17     1.00    -0.05    19.42 &   243.20 r
  data arrival time                                                                                                       243.20

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.89     131.89
  clock reconvergence pessimism                                                                                  0.00     131.89
  clock uncertainty                                                                                             50.00     181.89
  fifo0/clk_gate_data_mem_reg_14__0_latch/clk (d04cgc01nd0h0)                                                             181.89 r
  clock gating hold time                                                                       1.00            -11.01     170.88
  data required time                                                                                                      170.88
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.88
  data arrival time                                                                                                      -243.20
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              72.32


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_17__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                              8.70     1.00             22.86 &   175.55 f
  fifo1/addr_wr[2] (net)                                      6     4.86 
  fifo1/U7/a (d04inn00nn0a5)                                                 0.00     9.27     1.00     0.00     1.46 &   177.01 f
  fifo1/U7/o1 (d04inn00nn0a5)                                                        13.05     1.00             12.72 &   189.72 r
  fifo1/n1884 (net)                                           4     2.08 
  fifo1/U28/a (d04nan02yn0b5)                                                0.00    13.06     1.00     0.00     0.20 &   189.93 r
  fifo1/U28/o1 (d04nan02yn0b5)                                                       22.59     1.00             16.91 &   206.84 f
  fifo1/n3900 (net)                                           4     7.08 
  fifo1/route38/a (d04orn02yn0b0)                                           -0.99    22.73     1.00    -0.11     2.55 &   209.39 f
  fifo1/route38/o (d04orn02yn0b0)                                                     6.27     1.00             16.78 &   226.17 f
  fifo1/N116 (net)                                            1     1.95 
  fifo1/route33/a (d04inn00ynue3)                                            0.00     6.32     1.00     0.00     0.36 &   226.53 f
  fifo1/route33/o1 (d04inn00ynue3)                                                   18.86     1.00              8.07 &   234.60 r
  fifo1/n6234 (net)                                           5    20.60 
  fifo1/clk_gate_data_mem_reg_17__3_latch/en (d04cgc01nd0h0)                -0.23    24.91     1.00    -0.13     9.88 &   244.48 r
  data arrival time                                                                                                       244.48

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             132.99     132.99
  clock reconvergence pessimism                                                                                  0.00     132.99
  clock uncertainty                                                                                             50.00     182.99
  fifo1/clk_gate_data_mem_reg_17__3_latch/clk (d04cgc01nd0h0)                                                             182.99 r
  clock gating hold time                                                                       1.00            -10.83     172.16
  data required time                                                                                                      172.16
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.16
  data arrival time                                                                                                      -244.48
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              72.32


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_31__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                         21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                           11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                    6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                               0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                      13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                            2     2.67 
  fifo1/post_place48/a (d04orn02yn0f0)                                    -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place48/o (d04orn02yn0f0)                                             11.69     1.00             12.16 &   204.83 r
  fifo1/n2800 (net)                                         4    10.79 
  fifo1/U421/a (d04non02yn0b5)                                             0.00    13.25     1.00     0.00     2.40 &   207.23 r
  fifo1/U421/o1 (d04non02yn0b5)                                                     5.15     1.00              5.04 &   212.27 f
  fifo1/n2092 (net)                                         1     0.55 
  fifo1/U102/a (d04inn00wn0a5)                                             0.00     5.16     1.00     0.00     0.05 &   212.31 f
  fifo1/U102/o1 (d04inn00wn0a5)                                                     7.20     1.00              8.10 &   220.42 r
  fifo1/n2037 (net)                                         1     0.78 
  fifo1/U11/a (d04nab02yn0d0)                                              0.00     7.20     1.00     0.00     0.14 &   220.56 r
  fifo1/U11/out (d04nab02yn0d0)                                                     5.51     1.00             10.28 &   230.84 r
  fifo1/n4 (net)                                            1     2.80 
  fifo1/place357/a (d04inn00ynuf5)                                         0.00     5.72     1.00     0.00     0.76 &   231.60 r
  fifo1/place357/o1 (d04inn00ynuf5)                                                 9.34     1.00              4.40 &   235.99 f
  fifo1/n2052 (net)                                         5    17.85 
  fifo1/clk_gate_data_mem_reg_31__latch/en (d04cgc01nd0h0)                 0.00    21.52     1.00     0.00     8.92 &   244.91 f
  data arrival time                                                                                                     244.91

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           133.86     133.86
  clock reconvergence pessimism                                                                                0.00     133.86
  clock uncertainty                                                                                           50.00     183.86
  fifo1/clk_gate_data_mem_reg_31__latch/clk (d04cgc01nd0h0)                                                             183.86 r
  clock gating hold time                                                                     1.00            -11.64     172.22
  data required time                                                                                                    172.22
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    172.22
  data arrival time                                                                                                    -244.91
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            72.69


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_14__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                              -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                      18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                           1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                               0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                      15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                           8    13.36 
  fifo1/U583/b (d04nob02yn0f0)                                               0.00    17.74     1.00     0.00     4.42 &   205.92 f
  fifo1/U583/out (d04nob02yn0f0)                                                     25.69     1.00             13.94 &   219.86 r
  fifo1/N119 (net)                                            5    14.34 
  fifo1/clk_gate_data_mem_reg_14__2_latch/en (d04cgc01nd0j0)                -1.82    28.66     1.00    -0.20     5.72 &   225.57 r
  data arrival time                                                                                                       225.57

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             112.37     112.37
  clock reconvergence pessimism                                                                                  0.00     112.37
  clock uncertainty                                                                                             50.00     162.37
  fifo1/clk_gate_data_mem_reg_14__2_latch/clk (d04cgc01nd0j0)                                                             162.37 r
  clock gating hold time                                                                       1.00             -9.55     152.81
  data required time                                                                                                      152.81
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      152.81
  data arrival time                                                                                                      -225.57
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              72.76


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U1909/b (d04nob02yd0i0)                                              0.00    21.09     1.00     0.00     8.05 &   204.21 r
  fifo2/U1909/out (d04nob02yd0i0)                                                    11.93     1.00              8.15 &   212.36 f
  fifo2/N182 (net)                                            9    29.73 
  fifo2/clk_gate_data_mem_reg_24__6_latch/en (d04cgc01nd0h0)                 0.00    45.86     1.00     0.00    24.71 &   237.07 f
  data arrival time                                                                                                       237.07

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.07     128.07
  clock reconvergence pessimism                                                                                  0.00     128.07
  clock uncertainty                                                                                             50.00     178.07
  fifo2/clk_gate_data_mem_reg_24__6_latch/clk (d04cgc01nd0h0)                                                             178.07 r
  clock gating hold time                                                                       1.00            -14.27     163.80
  data required time                                                                                                      163.80
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      163.80
  data arrival time                                                                                                      -237.07
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              73.27


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_18__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                      9     6.93 
  fifo0/place200/a (d04inn00yn0b5)                                          -0.37    20.41     1.00    -0.04     3.23 &   180.34 f
  fifo0/place200/o1 (d04inn00yn0b5)                                                  10.24     1.00             11.32 &   191.65 r
  fifo0/n1397 (net)                                           3     2.86 
  fifo0/U540/b (d04non02yn0d0)                                               0.00    10.26     1.00     0.00     0.33 &   191.99 r
  fifo0/U540/o1 (d04non02yn0d0)                                                       6.84     1.00              6.64 &   198.62 f
  fifo0/n3400 (net)                                           4     3.68 
  fifo0/U581/a (d04nob02yd0f5)                                              -0.10     6.94     1.00    -0.01     0.56 &   199.19 f
  fifo0/U581/out (d04nob02yd0f5)                                                     12.10     1.00             12.24 &   211.43 f
  fifo0/N115 (net)                                            5    18.12 
  fifo0/clk_gate_data_mem_reg_18__2_latch/en (d04cgc01nd0h0)                 0.00    48.00     1.00     0.00    26.65 &   238.07 f
  data arrival time                                                                                                       238.07

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.76     128.76
  clock reconvergence pessimism                                                                                  0.00     128.76
  clock uncertainty                                                                                             50.00     178.76
  fifo0/clk_gate_data_mem_reg_18__2_latch/clk (d04cgc01nd0h0)                                                             178.76 r
  clock gating hold time                                                                       1.00            -15.25     163.51
  data required time                                                                                                      163.51
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      163.51
  data arrival time                                                                                                      -238.07
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              74.57


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_1__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                          23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                            10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                     5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                        9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                          4     2.76 
  fifo0/U24/a (d04nan02yn0b6)                                               0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U24/o1 (d04nan02yn0b6)                                                      30.78     1.00             19.81 &   204.49 f
  fifo0/n4000 (net)                                          4    10.03 
  fifo0/U599/b (d04non02yn0f0)                                              0.00    31.43     1.00     0.00     2.43 &   206.92 f
  fifo0/U599/o1 (d04non02yn0f0)                                                     12.42     1.00             10.93 &   217.85 r
  fifo0/N132 (net)                                           2     4.92 
  fifo0/route26/a (d04bfn00yd0k0)                                           0.00    12.76     1.00     0.00     0.61 &   218.46 r
  fifo0/route26/o (d04bfn00yd0k0)                                                    5.30     1.00             10.12 &   228.58 r
  fifo0/n6515 (net)                                          4    15.54 
  fifo0/clk_gate_data_mem_reg_1__1_latch/en (d04cgc01nd0i0)                -0.42    29.04     1.00    -0.05    17.61 &   246.18 r
  data arrival time                                                                                                      246.18

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.09     133.09
  clock reconvergence pessimism                                                                                 0.00     133.09
  clock uncertainty                                                                                            50.00     183.09
  fifo0/clk_gate_data_mem_reg_1__1_latch/clk (d04cgc01nd0i0)                                                             183.09 r
  clock gating hold time                                                                      1.00            -11.62     171.46
  data required time                                                                                                     171.46
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.46
  data arrival time                                                                                                     -246.18
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             74.72


  Startpoint: fifo1/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_22__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.63     152.63
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                         21.07                       0.00     152.63 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                                           14.55     1.00             23.47 &   176.10 f
  fifo1/addr_wr[0] (net)                                    9     5.16 
  fifo1/U288/a (d04orn02yn0b0)                                            -0.28    14.99     1.00    -0.03     1.59 &   177.69 f
  fifo1/U288/o (d04orn02yn0b0)                                                      6.01     1.00             15.16 &   192.85 f
  fifo1/n12 (net)                                           2     2.13 
  fifo1/U290/a (d04non02yn0b7)                                            -0.09     6.09     1.00    -0.01     0.46 &   193.31 f
  fifo1/U290/o1 (d04non02yn0b7)                                                    18.51     1.00             12.70 &   206.01 r
  fifo1/n3600 (net)                                         4     3.68 
  fifo1/U198/a (d04inn00ln0b3)                                             0.00    18.53     1.00     0.00     0.43 &   206.44 r
  fifo1/U198/o1 (d04inn00ln0b3)                                                     7.08     1.00              7.34 &   213.78 f
  fifo1/n1976 (net)                                         1     1.46 
  fifo1/U135/a (d04non02yn0d5)                                             0.00     7.10     1.00     0.00     0.26 &   214.04 f
  fifo1/U135/o1 (d04non02yn0d5)                                                     7.11     1.00              6.52 &   220.56 r
  fifo1/N111 (net)                                          1     2.16 
  fifo1/route1108/a (d04bfn00yduk0)                                        0.00     7.14     1.00     0.00     0.28 &   220.84 r
  fifo1/route1108/o (d04bfn00yduk0)                                                 5.40     1.00              8.85 &   229.70 r
  fifo1/n7320 (net)                                         3    13.30 
  fifo1/route1109/a (d04bfn00ynud5)                                        0.00    16.82     1.00     0.00     9.43 &   239.12 r
  fifo1/route1109/o (d04bfn00ynud5)                                                10.40     1.00             10.58 &   249.70 r
  fifo1/n7321 (net)                                         3     9.31 
  fifo1/clk_gate_data_mem_reg_22__latch/en (d04cgc01nd0h0)                 0.00    11.71     1.00     0.00     1.16 &   250.86 r
  data arrival time                                                                                                     250.86

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           135.21     135.21
  clock reconvergence pessimism                                                                                0.00     135.21
  clock uncertainty                                                                                           50.00     185.21
  fifo1/clk_gate_data_mem_reg_22__latch/clk (d04cgc01nd0h0)                                                             185.21 r
  clock gating hold time                                                                     1.00             -9.58     175.63
  data required time                                                                                                    175.63
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    175.63
  data arrival time                                                                                                    -250.86
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            75.24


  Startpoint: fifo1/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_14__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.63     152.63
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.07                       0.00     152.63 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             30.24     1.00             30.45 &   183.09 r
  fifo1/addr_wr[0] (net)                                      9     5.22 
  fifo1/U288/a (d04orn02yn0b0)                                              -0.65    30.94     1.00    -0.07     1.55 &   184.63 r
  fifo1/U288/o (d04orn02yn0b0)                                                       10.50     1.00             12.59 &   197.22 r
  fifo1/n12 (net)                                             2     2.00 
  fifo1/U290/a (d04non02yn0b7)                                              -0.19    10.54     1.00    -0.02     0.42 &   197.64 r
  fifo1/U290/o1 (d04non02yn0b7)                                                       9.93     1.00              9.11 &   206.75 f
  fifo1/n3600 (net)                                           4     3.42 
  fifo1/U583/a (d04nob02yn0f0)                                               0.00     9.97     1.00     0.00     0.40 &   207.15 f
  fifo1/U583/out (d04nob02yn0f0)                                                     17.39     1.00             14.89 &   222.04 f
  fifo1/N119 (net)                                            5    14.10 
  fifo1/clk_gate_data_mem_reg_14__0_latch/en (d04cgc01nd0c0)                -1.27    21.74     1.00    -0.15     5.62 &   227.66 f
  data arrival time                                                                                                       227.66

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             111.37     111.37
  clock reconvergence pessimism                                                                                  0.00     111.37
  clock uncertainty                                                                                             50.00     161.37
  fifo1/clk_gate_data_mem_reg_14__0_latch/clk (d04cgc01nd0c0)                                                             161.37 r
  clock gating hold time                                                                       1.00             -9.87     151.50
  data required time                                                                                                      151.50
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      151.50
  data arrival time                                                                                                      -227.66
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              76.16


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_17__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                              8.70     1.00             22.86 &   175.55 f
  fifo1/addr_wr[2] (net)                                      6     4.86 
  fifo1/U7/a (d04inn00nn0a5)                                                 0.00     9.27     1.00     0.00     1.46 &   177.01 f
  fifo1/U7/o1 (d04inn00nn0a5)                                                        13.05     1.00             12.72 &   189.72 r
  fifo1/n1884 (net)                                           4     2.08 
  fifo1/U28/a (d04nan02yn0b5)                                                0.00    13.06     1.00     0.00     0.20 &   189.93 r
  fifo1/U28/o1 (d04nan02yn0b5)                                                       22.59     1.00             16.91 &   206.84 f
  fifo1/n3900 (net)                                           4     7.08 
  fifo1/route38/a (d04orn02yn0b0)                                           -0.99    22.73     1.00    -0.11     2.55 &   209.39 f
  fifo1/route38/o (d04orn02yn0b0)                                                     6.27     1.00             16.78 &   226.17 f
  fifo1/N116 (net)                                            1     1.95 
  fifo1/route33/a (d04inn00ynue3)                                            0.00     6.32     1.00     0.00     0.36 &   226.53 f
  fifo1/route33/o1 (d04inn00ynue3)                                                   18.86     1.00              8.07 &   234.60 r
  fifo1/n6234 (net)                                           5    20.60 
  fifo1/clk_gate_data_mem_reg_17__1_latch/en (d04cgc01nd0h0)                -0.28    29.37     1.00    -0.15    15.89 &   250.49 r
  data arrival time                                                                                                       250.49

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.32     135.32
  clock reconvergence pessimism                                                                                  0.00     135.32
  clock uncertainty                                                                                             50.00     185.32
  fifo1/clk_gate_data_mem_reg_17__1_latch/clk (d04cgc01nd0h0)                                                             185.32 r
  clock gating hold time                                                                       1.00            -11.31     174.01
  data required time                                                                                                      174.01
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.01
  data arrival time                                                                                                      -250.49
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              76.48


  Startpoint: fifo1/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_22__1_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.63     152.63
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.07                       0.00     152.63 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             14.55     1.00             23.47 &   176.10 f
  fifo1/addr_wr[0] (net)                                      9     5.16 
  fifo1/U288/a (d04orn02yn0b0)                                              -0.28    14.99     1.00    -0.03     1.59 &   177.69 f
  fifo1/U288/o (d04orn02yn0b0)                                                        6.01     1.00             15.16 &   192.85 f
  fifo1/n12 (net)                                             2     2.13 
  fifo1/U290/a (d04non02yn0b7)                                              -0.09     6.09     1.00    -0.01     0.46 &   193.31 f
  fifo1/U290/o1 (d04non02yn0b7)                                                      18.51     1.00             12.70 &   206.01 r
  fifo1/n3600 (net)                                           4     3.68 
  fifo1/U198/a (d04inn00ln0b3)                                               0.00    18.53     1.00     0.00     0.43 &   206.44 r
  fifo1/U198/o1 (d04inn00ln0b3)                                                       7.08     1.00              7.34 &   213.78 f
  fifo1/n1976 (net)                                           1     1.46 
  fifo1/U135/a (d04non02yn0d5)                                               0.00     7.10     1.00     0.00     0.26 &   214.04 f
  fifo1/U135/o1 (d04non02yn0d5)                                                       7.11     1.00              6.52 &   220.56 r
  fifo1/N111 (net)                                            1     2.16 
  fifo1/route1108/a (d04bfn00yduk0)                                          0.00     7.14     1.00     0.00     0.28 &   220.84 r
  fifo1/route1108/o (d04bfn00yduk0)                                                   5.40     1.00              8.85 &   229.70 r
  fifo1/n7320 (net)                                           3    13.30 
  fifo1/route1109/a (d04bfn00ynud5)                                          0.00    16.82     1.00     0.00     9.43 &   239.12 r
  fifo1/route1109/o (d04bfn00ynud5)                                                  10.40     1.00             10.58 &   249.70 r
  fifo1/n7321 (net)                                           3     9.31 
  fifo1/clk_gate_data_mem_reg_22__1_latch/en (d04cgc01nd0h0)                 0.00    18.02     1.00     0.00    10.90 &   260.61 r
  data arrival time                                                                                                       260.61

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             144.84     144.84
  clock reconvergence pessimism                                                                                  0.00     144.84
  clock uncertainty                                                                                             50.00     194.84
  fifo1/clk_gate_data_mem_reg_22__1_latch/clk (d04cgc01nd0h0)                                                             194.84 r
  clock gating hold time                                                                       1.00            -10.99     183.85
  data required time                                                                                                      183.85
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      183.85
  data arrival time                                                                                                      -260.61
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              76.75


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_17__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                              8.70     1.00             22.86 &   175.55 f
  fifo1/addr_wr[2] (net)                                      6     4.86 
  fifo1/U7/a (d04inn00nn0a5)                                                 0.00     9.27     1.00     0.00     1.46 &   177.01 f
  fifo1/U7/o1 (d04inn00nn0a5)                                                        13.05     1.00             12.72 &   189.72 r
  fifo1/n1884 (net)                                           4     2.08 
  fifo1/U28/a (d04nan02yn0b5)                                                0.00    13.06     1.00     0.00     0.20 &   189.93 r
  fifo1/U28/o1 (d04nan02yn0b5)                                                       22.59     1.00             16.91 &   206.84 f
  fifo1/n3900 (net)                                           4     7.08 
  fifo1/route38/a (d04orn02yn0b0)                                           -0.99    22.73     1.00    -0.11     2.55 &   209.39 f
  fifo1/route38/o (d04orn02yn0b0)                                                     6.27     1.00             16.78 &   226.17 f
  fifo1/N116 (net)                                            1     1.95 
  fifo1/route33/a (d04inn00ynue3)                                            0.00     6.32     1.00     0.00     0.36 &   226.53 f
  fifo1/route33/o1 (d04inn00ynue3)                                                   18.86     1.00              8.07 &   234.60 r
  fifo1/n6234 (net)                                           5    20.60 
  fifo1/clk_gate_data_mem_reg_17__0_latch/en (d04cgc01nd0h0)                -0.27    28.94     1.00    -0.15    12.55 &   247.16 r
  data arrival time                                                                                                       247.16

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.89     131.89
  clock reconvergence pessimism                                                                                  0.00     131.89
  clock uncertainty                                                                                             50.00     181.89
  fifo1/clk_gate_data_mem_reg_17__0_latch/clk (d04cgc01nd0h0)                                                             181.89 r
  clock gating hold time                                                                       1.00            -11.66     170.23
  data required time                                                                                                      170.23
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      170.23
  data arrival time                                                                                                      -247.16
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              76.93


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_23__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                 0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                         9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                           4     2.76 
  fifo0/U9/a (d04nab02yd0d3)                                                 0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U9/out (d04nab02yd0d3)                                                       16.77     1.00             13.00 &   197.68 r
  fifo0/n1904 (net)                                           4     8.38 
  fifo0/route15/b (d04orn02yn0c0)                                            0.00    22.62     1.00     0.00     5.60 &   203.28 r
  fifo0/route15/o (d04orn02yn0c0)                                                     9.97     1.00             17.46 &   220.74 r
  fifo0/N110 (net)                                            1     3.42 
  fifo0/route17/a (d04inn00ydui0)                                            0.00    10.05     1.00     0.00     0.60 &   221.34 r
  fifo0/route17/o1 (d04inn00ydui0)                                                    7.53     1.00              4.16 &   225.51 f
  fifo0/n6508 (net)                                           5    20.55 
  fifo0/clk_gate_data_mem_reg_23__0_latch/en (d04cgc01nd0h0)                -0.57    32.82     1.00    -0.06    20.66 &   246.16 f
  data arrival time                                                                                                       246.16

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.80     131.80
  clock reconvergence pessimism                                                                                  0.00     131.80
  clock uncertainty                                                                                             50.00     181.80
  fifo0/clk_gate_data_mem_reg_23__0_latch/clk (d04cgc01nd0h0)                                                             181.80 r
  clock gating hold time                                                                       1.00            -12.89     168.90
  data required time                                                                                                      168.90
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      168.90
  data arrival time                                                                                                      -246.16
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              77.26


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_23__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                           23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                             10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                      5     3.58 
  fifo0/U7/a (d04inn00nn0b5)                                                 0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U7/o1 (d04inn00nn0b5)                                                         9.24     1.00             10.12 &   184.36 r
  fifo0/n1907 (net)                                           4     2.76 
  fifo0/U9/a (d04nab02yd0d3)                                                 0.00     9.27     1.00     0.00     0.33 &   184.68 r
  fifo0/U9/out (d04nab02yd0d3)                                                       16.77     1.00             13.00 &   197.68 r
  fifo0/n1904 (net)                                           4     8.38 
  fifo0/route15/b (d04orn02yn0c0)                                            0.00    22.62     1.00     0.00     5.60 &   203.28 r
  fifo0/route15/o (d04orn02yn0c0)                                                     9.97     1.00             17.46 &   220.74 r
  fifo0/N110 (net)                                            1     3.42 
  fifo0/route17/a (d04inn00ydui0)                                            0.00    10.05     1.00     0.00     0.60 &   221.34 r
  fifo0/route17/o1 (d04inn00ydui0)                                                    7.53     1.00              4.16 &   225.51 f
  fifo0/n6508 (net)                                           5    20.55 
  fifo0/clk_gate_data_mem_reg_23__2_latch/en (d04cgc01nd0h0)                -0.55    32.41     1.00    -0.06    17.60 &   243.11 f
  data arrival time                                                                                                       243.11

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.75     128.75
  clock reconvergence pessimism                                                                                  0.00     128.75
  clock uncertainty                                                                                             50.00     178.75
  fifo0/clk_gate_data_mem_reg_23__2_latch/clk (d04cgc01nd0h0)                                                             178.75 r
  clock gating hold time                                                                       1.00            -13.05     165.70
  data required time                                                                                                      165.70
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.70
  data arrival time                                                                                                      -243.11
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              77.41


  Startpoint: fifo2/cnt_data_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        143.03     143.03
  fifo2/cnt_data_reg_0_/clk (d04fyj43yd0g0)                                     21.89                       0.00     143.03 r
  fifo2/cnt_data_reg_0_/o (d04fyj43yd0g0)                                        9.67     1.00             24.77 &   167.80 r
  fifo2/cnt_data[0] (net)                                5     5.75 
  fifo2/U4/a (d04non02yn0e0)                                            0.00     9.96     1.00     0.00     1.19 &   168.99 r
  fifo2/U4/o1 (d04non02yn0e0)                                                    2.75     1.00              2.34 &   171.34 f
  fifo2/n3 (net)                                         1     0.52 
  fifo2/U1059/c (d04nak24wn0c0)                                        -0.03     2.75     1.00    -0.01     0.04 &   171.37 f
  fifo2/U1059/o1 (d04nak24wn0c0)                                                 9.70     1.00             23.12 &   194.49 r
  fifo2/n3787 (net)                                      1     2.51 
  fifo2/U708/b (d04ann02yd0k0)                                          0.00     9.73     1.00     0.00     0.33 &   194.82 r
  fifo2/U708/o (d04ann02yd0k0)                                                  10.36     1.00             12.22 &   207.04 r
  fifo2/n4344 (net)                                     16    33.62 
  fifo2/clk_gate_data_rd_reg_6_latch/en (d04cgc01nd0h0)                 0.00    63.61     1.00     0.00    41.62 &   248.66 r
  data arrival time                                                                                                  248.66

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        134.86     134.86
  clock reconvergence pessimism                                                                             0.00     134.86
  clock uncertainty                                                                                        50.00     184.86
  fifo2/clk_gate_data_rd_reg_6_latch/clk (d04cgc01nd0h0)                                                             184.86 r
  clock gating hold time                                                                  1.00            -13.62     171.24
  data required time                                                                                                 171.24
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 171.24
  data arrival time                                                                                                 -248.66
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         77.41


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_17__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                         21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                            8.70     1.00             22.86 &   175.55 f
  fifo1/addr_wr[2] (net)                                    6     4.86 
  fifo1/U7/a (d04inn00nn0a5)                                               0.00     9.27     1.00     0.00     1.46 &   177.01 f
  fifo1/U7/o1 (d04inn00nn0a5)                                                      13.05     1.00             12.72 &   189.72 r
  fifo1/n1884 (net)                                         4     2.08 
  fifo1/U28/a (d04nan02yn0b5)                                              0.00    13.06     1.00     0.00     0.20 &   189.93 r
  fifo1/U28/o1 (d04nan02yn0b5)                                                     22.59     1.00             16.91 &   206.84 f
  fifo1/n3900 (net)                                         4     7.08 
  fifo1/route38/a (d04orn02yn0b0)                                         -0.99    22.73     1.00    -0.11     2.55 &   209.39 f
  fifo1/route38/o (d04orn02yn0b0)                                                   6.27     1.00             16.78 &   226.17 f
  fifo1/N116 (net)                                          1     1.95 
  fifo1/route33/a (d04inn00ynue3)                                          0.00     6.32     1.00     0.00     0.36 &   226.53 f
  fifo1/route33/o1 (d04inn00ynue3)                                                 18.86     1.00              8.07 &   234.60 r
  fifo1/n6234 (net)                                         5    20.60 
  fifo1/clk_gate_data_mem_reg_17__latch/en (d04cgc01nd0h0)                -0.26    27.50     1.00    -0.14    11.84 &   246.45 r
  data arrival time                                                                                                     246.45

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           129.74     129.74
  clock reconvergence pessimism                                                                                0.00     129.74
  clock uncertainty                                                                                           50.00     179.74
  fifo1/clk_gate_data_mem_reg_17__latch/clk (d04cgc01nd0h0)                                                             179.74 r
  clock gating hold time                                                                     1.00            -11.03     168.70
  data required time                                                                                                    168.70
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    168.70
  data arrival time                                                                                                    -246.45
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            77.74


  Startpoint: fifo2/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__4_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.31     143.31
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                           21.96                       0.00     143.31 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                                             23.65     1.00             29.25 &   172.56 f
  fifo2/addr_wr[1] (net)                                      9     8.94 
  fifo2/U1906/b (d04non02yn0b5)                                             -0.32    24.24     1.00    -0.18     0.92 &   173.47 f
  fifo2/U1906/o1 (d04non02yn0b5)                                                     24.93     1.00             19.50 &   192.97 r
  fifo2/n754 (net)                                            4     5.10 
  fifo2/U1907/a (d04nob02yd0f5)                                              0.00    25.00     1.00     0.00     0.88 &   193.85 r
  fifo2/U1907/out (d04nob02yd0f5)                                                     5.74     1.00              9.73 &   203.58 r
  fifo2/N174 (net)                                            1     2.06 
  fifo2/route19/a (d04bfn00yduk0)                                            0.00     5.77     1.00     0.00     0.31 &   203.89 r
  fifo2/route19/o (d04bfn00yduk0)                                                     5.65     1.00              8.64 &   212.53 r
  fifo2/n12579 (net)                                          9    20.45 
  fifo2/clk_gate_data_mem_reg_28__4_latch/en (d04cgc01nd0c0)                -0.31    19.36     1.00    -0.03    11.64 &   224.17 r
  data arrival time                                                                                                       224.17

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             106.51     106.51
  clock reconvergence pessimism                                                                                  0.00     106.51
  clock uncertainty                                                                                             50.00     156.51
  fifo2/clk_gate_data_mem_reg_28__4_latch/clk (d04cgc01nd0c0)                                                             156.51 r
  clock gating hold time                                                                       1.00            -10.56     145.95
  data required time                                                                                                      145.95
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      145.95
  data arrival time                                                                                                      -224.17
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              78.22


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_9__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                          21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                            12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                     6     4.03 
  fifo1/U575/b (d04non02yn0b3)                                             -0.22    13.07     1.00    -0.03     2.12 &   176.34 f
  fifo1/U575/o1 (d04non02yn0b3)                                                     18.03     1.00             16.02 &   192.37 r
  fifo1/n3000 (net)                                          1     3.04 
  fifo1/U576/b (d04nan02yd0f0)                                              0.00    18.06     1.00     0.00     0.50 &   192.87 r
  fifo1/U576/o1 (d04nan02yd0f0)                                                     15.40     1.00              8.63 &   201.50 f
  fifo1/n3800 (net)                                          8    13.36 
  fifo1/U370/b (d04non02yd0f0)                                              0.00    16.77     1.00     0.00     2.85 &   204.35 f
  fifo1/U370/o1 (d04non02yd0f0)                                                     25.37     1.00             13.92 &   218.28 r
  fifo1/N124 (net)                                           5    14.68 
  fifo1/clk_gate_data_mem_reg_9__0_latch/en (d04cgc01nd0c0)                -0.47    29.58     1.00    -0.05     6.68 &   224.96 r
  data arrival time                                                                                                      224.96

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            108.25     108.25
  clock reconvergence pessimism                                                                                 0.00     108.25
  clock uncertainty                                                                                            50.00     158.25
  fifo1/clk_gate_data_mem_reg_9__0_latch/clk (d04cgc01nd0c0)                                                             158.25 r
  clock gating hold time                                                                      1.00            -12.00     146.25
  data required time                                                                                                     146.25
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     146.25
  data arrival time                                                                                                     -224.96
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             78.71


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_0__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U197/b (d04non02yn0e0)                                              0.00    16.21     1.00     0.00     5.89 &   209.36 r
  fifo0/U197/o1 (d04non02yn0e0)                                                     13.38     1.00              9.33 &   218.69 f
  fifo0/N133 (net)                                           5    10.20 
  fifo0/clk_gate_data_mem_reg_0__0_latch/en (d04cgc01nd0c0)                -0.94    16.31     1.00    -0.11     4.77 &   223.45 f
  data arrival time                                                                                                      223.45

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            104.57     104.57
  clock reconvergence pessimism                                                                                 0.00     104.57
  clock uncertainty                                                                                            50.00     154.57
  fifo0/clk_gate_data_mem_reg_0__0_latch/clk (d04cgc01nd0c0)                                                             154.57 r
  clock gating hold time                                                                      1.00             -9.82     144.75
  data required time                                                                                                     144.75
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     144.75
  data arrival time                                                                                                     -223.45
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             78.71


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place786/a (d04bfn00yduk0)                                           0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place786/o (d04bfn00yduk0)                                                    9.66     1.00             10.32 &   207.12 r
  fifo2/n4596 (net)                                           6    25.18 
  fifo2/place604/b (d04non02yd0i0)                                           0.00    18.91     1.00     0.00    10.11 &   217.22 r
  fifo2/place604/o1 (d04non02yd0i0)                                                   7.91     1.00              4.79 &   222.02 f
  fifo2/n4328 (net)                                           9    19.37 
  fifo2/clk_gate_data_mem_reg_18__2_latch/en (d04cgc01nd0h0)                 0.00    37.64     1.00     0.00    19.73 &   241.75 f
  data arrival time                                                                                                       241.75

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             126.06     126.06
  clock reconvergence pessimism                                                                                  0.00     126.06
  clock uncertainty                                                                                             50.00     176.06
  fifo2/clk_gate_data_mem_reg_18__2_latch/clk (d04cgc01nd0h0)                                                             176.06 r
  clock gating hold time                                                                       1.00            -13.05     163.01
  data required time                                                                                                      163.01
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      163.01
  data arrival time                                                                                                      -241.75
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              78.74


  Startpoint: fifo2/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             143.07     143.07
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                                           21.90                       0.00     143.07 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                                             12.02     1.00             25.43 &   168.50 r
  fifo2/addr_wr[3] (net)                                      6     6.88 
  fifo2/U1910/a (d04nab02wn0b0)                                              0.00    12.47     1.00     0.00     1.32 &   169.82 r
  fifo2/U1910/out (d04nab02wn0b0)                                                    14.14     1.00             17.25 &   187.08 r
  fifo2/n748 (net)                                            1     1.68 
  fifo2/place1417/a (d04inn00ynud0)                                          0.00    14.14     1.00     0.00     0.17 &   187.25 r
  fifo2/place1417/o1 (d04inn00ynud0)                                                  4.07     1.00              2.93 &   190.17 f
  fifo2/n4738 (net)                                           1     1.38 
  fifo2/place1238/a (d04nan02yn0d0)                                          0.00     4.13     1.00     0.00     0.34 &   190.51 f
  fifo2/place1238/o1 (d04nan02yn0d0)                                                  5.93     1.00              5.66 &   196.17 r
  fifo2/n763 (net)                                            2     3.16 
  fifo2/place786/a (d04bfn00yduk0)                                           0.00     6.06     1.00     0.00     0.63 &   196.80 r
  fifo2/place786/o (d04bfn00yduk0)                                                    9.66     1.00             10.32 &   207.12 r
  fifo2/n4596 (net)                                           6    25.18 
  fifo2/place604/b (d04non02yd0i0)                                           0.00    18.91     1.00     0.00    10.11 &   217.22 r
  fifo2/place604/o1 (d04non02yd0i0)                                                   7.91     1.00              4.79 &   222.02 f
  fifo2/n4328 (net)                                           9    19.37 
  fifo2/clk_gate_data_mem_reg_18__3_latch/en (d04cgc01nd0c0)                 0.00    37.65     1.00     0.00    19.80 &   241.82 f
  data arrival time                                                                                                       241.82

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             124.50     124.50
  clock reconvergence pessimism                                                                                  0.00     124.50
  clock uncertainty                                                                                             50.00     174.50
  fifo2/clk_gate_data_mem_reg_18__3_latch/clk (d04cgc01nd0c0)                                                             174.50 r
  clock gating hold time                                                                       1.00            -11.75     162.75
  data required time                                                                                                      162.75
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      162.75
  data arrival time                                                                                                      -241.82
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              79.08


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__6_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U764/b (d04orn02yd0f7)                                               0.00    18.53     1.00     0.00     7.46 &   203.62 r
  fifo2/U764/o (d04orn02yd0f7)                                                        6.66     1.00             12.87 &   216.50 r
  fifo2/n3793 (net)                                           1     6.80 
  fifo2/place893/a (d04inn00yduq0)                                           0.00     6.86     1.00     0.00     0.83 &   217.33 r
  fifo2/place893/o1 (d04inn00yduq0)                                                   3.70     1.00              2.51 &   219.84 f
  fifo2/n4006 (net)                                           9    27.98 
  fifo2/clk_gate_data_mem_reg_30__6_latch/en (d04cgc01nd0h0)                -0.58    46.22     1.00    -0.06    26.48 &   246.32 f
  data arrival time                                                                                                       246.32

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             131.74     131.74
  clock reconvergence pessimism                                                                                  0.00     131.74
  clock uncertainty                                                                                             50.00     181.74
  fifo2/clk_gate_data_mem_reg_30__6_latch/clk (d04cgc01nd0h0)                                                             181.74 r
  clock gating hold time                                                                       1.00            -14.74     167.00
  data required time                                                                                                      167.00
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.00
  data arrival time                                                                                                      -246.32
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              79.32


  Startpoint: fifo2/cnt_data_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                              Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.00       0.00
  clock network delay (propagated)                                                                      143.03     143.03
  fifo2/cnt_data_reg_0_/clk (d04fyj43yd0g0)                                   21.89                       0.00     143.03 r
  fifo2/cnt_data_reg_0_/o (d04fyj43yd0g0)                                      9.67     1.00             24.77 &   167.80 r
  fifo2/cnt_data[0] (net)                              5     5.75 
  fifo2/U4/a (d04non02yn0e0)                                          0.00     9.96     1.00     0.00     1.19 &   168.99 r
  fifo2/U4/o1 (d04non02yn0e0)                                                  2.75     1.00              2.34 &   171.34 f
  fifo2/n3 (net)                                       1     0.52 
  fifo2/U1059/c (d04nak24wn0c0)                                      -0.03     2.75     1.00    -0.01     0.04 &   171.37 f
  fifo2/U1059/o1 (d04nak24wn0c0)                                               9.70     1.00             23.12 &   194.49 r
  fifo2/n3787 (net)                                    1     2.51 
  fifo2/U708/b (d04ann02yd0k0)                                        0.00     9.73     1.00     0.00     0.33 &   194.82 r
  fifo2/U708/o (d04ann02yd0k0)                                                10.36     1.00             12.22 &   207.04 r
  fifo2/n4344 (net)                                   16    33.62 
  fifo2/clk_gate_data_rd_reg_latch/en (d04cgc01nd0h0)                 0.00    63.71     1.00     0.00    44.78 &   251.82 r
  data arrival time                                                                                                251.82

  clock clk (rise edge)                                                                                   0.00       0.00
  clock network delay (propagated)                                                                      135.45     135.45
  clock reconvergence pessimism                                                                           0.00     135.45
  clock uncertainty                                                                                      50.00     185.45
  fifo2/clk_gate_data_rd_reg_latch/clk (d04cgc01nd0h0)                                                             185.45 r
  clock gating hold time                                                                1.00            -13.65     171.80
  data required time                                                                                               171.80
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               171.80
  data arrival time                                                                                               -251.82
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       80.02


  Startpoint: fifo1/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_10__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.69     152.69
  fifo1/addr_wr_reg_2_/clk (d04fyj43yd0g0)                                           21.10                       0.00     152.69 r
  fifo1/addr_wr_reg_2_/o (d04fyj43yd0g0)                                             10.82     1.00             24.29 &   176.98 r
  fifo1/addr_wr[2] (net)                                      6     4.91 
  fifo1/U293/b (d04orn02wn0b0)                                               0.00    11.43     1.00     0.00     1.07 &   178.05 r
  fifo1/U293/o (d04orn02wn0b0)                                                       11.14     1.00             18.37 &   196.42 r
  fifo1/n2600 (net)                                           2     1.38 
  fifo1/U540/a (d04non02yn0b7)                                               0.00    11.14     1.00     0.00     0.13 &   196.55 r
  fifo1/U540/o1 (d04non02yn0b7)                                                       9.71     1.00              8.93 &   205.48 f
  fifo1/n3400 (net)                                           3     3.26 
  fifo1/U577/a (d04nob02yn0f0)                                               0.00     9.76     1.00     0.00     0.48 &   205.96 f
  fifo1/U577/out (d04nob02yn0f0)                                                     17.31     1.00             15.57 &   221.53 f
  fifo1/N123 (net)                                            5    14.20 
  fifo1/clk_gate_data_mem_reg_10__0_latch/en (d04cgc01nd0d0)                 0.00    27.37     1.00     0.00    10.23 &   231.77 f
  data arrival time                                                                                                       231.77

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             113.51     113.51
  clock reconvergence pessimism                                                                                  0.00     113.51
  clock uncertainty                                                                                             50.00     163.51
  fifo1/clk_gate_data_mem_reg_10__0_latch/clk (d04cgc01nd0d0)                                                             163.51 r
  clock gating hold time                                                                       1.00            -11.77     151.74
  data required time                                                                                                      151.74
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      151.74
  data arrival time                                                                                                      -231.77
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              80.02


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__7_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                          21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                             8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                     3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                                 0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                         7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                              2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                                 0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                          4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                           5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                      0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                            11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                           7    16.91 
  fifo2/U764/b (d04orn02yd0f7)                                               0.00    18.53     1.00     0.00     7.46 &   203.62 r
  fifo2/U764/o (d04orn02yd0f7)                                                        6.66     1.00             12.87 &   216.50 r
  fifo2/n3793 (net)                                           1     6.80 
  fifo2/place893/a (d04inn00yduq0)                                           0.00     6.86     1.00     0.00     0.83 &   217.33 r
  fifo2/place893/o1 (d04inn00yduq0)                                                   3.70     1.00              2.51 &   219.84 f
  fifo2/n4006 (net)                                           9    27.98 
  fifo2/clk_gate_data_mem_reg_30__7_latch/en (d04cgc01nd0h0)                -0.58    46.05     1.00    -0.06    25.12 &   244.96 f
  data arrival time                                                                                                       244.96

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             130.01     130.01
  clock reconvergence pessimism                                                                                  0.00     130.01
  clock uncertainty                                                                                             50.00     180.01
  fifo2/clk_gate_data_mem_reg_30__7_latch/clk (d04cgc01nd0h0)                                                             180.01 r
  clock gating hold time                                                                       1.00            -15.20     164.81
  data required time                                                                                                      164.81
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      164.81
  data arrival time                                                                                                      -244.96
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              80.15


  Startpoint: fifo2/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           142.87     142.87
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                        21.87                       0.00     142.87 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                                           8.67     1.00             23.49 &   166.36 r
  fifo2/cnt_data[5] (net)                                   3     3.56 
  fifo2/U3/a (d04inn00ln0b5)                                               0.00     8.82     1.00     0.00     0.83 &   167.19 r
  fifo2/U3/o1 (d04inn00ln0b5)                                                       7.60     1.00              8.09 &   175.28 f
  fifo2/n5 (net)                                            2     3.43 
  fifo2/U9/b (d04ann02yd0k0)                                               0.00     7.73     1.00     0.00     0.72 &   176.01 f
  fifo2/U9/o (d04ann02yd0k0)                                                        4.85     1.00              9.67 &   185.68 f
  fifo2/n4345 (net)                                         5     8.63 
  fifo2/post_place600/b (d04nab02yd0i0)                                    0.00     8.83     1.00     0.00     3.54 &   189.22 f
  fifo2/post_place600/out (d04nab02yd0i0)                                          11.90     1.00              6.94 &   196.16 r
  fifo2/n5539 (net)                                         7    16.91 
  fifo2/U764/b (d04orn02yd0f7)                                             0.00    18.53     1.00     0.00     7.46 &   203.62 r
  fifo2/U764/o (d04orn02yd0f7)                                                      6.66     1.00             12.87 &   216.50 r
  fifo2/n3793 (net)                                         1     6.80 
  fifo2/place893/a (d04inn00yduq0)                                         0.00     6.86     1.00     0.00     0.83 &   217.33 r
  fifo2/place893/o1 (d04inn00yduq0)                                                 3.70     1.00              2.51 &   219.84 f
  fifo2/n4006 (net)                                         9    27.98 
  fifo2/clk_gate_data_mem_reg_30__latch/en (d04cgc01nd0i0)                -0.58    46.30     1.00    -0.07    27.08 &   246.92 f
  data arrival time                                                                                                     246.92

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           131.30     131.30
  clock reconvergence pessimism                                                                                0.00     131.30
  clock uncertainty                                                                                           50.00     181.30
  fifo2/clk_gate_data_mem_reg_30__latch/clk (d04cgc01nd0i0)                                                             181.30 r
  clock gating hold time                                                                     1.00            -14.71     166.59
  data required time                                                                                                    166.59
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    166.59
  data arrival time                                                                                                    -246.92
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            80.33


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_18__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U585/b (d04nab02wn0b0)                                              -0.20    13.04     1.00    -0.03     1.53 &   175.76 f
  fifo1/U585/out (d04nab02wn0b0)                                                     14.35     1.00             17.46 &   193.22 r
  fifo1/n3200 (net)                                           1     1.81 
  fifo1/U586/a (d04nab02yd0i0)                                              -0.24    14.37     1.00    -0.03     0.36 &   193.58 r
  fifo1/U586/out (d04nab02yd0i0)                                                     11.56     1.00             13.90 &   207.48 r
  fifo1/n4200 (net)                                           8    13.99 
  fifo1/U143/b (d04non02yn0c5)                                               0.00    16.88     1.00     0.00     7.70 &   215.18 r
  fifo1/U143/o1 (d04non02yn0c5)                                                       7.36     1.00              7.19 &   222.37 f
  fifo1/N115 (net)                                            1     2.10 
  fifo1/route39/a (d04bfn00yduk0)                                            0.00     7.40     1.00     0.00     0.40 &   222.77 f
  fifo1/route39/o (d04bfn00yduk0)                                                     4.47     1.00              8.87 &   231.64 f
  fifo1/n6235 (net)                                           5    17.06 
  fifo1/clk_gate_data_mem_reg_18__3_latch/en (d04cgc01nd0b0)                -0.38    30.29     1.00    -0.04    17.23 &   248.88 f
  data arrival time                                                                                                       248.88

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.91     129.91
  clock reconvergence pessimism                                                                                  0.00     129.91
  clock uncertainty                                                                                             50.00     179.91
  fifo1/clk_gate_data_mem_reg_18__3_latch/clk (d04cgc01nd0b0)                                                             179.91 r
  clock gating hold time                                                                       1.00            -12.26     167.65
  data required time                                                                                                      167.65
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.65
  data arrival time                                                                                                      -248.88
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              81.23


  Startpoint: fifo1/addr_wr_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_18__2_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.68     152.68
  fifo1/addr_wr_reg_4_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.68 r
  fifo1/addr_wr_reg_4_/o (d04fyj43yd0b0)                                             12.45     1.00             21.54 &   174.23 f
  fifo1/addr_wr[4] (net)                                      6     4.03 
  fifo1/U585/b (d04nab02wn0b0)                                              -0.20    13.04     1.00    -0.03     1.53 &   175.76 f
  fifo1/U585/out (d04nab02wn0b0)                                                     14.35     1.00             17.46 &   193.22 r
  fifo1/n3200 (net)                                           1     1.81 
  fifo1/U586/a (d04nab02yd0i0)                                              -0.24    14.37     1.00    -0.03     0.36 &   193.58 r
  fifo1/U586/out (d04nab02yd0i0)                                                     11.56     1.00             13.90 &   207.48 r
  fifo1/n4200 (net)                                           8    13.99 
  fifo1/U143/b (d04non02yn0c5)                                               0.00    16.88     1.00     0.00     7.70 &   215.18 r
  fifo1/U143/o1 (d04non02yn0c5)                                                       7.36     1.00              7.19 &   222.37 f
  fifo1/N115 (net)                                            1     2.10 
  fifo1/route39/a (d04bfn00yduk0)                                            0.00     7.40     1.00     0.00     0.40 &   222.77 f
  fifo1/route39/o (d04bfn00yduk0)                                                     4.47     1.00              8.87 &   231.64 f
  fifo1/n6235 (net)                                           5    17.06 
  fifo1/clk_gate_data_mem_reg_18__2_latch/en (d04cgc01nd0h0)                -0.40    31.29     1.00    -0.05    20.95 &   252.59 f
  data arrival time                                                                                                       252.59

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.10     134.10
  clock reconvergence pessimism                                                                                  0.00     134.10
  clock uncertainty                                                                                             50.00     184.10
  fifo1/clk_gate_data_mem_reg_18__2_latch/clk (d04cgc01nd0h0)                                                             184.10 r
  clock gating hold time                                                                       1.00            -12.85     171.25
  data required time                                                                                                      171.25
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.25
  data arrival time                                                                                                      -252.59
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              81.33


  Startpoint: fifo1/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_6__3_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.63     152.63
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                          21.07                       0.00     152.63 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                                            14.55     1.00             23.47 &   176.10 f
  fifo1/addr_wr[0] (net)                                     9     5.16 
  fifo1/U288/a (d04orn02yn0b0)                                             -0.28    14.99     1.00    -0.03     1.59 &   177.69 f
  fifo1/U288/o (d04orn02yn0b0)                                                       6.01     1.00             15.16 &   192.85 f
  fifo1/n12 (net)                                            2     2.13 
  fifo1/U290/a (d04non02yn0b7)                                             -0.09     6.09     1.00    -0.01     0.46 &   193.31 f
  fifo1/U290/o1 (d04non02yn0b7)                                                     18.51     1.00             12.70 &   206.01 r
  fifo1/n3600 (net)                                          4     3.68 
  fifo1/U592/a (d04nob02yn0f0)                                              0.00    18.53     1.00     0.00     0.43 &   206.44 r
  fifo1/U592/out (d04nob02yn0f0)                                                     6.15     1.00             10.07 &   216.51 r
  fifo1/N127 (net)                                           1     2.12 
  fifo1/route34/a (d04bfn00yd0k0)                                           0.00     6.17     1.00     0.00     0.23 &   216.74 r
  fifo1/route34/o (d04bfn00yd0k0)                                                    6.30     1.00              9.36 &   226.10 r
  fifo1/n6228 (net)                                          5    15.22 
  fifo1/clk_gate_data_mem_reg_6__3_latch/en (d04cgc01nd0b0)                 0.00    11.52     1.00     0.00     6.18 &   232.29 r
  data arrival time                                                                                                      232.29

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            110.50     110.50
  clock reconvergence pessimism                                                                                 0.00     110.50
  clock uncertainty                                                                                            50.00     160.50
  fifo1/clk_gate_data_mem_reg_6__3_latch/clk (d04cgc01nd0b0)                                                             160.50 r
  clock gating hold time                                                                      1.00             -9.68     150.82
  data required time                                                                                                     150.82
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     150.82
  data arrival time                                                                                                     -232.29
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             81.46


  Startpoint: fifo1/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_31__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.66     152.66
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                           21.08                       0.00     152.66 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                                             11.75     1.00             21.78 &   174.45 f
  fifo1/addr_wr[3] (net)                                      6     3.86 
  fifo1/U5/a (d04nan02wn0b6)                                                 0.00    12.06     1.00     0.00     1.34 &   175.78 f
  fifo1/U5/o1 (d04nan02wn0b6)                                                        13.97     1.00             16.34 &   192.12 r
  fifo1/n2 (net)                                              2     2.67 
  fifo1/post_place48/a (d04orn02yn0f0)                                      -1.07    14.03     1.00    -0.12     0.55 &   192.67 r
  fifo1/post_place48/o (d04orn02yn0f0)                                               11.69     1.00             12.16 &   204.83 r
  fifo1/n2800 (net)                                           4    10.79 
  fifo1/U421/a (d04non02yn0b5)                                               0.00    13.25     1.00     0.00     2.40 &   207.23 r
  fifo1/U421/o1 (d04non02yn0b5)                                                       5.15     1.00              5.04 &   212.27 f
  fifo1/n2092 (net)                                           1     0.55 
  fifo1/U102/a (d04inn00wn0a5)                                               0.00     5.16     1.00     0.00     0.05 &   212.31 f
  fifo1/U102/o1 (d04inn00wn0a5)                                                       7.20     1.00              8.10 &   220.42 r
  fifo1/n2037 (net)                                           1     0.78 
  fifo1/U11/a (d04nab02yn0d0)                                                0.00     7.20     1.00     0.00     0.14 &   220.56 r
  fifo1/U11/out (d04nab02yn0d0)                                                       5.51     1.00             10.28 &   230.84 r
  fifo1/n4 (net)                                              1     2.80 
  fifo1/place357/a (d04inn00ynuf5)                                           0.00     5.72     1.00     0.00     0.76 &   231.60 r
  fifo1/place357/o1 (d04inn00ynuf5)                                                   9.34     1.00              4.40 &   235.99 f
  fifo1/n2052 (net)                                           5    17.85 
  fifo1/clk_gate_data_mem_reg_31__0_latch/en (d04cgc01nd0h0)                 0.00    22.74     1.00     0.00    13.63 &   249.62 f
  data arrival time                                                                                                       249.62

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.29     129.29
  clock reconvergence pessimism                                                                                  0.00     129.29
  clock uncertainty                                                                                             50.00     179.29
  fifo1/clk_gate_data_mem_reg_31__0_latch/clk (d04cgc01nd0h0)                                                             179.29 r
  clock gating hold time                                                                       1.00            -11.53     167.76
  data required time                                                                                                      167.76
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.76
  data arrival time                                                                                                      -249.62
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              81.87


  Startpoint: fifo0/addr_wr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           151.96     151.96
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                                         23.12                       0.00     151.96 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                                           10.43     1.00             21.84 &   173.80 f
  fifo0/addr_wr[2] (net)                                    5     3.58 
  fifo0/U223/a (d04nab02yn0c0)                                             0.00    10.46     1.00     0.00     0.44 &   174.24 f
  fifo0/U223/out (d04nab02yn0c0)                                                   24.04     1.00             23.40 &   197.64 f
  fifo0/n1906 (net)                                         5     8.66 
  fifo0/route785/a (d04orn02yn0c0)                                        -0.22    24.21     1.00    -0.12     3.04 &   200.68 f
  fifo0/route785/o (d04orn02yn0c0)                                                  6.24     1.00             14.31 &   214.99 f
  fifo0/N106 (net)                                          1     3.72 
  fifo0/route786/a (d04inn00ynuh5)                                         0.00     6.27     1.00     0.00     0.31 &   215.30 f
  fifo0/route786/o1 (d04inn00ynuh5)                                                 6.19     1.00              3.79 &   219.09 r
  fifo0/n7279 (net)                                         5    18.92 
  fifo0/clk_gate_data_mem_reg_27__latch/en (d04cgc01nd0g0)                -0.41    29.22     1.00    -0.04    17.74 &   236.83 r
  data arrival time                                                                                                     236.83

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           105.09     105.09
  clock reconvergence pessimism                                                                                0.00     105.09
  clock uncertainty                                                                                           50.00     155.09
  fifo0/clk_gate_data_mem_reg_27__latch/clk (d04cgc01nd0g0)                                                             155.09 r
  clock gating hold time                                                                     1.00            -10.48     144.61
  data required time                                                                                                    144.61
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    144.61
  data arrival time                                                                                                    -236.83
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            92.23


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_4__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                                          23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                                            18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                                     9     6.93 
  fifo0/U290/b (d04non02yd0c5)                                             -0.37    20.43     1.00    -0.04     3.35 &   180.46 f
  fifo0/U290/o1 (d04non02yd0c5)                                                     12.31     1.00             13.12 &   193.58 r
  fifo0/n3600 (net)                                          4     3.07 
  fifo0/U596/a (d04nob02yn0d0)                                              0.00    12.33     1.00     0.00     0.29 &   193.87 r
  fifo0/U596/out (d04nob02yn0d0)                                                    17.25     1.00             15.60 &   209.48 r
  fifo0/N129 (net)                                           2     4.84 
  fifo0/route29/a (d04bfn00yduk0)                                           0.00    18.85     1.00     0.00     2.66 &   212.13 r
  fifo0/route29/o (d04bfn00yduk0)                                                    6.24     1.00             10.59 &   222.73 r
  fifo0/n6520 (net)                                          4    19.68 
  fifo0/clk_gate_data_mem_reg_4__0_latch/en (d04cgc01nd0b0)                -0.48    28.96     1.00    -0.05    20.81 &   243.54 r
  data arrival time                                                                                                      243.54

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            110.86     110.86
  clock reconvergence pessimism                                                                                 0.00     110.86
  clock uncertainty                                                                                            50.00     160.86
  fifo0/clk_gate_data_mem_reg_4__0_latch/clk (d04cgc01nd0b0)                                                             160.86 r
  clock gating hold time                                                                      1.00            -11.87     149.00
  data required time                                                                                                     149.00
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     149.00
  data arrival time                                                                                                     -243.54
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             94.54


  Startpoint: fifo0/addr_wr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_1__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            152.06     152.06
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                                          23.12                       0.00     152.06 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                                            29.28     1.00             30.01 &   182.07 r
  fifo0/addr_wr[3] (net)                                     6     5.12 
  fifo0/U481/a (d04non02ld0c0)                                              0.00    30.10     1.00     0.00     2.30 &   184.37 r
  fifo0/U481/o1 (d04non02ld0c0)                                                     10.59     1.00             10.49 &   194.86 f
  fifo0/n2123 (net)                                          1     2.76 
  fifo0/U511/b (d04nab02yd0i0)                                              0.00    10.68     1.00     0.00     0.68 &   195.54 f
  fifo0/U511/out (d04nab02yd0i0)                                                    11.43     1.00              7.93 &   203.47 r
  fifo0/n3900 (net)                                          8    14.69 
  fifo0/U599/a (d04non02yn0f0)                                              0.00    16.63     1.00     0.00     7.70 &   211.17 r
  fifo0/U599/o1 (d04non02yn0f0)                                                      8.54     1.00              6.75 &   217.92 f
  fifo0/N132 (net)                                           2     4.63 
  fifo0/route26/a (d04bfn00yd0k0)                                           0.00     8.90     1.00     0.00     0.54 &   218.46 f
  fifo0/route26/o (d04bfn00yd0k0)                                                    4.54     1.00              9.72 &   228.19 f
  fifo0/n6515 (net)                                          4    15.29 
  fifo0/clk_gate_data_mem_reg_1__0_latch/en (d04cgc01nd0b0)                -0.42    28.90     1.00    -0.05    16.62 &   244.80 f
  data arrival time                                                                                                      244.80

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            110.43     110.43
  clock reconvergence pessimism                                                                                 0.00     110.43
  clock uncertainty                                                                                            50.00     160.43
  fifo0/clk_gate_data_mem_reg_1__0_latch/clk (d04cgc01nd0b0)                                                             160.43 r
  clock gating hold time                                                                      1.00            -11.44     148.98
  data required time                                                                                                     148.98
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     148.98
  data arrival time                                                                                                     -244.80
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             95.82


  Startpoint: fifo0/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_22__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             151.18     151.18
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           22.86                       0.00     151.18 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             15.92     1.00             23.67 &   174.85 f
  fifo0/addr_wr[0] (net)                                      9     5.55 
  fifo0/U285/a (d04orn02yn0b0)                                               0.00    17.16     1.00     0.00     2.91 &   177.75 f
  fifo0/U285/o (d04orn02yn0b0)                                                        5.56     1.00             15.20 &   192.95 f
  fifo0/n11 (net)                                             2     1.85 
  fifo0/route1/a (d04orn02yn0c0)                                             0.00     5.60     1.00     0.00     0.35 &   193.30 f
  fifo0/route1/o (d04orn02yn0c0)                                                      4.01     1.00              9.35 &   202.66 f
  fifo0/n3300 (net)                                           1     2.27 
  fifo0/route2/a (d04inn00ynue3)                                             0.00     4.24     1.00     0.00     0.69 &   203.35 f
  fifo0/route2/o1 (d04inn00ynue3)                                                     4.51     1.00              4.53 &   207.88 r
  fifo0/n6493 (net)                                           4     4.12 
  fifo0/U582/a (d04nob02yn0f0)                                               0.00     4.77     1.00     0.00     0.77 &   208.65 r
  fifo0/U582/out (d04nob02yn0f0)                                                      5.61     1.00              8.64 &   217.29 r
  fifo0/N111 (net)                                            1     2.02 
  fifo0/route28/a (d04bfn00yduk0)                                            0.00     5.63     1.00     0.00     0.23 &   217.53 r
  fifo0/route28/o (d04bfn00yduk0)                                                     5.23     1.00              8.81 &   226.34 r
  fifo0/n6519 (net)                                           5    18.34 
  fifo0/clk_gate_data_mem_reg_22__0_latch/en (d04cgc01nd0c0)                 0.00    27.45     1.00     0.00    18.01 &   244.34 r
  data arrival time                                                                                                       244.34

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             108.21     108.21
  clock reconvergence pessimism                                                                                  0.00     108.21
  clock uncertainty                                                                                             50.00     158.21
  fifo0/clk_gate_data_mem_reg_22__0_latch/clk (d04cgc01nd0c0)                                                             158.21 r
  clock gating hold time                                                                       1.00            -11.86     146.35
  data required time                                                                                                      146.35
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      146.35
  data arrival time                                                                                                      -244.34
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              97.99


  Startpoint: fifo0/cnt_data_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_7__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            150.83     150.83
  fifo0/cnt_data_reg_5_/clk (d04fyj43yd0g0)                                         22.69                       0.00     150.83 r
  fifo0/cnt_data_reg_5_/o (d04fyj43yd0g0)                                            7.55     1.00             22.86 &   173.70 f
  fifo0/cnt_data[5] (net)                                    4     4.17 
  fifo0/U1302/a (d04nab02yd0i0)                                             0.00     7.69     1.00     0.00     0.73 &   174.43 f
  fifo0/U1302/out (d04nab02yd0i0)                                                    9.48     1.00             12.02 &   186.44 f
  fifo0/n2124 (net)                                          4     8.99 
  fifo0/U511/a (d04nab02yd0i0)                                              0.00    11.37     1.00     0.00     2.27 &   188.71 f
  fifo0/U511/out (d04nab02yd0i0)                                                    12.46     1.00             13.11 &   201.82 f
  fifo0/n3900 (net)                                          8    14.14 
  fifo0/U591/b (d04nob02yn0b5)                                              0.00    16.68     1.00     0.00     3.86 &   205.68 f
  fifo0/U591/out (d04nob02yn0b5)                                                     7.10     1.00              8.16 &   213.84 r
  fifo0/N126 (net)                                           1     1.28 
  fifo0/post_route6/a (d04bfn00yd0i0)                                       0.00     7.12     1.00     0.00     0.27 &   214.11 r
  fifo0/post_route6/o (d04bfn00yd0i0)                                                9.30     1.00             11.66 &   225.77 r
  fifo0/n18 (net)                                            5    19.63 
  fifo0/clk_gate_data_mem_reg_7__0_latch/en (d04cgc01nd0c0)                -0.48    30.71     1.00    -0.05    20.60 &   246.37 r
  data arrival time                                                                                                      246.37

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            110.02     110.02
  clock reconvergence pessimism                                                                                 0.00     110.02
  clock uncertainty                                                                                            50.00     160.02
  fifo0/clk_gate_data_mem_reg_7__0_latch/clk (d04cgc01nd0c0)                                                             160.02 r
  clock gating hold time                                                                      1.00            -12.15     147.87
  data required time                                                                                                     147.87
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     147.87
  data arrival time                                                                                                     -246.37
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             98.50


  Startpoint: fifo1/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_22__0_latch
               (rising clock gating-check end-point clocked by clk)
  Last common pin: clk
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             152.63     152.63
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                           21.07                       0.00     152.63 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                                             14.55     1.00             23.47 &   176.10 f
  fifo1/addr_wr[0] (net)                                      9     5.16 
  fifo1/U288/a (d04orn02yn0b0)                                              -0.28    14.99     1.00    -0.03     1.59 &   177.69 f
  fifo1/U288/o (d04orn02yn0b0)                                                        6.01     1.00             15.16 &   192.85 f
  fifo1/n12 (net)                                             2     2.13 
  fifo1/U290/a (d04non02yn0b7)                                              -0.09     6.09     1.00    -0.01     0.46 &   193.31 f
  fifo1/U290/o1 (d04non02yn0b7)                                                      18.51     1.00             12.70 &   206.01 r
  fifo1/n3600 (net)                                           4     3.68 
  fifo1/U198/a (d04inn00ln0b3)                                               0.00    18.53     1.00     0.00     0.43 &   206.44 r
  fifo1/U198/o1 (d04inn00ln0b3)                                                       7.08     1.00              7.34 &   213.78 f
  fifo1/n1976 (net)                                           1     1.46 
  fifo1/U135/a (d04non02yn0d5)                                               0.00     7.10     1.00     0.00     0.26 &   214.04 f
  fifo1/U135/o1 (d04non02yn0d5)                                                       7.11     1.00              6.52 &   220.56 r
  fifo1/N111 (net)                                            1     2.16 
  fifo1/route1108/a (d04bfn00yduk0)                                          0.00     7.14     1.00     0.00     0.28 &   220.84 r
  fifo1/route1108/o (d04bfn00yduk0)                                                   5.40     1.00              8.85 &   229.70 r
  fifo1/n7320 (net)                                           3    13.30 
  fifo1/route1109/a (d04bfn00ynud5)                                          0.00    16.82     1.00     0.00     9.43 &   239.12 r
  fifo1/route1109/o (d04bfn00ynud5)                                                  10.40     1.00             10.58 &   249.70 r
  fifo1/n7321 (net)                                           3     9.31 
  fifo1/clk_gate_data_mem_reg_22__0_latch/en (d04cgc01nd0b0)                 0.00    15.73     1.00     0.00     5.28 &   254.98 r
  data arrival time                                                                                                       254.98

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             105.24     105.24
  clock reconvergence pessimism                                                                                  0.00     105.24
  clock uncertainty                                                                                             50.00     155.24
  fifo1/clk_gate_data_mem_reg_22__0_latch/clk (d04cgc01nd0b0)                                                             155.24 r
  clock gating hold time                                                                       1.00            -10.03     145.21
  data required time                                                                                                      145.21
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      145.21
  data arrival time                                                                                                      -254.98
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             109.77


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_3__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  place21/a (d04bfn00yd0o0)                                                     0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                              6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                     22    36.19 
  init_mask_in0_clk_gate_mask_reg_3__2_latch/en (d04cgc01nd0h0)                 0.00     6.96     1.00     0.00     0.23 &   373.81 f
  data arrival time                                                                                                          373.81

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                129.68     129.68
  clock reconvergence pessimism                                                                                     0.00     129.68
  clock uncertainty                                                                                                50.00     179.68
  init_mask_in0_clk_gate_mask_reg_3__2_latch/clk (d04cgc01nd0h0)                                                             179.68 r
  clock gating hold time                                                                          1.00             -9.31     170.37
  data required time                                                                                                         170.37
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         170.37
  data arrival time                                                                                                         -373.81
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                203.44


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed1_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place166/a (d04bfn00yduo0)                                             0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                      6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                 24    37.70 
  init_mask_in0_clk_gate_seed1_reg_1_latch/en (d04cgc01nd0h0)                -0.10     8.73     1.00    -0.01     0.65 &   377.96 f
  data arrival time                                                                                                        377.96

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              132.91     132.91
  clock reconvergence pessimism                                                                                   0.00     132.91
  clock uncertainty                                                                                              50.00     182.91
  init_mask_in0_clk_gate_seed1_reg_1_latch/clk (d04cgc01nd0h0)                                                             182.91 r
  clock gating hold time                                                                        1.00             -9.42     173.49
  data required time                                                                                                       173.49
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       173.49
  data arrival time                                                                                                       -377.96
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              204.47


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed3_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place346/a (d04bfn00yduo0)                                             0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                      8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                 29    42.31 
  init_mask_in0_clk_gate_seed3_reg_0_latch/en (d04cgc01nd0h0)                -0.15    11.44     1.00    -0.02     1.09 &   378.21 f
  data arrival time                                                                                                        378.21

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              132.88     132.88
  clock reconvergence pessimism                                                                                   0.00     132.88
  clock uncertainty                                                                                              50.00     182.88
  init_mask_in0_clk_gate_seed3_reg_0_latch/clk (d04cgc01nd0h0)                                                             182.88 r
  clock gating hold time                                                                        1.00             -9.80     173.08
  data required time                                                                                                       173.08
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       173.08
  data arrival time                                                                                                       -378.21
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              205.13


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed3_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 f
  en_init (in)                                                                       5.66                       3.97 &   337.30 f
  en_init (net)                                              2     1.76 
  place17/a (d04bfn00yn0f0)                                                 0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                          5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                  2    11.35 
  post_place168/a (d04bfn00yduk0)                                           0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                    3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                3     8.24 
  post_place346/a (d04bfn00yduo0)                                           0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                    8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                               29    42.31 
  init_mask_in0_clk_gate_seed3_reg_latch/en (d04cgc01nd0i0)                -0.16    12.14     1.00    -0.02     1.43 &   378.56 f
  data arrival time                                                                                                      378.56

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.03     133.03
  clock reconvergence pessimism                                                                                 0.00     133.03
  clock uncertainty                                                                                            50.00     183.03
  init_mask_in0_clk_gate_seed3_reg_latch/clk (d04cgc01nd0i0)                                                             183.03 r
  clock gating hold time                                                                      1.00             -9.65     173.38
  data required time                                                                                                     173.38
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     173.38
  data arrival time                                                                                                     -378.56
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            205.18


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_1__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place346/a (d04bfn00yduo0)                                               0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                        8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                   29    42.31 
  init_mask_in0_clk_gate_mask_reg_1__1_latch/en (d04cgc01nd0h0)                -0.15    11.71     1.00    -0.02     1.77 &   378.90 f
  data arrival time                                                                                                          378.90

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                132.92     132.92
  clock reconvergence pessimism                                                                                     0.00     132.92
  clock uncertainty                                                                                                50.00     182.92
  init_mask_in0_clk_gate_mask_reg_1__1_latch/clk (d04cgc01nd0h0)                                                             182.92 r
  clock gating hold time                                                                          1.00             -9.84     173.08
  data required time                                                                                                         173.08
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         173.08
  data arrival time                                                                                                         -378.90
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                205.82


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed3_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  place21/a (d04bfn00yd0o0)                                                   0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                            6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                   22    36.19 
  init_mask_in0_clk_gate_seed3_reg_1_latch/en (d04cgc01nd0h0)                 0.00    25.77     1.00     0.00     7.05 &   380.62 f
  data arrival time                                                                                                        380.62

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              130.87     130.87
  clock reconvergence pessimism                                                                                   0.00     130.87
  clock uncertainty                                                                                              50.00     180.87
  init_mask_in0_clk_gate_seed3_reg_1_latch/clk (d04cgc01nd0h0)                                                             180.87 r
  clock gating hold time                                                                        1.00            -12.01     168.86
  data required time                                                                                                       168.86
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       168.86
  data arrival time                                                                                                       -380.62
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              211.76


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_3__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  place21/a (d04bfn00yd0o0)                                                     0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                              6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                     22    36.19 
  init_mask_in0_clk_gate_mask_reg_3__1_latch/en (d04cgc01nd0h0)                 0.00    25.75     1.00     0.00     6.92 &   380.50 f
  data arrival time                                                                                                          380.50

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                129.70     129.70
  clock reconvergence pessimism                                                                                     0.00     129.70
  clock uncertainty                                                                                                50.00     179.70
  init_mask_in0_clk_gate_mask_reg_3__1_latch/clk (d04cgc01nd0h0)                                                             179.70 r
  clock gating hold time                                                                          1.00            -11.96     167.74
  data required time                                                                                                         167.74
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         167.74
  data arrival time                                                                                                         -380.50
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                212.76


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_4__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place346/a (d04bfn00yduo0)                                               0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                        8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                   29    42.31 
  init_mask_in0_clk_gate_mask_reg_4__0_latch/en (d04cgc01nd0h0)                -0.37    25.07     1.00    -0.04    10.42 &   387.55 f
  data arrival time                                                                                                          387.55

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                136.16     136.16
  clock reconvergence pessimism                                                                                     0.00     136.16
  clock uncertainty                                                                                                50.00     186.16
  init_mask_in0_clk_gate_mask_reg_4__0_latch/clk (d04cgc01nd0h0)                                                             186.16 r
  clock gating hold time                                                                          1.00            -12.58     173.58
  data required time                                                                                                         173.58
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         173.58
  data arrival time                                                                                                         -387.55
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                213.96


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed4_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place346/a (d04bfn00yduo0)                                             0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                      8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                 29    42.31 
  init_mask_in0_clk_gate_seed4_reg_4_latch/en (d04cgc01nd0h0)                -0.36    25.01     1.00    -0.04    10.05 &   387.18 f
  data arrival time                                                                                                        387.18

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              134.44     134.44
  clock reconvergence pessimism                                                                                   0.00     134.44
  clock uncertainty                                                                                              50.00     184.44
  init_mask_in0_clk_gate_seed4_reg_4_latch/clk (d04cgc01nd0h0)                                                             184.44 r
  clock gating hold time                                                                        1.00            -12.51     171.93
  data required time                                                                                                       171.93
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       171.93
  data arrival time                                                                                                       -387.18
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              215.24


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place346/a (d04bfn00yduo0)                                             0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                      8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                 29    42.31 
  init_mask_in0_clk_gate_seed5_reg_0_latch/en (d04cgc01nd0h0)                -0.36    24.80     1.00    -0.04     9.00 &   386.12 f
  data arrival time                                                                                                        386.12

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              131.59     131.59
  clock reconvergence pessimism                                                                                   0.00     131.59
  clock uncertainty                                                                                              50.00     181.59
  init_mask_in0_clk_gate_seed5_reg_0_latch/clk (d04cgc01nd0h0)                                                             181.59 r
  clock gating hold time                                                                        1.00            -11.93     169.66
  data required time                                                                                                       169.66
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       169.66
  data arrival time                                                                                                       -386.12
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              216.47


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed3_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place346/a (d04bfn00yduo0)                                             0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                      8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                 29    42.31 
  init_mask_in0_clk_gate_seed3_reg_2_latch/en (d04cgc01nd0h0)                -0.35    24.48     1.00    -0.04     7.97 &   385.10 f
  data arrival time                                                                                                        385.10

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              129.47     129.47
  clock reconvergence pessimism                                                                                   0.00     129.47
  clock uncertainty                                                                                              50.00     179.47
  init_mask_in0_clk_gate_seed3_reg_2_latch/clk (d04cgc01nd0h0)                                                             179.47 r
  clock gating hold time                                                                        1.00            -11.77     167.70
  data required time                                                                                                       167.70
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       167.70
  data arrival time                                                                                                       -385.10
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              217.40


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_5__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place346/a (d04bfn00yduo0)                                               0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                        8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                   29    42.31 
  init_mask_in0_clk_gate_mask_reg_5__1_latch/en (d04cgc01nd0h0)                -0.36    24.75     1.00    -0.04     8.76 &   385.88 f
  data arrival time                                                                                                          385.88

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                129.96     129.96
  clock reconvergence pessimism                                                                                     0.00     129.96
  clock uncertainty                                                                                                50.00     179.96
  init_mask_in0_clk_gate_mask_reg_5__1_latch/clk (d04cgc01nd0h0)                                                             179.96 r
  clock gating hold time                                                                          1.00            -11.60     168.36
  data required time                                                                                                         168.36
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         168.36
  data arrival time                                                                                                         -385.88
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                217.52


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_5__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place346/a (d04bfn00yduo0)                                               0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                        8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                   29    42.31 
  init_mask_in0_clk_gate_mask_reg_5__2_latch/en (d04cgc01nd0h0)                -0.36    24.66     1.00    -0.04     8.44 &   385.57 f
  data arrival time                                                                                                          385.57

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                129.44     129.44
  clock reconvergence pessimism                                                                                     0.00     129.44
  clock uncertainty                                                                                                50.00     179.44
  init_mask_in0_clk_gate_mask_reg_5__2_latch/clk (d04cgc01nd0h0)                                                             179.44 r
  clock gating hold time                                                                          1.00            -11.56     167.88
  data required time                                                                                                         167.88
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         167.88
  data arrival time                                                                                                         -385.57
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                217.69


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_1__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place166/a (d04bfn00yduo0)                                             0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                      6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                 24    37.70 
  init_mask_in0_clk_gate_mask_reg_1__latch/en (d04cgc01nd0h0)                -0.28    20.70     1.00    -0.03     5.63 &   382.95 f
  data arrival time                                                                                                        382.95

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.39     126.39
  clock reconvergence pessimism                                                                                   0.00     126.39
  clock uncertainty                                                                                              50.00     176.39
  init_mask_in0_clk_gate_mask_reg_1__latch/clk (d04cgc01nd0h0)                                                             176.39 r
  clock gating hold time                                                                        1.00            -11.20     165.19
  data required time                                                                                                       165.19
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       165.19
  data arrival time                                                                                                       -382.95
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              217.76


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_5__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place346/a (d04bfn00yduo0)                                             0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                      8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                 29    42.31 
  init_mask_in0_clk_gate_mask_reg_5__latch/en (d04cgc01nd0h0)                -0.36    24.89     1.00    -0.04     9.42 &   386.54 f
  data arrival time                                                                                                        386.54

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              130.38     130.38
  clock reconvergence pessimism                                                                                   0.00     130.38
  clock uncertainty                                                                                              50.00     180.38
  init_mask_in0_clk_gate_mask_reg_5__latch/clk (d04cgc01nd0h0)                                                             180.38 r
  clock gating hold time                                                                        1.00            -11.77     168.61
  data required time                                                                                                       168.61
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       168.61
  data arrival time                                                                                                       -386.54
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              217.93


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  post_place168/a (d04bfn00yduk0)                                                0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                         3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                     3     8.24 
  place21/a (d04bfn00yd0o0)                                                      0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                               6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                      22    36.19 
  init_mask_alu0_clk_gate_mask_reg_5__2_latch/en (d04cgc01nd0h0)                 0.00    28.29     1.00     0.00    11.18 &   384.76 f
  data arrival time                                                                                                           384.76

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 128.93     128.93
  clock reconvergence pessimism                                                                                      0.00     128.93
  clock uncertainty                                                                                                 50.00     178.93
  init_mask_alu0_clk_gate_mask_reg_5__2_latch/clk (d04cgc01nd0h0)                                                             178.93 r
  clock gating hold time                                                                           1.00            -12.28     166.65
  data required time                                                                                                          166.65
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          166.65
  data arrival time                                                                                                          -384.76
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 218.11


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_4__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place346/a (d04bfn00yduo0)                                             0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                      8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                 29    42.31 
  init_mask_in0_clk_gate_mask_reg_4__latch/en (d04cgc01nd0h0)                -0.36    24.97     1.00    -0.04     9.79 &   386.92 f
  data arrival time                                                                                                        386.92

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              130.44     130.44
  clock reconvergence pessimism                                                                                   0.00     130.44
  clock uncertainty                                                                                              50.00     180.44
  init_mask_in0_clk_gate_mask_reg_4__latch/clk (d04cgc01nd0h0)                                                             180.44 r
  clock gating hold time                                                                        1.00            -11.79     168.65
  data required time                                                                                                       168.65
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       168.65
  data arrival time                                                                                                       -386.92
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              218.27


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_1__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place166/a (d04bfn00yduo0)                                               0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                        6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                   24    37.70 
  init_mask_in0_clk_gate_mask_reg_1__0_latch/en (d04cgc01nd0h0)                -0.28    20.93     1.00    -0.03     6.14 &   383.46 f
  data arrival time                                                                                                          383.46

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                126.41     126.41
  clock reconvergence pessimism                                                                                     0.00     126.41
  clock uncertainty                                                                                                50.00     176.41
  init_mask_in0_clk_gate_mask_reg_1__0_latch/clk (d04cgc01nd0h0)                                                             176.41 r
  clock gating hold time                                                                          1.00            -11.23     165.18
  data required time                                                                                                         165.18
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         165.18
  data arrival time                                                                                                         -383.46
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                218.28


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed2_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place166/a (d04bfn00yduo0)                                             0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                      6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                 24    37.70 
  init_mask_in0_clk_gate_seed2_reg_0_latch/en (d04cgc01nd0h0)                -0.29    21.43     1.00    -0.03     7.46 &   384.78 f
  data arrival time                                                                                                        384.78

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.27     126.27
  clock reconvergence pessimism                                                                                   0.00     126.27
  clock uncertainty                                                                                              50.00     176.27
  init_mask_in0_clk_gate_seed2_reg_0_latch/clk (d04cgc01nd0h0)                                                             176.27 r
  clock gating hold time                                                                        1.00            -11.28     164.99
  data required time                                                                                                       164.99
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       164.99
  data arrival time                                                                                                       -384.78
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              219.79


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_2__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place166/a (d04bfn00yduo0)                                               0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                        6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                   24    37.70 
  init_mask_in0_clk_gate_mask_reg_2__0_latch/en (d04cgc01nd0h0)                -0.29    21.51     1.00    -0.03     7.71 &   385.03 f
  data arrival time                                                                                                          385.03

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                126.36     126.36
  clock reconvergence pessimism                                                                                     0.00     126.36
  clock uncertainty                                                                                                50.00     176.36
  init_mask_in0_clk_gate_mask_reg_2__0_latch/clk (d04cgc01nd0h0)                                                             176.36 r
  clock gating hold time                                                                          1.00            -11.30     165.07
  data required time                                                                                                         165.07
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         165.07
  data arrival time                                                                                                         -385.03
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                219.96


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  place21/a (d04bfn00yd0o0)                                                   0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                            6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                   22    36.19 
  init_mask_in0_clk_gate_seed5_reg_2_latch/en (d04cgc01nd0h0)                 0.00    32.18     1.00     0.00    13.83 &   387.41 f
  data arrival time                                                                                                        387.41

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              129.99     129.99
  clock reconvergence pessimism                                                                                   0.00     129.99
  clock uncertainty                                                                                              50.00     179.99
  init_mask_in0_clk_gate_seed5_reg_2_latch/clk (d04cgc01nd0h0)                                                             179.99 r
  clock gating hold time                                                                        1.00            -12.64     167.34
  data required time                                                                                                       167.34
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       167.34
  data arrival time                                                                                                       -387.41
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              220.06


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed1_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place346/a (d04bfn00yduo0)                                             0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                      8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                 29    42.31 
  init_mask_in0_clk_gate_seed1_reg_0_latch/en (d04cgc01nd0h0)                -0.36    24.69     1.00    -0.04     7.89 &   385.02 f
  data arrival time                                                                                                        385.02

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.51     126.51
  clock reconvergence pessimism                                                                                   0.00     126.51
  clock uncertainty                                                                                              50.00     176.51
  init_mask_in0_clk_gate_seed1_reg_0_latch/clk (d04cgc01nd0h0)                                                             176.51 r
  clock gating hold time                                                                        1.00            -11.76     164.75
  data required time                                                                                                       164.75
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       164.75
  data arrival time                                                                                                       -385.02
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              220.27


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  post_place168/a (d04bfn00yduk0)                                                0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                         3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                     3     8.24 
  place21/a (d04bfn00yd0o0)                                                      0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                               6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                      22    36.19 
  init_mask_alu0_clk_gate_mask_reg_5__1_latch/en (d04cgc01nd0h0)                 0.00    29.01     1.00     0.00    13.70 &   387.28 f
  data arrival time                                                                                                           387.28

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 129.21     129.21
  clock reconvergence pessimism                                                                                      0.00     129.21
  clock uncertainty                                                                                                 50.00     179.21
  init_mask_alu0_clk_gate_mask_reg_5__1_latch/clk (d04cgc01nd0h0)                                                             179.21 r
  clock gating hold time                                                                           1.00            -12.41     166.81
  data required time                                                                                                          166.81
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          166.81
  data arrival time                                                                                                          -387.28
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 220.47


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  place21/a (d04bfn00yd0o0)                                                    0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                             6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                    22    36.19 
  init_mask_alu0_clk_gate_seed5_reg_5_latch/en (d04cgc01nd0h0)                 0.00    29.03     1.00     0.00    13.83 &   387.41 f
  data arrival time                                                                                                         387.41

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.20     129.20
  clock reconvergence pessimism                                                                                    0.00     129.20
  clock uncertainty                                                                                               50.00     179.20
  init_mask_alu0_clk_gate_seed5_reg_5_latch/clk (d04cgc01nd0h0)                                                             179.20 r
  clock gating hold time                                                                         1.00            -12.41     166.79
  data required time                                                                                                        166.79
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        166.79
  data arrival time                                                                                                        -387.41
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               220.62


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed2_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place346/a (d04bfn00yduo0)                                             0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                      8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                 29    42.31 
  init_mask_in0_clk_gate_seed2_reg_1_latch/en (d04cgc01nd0h0)                -0.36    25.06     1.00    -0.04     8.29 &   385.41 f
  data arrival time                                                                                                        385.41

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.29     126.29
  clock reconvergence pessimism                                                                                   0.00     126.29
  clock uncertainty                                                                                              50.00     176.29
  init_mask_in0_clk_gate_seed2_reg_1_latch/clk (d04cgc01nd0h0)                                                             176.29 r
  clock gating hold time                                                                        1.00            -11.79     164.49
  data required time                                                                                                       164.49
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       164.49
  data arrival time                                                                                                       -385.41
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              220.92


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  place21/a (d04bfn00yd0o0)                                                   0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                            6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                   22    36.19 
  init_mask_in0_clk_gate_seed5_reg_1_latch/en (d04cgc01nd0h0)                 0.00    33.13     1.00     0.00    15.83 &   389.40 f
  data arrival time                                                                                                        389.40

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              131.52     131.52
  clock reconvergence pessimism                                                                                   0.00     131.52
  clock uncertainty                                                                                              50.00     181.52
  init_mask_in0_clk_gate_seed5_reg_1_latch/clk (d04cgc01nd0h0)                                                             181.52 r
  clock gating hold time                                                                        1.00            -13.11     168.41
  data required time                                                                                                       168.41
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       168.41
  data arrival time                                                                                                       -389.40
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              220.99


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_2__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place346/a (d04bfn00yduo0)                                               0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                        8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                   29    42.31 
  init_mask_in0_clk_gate_mask_reg_2__2_latch/en (d04cgc01nd0h0)                -0.38    26.22     1.00    -0.04     9.33 &   386.46 f
  data arrival time                                                                                                          386.46

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                126.91     126.91
  clock reconvergence pessimism                                                                                     0.00     126.91
  clock uncertainty                                                                                                50.00     176.91
  init_mask_in0_clk_gate_mask_reg_2__2_latch/clk (d04cgc01nd0h0)                                                             176.91 r
  clock gating hold time                                                                          1.00            -12.08     164.83
  data required time                                                                                                         164.83
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         164.83
  data arrival time                                                                                                         -386.46
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                221.63


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_2__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place346/a (d04bfn00yduo0)                                               0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                        8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                   29    42.31 
  init_mask_in0_clk_gate_mask_reg_2__1_latch/en (d04cgc01nd0h0)                -0.38    26.25     1.00    -0.04     9.46 &   386.59 f
  data arrival time                                                                                                          386.59

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                126.61     126.61
  clock reconvergence pessimism                                                                                     0.00     126.61
  clock uncertainty                                                                                                50.00     176.61
  init_mask_in0_clk_gate_mask_reg_2__1_latch/clk (d04cgc01nd0h0)                                                             176.61 r
  clock gating hold time                                                                          1.00            -12.07     164.53
  data required time                                                                                                         164.53
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         164.53
  data arrival time                                                                                                         -386.59
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                222.05


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_9_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place166/a (d04bfn00yduo0)                                              0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                       6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                  24    37.70 
  init_mask_alu0_clk_gate_seed5_reg_9_latch/en (d04cgc01nd0h0)                -0.41    29.86     1.00    -0.05     9.47 &   386.78 f
  data arrival time                                                                                                         386.78

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.04     127.04
  clock reconvergence pessimism                                                                                    0.00     127.04
  clock uncertainty                                                                                               50.00     177.04
  init_mask_alu0_clk_gate_seed5_reg_9_latch/clk (d04cgc01nd0h0)                                                             177.04 r
  clock gating hold time                                                                         1.00            -12.32     164.72
  data required time                                                                                                        164.72
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.72
  data arrival time                                                                                                        -386.78
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               222.06


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_4__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  place21/a (d04bfn00yd0o0)                                                     0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                              6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                     22    36.19 
  init_mask_in0_clk_gate_mask_reg_4__1_latch/en (d04cgc01nd0h0)                 0.00    34.49     1.00     0.00    20.94 &   394.52 f
  data arrival time                                                                                                          394.52

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                135.63     135.63
  clock reconvergence pessimism                                                                                     0.00     135.63
  clock uncertainty                                                                                                50.00     185.63
  init_mask_in0_clk_gate_mask_reg_4__1_latch/clk (d04cgc01nd0h0)                                                             185.63 r
  clock gating hold time                                                                          1.00            -13.91     171.72
  data required time                                                                                                         171.72
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         171.72
  data arrival time                                                                                                         -394.52
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                222.80


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_8_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place346/a (d04bfn00yduo0)                                              0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                       8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                  29    42.31 
  init_mask_alu0_clk_gate_seed6_reg_8_latch/en (d04cgc01nd0h0)                -0.42    28.41     1.00    -0.05    11.03 &   388.15 f
  data arrival time                                                                                                         388.15

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.11     127.11
  clock reconvergence pessimism                                                                                    0.00     127.11
  clock uncertainty                                                                                               50.00     177.11
  init_mask_alu0_clk_gate_seed6_reg_8_latch/clk (d04cgc01nd0h0)                                                             177.11 r
  clock gating hold time                                                                         1.00            -12.12     164.99
  data required time                                                                                                        164.99
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.99
  data arrival time                                                                                                        -388.15
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               223.16


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place346/a (d04bfn00yduo0)                                              0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                       8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                  29    42.31 
  init_mask_alu0_clk_gate_seed6_reg_7_latch/en (d04cgc01nd0h0)                -0.42    28.43     1.00    -0.05    11.23 &   388.35 f
  data arrival time                                                                                                         388.35

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.18     127.18
  clock reconvergence pessimism                                                                                    0.00     127.18
  clock uncertainty                                                                                               50.00     177.18
  init_mask_alu0_clk_gate_seed6_reg_7_latch/clk (d04cgc01nd0h0)                                                             177.18 r
  clock gating hold time                                                                         1.00            -12.13     165.05
  data required time                                                                                                        165.05
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        165.05
  data arrival time                                                                                                        -388.35
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               223.30


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_14_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place346/a (d04bfn00yduo0)                                               0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                        8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                   29    42.31 
  init_mask_alu0_clk_gate_seed6_reg_14_latch/en (d04cgc01nd0h0)                -0.39    26.79     1.00    -0.05    11.44 &   388.56 f
  data arrival time                                                                                                          388.56

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                127.09     127.09
  clock reconvergence pessimism                                                                                     0.00     127.09
  clock uncertainty                                                                                                50.00     177.09
  init_mask_alu0_clk_gate_seed6_reg_14_latch/clk (d04cgc01nd0h0)                                                             177.09 r
  clock gating hold time                                                                          1.00            -11.89     165.20
  data required time                                                                                                         165.20
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         165.20
  data arrival time                                                                                                         -388.56
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                223.36


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed4_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  place21/a (d04bfn00yd0o0)                                                   0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                            6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                   22    36.19 
  init_mask_in0_clk_gate_seed4_reg_2_latch/en (d04cgc01nd0h0)                 0.00    33.79     1.00     0.00    17.80 &   391.38 f
  data arrival time                                                                                                        391.38

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              131.02     131.02
  clock reconvergence pessimism                                                                                   0.00     131.02
  clock uncertainty                                                                                              50.00     181.02
  init_mask_in0_clk_gate_seed4_reg_2_latch/clk (d04cgc01nd0h0)                                                             181.02 r
  clock gating hold time                                                                        1.00            -13.19     167.83
  data required time                                                                                                       167.83
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       167.83
  data arrival time                                                                                                       -391.38
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              223.55


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_12_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place166/a (d04bfn00yduo0)                                               0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                        6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                   24    37.70 
  init_mask_alu0_clk_gate_seed6_reg_12_latch/en (d04cgc01nd0h0)                -0.41    29.37     1.00    -0.05    11.88 &   389.19 f
  data arrival time                                                                                                          389.19

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                127.16     127.16
  clock reconvergence pessimism                                                                                     0.00     127.16
  clock uncertainty                                                                                                50.00     177.16
  init_mask_alu0_clk_gate_seed6_reg_12_latch/clk (d04cgc01nd0h0)                                                             177.16 r
  clock gating hold time                                                                          1.00            -12.26     164.90
  data required time                                                                                                         164.90
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         164.90
  data arrival time                                                                                                         -389.19
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                224.29


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed2_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  place21/a (d04bfn00yd0o0)                                                   0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                            6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                   22    36.19 
  init_mask_in0_clk_gate_seed2_reg_2_latch/en (d04cgc01nd0h0)                 0.00    32.21     1.00     0.00    14.59 &   388.17 f
  data arrival time                                                                                                        388.17

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.72     126.72
  clock reconvergence pessimism                                                                                   0.00     126.72
  clock uncertainty                                                                                              50.00     176.72
  init_mask_in0_clk_gate_seed2_reg_2_latch/clk (d04cgc01nd0h0)                                                             176.72 r
  clock gating hold time                                                                        1.00            -12.92     163.81
  data required time                                                                                                       163.81
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       163.81
  data arrival time                                                                                                       -388.17
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              224.36


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed2_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place166/a (d04bfn00yduo0)                                             0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                      6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                 24    37.70 
  init_mask_in0_clk_gate_seed2_reg_3_latch/en (d04cgc01nd0h0)                -0.41    29.32     1.00    -0.05    11.59 &   388.90 f
  data arrival time                                                                                                        388.90

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.92     126.92
  clock reconvergence pessimism                                                                                   0.00     126.92
  clock uncertainty                                                                                              50.00     176.92
  init_mask_in0_clk_gate_seed2_reg_3_latch/clk (d04cgc01nd0h0)                                                             176.92 r
  clock gating hold time                                                                        1.00            -12.52     164.41
  data required time                                                                                                       164.41
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       164.41
  data arrival time                                                                                                       -388.90
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              224.50


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed3_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  place21/a (d04bfn00yd0o0)                                                   0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                            6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                   22    36.19 
  init_mask_in0_clk_gate_seed3_reg_3_latch/en (d04cgc01nd0h0)                 0.00    32.26     1.00     0.00    12.21 &   385.79 f
  data arrival time                                                                                                        385.79

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              123.57     123.57
  clock reconvergence pessimism                                                                                   0.00     123.57
  clock uncertainty                                                                                              50.00     173.57
  init_mask_in0_clk_gate_seed3_reg_3_latch/clk (d04cgc01nd0h0)                                                             173.57 r
  clock gating hold time                                                                        1.00            -12.54     161.04
  data required time                                                                                                       161.04
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       161.04
  data arrival time                                                                                                       -385.79
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              224.76


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed4_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place166/a (d04bfn00yduo0)                                             0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                      6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                 24    37.70 
  init_mask_in0_clk_gate_seed4_reg_3_latch/en (d04cgc01nd0i0)                -0.39    28.55     1.00    -0.05     9.22 &   386.53 f
  data arrival time                                                                                                        386.53

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              123.57     123.57
  clock reconvergence pessimism                                                                                   0.00     123.57
  clock uncertainty                                                                                              50.00     173.57
  init_mask_in0_clk_gate_seed4_reg_3_latch/clk (d04cgc01nd0i0)                                                             173.57 r
  clock gating hold time                                                                        1.00            -11.85     161.72
  data required time                                                                                                       161.72
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       161.72
  data arrival time                                                                                                       -386.53
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              224.81


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed2_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 f
  en_init (in)                                                                       5.66                       3.97 &   337.30 f
  en_init (net)                                              2     1.76 
  place17/a (d04bfn00yn0f0)                                                 0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                          5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                  2    11.35 
  post_place168/a (d04bfn00yduk0)                                           0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                    3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                3     8.24 
  post_place166/a (d04bfn00yduo0)                                           0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                    6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                               24    37.70 
  init_mask_in0_clk_gate_seed2_reg_latch/en (d04cgc01nd0h0)                -0.41    29.38     1.00    -0.05    11.94 &   389.25 f
  data arrival time                                                                                                      389.25

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.95     126.95
  clock reconvergence pessimism                                                                                 0.00     126.95
  clock uncertainty                                                                                            50.00     176.95
  init_mask_in0_clk_gate_seed2_reg_latch/clk (d04cgc01nd0h0)                                                             176.95 r
  clock gating hold time                                                                      1.00            -12.53     164.42
  data required time                                                                                                     164.42
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     164.42
  data arrival time                                                                                                     -389.25
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            224.83


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  place21/a (d04bfn00yd0o0)                                                    0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                             6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                    22    36.19 
  init_mask_alu0_clk_gate_seed5_reg_7_latch/en (d04cgc01nd0h0)                 0.00    27.69     1.00     0.00     9.91 &   383.49 f
  data arrival time                                                                                                         383.49

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               120.89     120.89
  clock reconvergence pessimism                                                                                    0.00     120.89
  clock uncertainty                                                                                               50.00     170.89
  init_mask_alu0_clk_gate_seed5_reg_7_latch/clk (d04cgc01nd0h0)                                                             170.89 r
  clock gating hold time                                                                         1.00            -12.24     158.65
  data required time                                                                                                        158.65
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        158.65
  data arrival time                                                                                                        -383.49
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               224.83


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_3__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place166/a (d04bfn00yduo0)                                             0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                      6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                 24    37.70 
  init_mask_in0_clk_gate_mask_reg_3__latch/en (d04cgc01nd0h0)                -0.51    36.16     1.00    -0.06    10.72 &   388.04 f
  data arrival time                                                                                                        388.04

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.07     126.07
  clock reconvergence pessimism                                                                                   0.00     126.07
  clock uncertainty                                                                                              50.00     176.07
  init_mask_in0_clk_gate_mask_reg_3__latch/clk (d04cgc01nd0h0)                                                             176.07 r
  clock gating hold time                                                                        1.00            -12.95     163.12
  data required time                                                                                                       163.12
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       163.12
  data arrival time                                                                                                       -388.04
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              224.92


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed1_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 f
  en_init (in)                                                                       5.66                       3.97 &   337.30 f
  en_init (net)                                              2     1.76 
  place17/a (d04bfn00yn0f0)                                                 0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                          5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                  2    11.35 
  post_place168/a (d04bfn00yduk0)                                           0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                    3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                3     8.24 
  place21/a (d04bfn00yd0o0)                                                 0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                          6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                 22    36.19 
  init_mask_in0_clk_gate_seed1_reg_latch/en (d04cgc01nd0h0)                 0.00    32.38     1.00     0.00    14.93 &   388.50 f
  data arrival time                                                                                                      388.50

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.18     126.18
  clock reconvergence pessimism                                                                                 0.00     126.18
  clock uncertainty                                                                                            50.00     176.18
  init_mask_in0_clk_gate_seed1_reg_latch/clk (d04cgc01nd0h0)                                                             176.18 r
  clock gating hold time                                                                      1.00            -12.84     163.34
  data required time                                                                                                     163.34
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     163.34
  data arrival time                                                                                                     -388.50
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            225.16


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place166/a (d04bfn00yduo0)                                              0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                       6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                  24    37.70 
  init_mask_alu0_clk_gate_mask_reg_5__latch/en (d04cgc01nd0h0)                -0.50    35.04     1.00    -0.06    14.21 &   391.53 f
  data arrival time                                                                                                         391.53

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.41     129.41
  clock reconvergence pessimism                                                                                    0.00     129.41
  clock uncertainty                                                                                               50.00     179.41
  init_mask_alu0_clk_gate_mask_reg_5__latch/clk (d04cgc01nd0h0)                                                             179.41 r
  clock gating hold time                                                                         1.00            -13.12     166.29
  data required time                                                                                                        166.29
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        166.29
  data arrival time                                                                                                        -391.53
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               225.24


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed1_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  place21/a (d04bfn00yd0o0)                                                   0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                            6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                   22    36.19 
  init_mask_in0_clk_gate_seed1_reg_2_latch/en (d04cgc01nd0h0)                 0.00    33.27     1.00     0.00    13.27 &   386.85 f
  data arrival time                                                                                                        386.85

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              123.49     123.49
  clock reconvergence pessimism                                                                                   0.00     123.49
  clock uncertainty                                                                                              50.00     173.49
  init_mask_in0_clk_gate_seed1_reg_2_latch/clk (d04cgc01nd0h0)                                                             173.49 r
  clock gating hold time                                                                        1.00            -12.67     160.82
  data required time                                                                                                       160.82
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       160.82
  data arrival time                                                                                                       -386.85
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              226.03


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_3__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place166/a (d04bfn00yduo0)                                               0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                        6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                   24    37.70 
  init_mask_in0_clk_gate_mask_reg_3__0_latch/en (d04cgc01nd0h0)                -0.53    37.56     1.00    -0.06    11.85 &   389.16 f
  data arrival time                                                                                                          389.16

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                126.03     126.03
  clock reconvergence pessimism                                                                                     0.00     126.03
  clock uncertainty                                                                                                50.00     176.03
  init_mask_in0_clk_gate_mask_reg_3__0_latch/clk (d04cgc01nd0h0)                                                             176.03 r
  clock gating hold time                                                                          1.00            -13.15     162.89
  data required time                                                                                                         162.89
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         162.89
  data arrival time                                                                                                         -389.16
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                226.28


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_tm (in)                                                                            5.41                       3.71 &   337.05 f
  test_tm (net)                                                   2     1.62 
  place1/a (d04bfn00ynud5)                                                       0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                                5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                        2     6.56 
  post_place170/a (d04bfn00yduk0)                                               -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                         4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                     2    14.33 
  place6/a (d04bfn00yduo0)                                                      -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                                6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                        5    23.16 
  place10/a (d04bfn00yduk0)                                                      0.00    29.01     1.00     0.00     8.68 &   389.06 f
  place10/o (d04bfn00yduk0)                                                               6.49     1.00             14.09 &   403.15 f
  n11 (net)                                                      30    33.06 
  init_mask_alu0_clk_gate_mask_reg_6__6_latch/te (d04cgc01nd0h0)                -0.62    13.70     1.00    -0.08     2.55 &   405.71 f
  data arrival time                                                                                                           405.71

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 139.63     139.63
  clock reconvergence pessimism                                                                                      0.00     139.63
  clock uncertainty                                                                                                 50.00     189.63
  init_mask_alu0_clk_gate_mask_reg_6__6_latch/clk (d04cgc01nd0h0)                                                             189.63 r
  clock gating hold time                                                                           1.00            -10.38     179.25
  data required time                                                                                                          179.25
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          179.25
  data arrival time                                                                                                          -405.71
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 226.46


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_2__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  place21/a (d04bfn00yd0o0)                                                   0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                            6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                   22    36.19 
  init_mask_in0_clk_gate_mask_reg_2__latch/en (d04cgc01nd0h0)                 0.00    32.71     1.00     0.00    16.38 &   389.96 f
  data arrival time                                                                                                        389.96

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.36     126.36
  clock reconvergence pessimism                                                                                   0.00     126.36
  clock uncertainty                                                                                              50.00     176.36
  init_mask_in0_clk_gate_mask_reg_2__latch/clk (d04cgc01nd0h0)                                                             176.36 r
  clock gating hold time                                                                        1.00            -12.87     163.49
  data required time                                                                                                       163.49
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       163.49
  data arrival time                                                                                                       -389.96
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              226.47


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_1__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place346/a (d04bfn00yduo0)                                               0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                        8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                   29    42.31 
  init_mask_in0_clk_gate_mask_reg_1__2_latch/en (d04cgc01nd0h0)                -0.39    26.47     1.00    -0.04    10.03 &   387.16 f
  data arrival time                                                                                                          387.16

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                122.23     122.23
  clock reconvergence pessimism                                                                                     0.00     122.23
  clock uncertainty                                                                                                50.00     172.23
  init_mask_in0_clk_gate_mask_reg_1__2_latch/clk (d04cgc01nd0h0)                                                             172.23 r
  clock gating hold time                                                                          1.00            -11.55     160.67
  data required time                                                                                                         160.67
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         160.67
  data arrival time                                                                                                         -387.16
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                226.48


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place346/a (d04bfn00yduo0)                                             0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                      8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                 29    42.31 
  init_mask_in0_clk_gate_seed5_reg_3_latch/en (d04cgc01nd0h0)                -0.39    26.72     1.00    -0.05    11.05 &   388.17 f
  data arrival time                                                                                                        388.17

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              123.22     123.22
  clock reconvergence pessimism                                                                                   0.00     123.22
  clock uncertainty                                                                                              50.00     173.22
  init_mask_in0_clk_gate_seed5_reg_3_latch/clk (d04cgc01nd0h0)                                                             173.22 r
  clock gating hold time                                                                        1.00            -11.75     161.47
  data required time                                                                                                       161.47
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       161.47
  data arrival time                                                                                                       -388.17
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              226.70


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place166/a (d04bfn00yduo0)                                              0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                       6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                  24    37.70 
  init_mask_alu0_clk_gate_seed5_reg_4_latch/en (d04cgc01nd0h0)                -1.68    36.02     1.00    -0.19    15.31 &   392.63 f
  data arrival time                                                                                                         392.63

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               128.93     128.93
  clock reconvergence pessimism                                                                                    0.00     128.93
  clock uncertainty                                                                                               50.00     178.93
  init_mask_alu0_clk_gate_seed5_reg_4_latch/clk (d04cgc01nd0h0)                                                             178.93 r
  clock gating hold time                                                                         1.00            -13.37     165.56
  data required time                                                                                                        165.56
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        165.56
  data arrival time                                                                                                        -392.63
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               227.07


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place346/a (d04bfn00yduo0)                                              0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                       8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                  29    42.31 
  init_mask_alu0_clk_gate_seed6_reg_0_latch/en (d04cgc01nd0h0)                -0.50    33.08     1.00    -0.06    14.66 &   391.79 f
  data arrival time                                                                                                         391.79

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.70     127.70
  clock reconvergence pessimism                                                                                    0.00     127.70
  clock uncertainty                                                                                               50.00     177.70
  init_mask_alu0_clk_gate_seed6_reg_0_latch/clk (d04cgc01nd0h0)                                                             177.70 r
  clock gating hold time                                                                         1.00            -12.98     164.72
  data required time                                                                                                        164.72
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.72
  data arrival time                                                                                                        -391.79
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               227.07


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed1_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  place21/a (d04bfn00yd0o0)                                                   0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                            6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                   22    36.19 
  init_mask_in0_clk_gate_seed1_reg_3_latch/en (d04cgc01nd0h0)                 0.00    32.12     1.00     0.00    13.85 &   387.43 f
  data arrival time                                                                                                        387.43

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              122.23     122.23
  clock reconvergence pessimism                                                                                   0.00     122.23
  clock uncertainty                                                                                              50.00     172.23
  init_mask_in0_clk_gate_seed1_reg_3_latch/clk (d04cgc01nd0h0)                                                             172.23 r
  clock gating hold time                                                                        1.00            -12.33     159.90
  data required time                                                                                                       159.90
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       159.90
  data arrival time                                                                                                       -387.43
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              227.53


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_11_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place10/a (d04bfn00yduk0)                                                     0.00    29.01     1.00     0.00     8.68 &   389.06 f
  place10/o (d04bfn00yduk0)                                                              6.49     1.00             14.09 &   403.15 f
  n11 (net)                                                     30    33.06 
  init_mask_alu0_clk_gate_seed6_reg_11_latch/te (d04cgc01nd0h0)                -0.62    13.71     1.00    -0.08     3.12 &   406.28 f
  data arrival time                                                                                                          406.28

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                138.44     138.44
  clock reconvergence pessimism                                                                                     0.00     138.44
  clock uncertainty                                                                                                50.00     188.44
  init_mask_alu0_clk_gate_seed6_reg_11_latch/clk (d04cgc01nd0h0)                                                             188.44 r
  clock gating hold time                                                                          1.00            -10.33     178.11
  data required time                                                                                                         178.11
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         178.11
  data arrival time                                                                                                         -406.28
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                228.16


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_10_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  place21/a (d04bfn00yd0o0)                                                     0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                              6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                     22    36.19 
  init_mask_alu0_clk_gate_seed5_reg_10_latch/en (d04cgc01nd0h0)                 0.00    37.07     1.00     0.00    18.79 &   392.37 f
  data arrival time                                                                                                          392.37

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                127.08     127.08
  clock reconvergence pessimism                                                                                     0.00     127.08
  clock uncertainty                                                                                                50.00     177.08
  init_mask_alu0_clk_gate_seed5_reg_10_latch/clk (d04cgc01nd0h0)                                                             177.08 r
  clock gating hold time                                                                          1.00            -13.33     163.75
  data required time                                                                                                         163.75
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         163.75
  data arrival time                                                                                                         -392.37
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                228.62


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_13_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  place21/a (d04bfn00yd0o0)                                                     0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                              6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                     22    36.19 
  init_mask_alu0_clk_gate_seed6_reg_13_latch/en (d04cgc01nd0h0)                 0.00    35.61     1.00     0.00    16.41 &   389.99 f
  data arrival time                                                                                                          389.99

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                123.35     123.35
  clock reconvergence pessimism                                                                                     0.00     123.35
  clock uncertainty                                                                                                50.00     173.35
  init_mask_alu0_clk_gate_seed6_reg_13_latch/clk (d04cgc01nd0h0)                                                             173.35 r
  clock gating hold time                                                                          1.00            -13.00     160.35
  data required time                                                                                                         160.35
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         160.35
  data arrival time                                                                                                         -389.99
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                229.64


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place10/a (d04bfn00yduk0)                                                    0.00    29.01     1.00     0.00     8.68 &   389.06 f
  place10/o (d04bfn00yduk0)                                                             6.49     1.00             14.09 &   403.15 f
  n11 (net)                                                    30    33.06 
  init_mask_alu0_clk_gate_seed6_reg_3_latch/te (d04cgc01nd0h0)                -0.62    13.70     1.00    -0.08     3.30 &   406.46 f
  data arrival time                                                                                                         406.46

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               136.78     136.78
  clock reconvergence pessimism                                                                                    0.00     136.78
  clock uncertainty                                                                                               50.00     186.78
  init_mask_alu0_clk_gate_seed6_reg_3_latch/clk (d04cgc01nd0h0)                                                             186.78 r
  clock gating hold time                                                                         1.00            -10.26     176.52
  data required time                                                                                                        176.52
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        176.52
  data arrival time                                                                                                        -406.46
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               229.94


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place346/a (d04bfn00yduo0)                                              0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                       8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                  29    42.31 
  init_mask_alu0_clk_gate_seed5_reg_3_latch/en (d04cgc01nd0h0)                -0.56    36.82     1.00    -0.06    19.36 &   396.49 f
  data arrival time                                                                                                         396.49

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.41     129.41
  clock reconvergence pessimism                                                                                    0.00     129.41
  clock uncertainty                                                                                               50.00     179.41
  init_mask_alu0_clk_gate_seed5_reg_3_latch/clk (d04cgc01nd0h0)                                                             179.41 r
  clock gating hold time                                                                         1.00            -13.37     166.04
  data required time                                                                                                        166.04
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        166.04
  data arrival time                                                                                                        -396.49
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               230.45


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_4__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place166/a (d04bfn00yduo0)                                               0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                        6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                   24    37.70 
  init_mask_in0_clk_gate_mask_reg_4__2_latch/en (d04cgc01nd0h0)                -2.21    45.59     1.00    -0.25    19.61 &   396.92 f
  data arrival time                                                                                                          396.92

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                131.32     131.32
  clock reconvergence pessimism                                                                                     0.00     131.32
  clock uncertainty                                                                                                50.00     181.32
  init_mask_in0_clk_gate_mask_reg_4__2_latch/clk (d04cgc01nd0h0)                                                             181.32 r
  clock gating hold time                                                                          1.00            -14.87     166.46
  data required time                                                                                                         166.46
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         166.46
  data arrival time                                                                                                         -396.92
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                230.47


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_tm (in)                                                                            5.41                       3.71 &   337.05 f
  test_tm (net)                                                   2     1.62 
  place1/a (d04bfn00ynud5)                                                       0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                                5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                        2     6.56 
  post_place170/a (d04bfn00yduk0)                                               -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                         4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                     2    14.33 
  place6/a (d04bfn00yduo0)                                                      -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                                6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                        5    23.16 
  place10/a (d04bfn00yduk0)                                                      0.00    29.01     1.00     0.00     8.68 &   389.06 f
  place10/o (d04bfn00yduk0)                                                               6.49     1.00             14.09 &   403.15 f
  n11 (net)                                                      30    33.06 
  init_mask_alu0_clk_gate_mask_reg_6__2_latch/te (d04cgc01nd0h0)                -0.62    13.70     1.00    -0.08     3.36 &   406.52 f
  data arrival time                                                                                                           406.52

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 135.95     135.95
  clock reconvergence pessimism                                                                                      0.00     135.95
  clock uncertainty                                                                                                 50.00     185.95
  init_mask_alu0_clk_gate_mask_reg_6__2_latch/clk (d04cgc01nd0h0)                                                             185.95 r
  clock gating hold time                                                                           1.00            -10.19     175.75
  data required time                                                                                                          175.75
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          175.75
  data arrival time                                                                                                          -406.52
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 230.77


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  post_place168/a (d04bfn00yduk0)                                                0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                         3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                     3     8.24 
  post_place346/a (d04bfn00yduo0)                                                0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                         8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                    29    42.31 
  init_mask_alu0_clk_gate_mask_reg_5__4_latch/en (d04cgc01nd0h0)                -0.57    37.27     1.00    -0.06    20.53 &   397.65 f
  data arrival time                                                                                                           397.65

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 128.99     128.99
  clock reconvergence pessimism                                                                                      0.00     128.99
  clock uncertainty                                                                                                 50.00     178.99
  init_mask_alu0_clk_gate_mask_reg_5__4_latch/clk (d04cgc01nd0h0)                                                             178.99 r
  clock gating hold time                                                                           1.00            -13.55     165.45
  data required time                                                                                                          165.45
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          165.45
  data arrival time                                                                                                          -397.65
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 232.21


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 f
  en_init (in)                                                                        5.66                       3.97 &   337.30 f
  en_init (net)                                               2     1.76 
  place17/a (d04bfn00yn0f0)                                                  0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                           5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                   2    11.35 
  post_place168/a (d04bfn00yduk0)                                            0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                     3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                 3     8.24 
  place21/a (d04bfn00yd0o0)                                                  0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                           6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                  22    36.19 
  init_mask_alu0_clk_gate_seed6_reg_latch/en (d04cgc01nd0h0)                 0.00    38.50     1.00     0.00    22.75 &   396.32 f
  data arrival time                                                                                                       396.32

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             127.75     127.75
  clock reconvergence pessimism                                                                                  0.00     127.75
  clock uncertainty                                                                                             50.00     177.75
  init_mask_alu0_clk_gate_seed6_reg_latch/clk (d04cgc01nd0h0)                                                             177.75 r
  clock gating hold time                                                                       1.00            -13.74     164.01
  data required time                                                                                                      164.01
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      164.01
  data arrival time                                                                                                      -396.32
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             232.32


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 f
  en_init (in)                                                                        5.66                       3.97 &   337.30 f
  en_init (net)                                               2     1.76 
  place17/a (d04bfn00yn0f0)                                                  0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                           5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                   2    11.35 
  post_place168/a (d04bfn00yduk0)                                            0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                     3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                 3     8.24 
  post_place346/a (d04bfn00yduo0)                                            0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                     8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                29    42.31 
  init_mask_alu0_clk_gate_seed5_reg_latch/en (d04cgc01nd0h0)                -0.58    37.81     1.00    -0.07    21.39 &   398.51 f
  data arrival time                                                                                                       398.51

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.43     129.43
  clock reconvergence pessimism                                                                                  0.00     129.43
  clock uncertainty                                                                                             50.00     179.43
  init_mask_alu0_clk_gate_seed5_reg_latch/clk (d04cgc01nd0h0)                                                             179.43 r
  clock gating hold time                                                                       1.00            -13.51     165.93
  data required time                                                                                                      165.93
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      165.93
  data arrival time                                                                                                      -398.51
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             232.58


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_5__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  post_place168/a (d04bfn00yduk0)                                               0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                        3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                    3     8.24 
  post_place166/a (d04bfn00yduo0)                                               0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                        6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                   24    37.70 
  init_mask_in0_clk_gate_mask_reg_5__0_latch/en (d04cgc01nd0h0)                -2.33    47.33     1.00    -0.26    22.08 &   399.40 f
  data arrival time                                                                                                          399.40

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                131.26     131.26
  clock reconvergence pessimism                                                                                     0.00     131.26
  clock uncertainty                                                                                                50.00     181.26
  init_mask_in0_clk_gate_mask_reg_5__0_latch/clk (d04cgc01nd0h0)                                                             181.26 r
  clock gating hold time                                                                          1.00            -15.11     166.15
  data required time                                                                                                         166.15
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         166.15
  data arrival time                                                                                                         -399.40
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                233.25


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  place21/a (d04bfn00yd0o0)                                                    0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                             6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                    22    36.19 
  init_mask_alu0_clk_gate_mask_reg_6__latch/en (d04cgc01nd0h0)                 0.00    38.65     1.00     0.00    23.72 &   397.30 f
  data arrival time                                                                                                         397.30

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.61     127.61
  clock reconvergence pessimism                                                                                    0.00     127.61
  clock uncertainty                                                                                               50.00     177.61
  init_mask_alu0_clk_gate_mask_reg_6__latch/clk (d04cgc01nd0h0)                                                             177.61 r
  clock gating hold time                                                                         1.00            -13.76     163.85
  data required time                                                                                                        163.85
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        163.85
  data arrival time                                                                                                        -397.30
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               233.45


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  post_place168/a (d04bfn00yduk0)                                                0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                         3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                     3     8.24 
  place21/a (d04bfn00yd0o0)                                                      0.00    15.39     1.00     0.00     4.41 &   359.85 f
  place21/o (d04bfn00yd0o0)                                                               6.67     1.00             13.73 &   373.58 f
  n22 (net)                                                      22    36.19 
  init_mask_alu0_clk_gate_mask_reg_5__3_latch/en (d04cgc01nd0h0)                 0.00    38.70     1.00     0.00    24.20 &   397.78 f
  data arrival time                                                                                                           397.78

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 127.46     127.46
  clock reconvergence pessimism                                                                                      0.00     127.46
  clock uncertainty                                                                                                 50.00     177.46
  init_mask_alu0_clk_gate_mask_reg_5__3_latch/clk (d04cgc01nd0h0)                                                             177.46 r
  clock gating hold time                                                                           1.00            -13.76     163.70
  data required time                                                                                                          163.70
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          163.70
  data arrival time                                                                                                          -397.78
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 234.08


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed4_reg_8_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place346/a (d04bfn00yduo0)                                              0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                       8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                  29    42.31 
  init_mask_alu0_clk_gate_seed4_reg_8_latch/en (d04cgc01nd0i0)                -0.59    38.56     1.00    -0.07    22.86 &   399.98 f
  data arrival time                                                                                                         399.98

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               128.94     128.94
  clock reconvergence pessimism                                                                                    0.00     128.94
  clock uncertainty                                                                                               50.00     178.94
  init_mask_alu0_clk_gate_seed4_reg_8_latch/clk (d04cgc01nd0i0)                                                             178.94 r
  clock gating hold time                                                                         1.00            -13.66     165.28
  data required time                                                                                                        165.28
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        165.28
  data arrival time                                                                                                        -399.98
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               234.70


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed3_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 f
  test_tm (in)                                                                       5.41                       3.71 &   337.05 f
  test_tm (net)                                              2     1.62 
  place1/a (d04bfn00ynud5)                                                  0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                           5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                   2     6.56 
  post_place170/a (d04bfn00yduk0)                                          -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                    4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                2    14.33 
  place6/a (d04bfn00yduo0)                                                 -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                           6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                   5    23.16 
  place1881/a (d04bfn00yduk0)                                               0.00    14.44     1.00     0.00     6.00 &   386.38 f
  place1881/o (d04bfn00yduk0)                                                        4.92     1.00             11.38 &   397.76 f
  n2928 (net)                                               13    19.13 
  post_place286/a (d04inn00ynuh5)                                           0.00     5.97     1.00     0.00     1.06 &   398.82 f
  post_place286/o1 (d04inn00ynuh5)                                                   5.01     1.00              4.03 &   402.84 r
  n3355 (net)                                                1     6.69 
  post_place287/a (d04inn00yduq0)                                           0.00     6.65     1.00     0.00     1.42 &   404.26 r
  post_place287/o1 (d04inn00yduq0)                                                   2.46     1.00              2.12 &   406.39 f
  n3356 (net)                                               12    12.04 
  init_mask_in0_clk_gate_seed3_reg_latch/te (d04cgc01nd0i0)                 0.00    11.50     1.00     0.00     2.07 &   408.46 f
  data arrival time                                                                                                      408.46

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            133.03     133.03
  clock reconvergence pessimism                                                                                 0.00     133.03
  clock uncertainty                                                                                            50.00     183.03
  init_mask_in0_clk_gate_seed3_reg_latch/clk (d04cgc01nd0i0)                                                             183.03 r
  clock gating hold time                                                                      1.00             -9.57     173.46
  data required time                                                                                                     173.46
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     173.46
  data arrival time                                                                                                     -408.46
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            234.99


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place20/a (d04bfn00yduo0)                                                     -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                               6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                      34    40.90 
  init_mask_alu0_clk_gate_mask_reg_6__6_latch/en (d04cgc01nd0h0)                -0.69    17.19     1.00    -0.08     2.83 &   414.09 f
  data arrival time                                                                                                           414.09

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 139.63     139.63
  clock reconvergence pessimism                                                                                      0.00     139.63
  clock uncertainty                                                                                                 50.00     189.63
  init_mask_alu0_clk_gate_mask_reg_6__6_latch/clk (d04cgc01nd0h0)                                                             189.63 r
  clock gating hold time                                                                           1.00            -10.99     178.64
  data required time                                                                                                          178.64
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          178.64
  data arrival time                                                                                                          -414.09
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 235.45


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  post_place168/a (d04bfn00yduk0)                                                0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                         3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                     3     8.24 
  post_place166/a (d04bfn00yduo0)                                                0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                         6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                    24    37.70 
  init_mask_alu0_clk_gate_mask_reg_5__0_latch/en (d04cgc01nd0h0)                -1.99    40.20     1.00    -0.22    24.30 &   401.62 f
  data arrival time                                                                                                           401.62

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 128.93     128.93
  clock reconvergence pessimism                                                                                      0.00     128.93
  clock uncertainty                                                                                                 50.00     178.93
  init_mask_alu0_clk_gate_mask_reg_5__0_latch/clk (d04cgc01nd0h0)                                                             178.93 r
  clock gating hold time                                                                           1.00            -13.98     164.96
  data required time                                                                                                          164.96
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          164.96
  data arrival time                                                                                                          -401.62
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 236.66


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_12_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place11/a (d04bfn00yduo0)                                                     0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                              8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                     55    52.08 
  init_mask_alu0_clk_gate_seed6_reg_12_latch/te (d04cgc01nd0h0)                 0.00    27.90     1.00     0.00     8.69 &   403.59 f
  data arrival time                                                                                                          403.59

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                127.16     127.16
  clock reconvergence pessimism                                                                                     0.00     127.16
  clock uncertainty                                                                                                50.00     177.16
  init_mask_alu0_clk_gate_seed6_reg_12_latch/clk (d04cgc01nd0h0)                                                             177.16 r
  clock gating hold time                                                                          1.00            -12.03     165.12
  data required time                                                                                                         165.12
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         165.12
  data arrival time                                                                                                         -403.59
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                238.47


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place166/a (d04bfn00yduo0)                                              0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                       6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                  24    37.70 
  init_mask_alu0_clk_gate_seed5_reg_1_latch/en (d04cgc01nd0h0)                -1.96    39.96     1.00    -0.22    23.05 &   400.37 f
  data arrival time                                                                                                         400.37

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               125.15     125.15
  clock reconvergence pessimism                                                                                    0.00     125.15
  clock uncertainty                                                                                               50.00     175.15
  init_mask_alu0_clk_gate_seed5_reg_1_latch/clk (d04cgc01nd0h0)                                                             175.15 r
  clock gating hold time                                                                         1.00            -13.51     161.64
  data required time                                                                                                        161.64
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        161.64
  data arrival time                                                                                                        -400.37
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               238.73


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_2__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place11/a (d04bfn00yduo0)                                                     0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                              8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                     55    52.08 
  init_mask_in0_clk_gate_mask_reg_2__2_latch/te (d04cgc01nd0h0)                 0.00    28.06     1.00     0.00     8.35 &   403.25 f
  data arrival time                                                                                                          403.25

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                126.91     126.91
  clock reconvergence pessimism                                                                                     0.00     126.91
  clock uncertainty                                                                                                50.00     176.91
  init_mask_in0_clk_gate_mask_reg_2__2_latch/clk (d04cgc01nd0h0)                                                             176.91 r
  clock gating hold time                                                                          1.00            -12.41     164.50
  data required time                                                                                                         164.50
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         164.50
  data arrival time                                                                                                         -403.25
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                238.75


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_2__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place11/a (d04bfn00yduo0)                                                     0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                              8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                     55    52.08 
  init_mask_in0_clk_gate_mask_reg_2__1_latch/te (d04cgc01nd0h0)                 0.00    28.07     1.00     0.00     8.48 &   403.38 f
  data arrival time                                                                                                          403.38

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                126.61     126.61
  clock reconvergence pessimism                                                                                     0.00     126.61
  clock uncertainty                                                                                                50.00     176.61
  init_mask_in0_clk_gate_mask_reg_2__1_latch/clk (d04cgc01nd0h0)                                                             176.61 r
  clock gating hold time                                                                          1.00            -12.40     164.21
  data required time                                                                                                         164.21
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         164.21
  data arrival time                                                                                                         -403.38
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                239.17


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed1_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 f
  test_tm (in)                                                                       5.41                       3.71 &   337.05 f
  test_tm (net)                                              2     1.62 
  place1/a (d04bfn00ynud5)                                                  0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                           5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                   2     6.56 
  post_place170/a (d04bfn00yduk0)                                          -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                    4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                2    14.33 
  place6/a (d04bfn00yduo0)                                                 -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                           6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                   5    23.16 
  place11/a (d04bfn00yduo0)                                                 0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                          8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                 55    52.08 
  init_mask_in0_clk_gate_seed1_reg_latch/te (d04cgc01nd0h0)                 0.00    28.13     1.00     0.00     8.20 &   403.11 f
  data arrival time                                                                                                      403.11

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.18     126.18
  clock reconvergence pessimism                                                                                 0.00     126.18
  clock uncertainty                                                                                            50.00     176.18
  init_mask_in0_clk_gate_seed1_reg_latch/clk (d04cgc01nd0h0)                                                             176.18 r
  clock gating hold time                                                                      1.00            -12.28     163.91
  data required time                                                                                                     163.91
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     163.91
  data arrival time                                                                                                     -403.11
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            239.20


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_1__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_mask_reg_1__latch/te (d04cgc01nd0h0)                 0.00    28.18     1.00     0.00     8.44 &   403.34 f
  data arrival time                                                                                                        403.34

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.39     126.39
  clock reconvergence pessimism                                                                                   0.00     126.39
  clock uncertainty                                                                                              50.00     176.39
  init_mask_in0_clk_gate_mask_reg_1__latch/clk (d04cgc01nd0h0)                                                             176.39 r
  clock gating hold time                                                                        1.00            -12.29     164.10
  data required time                                                                                                       164.10
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       164.10
  data arrival time                                                                                                       -403.34
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              239.24


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place346/a (d04bfn00yduo0)                                              0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                       8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                  29    42.31 
  init_mask_alu0_clk_gate_seed5_reg_6_latch/en (d04cgc01nd0h0)                -0.62    39.99     1.00    -0.07    27.60 &   404.73 f
  data arrival time                                                                                                         404.73

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.14     129.14
  clock reconvergence pessimism                                                                                    0.00     129.14
  clock uncertainty                                                                                               50.00     179.14
  init_mask_alu0_clk_gate_seed5_reg_6_latch/clk (d04cgc01nd0h0)                                                             179.14 r
  clock gating hold time                                                                         1.00            -13.95     165.18
  data required time                                                                                                        165.18
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        165.18
  data arrival time                                                                                                        -404.73
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               239.54


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_1__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place11/a (d04bfn00yduo0)                                                     0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                              8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                     55    52.08 
  init_mask_in0_clk_gate_mask_reg_1__0_latch/te (d04cgc01nd0h0)                 0.00    28.28     1.00     0.00     8.76 &   403.66 f
  data arrival time                                                                                                          403.66

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                126.41     126.41
  clock reconvergence pessimism                                                                                     0.00     126.41
  clock uncertainty                                                                                                50.00     176.41
  init_mask_in0_clk_gate_mask_reg_1__0_latch/clk (d04cgc01nd0h0)                                                             176.41 r
  clock gating hold time                                                                          1.00            -12.30     164.11
  data required time                                                                                                         164.11
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         164.11
  data arrival time                                                                                                         -403.66
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                239.56


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed2_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_seed2_reg_3_latch/te (d04cgc01nd0h0)                 0.00    27.93     1.00     0.00     9.19 &   404.10 f
  data arrival time                                                                                                        404.10

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.92     126.92
  clock reconvergence pessimism                                                                                   0.00     126.92
  clock uncertainty                                                                                              50.00     176.92
  init_mask_in0_clk_gate_seed2_reg_3_latch/clk (d04cgc01nd0h0)                                                             176.92 r
  clock gating hold time                                                                        1.00            -12.38     164.54
  data required time                                                                                                       164.54
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       164.54
  data arrival time                                                                                                       -404.10
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              239.56


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed2_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 f
  test_tm (in)                                                                       5.41                       3.71 &   337.05 f
  test_tm (net)                                              2     1.62 
  place1/a (d04bfn00ynud5)                                                  0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                           5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                   2     6.56 
  post_place170/a (d04bfn00yduk0)                                          -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                    4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                2    14.33 
  place6/a (d04bfn00yduo0)                                                 -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                           6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                   5    23.16 
  place11/a (d04bfn00yduo0)                                                 0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                          8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                 55    52.08 
  init_mask_in0_clk_gate_seed2_reg_latch/te (d04cgc01nd0h0)                 0.00    27.96     1.00     0.00     9.59 &   404.49 f
  data arrival time                                                                                                      404.49

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.95     126.95
  clock reconvergence pessimism                                                                                 0.00     126.95
  clock uncertainty                                                                                            50.00     176.95
  init_mask_in0_clk_gate_seed2_reg_latch/clk (d04cgc01nd0h0)                                                             176.95 r
  clock gating hold time                                                                      1.00            -12.39     164.56
  data required time                                                                                                     164.56
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     164.56
  data arrival time                                                                                                     -404.49
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            239.93


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed1_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_seed1_reg_0_latch/te (d04cgc01nd0h0)                 0.00    28.42     1.00     0.00     9.33 &   404.23 f
  data arrival time                                                                                                        404.23

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.51     126.51
  clock reconvergence pessimism                                                                                   0.00     126.51
  clock uncertainty                                                                                              50.00     176.51
  init_mask_in0_clk_gate_seed1_reg_0_latch/clk (d04cgc01nd0h0)                                                             176.51 r
  clock gating hold time                                                                        1.00            -12.33     164.18
  data required time                                                                                                       164.18
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       164.18
  data arrival time                                                                                                       -404.23
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              240.05


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  post_place168/a (d04bfn00yduk0)                                                0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                         3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                     3     8.24 
  post_place166/a (d04bfn00yduo0)                                                0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                         6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                    24    37.70 
  init_mask_alu0_clk_gate_mask_reg_5__5_latch/en (d04cgc01nd0h0)                -2.00    40.32     1.00    -0.23    24.86 &   402.18 f
  data arrival time                                                                                                           402.18

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 125.62     125.62
  clock reconvergence pessimism                                                                                      0.00     125.62
  clock uncertainty                                                                                                 50.00     175.62
  init_mask_alu0_clk_gate_mask_reg_5__5_latch/clk (d04cgc01nd0h0)                                                             175.62 r
  clock gating hold time                                                                           1.00            -13.50     162.11
  data required time                                                                                                          162.11
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          162.11
  data arrival time                                                                                                          -402.18
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 240.07


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_1__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place11/a (d04bfn00yduo0)                                                     0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                              8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                     55    52.08 
  init_mask_in0_clk_gate_mask_reg_1__1_latch/te (d04cgc01nd0h0)                 0.00    30.78     1.00     0.00    15.53 &   410.43 f
  data arrival time                                                                                                          410.43

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                132.92     132.92
  clock reconvergence pessimism                                                                                     0.00     132.92
  clock uncertainty                                                                                                50.00     182.92
  init_mask_in0_clk_gate_mask_reg_1__1_latch/clk (d04cgc01nd0h0)                                                             182.92 r
  clock gating hold time                                                                          1.00            -12.56     170.36
  data required time                                                                                                         170.36
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         170.36
  data arrival time                                                                                                         -410.43
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                240.07


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place166/a (d04bfn00yduo0)                                              0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                       6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                  24    37.70 
  init_mask_alu0_clk_gate_seed5_reg_0_latch/en (d04cgc01nd0h0)                -1.88    38.92     1.00    -0.21    19.88 &   397.20 f
  data arrival time                                                                                                         397.20

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               120.91     120.91
  clock reconvergence pessimism                                                                                    0.00     120.91
  clock uncertainty                                                                                               50.00     170.91
  init_mask_alu0_clk_gate_seed5_reg_0_latch/clk (d04cgc01nd0h0)                                                             170.91 r
  clock gating hold time                                                                         1.00            -13.82     157.09
  data required time                                                                                                        157.09
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        157.09
  data arrival time                                                                                                        -397.20
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               240.10


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed1_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_seed1_reg_1_latch/te (d04cgc01nd0h0)                 0.00    30.78     1.00     0.00    15.80 &   410.70 f
  data arrival time                                                                                                        410.70

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              132.91     132.91
  clock reconvergence pessimism                                                                                   0.00     132.91
  clock uncertainty                                                                                              50.00     182.91
  init_mask_in0_clk_gate_seed1_reg_1_latch/clk (d04cgc01nd0h0)                                                             182.91 r
  clock gating hold time                                                                        1.00            -12.56     170.36
  data required time                                                                                                       170.36
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       170.36
  data arrival time                                                                                                       -410.70
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              240.35


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed2_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_seed2_reg_2_latch/te (d04cgc01nd0h0)                 0.00    27.97     1.00     0.00     9.81 &   404.71 f
  data arrival time                                                                                                        404.71

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.72     126.72
  clock reconvergence pessimism                                                                                   0.00     126.72
  clock uncertainty                                                                                              50.00     176.72
  init_mask_in0_clk_gate_seed2_reg_2_latch/clk (d04cgc01nd0h0)                                                             176.72 r
  clock gating hold time                                                                        1.00            -12.38     164.34
  data required time                                                                                                       164.34
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       164.34
  data arrival time                                                                                                       -404.71
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              240.37


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed3_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_seed3_reg_0_latch/te (d04cgc01nd0h0)                 0.00    30.78     1.00     0.00    15.93 &   410.83 f
  data arrival time                                                                                                        410.83

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              132.88     132.88
  clock reconvergence pessimism                                                                                   0.00     132.88
  clock uncertainty                                                                                              50.00     182.88
  init_mask_in0_clk_gate_seed3_reg_0_latch/clk (d04cgc01nd0h0)                                                             182.88 r
  clock gating hold time                                                                        1.00            -12.56     170.32
  data required time                                                                                                       170.32
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       170.32
  data arrival time                                                                                                       -410.83
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              240.51


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed4_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place166/a (d04bfn00yduo0)                                             0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                      6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                 24    37.70 
  init_mask_in0_clk_gate_seed4_reg_1_latch/en (d04cgc01nd0h0)                -2.66    51.32     1.00    -0.30    33.01 &   410.33 f
  data arrival time                                                                                                        410.33

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              136.05     136.05
  clock reconvergence pessimism                                                                                   0.00     136.05
  clock uncertainty                                                                                              50.00     186.05
  init_mask_in0_clk_gate_seed4_reg_1_latch/clk (d04cgc01nd0h0)                                                             186.05 r
  clock gating hold time                                                                        1.00            -16.29     169.76
  data required time                                                                                                       169.76
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       169.76
  data arrival time                                                                                                       -410.33
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              240.57


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_10_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place11/a (d04bfn00yduo0)                                                     0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                              8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                     55    52.08 
  init_mask_alu0_clk_gate_seed6_reg_10_latch/te (d04cgc01nd0h0)                 0.00    30.17     1.00     0.00    12.88 &   407.79 f
  data arrival time                                                                                                          407.79

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                129.74     129.74
  clock reconvergence pessimism                                                                                     0.00     129.74
  clock uncertainty                                                                                                50.00     179.74
  init_mask_alu0_clk_gate_seed6_reg_10_latch/clk (d04cgc01nd0h0)                                                             179.74 r
  clock gating hold time                                                                          1.00            -12.77     166.97
  data required time                                                                                                         166.97
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         166.97
  data arrival time                                                                                                         -407.79
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                240.81


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed4_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  post_place168/a (d04bfn00yduk0)                                             0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                      3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                  3     8.24 
  post_place166/a (d04bfn00yduo0)                                             0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                      6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                                 24    37.70 
  init_mask_in0_clk_gate_seed4_reg_0_latch/en (d04cgc01nd0h0)                -2.66    51.29     1.00    -0.30    32.61 &   409.92 f
  data arrival time                                                                                                        409.92

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              134.92     134.92
  clock reconvergence pessimism                                                                                   0.00     134.92
  clock uncertainty                                                                                              50.00     184.92
  init_mask_in0_clk_gate_seed4_reg_0_latch/clk (d04cgc01nd0h0)                                                             184.92 r
  clock gating hold time                                                                        1.00            -16.24     168.67
  data required time                                                                                                       168.67
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       168.67
  data arrival time                                                                                                       -409.92
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              241.25


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_8_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place346/a (d04bfn00yduo0)                                              0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                       8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                  29    42.31 
  init_mask_alu0_clk_gate_seed5_reg_8_latch/en (d04cgc01nd0h0)                -0.58    37.90     1.00    -0.07    21.82 &   398.94 f
  data arrival time                                                                                                         398.94

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               120.94     120.94
  clock reconvergence pessimism                                                                                    0.00     120.94
  clock uncertainty                                                                                               50.00     170.94
  init_mask_alu0_clk_gate_seed5_reg_8_latch/clk (d04cgc01nd0h0)                                                             170.94 r
  clock gating hold time                                                                         1.00            -13.67     157.27
  data required time                                                                                                        157.27
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        157.27
  data arrival time                                                                                                        -398.94
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               241.68


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_8_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed6_reg_8_latch/te (d04cgc01nd0h0)                 0.00    29.73     1.00     0.00    11.58 &   406.48 f
  data arrival time                                                                                                         406.48

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.11     127.11
  clock reconvergence pessimism                                                                                    0.00     127.11
  clock uncertainty                                                                                               50.00     177.11
  init_mask_alu0_clk_gate_seed6_reg_8_latch/clk (d04cgc01nd0h0)                                                             177.11 r
  clock gating hold time                                                                         1.00            -12.32     164.80
  data required time                                                                                                        164.80
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.80
  data arrival time                                                                                                        -406.48
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               241.68


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_11_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  place18/a (d04bfn00yduk0)                                                     0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                             10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                      7    32.65 
  place20/a (d04bfn00yduo0)                                                    -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                              6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                     34    40.90 
  init_mask_alu0_clk_gate_seed6_reg_11_latch/en (d04cgc01nd0h0)                -1.86    33.32     1.00    -0.21     5.87 &   417.12 f
  data arrival time                                                                                                          417.12

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                138.44     138.44
  clock reconvergence pessimism                                                                                     0.00     138.44
  clock uncertainty                                                                                                50.00     188.44
  init_mask_alu0_clk_gate_seed6_reg_11_latch/clk (d04cgc01nd0h0)                                                             188.44 r
  clock gating hold time                                                                          1.00            -13.24     175.20
  data required time                                                                                                         175.20
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         175.20
  data arrival time                                                                                                         -417.12
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                241.92


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 f
  en_init (in)                                                                       5.66                       3.97 &   337.30 f
  en_init (net)                                              2     1.76 
  place17/a (d04bfn00yn0f0)                                                 0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                          5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                  2    11.35 
  post_place168/a (d04bfn00yduk0)                                           0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                    3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                3     8.24 
  post_place166/a (d04bfn00yduo0)                                           0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                    6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                               24    37.70 
  init_mask_in0_clk_gate_seed5_reg_latch/en (d04cgc01nd0h0)                -2.60    50.83     1.00    -0.29    29.72 &   407.04 f
  data arrival time                                                                                                      407.04

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            130.37     130.37
  clock reconvergence pessimism                                                                                 0.00     130.37
  clock uncertainty                                                                                            50.00     180.37
  init_mask_in0_clk_gate_seed5_reg_latch/clk (d04cgc01nd0h0)                                                             180.37 r
  clock gating hold time                                                                      1.00            -15.37     165.00
  data required time                                                                                                     165.00
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     165.00
  data arrival time                                                                                                     -407.04
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            242.04


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed2_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_seed2_reg_0_latch/te (d04cgc01nd0h0)                 0.00    28.63     1.00     0.00    11.13 &   406.04 f
  data arrival time                                                                                                        406.04

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.27     126.27
  clock reconvergence pessimism                                                                                   0.00     126.27
  clock uncertainty                                                                                              50.00     176.27
  init_mask_in0_clk_gate_seed2_reg_0_latch/clk (d04cgc01nd0h0)                                                             176.27 r
  clock gating hold time                                                                        1.00            -12.33     163.94
  data required time                                                                                                       163.94
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       163.94
  data arrival time                                                                                                       -406.04
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              242.10


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_2__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_mask_reg_2__latch/te (d04cgc01nd0h0)                 0.00    28.63     1.00     0.00    11.30 &   406.21 f
  data arrival time                                                                                                        406.21

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.36     126.36
  clock reconvergence pessimism                                                                                   0.00     126.36
  clock uncertainty                                                                                              50.00     176.36
  init_mask_in0_clk_gate_mask_reg_2__latch/clk (d04cgc01nd0h0)                                                             176.36 r
  clock gating hold time                                                                        1.00            -12.34     164.02
  data required time                                                                                                       164.02
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       164.02
  data arrival time                                                                                                       -406.21
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              242.19


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_1__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place11/a (d04bfn00yduo0)                                                     0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                              8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                     55    52.08 
  init_mask_in0_clk_gate_mask_reg_1__2_latch/te (d04cgc01nd0h0)                 0.00    28.04     1.00     0.00     7.87 &   402.77 f
  data arrival time                                                                                                          402.77

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                122.23     122.23
  clock reconvergence pessimism                                                                                     0.00     122.23
  clock uncertainty                                                                                                50.00     172.23
  init_mask_in0_clk_gate_mask_reg_1__2_latch/clk (d04cgc01nd0h0)                                                             172.23 r
  clock gating hold time                                                                          1.00            -11.66     160.56
  data required time                                                                                                         160.56
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         160.56
  data arrival time                                                                                                         -402.77
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                242.21


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed1_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_seed1_reg_3_latch/te (d04cgc01nd0h0)                 0.00    28.06     1.00     0.00     7.91 &   402.81 f
  data arrival time                                                                                                        402.81

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              122.23     122.23
  clock reconvergence pessimism                                                                                   0.00     122.23
  clock uncertainty                                                                                              50.00     172.23
  init_mask_in0_clk_gate_seed1_reg_3_latch/clk (d04cgc01nd0h0)                                                             172.23 r
  clock gating hold time                                                                        1.00            -11.67     160.56
  data required time                                                                                                       160.56
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       160.56
  data arrival time                                                                                                       -402.81
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              242.25


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_2__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place11/a (d04bfn00yduo0)                                                     0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                              8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                     55    52.08 
  init_mask_in0_clk_gate_mask_reg_2__0_latch/te (d04cgc01nd0h0)                 0.00    28.64     1.00     0.00    11.47 &   406.38 f
  data arrival time                                                                                                          406.38

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                126.36     126.36
  clock reconvergence pessimism                                                                                     0.00     126.36
  clock uncertainty                                                                                                50.00     176.36
  init_mask_in0_clk_gate_mask_reg_2__0_latch/clk (d04cgc01nd0h0)                                                             176.36 r
  clock gating hold time                                                                          1.00            -12.34     164.02
  data required time                                                                                                         164.02
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         164.02
  data arrival time                                                                                                         -406.38
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                242.35


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_14_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place11/a (d04bfn00yduo0)                                                     0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                              8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                     55    52.08 
  init_mask_alu0_clk_gate_seed6_reg_14_latch/te (d04cgc01nd0h0)                 0.00    30.24     1.00     0.00    12.30 &   407.20 f
  data arrival time                                                                                                          407.20

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                127.09     127.09
  clock reconvergence pessimism                                                                                     0.00     127.09
  clock uncertainty                                                                                                50.00     177.09
  init_mask_alu0_clk_gate_seed6_reg_14_latch/clk (d04cgc01nd0h0)                                                             177.09 r
  clock gating hold time                                                                          1.00            -12.39     164.70
  data required time                                                                                                         164.70
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         164.70
  data arrival time                                                                                                         -407.20
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                242.50


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed2_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_seed2_reg_1_latch/te (d04cgc01nd0h0)                 0.00    28.64     1.00     0.00    11.59 &   406.50 f
  data arrival time                                                                                                        406.50

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.29     126.29
  clock reconvergence pessimism                                                                                   0.00     126.29
  clock uncertainty                                                                                              50.00     176.29
  init_mask_in0_clk_gate_seed2_reg_1_latch/clk (d04cgc01nd0h0)                                                             176.29 r
  clock gating hold time                                                                        1.00            -12.34     163.95
  data required time                                                                                                       163.95
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       163.95
  data arrival time                                                                                                       -406.50
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              242.55


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  post_place168/a (d04bfn00yduk0)                                                0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                         3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                     3     8.24 
  post_place346/a (d04bfn00yduo0)                                                0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                         8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                    29    42.31 
  init_mask_alu0_clk_gate_mask_reg_5__6_latch/en (d04cgc01nd0h0)                -0.62    40.01     1.00    -0.07    27.75 &   404.88 f
  data arrival time                                                                                                           404.88

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 125.67     125.67
  clock reconvergence pessimism                                                                                      0.00     125.67
  clock uncertainty                                                                                                 50.00     175.67
  init_mask_alu0_clk_gate_mask_reg_5__6_latch/clk (d04cgc01nd0h0)                                                             175.67 r
  clock gating hold time                                                                           1.00            -13.46     162.21
  data required time                                                                                                          162.21
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          162.21
  data arrival time                                                                                                          -404.88
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 242.67


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_10_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place11/a (d04bfn00yduo0)                                                     0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                              8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                     55    52.08 
  init_mask_alu0_clk_gate_seed5_reg_10_latch/te (d04cgc01nd0h0)                 0.00    30.24     1.00     0.00    12.61 &   407.52 f
  data arrival time                                                                                                          407.52

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                127.08     127.08
  clock reconvergence pessimism                                                                                     0.00     127.08
  clock uncertainty                                                                                                50.00     177.08
  init_mask_alu0_clk_gate_seed5_reg_10_latch/clk (d04cgc01nd0h0)                                                             177.08 r
  clock gating hold time                                                                          1.00            -12.39     164.68
  data required time                                                                                                         164.68
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         164.68
  data arrival time                                                                                                         -407.52
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                242.83


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed6_reg_7_latch/te (d04cgc01nd0h0)                 0.00    30.31     1.00     0.00    12.89 &   407.79 f
  data arrival time                                                                                                         407.79

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.18     127.18
  clock reconvergence pessimism                                                                                    0.00     127.18
  clock uncertainty                                                                                               50.00     177.18
  init_mask_alu0_clk_gate_seed6_reg_7_latch/clk (d04cgc01nd0h0)                                                             177.18 r
  clock gating hold time                                                                         1.00            -12.41     164.77
  data required time                                                                                                        164.77
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.77
  data arrival time                                                                                                        -407.79
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               243.02


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed4_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 f
  en_init (in)                                                                       5.66                       3.97 &   337.30 f
  en_init (net)                                              2     1.76 
  place17/a (d04bfn00yn0f0)                                                 0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                          5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                  2    11.35 
  post_place168/a (d04bfn00yduk0)                                           0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                    3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                3     8.24 
  post_place166/a (d04bfn00yduo0)                                           0.00    17.67     1.00     0.00     8.20 &   363.64 f
  post_place166/o (d04bfn00yduo0)                                                    6.80     1.00             13.68 &   377.32 f
  n3421 (net)                                               24    37.70 
  init_mask_in0_clk_gate_seed4_reg_latch/en (d04cgc01nd0h0)                -2.62    51.05     1.00    -0.29    30.78 &   408.10 f
  data arrival time                                                                                                      408.10

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            130.43     130.43
  clock reconvergence pessimism                                                                                 0.00     130.43
  clock uncertainty                                                                                            50.00     180.43
  init_mask_in0_clk_gate_seed4_reg_latch/clk (d04cgc01nd0h0)                                                             180.43 r
  clock gating hold time                                                                      1.00            -15.39     165.04
  data required time                                                                                                     165.04
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     165.04
  data arrival time                                                                                                     -408.10
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            243.06


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_9_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed5_reg_9_latch/te (d04cgc01nd0h0)                 0.00    30.24     1.00     0.00    12.80 &   407.71 f
  data arrival time                                                                                                         407.71

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.04     127.04
  clock reconvergence pessimism                                                                                    0.00     127.04
  clock uncertainty                                                                                               50.00     177.04
  init_mask_alu0_clk_gate_seed5_reg_9_latch/clk (d04cgc01nd0h0)                                                             177.04 r
  clock gating hold time                                                                         1.00            -12.39     164.65
  data required time                                                                                                        164.65
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.65
  data arrival time                                                                                                        -407.71
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               243.06


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  post_place168/a (d04bfn00yduk0)                                              0.00     5.48     1.00     0.00     0.30 &   347.58 f
  post_place168/o (d04bfn00yduk0)                                                       3.03     1.00              7.86 &   355.44 f
  n3311 (net)                                                   3     8.24 
  post_place346/a (d04bfn00yduo0)                                              0.00    17.34     1.00     0.00     7.35 &   362.79 f
  post_place346/o (d04bfn00yduo0)                                                       8.36     1.00             14.33 &   377.12 f
  n3422 (net)                                                  29    42.31 
  init_mask_alu0_clk_gate_seed5_reg_2_latch/en (d04cgc01nd0h0)                -0.60    39.01     1.00    -0.07    24.26 &   401.38 f
  data arrival time                                                                                                         401.38

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               120.88     120.88
  clock reconvergence pessimism                                                                                    0.00     120.88
  clock uncertainty                                                                                               50.00     170.88
  init_mask_alu0_clk_gate_seed5_reg_2_latch/clk (d04cgc01nd0h0)                                                             170.88 r
  clock gating hold time                                                                         1.00            -13.83     157.05
  data required time                                                                                                        157.05
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        157.05
  data arrival time                                                                                                        -401.38
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               244.33


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_10_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  place18/a (d04bfn00yduk0)                                                     0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                             10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                      7    32.65 
  place20/a (d04bfn00yduo0)                                                    -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                              6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                     34    40.90 
  init_mask_alu0_clk_gate_seed6_reg_10_latch/en (d04cgc01nd0h0)                -0.38    12.89     1.00    -0.05     3.28 &   414.53 f
  data arrival time                                                                                                          414.53

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                129.74     129.74
  clock reconvergence pessimism                                                                                     0.00     129.74
  clock uncertainty                                                                                                50.00     179.74
  init_mask_alu0_clk_gate_seed6_reg_10_latch/clk (d04cgc01nd0h0)                                                             179.74 r
  clock gating hold time                                                                          1.00            -10.22     169.52
  data required time                                                                                                         169.52
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         169.52
  data arrival time                                                                                                         -414.53
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                245.01


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_tm (in)                                                                            5.41                       3.71 &   337.05 f
  test_tm (net)                                                   2     1.62 
  place1/a (d04bfn00ynud5)                                                       0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                                5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                        2     6.56 
  post_place170/a (d04bfn00yduk0)                                               -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                         4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                     2    14.33 
  place6/a (d04bfn00yduo0)                                                      -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                                6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                        5    23.16 
  place11/a (d04bfn00yduo0)                                                      0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                               8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                      55    52.08 
  init_mask_alu0_clk_gate_mask_reg_5__3_latch/te (d04cgc01nd0h0)                 0.00    30.96     1.00     0.00    14.92 &   409.82 f
  data arrival time                                                                                                           409.82

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 127.46     127.46
  clock reconvergence pessimism                                                                                      0.00     127.46
  clock uncertainty                                                                                                 50.00     177.46
  init_mask_alu0_clk_gate_mask_reg_5__3_latch/clk (d04cgc01nd0h0)                                                             177.46 r
  clock gating hold time                                                                           1.00            -12.76     164.69
  data required time                                                                                                          164.69
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          164.69
  data arrival time                                                                                                          -409.82
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 245.13


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_3__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place1881/a (d04bfn00yduk0)                                                   0.00    14.44     1.00     0.00     6.00 &   386.38 f
  place1881/o (d04bfn00yduk0)                                                            4.92     1.00             11.38 &   397.76 f
  n2928 (net)                                                   13    19.13 
  post_place286/a (d04inn00ynuh5)                                               0.00     5.97     1.00     0.00     1.06 &   398.82 f
  post_place286/o1 (d04inn00ynuh5)                                                       5.01     1.00              4.03 &   402.84 r
  n3355 (net)                                                    1     6.69 
  post_place287/a (d04inn00yduq0)                                               0.00     6.65     1.00     0.00     1.42 &   404.26 r
  post_place287/o1 (d04inn00yduq0)                                                       2.46     1.00              2.12 &   406.39 f
  n3356 (net)                                                   12    12.04 
  init_mask_in0_clk_gate_mask_reg_3__0_latch/te (d04cgc01nd0h0)                 0.00    17.28     1.00     0.00     4.76 &   411.15 f
  data arrival time                                                                                                          411.15

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                126.03     126.03
  clock reconvergence pessimism                                                                                     0.00     126.03
  clock uncertainty                                                                                                50.00     176.03
  init_mask_in0_clk_gate_mask_reg_3__0_latch/clk (d04cgc01nd0h0)                                                             176.03 r
  clock gating hold time                                                                          1.00            -10.09     165.94
  data required time                                                                                                         165.94
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         165.94
  data arrival time                                                                                                         -411.15
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                245.21


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_3__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place1881/a (d04bfn00yduk0)                                                 0.00    14.44     1.00     0.00     6.00 &   386.38 f
  place1881/o (d04bfn00yduk0)                                                          4.92     1.00             11.38 &   397.76 f
  n2928 (net)                                                 13    19.13 
  post_place286/a (d04inn00ynuh5)                                             0.00     5.97     1.00     0.00     1.06 &   398.82 f
  post_place286/o1 (d04inn00ynuh5)                                                     5.01     1.00              4.03 &   402.84 r
  n3355 (net)                                                  1     6.69 
  post_place287/a (d04inn00yduq0)                                             0.00     6.65     1.00     0.00     1.42 &   404.26 r
  post_place287/o1 (d04inn00yduq0)                                                     2.46     1.00              2.12 &   406.39 f
  n3356 (net)                                                 12    12.04 
  init_mask_in0_clk_gate_mask_reg_3__latch/te (d04cgc01nd0h0)                 0.00    17.31     1.00     0.00     4.95 &   411.34 f
  data arrival time                                                                                                        411.34

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.07     126.07
  clock reconvergence pessimism                                                                                   0.00     126.07
  clock uncertainty                                                                                              50.00     176.07
  init_mask_in0_clk_gate_mask_reg_3__latch/clk (d04cgc01nd0h0)                                                             176.07 r
  clock gating hold time                                                                        1.00            -10.10     165.97
  data required time                                                                                                       165.97
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       165.97
  data arrival time                                                                                                       -411.34
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              245.36


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place19/a (d04bfn00yduk0)                                                     -2.04    26.25     1.00    -0.23    10.42 &   400.34 f
  place19/o (d04bfn00yduk0)                                                               4.84     1.00             12.96 &   413.30 f
  n20 (net)                                                      27    30.34 
  init_mask_alu0_clk_gate_mask_reg_2__1_latch/en (d04cgc01nd0h0)                -0.47    31.18     1.00    -0.05     4.83 &   418.13 f
  data arrival time                                                                                                           418.13

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 135.41     135.41
  clock reconvergence pessimism                                                                                      0.00     135.41
  clock uncertainty                                                                                                 50.00     185.41
  init_mask_alu0_clk_gate_mask_reg_2__1_latch/clk (d04cgc01nd0h0)                                                             185.41 r
  clock gating hold time                                                                           1.00            -12.74     172.67
  data required time                                                                                                          172.67
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          172.67
  data arrival time                                                                                                          -418.13
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 245.45


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_mask_reg_6__latch/te (d04cgc01nd0h0)                 0.00    31.22     1.00     0.00    15.63 &   410.54 f
  data arrival time                                                                                                         410.54

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.61     127.61
  clock reconvergence pessimism                                                                                    0.00     127.61
  clock uncertainty                                                                                               50.00     177.61
  init_mask_alu0_clk_gate_mask_reg_6__latch/clk (d04cgc01nd0h0)                                                             177.61 r
  clock gating hold time                                                                         1.00            -12.81     164.80
  data required time                                                                                                        164.80
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.80
  data arrival time                                                                                                        -410.54
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               245.73


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_13_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place11/a (d04bfn00yduo0)                                                     0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                              8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                     55    52.08 
  init_mask_alu0_clk_gate_seed6_reg_13_latch/te (d04cgc01nd0h0)                 0.00    30.29     1.00     0.00    11.94 &   406.85 f
  data arrival time                                                                                                          406.85

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                123.35     123.35
  clock reconvergence pessimism                                                                                     0.00     123.35
  clock uncertainty                                                                                                50.00     173.35
  init_mask_alu0_clk_gate_seed6_reg_13_latch/clk (d04cgc01nd0h0)                                                             173.35 r
  clock gating hold time                                                                          1.00            -12.24     161.11
  data required time                                                                                                         161.11
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         161.11
  data arrival time                                                                                                         -406.85
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                245.74


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_seed5_reg_3_latch/te (d04cgc01nd0h0)                 0.00    30.42     1.00     0.00    12.48 &   407.38 f
  data arrival time                                                                                                        407.38

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              123.22     123.22
  clock reconvergence pessimism                                                                                   0.00     123.22
  clock uncertainty                                                                                              50.00     173.22
  init_mask_in0_clk_gate_seed5_reg_3_latch/clk (d04cgc01nd0h0)                                                             173.22 r
  clock gating hold time                                                                        1.00            -12.25     160.97
  data required time                                                                                                       160.97
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       160.97
  data arrival time                                                                                                       -407.38
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              246.41


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed4_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_seed4_reg_3_latch/te (d04cgc01nd0i0)                 0.00    30.53     1.00     0.00    13.11 &   408.02 f
  data arrival time                                                                                                        408.02

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              123.57     123.57
  clock reconvergence pessimism                                                                                   0.00     123.57
  clock uncertainty                                                                                              50.00     173.57
  init_mask_in0_clk_gate_seed4_reg_3_latch/clk (d04cgc01nd0i0)                                                             173.57 r
  clock gating hold time                                                                        1.00            -12.28     161.29
  data required time                                                                                                       161.29
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       161.29
  data arrival time                                                                                                       -408.02
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              246.73


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_3__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place1881/a (d04bfn00yduk0)                                                   0.00    14.44     1.00     0.00     6.00 &   386.38 f
  place1881/o (d04bfn00yduk0)                                                            4.92     1.00             11.38 &   397.76 f
  n2928 (net)                                                   13    19.13 
  post_place286/a (d04inn00ynuh5)                                               0.00     5.97     1.00     0.00     1.06 &   398.82 f
  post_place286/o1 (d04inn00ynuh5)                                                       5.01     1.00              4.03 &   402.84 r
  n3355 (net)                                                    1     6.69 
  post_place287/a (d04inn00yduq0)                                               0.00     6.65     1.00     0.00     1.42 &   404.26 r
  post_place287/o1 (d04inn00yduq0)                                                       2.46     1.00              2.12 &   406.39 f
  n3356 (net)                                                   12    12.04 
  init_mask_in0_clk_gate_mask_reg_3__1_latch/te (d04cgc01nd0h0)                 0.00    21.97     1.00     0.00     8.85 &   415.24 f
  data arrival time                                                                                                          415.24

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                129.70     129.70
  clock reconvergence pessimism                                                                                     0.00     129.70
  clock uncertainty                                                                                                50.00     179.70
  init_mask_in0_clk_gate_mask_reg_3__1_latch/clk (d04cgc01nd0h0)                                                             179.70 r
  clock gating hold time                                                                          1.00            -11.38     168.32
  data required time                                                                                                         168.32
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         168.32
  data arrival time                                                                                                         -415.24
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                246.92


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed6_reg_0_latch/te (d04cgc01nd0h0)                 0.00    31.46     1.00     0.00    17.07 &   411.97 f
  data arrival time                                                                                                         411.97

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.70     127.70
  clock reconvergence pessimism                                                                                    0.00     127.70
  clock uncertainty                                                                                               50.00     177.70
  init_mask_alu0_clk_gate_seed6_reg_0_latch/clk (d04cgc01nd0h0)                                                             177.70 r
  clock gating hold time                                                                         1.00            -12.85     164.85
  data required time                                                                                                        164.85
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.85
  data arrival time                                                                                                        -411.97
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               247.12


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed3_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place1881/a (d04bfn00yduk0)                                                 0.00    14.44     1.00     0.00     6.00 &   386.38 f
  place1881/o (d04bfn00yduk0)                                                          4.92     1.00             11.38 &   397.76 f
  n2928 (net)                                                 13    19.13 
  post_place286/a (d04inn00ynuh5)                                             0.00     5.97     1.00     0.00     1.06 &   398.82 f
  post_place286/o1 (d04inn00ynuh5)                                                     5.01     1.00              4.03 &   402.84 r
  n3355 (net)                                                  1     6.69 
  post_place287/a (d04inn00yduq0)                                             0.00     6.65     1.00     0.00     1.42 &   404.26 r
  post_place287/o1 (d04inn00yduq0)                                                     2.46     1.00              2.12 &   406.39 f
  n3356 (net)                                                 12    12.04 
  init_mask_in0_clk_gate_seed3_reg_2_latch/te (d04cgc01nd0h0)                 0.00    21.90     1.00     0.00     9.16 &   415.55 f
  data arrival time                                                                                                        415.55

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              129.47     129.47
  clock reconvergence pessimism                                                                                   0.00     129.47
  clock uncertainty                                                                                              50.00     179.47
  init_mask_in0_clk_gate_seed3_reg_2_latch/clk (d04cgc01nd0h0)                                                             179.47 r
  clock gating hold time                                                                        1.00            -11.35     168.11
  data required time                                                                                                       168.11
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       168.11
  data arrival time                                                                                                       -415.55
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              247.43


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_3__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place1881/a (d04bfn00yduk0)                                                   0.00    14.44     1.00     0.00     6.00 &   386.38 f
  place1881/o (d04bfn00yduk0)                                                            4.92     1.00             11.38 &   397.76 f
  n2928 (net)                                                   13    19.13 
  post_place286/a (d04inn00ynuh5)                                               0.00     5.97     1.00     0.00     1.06 &   398.82 f
  post_place286/o1 (d04inn00ynuh5)                                                       5.01     1.00              4.03 &   402.84 r
  n3355 (net)                                                    1     6.69 
  post_place287/a (d04inn00yduq0)                                               0.00     6.65     1.00     0.00     1.42 &   404.26 r
  post_place287/o1 (d04inn00yduq0)                                                       2.46     1.00              2.12 &   406.39 f
  n3356 (net)                                                   12    12.04 
  init_mask_in0_clk_gate_mask_reg_3__2_latch/te (d04cgc01nd0h0)                 0.00    21.91     1.00     0.00     9.37 &   415.76 f
  data arrival time                                                                                                          415.76

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                129.68     129.68
  clock reconvergence pessimism                                                                                     0.00     129.68
  clock uncertainty                                                                                                50.00     179.68
  init_mask_in0_clk_gate_mask_reg_3__2_latch/clk (d04cgc01nd0h0)                                                             179.68 r
  clock gating hold time                                                                          1.00            -11.37     168.31
  data required time                                                                                                         168.31
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         168.31
  data arrival time                                                                                                         -415.76
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                247.45


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed1_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_seed1_reg_2_latch/te (d04cgc01nd0h0)                 0.00    30.65     1.00     0.00    13.79 &   408.69 f
  data arrival time                                                                                                        408.69

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              123.49     123.49
  clock reconvergence pessimism                                                                                   0.00     123.49
  clock uncertainty                                                                                              50.00     173.49
  init_mask_in0_clk_gate_seed1_reg_2_latch/clk (d04cgc01nd0h0)                                                             173.49 r
  clock gating hold time                                                                        1.00            -12.30     161.19
  data required time                                                                                                       161.19
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       161.19
  data arrival time                                                                                                       -408.69
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              247.50


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place20/a (d04bfn00yduo0)                                                   -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                             6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                    34    40.90 
  init_mask_alu0_clk_gate_seed6_reg_3_latch/en (d04cgc01nd0h0)                -2.43    39.28     1.00    -0.49     9.03 &   420.29 f
  data arrival time                                                                                                         420.29

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               136.78     136.78
  clock reconvergence pessimism                                                                                    0.00     136.78
  clock uncertainty                                                                                               50.00     186.78
  init_mask_alu0_clk_gate_seed6_reg_3_latch/clk (d04cgc01nd0h0)                                                             186.78 r
  clock gating hold time                                                                         1.00            -14.02     172.76
  data required time                                                                                                        172.76
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.76
  data arrival time                                                                                                        -420.29
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               247.53


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed3_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place1881/a (d04bfn00yduk0)                                                 0.00    14.44     1.00     0.00     6.00 &   386.38 f
  place1881/o (d04bfn00yduk0)                                                          4.92     1.00             11.38 &   397.76 f
  n2928 (net)                                                 13    19.13 
  post_place286/a (d04inn00ynuh5)                                             0.00     5.97     1.00     0.00     1.06 &   398.82 f
  post_place286/o1 (d04inn00ynuh5)                                                     5.01     1.00              4.03 &   402.84 r
  n3355 (net)                                                  1     6.69 
  post_place287/a (d04inn00yduq0)                                             0.00     6.65     1.00     0.00     1.42 &   404.26 r
  post_place287/o1 (d04inn00yduq0)                                                     2.46     1.00              2.12 &   406.39 f
  n3356 (net)                                                 12    12.04 
  init_mask_in0_clk_gate_seed3_reg_1_latch/te (d04cgc01nd0h0)                 0.00    23.42     1.00     0.00    10.78 &   417.17 f
  data arrival time                                                                                                        417.17

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              130.87     130.87
  clock reconvergence pessimism                                                                                   0.00     130.87
  clock uncertainty                                                                                              50.00     180.87
  init_mask_in0_clk_gate_seed3_reg_1_latch/clk (d04cgc01nd0h0)                                                             180.87 r
  clock gating hold time                                                                        1.00            -11.66     169.20
  data required time                                                                                                       169.20
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       169.20
  data arrival time                                                                                                       -417.17
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              247.97


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place10/a (d04bfn00yduk0)                                                      0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                               7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                      30    33.56 
  init_mask_alu0_clk_gate_mask_reg_6__5_latch/te (d04cgc01nd0h0)                -2.50    45.75     1.00    -0.26    18.49 &   422.46 r
  data arrival time                                                                                                           422.46

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 137.40     137.40
  clock reconvergence pessimism                                                                                      0.00     137.40
  clock uncertainty                                                                                                 50.00     187.40
  init_mask_alu0_clk_gate_mask_reg_6__5_latch/clk (d04cgc01nd0h0)                                                             187.40 r
  clock gating hold time                                                                           1.00            -12.98     174.42
  data required time                                                                                                          174.42
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          174.42
  data arrival time                                                                                                          -422.46
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 248.04


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place10/a (d04bfn00yduk0)                                                    0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                             7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                    30    33.56 
  init_mask_alu0_clk_gate_seed6_reg_5_latch/te (d04cgc01nd0h0)                -2.50    45.74     1.00    -0.26    18.44 &   422.40 r
  data arrival time                                                                                                         422.40

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               137.32     137.32
  clock reconvergence pessimism                                                                                    0.00     137.32
  clock uncertainty                                                                                               50.00     187.32
  init_mask_alu0_clk_gate_seed6_reg_5_latch/clk (d04cgc01nd0h0)                                                             187.32 r
  clock gating hold time                                                                         1.00            -12.98     174.34
  data required time                                                                                                        174.34
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        174.34
  data arrival time                                                                                                        -422.40
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               248.06


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_0__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place22/a (d04bfn00yduk0)                                                     -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                               5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                      19    21.75 
  init_mask_alu0_clk_gate_mask_reg_0__0_latch/en (d04cgc01nd0h0)                -1.13    26.02     1.00    -0.13     5.84 &   419.76 f
  data arrival time                                                                                                           419.76

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.53     133.53
  clock reconvergence pessimism                                                                                      0.00     133.53
  clock uncertainty                                                                                                 50.00     183.53
  init_mask_alu0_clk_gate_mask_reg_0__0_latch/clk (d04cgc01nd0h0)                                                             183.53 r
  clock gating hold time                                                                           1.00            -11.93     171.61
  data required time                                                                                                          171.61
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          171.61
  data arrival time                                                                                                          -419.76
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 248.16


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed3_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place11/a (d04bfn00yduo0)                                                   0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                            8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                   55    52.08 
  init_mask_in0_clk_gate_seed3_reg_3_latch/te (d04cgc01nd0h0)                 0.00    30.74     1.00     0.00    14.62 &   409.52 f
  data arrival time                                                                                                        409.52

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              123.57     123.57
  clock reconvergence pessimism                                                                                   0.00     123.57
  clock uncertainty                                                                                              50.00     173.57
  init_mask_in0_clk_gate_seed3_reg_3_latch/clk (d04cgc01nd0h0)                                                             173.57 r
  clock gating hold time                                                                        1.00            -12.31     161.26
  data required time                                                                                                       161.26
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       161.26
  data arrival time                                                                                                       -409.52
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              248.26


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place19/a (d04bfn00yduk0)                                                   -2.04    26.25     1.00    -0.23    10.42 &   400.34 f
  place19/o (d04bfn00yduk0)                                                             4.84     1.00             12.96 &   413.30 f
  n20 (net)                                                    27    30.34 
  init_mask_alu0_clk_gate_seed2_reg_1_latch/en (d04cgc01nd0h0)                -0.63    40.58     1.00    -0.07     6.29 &   419.58 f
  data arrival time                                                                                                         419.58

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               135.37     135.37
  clock reconvergence pessimism                                                                                    0.00     135.37
  clock uncertainty                                                                                               50.00     185.37
  init_mask_alu0_clk_gate_seed2_reg_1_latch/clk (d04cgc01nd0h0)                                                             185.37 r
  clock gating hold time                                                                         1.00            -14.06     171.31
  data required time                                                                                                        171.31
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        171.31
  data arrival time                                                                                                        -419.58
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               248.27


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place20/a (d04bfn00yduo0)                                                     -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                               6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                      34    40.90 
  init_mask_alu0_clk_gate_mask_reg_6__2_latch/en (d04cgc01nd0h0)                -2.43    39.31     1.00    -0.48     9.20 &   420.46 f
  data arrival time                                                                                                           420.46

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 135.95     135.95
  clock reconvergence pessimism                                                                                      0.00     135.95
  clock uncertainty                                                                                                 50.00     185.95
  init_mask_alu0_clk_gate_mask_reg_6__2_latch/clk (d04cgc01nd0h0)                                                             185.95 r
  clock gating hold time                                                                           1.00            -13.97     171.98
  data required time                                                                                                          171.98
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          171.98
  data arrival time                                                                                                          -420.46
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 248.48


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed4_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place27/a (d04bfn00ynud5)                                                   -2.03    26.10     1.00    -0.23    10.28 &   400.20 f
  place27/o (d04bfn00ynud5)                                                             9.30     1.00             14.46 &   414.65 f
  n28 (net)                                                     7     7.92 
  init_mask_alu0_clk_gate_seed4_reg_5_latch/en (d04cgc01nd0h0)                -0.61    11.79     1.00    -0.08     2.69 &   417.35 f
  data arrival time                                                                                                         417.35

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               128.87     128.87
  clock reconvergence pessimism                                                                                    0.00     128.87
  clock uncertainty                                                                                               50.00     178.87
  init_mask_alu0_clk_gate_seed4_reg_5_latch/clk (d04cgc01nd0h0)                                                             178.87 r
  clock gating hold time                                                                         1.00            -10.20     168.67
  data required time                                                                                                        168.67
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        168.67
  data arrival time                                                                                                        -417.35
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               248.68


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed4_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place27/a (d04bfn00ynud5)                                                   -2.03    26.10     1.00    -0.23    10.28 &   400.20 f
  place27/o (d04bfn00ynud5)                                                             9.30     1.00             14.46 &   414.65 f
  n28 (net)                                                     7     7.92 
  init_mask_alu0_clk_gate_seed4_reg_4_latch/en (d04cgc01nd0h0)                -0.61    11.86     1.00    -0.08     2.93 &   417.58 f
  data arrival time                                                                                                         417.58

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.05     129.05
  clock reconvergence pessimism                                                                                    0.00     129.05
  clock uncertainty                                                                                               50.00     179.05
  init_mask_alu0_clk_gate_seed4_reg_4_latch/clk (d04cgc01nd0h0)                                                             179.05 r
  clock gating hold time                                                                         1.00            -10.22     168.83
  data required time                                                                                                        168.83
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        168.83
  data arrival time                                                                                                        -417.58
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               248.75


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_9_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place10/a (d04bfn00yduk0)                                                    0.00    29.01     1.00     0.00     8.68 &   389.06 f
  place10/o (d04bfn00yduk0)                                                             6.49     1.00             14.09 &   403.15 f
  n11 (net)                                                    30    33.06 
  init_mask_alu0_clk_gate_seed6_reg_9_latch/te (d04cgc01nd0b0)                -0.62    13.68     1.00    -0.08     3.00 &   406.15 f
  data arrival time                                                                                                         406.15

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               115.54     115.54
  clock reconvergence pessimism                                                                                    0.00     115.54
  clock uncertainty                                                                                               50.00     165.54
  init_mask_alu0_clk_gate_seed6_reg_9_latch/clk (d04cgc01nd0b0)                                                             165.54 r
  clock gating hold time                                                                         1.00             -8.17     157.37
  data required time                                                                                                        157.37
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        157.37
  data arrival time                                                                                                        -406.15
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               248.79


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed0_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place27/a (d04bfn00ynud5)                                                   -2.03    26.10     1.00    -0.23    10.28 &   400.20 f
  place27/o (d04bfn00ynud5)                                                             9.30     1.00             14.46 &   414.65 f
  n28 (net)                                                     7     7.92 
  init_mask_alu0_clk_gate_seed0_reg_7_latch/en (d04cgc01nd0h0)                -0.62    11.90     1.00    -0.08     3.09 &   417.75 f
  data arrival time                                                                                                         417.75

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.16     129.16
  clock reconvergence pessimism                                                                                    0.00     129.16
  clock uncertainty                                                                                               50.00     179.16
  init_mask_alu0_clk_gate_seed0_reg_7_latch/clk (d04cgc01nd0h0)                                                             179.16 r
  clock gating hold time                                                                         1.00            -10.23     168.93
  data required time                                                                                                        168.93
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        168.93
  data arrival time                                                                                                        -417.75
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               248.82


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 f
  test_tm (in)                                                                        5.41                       3.71 &   337.05 f
  test_tm (net)                                               2     1.62 
  place1/a (d04bfn00ynud5)                                                   0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                            5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                    2     6.56 
  post_place170/a (d04bfn00yduk0)                                           -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                     4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                 2    14.33 
  place6/a (d04bfn00yduo0)                                                  -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                            6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                    5    23.16 
  place11/a (d04bfn00yduo0)                                                  0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                           8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                  55    52.08 
  init_mask_alu0_clk_gate_seed6_reg_latch/te (d04cgc01nd0h0)                 0.00    42.46     1.00     0.00    17.35 &   412.25 f
  data arrival time                                                                                                       412.25

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             127.75     127.75
  clock reconvergence pessimism                                                                                  0.00     127.75
  clock uncertainty                                                                                             50.00     177.75
  init_mask_alu0_clk_gate_seed6_reg_latch/clk (d04cgc01nd0h0)                                                             177.75 r
  clock gating hold time                                                                       1.00            -14.57     163.17
  data required time                                                                                                      163.17
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      163.17
  data arrival time                                                                                                      -412.25
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             249.08


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place27/a (d04bfn00ynud5)                                                   -2.03    26.10     1.00    -0.23    10.28 &   400.20 f
  place27/o (d04bfn00ynud5)                                                             9.30     1.00             14.46 &   414.65 f
  n28 (net)                                                     7     7.92 
  init_mask_alu0_clk_gate_seed2_reg_5_latch/en (d04cgc01nd0h0)                -0.63    12.07     1.00    -0.08     3.20 &   417.85 f
  data arrival time                                                                                                         417.85

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               128.95     128.95
  clock reconvergence pessimism                                                                                    0.00     128.95
  clock uncertainty                                                                                               50.00     178.95
  init_mask_alu0_clk_gate_seed2_reg_5_latch/clk (d04cgc01nd0h0)                                                             178.95 r
  clock gating hold time                                                                         1.00            -10.25     168.70
  data required time                                                                                                        168.70
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        168.70
  data arrival time                                                                                                        -417.85
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               249.14


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place27/a (d04bfn00ynud5)                                                     -2.03    26.10     1.00    -0.23    10.28 &   400.20 f
  place27/o (d04bfn00ynud5)                                                               9.30     1.00             14.46 &   414.65 f
  n28 (net)                                                       7     7.92 
  init_mask_alu0_clk_gate_mask_reg_2__0_latch/en (d04cgc01nd0h0)                -0.64    12.16     1.00    -0.08     3.44 &   418.09 f
  data arrival time                                                                                                           418.09

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 128.90     128.90
  clock reconvergence pessimism                                                                                      0.00     128.90
  clock uncertainty                                                                                                 50.00     178.90
  init_mask_alu0_clk_gate_mask_reg_2__0_latch/clk (d04cgc01nd0h0)                                                             178.90 r
  clock gating hold time                                                                           1.00            -10.26     168.64
  data required time                                                                                                          168.64
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          168.64
  data arrival time                                                                                                          -418.09
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 249.45


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place20/a (d04bfn00yduo0)                                                   -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                             6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                    34    40.90 
  init_mask_alu0_clk_gate_seed6_reg_6_latch/en (d04cgc01nd0h0)                -0.71    17.60     1.00    -0.09     3.72 &   414.98 f
  data arrival time                                                                                                         414.98

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               124.12     124.12
  clock reconvergence pessimism                                                                                    0.00     124.12
  clock uncertainty                                                                                               50.00     174.12
  init_mask_alu0_clk_gate_seed6_reg_6_latch/clk (d04cgc01nd0h0)                                                             174.12 r
  clock gating hold time                                                                         1.00            -10.15     163.97
  data required time                                                                                                        163.97
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        163.97
  data arrival time                                                                                                        -414.98
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               251.01


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed0_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place22/a (d04bfn00yduk0)                                                   -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                             5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                    19    21.75 
  init_mask_alu0_clk_gate_seed0_reg_0_latch/en (d04cgc01nd0h0)                -1.41    28.72     1.00    -0.16     9.50 &   423.42 f
  data arrival time                                                                                                         423.42

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.72     134.72
  clock reconvergence pessimism                                                                                    0.00     134.72
  clock uncertainty                                                                                               50.00     184.72
  init_mask_alu0_clk_gate_seed0_reg_0_latch/clk (d04cgc01nd0h0)                                                             184.72 r
  clock gating hold time                                                                         1.00            -12.34     172.39
  data required time                                                                                                        172.39
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.39
  data arrival time                                                                                                        -423.42
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               251.04


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_0__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place22/a (d04bfn00yduk0)                                                   -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                             5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                    19    21.75 
  init_mask_alu0_clk_gate_mask_reg_0__latch/en (d04cgc01nd0h0)                -1.42    28.80     1.00    -0.16     9.80 &   423.72 f
  data arrival time                                                                                                         423.72

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.69     134.69
  clock reconvergence pessimism                                                                                    0.00     134.69
  clock uncertainty                                                                                               50.00     184.69
  init_mask_alu0_clk_gate_mask_reg_0__latch/clk (d04cgc01nd0h0)                                                             184.69 r
  clock gating hold time                                                                         1.00            -12.34     172.34
  data required time                                                                                                        172.34
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.34
  data arrival time                                                                                                        -423.72
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               251.38


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_3__4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place22/a (d04bfn00yduk0)                                                     -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                               5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                      19    21.75 
  init_mask_alu0_clk_gate_mask_reg_3__4_latch/en (d04cgc01nd0h0)                -1.39    28.59     1.00    -0.16     9.00 &   422.93 f
  data arrival time                                                                                                           422.93

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.73     133.73
  clock reconvergence pessimism                                                                                      0.00     133.73
  clock uncertainty                                                                                                 50.00     183.73
  init_mask_alu0_clk_gate_mask_reg_3__4_latch/clk (d04cgc01nd0h0)                                                             183.73 r
  clock gating hold time                                                                           1.00            -12.29     171.44
  data required time                                                                                                          171.44
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          171.44
  data arrival time                                                                                                          -422.93
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 251.49


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed3_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place22/a (d04bfn00yduk0)                                                   -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                             5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                    19    21.75 
  init_mask_alu0_clk_gate_seed3_reg_4_latch/en (d04cgc01nd0h0)                -1.39    28.60     1.00    -0.16     9.02 &   422.94 f
  data arrival time                                                                                                         422.94

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.70     133.70
  clock reconvergence pessimism                                                                                    0.00     133.70
  clock uncertainty                                                                                               50.00     183.70
  init_mask_alu0_clk_gate_seed3_reg_4_latch/clk (d04cgc01nd0h0)                                                             183.70 r
  clock gating hold time                                                                         1.00            -12.29     171.40
  data required time                                                                                                        171.40
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        171.40
  data arrival time                                                                                                        -422.94
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               251.54


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_3__3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place22/a (d04bfn00yduk0)                                                     -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                               5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                      19    21.75 
  init_mask_alu0_clk_gate_mask_reg_3__3_latch/en (d04cgc01nd0h0)                -1.40    28.62     1.00    -0.16     9.14 &   423.07 f
  data arrival time                                                                                                           423.07

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.82     133.82
  clock reconvergence pessimism                                                                                      0.00     133.82
  clock uncertainty                                                                                                 50.00     183.82
  init_mask_alu0_clk_gate_mask_reg_3__3_latch/clk (d04cgc01nd0h0)                                                             183.82 r
  clock gating hold time                                                                           1.00            -12.30     171.52
  data required time                                                                                                          171.52
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          171.52
  data arrival time                                                                                                          -423.07
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 251.55


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed0_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 f
  en_init (in)                                                                        5.66                       3.97 &   337.30 f
  en_init (net)                                               2     1.76 
  place17/a (d04bfn00yn0f0)                                                  0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                           5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                   2    11.35 
  place18/a (d04bfn00yduk0)                                                  0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                          10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                   7    32.65 
  place22/a (d04bfn00yduk0)                                                 -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                           5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                  19    21.75 
  init_mask_alu0_clk_gate_seed0_reg_latch/en (d04cgc01nd0h0)                -1.42    28.81     1.00    -0.16     9.86 &   423.79 f
  data arrival time                                                                                                       423.79

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.54     134.54
  clock reconvergence pessimism                                                                                  0.00     134.54
  clock uncertainty                                                                                             50.00     184.54
  init_mask_alu0_clk_gate_seed0_reg_latch/clk (d04cgc01nd0h0)                                                             184.54 r
  clock gating hold time                                                                       1.00            -12.34     172.19
  data required time                                                                                                      172.19
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.19
  data arrival time                                                                                                      -423.79
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             251.59


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_4__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 r
  test_tm (in)                                                                          12.53                       6.90 &   340.23 r
  test_tm (net)                                                  2     1.71 
  place1/a (d04bfn00ynud5)                                                      0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                               6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                       2     6.80 
  post_place170/a (d04bfn00yduk0)                                              -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                        4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                    2    14.71 
  place6/a (d04bfn00yduo0)                                                     -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                               6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                       5    23.99 
  place1881/a (d04bfn00yduk0)                                                   0.00    16.00     1.00     0.00     6.49 &   389.32 r
  place1881/o (d04bfn00yduk0)                                                            5.41     1.00             10.69 &   400.01 r
  n2928 (net)                                                   13    19.69 
  init_mask_in0_clk_gate_mask_reg_4__2_latch/te (d04cgc01nd0h0)                 0.00    61.32     1.00     0.00    18.89 &   418.89 r
  data arrival time                                                                                                          418.89

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                131.32     131.32
  clock reconvergence pessimism                                                                                     0.00     131.32
  clock uncertainty                                                                                                50.00     181.32
  init_mask_in0_clk_gate_mask_reg_4__2_latch/clk (d04cgc01nd0h0)                                                             181.32 r
  clock gating hold time                                                                          1.00            -14.05     167.27
  data required time                                                                                                         167.27
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         167.27
  data arrival time                                                                                                         -418.89
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                251.62


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place20/a (d04bfn00yduo0)                                                   -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                             6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                    34    40.90 
  init_mask_alu0_clk_gate_seed6_reg_2_latch/en (d04cgc01nd0h0)                -0.71    17.72     1.00    -0.09     4.02 &   415.28 f
  data arrival time                                                                                                         415.28

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               123.73     123.73
  clock reconvergence pessimism                                                                                    0.00     123.73
  clock uncertainty                                                                                               50.00     173.73
  init_mask_alu0_clk_gate_seed6_reg_2_latch/clk (d04cgc01nd0h0)                                                             173.73 r
  clock gating hold time                                                                         1.00            -10.15     163.58
  data required time                                                                                                        163.58
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        163.58
  data arrival time                                                                                                        -415.28
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               251.70


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_tm (in)                                                                            5.41                       3.71 &   337.05 f
  test_tm (net)                                                   2     1.62 
  place1/a (d04bfn00ynud5)                                                       0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                                5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                        2     6.56 
  post_place170/a (d04bfn00yduk0)                                               -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                         4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                     2    14.33 
  place6/a (d04bfn00yduo0)                                                      -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                                6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                        5    23.16 
  place11/a (d04bfn00yduo0)                                                      0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                               8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                      55    52.08 
  init_mask_alu0_clk_gate_mask_reg_6__0_latch/te (d04cgc01nd0h0)                 0.00    31.61     1.00     0.00    18.48 &   413.38 f
  data arrival time                                                                                                           413.38

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 123.68     123.68
  clock reconvergence pessimism                                                                                      0.00     123.68
  clock uncertainty                                                                                                 50.00     173.68
  init_mask_alu0_clk_gate_mask_reg_6__0_latch/clk (d04cgc01nd0h0)                                                             173.68 r
  clock gating hold time                                                                           1.00            -12.49     161.20
  data required time                                                                                                          161.20
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          161.20
  data arrival time                                                                                                          -413.38
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 252.19


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place20/a (d04bfn00yduo0)                                                     -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                               6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                      34    40.90 
  init_mask_alu0_clk_gate_mask_reg_6__0_latch/en (d04cgc01nd0h0)                -0.41    13.71     1.00    -0.05     4.69 &   415.95 f
  data arrival time                                                                                                           415.95

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 123.68     123.68
  clock reconvergence pessimism                                                                                      0.00     123.68
  clock uncertainty                                                                                                 50.00     173.68
  init_mask_alu0_clk_gate_mask_reg_6__0_latch/clk (d04cgc01nd0h0)                                                             173.68 r
  clock gating hold time                                                                           1.00             -9.98     163.70
  data required time                                                                                                          163.70
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          163.70
  data arrival time                                                                                                          -415.95
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 252.25


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place10/a (d04bfn00yduk0)                                                    0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                             7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                    30    33.56 
  init_mask_alu0_clk_gate_seed7_reg_7_latch/te (d04cgc01nd0h0)                -2.57    46.68     1.00    -0.27    19.84 &   423.81 r
  data arrival time                                                                                                         423.81

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.82     134.82
  clock reconvergence pessimism                                                                                    0.00     134.82
  clock uncertainty                                                                                               50.00     184.82
  init_mask_alu0_clk_gate_seed7_reg_7_latch/clk (d04cgc01nd0h0)                                                             184.82 r
  clock gating hold time                                                                         1.00            -13.27     171.56
  data required time                                                                                                        171.56
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        171.56
  data arrival time                                                                                                        -423.81
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               252.25


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place10/a (d04bfn00yduk0)                                                    0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                             7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                    30    33.56 
  init_mask_alu0_clk_gate_seed6_reg_4_latch/te (d04cgc01nd0h0)                -2.56    46.67     1.00    -0.27    19.65 &   423.62 r
  data arrival time                                                                                                         423.62

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.63     134.63
  clock reconvergence pessimism                                                                                    0.00     134.63
  clock uncertainty                                                                                               50.00     184.63
  init_mask_alu0_clk_gate_seed6_reg_4_latch/clk (d04cgc01nd0h0)                                                             184.63 r
  clock gating hold time                                                                         1.00            -13.26     171.36
  data required time                                                                                                        171.36
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        171.36
  data arrival time                                                                                                        -423.62
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               252.25


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_5__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place1881/a (d04bfn00yduk0)                                                   0.00    14.44     1.00     0.00     6.00 &   386.38 f
  place1881/o (d04bfn00yduk0)                                                            4.92     1.00             11.38 &   397.76 f
  n2928 (net)                                                   13    19.13 
  post_place286/a (d04inn00ynuh5)                                               0.00     5.97     1.00     0.00     1.06 &   398.82 f
  post_place286/o1 (d04inn00ynuh5)                                                       5.01     1.00              4.03 &   402.84 r
  n3355 (net)                                                    1     6.69 
  post_place287/a (d04inn00yduq0)                                               0.00     6.65     1.00     0.00     1.42 &   404.26 r
  post_place287/o1 (d04inn00yduq0)                                                       2.46     1.00              2.12 &   406.39 f
  n3356 (net)                                                   12    12.04 
  init_mask_in0_clk_gate_mask_reg_5__2_latch/te (d04cgc01nd0h0)                 0.00    24.88     1.00     0.00    13.98 &   420.37 f
  data arrival time                                                                                                          420.37

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                129.44     129.44
  clock reconvergence pessimism                                                                                     0.00     129.44
  clock uncertainty                                                                                                50.00     179.44
  init_mask_in0_clk_gate_mask_reg_5__2_latch/clk (d04cgc01nd0h0)                                                             179.44 r
  clock gating hold time                                                                          1.00            -11.52     167.93
  data required time                                                                                                         167.93
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         167.93
  data arrival time                                                                                                         -420.37
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                252.44


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place10/a (d04bfn00yduk0)                                                      0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                               7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                      30    33.56 
  init_mask_alu0_clk_gate_mask_reg_6__3_latch/te (d04cgc01nd0h0)                -2.57    46.69     1.00    -0.27    19.93 &   423.89 r
  data arrival time                                                                                                           423.89

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 134.64     134.64
  clock reconvergence pessimism                                                                                      0.00     134.64
  clock uncertainty                                                                                                 50.00     184.64
  init_mask_alu0_clk_gate_mask_reg_6__3_latch/clk (d04cgc01nd0h0)                                                             184.64 r
  clock gating hold time                                                                           1.00            -13.27     171.38
  data required time                                                                                                          171.38
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          171.38
  data arrival time                                                                                                          -423.89
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 252.51


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place20/a (d04bfn00yduo0)                                                   -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                             6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                    34    40.90 
  init_mask_alu0_clk_gate_seed6_reg_1_latch/en (d04cgc01nd0h0)                -0.42    13.96     1.00    -0.05     5.41 &   416.67 f
  data arrival time                                                                                                         416.67

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               123.73     123.73
  clock reconvergence pessimism                                                                                    0.00     123.73
  clock uncertainty                                                                                               50.00     173.73
  init_mask_alu0_clk_gate_seed6_reg_1_latch/clk (d04cgc01nd0h0)                                                             173.73 r
  clock gating hold time                                                                         1.00            -10.02     163.72
  data required time                                                                                                        163.72
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        163.72
  data arrival time                                                                                                        -416.67
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               252.95


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed6_reg_1_latch/te (d04cgc01nd0h0)                 0.00    31.64     1.00     0.00    19.34 &   414.24 f
  data arrival time                                                                                                         414.24

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               123.73     123.73
  clock reconvergence pessimism                                                                                    0.00     123.73
  clock uncertainty                                                                                               50.00     173.73
  init_mask_alu0_clk_gate_seed6_reg_1_latch/clk (d04cgc01nd0h0)                                                             173.73 r
  clock gating hold time                                                                         1.00            -12.49     161.24
  data required time                                                                                                        161.24
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        161.24
  data arrival time                                                                                                        -414.24
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               253.00


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place19/a (d04bfn00yduk0)                                                     -2.04    26.25     1.00    -0.23    10.42 &   400.34 f
  place19/o (d04bfn00yduk0)                                                               4.84     1.00             12.96 &   413.30 f
  n20 (net)                                                      27    30.34 
  init_mask_alu0_clk_gate_mask_reg_2__5_latch/en (d04cgc01nd0h0)                -0.86    54.62     1.00    -0.10     9.32 &   422.62 f
  data arrival time                                                                                                           422.62

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 135.38     135.38
  clock reconvergence pessimism                                                                                      0.00     135.38
  clock uncertainty                                                                                                 50.00     185.38
  init_mask_alu0_clk_gate_mask_reg_2__5_latch/clk (d04cgc01nd0h0)                                                             185.38 r
  clock gating hold time                                                                           1.00            -15.78     169.60
  data required time                                                                                                          169.60
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          169.60
  data arrival time                                                                                                          -422.62
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 253.02


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place20/a (d04bfn00yduo0)                                                     -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                               6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                      34    40.90 
  init_mask_alu0_clk_gate_mask_reg_6__1_latch/en (d04cgc01nd0h0)                -0.42    13.99     1.00    -0.05     5.55 &   416.81 f
  data arrival time                                                                                                           416.81

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 123.78     123.78
  clock reconvergence pessimism                                                                                      0.00     123.78
  clock uncertainty                                                                                                 50.00     173.78
  init_mask_alu0_clk_gate_mask_reg_6__1_latch/clk (d04cgc01nd0h0)                                                             173.78 r
  clock gating hold time                                                                           1.00            -10.02     163.76
  data required time                                                                                                          163.76
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          163.76
  data arrival time                                                                                                          -416.81
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 253.04


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_tm (in)                                                                            5.41                       3.71 &   337.05 f
  test_tm (net)                                                   2     1.62 
  place1/a (d04bfn00ynud5)                                                       0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                                5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                        2     6.56 
  post_place170/a (d04bfn00yduk0)                                               -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                         4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                     2    14.33 
  place6/a (d04bfn00yduo0)                                                      -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                                6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                        5    23.16 
  place11/a (d04bfn00yduo0)                                                      0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                               8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                      55    52.08 
  init_mask_alu0_clk_gate_mask_reg_6__1_latch/te (d04cgc01nd0h0)                 0.00    31.64     1.00     0.00    19.48 &   414.39 f
  data arrival time                                                                                                           414.39

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 123.78     123.78
  clock reconvergence pessimism                                                                                      0.00     123.78
  clock uncertainty                                                                                                 50.00     173.78
  init_mask_alu0_clk_gate_mask_reg_6__1_latch/clk (d04cgc01nd0h0)                                                             173.78 r
  clock gating hold time                                                                           1.00            -12.49     161.29
  data required time                                                                                                          161.29
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          161.29
  data arrival time                                                                                                          -414.39
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 253.10


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place1881/a (d04bfn00yduk0)                                                 0.00    14.44     1.00     0.00     6.00 &   386.38 f
  place1881/o (d04bfn00yduk0)                                                          4.92     1.00             11.38 &   397.76 f
  n2928 (net)                                                 13    19.13 
  post_place286/a (d04inn00ynuh5)                                             0.00     5.97     1.00     0.00     1.06 &   398.82 f
  post_place286/o1 (d04inn00ynuh5)                                                     5.01     1.00              4.03 &   402.84 r
  n3355 (net)                                                  1     6.69 
  post_place287/a (d04inn00yduq0)                                             0.00     6.65     1.00     0.00     1.42 &   404.26 r
  post_place287/o1 (d04inn00yduq0)                                                     2.46     1.00              2.12 &   406.39 f
  n3356 (net)                                                 12    12.04 
  init_mask_in0_clk_gate_seed5_reg_1_latch/te (d04cgc01nd0h0)                 0.00    25.25     1.00     0.00    16.74 &   423.13 f
  data arrival time                                                                                                        423.13

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              131.52     131.52
  clock reconvergence pessimism                                                                                   0.00     131.52
  clock uncertainty                                                                                              50.00     181.52
  init_mask_in0_clk_gate_seed5_reg_1_latch/clk (d04cgc01nd0h0)                                                             181.52 r
  clock gating hold time                                                                        1.00            -12.03     169.49
  data required time                                                                                                       169.49
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       169.49
  data arrival time                                                                                                       -423.13
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              253.65


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place1881/a (d04bfn00yduk0)                                                 0.00    14.44     1.00     0.00     6.00 &   386.38 f
  place1881/o (d04bfn00yduk0)                                                          4.92     1.00             11.38 &   397.76 f
  n2928 (net)                                                 13    19.13 
  post_place286/a (d04inn00ynuh5)                                             0.00     5.97     1.00     0.00     1.06 &   398.82 f
  post_place286/o1 (d04inn00ynuh5)                                                     5.01     1.00              4.03 &   402.84 r
  n3355 (net)                                                  1     6.69 
  post_place287/a (d04inn00yduq0)                                             0.00     6.65     1.00     0.00     1.42 &   404.26 r
  post_place287/o1 (d04inn00yduq0)                                                     2.46     1.00              2.12 &   406.39 f
  n3356 (net)                                                 12    12.04 
  init_mask_in0_clk_gate_seed5_reg_0_latch/te (d04cgc01nd0h0)                 0.00    25.26     1.00     0.00    16.82 &   423.21 f
  data arrival time                                                                                                        423.21

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              131.59     131.59
  clock reconvergence pessimism                                                                                   0.00     131.59
  clock uncertainty                                                                                              50.00     181.59
  init_mask_in0_clk_gate_seed5_reg_0_latch/clk (d04cgc01nd0h0)                                                             181.59 r
  clock gating hold time                                                                        1.00            -12.04     169.55
  data required time                                                                                                       169.55
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       169.55
  data arrival time                                                                                                       -423.21
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              253.66


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed5_reg_3_latch/te (d04cgc01nd0h0)                 0.00    46.08     1.00     0.00    23.25 &   418.15 f
  data arrival time                                                                                                         418.15

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.41     129.41
  clock reconvergence pessimism                                                                                    0.00     129.41
  clock uncertainty                                                                                               50.00     179.41
  init_mask_alu0_clk_gate_seed5_reg_3_latch/clk (d04cgc01nd0h0)                                                             179.41 r
  clock gating hold time                                                                         1.00            -14.95     164.46
  data required time                                                                                                        164.46
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.46
  data arrival time                                                                                                        -418.15
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               253.69


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_mask_reg_5__latch/te (d04cgc01nd0h0)                 0.00    46.08     1.00     0.00    23.38 &   418.28 f
  data arrival time                                                                                                         418.28

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.41     129.41
  clock reconvergence pessimism                                                                                    0.00     129.41
  clock uncertainty                                                                                               50.00     179.41
  init_mask_alu0_clk_gate_mask_reg_5__latch/clk (d04cgc01nd0h0)                                                             179.41 r
  clock gating hold time                                                                         1.00            -14.95     164.45
  data required time                                                                                                        164.45
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.45
  data arrival time                                                                                                        -418.28
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               253.83


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place27/a (d04bfn00ynud5)                                                     -2.03    26.10     1.00    -0.23    10.28 &   400.20 f
  place27/o (d04bfn00ynud5)                                                               9.30     1.00             14.46 &   414.65 f
  n28 (net)                                                       7     7.92 
  init_mask_alu0_clk_gate_mask_reg_2__4_latch/en (d04cgc01nd0h0)                -0.65    12.31     1.00    -0.08     3.72 &   418.37 f
  data arrival time                                                                                                           418.37

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 124.11     124.11
  clock reconvergence pessimism                                                                                      0.00     124.11
  clock uncertainty                                                                                                 50.00     174.11
  init_mask_alu0_clk_gate_mask_reg_2__4_latch/clk (d04cgc01nd0h0)                                                             174.11 r
  clock gating hold time                                                                           1.00             -9.67     164.43
  data required time                                                                                                          164.43
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          164.43
  data arrival time                                                                                                          -418.37
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 253.94


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 f
  test_tm (in)                                                                        5.41                       3.71 &   337.05 f
  test_tm (net)                                               2     1.62 
  place1/a (d04bfn00ynud5)                                                   0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                            5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                    2     6.56 
  post_place170/a (d04bfn00yduk0)                                           -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                     4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                 2    14.33 
  place6/a (d04bfn00yduo0)                                                  -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                            6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                    5    23.16 
  place11/a (d04bfn00yduo0)                                                  0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                           8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                  55    52.08 
  init_mask_alu0_clk_gate_seed5_reg_latch/te (d04cgc01nd0h0)                 0.00    46.08     1.00     0.00    23.54 &   418.44 f
  data arrival time                                                                                                       418.44

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.43     129.43
  clock reconvergence pessimism                                                                                  0.00     129.43
  clock uncertainty                                                                                             50.00     179.43
  init_mask_alu0_clk_gate_seed5_reg_latch/clk (d04cgc01nd0h0)                                                             179.43 r
  clock gating hold time                                                                       1.00            -14.95     164.48
  data required time                                                                                                      164.48
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      164.48
  data arrival time                                                                                                      -418.44
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             253.96


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  test_tm (in)                                                                         5.41                       3.71 &   337.05 f
  test_tm (net)                                                2     1.62 
  place1/a (d04bfn00ynud5)                                                    0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                             5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                     2     6.56 
  post_place170/a (d04bfn00yduk0)                                            -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                      4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                  2    14.33 
  place6/a (d04bfn00yduo0)                                                   -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                             6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                     5    23.16 
  place1881/a (d04bfn00yduk0)                                                 0.00    14.44     1.00     0.00     6.00 &   386.38 f
  place1881/o (d04bfn00yduk0)                                                          4.92     1.00             11.38 &   397.76 f
  n2928 (net)                                                 13    19.13 
  post_place286/a (d04inn00ynuh5)                                             0.00     5.97     1.00     0.00     1.06 &   398.82 f
  post_place286/o1 (d04inn00ynuh5)                                                     5.01     1.00              4.03 &   402.84 r
  n3355 (net)                                                  1     6.69 
  post_place287/a (d04inn00yduq0)                                             0.00     6.65     1.00     0.00     1.42 &   404.26 r
  post_place287/o1 (d04inn00yduq0)                                                     2.46     1.00              2.12 &   406.39 f
  n3356 (net)                                                 12    12.04 
  init_mask_in0_clk_gate_seed5_reg_2_latch/te (d04cgc01nd0h0)                 0.00    25.20     1.00     0.00    16.12 &   422.51 f
  data arrival time                                                                                                        422.51

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              129.99     129.99
  clock reconvergence pessimism                                                                                   0.00     129.99
  clock uncertainty                                                                                              50.00     179.99
  init_mask_in0_clk_gate_seed5_reg_2_latch/clk (d04cgc01nd0h0)                                                             179.99 r
  clock gating hold time                                                                        1.00            -11.61     168.38
  data required time                                                                                                       168.38
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       168.38
  data arrival time                                                                                                       -422.51
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              254.14


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_tm (in)                                                                            5.41                       3.71 &   337.05 f
  test_tm (net)                                                   2     1.62 
  place1/a (d04bfn00ynud5)                                                       0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                                5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                        2     6.56 
  post_place170/a (d04bfn00yduk0)                                               -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                         4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                     2    14.33 
  place6/a (d04bfn00yduo0)                                                      -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                                6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                        5    23.16 
  place11/a (d04bfn00yduo0)                                                      0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                               8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                      55    52.08 
  init_mask_alu0_clk_gate_mask_reg_5__4_latch/te (d04cgc01nd0h0)                 0.00    46.08     1.00     0.00    23.28 &   418.18 f
  data arrival time                                                                                                           418.18

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 128.99     128.99
  clock reconvergence pessimism                                                                                      0.00     128.99
  clock uncertainty                                                                                                 50.00     178.99
  init_mask_alu0_clk_gate_mask_reg_5__4_latch/clk (d04cgc01nd0h0)                                                             178.99 r
  clock gating hold time                                                                           1.00            -15.11     163.88
  data required time                                                                                                          163.88
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          163.88
  data arrival time                                                                                                          -418.18
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 254.30


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_5__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  test_tm (in)                                                                           5.41                       3.71 &   337.05 f
  test_tm (net)                                                  2     1.62 
  place1/a (d04bfn00ynud5)                                                      0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                               5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                       2     6.56 
  post_place170/a (d04bfn00yduk0)                                              -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                        4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                    2    14.33 
  place6/a (d04bfn00yduo0)                                                     -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                               6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                       5    23.16 
  place1881/a (d04bfn00yduk0)                                                   0.00    14.44     1.00     0.00     6.00 &   386.38 f
  place1881/o (d04bfn00yduk0)                                                            4.92     1.00             11.38 &   397.76 f
  n2928 (net)                                                   13    19.13 
  post_place286/a (d04inn00ynuh5)                                               0.00     5.97     1.00     0.00     1.06 &   398.82 f
  post_place286/o1 (d04inn00ynuh5)                                                       5.01     1.00              4.03 &   402.84 r
  n3355 (net)                                                    1     6.69 
  post_place287/a (d04inn00yduq0)                                               0.00     6.65     1.00     0.00     1.42 &   404.26 r
  post_place287/o1 (d04inn00yduq0)                                                       2.46     1.00              2.12 &   406.39 f
  n3356 (net)                                                   12    12.04 
  init_mask_in0_clk_gate_mask_reg_5__1_latch/te (d04cgc01nd0h0)                 0.00    25.22     1.00     0.00    16.36 &   422.75 f
  data arrival time                                                                                                          422.75

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                129.96     129.96
  clock reconvergence pessimism                                                                                     0.00     129.96
  clock uncertainty                                                                                                50.00     179.96
  init_mask_in0_clk_gate_mask_reg_5__1_latch/clk (d04cgc01nd0h0)                                                             179.96 r
  clock gating hold time                                                                          1.00            -11.61     168.35
  data required time                                                                                                         168.35
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         168.35
  data arrival time                                                                                                         -422.75
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                254.39


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place27/a (d04bfn00ynud5)                                                   -2.03    26.10     1.00    -0.23    10.28 &   400.20 f
  place27/o (d04bfn00ynud5)                                                             9.30     1.00             14.46 &   414.65 f
  n28 (net)                                                     7     7.92 
  init_mask_alu0_clk_gate_seed2_reg_4_latch/en (d04cgc01nd0h0)                -0.67    12.43     1.00    -0.08     4.20 &   418.85 f
  data arrival time                                                                                                         418.85

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               124.13     124.13
  clock reconvergence pessimism                                                                                    0.00     124.13
  clock uncertainty                                                                                               50.00     174.13
  init_mask_alu0_clk_gate_seed2_reg_4_latch/clk (d04cgc01nd0h0)                                                             174.13 r
  clock gating hold time                                                                         1.00             -9.69     164.44
  data required time                                                                                                        164.44
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.44
  data arrival time                                                                                                        -418.85
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               254.41


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed5_reg_4_latch/te (d04cgc01nd0h0)                 0.00    46.08     1.00     0.00    23.35 &   418.25 f
  data arrival time                                                                                                         418.25

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               128.93     128.93
  clock reconvergence pessimism                                                                                    0.00     128.93
  clock uncertainty                                                                                               50.00     178.93
  init_mask_alu0_clk_gate_seed5_reg_4_latch/clk (d04cgc01nd0h0)                                                             178.93 r
  clock gating hold time                                                                         1.00            -15.11     163.82
  data required time                                                                                                        163.82
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        163.82
  data arrival time                                                                                                        -418.25
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               254.43


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed4_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place527/a (d04bfn00ynud5)                                             -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                       7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                   2    12.02 
  place2/a (d04bfn00yduk0)                                                     0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                              6.71     1.00             13.20 &   398.68 r
  n3 (net)                                                      2    12.17 
  post_place279/a (d04bfn00yduk0)                                             -1.09    23.37     1.00    -0.12    10.89 &   409.57 r
  post_place279/o (d04bfn00yduk0)                                                       6.12     1.00             11.08 &   420.65 r
  n3348 (net)                                                   9    16.90 
  init_mask_alu0_clk_gate_seed4_reg_5_latch/te (d04cgc01nd0h0)                -0.15    12.41     1.00    -0.02     2.80 &   423.45 r
  data arrival time                                                                                                         423.45

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               128.87     128.87
  clock reconvergence pessimism                                                                                    0.00     128.87
  clock uncertainty                                                                                               50.00     178.87
  init_mask_alu0_clk_gate_seed4_reg_5_latch/clk (d04cgc01nd0h0)                                                             178.87 r
  clock gating hold time                                                                         1.00            -10.03     168.85
  data required time                                                                                                        168.85
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        168.85
  data arrival time                                                                                                        -423.45
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               254.60


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed0_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place527/a (d04bfn00ynud5)                                             -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                       7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                   2    12.02 
  place2/a (d04bfn00yduk0)                                                     0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                              6.71     1.00             13.20 &   398.68 r
  n3 (net)                                                      2    12.17 
  post_place279/a (d04bfn00yduk0)                                             -1.09    23.37     1.00    -0.12    10.89 &   409.57 r
  post_place279/o (d04bfn00yduk0)                                                       6.12     1.00             11.08 &   420.65 r
  n3348 (net)                                                   9    16.90 
  init_mask_alu0_clk_gate_seed0_reg_7_latch/te (d04cgc01nd0h0)                -0.18    14.46     1.00    -0.02     3.78 &   424.43 r
  data arrival time                                                                                                         424.43

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.16     129.16
  clock reconvergence pessimism                                                                                    0.00     129.16
  clock uncertainty                                                                                               50.00     179.16
  init_mask_alu0_clk_gate_seed0_reg_7_latch/clk (d04cgc01nd0h0)                                                             179.16 r
  clock gating hold time                                                                         1.00            -10.23     168.93
  data required time                                                                                                        168.93
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        168.93
  data arrival time                                                                                                        -424.43
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               255.51


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed4_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place527/a (d04bfn00ynud5)                                             -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                       7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                   2    12.02 
  place2/a (d04bfn00yduk0)                                                     0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                              6.71     1.00             13.20 &   398.68 r
  n3 (net)                                                      2    12.17 
  post_place279/a (d04bfn00yduk0)                                             -1.09    23.37     1.00    -0.12    10.89 &   409.57 r
  post_place279/o (d04bfn00yduk0)                                                       6.12     1.00             11.08 &   420.65 r
  n3348 (net)                                                   9    16.90 
  init_mask_alu0_clk_gate_seed4_reg_4_latch/te (d04cgc01nd0h0)                -0.18    14.64     1.00    -0.02     3.66 &   424.31 r
  data arrival time                                                                                                         424.31

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.05     129.05
  clock reconvergence pessimism                                                                                    0.00     129.05
  clock uncertainty                                                                                               50.00     179.05
  init_mask_alu0_clk_gate_seed4_reg_4_latch/clk (d04cgc01nd0h0)                                                             179.05 r
  clock gating hold time                                                                         1.00            -10.25     168.80
  data required time                                                                                                        168.80
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        168.80
  data arrival time                                                                                                        -424.31
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               255.51


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place20/a (d04bfn00yduo0)                                                     -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                               6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                      34    40.90 
  init_mask_alu0_clk_gate_mask_reg_6__3_latch/en (d04cgc01nd0h0)                -3.59    48.26     1.00    -1.19    13.96 &   425.22 f
  data arrival time                                                                                                           425.22

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 134.64     134.64
  clock reconvergence pessimism                                                                                      0.00     134.64
  clock uncertainty                                                                                                 50.00     184.64
  init_mask_alu0_clk_gate_mask_reg_6__3_latch/clk (d04cgc01nd0h0)                                                             184.64 r
  clock gating hold time                                                                           1.00            -15.01     169.64
  data required time                                                                                                          169.64
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          169.64
  data arrival time                                                                                                          -425.22
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 255.58


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place527/a (d04bfn00ynud5)                                               -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                         7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                     2    12.02 
  place2/a (d04bfn00yduk0)                                                       0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                                6.71     1.00             13.20 &   398.68 r
  n3 (net)                                                        2    12.17 
  post_place279/a (d04bfn00yduk0)                                               -1.09    23.37     1.00    -0.12    10.89 &   409.57 r
  post_place279/o (d04bfn00yduk0)                                                         6.12     1.00             11.08 &   420.65 r
  n3348 (net)                                                     9    16.90 
  init_mask_alu0_clk_gate_mask_reg_2__0_latch/te (d04cgc01nd0h0)                -0.15    12.30     1.00    -0.02     3.91 &   424.56 r
  data arrival time                                                                                                           424.56

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 128.90     128.90
  clock reconvergence pessimism                                                                                      0.00     128.90
  clock uncertainty                                                                                                 50.00     178.90
  init_mask_alu0_clk_gate_mask_reg_2__0_latch/clk (d04cgc01nd0h0)                                                             178.90 r
  clock gating hold time                                                                           1.00            -10.01     168.88
  data required time                                                                                                          168.88
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          168.88
  data arrival time                                                                                                          -424.56
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 255.68


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_5__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 r
  test_tm (in)                                                                          12.53                       6.90 &   340.23 r
  test_tm (net)                                                  2     1.71 
  place1/a (d04bfn00ynud5)                                                      0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                               6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                       2     6.80 
  post_place170/a (d04bfn00yduk0)                                              -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                        4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                    2    14.71 
  place6/a (d04bfn00yduo0)                                                     -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                               6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                       5    23.99 
  place1881/a (d04bfn00yduk0)                                                   0.00    16.00     1.00     0.00     6.49 &   389.32 r
  place1881/o (d04bfn00yduk0)                                                            5.41     1.00             10.69 &   400.01 r
  n2928 (net)                                                   13    19.69 
  init_mask_in0_clk_gate_mask_reg_5__0_latch/te (d04cgc01nd0h0)                 0.00    64.83     1.00     0.00    23.18 &   423.19 r
  data arrival time                                                                                                          423.19

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                131.26     131.26
  clock reconvergence pessimism                                                                                     0.00     131.26
  clock uncertainty                                                                                                50.00     181.26
  init_mask_in0_clk_gate_mask_reg_5__0_latch/clk (d04cgc01nd0h0)                                                             181.26 r
  clock gating hold time                                                                          1.00            -14.15     167.10
  data required time                                                                                                         167.10
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         167.10
  data arrival time                                                                                                         -423.19
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                256.09


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place527/a (d04bfn00ynud5)                                             -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                       7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                   2    12.02 
  place2/a (d04bfn00yduk0)                                                     0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                              6.71     1.00             13.20 &   398.68 r
  n3 (net)                                                      2    12.17 
  post_place279/a (d04bfn00yduk0)                                             -1.09    23.37     1.00    -0.12    10.89 &   409.57 r
  post_place279/o (d04bfn00yduk0)                                                       6.12     1.00             11.08 &   420.65 r
  n3348 (net)                                                   9    16.90 
  init_mask_alu0_clk_gate_seed2_reg_5_latch/te (d04cgc01nd0h0)                -0.15    12.47     1.00    -0.02     4.39 &   425.04 r
  data arrival time                                                                                                         425.04

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               128.95     128.95
  clock reconvergence pessimism                                                                                    0.00     128.95
  clock uncertainty                                                                                               50.00     178.95
  init_mask_alu0_clk_gate_seed2_reg_5_latch/clk (d04cgc01nd0h0)                                                             178.95 r
  clock gating hold time                                                                         1.00            -10.03     168.92
  data required time                                                                                                        168.92
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        168.92
  data arrival time                                                                                                        -425.04
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               256.13


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place7/a (d04bfn00yduk0)                                                       0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                                3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                        1     8.75 
  post_place260/a (d04bfn00yduk0)                                               -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                         7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                    27    26.43 
  init_mask_alu0_clk_gate_mask_reg_2__2_latch/te (d04cgc01nd0h0)                 0.00    20.34     1.00     0.00     5.92 &   431.03 r
  data arrival time                                                                                                           431.03

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 135.38     135.38
  clock reconvergence pessimism                                                                                      0.00     135.38
  clock uncertainty                                                                                                 50.00     185.38
  init_mask_alu0_clk_gate_mask_reg_2__2_latch/clk (d04cgc01nd0h0)                                                             185.38 r
  clock gating hold time                                                                           1.00            -10.89     174.49
  data required time                                                                                                          174.49
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          174.49
  data arrival time                                                                                                          -431.03
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 256.54


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place10/a (d04bfn00yduk0)                                                    0.00    29.01     1.00     0.00     8.68 &   389.06 f
  place10/o (d04bfn00yduk0)                                                             6.49     1.00             14.09 &   403.15 f
  n11 (net)                                                    30    33.06 
  init_mask_alu0_clk_gate_seed6_reg_6_latch/te (d04cgc01nd0h0)                -2.26    42.58     1.00    -0.25    13.94 &   417.10 f
  data arrival time                                                                                                         417.10

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               124.12     124.12
  clock reconvergence pessimism                                                                                    0.00     124.12
  clock uncertainty                                                                                               50.00     174.12
  init_mask_alu0_clk_gate_seed6_reg_6_latch/clk (d04cgc01nd0h0)                                                             174.12 r
  clock gating hold time                                                                         1.00            -13.62     160.50
  data required time                                                                                                        160.50
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        160.50
  data arrival time                                                                                                        -417.10
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               256.59


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_1__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place7/a (d04bfn00yduk0)                                                       0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                                3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                        1     8.75 
  post_place260/a (d04bfn00yduk0)                                               -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                         7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                    27    26.43 
  init_mask_alu0_clk_gate_mask_reg_1__0_latch/te (d04cgc01nd0h0)                 0.00    20.35     1.00     0.00     5.98 &   431.09 r
  data arrival time                                                                                                           431.09

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 135.34     135.34
  clock reconvergence pessimism                                                                                      0.00     135.34
  clock uncertainty                                                                                                 50.00     185.34
  init_mask_alu0_clk_gate_mask_reg_1__0_latch/clk (d04cgc01nd0h0)                                                             185.34 r
  clock gating hold time                                                                           1.00            -10.89     174.45
  data required time                                                                                                          174.45
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          174.45
  data arrival time                                                                                                          -431.09
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 256.64


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed1_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place7/a (d04bfn00yduk0)                                                     0.00    15.22     1.00     0.00     5.82 &   386.20 f
  place7/o (d04bfn00yduk0)                                                              3.59     1.00             10.74 &   396.94 f
  n8 (net)                                                      1     8.58 
  post_place260/a (d04bfn00yduk0)                                             -2.08    28.12     1.00    -0.23    13.59 &   410.53 f
  post_place260/o (d04bfn00yduk0)                                                       6.64     1.00             14.13 &   424.66 f
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed1_reg_0_latch/te (d04cgc01nd0h0)                 0.00    18.92     1.00     0.00     4.95 &   429.61 f
  data arrival time                                                                                                         429.61

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.65     133.65
  clock reconvergence pessimism                                                                                    0.00     133.65
  clock uncertainty                                                                                               50.00     183.65
  init_mask_alu0_clk_gate_seed1_reg_0_latch/clk (d04cgc01nd0h0)                                                             183.65 r
  clock gating hold time                                                                         1.00            -11.36     172.30
  data required time                                                                                                        172.30
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.30
  data arrival time                                                                                                        -429.61
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               257.31


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place19/a (d04bfn00yduk0)                                                   -2.04    26.25     1.00    -0.23    10.42 &   400.34 f
  place19/o (d04bfn00yduk0)                                                             4.84     1.00             12.96 &   413.30 f
  n20 (net)                                                    27    30.34 
  init_mask_alu0_clk_gate_seed2_reg_7_latch/en (d04cgc01nd0h0)                -1.05    66.34     1.00    -0.12    13.21 &   426.51 f
  data arrival time                                                                                                         426.51

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               135.44     135.44
  clock reconvergence pessimism                                                                                    0.00     135.44
  clock uncertainty                                                                                               50.00     185.44
  init_mask_alu0_clk_gate_seed2_reg_7_latch/clk (d04cgc01nd0h0)                                                             185.44 r
  clock gating hold time                                                                         1.00            -16.79     168.65
  data required time                                                                                                        168.65
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        168.65
  data arrival time                                                                                                        -426.51
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               257.86


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed1_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place7/a (d04bfn00yduk0)                                                     0.00    15.22     1.00     0.00     5.82 &   386.20 f
  place7/o (d04bfn00yduk0)                                                              3.59     1.00             10.74 &   396.94 f
  n8 (net)                                                      1     8.58 
  post_place260/a (d04bfn00yduk0)                                             -2.08    28.12     1.00    -0.23    13.59 &   410.53 f
  post_place260/o (d04bfn00yduk0)                                                       6.64     1.00             14.13 &   424.66 f
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed1_reg_1_latch/te (d04cgc01nd0h0)                 0.00    19.00     1.00     0.00     5.61 &   430.27 f
  data arrival time                                                                                                         430.27

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.67     133.67
  clock reconvergence pessimism                                                                                    0.00     133.67
  clock uncertainty                                                                                               50.00     183.67
  init_mask_alu0_clk_gate_seed1_reg_1_latch/clk (d04cgc01nd0h0)                                                             183.67 r
  clock gating hold time                                                                         1.00            -11.37     172.30
  data required time                                                                                                        172.30
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.30
  data arrival time                                                                                                        -430.27
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               257.97


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_10_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  place18/a (d04bfn00yduk0)                                                     0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                             10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                      7    32.65 
  place23/a (d04bfn00yduk0)                                                    -2.74    33.77     1.00    -0.30    13.54 &   403.46 f
  place23/o (d04bfn00yduk0)                                                              4.49     1.00             14.02 &   417.48 f
  n24 (net)                                                      7    10.27 
  init_mask_alu0_clk_gate_seed7_reg_10_latch/en (d04cgc01nd0h0)                -1.31    23.21     1.00    -0.15     6.48 &   423.96 f
  data arrival time                                                                                                          423.96

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                127.44     127.44
  clock reconvergence pessimism                                                                                     0.00     127.44
  clock uncertainty                                                                                                50.00     177.44
  init_mask_alu0_clk_gate_seed7_reg_10_latch/clk (d04cgc01nd0h0)                                                             177.44 r
  clock gating hold time                                                                          1.00            -11.61     165.83
  data required time                                                                                                         165.83
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         165.83
  data arrival time                                                                                                         -423.96
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                258.13


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed0_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place22/a (d04bfn00yduk0)                                                   -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                             5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                    19    21.75 
  init_mask_alu0_clk_gate_seed0_reg_1_latch/en (d04cgc01nd0h0)                -2.00    37.79     1.00    -0.23    13.17 &   427.09 f
  data arrival time                                                                                                         427.09

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               132.52     132.52
  clock reconvergence pessimism                                                                                    0.00     132.52
  clock uncertainty                                                                                               50.00     182.52
  init_mask_alu0_clk_gate_seed0_reg_1_latch/clk (d04cgc01nd0h0)                                                             182.52 r
  clock gating hold time                                                                         1.00            -13.81     168.70
  data required time                                                                                                        168.70
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        168.70
  data arrival time                                                                                                        -427.09
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               258.39


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_0__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place22/a (d04bfn00yduk0)                                                     -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                               5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                      19    21.75 
  init_mask_alu0_clk_gate_mask_reg_0__1_latch/en (d04cgc01nd0h0)                -2.00    37.81     1.00    -0.23    13.26 &   427.19 f
  data arrival time                                                                                                           427.19

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 132.55     132.55
  clock reconvergence pessimism                                                                                      0.00     132.55
  clock uncertainty                                                                                                 50.00     182.55
  init_mask_alu0_clk_gate_mask_reg_0__1_latch/clk (d04cgc01nd0h0)                                                             182.55 r
  clock gating hold time                                                                           1.00            -13.82     168.73
  data required time                                                                                                          168.73
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          168.73
  data arrival time                                                                                                          -427.19
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 258.46


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_1__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_tm (in)                                                                            5.41                       3.71 &   337.05 f
  test_tm (net)                                                   2     1.62 
  place1/a (d04bfn00ynud5)                                                       0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                                5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                        2     6.56 
  post_place170/a (d04bfn00yduk0)                                               -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                         4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                     2    14.33 
  place6/a (d04bfn00yduo0)                                                      -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                                6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                        5    23.16 
  place7/a (d04bfn00yduk0)                                                       0.00    15.22     1.00     0.00     5.82 &   386.20 f
  place7/o (d04bfn00yduk0)                                                                3.59     1.00             10.74 &   396.94 f
  n8 (net)                                                        1     8.58 
  post_place260/a (d04bfn00yduk0)                                               -2.08    28.12     1.00    -0.23    13.59 &   410.53 f
  post_place260/o (d04bfn00yduk0)                                                         6.64     1.00             14.13 &   424.66 f
  n3329 (net)                                                    27    26.43 
  init_mask_alu0_clk_gate_mask_reg_1__1_latch/te (d04cgc01nd0h0)                 0.00    24.28     1.00     0.00     6.76 &   431.42 f
  data arrival time                                                                                                           431.42

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 134.68     134.68
  clock reconvergence pessimism                                                                                      0.00     134.68
  clock uncertainty                                                                                                 50.00     184.68
  init_mask_alu0_clk_gate_mask_reg_1__1_latch/clk (d04cgc01nd0h0)                                                             184.68 r
  clock gating hold time                                                                           1.00            -11.84     172.84
  data required time                                                                                                          172.84
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          172.84
  data arrival time                                                                                                          -431.42
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 258.58


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed4_reg_8_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed4_reg_8_latch/te (d04cgc01nd0i0)                 0.00    48.14     1.00     0.00    27.21 &   422.12 f
  data arrival time                                                                                                         422.12

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               128.94     128.94
  clock reconvergence pessimism                                                                                    0.00     128.94
  clock uncertainty                                                                                               50.00     178.94
  init_mask_alu0_clk_gate_seed4_reg_8_latch/clk (d04cgc01nd0i0)                                                             178.94 r
  clock gating hold time                                                                         1.00            -15.43     163.51
  data required time                                                                                                        163.51
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        163.51
  data arrival time                                                                                                        -422.12
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               258.61


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_tm (in)                                                                            5.41                       3.71 &   337.05 f
  test_tm (net)                                                   2     1.62 
  place1/a (d04bfn00ynud5)                                                       0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                                5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                        2     6.56 
  post_place170/a (d04bfn00yduk0)                                               -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                         4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                     2    14.33 
  place6/a (d04bfn00yduo0)                                                      -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                                6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                        5    23.16 
  place11/a (d04bfn00yduo0)                                                      0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                               8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                      55    52.08 
  init_mask_alu0_clk_gate_mask_reg_5__2_latch/te (d04cgc01nd0h0)                 0.00    48.14     1.00     0.00    27.36 &   422.27 f
  data arrival time                                                                                                           422.27

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 128.93     128.93
  clock reconvergence pessimism                                                                                      0.00     128.93
  clock uncertainty                                                                                                 50.00     178.93
  init_mask_alu0_clk_gate_mask_reg_5__2_latch/clk (d04cgc01nd0h0)                                                             178.93 r
  clock gating hold time                                                                           1.00            -15.43     163.50
  data required time                                                                                                          163.50
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          163.50
  data arrival time                                                                                                          -422.27
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 258.77


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed1_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place170/a (d04bfn00yduk0)                                           -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                     4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                 2    14.71 
  place6/a (d04bfn00yduo0)                                                  -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                            6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                    5    23.99 
  place7/a (d04bfn00yduk0)                                                   0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                            3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                    1     8.75 
  post_place260/a (d04bfn00yduk0)                                           -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                     7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                27    26.43 
  init_mask_alu0_clk_gate_seed1_reg_latch/te (d04cgc01nd0h0)                 0.00    25.92     1.00     0.00     6.99 &   432.11 r
  data arrival time                                                                                                       432.11

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.46     134.46
  clock reconvergence pessimism                                                                                  0.00     134.46
  clock uncertainty                                                                                             50.00     184.46
  init_mask_alu0_clk_gate_seed1_reg_latch/clk (d04cgc01nd0h0)                                                             184.46 r
  clock gating hold time                                                                       1.00            -11.42     173.04
  data required time                                                                                                      173.04
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.04
  data arrival time                                                                                                      -432.11
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             259.07


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_1__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place7/a (d04bfn00yduk0)                                                     0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                              3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                      1     8.75 
  post_place260/a (d04bfn00yduk0)                                             -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                       7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_mask_reg_1__latch/te (d04cgc01nd0h0)                 0.00    25.93     1.00     0.00     7.07 &   432.19 r
  data arrival time                                                                                                         432.19

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.45     134.45
  clock reconvergence pessimism                                                                                    0.00     134.45
  clock uncertainty                                                                                               50.00     184.45
  init_mask_alu0_clk_gate_mask_reg_1__latch/clk (d04cgc01nd0h0)                                                             184.45 r
  clock gating hold time                                                                         1.00            -11.42     173.03
  data required time                                                                                                        173.03
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        173.03
  data arrival time                                                                                                        -432.19
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               259.16


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  post_place303/a (d04bfn00yduk0)                                             0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                      8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                 22    23.36 
  init_mask_in0_clk_gate_seed5_reg_4_latch/te (d04cgc01nd0i0)                -0.30    18.34     1.00    -0.03     6.90 &   434.27 r
  data arrival time                                                                                                        434.27

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              135.24     135.24
  clock reconvergence pessimism                                                                                   0.00     135.24
  clock uncertainty                                                                                              50.00     185.24
  init_mask_in0_clk_gate_seed5_reg_4_latch/clk (d04cgc01nd0i0)                                                             185.24 r
  clock gating hold time                                                                        1.00            -10.38     174.85
  data required time                                                                                                       174.85
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       174.85
  data arrival time                                                                                                       -434.27
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              259.42


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  test_tm (in)                                                                      12.53                       6.90 &   340.23 r
  test_tm (net)                                              2     1.71 
  place1/a (d04bfn00ynud5)                                                  0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                           6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                   2     6.80 
  post_place527/a (d04bfn00ynud5)                                          -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                    7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                2    12.02 
  place2/a (d04bfn00yduk0)                                                  0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                           6.71     1.00             13.20 &   398.68 r
  n3 (net)                                                   2    12.17 
  post_place280/a (d04bfn00yduk0)                                          -0.24    14.33     1.00    -0.03     5.49 &   404.18 r
  post_place280/o (d04bfn00yduk0)                                                    4.24     1.00              9.71 &   413.89 r
  n3349 (net)                                                2     7.45 
  place12/a (d04bfn00yduk0)                                                 0.00    12.88     1.00     0.00     5.62 &   419.50 r
  place12/o (d04bfn00yduk0)                                                          4.18     1.00              9.61 &   429.11 r
  n13 (net)                                                  6    10.37 
  fifo2/clk_gate_data_mem_reg_0__2_latch/te (d04cgc01nd0h0)                -1.67    18.53     1.00    -0.58     4.06 &   433.17 r
  data arrival time                                                                                                      433.17

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            134.12     134.12
  clock reconvergence pessimism                                                                                 0.00     134.12
  clock uncertainty                                                                                            50.00     184.12
  fifo2/clk_gate_data_mem_reg_0__2_latch/clk (d04cgc01nd0h0)                                                             184.12 r
  clock gating hold time                                                                      1.00            -10.46     173.67
  data required time                                                                                                     173.67
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     173.67
  data arrival time                                                                                                     -433.17
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            259.50


  Startpoint: sel_op[1] (input port clocked by clk)
  Endpoint: alu_core0_clk_gate_tmp_add_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  sel_op[1] (in)                                                                    15.23                       8.71 &   342.05 r
  sel_op[1] (net)                                            2     2.22 
  post_place488/a (d04bfn00ynud5)                                          -0.28    15.27     1.00    -0.03     0.53 &   342.58 r
  post_place488/o (d04bfn00ynud5)                                                    7.69     1.00              9.32 &   351.90 r
  n3570 (net)                                                1    10.99 
  post_place471/a (d04inn00yd0f7)                                          -5.33    41.64     1.00    -2.54    19.24 &   371.14 r
  post_place471/o1 (d04inn00yd0f7)                                                  10.97     1.00              3.39 &   374.53 f
  n3552 (net)                                                2     9.36 
  U17994/a (d04inn00ynuf5)                                                  0.00    32.51     1.00     0.00    12.53 &   387.06 f
  U17994/o1 (d04inn00ynuf5)                                                          9.07     1.00              9.58 &   396.64 r
  n19435 (net)                                               3     6.26 
  U13545/a (d04non02yd0h5)                                                  0.00     9.22     1.00     0.00     0.83 &   397.47 r
  U13545/o1 (d04non02yd0h5)                                                          5.43     1.00              4.44 &   401.91 f
  n19790 (net)                                               3     6.98 
  route61/a (d04bfn00yn0f0)                                                 0.00     6.16     1.00     0.00     0.39 &   402.30 f
  route61/o (d04bfn00yn0f0)                                                          8.52     1.00             10.01 &   412.31 f
  n9933 (net)                                               33    24.42 
  alu_core0_clk_gate_tmp_add_reg_1_latch/en (d04cgc01nd0h0)                -0.41    38.75     1.00    -0.23    15.72 &   428.03 f
  data arrival time                                                                                                      428.03

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.88     131.88
  clock reconvergence pessimism                                                                                 0.00     131.88
  clock uncertainty                                                                                            50.00     181.88
  alu_core0_clk_gate_tmp_add_reg_1_latch/clk (d04cgc01nd0h0)                                                             181.88 r
  clock gating hold time                                                                      1.00            -13.82     168.06
  data required time                                                                                                     168.06
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.06
  data arrival time                                                                                                     -428.03
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            259.97


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place20/a (d04bfn00yduo0)                                                     -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                               6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                      34    40.90 
  init_mask_alu0_clk_gate_mask_reg_6__5_latch/en (d04cgc01nd0h0)                -5.08    54.20     1.00    -2.04    21.18 &   432.44 f
  data arrival time                                                                                                           432.44

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 137.40     137.40
  clock reconvergence pessimism                                                                                      0.00     137.40
  clock uncertainty                                                                                                 50.00     187.40
  init_mask_alu0_clk_gate_mask_reg_6__5_latch/clk (d04cgc01nd0h0)                                                             187.40 r
  clock gating hold time                                                                           1.00            -15.17     172.23
  data required time                                                                                                          172.23
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          172.23
  data arrival time                                                                                                          -432.44
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 260.21


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place20/a (d04bfn00yduo0)                                                   -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                             6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                    34    40.90 
  init_mask_alu0_clk_gate_seed6_reg_5_latch/en (d04cgc01nd0h0)                -5.08    54.21     1.00    -2.04    21.26 &   432.52 f
  data arrival time                                                                                                         432.52

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               137.32     137.32
  clock reconvergence pessimism                                                                                    0.00     137.32
  clock uncertainty                                                                                               50.00     187.32
  init_mask_alu0_clk_gate_seed6_reg_5_latch/clk (d04cgc01nd0h0)                                                             187.32 r
  clock gating hold time                                                                         1.00            -15.17     172.15
  data required time                                                                                                        172.15
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.15
  data arrival time                                                                                                        -432.52
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               260.36


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: alu_core0_clk_gate_tmp_add_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  test_tm (in)                                                                      12.53                       6.90 &   340.23 r
  test_tm (net)                                              2     1.71 
  place1/a (d04bfn00ynud5)                                                  0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                           6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                   2     6.80 
  post_place527/a (d04bfn00ynud5)                                          -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                    7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                2    12.02 
  place2/a (d04bfn00yduk0)                                                  0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                           6.71     1.00             13.20 &   398.68 r
  n3 (net)                                                   2    12.17 
  post_place280/a (d04bfn00yduk0)                                          -0.24    14.33     1.00    -0.03     5.49 &   404.18 r
  post_place280/o (d04bfn00yduk0)                                                    4.24     1.00              9.71 &   413.89 r
  n3349 (net)                                                2     7.45 
  place1552/a (d04inn00ynuh5)                                               0.00    12.77     1.00     0.00     5.20 &   419.08 r
  place1552/o1 (d04inn00ynuh5)                                                       4.67     1.00              4.21 &   423.29 f
  n2092 (net)                                                1     6.47 
  place1551/a (d04inn00yduq0)                                               0.00     4.96     1.00     0.00     0.83 &   424.12 f
  place1551/o1 (d04inn00yduq0)                                                       3.76     1.00              3.02 &   427.14 r
  n2091 (net)                                               14    22.09 
  alu_core0_clk_gate_tmp_add_reg_3_latch/te (d04cgc01nd0h0)                -0.09    12.09     1.00    -0.05     5.48 &   432.62 r
  data arrival time                                                                                                      432.62

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.89     131.89
  clock reconvergence pessimism                                                                                 0.00     131.89
  clock uncertainty                                                                                            50.00     181.89
  alu_core0_clk_gate_tmp_add_reg_3_latch/clk (d04cgc01nd0h0)                                                             181.89 r
  clock gating hold time                                                                      1.00             -9.94     171.95
  data required time                                                                                                     171.95
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.95
  data arrival time                                                                                                     -432.62
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            260.67


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: alu_core0_clk_gate_tmp_add_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  test_tm (in)                                                                      12.53                       6.90 &   340.23 r
  test_tm (net)                                              2     1.71 
  place1/a (d04bfn00ynud5)                                                  0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                           6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                   2     6.80 
  post_place527/a (d04bfn00ynud5)                                          -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                    7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                2    12.02 
  place2/a (d04bfn00yduk0)                                                  0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                           6.71     1.00             13.20 &   398.68 r
  n3 (net)                                                   2    12.17 
  post_place280/a (d04bfn00yduk0)                                          -0.24    14.33     1.00    -0.03     5.49 &   404.18 r
  post_place280/o (d04bfn00yduk0)                                                    4.24     1.00              9.71 &   413.89 r
  n3349 (net)                                                2     7.45 
  place1552/a (d04inn00ynuh5)                                               0.00    12.77     1.00     0.00     5.20 &   419.08 r
  place1552/o1 (d04inn00ynuh5)                                                       4.67     1.00              4.21 &   423.29 f
  n2092 (net)                                                1     6.47 
  place1551/a (d04inn00yduq0)                                               0.00     4.96     1.00     0.00     0.83 &   424.12 f
  place1551/o1 (d04inn00yduq0)                                                       3.76     1.00              3.02 &   427.14 r
  n2091 (net)                                               14    22.09 
  alu_core0_clk_gate_tmp_add_reg_2_latch/te (d04cgc01nd0h0)                -0.09    12.08     1.00    -0.05     5.42 &   432.56 r
  data arrival time                                                                                                      432.56

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.76     131.76
  clock reconvergence pessimism                                                                                 0.00     131.76
  clock uncertainty                                                                                            50.00     181.76
  alu_core0_clk_gate_tmp_add_reg_2_latch/clk (d04cgc01nd0h0)                                                             181.76 r
  clock gating hold time                                                                      1.00             -9.94     171.82
  data required time                                                                                                     171.82
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     171.82
  data arrival time                                                                                                     -432.56
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            260.74


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place170/a (d04bfn00yduk0)                                           -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                     4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                 2    14.71 
  place6/a (d04bfn00yduo0)                                                  -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                            6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                    5    23.99 
  place10/a (d04bfn00yduk0)                                                  0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                           7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                  30    33.56 
  init_mask_alu0_clk_gate_seed7_reg_latch/te (d04cgc01nd0h0)                -2.61    47.29     1.00    -0.28    21.02 &   424.98 r
  data arrival time                                                                                                       424.98

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             127.46     127.46
  clock reconvergence pessimism                                                                                  0.00     127.46
  clock uncertainty                                                                                             50.00     177.46
  init_mask_alu0_clk_gate_seed7_reg_latch/clk (d04cgc01nd0h0)                                                             177.46 r
  clock gating hold time                                                                       1.00            -13.43     164.03
  data required time                                                                                                      164.03
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      164.03
  data arrival time                                                                                                      -424.98
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             260.95


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place527/a (d04bfn00ynud5)                                               -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                         7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                     2    12.02 
  place2/a (d04bfn00yduk0)                                                       0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                                6.71     1.00             13.20 &   398.68 r
  n3 (net)                                                        2    12.17 
  post_place279/a (d04bfn00yduk0)                                               -1.09    23.37     1.00    -0.12    10.89 &   409.57 r
  post_place279/o (d04bfn00yduk0)                                                         6.12     1.00             11.08 &   420.65 r
  n3348 (net)                                                     9    16.90 
  init_mask_alu0_clk_gate_mask_reg_2__4_latch/te (d04cgc01nd0h0)                -0.15    12.50     1.00    -0.02     4.65 &   425.30 r
  data arrival time                                                                                                           425.30

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 124.11     124.11
  clock reconvergence pessimism                                                                                      0.00     124.11
  clock uncertainty                                                                                                 50.00     174.11
  init_mask_alu0_clk_gate_mask_reg_2__4_latch/clk (d04cgc01nd0h0)                                                             174.11 r
  clock gating hold time                                                                           1.00             -9.85     164.26
  data required time                                                                                                          164.26
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          164.26
  data arrival time                                                                                                          -425.30
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 261.05


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                          0.00       0.00
  input external delay                                                                                    333.33     333.33 r
  test_tm (in)                                                                  12.53                       6.90 &   340.23 r
  test_tm (net)                                          2     1.71 
  place1/a (d04bfn00ynud5)                                              0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                       6.58     1.00              8.67 &   349.20 r
  n2 (net)                                               2     6.80 
  post_place527/a (d04bfn00ynud5)                                      -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                            2    12.02 
  place2/a (d04bfn00yduk0)                                              0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                       6.71     1.00             13.20 &   398.68 r
  n3 (net)                                               2    12.17 
  post_place280/a (d04bfn00yduk0)                                      -0.24    14.33     1.00    -0.03     5.49 &   404.18 r
  post_place280/o (d04bfn00yduk0)                                                4.24     1.00              9.71 &   413.89 r
  n3349 (net)                                            2     7.45 
  place12/a (d04bfn00yduk0)                                             0.00    12.88     1.00     0.00     5.62 &   419.50 r
  place12/o (d04bfn00yduk0)                                                      4.18     1.00              9.61 &   429.11 r
  n13 (net)                                              6    10.37 
  fifo2/clk_gate_data_rd_reg_4_latch/te (d04cgc01nd0h0)                -2.10    21.65     1.00    -0.81     6.00 &   435.11 r
  data arrival time                                                                                                  435.11

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        134.82     134.82
  clock reconvergence pessimism                                                                             0.00     134.82
  clock uncertainty                                                                                        50.00     184.82
  fifo2/clk_gate_data_rd_reg_4_latch/clk (d04cgc01nd0h0)                                                             184.82 r
  clock gating hold time                                                                  1.00            -10.77     174.05
  data required time                                                                                                 174.05
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 174.05
  data arrival time                                                                                                 -435.11
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        261.07


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place10/a (d04bfn00yduk0)                                                    0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                             7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                    30    33.56 
  init_mask_alu0_clk_gate_seed6_reg_2_latch/te (d04cgc01nd0h0)                -2.49    45.69     1.00    -0.26    18.00 &   421.97 r
  data arrival time                                                                                                         421.97

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               123.73     123.73
  clock reconvergence pessimism                                                                                    0.00     123.73
  clock uncertainty                                                                                               50.00     173.73
  init_mask_alu0_clk_gate_seed6_reg_2_latch/clk (d04cgc01nd0h0)                                                             173.73 r
  clock gating hold time                                                                         1.00            -12.86     160.87
  data required time                                                                                                        160.87
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        160.87
  data arrival time                                                                                                        -421.97
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               261.09


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place10/a (d04bfn00yduk0)                                                    0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                             7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                    30    33.56 
  init_mask_alu0_clk_gate_seed7_reg_0_latch/te (d04cgc01nd0h0)                -2.62    47.30     1.00    -0.28    21.24 &   425.20 r
  data arrival time                                                                                                         425.20

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.44     127.44
  clock reconvergence pessimism                                                                                    0.00     127.44
  clock uncertainty                                                                                               50.00     177.44
  init_mask_alu0_clk_gate_seed7_reg_0_latch/clk (d04cgc01nd0h0)                                                             177.44 r
  clock gating hold time                                                                         1.00            -13.43     164.00
  data required time                                                                                                        164.00
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.00
  data arrival time                                                                                                        -425.20
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               261.20


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed1_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place7/a (d04bfn00yduk0)                                                     0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                              3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                      1     8.75 
  post_place260/a (d04bfn00yduk0)                                             -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                       7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed1_reg_2_latch/te (d04cgc01nd0h0)                 0.00    27.94     1.00     0.00     9.34 &   434.46 r
  data arrival time                                                                                                         434.46

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.69     134.69
  clock reconvergence pessimism                                                                                    0.00     134.69
  clock uncertainty                                                                                               50.00     184.69
  init_mask_alu0_clk_gate_seed1_reg_2_latch/clk (d04cgc01nd0h0)                                                             184.69 r
  clock gating hold time                                                                         1.00            -11.52     173.17
  data required time                                                                                                        173.17
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        173.17
  data arrival time                                                                                                        -434.46
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               261.28


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_0__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  place18/a (d04bfn00yduk0)                                                     0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                             10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                      7    32.65 
  post_place311/a (d04inn00ynuh5)                                              -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                       8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                      1     6.84 
  post_place453/a (d04inn00ynui5)                                               0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                      11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                   23    30.12 
  init_mask_in0_clk_gate_mask_reg_0__2_latch/en (d04cgc01nd0h0)                -0.35    23.86     1.00    -0.04     3.61 &   423.68 f
  data arrival time                                                                                                          423.68

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                124.37     124.37
  clock reconvergence pessimism                                                                                     0.00     124.37
  clock uncertainty                                                                                                50.00     174.37
  init_mask_in0_clk_gate_mask_reg_0__2_latch/clk (d04cgc01nd0h0)                                                             174.37 r
  clock gating hold time                                                                          1.00            -12.02     162.35
  data required time                                                                                                         162.35
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         162.35
  data arrival time                                                                                                         -423.68
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                261.33


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place527/a (d04bfn00ynud5)                                             -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                       7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                   2    12.02 
  place2/a (d04bfn00yduk0)                                                     0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                              6.71     1.00             13.20 &   398.68 r
  n3 (net)                                                      2    12.17 
  post_place279/a (d04bfn00yduk0)                                             -1.09    23.37     1.00    -0.12    10.89 &   409.57 r
  post_place279/o (d04bfn00yduk0)                                                       6.12     1.00             11.08 &   420.65 r
  n3348 (net)                                                   9    16.90 
  init_mask_alu0_clk_gate_seed2_reg_4_latch/te (d04cgc01nd0h0)                -0.15    12.58     1.00    -0.02     5.03 &   425.68 r
  data arrival time                                                                                                         425.68

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               124.13     124.13
  clock reconvergence pessimism                                                                                    0.00     124.13
  clock uncertainty                                                                                               50.00     174.13
  init_mask_alu0_clk_gate_seed2_reg_4_latch/clk (d04cgc01nd0h0)                                                             174.13 r
  clock gating hold time                                                                         1.00             -9.86     164.28
  data required time                                                                                                        164.28
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.28
  data arrival time                                                                                                        -425.68
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               261.41


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_7__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place10/a (d04bfn00yduk0)                                                      0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                               7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                      30    33.56 
  init_mask_alu0_clk_gate_mask_reg_7__0_latch/te (d04cgc01nd0h0)                -2.62    47.31     1.00    -0.28    21.63 &   425.60 r
  data arrival time                                                                                                           425.60

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 127.40     127.40
  clock reconvergence pessimism                                                                                      0.00     127.40
  clock uncertainty                                                                                                 50.00     177.40
  init_mask_alu0_clk_gate_mask_reg_7__0_latch/clk (d04cgc01nd0h0)                                                             177.40 r
  clock gating hold time                                                                           1.00            -13.43     163.97
  data required time                                                                                                          163.97
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          163.97
  data arrival time                                                                                                          -425.60
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 261.62


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_7__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place10/a (d04bfn00yduk0)                                                    0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                             7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                    30    33.56 
  init_mask_alu0_clk_gate_mask_reg_7__latch/te (d04cgc01nd0h0)                -2.62    47.31     1.00    -0.28    21.77 &   425.74 r
  data arrival time                                                                                                         425.74

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.30     127.30
  clock reconvergence pessimism                                                                                    0.00     127.30
  clock uncertainty                                                                                               50.00     177.30
  init_mask_alu0_clk_gate_mask_reg_7__latch/clk (d04cgc01nd0h0)                                                             177.30 r
  clock gating hold time                                                                         1.00            -13.43     163.86
  data required time                                                                                                        163.86
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        163.86
  data arrival time                                                                                                        -425.74
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               261.87


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  place18/a (d04bfn00yduk0)                                                   0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                           10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                    7    32.65 
  post_place311/a (d04inn00ynuh5)                                            -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                     8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                    1     6.84 
  post_place453/a (d04inn00ynui5)                                             0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                    11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                 23    30.12 
  init_mask_in0_clk_gate_seed5_reg_4_latch/en (d04cgc01nd0i0)                -0.54    34.77     1.00    -0.06    14.87 &   434.94 f
  data arrival time                                                                                                        434.94

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              135.24     135.24
  clock reconvergence pessimism                                                                                   0.00     135.24
  clock uncertainty                                                                                              50.00     185.24
  init_mask_in0_clk_gate_seed5_reg_4_latch/clk (d04cgc01nd0i0)                                                             185.24 r
  clock gating hold time                                                                        1.00            -12.42     172.81
  data required time                                                                                                       172.81
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       172.81
  data arrival time                                                                                                       -434.94
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              262.12


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place10/a (d04bfn00yduk0)                                                    0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                             7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                    30    33.56 
  init_mask_alu0_clk_gate_seed7_reg_3_latch/te (d04cgc01nd0h0)                -2.62    47.32     1.00    -0.28    21.90 &   425.87 r
  data arrival time                                                                                                         425.87

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.12     127.12
  clock reconvergence pessimism                                                                                    0.00     127.12
  clock uncertainty                                                                                               50.00     177.12
  init_mask_alu0_clk_gate_seed7_reg_3_latch/clk (d04cgc01nd0h0)                                                             177.12 r
  clock gating hold time                                                                         1.00            -13.43     163.69
  data required time                                                                                                        163.69
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        163.69
  data arrival time                                                                                                        -425.87
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               262.17


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_11_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  place18/a (d04bfn00yduk0)                                                     0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                             10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                      7    32.65 
  place23/a (d04bfn00yduk0)                                                    -2.74    33.77     1.00    -0.30    13.54 &   403.46 f
  place23/o (d04bfn00yduk0)                                                              4.49     1.00             14.02 &   417.48 f
  n24 (net)                                                      7    10.27 
  init_mask_alu0_clk_gate_seed7_reg_11_latch/en (d04cgc01nd0i0)                -1.57    26.87     1.00    -0.18    10.25 &   427.73 f
  data arrival time                                                                                                          427.73

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                127.49     127.49
  clock reconvergence pessimism                                                                                     0.00     127.49
  clock uncertainty                                                                                                50.00     177.49
  init_mask_alu0_clk_gate_seed7_reg_11_latch/clk (d04cgc01nd0i0)                                                             177.49 r
  clock gating hold time                                                                          1.00            -12.00     165.49
  data required time                                                                                                         165.49
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         165.49
  data arrival time                                                                                                         -427.73
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                262.24


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place20/a (d04bfn00yduo0)                                                   -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                             6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                    34    40.90 
  init_mask_alu0_clk_gate_seed6_reg_4_latch/en (d04cgc01nd0h0)                -4.70    53.70     1.00    -1.77    20.07 &   431.33 f
  data arrival time                                                                                                         431.33

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.63     134.63
  clock reconvergence pessimism                                                                                    0.00     134.63
  clock uncertainty                                                                                               50.00     184.63
  init_mask_alu0_clk_gate_seed6_reg_4_latch/clk (d04cgc01nd0h0)                                                             184.63 r
  clock gating hold time                                                                         1.00            -15.56     169.06
  data required time                                                                                                        169.06
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        169.06
  data arrival time                                                                                                        -431.33
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               262.26


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed1_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place7/a (d04bfn00yduk0)                                                     0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                              3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                      1     8.75 
  post_place260/a (d04bfn00yduk0)                                             -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                       7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed1_reg_6_latch/te (d04cgc01nd0h0)                 0.00    29.40     1.00     0.00    10.27 &   435.39 r
  data arrival time                                                                                                         435.39

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.34     134.34
  clock reconvergence pessimism                                                                                    0.00     134.34
  clock uncertainty                                                                                               50.00     184.34
  init_mask_alu0_clk_gate_seed1_reg_6_latch/clk (d04cgc01nd0h0)                                                             184.34 r
  clock gating hold time                                                                         1.00            -11.77     172.57
  data required time                                                                                                        172.57
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.57
  data arrival time                                                                                                        -435.39
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               262.82


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_4__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place26/a (d04bfn00ynud5)                                                     -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                               6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                       1     6.34 
  post_place234/a (d04bfn00yduo0)                                               -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                         7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                    32    32.85 
  init_mask_alu0_clk_gate_mask_reg_4__2_latch/en (d04cgc01nd0h0)                -0.17    12.83     1.00    -0.02     1.73 &   436.90 f
  data arrival time                                                                                                           436.90

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.85     133.85
  clock reconvergence pessimism                                                                                      0.00     133.85
  clock uncertainty                                                                                                 50.00     183.85
  init_mask_alu0_clk_gate_mask_reg_4__2_latch/clk (d04cgc01nd0h0)                                                             183.85 r
  clock gating hold time                                                                           1.00            -10.12     173.73
  data required time                                                                                                          173.73
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          173.73
  data arrival time                                                                                                          -436.90
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 263.17


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_8_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed5_reg_8_latch/te (d04cgc01nd0h0)                 0.00    46.67     1.00     0.00    24.01 &   418.91 f
  data arrival time                                                                                                         418.91

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               120.94     120.94
  clock reconvergence pessimism                                                                                    0.00     120.94
  clock uncertainty                                                                                               50.00     170.94
  init_mask_alu0_clk_gate_seed5_reg_8_latch/clk (d04cgc01nd0h0)                                                             170.94 r
  clock gating hold time                                                                         1.00            -15.26     155.68
  data required time                                                                                                        155.68
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        155.68
  data arrival time                                                                                                        -418.91
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               263.23


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_7__3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place10/a (d04bfn00yduk0)                                                      0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                               7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                      30    33.56 
  init_mask_alu0_clk_gate_mask_reg_7__3_latch/te (d04cgc01nd0h0)                -2.66    47.79     1.00    -0.28    22.31 &   426.27 r
  data arrival time                                                                                                           426.27

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 126.03     126.03
  clock reconvergence pessimism                                                                                      0.00     126.03
  clock uncertainty                                                                                                 50.00     176.03
  init_mask_alu0_clk_gate_mask_reg_7__3_latch/clk (d04cgc01nd0h0)                                                             176.03 r
  clock gating hold time                                                                           1.00            -13.33     162.70
  data required time                                                                                                          162.70
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          162.70
  data arrival time                                                                                                          -426.27
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 263.57


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place527/a (d04bfn00ynud5)                                           -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                     7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                 2    12.02 
  place2/a (d04bfn00yduk0)                                                   0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                            6.71     1.00             13.20 &   398.68 r
  n3 (net)                                                    2    12.17 
  post_place280/a (d04bfn00yduk0)                                           -0.24    14.33     1.00    -0.03     5.49 &   404.18 r
  post_place280/o (d04bfn00yduk0)                                                     4.24     1.00              9.71 &   413.89 r
  n3349 (net)                                                 2     7.45 
  place12/a (d04bfn00yduk0)                                                  0.00    12.88     1.00     0.00     5.62 &   419.50 r
  place12/o (d04bfn00yduk0)                                                           4.18     1.00              9.61 &   429.11 r
  n13 (net)                                                   6    10.37 
  fifo2/clk_gate_data_mem_reg_19__2_latch/te (d04cgc01nd0h0)                -2.52    24.31     1.00    -1.01     8.30 &   437.41 r
  data arrival time                                                                                                       437.41

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.81     134.81
  clock reconvergence pessimism                                                                                  0.00     134.81
  clock uncertainty                                                                                             50.00     184.81
  fifo2/clk_gate_data_mem_reg_19__2_latch/clk (d04cgc01nd0h0)                                                             184.81 r
  clock gating hold time                                                                       1.00            -10.99     173.82
  data required time                                                                                                      173.82
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.82
  data arrival time                                                                                                      -437.41
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             263.59


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place20/a (d04bfn00yduo0)                                                   -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                             6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                    34    40.90 
  init_mask_alu0_clk_gate_seed7_reg_7_latch/en (d04cgc01nd0h0)                -4.61    55.08     1.00    -1.57    21.53 &   432.79 f
  data arrival time                                                                                                         432.79

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.82     134.82
  clock reconvergence pessimism                                                                                    0.00     134.82
  clock uncertainty                                                                                               50.00     184.82
  init_mask_alu0_clk_gate_seed7_reg_7_latch/clk (d04cgc01nd0h0)                                                             184.82 r
  clock gating hold time                                                                         1.00            -15.68     169.14
  data required time                                                                                                        169.14
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        169.14
  data arrival time                                                                                                        -432.79
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               263.64


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_1__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place7/a (d04bfn00yduk0)                                                       0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                                3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                        1     8.75 
  post_place260/a (d04bfn00yduk0)                                               -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                         7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                    27    26.43 
  init_mask_alu0_clk_gate_mask_reg_1__2_latch/te (d04cgc01nd0h0)                 0.00    29.91     1.00     0.00    11.48 &   436.60 r
  data arrival time                                                                                                           436.60

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 134.64     134.64
  clock reconvergence pessimism                                                                                      0.00     134.64
  clock uncertainty                                                                                                 50.00     184.64
  init_mask_alu0_clk_gate_mask_reg_1__2_latch/clk (d04cgc01nd0h0)                                                             184.64 r
  clock gating hold time                                                                           1.00            -11.71     172.93
  data required time                                                                                                          172.93
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          172.93
  data arrival time                                                                                                          -436.60
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 263.66


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place19/a (d04bfn00yduk0)                                                     -2.04    26.25     1.00    -0.23    10.42 &   400.34 f
  place19/o (d04bfn00yduk0)                                                               4.84     1.00             12.96 &   413.30 f
  n20 (net)                                                      27    30.34 
  init_mask_alu0_clk_gate_mask_reg_2__6_latch/en (d04cgc01nd0h0)                -1.09    68.48     1.00    -0.12    13.82 &   427.11 f
  data arrival time                                                                                                           427.11

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 129.54     129.54
  clock reconvergence pessimism                                                                                      0.00     129.54
  clock uncertainty                                                                                                 50.00     179.54
  init_mask_alu0_clk_gate_mask_reg_2__6_latch/clk (d04cgc01nd0h0)                                                             179.54 r
  clock gating hold time                                                                           1.00            -16.43     163.11
  data required time                                                                                                          163.11
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          163.11
  data arrival time                                                                                                          -427.11
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 264.01


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed4_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  place1881/a (d04bfn00yduk0)                                                 0.00    16.00     1.00     0.00     6.49 &   389.32 r
  place1881/o (d04bfn00yduk0)                                                          5.41     1.00             10.69 &   400.01 r
  n2928 (net)                                                 13    19.69 
  init_mask_in0_clk_gate_seed4_reg_2_latch/te (d04cgc01nd0h0)                 0.00    69.65     1.00     0.00    30.92 &   430.93 r
  data arrival time                                                                                                        430.93

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              131.02     131.02
  clock reconvergence pessimism                                                                                   0.00     131.02
  clock uncertainty                                                                                              50.00     181.02
  init_mask_in0_clk_gate_seed4_reg_2_latch/clk (d04cgc01nd0h0)                                                             181.02 r
  clock gating hold time                                                                        1.00            -14.30     166.72
  data required time                                                                                                       166.72
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       166.72
  data arrival time                                                                                                       -430.93
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              264.21


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_8_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place23/a (d04bfn00yduk0)                                                   -2.74    33.77     1.00    -0.30    13.54 &   403.46 f
  place23/o (d04bfn00yduk0)                                                             4.49     1.00             14.02 &   417.48 f
  n24 (net)                                                     7    10.27 
  init_mask_alu0_clk_gate_seed7_reg_8_latch/en (d04cgc01nd0h0)                -1.74    29.03     1.00    -0.20    13.78 &   431.25 f
  data arrival time                                                                                                         431.25

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.10     129.10
  clock reconvergence pessimism                                                                                    0.00     129.10
  clock uncertainty                                                                                               50.00     179.10
  init_mask_alu0_clk_gate_seed7_reg_8_latch/clk (d04cgc01nd0h0)                                                             179.10 r
  clock gating hold time                                                                         1.00            -12.46     166.64
  data required time                                                                                                        166.64
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        166.64
  data arrival time                                                                                                        -431.25
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               264.61


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place10/a (d04bfn00yduk0)                                                    0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                             7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                    30    33.56 
  init_mask_alu0_clk_gate_seed7_reg_4_latch/te (d04cgc01nd0h0)                -2.69    48.20     1.00    -0.28    23.42 &   427.38 r
  data arrival time                                                                                                         427.38

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               126.04     126.04
  clock reconvergence pessimism                                                                                    0.00     126.04
  clock uncertainty                                                                                               50.00     176.04
  init_mask_alu0_clk_gate_seed7_reg_4_latch/clk (d04cgc01nd0h0)                                                             176.04 r
  clock gating hold time                                                                         1.00            -13.37     162.67
  data required time                                                                                                        162.67
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        162.67
  data arrival time                                                                                                        -427.38
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               264.71


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed0_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  place18/a (d04bfn00yduk0)                                                   0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                           10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                    7    32.65 
  post_place311/a (d04inn00ynuh5)                                            -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                     8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                    1     6.84 
  post_place453/a (d04inn00ynui5)                                             0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                    11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                 23    30.12 
  init_mask_in0_clk_gate_seed0_reg_2_latch/en (d04cgc01nd0h0)                -0.41    27.45     1.00    -0.05     6.59 &   426.66 f
  data arrival time                                                                                                        426.66

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              124.29     124.29
  clock reconvergence pessimism                                                                                   0.00     124.29
  clock uncertainty                                                                                              50.00     174.29
  init_mask_in0_clk_gate_seed0_reg_2_latch/clk (d04cgc01nd0h0)                                                             174.29 r
  clock gating hold time                                                                        1.00            -12.53     161.76
  data required time                                                                                                       161.76
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       161.76
  data arrival time                                                                                                       -426.66
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              264.90


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_0__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place22/a (d04bfn00yduk0)                                                     -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                               5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                      19    21.75 
  init_mask_alu0_clk_gate_mask_reg_0__2_latch/en (d04cgc01nd0h0)                -2.51    42.78     1.00    -0.28    18.89 &   432.82 f
  data arrival time                                                                                                           432.82

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 132.33     132.33
  clock reconvergence pessimism                                                                                      0.00     132.33
  clock uncertainty                                                                                                 50.00     182.33
  init_mask_alu0_clk_gate_mask_reg_0__2_latch/clk (d04cgc01nd0h0)                                                             182.33 r
  clock gating hold time                                                                           1.00            -14.52     167.81
  data required time                                                                                                          167.81
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          167.81
  data arrival time                                                                                                          -432.82
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 265.01


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed4_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_seed4_reg_2_latch/en (d04cgc01nd0h0)                -0.20    14.58     1.00    -0.02     3.46 &   438.63 f
  data arrival time                                                                                                         438.63

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.81     133.81
  clock reconvergence pessimism                                                                                    0.00     133.81
  clock uncertainty                                                                                               50.00     183.81
  init_mask_alu0_clk_gate_seed4_reg_2_latch/clk (d04cgc01nd0h0)                                                             183.81 r
  clock gating hold time                                                                         1.00            -10.37     173.45
  data required time                                                                                                        173.45
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        173.45
  data arrival time                                                                                                        -438.63
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               265.18


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_4__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place26/a (d04bfn00ynud5)                                                     -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                               6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                       1     6.34 
  post_place234/a (d04bfn00yduo0)                                               -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                         7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                    32    32.85 
  init_mask_alu0_clk_gate_mask_reg_4__5_latch/en (d04cgc01nd0h0)                -0.20    14.60     1.00    -0.02     3.52 &   438.70 f
  data arrival time                                                                                                           438.70

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.85     133.85
  clock reconvergence pessimism                                                                                      0.00     133.85
  clock uncertainty                                                                                                 50.00     183.85
  init_mask_alu0_clk_gate_mask_reg_4__5_latch/clk (d04cgc01nd0h0)                                                             183.85 r
  clock gating hold time                                                                           1.00            -10.37     173.48
  data required time                                                                                                          173.48
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          173.48
  data arrival time                                                                                                          -438.70
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 265.22


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place7/a (d04bfn00yduk0)                                                     0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                              3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                      1     8.75 
  post_place260/a (d04bfn00yduk0)                                             -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                       7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed2_reg_2_latch/te (d04cgc01nd0h0)                 0.00    31.23     1.00     0.00    12.77 &   437.88 r
  data arrival time                                                                                                         437.88

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.43     134.43
  clock reconvergence pessimism                                                                                    0.00     134.43
  clock uncertainty                                                                                               50.00     184.43
  init_mask_alu0_clk_gate_seed2_reg_2_latch/clk (d04cgc01nd0h0)                                                             184.43 r
  clock gating hold time                                                                         1.00            -11.95     172.48
  data required time                                                                                                        172.48
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.48
  data arrival time                                                                                                        -437.88
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               265.40


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed6_reg_9_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place20/a (d04bfn00yduo0)                                                   -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                             6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                    34    40.90 
  init_mask_alu0_clk_gate_seed6_reg_9_latch/en (d04cgc01nd0b0)                -2.43    39.21     1.00    -0.51     8.68 &   419.93 f
  data arrival time                                                                                                         419.93

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               115.54     115.54
  clock reconvergence pessimism                                                                                    0.00     115.54
  clock uncertainty                                                                                               50.00     165.54
  init_mask_alu0_clk_gate_seed6_reg_9_latch/clk (d04cgc01nd0b0)                                                             165.54 r
  clock gating hold time                                                                         1.00            -11.10     154.45
  data required time                                                                                                        154.45
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        154.45
  data arrival time                                                                                                        -419.93
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               265.49


  Startpoint: sel_op[1] (input port clocked by clk)
  Endpoint: alu_core0_clk_gate_tmp_add_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  sel_op[1] (in)                                                                    15.23                       8.71 &   342.05 r
  sel_op[1] (net)                                            2     2.22 
  post_place488/a (d04bfn00ynud5)                                          -0.28    15.27     1.00    -0.03     0.53 &   342.58 r
  post_place488/o (d04bfn00ynud5)                                                    7.69     1.00              9.32 &   351.90 r
  n3570 (net)                                                1    10.99 
  post_place471/a (d04inn00yd0f7)                                          -5.33    41.64     1.00    -2.54    19.24 &   371.14 r
  post_place471/o1 (d04inn00yd0f7)                                                  10.97     1.00              3.39 &   374.53 f
  n3552 (net)                                                2     9.36 
  U17994/a (d04inn00ynuf5)                                                  0.00    32.51     1.00     0.00    12.53 &   387.06 f
  U17994/o1 (d04inn00ynuf5)                                                          9.07     1.00              9.58 &   396.64 r
  n19435 (net)                                               3     6.26 
  U13545/a (d04non02yd0h5)                                                  0.00     9.22     1.00     0.00     0.83 &   397.47 r
  U13545/o1 (d04non02yd0h5)                                                          5.43     1.00              4.44 &   401.91 f
  n19790 (net)                                               3     6.98 
  place1227/a (d04bfn00yduk0)                                               0.00     8.95     1.00     0.00     2.89 &   404.80 f
  place1227/o (d04bfn00yduk0)                                                        4.24     1.00              9.50 &   414.30 f
  n1229 (net)                                               24    17.34 
  alu_core0_clk_gate_tmp_add_reg_3_latch/en (d04cgc01nd0h0)                -0.57    38.65     1.00    -0.06    19.47 &   433.78 f
  data arrival time                                                                                                      433.78

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.89     131.89
  clock reconvergence pessimism                                                                                 0.00     131.89
  clock uncertainty                                                                                            50.00     181.89
  alu_core0_clk_gate_tmp_add_reg_3_latch/clk (d04cgc01nd0h0)                                                             181.89 r
  clock gating hold time                                                                      1.00            -13.80     168.08
  data required time                                                                                                     168.08
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     168.08
  data arrival time                                                                                                     -433.78
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            265.69


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_12_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  place18/a (d04bfn00yduk0)                                                     0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                             10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                      7    32.65 
  place23/a (d04bfn00yduk0)                                                    -2.74    33.77     1.00    -0.30    13.54 &   403.46 f
  place23/o (d04bfn00yduk0)                                                              4.49     1.00             14.02 &   417.48 f
  n24 (net)                                                      7    10.27 
  init_mask_alu0_clk_gate_seed7_reg_12_latch/en (d04cgc01nd0h0)                -1.77    29.37     1.00    -0.20    15.01 &   432.49 f
  data arrival time                                                                                                          432.49

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                129.14     129.14
  clock reconvergence pessimism                                                                                     0.00     129.14
  clock uncertainty                                                                                                50.00     179.14
  init_mask_alu0_clk_gate_seed7_reg_12_latch/clk (d04cgc01nd0h0)                                                             179.14 r
  clock gating hold time                                                                          1.00            -12.50     166.64
  data required time                                                                                                         166.64
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         166.64
  data arrival time                                                                                                         -432.49
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                265.85


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_1__3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place7/a (d04bfn00yduk0)                                                       0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                                3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                        1     8.75 
  post_place260/a (d04bfn00yduk0)                                               -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                         7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                    27    26.43 
  init_mask_alu0_clk_gate_mask_reg_1__3_latch/te (d04cgc01nd0h0)                 0.00    31.44     1.00     0.00    13.63 &   438.75 r
  data arrival time                                                                                                           438.75

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 134.63     134.63
  clock reconvergence pessimism                                                                                      0.00     134.63
  clock uncertainty                                                                                                 50.00     184.63
  init_mask_alu0_clk_gate_mask_reg_1__3_latch/clk (d04cgc01nd0h0)                                                             184.63 r
  clock gating hold time                                                                           1.00            -11.86     172.77
  data required time                                                                                                          172.77
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          172.77
  data arrival time                                                                                                          -438.75
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 265.98


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed0_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place22/a (d04bfn00yduk0)                                                   -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                             5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                    19    21.75 
  init_mask_alu0_clk_gate_seed0_reg_3_latch/en (d04cgc01nd0h0)                -2.33    41.21     1.00    -0.26    16.82 &   430.74 f
  data arrival time                                                                                                         430.74

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.99     127.99
  clock reconvergence pessimism                                                                                    0.00     127.99
  clock uncertainty                                                                                               50.00     177.99
  init_mask_alu0_clk_gate_seed0_reg_3_latch/clk (d04cgc01nd0h0)                                                             177.99 r
  clock gating hold time                                                                         1.00            -13.41     164.58
  data required time                                                                                                        164.58
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        164.58
  data arrival time                                                                                                        -430.74
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               266.16


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed0_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place22/a (d04bfn00yduk0)                                                   -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                             5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                    19    21.75 
  init_mask_alu0_clk_gate_seed0_reg_2_latch/en (d04cgc01nd0h0)                -2.61    43.58     1.00    -0.29    20.02 &   433.94 f
  data arrival time                                                                                                         433.94

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               132.37     132.37
  clock reconvergence pessimism                                                                                    0.00     132.37
  clock uncertainty                                                                                               50.00     182.37
  init_mask_alu0_clk_gate_seed0_reg_2_latch/clk (d04cgc01nd0h0)                                                             182.37 r
  clock gating hold time                                                                         1.00            -14.63     167.74
  data required time                                                                                                        167.74
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        167.74
  data arrival time                                                                                                        -433.94
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               266.20


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_13_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  place18/a (d04bfn00yduk0)                                                     0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                             10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                      7    32.65 
  place23/a (d04bfn00yduk0)                                                    -2.74    33.77     1.00    -0.30    13.54 &   403.46 f
  place23/o (d04bfn00yduk0)                                                              4.49     1.00             14.02 &   417.48 f
  n24 (net)                                                      7    10.27 
  init_mask_alu0_clk_gate_seed7_reg_13_latch/en (d04cgc01nd0h0)                -1.78    29.50     1.00    -0.21    15.37 &   432.85 f
  data arrival time                                                                                                          432.85

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                129.11     129.11
  clock reconvergence pessimism                                                                                     0.00     129.11
  clock uncertainty                                                                                                50.00     179.11
  init_mask_alu0_clk_gate_seed7_reg_13_latch/clk (d04cgc01nd0h0)                                                             179.11 r
  clock gating hold time                                                                          1.00            -12.52     166.59
  data required time                                                                                                         166.59
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         166.59
  data arrival time                                                                                                         -432.85
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                266.26


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed4_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_seed4_reg_3_latch/en (d04cgc01nd0h0)                -0.21    15.24     1.00    -0.03     4.37 &   439.55 f
  data arrival time                                                                                                         439.55

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.69     133.69
  clock reconvergence pessimism                                                                                    0.00     133.69
  clock uncertainty                                                                                               50.00     183.69
  init_mask_alu0_clk_gate_seed4_reg_3_latch/clk (d04cgc01nd0h0)                                                             183.69 r
  clock gating hold time                                                                         1.00            -10.46     173.23
  data required time                                                                                                        173.23
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        173.23
  data arrival time                                                                                                        -439.55
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               266.31


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed5_reg_7_latch/te (d04cgc01nd0h0)                 0.00    48.14     1.00     0.00    26.99 &   421.90 f
  data arrival time                                                                                                         421.90

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               120.89     120.89
  clock reconvergence pessimism                                                                                    0.00     120.89
  clock uncertainty                                                                                               50.00     170.89
  init_mask_alu0_clk_gate_seed5_reg_7_latch/clk (d04cgc01nd0h0)                                                             170.89 r
  clock gating hold time                                                                         1.00            -15.49     155.40
  data required time                                                                                                        155.40
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        155.40
  data arrival time                                                                                                        -421.90
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               266.50


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed6_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  place18/a (d04bfn00yduk0)                                                   0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                           10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                    7    32.65 
  place23/a (d04bfn00yduk0)                                                  -2.74    33.77     1.00    -0.30    13.54 &   403.46 f
  place23/o (d04bfn00yduk0)                                                            4.49     1.00             14.02 &   417.48 f
  n24 (net)                                                    7    10.27 
  init_mask_in0_clk_gate_seed6_reg_4_latch/en (d04cgc01nd0h0)                -1.79    29.62     1.00    -0.21    15.69 &   433.17 f
  data arrival time                                                                                                        433.17

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              129.12     129.12
  clock reconvergence pessimism                                                                                   0.00     129.12
  clock uncertainty                                                                                              50.00     179.12
  init_mask_in0_clk_gate_seed6_reg_4_latch/clk (d04cgc01nd0h0)                                                             179.12 r
  clock gating hold time                                                                        1.00            -12.54     166.58
  data required time                                                                                                       166.58
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       166.58
  data arrival time                                                                                                       -433.17
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              266.59


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed0_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  post_place303/a (d04bfn00yduk0)                                             0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                      8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                 22    23.36 
  init_mask_in0_clk_gate_seed0_reg_3_latch/te (d04cgc01nd0h0)                -0.30    18.44     1.00    -0.03     4.57 &   431.94 r
  data arrival time                                                                                                        431.94

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              125.89     125.89
  clock reconvergence pessimism                                                                                   0.00     125.89
  clock uncertainty                                                                                              50.00     175.89
  init_mask_in0_clk_gate_seed0_reg_3_latch/clk (d04cgc01nd0h0)                                                             175.89 r
  clock gating hold time                                                                        1.00            -10.57     165.33
  data required time                                                                                                       165.33
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       165.33
  data arrival time                                                                                                       -431.94
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              266.61


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed6_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  place18/a (d04bfn00yduk0)                                                   0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                           10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                    7    32.65 
  place23/a (d04bfn00yduk0)                                                  -2.74    33.77     1.00    -0.30    13.54 &   403.46 f
  place23/o (d04bfn00yduk0)                                                            4.49     1.00             14.02 &   417.48 f
  n24 (net)                                                    7    10.27 
  init_mask_in0_clk_gate_seed6_reg_5_latch/en (d04cgc01nd0h0)                -1.80    29.64     1.00    -0.21    15.76 &   433.24 f
  data arrival time                                                                                                        433.24

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              129.13     129.13
  clock reconvergence pessimism                                                                                   0.00     129.13
  clock uncertainty                                                                                              50.00     179.13
  init_mask_in0_clk_gate_seed6_reg_5_latch/clk (d04cgc01nd0h0)                                                             179.13 r
  clock gating hold time                                                                        1.00            -12.54     166.59
  data required time                                                                                                       166.59
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       166.59
  data arrival time                                                                                                       -433.24
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              266.65


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_7__4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place10/a (d04bfn00yduk0)                                                      0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                               7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                      30    33.56 
  init_mask_alu0_clk_gate_mask_reg_7__4_latch/te (d04cgc01nd0h0)                -2.73    48.60     1.00    -0.29    25.41 &   429.37 r
  data arrival time                                                                                                           429.37

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 126.02     126.02
  clock reconvergence pessimism                                                                                      0.00     126.02
  clock uncertainty                                                                                                 50.00     176.02
  init_mask_alu0_clk_gate_mask_reg_7__4_latch/clk (d04cgc01nd0h0)                                                             176.02 r
  clock gating hold time                                                                           1.00            -13.40     162.61
  data required time                                                                                                          162.61
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          162.61
  data arrival time                                                                                                          -429.37
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 266.76


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place11/a (d04bfn00yduo0)                                                      0.00    11.39     1.00     0.00     2.55 &   385.38 r
  place11/o (d04bfn00yduo0)                                                              10.55     1.00             11.75 &   397.13 r
  n12 (net)                                                      55    52.67 
  init_mask_alu0_clk_gate_mask_reg_5__1_latch/te (d04cgc01nd0h0)                 0.00    53.06     1.00     0.00    35.11 &   432.24 r
  data arrival time                                                                                                           432.24

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 129.21     129.21
  clock reconvergence pessimism                                                                                      0.00     129.21
  clock uncertainty                                                                                                 50.00     179.21
  init_mask_alu0_clk_gate_mask_reg_5__1_latch/clk (d04cgc01nd0h0)                                                             179.21 r
  clock gating hold time                                                                           1.00            -13.73     165.48
  data required time                                                                                                          165.48
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          165.48
  data arrival time                                                                                                          -432.24
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 266.76


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed4_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_seed4_reg_6_latch/en (d04cgc01nd0h0)                -0.26    18.90     1.00    -0.03     4.58 &   439.75 f
  data arrival time                                                                                                         439.75

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.68     133.68
  clock reconvergence pessimism                                                                                    0.00     133.68
  clock uncertainty                                                                                               50.00     183.68
  init_mask_alu0_clk_gate_seed4_reg_6_latch/clk (d04cgc01nd0h0)                                                             183.68 r
  clock gating hold time                                                                         1.00            -10.83     172.85
  data required time                                                                                                        172.85
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.85
  data arrival time                                                                                                        -439.75
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               266.91


  Startpoint: sel_op[1] (input port clocked by clk)
  Endpoint: alu_core0_clk_gate_tmp_add_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  sel_op[1] (in)                                                                    15.23                       8.71 &   342.05 r
  sel_op[1] (net)                                            2     2.22 
  post_place488/a (d04bfn00ynud5)                                          -0.28    15.27     1.00    -0.03     0.53 &   342.58 r
  post_place488/o (d04bfn00ynud5)                                                    7.69     1.00              9.32 &   351.90 r
  n3570 (net)                                                1    10.99 
  post_place471/a (d04inn00yd0f7)                                          -5.33    41.64     1.00    -2.54    19.24 &   371.14 r
  post_place471/o1 (d04inn00yd0f7)                                                  10.97     1.00              3.39 &   374.53 f
  n3552 (net)                                                2     9.36 
  U17994/a (d04inn00ynuf5)                                                  0.00    32.51     1.00     0.00    12.53 &   387.06 f
  U17994/o1 (d04inn00ynuf5)                                                          9.07     1.00              9.58 &   396.64 r
  n19435 (net)                                               3     6.26 
  U13545/a (d04non02yd0h5)                                                  0.00     9.22     1.00     0.00     0.83 &   397.47 r
  U13545/o1 (d04non02yd0h5)                                                          5.43     1.00              4.44 &   401.91 f
  n19790 (net)                                               3     6.98 
  place1227/a (d04bfn00yduk0)                                               0.00     8.95     1.00     0.00     2.89 &   404.80 f
  place1227/o (d04bfn00yduk0)                                                        4.24     1.00              9.50 &   414.30 f
  n1229 (net)                                               24    17.34 
  alu_core0_clk_gate_tmp_add_reg_2_latch/en (d04cgc01nd0h0)                -0.57    38.94     1.00    -0.06    20.77 &   435.07 f
  data arrival time                                                                                                      435.07

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            131.76     131.76
  clock reconvergence pessimism                                                                                 0.00     131.76
  clock uncertainty                                                                                            50.00     181.76
  alu_core0_clk_gate_tmp_add_reg_2_latch/clk (d04cgc01nd0h0)                                                             181.76 r
  clock gating hold time                                                                      1.00            -13.84     167.91
  data required time                                                                                                     167.91
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     167.91
  data arrival time                                                                                                     -435.07
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            267.16


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed5_reg_0_latch/te (d04cgc01nd0h0)                 0.00    48.52     1.00     0.00    27.77 &   422.68 f
  data arrival time                                                                                                         422.68

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               120.91     120.91
  clock reconvergence pessimism                                                                                    0.00     120.91
  clock uncertainty                                                                                               50.00     170.91
  init_mask_alu0_clk_gate_seed5_reg_0_latch/clk (d04cgc01nd0h0)                                                             170.91 r
  clock gating hold time                                                                         1.00            -15.55     155.36
  data required time                                                                                                        155.36
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        155.36
  data arrival time                                                                                                        -422.68
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               267.31


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed1_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place7/a (d04bfn00yduk0)                                                     0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                              3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                      1     8.75 
  post_place260/a (d04bfn00yduk0)                                             -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                       7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed1_reg_3_latch/te (d04cgc01nd0h0)                 0.00    32.38     1.00     0.00    15.28 &   440.39 r
  data arrival time                                                                                                         440.39

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.77     134.77
  clock reconvergence pessimism                                                                                    0.00     134.77
  clock uncertainty                                                                                               50.00     184.77
  init_mask_alu0_clk_gate_seed1_reg_3_latch/clk (d04cgc01nd0h0)                                                             184.77 r
  clock gating hold time                                                                         1.00            -11.95     172.81
  data required time                                                                                                        172.81
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.81
  data arrival time                                                                                                        -440.39
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               267.58


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place11/a (d04bfn00yduo0)                                                    0.00    11.39     1.00     0.00     2.55 &   385.38 r
  place11/o (d04bfn00yduo0)                                                            10.55     1.00             11.75 &   397.13 r
  n12 (net)                                                    55    52.67 
  init_mask_alu0_clk_gate_seed5_reg_5_latch/te (d04cgc01nd0h0)                 0.00    53.22     1.00     0.00    36.26 &   433.39 r
  data arrival time                                                                                                         433.39

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.20     129.20
  clock reconvergence pessimism                                                                                    0.00     129.20
  clock uncertainty                                                                                               50.00     179.20
  init_mask_alu0_clk_gate_seed5_reg_5_latch/clk (d04cgc01nd0h0)                                                             179.20 r
  clock gating hold time                                                                         1.00            -13.74     165.46
  data required time                                                                                                        165.46
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        165.46
  data arrival time                                                                                                        -433.39
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               267.93


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed6_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  test_tm (in)                                                                      12.53                       6.90 &   340.23 r
  test_tm (net)                                              2     1.71 
  place1/a (d04bfn00ynud5)                                                  0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                           6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                   2     6.80 
  post_place170/a (d04bfn00yduk0)                                          -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                    4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                2    14.71 
  place6/a (d04bfn00yduo0)                                                 -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                           6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                   5    23.99 
  post_place303/a (d04bfn00yduk0)                                           0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                    8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                               22    23.36 
  init_mask_in0_clk_gate_seed6_reg_latch/te (d04cgc01nd0h0)                -0.30    18.20     1.00    -0.03     6.30 &   433.67 r
  data arrival time                                                                                                      433.67

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.26     126.26
  clock reconvergence pessimism                                                                                 0.00     126.26
  clock uncertainty                                                                                            50.00     176.26
  init_mask_in0_clk_gate_seed6_reg_latch/clk (d04cgc01nd0h0)                                                             176.26 r
  clock gating hold time                                                                      1.00            -10.55     165.71
  data required time                                                                                                     165.71
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     165.71
  data arrival time                                                                                                     -433.67
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            267.96


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed6_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  post_place303/a (d04bfn00yduk0)                                             0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                      8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                 22    23.36 
  init_mask_in0_clk_gate_seed6_reg_3_latch/te (d04cgc01nd0h0)                -0.30    18.18     1.00    -0.03     6.16 &   433.53 r
  data arrival time                                                                                                        433.53

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.11     126.11
  clock reconvergence pessimism                                                                                   0.00     126.11
  clock uncertainty                                                                                              50.00     176.11
  init_mask_in0_clk_gate_seed6_reg_3_latch/clk (d04cgc01nd0h0)                                                             176.11 r
  clock gating hold time                                                                        1.00            -10.55     165.56
  data required time                                                                                                       165.56
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       165.56
  data arrival time                                                                                                       -433.53
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              267.96


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_0__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  place18/a (d04bfn00yduk0)                                                     0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                             10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                      7    32.65 
  post_place311/a (d04inn00ynuh5)                                              -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                       8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                      1     6.84 
  post_place453/a (d04inn00ynui5)                                               0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                      11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                   23    30.12 
  init_mask_in0_clk_gate_mask_reg_0__1_latch/en (d04cgc01nd0h0)                -0.46    29.92     1.00    -0.05     9.45 &   429.52 f
  data arrival time                                                                                                          429.52

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                124.29     124.29
  clock reconvergence pessimism                                                                                     0.00     124.29
  clock uncertainty                                                                                                50.00     174.29
  init_mask_in0_clk_gate_mask_reg_0__1_latch/clk (d04cgc01nd0h0)                                                             174.29 r
  clock gating hold time                                                                          1.00            -12.88     161.40
  data required time                                                                                                         161.40
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         161.40
  data arrival time                                                                                                         -429.52
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                268.12


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed5_reg_2_latch/te (d04cgc01nd0h0)                 0.00    48.84     1.00     0.00    28.57 &   423.48 f
  data arrival time                                                                                                         423.48

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               120.88     120.88
  clock reconvergence pessimism                                                                                    0.00     120.88
  clock uncertainty                                                                                               50.00     170.88
  init_mask_alu0_clk_gate_seed5_reg_2_latch/clk (d04cgc01nd0h0)                                                             170.88 r
  clock gating hold time                                                                         1.00            -15.60     155.28
  data required time                                                                                                        155.28
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        155.28
  data arrival time                                                                                                        -423.48
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               268.19


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_5__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  place1881/a (d04bfn00yduk0)                                                 0.00    16.00     1.00     0.00     6.49 &   389.32 r
  place1881/o (d04bfn00yduk0)                                                          5.41     1.00             10.69 &   400.01 r
  n2928 (net)                                                 13    19.69 
  init_mask_in0_clk_gate_mask_reg_5__latch/te (d04cgc01nd0h0)                 0.00    71.19     1.00     0.00    34.38 &   434.39 r
  data arrival time                                                                                                        434.39

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              130.38     130.38
  clock reconvergence pessimism                                                                                   0.00     130.38
  clock uncertainty                                                                                              50.00     180.38
  init_mask_in0_clk_gate_mask_reg_5__latch/clk (d04cgc01nd0h0)                                                             180.38 r
  clock gating hold time                                                                        1.00            -14.23     166.15
  data required time                                                                                                       166.15
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       166.15
  data arrival time                                                                                                       -434.39
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              268.24


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place10/a (d04bfn00yduk0)                                                    0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                             7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                    30    33.56 
  init_mask_alu0_clk_gate_seed7_reg_6_latch/te (d04cgc01nd0h0)                -2.77    48.91     1.00    -0.29    27.84 &   431.80 r
  data arrival time                                                                                                         431.80

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.09     127.09
  clock reconvergence pessimism                                                                                    0.00     127.09
  clock uncertainty                                                                                               50.00     177.09
  init_mask_alu0_clk_gate_seed7_reg_6_latch/clk (d04cgc01nd0h0)                                                             177.09 r
  clock gating hold time                                                                         1.00            -13.58     163.51
  data required time                                                                                                        163.51
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        163.51
  data arrival time                                                                                                        -431.80
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               268.30


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_0__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 r
  test_tm (in)                                                                          12.53                       6.90 &   340.23 r
  test_tm (net)                                                  2     1.71 
  place1/a (d04bfn00ynud5)                                                      0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                               6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                       2     6.80 
  post_place170/a (d04bfn00yduk0)                                              -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                        4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                    2    14.71 
  place6/a (d04bfn00yduo0)                                                     -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                               6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                       5    23.99 
  post_place303/a (d04bfn00yduk0)                                               0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                        8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                   22    23.36 
  init_mask_in0_clk_gate_mask_reg_0__2_latch/te (d04cgc01nd0h0)                -0.31    19.06     1.00    -0.04     4.69 &   432.06 r
  data arrival time                                                                                                          432.06

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                124.37     124.37
  clock reconvergence pessimism                                                                                     0.00     124.37
  clock uncertainty                                                                                                50.00     174.37
  init_mask_in0_clk_gate_mask_reg_0__2_latch/clk (d04cgc01nd0h0)                                                             174.37 r
  clock gating hold time                                                                          1.00            -10.72     163.65
  data required time                                                                                                         163.65
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         163.65
  data arrival time                                                                                                         -432.06
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                268.41


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_4__6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place26/a (d04bfn00ynud5)                                                     -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                               6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                       1     6.34 
  post_place234/a (d04bfn00yduo0)                                               -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                         7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                    32    32.85 
  init_mask_alu0_clk_gate_mask_reg_4__6_latch/en (d04cgc01nd0h0)                -0.79    21.03     1.00    -0.09     5.85 &   441.02 f
  data arrival time                                                                                                           441.02

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.70     133.70
  clock reconvergence pessimism                                                                                      0.00     133.70
  clock uncertainty                                                                                                 50.00     183.70
  init_mask_alu0_clk_gate_mask_reg_4__6_latch/clk (d04cgc01nd0h0)                                                             183.70 r
  clock gating hold time                                                                           1.00            -11.13     172.57
  data required time                                                                                                          172.57
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          172.57
  data arrival time                                                                                                          -441.02
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 268.45


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place10/a (d04bfn00yduk0)                                                    0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                             7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                    30    33.56 
  init_mask_alu0_clk_gate_seed7_reg_2_latch/te (d04cgc01nd0h0)                -2.78    48.94     1.00    -0.29    27.99 &   431.96 r
  data arrival time                                                                                                         431.96

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.08     127.08
  clock reconvergence pessimism                                                                                    0.00     127.08
  clock uncertainty                                                                                               50.00     177.08
  init_mask_alu0_clk_gate_seed7_reg_2_latch/clk (d04cgc01nd0h0)                                                             177.08 r
  clock gating hold time                                                                         1.00            -13.58     163.50
  data required time                                                                                                        163.50
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        163.50
  data arrival time                                                                                                        -431.96
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               268.45


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place10/a (d04bfn00yduk0)                                                    0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                             7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                    30    33.56 
  init_mask_alu0_clk_gate_seed7_reg_1_latch/te (d04cgc01nd0h0)                -2.78    48.98     1.00    -0.29    28.17 &   432.13 r
  data arrival time                                                                                                         432.13

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.22     127.22
  clock reconvergence pessimism                                                                                    0.00     127.22
  clock uncertainty                                                                                               50.00     177.22
  init_mask_alu0_clk_gate_seed7_reg_1_latch/clk (d04cgc01nd0h0)                                                             177.22 r
  clock gating hold time                                                                         1.00            -13.59     163.63
  data required time                                                                                                        163.63
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        163.63
  data arrival time                                                                                                        -432.13
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               268.50


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_7__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place10/a (d04bfn00yduk0)                                                      0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                               7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                      30    33.56 
  init_mask_alu0_clk_gate_mask_reg_7__1_latch/te (d04cgc01nd0h0)                -2.78    48.95     1.00    -0.29    28.06 &   432.02 r
  data arrival time                                                                                                           432.02

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 127.09     127.09
  clock reconvergence pessimism                                                                                      0.00     127.09
  clock uncertainty                                                                                                 50.00     177.09
  init_mask_alu0_clk_gate_mask_reg_7__1_latch/clk (d04cgc01nd0h0)                                                             177.09 r
  clock gating hold time                                                                           1.00            -13.58     163.51
  data required time                                                                                                          163.51
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          163.51
  data arrival time                                                                                                          -432.02
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 268.51


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place10/a (d04bfn00yduk0)                                                      0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                               7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                      30    33.56 
  init_mask_alu0_clk_gate_mask_reg_6__4_latch/te (d04cgc01nd0h0)                -2.78    48.99     1.00    -0.29    28.26 &   432.22 r
  data arrival time                                                                                                           432.22

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 127.23     127.23
  clock reconvergence pessimism                                                                                      0.00     127.23
  clock uncertainty                                                                                                 50.00     177.23
  init_mask_alu0_clk_gate_mask_reg_6__4_latch/clk (d04cgc01nd0h0)                                                             177.23 r
  clock gating hold time                                                                           1.00            -13.59     163.64
  data required time                                                                                                          163.64
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          163.64
  data arrival time                                                                                                          -432.22
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 268.58


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_7__6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place10/a (d04bfn00yduk0)                                                      0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                               7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                      30    33.56 
  init_mask_alu0_clk_gate_mask_reg_7__6_latch/te (d04cgc01nd0h0)                -2.75    48.63     1.00    -0.29    27.45 &   431.42 r
  data arrival time                                                                                                           431.42

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 126.21     126.21
  clock reconvergence pessimism                                                                                      0.00     126.21
  clock uncertainty                                                                                                 50.00     176.21
  init_mask_alu0_clk_gate_mask_reg_7__6_latch/clk (d04cgc01nd0h0)                                                             176.21 r
  clock gating hold time                                                                           1.00            -13.56     162.65
  data required time                                                                                                          162.65
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          162.65
  data arrival time                                                                                                          -431.42
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 268.76


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_7__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place10/a (d04bfn00yduk0)                                                      0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                               7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                      30    33.56 
  init_mask_alu0_clk_gate_mask_reg_7__2_latch/te (d04cgc01nd0h0)                -2.77    48.88     1.00    -0.29    27.00 &   430.97 r
  data arrival time                                                                                                           430.97

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 125.71     125.71
  clock reconvergence pessimism                                                                                      0.00     125.71
  clock uncertainty                                                                                                 50.00     175.71
  init_mask_alu0_clk_gate_mask_reg_7__2_latch/clk (d04cgc01nd0h0)                                                             175.71 r
  clock gating hold time                                                                           1.00            -13.57     162.14
  data required time                                                                                                          162.14
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          162.14
  data arrival time                                                                                                          -430.97
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 268.83


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  test_tm (in)                                                                          5.41                       3.71 &   337.05 f
  test_tm (net)                                                 2     1.62 
  place1/a (d04bfn00ynud5)                                                     0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                              5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                      2     6.56 
  post_place170/a (d04bfn00yduk0)                                             -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                       4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                   2    14.33 
  place6/a (d04bfn00yduo0)                                                    -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                              6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                      5    23.16 
  place11/a (d04bfn00yduo0)                                                    0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                             8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                    55    52.08 
  init_mask_alu0_clk_gate_seed5_reg_1_latch/te (d04cgc01nd0h0)                 0.00    50.29     1.00     0.00    33.92 &   428.83 f
  data arrival time                                                                                                         428.83

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               125.15     125.15
  clock reconvergence pessimism                                                                                    0.00     125.15
  clock uncertainty                                                                                               50.00     175.15
  init_mask_alu0_clk_gate_seed5_reg_1_latch/clk (d04cgc01nd0h0)                                                             175.15 r
  clock gating hold time                                                                         1.00            -15.16     159.99
  data required time                                                                                                        159.99
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        159.99
  data arrival time                                                                                                        -428.83
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               268.84


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place11/a (d04bfn00yduo0)                                                      0.00    11.39     1.00     0.00     2.55 &   385.38 r
  place11/o (d04bfn00yduo0)                                                              10.55     1.00             11.75 &   397.13 r
  n12 (net)                                                      55    52.67 
  init_mask_alu0_clk_gate_mask_reg_5__0_latch/te (d04cgc01nd0h0)                 0.00    53.27     1.00     0.00    36.92 &   434.05 r
  data arrival time                                                                                                           434.05

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 128.93     128.93
  clock reconvergence pessimism                                                                                      0.00     128.93
  clock uncertainty                                                                                                 50.00     178.93
  init_mask_alu0_clk_gate_mask_reg_5__0_latch/clk (d04cgc01nd0h0)                                                             178.93 r
  clock gating hold time                                                                           1.00            -13.74     165.20
  data required time                                                                                                          165.20
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          165.20
  data arrival time                                                                                                          -434.05
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 268.85


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed0_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  place18/a (d04bfn00yduk0)                                                   0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                           10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                    7    32.65 
  post_place311/a (d04inn00ynuh5)                                            -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                     8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                    1     6.84 
  post_place453/a (d04inn00ynui5)                                             0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                    11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                 23    30.12 
  init_mask_in0_clk_gate_seed0_reg_3_latch/en (d04cgc01nd0h0)                -0.53    34.23     1.00    -0.06    11.59 &   431.66 f
  data arrival time                                                                                                        431.66

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              125.89     125.89
  clock reconvergence pessimism                                                                                   0.00     125.89
  clock uncertainty                                                                                              50.00     175.89
  init_mask_in0_clk_gate_seed0_reg_3_latch/clk (d04cgc01nd0h0)                                                             175.89 r
  clock gating hold time                                                                        1.00            -13.20     162.69
  data required time                                                                                                       162.69
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       162.69
  data arrival time                                                                                                       -431.66
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              268.97


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed5_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place11/a (d04bfn00yduo0)                                                    0.00    11.39     1.00     0.00     2.55 &   385.38 r
  place11/o (d04bfn00yduo0)                                                            10.55     1.00             11.75 &   397.13 r
  n12 (net)                                                    55    52.67 
  init_mask_alu0_clk_gate_seed5_reg_6_latch/te (d04cgc01nd0h0)                 0.00    53.30     1.00     0.00    37.40 &   434.53 r
  data arrival time                                                                                                         434.53

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.14     129.14
  clock reconvergence pessimism                                                                                    0.00     129.14
  clock uncertainty                                                                                               50.00     179.14
  init_mask_alu0_clk_gate_seed5_reg_6_latch/clk (d04cgc01nd0h0)                                                             179.14 r
  clock gating hold time                                                                         1.00            -13.74     165.40
  data required time                                                                                                        165.40
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        165.40
  data arrival time                                                                                                        -434.53
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               269.13


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed4_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_seed4_reg_7_latch/en (d04cgc01nd0h0)                -0.87    22.70     1.00    -0.10     7.29 &   442.46 f
  data arrival time                                                                                                         442.46

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.67     133.67
  clock reconvergence pessimism                                                                                    0.00     133.67
  clock uncertainty                                                                                               50.00     183.67
  init_mask_alu0_clk_gate_seed4_reg_7_latch/clk (d04cgc01nd0h0)                                                             183.67 r
  clock gating hold time                                                                         1.00            -11.36     172.31
  data required time                                                                                                        172.31
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.31
  data arrival time                                                                                                        -442.46
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               270.15


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_4__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place26/a (d04bfn00ynud5)                                                     -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                               6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                       1     6.34 
  post_place234/a (d04bfn00yduo0)                                               -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                         7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                    32    32.85 
  init_mask_alu0_clk_gate_mask_reg_4__1_latch/en (d04cgc01nd0h0)                -0.58    15.81     1.00    -0.07     5.52 &   440.70 f
  data arrival time                                                                                                           440.70

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 130.62     130.62
  clock reconvergence pessimism                                                                                      0.00     130.62
  clock uncertainty                                                                                                 50.00     180.62
  init_mask_alu0_clk_gate_mask_reg_4__1_latch/clk (d04cgc01nd0h0)                                                             180.62 r
  clock gating hold time                                                                           1.00            -10.24     170.38
  data required time                                                                                                          170.38
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          170.38
  data arrival time                                                                                                          -440.70
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 270.32


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place7/a (d04bfn00yduk0)                                                     0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                              3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                      1     8.75 
  post_place260/a (d04bfn00yduk0)                                             -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                       7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed2_reg_7_latch/te (d04cgc01nd0h0)                 0.00    33.42     1.00     0.00    18.74 &   443.85 r
  data arrival time                                                                                                         443.85

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               135.44     135.44
  clock reconvergence pessimism                                                                                    0.00     135.44
  clock uncertainty                                                                                               50.00     185.44
  init_mask_alu0_clk_gate_seed2_reg_7_latch/clk (d04cgc01nd0h0)                                                             185.44 r
  clock gating hold time                                                                         1.00            -12.03     173.41
  data required time                                                                                                        173.41
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        173.41
  data arrival time                                                                                                        -443.85
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               270.44


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed0_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  post_place303/a (d04bfn00yduk0)                                             0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                      8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                 22    23.36 
  init_mask_in0_clk_gate_seed0_reg_2_latch/te (d04cgc01nd0h0)                -0.35    20.94     1.00    -0.04     6.46 &   433.83 r
  data arrival time                                                                                                        433.83

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              124.29     124.29
  clock reconvergence pessimism                                                                                   0.00     124.29
  clock uncertainty                                                                                              50.00     174.29
  init_mask_in0_clk_gate_seed0_reg_2_latch/clk (d04cgc01nd0h0)                                                             174.29 r
  clock gating hold time                                                                        1.00            -10.91     163.38
  data required time                                                                                                       163.38
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       163.38
  data arrival time                                                                                                       -433.83
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              270.45


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed1_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place7/a (d04bfn00yduk0)                                                     0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                              3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                      1     8.75 
  post_place260/a (d04bfn00yduk0)                                             -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                       7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed1_reg_7_latch/te (d04cgc01nd0h0)                 0.00    32.18     1.00     0.00    14.67 &   439.79 r
  data arrival time                                                                                                         439.79

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               131.09     131.09
  clock reconvergence pessimism                                                                                    0.00     131.09
  clock uncertainty                                                                                               50.00     181.09
  init_mask_alu0_clk_gate_seed1_reg_7_latch/clk (d04cgc01nd0h0)                                                             181.09 r
  clock gating hold time                                                                         1.00            -11.95     169.14
  data required time                                                                                                        169.14
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        169.14
  data arrival time                                                                                                        -439.79
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               270.65


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_1__6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place7/a (d04bfn00yduk0)                                                       0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                                3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                        1     8.75 
  post_place260/a (d04bfn00yduk0)                                               -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                         7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                    27    26.43 
  init_mask_alu0_clk_gate_mask_reg_1__6_latch/te (d04cgc01nd0h0)                 0.00    32.20     1.00     0.00    14.78 &   439.89 r
  data arrival time                                                                                                           439.89

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 131.08     131.08
  clock reconvergence pessimism                                                                                      0.00     131.08
  clock uncertainty                                                                                                 50.00     181.08
  init_mask_alu0_clk_gate_mask_reg_1__6_latch/clk (d04cgc01nd0h0)                                                             181.08 r
  clock gating hold time                                                                           1.00            -11.96     169.12
  data required time                                                                                                          169.12
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          169.12
  data arrival time                                                                                                          -439.89
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 270.77


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed6_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 f
  en_init (in)                                                                       5.66                       3.97 &   337.30 f
  en_init (net)                                              2     1.76 
  place17/a (d04bfn00yn0f0)                                                 0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                          5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                  2    11.35 
  place18/a (d04bfn00yduk0)                                                 0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                         10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                  7    32.65 
  post_place311/a (d04inn00ynuh5)                                          -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                   8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                  1     6.84 
  post_place453/a (d04inn00ynui5)                                           0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                  11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                               23    30.12 
  init_mask_in0_clk_gate_seed6_reg_latch/en (d04cgc01nd0h0)                -0.54    34.53     1.00    -0.06    13.72 &   433.78 f
  data arrival time                                                                                                      433.78

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            126.26     126.26
  clock reconvergence pessimism                                                                                 0.00     126.26
  clock uncertainty                                                                                            50.00     176.26
  init_mask_in0_clk_gate_seed6_reg_latch/clk (d04cgc01nd0h0)                                                             176.26 r
  clock gating hold time                                                                      1.00            -13.26     163.00
  data required time                                                                                                     163.00
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     163.00
  data arrival time                                                                                                     -433.78
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            270.79


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place7/a (d04bfn00yduk0)                                                       0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                                3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                        1     8.75 
  post_place260/a (d04bfn00yduk0)                                               -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                         7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                    27    26.43 
  init_mask_alu0_clk_gate_mask_reg_2__5_latch/te (d04cgc01nd0h0)                 0.00    33.49     1.00     0.00    19.07 &   444.18 r
  data arrival time                                                                                                           444.18

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 135.38     135.38
  clock reconvergence pessimism                                                                                      0.00     135.38
  clock uncertainty                                                                                                 50.00     185.38
  init_mask_alu0_clk_gate_mask_reg_2__5_latch/clk (d04cgc01nd0h0)                                                             185.38 r
  clock gating hold time                                                                           1.00            -12.03     173.35
  data required time                                                                                                          173.35
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          173.35
  data arrival time                                                                                                          -444.18
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 270.83


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_4__3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place26/a (d04bfn00ynud5)                                                     -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                               6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                       1     6.34 
  post_place234/a (d04bfn00yduo0)                                               -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                         7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                    32    32.85 
  init_mask_alu0_clk_gate_mask_reg_4__3_latch/en (d04cgc01nd0h0)                -0.59    15.98     1.00    -0.07     6.10 &   441.27 f
  data arrival time                                                                                                           441.27

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 130.65     130.65
  clock reconvergence pessimism                                                                                      0.00     130.65
  clock uncertainty                                                                                                 50.00     180.65
  init_mask_alu0_clk_gate_mask_reg_4__3_latch/clk (d04cgc01nd0h0)                                                             180.65 r
  clock gating hold time                                                                           1.00            -10.27     170.38
  data required time                                                                                                          170.38
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          170.38
  data arrival time                                                                                                          -441.27
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 270.88


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed6_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  place18/a (d04bfn00yduk0)                                                   0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                           10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                    7    32.65 
  post_place311/a (d04inn00ynuh5)                                            -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                     8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                    1     6.84 
  post_place453/a (d04inn00ynui5)                                             0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                    11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                 23    30.12 
  init_mask_in0_clk_gate_seed6_reg_3_latch/en (d04cgc01nd0h0)                -0.54    34.52     1.00    -0.06    13.68 &   433.75 f
  data arrival time                                                                                                        433.75

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              126.11     126.11
  clock reconvergence pessimism                                                                                   0.00     126.11
  clock uncertainty                                                                                              50.00     176.11
  init_mask_in0_clk_gate_seed6_reg_3_latch/clk (d04cgc01nd0h0)                                                             176.11 r
  clock gating hold time                                                                        1.00            -13.26     162.85
  data required time                                                                                                       162.85
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       162.85
  data arrival time                                                                                                       -433.75
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              270.90


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_4__4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place26/a (d04bfn00ynud5)                                                     -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                               6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                       1     6.34 
  post_place234/a (d04bfn00yduo0)                                               -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                         7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                    32    32.85 
  init_mask_alu0_clk_gate_mask_reg_4__4_latch/en (d04cgc01nd0h0)                -0.59    16.02     1.00    -0.07     6.23 &   441.40 f
  data arrival time                                                                                                           441.40

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 130.59     130.59
  clock reconvergence pessimism                                                                                      0.00     130.59
  clock uncertainty                                                                                                 50.00     180.59
  init_mask_alu0_clk_gate_mask_reg_4__4_latch/clk (d04cgc01nd0h0)                                                             180.59 r
  clock gating hold time                                                                           1.00            -10.27     170.32
  data required time                                                                                                          170.32
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          170.32
  data arrival time                                                                                                          -441.40
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 271.08


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place10/a (d04bfn00yduk0)                                                    0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                             7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                    30    33.56 
  init_mask_alu0_clk_gate_seed7_reg_5_latch/te (d04cgc01nd0h0)                -2.74    48.64     1.00    -0.29    26.28 &   430.24 r
  data arrival time                                                                                                         430.24

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               122.19     122.19
  clock reconvergence pessimism                                                                                    0.00     122.19
  clock uncertainty                                                                                               50.00     172.19
  init_mask_alu0_clk_gate_seed7_reg_5_latch/clk (d04cgc01nd0h0)                                                             172.19 r
  clock gating hold time                                                                         1.00            -13.25     158.94
  data required time                                                                                                        158.94
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        158.94
  data arrival time                                                                                                        -430.24
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               271.30


  Startpoint: sel_op[1] (input port clocked by clk)
  Endpoint: alu_core0_clk_gate_tmp_add_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                            0.00       0.00
  input external delay                                                                                      333.33     333.33 r
  sel_op[1] (in)                                                                  15.23                       8.71 &   342.05 r
  sel_op[1] (net)                                          2     2.22 
  post_place488/a (d04bfn00ynud5)                                        -0.28    15.27     1.00    -0.03     0.53 &   342.58 r
  post_place488/o (d04bfn00ynud5)                                                  7.69     1.00              9.32 &   351.90 r
  n3570 (net)                                              1    10.99 
  post_place471/a (d04inn00yd0f7)                                        -5.33    41.64     1.00    -2.54    19.24 &   371.14 r
  post_place471/o1 (d04inn00yd0f7)                                                10.97     1.00              3.39 &   374.53 f
  n3552 (net)                                              2     9.36 
  U17994/a (d04inn00ynuf5)                                                0.00    32.51     1.00     0.00    12.53 &   387.06 f
  U17994/o1 (d04inn00ynuf5)                                                        9.07     1.00              9.58 &   396.64 r
  n19435 (net)                                             3     6.26 
  U13545/a (d04non02yd0h5)                                                0.00     9.22     1.00     0.00     0.83 &   397.47 r
  U13545/o1 (d04non02yd0h5)                                                        5.43     1.00              4.44 &   401.91 f
  n19790 (net)                                             3     6.98 
  route61/a (d04bfn00yn0f0)                                               0.00     6.16     1.00     0.00     0.39 &   402.30 f
  route61/o (d04bfn00yn0f0)                                                        8.52     1.00             10.01 &   412.31 f
  n9933 (net)                                             33    24.42 
  alu_core0_clk_gate_tmp_add_reg_latch/en (d04cgc01nd0h0)                -0.48    44.21     1.00    -0.27    19.61 &   431.92 f
  data arrival time                                                                                                    431.92

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          124.68     124.68
  clock reconvergence pessimism                                                                               0.00     124.68
  clock uncertainty                                                                                          50.00     174.68
  alu_core0_clk_gate_tmp_add_reg_latch/clk (d04cgc01nd0h0)                                                             174.68 r
  clock gating hold time                                                                    1.00            -14.07     160.61
  data required time                                                                                                   160.61
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   160.61
  data arrival time                                                                                                   -431.92
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          271.31


  Startpoint: sel_op[1] (input port clocked by clk)
  Endpoint: alu_core0_clk_gate_tmp_add_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  sel_op[1] (in)                                                                    15.23                       8.71 &   342.05 r
  sel_op[1] (net)                                            2     2.22 
  post_place488/a (d04bfn00ynud5)                                          -0.28    15.27     1.00    -0.03     0.53 &   342.58 r
  post_place488/o (d04bfn00ynud5)                                                    7.69     1.00              9.32 &   351.90 r
  n3570 (net)                                                1    10.99 
  post_place471/a (d04inn00yd0f7)                                          -5.33    41.64     1.00    -2.54    19.24 &   371.14 r
  post_place471/o1 (d04inn00yd0f7)                                                  10.97     1.00              3.39 &   374.53 f
  n3552 (net)                                                2     9.36 
  U17994/a (d04inn00ynuf5)                                                  0.00    32.51     1.00     0.00    12.53 &   387.06 f
  U17994/o1 (d04inn00ynuf5)                                                          9.07     1.00              9.58 &   396.64 r
  n19435 (net)                                               3     6.26 
  U13545/a (d04non02yd0h5)                                                  0.00     9.22     1.00     0.00     0.83 &   397.47 r
  U13545/o1 (d04non02yd0h5)                                                          5.43     1.00              4.44 &   401.91 f
  n19790 (net)                                               3     6.98 
  route61/a (d04bfn00yn0f0)                                                 0.00     6.16     1.00     0.00     0.39 &   402.30 f
  route61/o (d04bfn00yn0f0)                                                          8.52     1.00             10.01 &   412.31 f
  n9933 (net)                                               33    24.42 
  alu_core0_clk_gate_tmp_add_reg_0_latch/en (d04cgc01nd0h0)                -0.48    44.23     1.00    -0.27    19.75 &   432.06 f
  data arrival time                                                                                                      432.06

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            124.77     124.77
  clock reconvergence pessimism                                                                                 0.00     124.77
  clock uncertainty                                                                                            50.00     174.77
  alu_core0_clk_gate_tmp_add_reg_0_latch/clk (d04cgc01nd0h0)                                                             174.77 r
  clock gating hold time                                                                      1.00            -14.08     160.70
  data required time                                                                                                     160.70
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     160.70
  data arrival time                                                                                                     -432.06
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            271.36


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place7/a (d04bfn00yduk0)                                                     0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                              3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                      1     8.75 
  post_place260/a (d04bfn00yduk0)                                             -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                       7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed2_reg_1_latch/te (d04cgc01nd0h0)                 0.00    33.57     1.00     0.00    19.60 &   444.72 r
  data arrival time                                                                                                         444.72

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               135.37     135.37
  clock reconvergence pessimism                                                                                    0.00     135.37
  clock uncertainty                                                                                               50.00     185.37
  init_mask_alu0_clk_gate_seed2_reg_1_latch/clk (d04cgc01nd0h0)                                                             185.37 r
  clock gating hold time                                                                         1.00            -12.04     173.33
  data required time                                                                                                        173.33
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        173.33
  data arrival time                                                                                                        -444.72
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               271.39


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_0__3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place22/a (d04bfn00yduk0)                                                     -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                               5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                      19    21.75 
  init_mask_alu0_clk_gate_mask_reg_0__3_latch/en (d04cgc01nd0h0)                -2.94    46.14     1.00    -0.33    25.54 &   439.47 f
  data arrival time                                                                                                           439.47

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.12     133.12
  clock reconvergence pessimism                                                                                      0.00     133.12
  clock uncertainty                                                                                                 50.00     183.12
  init_mask_alu0_clk_gate_mask_reg_0__3_latch/clk (d04cgc01nd0h0)                                                             183.12 r
  clock gating hold time                                                                           1.00            -15.07     168.05
  data required time                                                                                                          168.05
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          168.05
  data arrival time                                                                                                          -439.47
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 271.42


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  en_init (in)                                                                         12.99                       7.39 &   340.72 r
  en_init (net)                                                 2     1.84 
  place17/a (d04bfn00yn0f0)                                                    0.00    13.00     1.00     0.00     0.33 &   341.05 r
  place17/o (d04bfn00yn0f0)                                                             7.93     1.00             11.45 &   352.50 r
  n18 (net)                                                     2    11.74 
  place18/a (d04bfn00yduk0)                                                    0.00    48.84     1.00     0.00    26.46 &   378.96 r
  place18/o (d04bfn00yduk0)                                                            11.87     1.00             14.26 &   393.22 r
  n19 (net)                                                     7    33.63 
  place19/a (d04bfn00yduk0)                                                   -2.19    28.53     1.00    -0.23    11.29 &   404.52 r
  place19/o (d04bfn00yduk0)                                                             5.24     1.00             11.07 &   415.58 r
  n20 (net)                                                    27    30.89 
  init_mask_alu0_clk_gate_seed2_reg_6_latch/en (d04cgc01nd0h0)                -1.39    84.03     1.00    -0.15    21.94 &   437.53 r
  data arrival time                                                                                                         437.53

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.51     129.51
  clock reconvergence pessimism                                                                                    0.00     129.51
  clock uncertainty                                                                                               50.00     179.51
  init_mask_alu0_clk_gate_seed2_reg_6_latch/clk (d04cgc01nd0h0)                                                             179.51 r
  clock gating hold time                                                                         1.00            -13.41     166.10
  data required time                                                                                                        166.10
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        166.10
  data arrival time                                                                                                        -437.53
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               271.43


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place527/a (d04bfn00ynud5)                                           -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                     7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                 2    12.02 
  place2/a (d04bfn00yduk0)                                                   0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                            6.71     1.00             13.20 &   398.68 r
  n3 (net)                                                    2    12.17 
  post_place280/a (d04bfn00yduk0)                                           -0.24    14.33     1.00    -0.03     5.49 &   404.18 r
  post_place280/o (d04bfn00yduk0)                                                     4.24     1.00              9.71 &   413.89 r
  n3349 (net)                                                 2     7.45 
  place12/a (d04bfn00yduk0)                                                  0.00    12.88     1.00     0.00     5.62 &   419.50 r
  place12/o (d04bfn00yduk0)                                                           4.18     1.00              9.61 &   429.11 r
  n13 (net)                                                   6    10.37 
  fifo2/clk_gate_data_mem_reg_27__2_latch/te (d04cgc01nd0h0)                -2.77    25.65     1.00    -1.11     9.96 &   439.07 r
  data arrival time                                                                                                       439.07

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             128.86     128.86
  clock reconvergence pessimism                                                                                  0.00     128.86
  clock uncertainty                                                                                             50.00     178.86
  fifo2/clk_gate_data_mem_reg_27__2_latch/clk (d04cgc01nd0h0)                                                             178.86 r
  clock gating hold time                                                                       1.00            -11.24     167.62
  data required time                                                                                                      167.62
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      167.62
  data arrival time                                                                                                      -439.07
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             271.45


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place7/a (d04bfn00yduk0)                                                       0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                                3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                        1     8.75 
  post_place260/a (d04bfn00yduk0)                                               -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                         7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                    27    26.43 
  init_mask_alu0_clk_gate_mask_reg_2__1_latch/te (d04cgc01nd0h0)                 0.00    33.59     1.00     0.00    19.75 &   444.87 r
  data arrival time                                                                                                           444.87

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 135.41     135.41
  clock reconvergence pessimism                                                                                      0.00     135.41
  clock uncertainty                                                                                                 50.00     185.41
  init_mask_alu0_clk_gate_mask_reg_2__1_latch/clk (d04cgc01nd0h0)                                                             185.41 r
  clock gating hold time                                                                           1.00            -12.04     173.36
  data required time                                                                                                          173.36
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          173.36
  data arrival time                                                                                                          -444.87
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 271.50


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_7__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place10/a (d04bfn00yduk0)                                                      0.00    30.12     1.00     0.00     9.33 &   392.16 r
  place10/o (d04bfn00yduk0)                                                               7.15     1.00             11.81 &   403.96 r
  n11 (net)                                                      30    33.56 
  init_mask_alu0_clk_gate_mask_reg_7__5_latch/te (d04cgc01nd0h0)                -2.75    48.64     1.00    -0.29    26.36 &   430.32 r
  data arrival time                                                                                                           430.32

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 122.06     122.06
  clock reconvergence pessimism                                                                                      0.00     122.06
  clock uncertainty                                                                                                 50.00     172.06
  init_mask_alu0_clk_gate_mask_reg_7__5_latch/clk (d04cgc01nd0h0)                                                             172.06 r
  clock gating hold time                                                                           1.00            -13.25     158.82
  data required time                                                                                                          158.82
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          158.82
  data arrival time                                                                                                          -430.32
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 271.50


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_0__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place22/a (d04bfn00yduk0)                                                     -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                               5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                      19    21.75 
  init_mask_alu0_clk_gate_mask_reg_0__5_latch/en (d04cgc01nd0h0)                -2.95    46.16     1.00    -0.33    25.78 &   439.71 f
  data arrival time                                                                                                           439.71

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.13     133.13
  clock reconvergence pessimism                                                                                      0.00     133.13
  clock uncertainty                                                                                                 50.00     183.13
  init_mask_alu0_clk_gate_mask_reg_0__5_latch/clk (d04cgc01nd0h0)                                                             183.13 r
  clock gating hold time                                                                           1.00            -15.07     168.06
  data required time                                                                                                          168.06
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          168.06
  data arrival time                                                                                                          -439.71
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 271.65


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed0_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 f
  en_init (in)                                                                       5.66                       3.97 &   337.30 f
  en_init (net)                                              2     1.76 
  place17/a (d04bfn00yn0f0)                                                 0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                          5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                  2    11.35 
  place18/a (d04bfn00yduk0)                                                 0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                         10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                  7    32.65 
  post_place311/a (d04inn00ynuh5)                                          -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                   8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                  1     6.84 
  post_place453/a (d04inn00ynui5)                                           0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                  11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                               23    30.12 
  init_mask_in0_clk_gate_seed0_reg_latch/en (d04cgc01nd0h0)                -0.49    31.59     1.00    -0.06    12.25 &   432.32 f
  data arrival time                                                                                                      432.32

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            123.04     123.04
  clock reconvergence pessimism                                                                                 0.00     123.04
  clock uncertainty                                                                                            50.00     173.04
  init_mask_in0_clk_gate_seed0_reg_latch/clk (d04cgc01nd0h0)                                                             173.04 r
  clock gating hold time                                                                      1.00            -12.50     160.55
  data required time                                                                                                     160.55
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     160.55
  data arrival time                                                                                                     -432.32
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            271.77


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_6__4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place20/a (d04bfn00yduo0)                                                     -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                               6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                      34    40.90 
  init_mask_alu0_clk_gate_mask_reg_6__4_latch/en (d04cgc01nd0h0)                -5.84    54.64     1.00    -2.71    21.93 &   433.18 f
  data arrival time                                                                                                           433.18

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 127.23     127.23
  clock reconvergence pessimism                                                                                      0.00     127.23
  clock uncertainty                                                                                                 50.00     177.23
  init_mask_alu0_clk_gate_mask_reg_6__4_latch/clk (d04cgc01nd0h0)                                                             177.23 r
  clock gating hold time                                                                           1.00            -15.86     161.38
  data required time                                                                                                          161.38
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          161.38
  data arrival time                                                                                                          -433.18
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 271.80


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_1__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place7/a (d04bfn00yduk0)                                                       0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                                3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                        1     8.75 
  post_place260/a (d04bfn00yduk0)                                               -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                         7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                    27    26.43 
  init_mask_alu0_clk_gate_mask_reg_1__5_latch/te (d04cgc01nd0h0)                 0.00    33.43     1.00     0.00    18.75 &   443.86 r
  data arrival time                                                                                                           443.86

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.81     133.81
  clock reconvergence pessimism                                                                                      0.00     133.81
  clock uncertainty                                                                                                 50.00     183.81
  init_mask_alu0_clk_gate_mask_reg_1__5_latch/clk (d04cgc01nd0h0)                                                             183.81 r
  clock gating hold time                                                                           1.00            -11.95     171.86
  data required time                                                                                                          171.86
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          171.86
  data arrival time                                                                                                          -443.86
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 272.00


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place7/a (d04bfn00yduk0)                                                       0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                                3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                        1     8.75 
  post_place260/a (d04bfn00yduk0)                                               -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                         7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                    27    26.43 
  init_mask_alu0_clk_gate_mask_reg_2__3_latch/te (d04cgc01nd0h0)                 0.00    33.46     1.00     0.00    18.92 &   444.04 r
  data arrival time                                                                                                           444.04

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.97     133.97
  clock reconvergence pessimism                                                                                      0.00     133.97
  clock uncertainty                                                                                                 50.00     183.97
  init_mask_alu0_clk_gate_mask_reg_2__3_latch/clk (d04cgc01nd0h0)                                                             183.97 r
  clock gating hold time                                                                           1.00            -11.95     172.01
  data required time                                                                                                          172.01
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          172.01
  data arrival time                                                                                                          -444.04
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 272.02


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed0_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  place18/a (d04bfn00yduk0)                                                   0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                           10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                    7    32.65 
  post_place311/a (d04inn00ynuh5)                                            -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                     8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                    1     6.84 
  post_place453/a (d04inn00ynui5)                                             0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                    11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                 23    30.12 
  init_mask_in0_clk_gate_seed0_reg_1_latch/en (d04cgc01nd0h0)                -0.50    32.38     1.00    -0.06    14.88 &   434.95 f
  data arrival time                                                                                                        434.95

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              125.62     125.62
  clock reconvergence pessimism                                                                                   0.00     125.62
  clock uncertainty                                                                                              50.00     175.62
  init_mask_in0_clk_gate_seed0_reg_1_latch/clk (d04cgc01nd0h0)                                                             175.62 r
  clock gating hold time                                                                        1.00            -12.77     162.86
  data required time                                                                                                       162.86
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       162.86
  data arrival time                                                                                                       -434.95
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              272.09


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed0_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place22/a (d04bfn00yduk0)                                                   -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                             5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                    19    21.75 
  init_mask_alu0_clk_gate_seed0_reg_4_latch/en (d04cgc01nd0h0)                -2.96    46.31     1.00    -0.33    26.26 &   440.18 f
  data arrival time                                                                                                         440.18

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.09     133.09
  clock reconvergence pessimism                                                                                    0.00     133.09
  clock uncertainty                                                                                               50.00     183.09
  init_mask_alu0_clk_gate_seed0_reg_4_latch/clk (d04cgc01nd0h0)                                                             183.09 r
  clock gating hold time                                                                         1.00            -15.09     167.99
  data required time                                                                                                        167.99
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        167.99
  data arrival time                                                                                                        -440.18
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               272.19


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_4__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 r
  test_tm (in)                                                                          12.53                       6.90 &   340.23 r
  test_tm (net)                                                  2     1.71 
  place1/a (d04bfn00ynud5)                                                      0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                               6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                       2     6.80 
  post_place170/a (d04bfn00yduk0)                                              -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                        4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                    2    14.71 
  place6/a (d04bfn00yduo0)                                                     -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                               6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                       5    23.99 
  place1881/a (d04bfn00yduk0)                                                   0.00    16.00     1.00     0.00     6.49 &   389.32 r
  place1881/o (d04bfn00yduk0)                                                            5.41     1.00             10.69 &   400.01 r
  n2928 (net)                                                   13    19.69 
  init_mask_in0_clk_gate_mask_reg_4__1_latch/te (d04cgc01nd0h0)                 0.00    72.72     1.00     0.00    43.11 &   443.12 r
  data arrival time                                                                                                          443.12

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                135.63     135.63
  clock reconvergence pessimism                                                                                     0.00     135.63
  clock uncertainty                                                                                                50.00     185.63
  init_mask_in0_clk_gate_mask_reg_4__1_latch/clk (d04cgc01nd0h0)                                                             185.63 r
  clock gating hold time                                                                          1.00            -14.80     170.84
  data required time                                                                                                         170.84
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         170.84
  data arrival time                                                                                                         -443.12
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                272.28


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_0__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 r
  test_tm (in)                                                                          12.53                       6.90 &   340.23 r
  test_tm (net)                                                  2     1.71 
  place1/a (d04bfn00ynud5)                                                      0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                               6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                       2     6.80 
  post_place170/a (d04bfn00yduk0)                                              -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                        4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                    2    14.71 
  place6/a (d04bfn00yduo0)                                                     -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                               6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                       5    23.99 
  post_place303/a (d04bfn00yduk0)                                               0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                        8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                   22    23.36 
  init_mask_in0_clk_gate_mask_reg_0__1_latch/te (d04cgc01nd0h0)                -0.37    22.16     1.00    -0.04     8.18 &   435.55 r
  data arrival time                                                                                                          435.55

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                124.29     124.29
  clock reconvergence pessimism                                                                                     0.00     124.29
  clock uncertainty                                                                                                50.00     174.29
  init_mask_in0_clk_gate_mask_reg_0__1_latch/clk (d04cgc01nd0h0)                                                             174.29 r
  clock gating hold time                                                                          1.00            -11.03     163.25
  data required time                                                                                                         163.25
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         163.25
  data arrival time                                                                                                         -435.55
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                272.30


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo1/clk_gate_data_rd_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                          0.00       0.00
  input external delay                                                                                    333.33     333.33 r
  test_tm (in)                                                                  12.53                       6.90 &   340.23 r
  test_tm (net)                                          2     1.71 
  place1/a (d04bfn00ynud5)                                              0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                       6.58     1.00              8.67 &   349.20 r
  n2 (net)                                               2     6.80 
  post_place170/a (d04bfn00yduk0)                                      -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                            2    14.71 
  place4/a (d04bfn00yduk0)                                             -3.23    63.35     1.00    -0.33    36.20 &   404.23 r
  place4/o (d04bfn00yduk0)                                                       5.81     1.00             13.76 &   417.99 r
  n5 (net)                                               3     7.50 
  post_place76/a (d04inn00ynuf5)                                        0.00     6.12     1.00     0.00     0.96 &   418.95 r
  post_place76/o1 (d04inn00ynuf5)                                                3.09     1.00              3.30 &   422.25 f
  n3168 (net)                                            1     3.86 
  post_place77/a (d04inn00ynuh5)                                        0.00     3.60     1.00     0.00     0.92 &   423.17 f
  post_place77/o1 (d04inn00ynuh5)                                                3.46     1.00              3.04 &   426.21 r
  n3169 (net)                                            3     9.06 
  fifo1/place2/a (d04bfn00yduo0)                                        0.00    22.13     1.00     0.00     8.21 &   434.42 r
  fifo1/place2/o (d04bfn00yduo0)                                                 8.22     1.00             13.28 &   447.70 r
  fifo1/n15 (net)                                       37    43.31 
  fifo1/clk_gate_data_rd_reg_2_latch/te (d04cgc01nd0h0)                 0.00    10.99     1.00     0.00     0.96 &   448.66 r
  data arrival time                                                                                                  448.66

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        136.25     136.25
  clock reconvergence pessimism                                                                             0.00     136.25
  clock uncertainty                                                                                        50.00     186.25
  fifo1/clk_gate_data_rd_reg_2_latch/clk (d04cgc01nd0h0)                                                             186.25 r
  clock gating hold time                                                                  1.00             -9.90     176.35
  data required time                                                                                                 176.35
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 176.35
  data arrival time                                                                                                 -448.66
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        272.31


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  test_tm (in)                                                                      12.53                       6.90 &   340.23 r
  test_tm (net)                                              2     1.71 
  place1/a (d04bfn00ynud5)                                                  0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                           6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                   2     6.80 
  post_place170/a (d04bfn00yduk0)                                          -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                    4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                2    14.71 
  place6/a (d04bfn00yduo0)                                                 -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                           6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                   5    23.99 
  place1881/a (d04bfn00yduk0)                                               0.00    16.00     1.00     0.00     6.49 &   389.32 r
  place1881/o (d04bfn00yduk0)                                                        5.41     1.00             10.69 &   400.01 r
  n2928 (net)                                               13    19.69 
  init_mask_in0_clk_gate_seed5_reg_latch/te (d04cgc01nd0h0)                 0.00    71.98     1.00     0.00    38.49 &   438.50 r
  data arrival time                                                                                                      438.50

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            130.37     130.37
  clock reconvergence pessimism                                                                                 0.00     130.37
  clock uncertainty                                                                                            50.00     180.37
  init_mask_in0_clk_gate_seed5_reg_latch/clk (d04cgc01nd0h0)                                                             180.37 r
  clock gating hold time                                                                      1.00            -14.26     166.11
  data required time                                                                                                     166.11
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     166.11
  data arrival time                                                                                                     -438.50
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            272.38


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed0_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place22/a (d04bfn00yduk0)                                                   -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                             5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                    19    21.75 
  init_mask_alu0_clk_gate_seed0_reg_6_latch/en (d04cgc01nd0h0)                -2.96    46.22     1.00    -0.33    26.08 &   440.01 f
  data arrival time                                                                                                         440.01

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               132.56     132.56
  clock reconvergence pessimism                                                                                    0.00     132.56
  clock uncertainty                                                                                               50.00     182.56
  init_mask_alu0_clk_gate_seed0_reg_6_latch/clk (d04cgc01nd0h0)                                                             182.56 r
  clock gating hold time                                                                         1.00            -15.01     167.55
  data required time                                                                                                        167.55
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        167.55
  data arrival time                                                                                                        -440.01
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               272.45


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place7/a (d04bfn00yduk0)                                                     0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                              3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                      1     8.75 
  post_place260/a (d04bfn00yduk0)                                             -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                       7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed2_reg_3_latch/te (d04cgc01nd0h0)                 0.00    33.54     1.00     0.00    19.18 &   444.30 r
  data arrival time                                                                                                         444.30

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.74     133.74
  clock reconvergence pessimism                                                                                    0.00     133.74
  clock uncertainty                                                                                               50.00     183.74
  init_mask_alu0_clk_gate_seed2_reg_3_latch/clk (d04cgc01nd0h0)                                                             183.74 r
  clock gating hold time                                                                         1.00            -11.96     171.78
  data required time                                                                                                        171.78
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        171.78
  data arrival time                                                                                                        -444.30
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               272.51


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed4_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  place1881/a (d04bfn00yduk0)                                                 0.00    16.00     1.00     0.00     6.49 &   389.32 r
  place1881/o (d04bfn00yduk0)                                                          5.41     1.00             10.69 &   400.01 r
  n2928 (net)                                                 13    19.69 
  init_mask_in0_clk_gate_seed4_reg_1_latch/te (d04cgc01nd0h0)                 0.00    72.76     1.00     0.00    43.78 &   443.78 r
  data arrival time                                                                                                        443.78

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              136.05     136.05
  clock reconvergence pessimism                                                                                   0.00     136.05
  clock uncertainty                                                                                              50.00     186.05
  init_mask_in0_clk_gate_seed4_reg_1_latch/clk (d04cgc01nd0h0)                                                             186.05 r
  clock gating hold time                                                                        1.00            -14.81     171.24
  data required time                                                                                                       171.24
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       171.24
  data arrival time                                                                                                       -443.78
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              272.55


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_tm (in)                                                                            5.41                       3.71 &   337.05 f
  test_tm (net)                                                   2     1.62 
  place1/a (d04bfn00ynud5)                                                       0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                                5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                        2     6.56 
  post_place170/a (d04bfn00yduk0)                                               -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                         4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                     2    14.33 
  place6/a (d04bfn00yduo0)                                                      -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                                6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                        5    23.16 
  place11/a (d04bfn00yduo0)                                                      0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                               8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                      55    52.08 
  init_mask_alu0_clk_gate_mask_reg_5__6_latch/te (d04cgc01nd0h0)                 0.00    50.65     1.00     0.00    38.24 &   433.15 f
  data arrival time                                                                                                           433.15

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 125.67     125.67
  clock reconvergence pessimism                                                                                      0.00     125.67
  clock uncertainty                                                                                                 50.00     175.67
  init_mask_alu0_clk_gate_mask_reg_5__6_latch/clk (d04cgc01nd0h0)                                                             175.67 r
  clock gating hold time                                                                           1.00            -15.11     160.56
  data required time                                                                                                          160.56
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          160.56
  data arrival time                                                                                                          -433.15
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 272.59


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed4_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  place1881/a (d04bfn00yduk0)                                                 0.00    16.00     1.00     0.00     6.49 &   389.32 r
  place1881/o (d04bfn00yduk0)                                                          5.41     1.00             10.69 &   400.01 r
  n2928 (net)                                                 13    19.69 
  init_mask_in0_clk_gate_seed4_reg_4_latch/te (d04cgc01nd0h0)                 0.00    72.66     1.00     0.00    42.26 &   442.27 r
  data arrival time                                                                                                        442.27

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              134.44     134.44
  clock reconvergence pessimism                                                                                   0.00     134.44
  clock uncertainty                                                                                              50.00     184.44
  init_mask_in0_clk_gate_seed4_reg_4_latch/clk (d04cgc01nd0h0)                                                             184.44 r
  clock gating hold time                                                                        1.00            -14.77     169.67
  data required time                                                                                                       169.67
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       169.67
  data arrival time                                                                                                       -442.27
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              272.60


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed4_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  place1881/a (d04bfn00yduk0)                                                 0.00    16.00     1.00     0.00     6.49 &   389.32 r
  place1881/o (d04bfn00yduk0)                                                          5.41     1.00             10.69 &   400.01 r
  n2928 (net)                                                 13    19.69 
  init_mask_in0_clk_gate_seed4_reg_0_latch/te (d04cgc01nd0h0)                 0.00    72.70     1.00     0.00    42.79 &   442.80 r
  data arrival time                                                                                                        442.80

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              134.92     134.92
  clock reconvergence pessimism                                                                                   0.00     134.92
  clock uncertainty                                                                                              50.00     184.92
  init_mask_in0_clk_gate_seed4_reg_0_latch/clk (d04cgc01nd0h0)                                                             184.92 r
  clock gating hold time                                                                        1.00            -14.78     170.13
  data required time                                                                                                       170.13
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       170.13
  data arrival time                                                                                                       -442.80
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              272.66


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place20/a (d04bfn00yduo0)                                                   -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                             6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                    34    40.90 
  init_mask_alu0_clk_gate_seed7_reg_1_latch/en (d04cgc01nd0h0)                -6.22    54.85     1.00    -3.01    22.81 &   434.06 f
  data arrival time                                                                                                         434.06

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.22     127.22
  clock reconvergence pessimism                                                                                    0.00     127.22
  clock uncertainty                                                                                               50.00     177.22
  init_mask_alu0_clk_gate_seed7_reg_1_latch/clk (d04cgc01nd0h0)                                                             177.22 r
  clock gating hold time                                                                         1.00            -15.87     161.35
  data required time                                                                                                        161.35
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        161.35
  data arrival time                                                                                                        -434.06
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               272.72


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_5__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_tm (in)                                                                            5.41                       3.71 &   337.05 f
  test_tm (net)                                                   2     1.62 
  place1/a (d04bfn00ynud5)                                                       0.00     5.44     1.00     0.00     0.27 &   337.32 f
  place1/o (d04bfn00ynud5)                                                                5.28     1.00              8.27 &   345.59 f
  n2 (net)                                                        2     6.56 
  post_place170/a (d04bfn00yduk0)                                               -2.74    21.14     1.00    -1.52     7.55 &   353.14 f
  post_place170/o (d04bfn00yduk0)                                                         4.17     1.00             11.90 &   365.04 f
  n3529 (net)                                                     2    14.33 
  place6/a (d04bfn00yduo0)                                                      -0.21    13.42     1.00    -0.03     2.75 &   367.79 f
  place6/o (d04bfn00yduo0)                                                                6.05     1.00             12.59 &   380.38 f
  n7 (net)                                                        5    23.16 
  place11/a (d04bfn00yduo0)                                                      0.00    10.13     1.00     0.00     2.35 &   382.73 f
  place11/o (d04bfn00yduo0)                                                               8.99     1.00             12.17 &   394.90 f
  n12 (net)                                                      55    52.08 
  init_mask_alu0_clk_gate_mask_reg_5__5_latch/te (d04cgc01nd0h0)                 0.00    50.64     1.00     0.00    38.35 &   433.25 f
  data arrival time                                                                                                           433.25

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 125.62     125.62
  clock reconvergence pessimism                                                                                      0.00     125.62
  clock uncertainty                                                                                                 50.00     175.62
  init_mask_alu0_clk_gate_mask_reg_5__5_latch/clk (d04cgc01nd0h0)                                                             175.62 r
  clock gating hold time                                                                           1.00            -15.11     160.51
  data required time                                                                                                          160.51
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          160.51
  data arrival time                                                                                                          -433.25
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 272.74


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_0__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  place18/a (d04bfn00yduk0)                                                     0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                             10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                      7    32.65 
  post_place311/a (d04inn00ynuh5)                                              -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                       8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                      1     6.84 
  post_place453/a (d04inn00ynui5)                                               0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                      11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                   23    30.12 
  init_mask_in0_clk_gate_mask_reg_0__0_latch/en (d04cgc01nd0h0)                -0.51    32.52     1.00    -0.06    15.61 &   435.68 f
  data arrival time                                                                                                          435.68

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                125.64     125.64
  clock reconvergence pessimism                                                                                     0.00     125.64
  clock uncertainty                                                                                                50.00     175.64
  init_mask_in0_clk_gate_mask_reg_0__0_latch/clk (d04cgc01nd0h0)                                                             175.64 r
  clock gating hold time                                                                          1.00            -12.79     162.86
  data required time                                                                                                         162.86
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         162.86
  data arrival time                                                                                                         -435.68
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                272.82


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_4__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 r
  test_tm (in)                                                                          12.53                       6.90 &   340.23 r
  test_tm (net)                                                  2     1.71 
  place1/a (d04bfn00ynud5)                                                      0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                               6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                       2     6.80 
  post_place170/a (d04bfn00yduk0)                                              -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                        4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                    2    14.71 
  place6/a (d04bfn00yduo0)                                                     -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                               6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                       5    23.99 
  place1881/a (d04bfn00yduk0)                                                   0.00    16.00     1.00     0.00     6.49 &   389.32 r
  place1881/o (d04bfn00yduk0)                                                            5.41     1.00             10.69 &   400.01 r
  n2928 (net)                                                   13    19.69 
  init_mask_in0_clk_gate_mask_reg_4__0_latch/te (d04cgc01nd0h0)                 0.00    72.78     1.00     0.00    44.20 &   444.20 r
  data arrival time                                                                                                          444.20

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                136.16     136.16
  clock reconvergence pessimism                                                                                     0.00     136.16
  clock uncertainty                                                                                                50.00     186.16
  init_mask_in0_clk_gate_mask_reg_4__0_latch/clk (d04cgc01nd0h0)                                                             186.16 r
  clock gating hold time                                                                          1.00            -14.82     171.35
  data required time                                                                                                         171.35
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         171.35
  data arrival time                                                                                                         -444.20
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                272.86


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_0__4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place22/a (d04bfn00yduk0)                                                     -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                               5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                      19    21.75 
  init_mask_alu0_clk_gate_mask_reg_0__4_latch/en (d04cgc01nd0h0)                -2.98    46.44     1.00    -0.33    26.97 &   440.89 f
  data arrival time                                                                                                           440.89

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.01     133.01
  clock reconvergence pessimism                                                                                      0.00     133.01
  clock uncertainty                                                                                                 50.00     183.01
  init_mask_alu0_clk_gate_mask_reg_0__4_latch/clk (d04cgc01nd0h0)                                                             183.01 r
  clock gating hold time                                                                           1.00            -15.11     167.90
  data required time                                                                                                          167.90
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          167.90
  data arrival time                                                                                                          -440.89
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 272.99


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed0_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place22/a (d04bfn00yduk0)                                                   -2.10    26.75     1.00    -0.23    10.99 &   400.91 f
  place22/o (d04bfn00yduk0)                                                             5.28     1.00             13.01 &   413.92 f
  n23 (net)                                                    19    21.75 
  init_mask_alu0_clk_gate_seed0_reg_5_latch/en (d04cgc01nd0h0)                -2.98    46.47     1.00    -0.33    27.11 &   441.04 f
  data arrival time                                                                                                         441.04

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.08     133.08
  clock reconvergence pessimism                                                                                    0.00     133.08
  clock uncertainty                                                                                               50.00     183.08
  init_mask_alu0_clk_gate_seed0_reg_5_latch/clk (d04cgc01nd0h0)                                                             183.08 r
  clock gating hold time                                                                         1.00            -15.12     167.96
  data required time                                                                                                        167.96
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        167.96
  data arrival time                                                                                                        -441.04
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               273.08


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed4_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  test_tm (in)                                                                      12.53                       6.90 &   340.23 r
  test_tm (net)                                              2     1.71 
  place1/a (d04bfn00ynud5)                                                  0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                           6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                   2     6.80 
  post_place170/a (d04bfn00yduk0)                                          -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                    4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                2    14.71 
  place6/a (d04bfn00yduo0)                                                 -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                           6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                   5    23.99 
  place1881/a (d04bfn00yduk0)                                               0.00    16.00     1.00     0.00     6.49 &   389.32 r
  place1881/o (d04bfn00yduk0)                                                        5.41     1.00             10.69 &   400.01 r
  n2928 (net)                                               13    19.69 
  init_mask_in0_clk_gate_seed4_reg_latch/te (d04cgc01nd0h0)                 0.00    72.17     1.00     0.00    39.29 &   439.30 r
  data arrival time                                                                                                      439.30

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            130.43     130.43
  clock reconvergence pessimism                                                                                 0.00     130.43
  clock uncertainty                                                                                            50.00     180.43
  init_mask_in0_clk_gate_seed4_reg_latch/clk (d04cgc01nd0h0)                                                             180.43 r
  clock gating hold time                                                                      1.00            -14.26     166.17
  data required time                                                                                                     166.17
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     166.17
  data arrival time                                                                                                     -439.30
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            273.13


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed3_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_seed3_reg_2_latch/en (d04cgc01nd0h0)                -1.01    25.35     1.00    -0.12     9.87 &   445.04 f
  data arrival time                                                                                                         445.04

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.73     133.73
  clock reconvergence pessimism                                                                                    0.00     133.73
  clock uncertainty                                                                                               50.00     183.73
  init_mask_alu0_clk_gate_seed3_reg_2_latch/clk (d04cgc01nd0h0)                                                             183.73 r
  clock gating hold time                                                                         1.00            -11.87     171.85
  data required time                                                                                                        171.85
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        171.85
  data arrival time                                                                                                        -445.04
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               273.19


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_7__6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place20/a (d04bfn00yduo0)                                                     -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                               6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                      34    40.90 
  init_mask_alu0_clk_gate_mask_reg_7__6_latch/en (d04cgc01nd0h0)                -8.10    54.97     1.00    -4.55    22.28 &   433.53 f
  data arrival time                                                                                                           433.53

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 126.21     126.21
  clock reconvergence pessimism                                                                                      0.00     126.21
  clock uncertainty                                                                                                 50.00     176.21
  init_mask_alu0_clk_gate_mask_reg_7__6_latch/clk (d04cgc01nd0h0)                                                             176.21 r
  clock gating hold time                                                                           1.00            -15.90     160.32
  data required time                                                                                                          160.32
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          160.32
  data arrival time                                                                                                          -433.53
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 273.22


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place527/a (d04bfn00ynud5)                                           -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                     7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                 2    12.02 
  fifo2/place911/a (d04inn00ynuh5)                                           0.00    53.78     1.00     0.00    23.59 &   389.65 r
  fifo2/place911/o1 (d04inn00ynuh5)                                                  11.74     1.00              3.51 &   393.16 f
  fifo2/n4024 (net)                                           1     6.25 
  fifo2/post_place508/a (d04bfn00yduk0)                                     -0.30    18.34     1.00    -0.03     7.05 &   400.21 f
  fifo2/post_place508/o (d04bfn00yduk0)                                               6.24     1.00             12.89 &   413.10 f
  fifo2/n5463 (net)                                           4    17.93 
  fifo2/post_place507/a (d04inn00ynuh5)                                      0.00     8.72     1.00     0.00     0.69 &   413.79 f
  fifo2/post_place507/o1 (d04inn00ynuh5)                                              4.10     1.00              3.58 &   417.37 r
  fifo2/n5448 (net)                                           2    10.85 
  fifo2/place19/a (d04bfn00yduk0)                                           -3.65    35.90     1.00    -1.74    15.08 &   432.45 r
  fifo2/place19/o (d04bfn00yduk0)                                                     9.90     1.00             13.40 &   445.85 r
  fifo2/n269 (net)                                           34    31.36 
  fifo2/clk_gate_data_mem_reg_30__1_latch/te (d04cgc01nd0h0)                 0.00    15.12     1.00     0.00     3.79 &   449.65 r
  data arrival time                                                                                                       449.65

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.64     136.64
  clock reconvergence pessimism                                                                                  0.00     136.64
  clock uncertainty                                                                                             50.00     186.64
  fifo2/clk_gate_data_mem_reg_30__1_latch/clk (d04cgc01nd0h0)                                                             186.64 r
  clock gating hold time                                                                       1.00            -10.33     176.31
  data required time                                                                                                      176.31
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      176.31
  data arrival time                                                                                                      -449.65
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             273.33


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed1_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place7/a (d04bfn00yduk0)                                                     0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                              3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                      1     8.75 
  post_place260/a (d04bfn00yduk0)                                             -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                       7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed1_reg_5_latch/te (d04cgc01nd0h0)                 0.00    33.67     1.00     0.00    19.98 &   445.10 r
  data arrival time                                                                                                         445.10

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.64     133.64
  clock reconvergence pessimism                                                                                    0.00     133.64
  clock uncertainty                                                                                               50.00     183.64
  init_mask_alu0_clk_gate_seed1_reg_5_latch/clk (d04cgc01nd0h0)                                                             183.64 r
  clock gating hold time                                                                         1.00            -11.98     171.66
  data required time                                                                                                        171.66
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        171.66
  data arrival time                                                                                                        -445.10
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               273.44


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_1__4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place7/a (d04bfn00yduk0)                                                       0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                                3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                        1     8.75 
  post_place260/a (d04bfn00yduk0)                                               -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                         7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                    27    26.43 
  init_mask_alu0_clk_gate_mask_reg_1__4_latch/te (d04cgc01nd0h0)                 0.00    33.69     1.00     0.00    20.12 &   445.24 r
  data arrival time                                                                                                           445.24

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.77     133.77
  clock reconvergence pessimism                                                                                      0.00     133.77
  clock uncertainty                                                                                                 50.00     183.77
  init_mask_alu0_clk_gate_mask_reg_1__4_latch/clk (d04cgc01nd0h0)                                                             183.77 r
  clock gating hold time                                                                           1.00            -11.98     171.79
  data required time                                                                                                          171.79
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          171.79
  data arrival time                                                                                                          -445.24
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 273.45


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed0_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  place18/a (d04bfn00yduk0)                                                   0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                           10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                    7    32.65 
  post_place311/a (d04inn00ynuh5)                                            -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                     8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                    1     6.84 
  post_place453/a (d04inn00ynui5)                                             0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                    11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                 23    30.12 
  init_mask_in0_clk_gate_seed0_reg_0_latch/en (d04cgc01nd0h0)                -0.51    32.57     1.00    -0.06    16.00 &   436.06 f
  data arrival time                                                                                                        436.06

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              125.39     125.39
  clock reconvergence pessimism                                                                                   0.00     125.39
  clock uncertainty                                                                                              50.00     175.39
  init_mask_in0_clk_gate_seed0_reg_0_latch/clk (d04cgc01nd0h0)                                                             175.39 r
  clock gating hold time                                                                        1.00            -12.79     162.60
  data required time                                                                                                       162.60
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       162.60
  data arrival time                                                                                                       -436.06
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              273.46


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed1_reg_4_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place7/a (d04bfn00yduk0)                                                     0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                              3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                      1     8.75 
  post_place260/a (d04bfn00yduk0)                                             -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                       7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed1_reg_4_latch/te (d04cgc01nd0h0)                 0.00    33.71     1.00     0.00    20.26 &   445.38 r
  data arrival time                                                                                                         445.38

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.86     133.86
  clock reconvergence pessimism                                                                                    0.00     133.86
  clock uncertainty                                                                                               50.00     183.86
  init_mask_alu0_clk_gate_seed1_reg_4_latch/clk (d04cgc01nd0h0)                                                             183.86 r
  clock gating hold time                                                                         1.00            -11.98     171.88
  data required time                                                                                                        171.88
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        171.88
  data arrival time                                                                                                        -445.38
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               273.49


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_10__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place170/a (d04bfn00yduk0)                                           -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                     4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                 2    14.71 
  place4/a (d04bfn00yduk0)                                                  -3.23    63.35     1.00    -0.33    36.20 &   404.23 r
  place4/o (d04bfn00yduk0)                                                            5.81     1.00             13.76 &   417.99 r
  n5 (net)                                                    3     7.50 
  post_place76/a (d04inn00ynuf5)                                             0.00     6.12     1.00     0.00     0.96 &   418.95 r
  post_place76/o1 (d04inn00ynuf5)                                                     3.09     1.00              3.30 &   422.25 f
  n3168 (net)                                                 1     3.86 
  post_place77/a (d04inn00ynuh5)                                             0.00     3.60     1.00     0.00     0.92 &   423.17 f
  post_place77/o1 (d04inn00ynuh5)                                                     3.46     1.00              3.04 &   426.21 r
  n3169 (net)                                                 3     9.06 
  fifo1/route40/a (d04bfn00yduk0)                                            0.00    22.50     1.00     0.00     8.80 &   435.02 r
  fifo1/route40/o (d04bfn00yduk0)                                                     5.34     1.00             11.01 &   446.03 r
  fifo1/n6240 (net)                                           4     8.91 
  fifo1/clk_gate_data_mem_reg_10__1_latch/te (d04cgc01nd0i0)                 0.00    12.05     1.00     0.00     5.01 &   451.03 r
  data arrival time                                                                                                       451.03

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             137.38     137.38
  clock reconvergence pessimism                                                                                  0.00     137.38
  clock uncertainty                                                                                             50.00     187.38
  fifo1/clk_gate_data_mem_reg_10__1_latch/clk (d04cgc01nd0i0)                                                             187.38 r
  clock gating hold time                                                                       1.00             -9.90     177.48
  data required time                                                                                                      177.48
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      177.48
  data arrival time                                                                                                      -451.03
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             273.55


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_4__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  place1881/a (d04bfn00yduk0)                                                 0.00    16.00     1.00     0.00     6.49 &   389.32 r
  place1881/o (d04bfn00yduk0)                                                          5.41     1.00             10.69 &   400.01 r
  n2928 (net)                                                 13    19.69 
  init_mask_in0_clk_gate_mask_reg_4__latch/te (d04cgc01nd0h0)                 0.00    72.29     1.00     0.00    39.82 &   439.82 r
  data arrival time                                                                                                        439.82

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              130.44     130.44
  clock reconvergence pessimism                                                                                   0.00     130.44
  clock uncertainty                                                                                              50.00     180.44
  init_mask_in0_clk_gate_mask_reg_4__latch/clk (d04cgc01nd0h0)                                                             180.44 r
  clock gating hold time                                                                        1.00            -14.27     166.17
  data required time                                                                                                       166.17
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       166.17
  data arrival time                                                                                                       -439.82
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              273.65


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_0__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  place18/a (d04bfn00yduk0)                                                   0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                           10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                    7    32.65 
  post_place311/a (d04inn00ynuh5)                                            -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                     8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                    1     6.84 
  post_place453/a (d04inn00ynui5)                                             0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                    11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                 23    30.12 
  init_mask_in0_clk_gate_mask_reg_0__latch/en (d04cgc01nd0h0)                -0.50    32.16     1.00    -0.06    14.07 &   434.14 f
  data arrival time                                                                                                        434.14

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              122.93     122.93
  clock reconvergence pessimism                                                                                   0.00     122.93
  clock uncertainty                                                                                              50.00     172.93
  init_mask_in0_clk_gate_mask_reg_0__latch/clk (d04cgc01nd0h0)                                                             172.93 r
  clock gating hold time                                                                        1.00            -12.57     160.35
  data required time                                                                                                       160.35
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       160.35
  data arrival time                                                                                                       -434.14
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              273.79


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_7__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place20/a (d04bfn00yduo0)                                                     -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                               6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                      34    40.90 
  init_mask_alu0_clk_gate_mask_reg_7__1_latch/en (d04cgc01nd0h0)                -6.22    55.01     1.00    -2.92    23.90 &   435.16 f
  data arrival time                                                                                                           435.16

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 127.09     127.09
  clock reconvergence pessimism                                                                                      0.00     127.09
  clock uncertainty                                                                                                 50.00     177.09
  init_mask_alu0_clk_gate_mask_reg_7__1_latch/clk (d04cgc01nd0h0)                                                             177.09 r
  clock gating hold time                                                                           1.00            -15.88     161.21
  data required time                                                                                                          161.21
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          161.21
  data arrival time                                                                                                          -435.16
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 273.95


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed3_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_seed3_reg_5_latch/en (d04cgc01nd0h0)                -1.02    25.42     1.00    -0.12    10.20 &   445.37 f
  data arrival time                                                                                                         445.37

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.29     133.29
  clock reconvergence pessimism                                                                                    0.00     133.29
  clock uncertainty                                                                                               50.00     183.29
  init_mask_alu0_clk_gate_seed3_reg_5_latch/clk (d04cgc01nd0h0)                                                             183.29 r
  clock gating hold time                                                                         1.00            -11.88     171.42
  data required time                                                                                                        171.42
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        171.42
  data arrival time                                                                                                        -445.37
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               273.95


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place527/a (d04bfn00ynud5)                                           -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                     7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                 2    12.02 
  fifo2/place911/a (d04inn00ynuh5)                                           0.00    53.78     1.00     0.00    23.59 &   389.65 r
  fifo2/place911/o1 (d04inn00ynuh5)                                                  11.74     1.00              3.51 &   393.16 f
  fifo2/n4024 (net)                                           1     6.25 
  fifo2/post_place508/a (d04bfn00yduk0)                                     -0.30    18.34     1.00    -0.03     7.05 &   400.21 f
  fifo2/post_place508/o (d04bfn00yduk0)                                               6.24     1.00             12.89 &   413.10 f
  fifo2/n5463 (net)                                           4    17.93 
  fifo2/post_place507/a (d04inn00ynuh5)                                      0.00     8.72     1.00     0.00     0.69 &   413.79 f
  fifo2/post_place507/o1 (d04inn00ynuh5)                                              4.10     1.00              3.58 &   417.37 r
  fifo2/n5448 (net)                                           2    10.85 
  fifo2/place19/a (d04bfn00yduk0)                                           -3.65    35.90     1.00    -1.74    15.08 &   432.45 r
  fifo2/place19/o (d04bfn00yduk0)                                                     9.90     1.00             13.40 &   445.85 r
  fifo2/n269 (net)                                           34    31.36 
  fifo2/clk_gate_data_mem_reg_12__1_latch/te (d04cgc01nd0h0)                 0.00    15.35     1.00     0.00     4.39 &   450.24 r
  data arrival time                                                                                                       450.24

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.62     136.62
  clock reconvergence pessimism                                                                                  0.00     136.62
  clock uncertainty                                                                                             50.00     186.62
  fifo2/clk_gate_data_mem_reg_12__1_latch/clk (d04cgc01nd0h0)                                                             186.62 r
  clock gating hold time                                                                       1.00            -10.35     176.27
  data required time                                                                                                      176.27
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      176.27
  data arrival time                                                                                                      -450.24
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             273.97


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place527/a (d04bfn00ynud5)                                           -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                     7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                 2    12.02 
  fifo2/place911/a (d04inn00ynuh5)                                           0.00    53.78     1.00     0.00    23.59 &   389.65 r
  fifo2/place911/o1 (d04inn00ynuh5)                                                  11.74     1.00              3.51 &   393.16 f
  fifo2/n4024 (net)                                           1     6.25 
  fifo2/post_place508/a (d04bfn00yduk0)                                     -0.30    18.34     1.00    -0.03     7.05 &   400.21 f
  fifo2/post_place508/o (d04bfn00yduk0)                                               6.24     1.00             12.89 &   413.10 f
  fifo2/n5463 (net)                                           4    17.93 
  fifo2/post_place507/a (d04inn00ynuh5)                                      0.00     8.72     1.00     0.00     0.69 &   413.79 f
  fifo2/post_place507/o1 (d04inn00ynuh5)                                              4.10     1.00              3.58 &   417.37 r
  fifo2/n5448 (net)                                           2    10.85 
  fifo2/place19/a (d04bfn00yduk0)                                           -3.65    35.90     1.00    -1.74    15.08 &   432.45 r
  fifo2/place19/o (d04bfn00yduk0)                                                     9.90     1.00             13.40 &   445.85 r
  fifo2/n269 (net)                                           34    31.36 
  fifo2/clk_gate_data_mem_reg_15__1_latch/te (d04cgc01nd0h0)                 0.00    14.10     1.00     0.00     2.39 &   448.24 r
  data arrival time                                                                                                       448.24

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.34     134.34
  clock reconvergence pessimism                                                                                  0.00     134.34
  clock uncertainty                                                                                             50.00     184.34
  fifo2/clk_gate_data_mem_reg_15__1_latch/clk (d04cgc01nd0h0)                                                             184.34 r
  clock gating hold time                                                                       1.00            -10.07     174.27
  data required time                                                                                                      174.27
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.27
  data arrival time                                                                                                      -448.24
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             273.97


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place527/a (d04bfn00ynud5)                                           -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                     7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                 2    12.02 
  fifo2/place911/a (d04inn00ynuh5)                                           0.00    53.78     1.00     0.00    23.59 &   389.65 r
  fifo2/place911/o1 (d04inn00ynuh5)                                                  11.74     1.00              3.51 &   393.16 f
  fifo2/n4024 (net)                                           1     6.25 
  fifo2/post_place508/a (d04bfn00yduk0)                                     -0.30    18.34     1.00    -0.03     7.05 &   400.21 f
  fifo2/post_place508/o (d04bfn00yduk0)                                               6.24     1.00             12.89 &   413.10 f
  fifo2/n5463 (net)                                           4    17.93 
  fifo2/post_place507/a (d04inn00ynuh5)                                      0.00     8.72     1.00     0.00     0.69 &   413.79 f
  fifo2/post_place507/o1 (d04inn00ynuh5)                                              4.10     1.00              3.58 &   417.37 r
  fifo2/n5448 (net)                                           2    10.85 
  fifo2/place19/a (d04bfn00yduk0)                                           -3.65    35.90     1.00    -1.74    15.08 &   432.45 r
  fifo2/place19/o (d04bfn00yduk0)                                                     9.90     1.00             13.40 &   445.85 r
  fifo2/n269 (net)                                           34    31.36 
  fifo2/clk_gate_data_mem_reg_28__5_latch/te (d04cgc01nd0i0)                 0.00    14.94     1.00     0.00     2.48 &   448.33 r
  data arrival time                                                                                                       448.33

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.51     134.51
  clock reconvergence pessimism                                                                                  0.00     134.51
  clock uncertainty                                                                                             50.00     184.51
  fifo2/clk_gate_data_mem_reg_28__5_latch/clk (d04cgc01nd0i0)                                                             184.51 r
  clock gating hold time                                                                       1.00            -10.20     174.31
  data required time                                                                                                      174.31
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.31
  data arrival time                                                                                                      -448.33
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             274.03


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_3__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place26/a (d04bfn00ynud5)                                                     -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                               6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                       1     6.34 
  post_place234/a (d04bfn00yduo0)                                               -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                         7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                    32    32.85 
  init_mask_alu0_clk_gate_mask_reg_3__2_latch/en (d04cgc01nd0h0)                -1.03    25.54     1.00    -0.12    10.56 &   445.73 f
  data arrival time                                                                                                           445.73

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.57     133.57
  clock reconvergence pessimism                                                                                      0.00     133.57
  clock uncertainty                                                                                                 50.00     183.57
  init_mask_alu0_clk_gate_mask_reg_3__2_latch/clk (d04cgc01nd0h0)                                                             183.57 r
  clock gating hold time                                                                           1.00            -11.90     171.67
  data required time                                                                                                          171.67
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          171.67
  data arrival time                                                                                                          -445.73
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 274.06


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_6__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  post_place303/a (d04bfn00yduk0)                                             0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                      8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                 22    23.36 
  init_mask_in0_clk_gate_mask_reg_6__latch/te (d04cgc01nd0h0)                -0.40    23.47     1.00    -0.04     8.86 &   436.23 r
  data arrival time                                                                                                        436.23

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              123.00     123.00
  clock reconvergence pessimism                                                                                   0.00     123.00
  clock uncertainty                                                                                              50.00     173.00
  init_mask_in0_clk_gate_mask_reg_6__latch/clk (d04cgc01nd0h0)                                                             173.00 r
  clock gating hold time                                                                        1.00            -11.04     161.96
  data required time                                                                                                       161.96
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       161.96
  data arrival time                                                                                                       -436.23
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              274.27


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_8__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                            0.00       0.00
  input external delay                                                                                      333.33     333.33 r
  test_tm (in)                                                                    12.53                       6.90 &   340.23 r
  test_tm (net)                                            2     1.71 
  place1/a (d04bfn00ynud5)                                                0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                         6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                 2     6.80 
  post_place170/a (d04bfn00yduk0)                                        -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                  4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                              2    14.71 
  place4/a (d04bfn00yduk0)                                               -3.23    63.35     1.00    -0.33    36.20 &   404.23 r
  place4/o (d04bfn00yduk0)                                                         5.81     1.00             13.76 &   417.99 r
  n5 (net)                                                 3     7.50 
  post_place76/a (d04inn00ynuf5)                                          0.00     6.12     1.00     0.00     0.96 &   418.95 r
  post_place76/o1 (d04inn00ynuf5)                                                  3.09     1.00              3.30 &   422.25 f
  n3168 (net)                                              1     3.86 
  post_place77/a (d04inn00ynuh5)                                          0.00     3.60     1.00     0.00     0.92 &   423.17 f
  post_place77/o1 (d04inn00ynuh5)                                                  3.46     1.00              3.04 &   426.21 r
  n3169 (net)                                              3     9.06 
  fifo1/place3/a (d04bfn00yduo0)                                          0.00    21.69     1.00     0.00     7.41 &   433.62 r
  fifo1/place3/o (d04bfn00yduo0)                                                   9.95     1.00             13.82 &   447.44 r
  fifo1/n16 (net)                                         46    50.47 
  fifo1/clk_gate_data_mem_reg_8__latch/te (d04cgc01nd0e0)                 0.00    13.84     1.00     0.00     2.68 &   450.12 r
  data arrival time                                                                                                    450.12

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          133.93     133.93
  clock reconvergence pessimism                                                                               0.00     133.93
  clock uncertainty                                                                                          50.00     183.93
  fifo1/clk_gate_data_mem_reg_8__latch/clk (d04cgc01nd0e0)                                                             183.93 r
  clock gating hold time                                                                    1.00             -8.10     175.83
  data required time                                                                                                   175.83
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   175.83
  data arrival time                                                                                                   -450.12
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          274.29


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed3_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_seed3_reg_3_latch/en (d04cgc01nd0h0)                -1.03    25.59     1.00    -0.12    10.76 &   445.93 f
  data arrival time                                                                                                         445.93

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.51     133.51
  clock reconvergence pessimism                                                                                    0.00     133.51
  clock uncertainty                                                                                               50.00     183.51
  init_mask_alu0_clk_gate_seed3_reg_3_latch/clk (d04cgc01nd0h0)                                                             183.51 r
  clock gating hold time                                                                         1.00            -11.90     171.60
  data required time                                                                                                        171.60
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        171.60
  data arrival time                                                                                                        -445.93
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               274.33


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place527/a (d04bfn00ynud5)                                           -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                     7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                 2    12.02 
  fifo2/place911/a (d04inn00ynuh5)                                           0.00    53.78     1.00     0.00    23.59 &   389.65 r
  fifo2/place911/o1 (d04inn00ynuh5)                                                  11.74     1.00              3.51 &   393.16 f
  fifo2/n4024 (net)                                           1     6.25 
  fifo2/post_place508/a (d04bfn00yduk0)                                     -0.30    18.34     1.00    -0.03     7.05 &   400.21 f
  fifo2/post_place508/o (d04bfn00yduk0)                                               6.24     1.00             12.89 &   413.10 f
  fifo2/n5463 (net)                                           4    17.93 
  fifo2/post_place507/a (d04inn00ynuh5)                                      0.00     8.72     1.00     0.00     0.69 &   413.79 f
  fifo2/post_place507/o1 (d04inn00ynuh5)                                              4.10     1.00              3.58 &   417.37 r
  fifo2/n5448 (net)                                           2    10.85 
  fifo2/place19/a (d04bfn00yduk0)                                           -3.65    35.90     1.00    -1.74    15.08 &   432.45 r
  fifo2/place19/o (d04bfn00yduk0)                                                     9.90     1.00             13.40 &   445.85 r
  fifo2/n269 (net)                                           34    31.36 
  fifo2/clk_gate_data_mem_reg_28__1_latch/te (d04cgc01nd0h0)                 0.00    14.97     1.00     0.00     2.70 &   448.55 r
  data arrival time                                                                                                       448.55

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.38     134.38
  clock reconvergence pessimism                                                                                  0.00     134.38
  clock uncertainty                                                                                             50.00     184.38
  fifo2/clk_gate_data_mem_reg_28__1_latch/clk (d04cgc01nd0h0)                                                             184.38 r
  clock gating hold time                                                                       1.00            -10.15     174.22
  data required time                                                                                                      174.22
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      174.22
  data arrival time                                                                                                      -448.55
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             274.33


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place20/a (d04bfn00yduo0)                                                   -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                             6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                    34    40.90 
  init_mask_alu0_clk_gate_seed7_reg_2_latch/en (d04cgc01nd0h0)                -6.23    55.11     1.00    -2.90    24.32 &   435.58 f
  data arrival time                                                                                                         435.58

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.08     127.08
  clock reconvergence pessimism                                                                                    0.00     127.08
  clock uncertainty                                                                                               50.00     177.08
  init_mask_alu0_clk_gate_seed7_reg_2_latch/clk (d04cgc01nd0h0)                                                             177.08 r
  clock gating hold time                                                                         1.00            -15.89     161.19
  data required time                                                                                                        161.19
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        161.19
  data arrival time                                                                                                        -435.58
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               274.39


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  test_tm (in)                                                                         12.53                       6.90 &   340.23 r
  test_tm (net)                                                 2     1.71 
  place1/a (d04bfn00ynud5)                                                     0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                              6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                      2     6.80 
  post_place170/a (d04bfn00yduk0)                                             -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                       4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                   2    14.71 
  place6/a (d04bfn00yduo0)                                                    -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                              6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                      5    23.99 
  place7/a (d04bfn00yduk0)                                                     0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                              3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                      1     8.75 
  post_place260/a (d04bfn00yduk0)                                             -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                       7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                  27    26.43 
  init_mask_alu0_clk_gate_seed2_reg_6_latch/te (d04cgc01nd0h0)                 0.00    33.09     1.00     0.00    16.98 &   442.09 r
  data arrival time                                                                                                         442.09

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               129.51     129.51
  clock reconvergence pessimism                                                                                    0.00     129.51
  clock uncertainty                                                                                               50.00     179.51
  init_mask_alu0_clk_gate_seed2_reg_6_latch/clk (d04cgc01nd0h0)                                                             179.51 r
  clock gating hold time                                                                         1.00            -11.82     167.69
  data required time                                                                                                        167.69
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        167.69
  data arrival time                                                                                                        -442.09
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               274.40


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place527/a (d04bfn00ynud5)                                           -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                     7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                 2    12.02 
  fifo2/place911/a (d04inn00ynuh5)                                           0.00    53.78     1.00     0.00    23.59 &   389.65 r
  fifo2/place911/o1 (d04inn00ynuh5)                                                  11.74     1.00              3.51 &   393.16 f
  fifo2/n4024 (net)                                           1     6.25 
  fifo2/post_place508/a (d04bfn00yduk0)                                     -0.30    18.34     1.00    -0.03     7.05 &   400.21 f
  fifo2/post_place508/o (d04bfn00yduk0)                                               6.24     1.00             12.89 &   413.10 f
  fifo2/n5463 (net)                                           4    17.93 
  fifo2/post_place507/a (d04inn00ynuh5)                                      0.00     8.72     1.00     0.00     0.69 &   413.79 f
  fifo2/post_place507/o1 (d04inn00ynuh5)                                              4.10     1.00              3.58 &   417.37 r
  fifo2/n5448 (net)                                           2    10.85 
  fifo2/place19/a (d04bfn00yduk0)                                           -3.65    35.90     1.00    -1.74    15.08 &   432.45 r
  fifo2/place19/o (d04bfn00yduk0)                                                     9.90     1.00             13.40 &   445.85 r
  fifo2/n269 (net)                                           34    31.36 
  fifo2/clk_gate_data_mem_reg_31__1_latch/te (d04cgc01nd0h0)                 0.00    15.46     1.00     0.00     5.02 &   450.87 r
  data arrival time                                                                                                       450.87

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.63     136.63
  clock reconvergence pessimism                                                                                  0.00     136.63
  clock uncertainty                                                                                             50.00     186.63
  fifo2/clk_gate_data_mem_reg_31__1_latch/clk (d04cgc01nd0h0)                                                             186.63 r
  clock gating hold time                                                                       1.00            -10.36     176.27
  data required time                                                                                                      176.27
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      176.27
  data arrival time                                                                                                      -450.87
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             274.60


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place527/a (d04bfn00ynud5)                                           -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                     7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                 2    12.02 
  fifo2/place911/a (d04inn00ynuh5)                                           0.00    53.78     1.00     0.00    23.59 &   389.65 r
  fifo2/place911/o1 (d04inn00ynuh5)                                                  11.74     1.00              3.51 &   393.16 f
  fifo2/n4024 (net)                                           1     6.25 
  fifo2/post_place508/a (d04bfn00yduk0)                                     -0.30    18.34     1.00    -0.03     7.05 &   400.21 f
  fifo2/post_place508/o (d04bfn00yduk0)                                               6.24     1.00             12.89 &   413.10 f
  fifo2/n5463 (net)                                           4    17.93 
  fifo2/post_place507/a (d04inn00ynuh5)                                      0.00     8.72     1.00     0.00     0.69 &   413.79 f
  fifo2/post_place507/o1 (d04inn00ynuh5)                                              4.10     1.00              3.58 &   417.37 r
  fifo2/n5448 (net)                                           2    10.85 
  fifo2/place19/a (d04bfn00yduk0)                                           -3.65    35.90     1.00    -1.74    15.08 &   432.45 r
  fifo2/place19/o (d04bfn00yduk0)                                                     9.90     1.00             13.40 &   445.85 r
  fifo2/n269 (net)                                           34    31.36 
  fifo2/clk_gate_data_mem_reg_14__1_latch/te (d04cgc01nd0h0)                 0.00    15.45     1.00     0.00     4.94 &   450.79 r
  data arrival time                                                                                                       450.79

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             136.54     136.54
  clock reconvergence pessimism                                                                                  0.00     136.54
  clock uncertainty                                                                                             50.00     186.54
  fifo2/clk_gate_data_mem_reg_14__1_latch/clk (d04cgc01nd0h0)                                                             186.54 r
  clock gating hold time                                                                       1.00            -10.36     176.17
  data required time                                                                                                      176.17
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      176.17
  data arrival time                                                                                                      -450.79
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             274.62


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed3_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_seed3_reg_6_latch/en (d04cgc01nd0h0)                -1.07    26.42     1.00    -0.12    11.24 &   446.41 f
  data arrival time                                                                                                         446.41

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.62     133.62
  clock reconvergence pessimism                                                                                    0.00     133.62
  clock uncertainty                                                                                               50.00     183.62
  init_mask_alu0_clk_gate_seed3_reg_6_latch/clk (d04cgc01nd0h0)                                                             183.62 r
  clock gating hold time                                                                         1.00            -11.87     171.75
  data required time                                                                                                        171.75
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        171.75
  data arrival time                                                                                                        -446.41
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               274.66


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place20/a (d04bfn00yduo0)                                                   -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                             6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                    34    40.90 
  init_mask_alu0_clk_gate_seed7_reg_6_latch/en (d04cgc01nd0h0)                -6.23    55.19     1.00    -2.87    24.73 &   435.99 f
  data arrival time                                                                                                         435.99

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.09     127.09
  clock reconvergence pessimism                                                                                    0.00     127.09
  clock uncertainty                                                                                               50.00     177.09
  init_mask_alu0_clk_gate_seed7_reg_6_latch/clk (d04cgc01nd0h0)                                                             177.09 r
  clock gating hold time                                                                         1.00            -15.90     161.19
  data required time                                                                                                        161.19
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        161.19
  data arrival time                                                                                                        -435.99
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               274.80


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_1__6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  en_init (in)                                                                           12.99                       7.39 &   340.72 r
  en_init (net)                                                   2     1.84 
  place17/a (d04bfn00yn0f0)                                                      0.00    13.00     1.00     0.00     0.33 &   341.05 r
  place17/o (d04bfn00yn0f0)                                                               7.93     1.00             11.45 &   352.50 r
  n18 (net)                                                       2    11.74 
  place18/a (d04bfn00yduk0)                                                      0.00    48.84     1.00     0.00    26.46 &   378.96 r
  place18/o (d04bfn00yduk0)                                                              11.87     1.00             14.26 &   393.22 r
  n19 (net)                                                       7    33.63 
  place19/a (d04bfn00yduk0)                                                     -2.19    28.53     1.00    -0.23    11.29 &   404.52 r
  place19/o (d04bfn00yduk0)                                                               5.24     1.00             11.07 &   415.58 r
  n20 (net)                                                      27    30.89 
  init_mask_alu0_clk_gate_mask_reg_1__6_latch/en (d04cgc01nd0h0)                -1.50    89.76     1.00    -0.16    26.30 &   441.88 r
  data arrival time                                                                                                           441.88

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 131.08     131.08
  clock reconvergence pessimism                                                                                      0.00     131.08
  clock uncertainty                                                                                                 50.00     181.08
  init_mask_alu0_clk_gate_mask_reg_1__6_latch/clk (d04cgc01nd0h0)                                                             181.08 r
  clock gating hold time                                                                           1.00            -14.11     166.96
  data required time                                                                                                          166.96
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          166.96
  data arrival time                                                                                                          -441.88
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 274.92


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed0_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  post_place303/a (d04bfn00yduk0)                                             0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                      8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                 22    23.36 
  init_mask_in0_clk_gate_seed0_reg_1_latch/te (d04cgc01nd0h0)                -0.41    23.60     1.00    -0.04    12.23 &   439.60 r
  data arrival time                                                                                                        439.60

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              125.62     125.62
  clock reconvergence pessimism                                                                                   0.00     125.62
  clock uncertainty                                                                                              50.00     175.62
  init_mask_in0_clk_gate_seed0_reg_1_latch/clk (d04cgc01nd0h0)                                                             175.62 r
  clock gating hold time                                                                        1.00            -11.01     164.61
  data required time                                                                                                       164.61
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       164.61
  data arrival time                                                                                                       -439.60
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              274.99


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_16__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                             0.00       0.00
  input external delay                                                                                       333.33     333.33 r
  test_tm (in)                                                                     12.53                       6.90 &   340.23 r
  test_tm (net)                                             2     1.71 
  place1/a (d04bfn00ynud5)                                                 0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                          6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                  2     6.80 
  post_place170/a (d04bfn00yduk0)                                         -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                   4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                               2    14.71 
  place4/a (d04bfn00yduk0)                                                -3.23    63.35     1.00    -0.33    36.20 &   404.23 r
  place4/o (d04bfn00yduk0)                                                          5.81     1.00             13.76 &   417.99 r
  n5 (net)                                                  3     7.50 
  post_place76/a (d04inn00ynuf5)                                           0.00     6.12     1.00     0.00     0.96 &   418.95 r
  post_place76/o1 (d04inn00ynuf5)                                                   3.09     1.00              3.30 &   422.25 f
  n3168 (net)                                               1     3.86 
  post_place77/a (d04inn00ynuh5)                                           0.00     3.60     1.00     0.00     0.92 &   423.17 f
  post_place77/o1 (d04inn00ynuh5)                                                   3.46     1.00              3.04 &   426.21 r
  n3169 (net)                                               3     9.06 
  fifo1/place3/a (d04bfn00yduo0)                                           0.00    21.69     1.00     0.00     7.41 &   433.62 r
  fifo1/place3/o (d04bfn00yduo0)                                                    9.95     1.00             13.82 &   447.44 r
  fifo1/n16 (net)                                          46    50.47 
  fifo1/clk_gate_data_mem_reg_16__latch/te (d04cgc01nd0j0)                 0.00    22.92     1.00     0.00     3.58 &   451.02 r
  data arrival time                                                                                                     451.02

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           134.10     134.10
  clock reconvergence pessimism                                                                                0.00     134.10
  clock uncertainty                                                                                           50.00     184.10
  fifo1/clk_gate_data_mem_reg_16__latch/clk (d04cgc01nd0j0)                                                             184.10 r
  clock gating hold time                                                                     1.00             -8.21     175.89
  data required time                                                                                                    175.89
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    175.89
  data arrival time                                                                                                    -451.02
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           275.13


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed0_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  test_tm (in)                                                                      12.53                       6.90 &   340.23 r
  test_tm (net)                                              2     1.71 
  place1/a (d04bfn00ynud5)                                                  0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                           6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                   2     6.80 
  post_place170/a (d04bfn00yduk0)                                          -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                    4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                2    14.71 
  place6/a (d04bfn00yduo0)                                                 -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                           6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                   5    23.99 
  post_place303/a (d04bfn00yduk0)                                           0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                    8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                               22    23.36 
  init_mask_in0_clk_gate_seed0_reg_latch/te (d04cgc01nd0h0)                -0.39    22.98     1.00    -0.04     9.92 &   437.29 r
  data arrival time                                                                                                      437.29

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            123.04     123.04
  clock reconvergence pessimism                                                                                 0.00     123.04
  clock uncertainty                                                                                            50.00     173.04
  init_mask_in0_clk_gate_seed0_reg_latch/clk (d04cgc01nd0h0)                                                             173.04 r
  clock gating hold time                                                                      1.00            -10.90     162.15
  data required time                                                                                                     162.15
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     162.15
  data arrival time                                                                                                     -437.29
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            275.14


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  post_place303/a (d04bfn00yduk0)                                             0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                      8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                 22    23.36 
  init_mask_in0_clk_gate_seed5_reg_6_latch/te (d04cgc01nd0c0)                -0.30    18.34     1.00    -0.03     6.90 &   434.27 r
  data arrival time                                                                                                        434.27

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              118.14     118.14
  clock reconvergence pessimism                                                                                   0.00     118.14
  clock uncertainty                                                                                              50.00     168.14
  init_mask_in0_clk_gate_seed5_reg_6_latch/clk (d04cgc01nd0c0)                                                             168.14 r
  clock gating hold time                                                                        1.00             -9.11     159.03
  data required time                                                                                                       159.03
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       159.03
  data arrival time                                                                                                       -434.27
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              275.24


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  post_place303/a (d04bfn00yduk0)                                             0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                      8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                 22    23.36 
  init_mask_in0_clk_gate_seed5_reg_5_latch/te (d04cgc01nd0c0)                -0.30    18.35     1.00    -0.03     6.96 &   434.32 r
  data arrival time                                                                                                        434.32

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              118.15     118.15
  clock reconvergence pessimism                                                                                   0.00     118.15
  clock uncertainty                                                                                              50.00     168.15
  init_mask_in0_clk_gate_seed5_reg_5_latch/clk (d04cgc01nd0c0)                                                             168.15 r
  clock gating hold time                                                                        1.00             -9.11     159.04
  data required time                                                                                                       159.04
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       159.04
  data arrival time                                                                                                       -434.32
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              275.29


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_3__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place26/a (d04bfn00ynud5)                                                     -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                               6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                       1     6.34 
  post_place234/a (d04bfn00yduo0)                                               -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                         7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                    32    32.85 
  init_mask_alu0_clk_gate_mask_reg_3__0_latch/en (d04cgc01nd0h0)                -1.10    26.83     1.00    -0.13    12.43 &   447.60 f
  data arrival time                                                                                                           447.60

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 134.38     134.38
  clock reconvergence pessimism                                                                                      0.00     134.38
  clock uncertainty                                                                                                 50.00     184.38
  init_mask_alu0_clk_gate_mask_reg_3__0_latch/clk (d04cgc01nd0h0)                                                             184.38 r
  clock gating hold time                                                                           1.00            -12.20     172.18
  data required time                                                                                                          172.18
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          172.18
  data arrival time                                                                                                          -447.60
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 275.42


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed3_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_seed3_reg_7_latch/en (d04cgc01nd0h0)                -1.09    26.68     1.00    -0.13    11.96 &   447.13 f
  data arrival time                                                                                                         447.13

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               133.53     133.53
  clock reconvergence pessimism                                                                                    0.00     133.53
  clock uncertainty                                                                                               50.00     183.53
  init_mask_alu0_clk_gate_seed3_reg_7_latch/clk (d04cgc01nd0h0)                                                             183.53 r
  clock gating hold time                                                                         1.00            -11.90     171.63
  data required time                                                                                                        171.63
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        171.63
  data arrival time                                                                                                        -447.13
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               275.50


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_0__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 r
  test_tm (in)                                                                          12.53                       6.90 &   340.23 r
  test_tm (net)                                                  2     1.71 
  place1/a (d04bfn00ynud5)                                                      0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                               6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                       2     6.80 
  post_place170/a (d04bfn00yduk0)                                              -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                        4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                    2    14.71 
  place6/a (d04bfn00yduo0)                                                     -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                               6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                       5    23.99 
  post_place303/a (d04bfn00yduk0)                                               0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                        8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                   22    23.36 
  init_mask_in0_clk_gate_mask_reg_0__0_latch/te (d04cgc01nd0h0)                -0.41    23.68     1.00    -0.05    12.97 &   440.34 r
  data arrival time                                                                                                          440.34

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                125.64     125.64
  clock reconvergence pessimism                                                                                     0.00     125.64
  clock uncertainty                                                                                                50.00     175.64
  init_mask_in0_clk_gate_mask_reg_0__0_latch/clk (d04cgc01nd0h0)                                                             175.64 r
  clock gating hold time                                                                          1.00            -11.02     164.62
  data required time                                                                                                         164.62
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         164.62
  data arrival time                                                                                                         -440.34
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                275.72


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 f
  en_init (in)                                                                        5.66                       3.97 &   337.30 f
  en_init (net)                                               2     1.76 
  place17/a (d04bfn00yn0f0)                                                  0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                           5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                   2    11.35 
  place18/a (d04bfn00yduk0)                                                  0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                          10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                   7    32.65 
  place20/a (d04bfn00yduo0)                                                 -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                           6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                  34    40.90 
  init_mask_alu0_clk_gate_seed7_reg_latch/en (d04cgc01nd0h0)                -4.61    57.91     1.00    -1.25    25.77 &   437.03 f
  data arrival time                                                                                                       437.03

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             127.46     127.46
  clock reconvergence pessimism                                                                                  0.00     127.46
  clock uncertainty                                                                                             50.00     177.46
  init_mask_alu0_clk_gate_seed7_reg_latch/clk (d04cgc01nd0h0)                                                             177.46 r
  clock gating hold time                                                                       1.00            -16.16     161.30
  data required time                                                                                                      161.30
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      161.30
  data arrival time                                                                                                      -437.03
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             275.73


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_3__6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place26/a (d04bfn00ynud5)                                                     -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                               6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                       1     6.34 
  post_place234/a (d04bfn00yduo0)                                               -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                         7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                    32    32.85 
  init_mask_alu0_clk_gate_mask_reg_3__6_latch/en (d04cgc01nd0h0)                -1.10    26.78     1.00    -0.13    12.28 &   447.45 f
  data arrival time                                                                                                           447.45

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 133.63     133.63
  clock reconvergence pessimism                                                                                      0.00     133.63
  clock uncertainty                                                                                                 50.00     183.63
  init_mask_alu0_clk_gate_mask_reg_3__6_latch/clk (d04cgc01nd0h0)                                                             183.63 r
  clock gating hold time                                                                           1.00            -11.92     171.71
  data required time                                                                                                          171.71
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          171.71
  data arrival time                                                                                                          -447.45
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 275.74


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed3_reg_1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_seed3_reg_1_latch/en (d04cgc01nd0h0)                -1.12    27.07     1.00    -0.13    12.96 &   448.13 f
  data arrival time                                                                                                         448.13

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.58     134.58
  clock reconvergence pessimism                                                                                    0.00     134.58
  clock uncertainty                                                                                               50.00     184.58
  init_mask_alu0_clk_gate_seed3_reg_1_latch/clk (d04cgc01nd0h0)                                                             184.58 r
  clock gating hold time                                                                         1.00            -12.24     172.35
  data required time                                                                                                        172.35
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.35
  data arrival time                                                                                                        -448.13
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               275.78


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_5__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  test_tm (in)                                                                      12.53                       6.90 &   340.23 r
  test_tm (net)                                              2     1.71 
  place1/a (d04bfn00ynud5)                                                  0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                           6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                   2     6.80 
  post_place170/a (d04bfn00yduk0)                                          -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                    4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                2    14.71 
  place4/a (d04bfn00yduk0)                                                 -3.23    63.35     1.00    -0.33    36.20 &   404.23 r
  place4/o (d04bfn00yduk0)                                                           5.81     1.00             13.76 &   417.99 r
  n5 (net)                                                   3     7.50 
  post_place76/a (d04inn00ynuf5)                                            0.00     6.12     1.00     0.00     0.96 &   418.95 r
  post_place76/o1 (d04inn00ynuf5)                                                    3.09     1.00              3.30 &   422.25 f
  n3168 (net)                                                1     3.86 
  post_place77/a (d04inn00ynuh5)                                            0.00     3.60     1.00     0.00     0.92 &   423.17 f
  post_place77/o1 (d04inn00ynuh5)                                                    3.46     1.00              3.04 &   426.21 r
  n3169 (net)                                                3     9.06 
  fifo1/place2/a (d04bfn00yduo0)                                            0.00    22.13     1.00     0.00     8.21 &   434.42 r
  fifo1/place2/o (d04bfn00yduo0)                                                     8.22     1.00             13.28 &   447.70 r
  fifo1/n15 (net)                                           37    43.31 
  fifo1/clk_gate_data_mem_reg_5__0_latch/te (d04cgc01nd0j0)                 0.00    34.29     1.00     0.00    16.43 &   464.13 r
  data arrival time                                                                                                      464.13

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            147.30     147.30
  clock reconvergence pessimism                                                                                 0.00     147.30
  clock uncertainty                                                                                            50.00     197.30
  fifo1/clk_gate_data_mem_reg_5__0_latch/clk (d04cgc01nd0j0)                                                             197.30 r
  clock gating hold time                                                                      1.00             -9.13     188.18
  data required time                                                                                                     188.18
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     188.18
  data arrival time                                                                                                     -464.13
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            275.95


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed1_reg_7_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  en_init (in)                                                                         12.99                       7.39 &   340.72 r
  en_init (net)                                                 2     1.84 
  place17/a (d04bfn00yn0f0)                                                    0.00    13.00     1.00     0.00     0.33 &   341.05 r
  place17/o (d04bfn00yn0f0)                                                             7.93     1.00             11.45 &   352.50 r
  n18 (net)                                                     2    11.74 
  place18/a (d04bfn00yduk0)                                                    0.00    48.84     1.00     0.00    26.46 &   378.96 r
  place18/o (d04bfn00yduk0)                                                            11.87     1.00             14.26 &   393.22 r
  n19 (net)                                                     7    33.63 
  place19/a (d04bfn00yduk0)                                                   -2.19    28.53     1.00    -0.23    11.29 &   404.52 r
  place19/o (d04bfn00yduk0)                                                             5.24     1.00             11.07 &   415.58 r
  n20 (net)                                                    27    30.89 
  init_mask_alu0_clk_gate_seed1_reg_7_latch/en (d04cgc01nd0h0)                -1.52    91.30     1.00    -0.16    27.37 &   442.95 r
  data arrival time                                                                                                         442.95

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               131.09     131.09
  clock reconvergence pessimism                                                                                    0.00     131.09
  clock uncertainty                                                                                               50.00     181.09
  init_mask_alu0_clk_gate_seed1_reg_7_latch/clk (d04cgc01nd0h0)                                                             181.09 r
  clock gating hold time                                                                         1.00            -14.14     166.95
  data required time                                                                                                        166.95
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        166.95
  data arrival time                                                                                                        -442.95
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               276.00


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  test_tm (in)                                                                           12.53                       6.90 &   340.23 r
  test_tm (net)                                                   2     1.71 
  place1/a (d04bfn00ynud5)                                                       0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                                6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                        2     6.80 
  post_place170/a (d04bfn00yduk0)                                               -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                         4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                     2    14.71 
  place6/a (d04bfn00yduo0)                                                      -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                                6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                        5    23.99 
  place7/a (d04bfn00yduk0)                                                       0.00    16.85     1.00     0.00     6.33 &   389.16 r
  place7/o (d04bfn00yduk0)                                                                3.70     1.00              9.87 &   399.03 r
  n8 (net)                                                        1     8.75 
  post_place260/a (d04bfn00yduk0)                                               -2.12    28.47     1.00    -0.22    14.21 &   413.23 r
  post_place260/o (d04bfn00yduk0)                                                         7.30     1.00             11.88 &   425.12 r
  n3329 (net)                                                    27    26.43 
  init_mask_alu0_clk_gate_mask_reg_2__6_latch/te (d04cgc01nd0h0)                 0.00    33.40     1.00     0.00    18.61 &   443.72 r
  data arrival time                                                                                                           443.72

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 129.54     129.54
  clock reconvergence pessimism                                                                                      0.00     129.54
  clock uncertainty                                                                                                 50.00     179.54
  init_mask_alu0_clk_gate_mask_reg_2__6_latch/clk (d04cgc01nd0h0)                                                             179.54 r
  clock gating hold time                                                                           1.00            -11.85     167.69
  data required time                                                                                                          167.69
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          167.69
  data arrival time                                                                                                          -443.72
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 276.03


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_6__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  place18/a (d04bfn00yduk0)                                                     0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                             10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                      7    32.65 
  post_place311/a (d04inn00ynuh5)                                              -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                       8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                      1     6.84 
  post_place453/a (d04inn00ynui5)                                               0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                      11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                   23    30.12 
  init_mask_in0_clk_gate_mask_reg_6__2_latch/en (d04cgc01nd0h0)                -0.57    36.17     1.00    -0.06    15.68 &   435.75 f
  data arrival time                                                                                                          435.75

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                123.07     123.07
  clock reconvergence pessimism                                                                                     0.00     123.07
  clock uncertainty                                                                                                50.00     173.07
  init_mask_in0_clk_gate_mask_reg_6__2_latch/clk (d04cgc01nd0h0)                                                             173.07 r
  clock gating hold time                                                                          1.00            -13.42     159.66
  data required time                                                                                                         159.66
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         159.66
  data arrival time                                                                                                         -435.75
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                276.09


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_6__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  place18/a (d04bfn00yduk0)                                                   0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                           10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                    7    32.65 
  post_place311/a (d04inn00ynuh5)                                            -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                     8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                    1     6.84 
  post_place453/a (d04inn00ynui5)                                             0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                    11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                 23    30.12 
  init_mask_in0_clk_gate_mask_reg_6__latch/en (d04cgc01nd0h0)                -0.57    36.14     1.00    -0.06    15.64 &   435.71 f
  data arrival time                                                                                                        435.71

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              123.00     123.00
  clock reconvergence pessimism                                                                                   0.00     123.00
  clock uncertainty                                                                                              50.00     173.00
  init_mask_in0_clk_gate_mask_reg_6__latch/clk (d04cgc01nd0h0)                                                             173.00 r
  clock gating hold time                                                                        1.00            -13.41     159.59
  data required time                                                                                                       159.59
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       159.59
  data arrival time                                                                                                       -435.71
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              276.12


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_6__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 r
  test_tm (in)                                                                          12.53                       6.90 &   340.23 r
  test_tm (net)                                                  2     1.71 
  place1/a (d04bfn00ynud5)                                                      0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                               6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                       2     6.80 
  post_place170/a (d04bfn00yduk0)                                              -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                        4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                    2    14.71 
  place6/a (d04bfn00yduo0)                                                     -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                               6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                       5    23.99 
  post_place303/a (d04bfn00yduk0)                                               0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                        8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                   22    23.36 
  init_mask_in0_clk_gate_mask_reg_6__2_latch/te (d04cgc01nd0h0)                -0.42    24.58     1.00    -0.05    10.73 &   438.10 r
  data arrival time                                                                                                          438.10

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                123.07     123.07
  clock reconvergence pessimism                                                                                     0.00     123.07
  clock uncertainty                                                                                                50.00     173.07
  init_mask_in0_clk_gate_mask_reg_6__2_latch/clk (d04cgc01nd0h0)                                                             173.07 r
  clock gating hold time                                                                          1.00            -11.15     161.92
  data required time                                                                                                         161.92
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         161.92
  data arrival time                                                                                                         -438.10
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                276.18


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_3__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                              0.00       0.00
  input external delay                                                                                        333.33     333.33 r
  test_tm (in)                                                                      12.53                       6.90 &   340.23 r
  test_tm (net)                                              2     1.71 
  place1/a (d04bfn00ynud5)                                                  0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                           6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                   2     6.80 
  post_place170/a (d04bfn00yduk0)                                          -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                    4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                2    14.71 
  place4/a (d04bfn00yduk0)                                                 -3.23    63.35     1.00    -0.33    36.20 &   404.23 r
  place4/o (d04bfn00yduk0)                                                           5.81     1.00             13.76 &   417.99 r
  n5 (net)                                                   3     7.50 
  post_place76/a (d04inn00ynuf5)                                            0.00     6.12     1.00     0.00     0.96 &   418.95 r
  post_place76/o1 (d04inn00ynuf5)                                                    3.09     1.00              3.30 &   422.25 f
  n3168 (net)                                                1     3.86 
  post_place77/a (d04inn00ynuh5)                                            0.00     3.60     1.00     0.00     0.92 &   423.17 f
  post_place77/o1 (d04inn00ynuh5)                                                    3.46     1.00              3.04 &   426.21 r
  n3169 (net)                                                3     9.06 
  fifo1/place2/a (d04bfn00yduo0)                                            0.00    22.13     1.00     0.00     8.21 &   434.42 r
  fifo1/place2/o (d04bfn00yduo0)                                                     8.22     1.00             13.28 &   447.70 r
  fifo1/n15 (net)                                           37    43.31 
  fifo1/clk_gate_data_mem_reg_3__0_latch/te (d04cgc01nd0j0)                 0.00    34.32     1.00     0.00    16.68 &   464.37 r
  data arrival time                                                                                                      464.37

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            147.29     147.29
  clock reconvergence pessimism                                                                                 0.00     147.29
  clock uncertainty                                                                                            50.00     197.29
  fifo1/clk_gate_data_mem_reg_3__0_latch/clk (d04cgc01nd0j0)                                                             197.29 r
  clock gating hold time                                                                      1.00             -9.13     188.16
  data required time                                                                                                     188.16
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     188.16
  data arrival time                                                                                                     -464.37
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            276.21


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_3__1_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place26/a (d04bfn00ynud5)                                                     -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                               6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                       1     6.34 
  post_place234/a (d04bfn00yduo0)                                               -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                         7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                    32    32.85 
  init_mask_alu0_clk_gate_mask_reg_3__1_latch/en (d04cgc01nd0h0)                -1.01    25.37     1.00    -0.12     9.38 &   444.55 f
  data arrival time                                                                                                           444.55

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 129.79     129.79
  clock reconvergence pessimism                                                                                      0.00     129.79
  clock uncertainty                                                                                                 50.00     179.79
  init_mask_alu0_clk_gate_mask_reg_3__1_latch/clk (d04cgc01nd0h0)                                                             179.79 r
  clock gating hold time                                                                           1.00            -11.47     168.32
  data required time                                                                                                          168.32
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          168.32
  data arrival time                                                                                                          -444.55
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 276.23


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed0_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  post_place303/a (d04bfn00yduk0)                                             0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                      8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                 22    23.36 
  init_mask_in0_clk_gate_seed0_reg_0_latch/te (d04cgc01nd0h0)                -0.41    23.72     1.00    -0.05    13.26 &   440.62 r
  data arrival time                                                                                                        440.62

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              125.39     125.39
  clock reconvergence pessimism                                                                                   0.00     125.39
  clock uncertainty                                                                                              50.00     175.39
  init_mask_in0_clk_gate_seed0_reg_0_latch/clk (d04cgc01nd0h0)                                                             175.39 r
  clock gating hold time                                                                        1.00            -11.02     164.37
  data required time                                                                                                       164.37
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       164.37
  data arrival time                                                                                                       -440.62
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              276.26


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_3__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place26/a (d04bfn00ynud5)                                                     -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                               6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                       1     6.34 
  post_place234/a (d04bfn00yduo0)                                               -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                         7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                    32    32.85 
  init_mask_alu0_clk_gate_mask_reg_3__5_latch/en (d04cgc01nd0h0)                -1.00    25.26     1.00    -0.12     9.56 &   444.73 f
  data arrival time                                                                                                           444.73

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 129.82     129.82
  clock reconvergence pessimism                                                                                      0.00     129.82
  clock uncertainty                                                                                                 50.00     179.82
  init_mask_alu0_clk_gate_mask_reg_3__5_latch/clk (d04cgc01nd0h0)                                                             179.82 r
  clock gating hold time                                                                           1.00            -11.46     168.36
  data required time                                                                                                          168.36
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          168.36
  data arrival time                                                                                                          -444.73
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 276.38


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_7__2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  en_init (in)                                                                            5.66                       3.97 &   337.30 f
  en_init (net)                                                   2     1.76 
  place17/a (d04bfn00yn0f0)                                                      0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                               5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                       2    11.35 
  place18/a (d04bfn00yduk0)                                                      0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                              10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                       7    32.65 
  place20/a (d04bfn00yduo0)                                                     -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                               6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                      34    40.90 
  init_mask_alu0_clk_gate_mask_reg_7__2_latch/en (d04cgc01nd0h0)                -6.24    55.25     1.00    -2.85    25.05 &   436.30 f
  data arrival time                                                                                                           436.30

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 125.71     125.71
  clock reconvergence pessimism                                                                                      0.00     125.71
  clock uncertainty                                                                                                 50.00     175.71
  init_mask_alu0_clk_gate_mask_reg_7__2_latch/clk (d04cgc01nd0h0)                                                             175.71 r
  clock gating hold time                                                                           1.00            -15.90     159.82
  data required time                                                                                                          159.82
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          159.82
  data arrival time                                                                                                          -436.30
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 276.49


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_13__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place170/a (d04bfn00yduk0)                                           -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                     4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                 2    14.71 
  place4/a (d04bfn00yduk0)                                                  -3.23    63.35     1.00    -0.33    36.20 &   404.23 r
  place4/o (d04bfn00yduk0)                                                            5.81     1.00             13.76 &   417.99 r
  n5 (net)                                                    3     7.50 
  post_place76/a (d04inn00ynuf5)                                             0.00     6.12     1.00     0.00     0.96 &   418.95 r
  post_place76/o1 (d04inn00ynuf5)                                                     3.09     1.00              3.30 &   422.25 f
  n3168 (net)                                                 1     3.86 
  post_place77/a (d04inn00ynuh5)                                             0.00     3.60     1.00     0.00     0.92 &   423.17 f
  post_place77/o1 (d04inn00ynuh5)                                                     3.46     1.00              3.04 &   426.21 r
  n3169 (net)                                                 3     9.06 
  fifo1/place2/a (d04bfn00yduo0)                                             0.00    22.13     1.00     0.00     8.21 &   434.42 r
  fifo1/place2/o (d04bfn00yduo0)                                                      8.22     1.00             13.28 &   447.70 r
  fifo1/n15 (net)                                            37    43.31 
  fifo1/clk_gate_data_mem_reg_13__0_latch/te (d04cgc01nd0j0)                 0.00    34.31     1.00     0.00    16.60 &   464.30 r
  data arrival time                                                                                                       464.30

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             146.85     146.85
  clock reconvergence pessimism                                                                                  0.00     146.85
  clock uncertainty                                                                                             50.00     196.85
  fifo1/clk_gate_data_mem_reg_13__0_latch/clk (d04cgc01nd0j0)                                                             196.85 r
  clock gating hold time                                                                       1.00             -9.12     187.72
  data required time                                                                                                      187.72
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      187.72
  data arrival time                                                                                                      -464.30
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             276.57


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed3_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_seed3_reg_0_latch/en (d04cgc01nd0h0)                -1.13    27.28     1.00    -0.13    13.70 &   448.87 f
  data arrival time                                                                                                         448.87

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.56     134.56
  clock reconvergence pessimism                                                                                    0.00     134.56
  clock uncertainty                                                                                               50.00     184.56
  init_mask_alu0_clk_gate_seed3_reg_0_latch/clk (d04cgc01nd0h0)                                                             184.56 r
  clock gating hold time                                                                         1.00            -12.27     172.29
  data required time                                                                                                        172.29
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.29
  data arrival time                                                                                                        -448.87
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               276.58


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_seed2_reg_0_latch/en (d04cgc01nd0h0)                -1.17    27.81     1.00    -0.13    14.72 &   449.89 f
  data arrival time                                                                                                         449.89

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               135.36     135.36
  clock reconvergence pessimism                                                                                    0.00     135.36
  clock uncertainty                                                                                               50.00     185.36
  init_mask_alu0_clk_gate_seed2_reg_0_latch/clk (d04cgc01nd0h0)                                                             185.36 r
  clock gating hold time                                                                         1.00            -12.06     173.30
  data required time                                                                                                        173.30
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        173.30
  data arrival time                                                                                                        -449.89
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               276.59


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_6__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  place18/a (d04bfn00yduk0)                                                     0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                             10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                      7    32.65 
  post_place311/a (d04inn00ynuh5)                                              -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                       8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                      1     6.84 
  post_place453/a (d04inn00ynui5)                                               0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                      11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                   23    30.12 
  init_mask_in0_clk_gate_mask_reg_6__0_latch/en (d04cgc01nd0h0)                -0.58    36.76     1.00    -0.07    17.96 &   438.03 f
  data arrival time                                                                                                          438.03

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                124.86     124.86
  clock reconvergence pessimism                                                                                     0.00     124.86
  clock uncertainty                                                                                                50.00     174.86
  init_mask_in0_clk_gate_mask_reg_6__0_latch/clk (d04cgc01nd0h0)                                                             174.86 r
  clock gating hold time                                                                          1.00            -13.47     161.39
  data required time                                                                                                         161.39
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         161.39
  data arrival time                                                                                                         -438.03
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                276.64


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed3_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 f
  en_init (in)                                                                        5.66                       3.97 &   337.30 f
  en_init (net)                                               2     1.76 
  place17/a (d04bfn00yn0f0)                                                  0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                           5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                   2    11.35 
  place18/a (d04bfn00yduk0)                                                  0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                          10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                   7    32.65 
  place26/a (d04bfn00ynud5)                                                 -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                           6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                   1     6.34 
  post_place234/a (d04bfn00yduo0)                                           -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                     7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                32    32.85 
  init_mask_alu0_clk_gate_seed3_reg_latch/en (d04cgc01nd0h0)                -1.14    27.32     1.00    -0.13    13.86 &   449.03 f
  data arrival time                                                                                                       449.03

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             134.57     134.57
  clock reconvergence pessimism                                                                                  0.00     134.57
  clock uncertainty                                                                                             50.00     184.57
  init_mask_alu0_clk_gate_seed3_reg_latch/clk (d04cgc01nd0h0)                                                             184.57 r
  clock gating hold time                                                                       1.00            -12.27     172.29
  data required time                                                                                                      172.29
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      172.29
  data arrival time                                                                                                      -449.03
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             276.73


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_2_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 r
  en_init (in)                                                                         12.99                       7.39 &   340.72 r
  en_init (net)                                                 2     1.84 
  place17/a (d04bfn00yn0f0)                                                    0.00    13.00     1.00     0.00     0.33 &   341.05 r
  place17/o (d04bfn00yn0f0)                                                             7.93     1.00             11.45 &   352.50 r
  n18 (net)                                                     2    11.74 
  place18/a (d04bfn00yduk0)                                                    0.00    48.84     1.00     0.00    26.46 &   378.96 r
  place18/o (d04bfn00yduk0)                                                            11.87     1.00             14.26 &   393.22 r
  n19 (net)                                                     7    33.63 
  place19/a (d04bfn00yduk0)                                                   -2.19    28.53     1.00    -0.23    11.29 &   404.52 r
  place19/o (d04bfn00yduk0)                                                             5.24     1.00             11.07 &   415.58 r
  n20 (net)                                                    27    30.89 
  init_mask_alu0_clk_gate_seed2_reg_2_latch/en (d04cgc01nd0h0)                -1.60    95.51     1.00    -0.17    31.18 &   446.76 r
  data arrival time                                                                                                         446.76

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.43     134.43
  clock reconvergence pessimism                                                                                    0.00     134.43
  clock uncertainty                                                                                               50.00     184.43
  init_mask_alu0_clk_gate_seed2_reg_2_latch/clk (d04cgc01nd0h0)                                                             184.43 r
  clock gating hold time                                                                         1.00            -14.49     169.95
  data required time                                                                                                        169.95
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        169.95
  data arrival time                                                                                                        -446.76
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               276.81


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_2__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                            0.00       0.00
  input external delay                                                                                      333.33     333.33 r
  test_tm (in)                                                                    12.53                       6.90 &   340.23 r
  test_tm (net)                                            2     1.71 
  place1/a (d04bfn00ynud5)                                                0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                         6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                 2     6.80 
  post_place170/a (d04bfn00yduk0)                                        -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                  4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                              2    14.71 
  place4/a (d04bfn00yduk0)                                               -3.23    63.35     1.00    -0.33    36.20 &   404.23 r
  place4/o (d04bfn00yduk0)                                                         5.81     1.00             13.76 &   417.99 r
  n5 (net)                                                 3     7.50 
  post_place76/a (d04inn00ynuf5)                                          0.00     6.12     1.00     0.00     0.96 &   418.95 r
  post_place76/o1 (d04inn00ynuf5)                                                  3.09     1.00              3.30 &   422.25 f
  n3168 (net)                                              1     3.86 
  post_place77/a (d04inn00ynuh5)                                          0.00     3.60     1.00     0.00     0.92 &   423.17 f
  post_place77/o1 (d04inn00ynuh5)                                                  3.46     1.00              3.04 &   426.21 r
  n3169 (net)                                              3     9.06 
  fifo1/place3/a (d04bfn00yduo0)                                          0.00    21.69     1.00     0.00     7.41 &   433.62 r
  fifo1/place3/o (d04bfn00yduo0)                                                   9.95     1.00             13.82 &   447.44 r
  fifo1/n16 (net)                                         46    50.47 
  fifo1/clk_gate_data_mem_reg_2__latch/te (d04cgc01nd0e0)                 0.00    14.84     1.00     0.00     3.19 &   450.63 r
  data arrival time                                                                                                    450.63

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          131.79     131.79
  clock reconvergence pessimism                                                                               0.00     131.79
  clock uncertainty                                                                                          50.00     181.79
  fifo1/clk_gate_data_mem_reg_2__latch/clk (d04cgc01nd0e0)                                                             181.79 r
  clock gating hold time                                                                    1.00             -8.01     173.78
  data required time                                                                                                   173.78
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   173.78
  data arrival time                                                                                                   -450.63
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          276.85


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_mask_reg_0__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 r
  test_tm (in)                                                                        12.53                       6.90 &   340.23 r
  test_tm (net)                                                2     1.71 
  place1/a (d04bfn00ynud5)                                                    0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                             6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                     2     6.80 
  post_place170/a (d04bfn00yduk0)                                            -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                      4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                  2    14.71 
  place6/a (d04bfn00yduo0)                                                   -0.22    14.29     1.00    -0.02     3.00 &   371.03 r
  place6/o (d04bfn00yduo0)                                                             6.55     1.00             11.80 &   382.83 r
  n7 (net)                                                     5    23.99 
  post_place303/a (d04bfn00yduk0)                                             0.00    52.32     1.00     0.00    30.64 &   413.47 r
  post_place303/o (d04bfn00yduk0)                                                      8.74     1.00             13.89 &   427.37 r
  n3373 (net)                                                 22    23.36 
  init_mask_in0_clk_gate_mask_reg_0__latch/te (d04cgc01nd0h0)                -0.40    23.43     1.00    -0.04    11.48 &   438.84 r
  data arrival time                                                                                                        438.84

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              122.93     122.93
  clock reconvergence pessimism                                                                                   0.00     122.93
  clock uncertainty                                                                                              50.00     172.93
  init_mask_in0_clk_gate_mask_reg_0__latch/clk (d04cgc01nd0h0)                                                             172.93 r
  clock gating hold time                                                                        1.00            -10.94     161.99
  data required time                                                                                                       161.99
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       161.99
  data arrival time                                                                                                       -438.84
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              276.86


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_3__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_mask_reg_3__latch/en (d04cgc01nd0h0)                -1.14    27.34     1.00    -0.13    13.95 &   449.12 f
  data arrival time                                                                                                         449.12

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               134.42     134.42
  clock reconvergence pessimism                                                                                    0.00     134.42
  clock uncertainty                                                                                               50.00     184.42
  init_mask_alu0_clk_gate_mask_reg_3__latch/clk (d04cgc01nd0h0)                                                             184.42 r
  clock gating hold time                                                                         1.00            -12.27     172.15
  data required time                                                                                                        172.15
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        172.15
  data arrival time                                                                                                        -449.12
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               276.97


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_mask_reg_2__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place26/a (d04bfn00ynud5)                                                   -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                             6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                     1     6.34 
  post_place234/a (d04bfn00yduo0)                                             -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                       7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                  32    32.85 
  init_mask_alu0_clk_gate_mask_reg_2__latch/en (d04cgc01nd0h0)                -1.17    27.95     1.00    -0.14    15.13 &   450.30 f
  data arrival time                                                                                                         450.30

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               135.20     135.20
  clock reconvergence pessimism                                                                                    0.00     135.20
  clock uncertainty                                                                                               50.00     185.20
  init_mask_alu0_clk_gate_mask_reg_2__latch/clk (d04cgc01nd0h0)                                                             185.20 r
  clock gating hold time                                                                         1.00            -12.07     173.13
  data required time                                                                                                        173.13
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        173.13
  data arrival time                                                                                                        -450.30
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               277.17


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_3_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                          0.00       0.00
  input external delay                                                                                    333.33     333.33 r
  test_tm (in)                                                                  12.53                       6.90 &   340.23 r
  test_tm (net)                                          2     1.71 
  place1/a (d04bfn00ynud5)                                              0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                       6.58     1.00              8.67 &   349.20 r
  n2 (net)                                               2     6.80 
  post_place527/a (d04bfn00ynud5)                                      -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                            2    12.02 
  place2/a (d04bfn00yduk0)                                              0.00    51.29     1.00     0.00    19.42 &   385.48 r
  place2/o (d04bfn00yduk0)                                                       6.71     1.00             13.20 &   398.68 r
  n3 (net)                                               2    12.17 
  post_place280/a (d04bfn00yduk0)                                      -0.24    14.33     1.00    -0.03     5.49 &   404.18 r
  post_place280/o (d04bfn00yduk0)                                                4.24     1.00              9.71 &   413.89 r
  n3349 (net)                                            2     7.45 
  place12/a (d04bfn00yduk0)                                             0.00    12.88     1.00     0.00     5.62 &   419.50 r
  place12/o (d04bfn00yduk0)                                                      4.18     1.00              9.61 &   429.11 r
  n13 (net)                                              6    10.37 
  fifo2/post_place852/a (d04bfn00yduk0)                                -2.75    25.24     1.00    -1.04     9.38 &   438.49 r
  fifo2/post_place852/o (d04bfn00yduk0)                                          7.11     1.00             11.61 &   450.11 r
  fifo2/n5817 (net)                                     22    26.16 
  fifo2/clk_gate_data_rd_reg_3_latch/te (d04cgc01nd0h0)                -0.67    14.40     1.00    -0.08     2.05 &   452.16 r
  data arrival time                                                                                                  452.16

  clock clk (rise edge)                                                                                     0.00       0.00
  clock network delay (propagated)                                                                        134.93     134.93
  clock reconvergence pessimism                                                                             0.00     134.93
  clock uncertainty                                                                                        50.00     184.93
  fifo2/clk_gate_data_rd_reg_3_latch/clk (d04cgc01nd0h0)                                                             184.93 r
  clock gating hold time                                                                  1.00            -10.07     174.85
  data required time                                                                                                 174.85
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 174.85
  data arrival time                                                                                                 -452.16
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        277.30


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_18__0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place170/a (d04bfn00yduk0)                                           -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                     4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                                 2    14.71 
  place4/a (d04bfn00yduk0)                                                  -3.23    63.35     1.00    -0.33    36.20 &   404.23 r
  place4/o (d04bfn00yduk0)                                                            5.81     1.00             13.76 &   417.99 r
  n5 (net)                                                    3     7.50 
  post_place76/a (d04inn00ynuf5)                                             0.00     6.12     1.00     0.00     0.96 &   418.95 r
  post_place76/o1 (d04inn00ynuf5)                                                     3.09     1.00              3.30 &   422.25 f
  n3168 (net)                                                 1     3.86 
  post_place77/a (d04inn00ynuh5)                                             0.00     3.60     1.00     0.00     0.92 &   423.17 f
  post_place77/o1 (d04inn00ynuh5)                                                     3.46     1.00              3.04 &   426.21 r
  n3169 (net)                                                 3     9.06 
  fifo1/place2/a (d04bfn00yduo0)                                             0.00    22.13     1.00     0.00     8.21 &   434.42 r
  fifo1/place2/o (d04bfn00yduo0)                                                      8.22     1.00             13.28 &   447.70 r
  fifo1/n15 (net)                                            37    43.31 
  fifo1/clk_gate_data_mem_reg_18__0_latch/te (d04cgc01nd0e0)                 0.00    11.14     1.00     0.00     0.97 &   448.66 r
  data arrival time                                                                                                       448.66

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             129.22     129.22
  clock reconvergence pessimism                                                                                  0.00     129.22
  clock uncertainty                                                                                             50.00     179.22
  fifo1/clk_gate_data_mem_reg_18__0_latch/clk (d04cgc01nd0e0)                                                             179.22 r
  clock gating hold time                                                                       1.00             -7.89     171.33
  data required time                                                                                                      171.33
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      171.33
  data arrival time                                                                                                      -448.66
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             277.33


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_31__latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                             0.00       0.00
  input external delay                                                                                       333.33     333.33 r
  test_tm (in)                                                                     12.53                       6.90 &   340.23 r
  test_tm (net)                                             2     1.71 
  place1/a (d04bfn00ynud5)                                                 0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                          6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                  2     6.80 
  post_place170/a (d04bfn00yduk0)                                         -3.01    23.37     1.00    -1.51     8.32 &   357.52 r
  post_place170/o (d04bfn00yduk0)                                                   4.44     1.00             10.50 &   368.02 r
  n3529 (net)                                               2    14.71 
  place4/a (d04bfn00yduk0)                                                -3.23    63.35     1.00    -0.33    36.20 &   404.23 r
  place4/o (d04bfn00yduk0)                                                          5.81     1.00             13.76 &   417.99 r
  n5 (net)                                                  3     7.50 
  post_place76/a (d04inn00ynuf5)                                           0.00     6.12     1.00     0.00     0.96 &   418.95 r
  post_place76/o1 (d04inn00ynuf5)                                                   3.09     1.00              3.30 &   422.25 f
  n3168 (net)                                               1     3.86 
  post_place77/a (d04inn00ynuh5)                                           0.00     3.60     1.00     0.00     0.92 &   423.17 f
  post_place77/o1 (d04inn00ynuh5)                                                   3.46     1.00              3.04 &   426.21 r
  n3169 (net)                                               3     9.06 
  fifo1/place3/a (d04bfn00yduo0)                                           0.00    21.69     1.00     0.00     7.41 &   433.62 r
  fifo1/place3/o (d04bfn00yduo0)                                                    9.95     1.00             13.82 &   447.44 r
  fifo1/n16 (net)                                          46    50.47 
  fifo1/clk_gate_data_mem_reg_31__latch/te (d04cgc01nd0h0)                 0.00    20.76     1.00     0.00     2.88 &   450.32 r
  data arrival time                                                                                                     450.32

  clock clk (rise edge)                                                                                        0.00       0.00
  clock network delay (propagated)                                                                           133.86     133.86
  clock reconvergence pessimism                                                                                0.00     133.86
  clock uncertainty                                                                                           50.00     183.86
  fifo1/clk_gate_data_mem_reg_31__latch/clk (d04cgc01nd0h0)                                                             183.86 r
  clock gating hold time                                                                     1.00            -10.88     172.98
  data required time                                                                                                    172.98
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    172.98
  data arrival time                                                                                                    -450.32
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           277.33


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_0_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                                 0.00       0.00
  input external delay                                                                                           333.33     333.33 f
  en_init (in)                                                                          5.66                       3.97 &   337.30 f
  en_init (net)                                                 2     1.76 
  place17/a (d04bfn00yn0f0)                                                    0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                             5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                     2    11.35 
  place18/a (d04bfn00yduk0)                                                    0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                            10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                     7    32.65 
  place20/a (d04bfn00yduo0)                                                   -1.84    24.80     1.00    -0.21     6.13 &   396.05 f
  place20/o (d04bfn00yduo0)                                                             6.98     1.00             15.21 &   411.26 f
  n21 (net)                                                    34    40.90 
  init_mask_alu0_clk_gate_seed7_reg_0_latch/en (d04cgc01nd0h0)                -4.62    58.76     1.00    -1.15    27.29 &   438.55 f
  data arrival time                                                                                                         438.55

  clock clk (rise edge)                                                                                            0.00       0.00
  clock network delay (propagated)                                                                               127.44     127.44
  clock reconvergence pessimism                                                                                    0.00     127.44
  clock uncertainty                                                                                               50.00     177.44
  init_mask_alu0_clk_gate_seed7_reg_0_latch/clk (d04cgc01nd0h0)                                                             177.44 r
  clock gating hold time                                                                         1.00            -16.23     161.20
  data required time                                                                                                        161.20
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        161.20
  data arrival time                                                                                                        -438.55
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               277.35


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed2_reg_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 f
  en_init (in)                                                                        5.66                       3.97 &   337.30 f
  en_init (net)                                               2     1.76 
  place17/a (d04bfn00yn0f0)                                                  0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                           5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                   2    11.35 
  place18/a (d04bfn00yduk0)                                                  0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                          10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                   7    32.65 
  place26/a (d04bfn00ynud5)                                                 -2.03    26.11     1.00    -0.23    10.32 &   400.24 f
  place26/o (d04bfn00ynud5)                                                           6.52     1.00             12.80 &   413.04 f
  n27 (net)                                                   1     6.34 
  post_place234/a (d04bfn00yduo0)                                           -1.41    16.73     1.00    -0.17     8.22 &   421.26 f
  post_place234/o (d04bfn00yduo0)                                                     7.30     1.00             13.91 &   435.17 f
  n3298 (net)                                                32    32.85 
  init_mask_alu0_clk_gate_seed2_reg_latch/en (d04cgc01nd0h0)                -1.18    28.02     1.00    -0.14    15.37 &   450.54 f
  data arrival time                                                                                                       450.54

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             135.26     135.26
  clock reconvergence pessimism                                                                                  0.00     135.26
  clock uncertainty                                                                                             50.00     185.26
  init_mask_alu0_clk_gate_seed2_reg_latch/clk (d04cgc01nd0h0)                                                             185.26 r
  clock gating hold time                                                                       1.00            -12.08     173.18
  data required time                                                                                                      173.18
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.18
  data arrival time                                                                                                      -450.54
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             277.37


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__5_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                               0.00       0.00
  input external delay                                                                                         333.33     333.33 r
  test_tm (in)                                                                       12.53                       6.90 &   340.23 r
  test_tm (net)                                               2     1.71 
  place1/a (d04bfn00ynud5)                                                   0.00    12.55     1.00     0.00     0.29 &   340.52 r
  place1/o (d04bfn00ynud5)                                                            6.58     1.00              8.67 &   349.20 r
  n2 (net)                                                    2     6.80 
  post_place527/a (d04bfn00ynud5)                                           -2.90    22.88     1.00    -1.47     7.55 &   356.75 r
  post_place527/o (d04bfn00ynud5)                                                     7.78     1.00              9.31 &   366.06 r
  n3612 (net)                                                 2    12.02 
  fifo2/place911/a (d04inn00ynuh5)                                           0.00    53.78     1.00     0.00    23.59 &   389.65 r
  fifo2/place911/o1 (d04inn00ynuh5)                                                  11.74     1.00              3.51 &   393.16 f
  fifo2/n4024 (net)                                           1     6.25 
  fifo2/post_place508/a (d04bfn00yduk0)                                     -0.30    18.34     1.00    -0.03     7.05 &   400.21 f
  fifo2/post_place508/o (d04bfn00yduk0)                                               6.24     1.00             12.89 &   413.10 f
  fifo2/n5463 (net)                                           4    17.93 
  fifo2/post_place507/a (d04inn00ynuh5)                                      0.00     8.72     1.00     0.00     0.69 &   413.79 f
  fifo2/post_place507/o1 (d04inn00ynuh5)                                              4.10     1.00              3.58 &   417.37 r
  fifo2/n5448 (net)                                           2    10.85 
  fifo2/place19/a (d04bfn00yduk0)                                           -3.65    35.90     1.00    -1.74    15.08 &   432.45 r
  fifo2/place19/o (d04bfn00yduk0)                                                     9.90     1.00             13.40 &   445.85 r
  fifo2/n269 (net)                                           34    31.36 
  fifo2/clk_gate_data_mem_reg_31__5_latch/te (d04cgc01nd0h0)                 0.00    15.78     1.00     0.00     4.95 &   450.80 r
  data arrival time                                                                                                       450.80

  clock clk (rise edge)                                                                                          0.00       0.00
  clock network delay (propagated)                                                                             133.71     133.71
  clock reconvergence pessimism                                                                                  0.00     133.71
  clock uncertainty                                                                                             50.00     183.71
  fifo2/clk_gate_data_mem_reg_31__5_latch/clk (d04cgc01nd0h0)                                                             183.71 r
  clock gating hold time                                                                       1.00            -10.32     173.39
  data required time                                                                                                      173.39
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      173.39
  data arrival time                                                                                                      -450.80
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             277.41


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_alu0_clk_gate_seed7_reg_14_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                  0.00       0.00
  input external delay                                                                                            333.33     333.33 f
  en_init (in)                                                                           5.66                       3.97 &   337.30 f
  en_init (net)                                                  2     1.76 
  place17/a (d04bfn00yn0f0)                                                     0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                              5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                      2    11.35 
  place18/a (d04bfn00yduk0)                                                     0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                             10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                      7    32.65 
  post_place311/a (d04inn00ynuh5)                                              -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                       8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                      1     6.84 
  post_place453/a (d04inn00ynui5)                                               0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                      11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                   23    30.12 
  init_mask_alu0_clk_gate_seed7_reg_14_latch/en (d04cgc01nd0e0)                -0.51    32.53     1.00    -0.06    15.42 &   435.48 f
  data arrival time                                                                                                          435.48

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                119.64     119.64
  clock reconvergence pessimism                                                                                     0.00     119.64
  clock uncertainty                                                                                                50.00     169.64
  init_mask_alu0_clk_gate_seed7_reg_14_latch/clk (d04cgc01nd0e0)                                                             169.64 r
  clock gating hold time                                                                          1.00            -11.61     158.03
  data required time                                                                                                         158.03
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         158.03
  data arrival time                                                                                                         -435.48
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                277.46


  Startpoint: en_init (input port clocked by clk)
  Endpoint: init_mask_in0_clk_gate_seed5_reg_6_latch
               (rising clock gating-check end-point clocked by clk)
  Path Group: **clock_gating_default**
  Path Type: min

  Point                                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                                0.00       0.00
  input external delay                                                                                          333.33     333.33 f
  en_init (in)                                                                         5.66                       3.97 &   337.30 f
  en_init (net)                                                2     1.76 
  place17/a (d04bfn00yn0f0)                                                   0.00     5.69     1.00     0.00     0.31 &   337.61 f
  place17/o (d04bfn00yn0f0)                                                            5.18     1.00              9.66 &   347.28 f
  n18 (net)                                                    2    11.35 
  place18/a (d04bfn00yduk0)                                                   0.00    47.19     1.00     0.00    24.37 &   371.65 f
  place18/o (d04bfn00yduk0)                                                           10.05     1.00             18.27 &   389.92 f
  n19 (net)                                                    7    32.65 
  post_place311/a (d04inn00ynuh5)                                            -2.73    33.65     1.00    -0.30    13.41 &   403.32 f
  post_place311/o1 (d04inn00ynuh5)                                                     8.71     1.00              7.39 &   410.71 r
  n26 (net)                                                    1     6.84 
  post_place453/a (d04inn00ynui5)                                             0.00    14.51     1.00     0.00     4.66 &   415.37 r
  post_place453/o1 (d04inn00ynui5)                                                    11.18     1.00              4.70 &   420.07 f
  n3535 (net)                                                 23    30.12 
  init_mask_in0_clk_gate_seed5_reg_6_latch/en (d04cgc01nd0c0)                -0.54    34.70     1.00    -0.06    14.43 &   434.50 f
  data arrival time                                                                                                        434.50

  clock clk (rise edge)                                                                                           0.00       0.00
  clock network delay (propagated)                                                                              118.14     118.14
  clock reconvergence pessimism                                                                                   0.00     118.14
  clock uncertainty                                                                                              50.00     168.14
  init_mask_in0_clk_gate_seed5_reg_6_latch/clk (d04cgc01nd0c0)                                                             168.14 r
  clock gating hold time                                                                        1.00            -11.18     156.96
  data required time                                                                                                       156.96
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       156.96
  data arrival time                                                                                                       -434.50
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              277.54

Warning: report_timing has satisfied the max_paths criteria. There are 712 further endpoints which have paths of interest with slack less than  9999.00 that were not considered when generating this report. (UITE-502)

1
