vendor_name = ModelSim
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Hazard/Hazard.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux41/mux41_MIPS.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.qip
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.cmp
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.qip
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.cmp
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Memoria/memText.mif
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Memoria/memData.mif
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/UlaMIPS/ulaMIPS.vhdl
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageWB/stageWB.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/stageEX.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/mux21.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Somador/somador.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/regMEMWB/regMEMWB.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/RegIFID/RegIFID.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/RegIDEX/RegIDEX.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/regEXMEM/regEXMEM.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/PC/pc.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux21/mux21MIPS.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/bregMIPS/bregMIPS.vhdl
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/MIPS_Pipeline_Test.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/mipsPipe_line.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf
source_file = 1, memtext.mif
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf
source_file = 1, memdata.mif
design_name = mipsPipe_line
instance = comp, \clk~I\, clk, mipsPipe_line, 1
