
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033647                       # Number of seconds simulated
sim_ticks                                 33646885992                       # Number of ticks simulated
final_tick                               605149809111                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 236080                       # Simulator instruction rate (inst/s)
host_op_rate                                   302259                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1711403                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940288                       # Number of bytes of host memory used
host_seconds                                 19660.41                       # Real time elapsed on the host
sim_insts                                  4641437143                       # Number of instructions simulated
sim_ops                                    5942540672                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1579520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1815296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       374400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       351360                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4128768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1175424                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1175424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12340                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14182                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2925                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2745                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32256                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9183                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9183                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        60867                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     46944017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53951382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11127330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        79889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10442571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               122708770                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        60867                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49455                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        79889                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             243470                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34934110                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34934110                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34934110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        60867                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     46944017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53951382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11127330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        79889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10442571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              157642880                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80687977                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28434705                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24863039                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802870                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14201167                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13677083                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2046855                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56633                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33534080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158183258                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28434705                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15723938                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32569074                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8848799                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4069557                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16532820                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       717966                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77208400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44639326     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616227      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2948584      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2773922      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4552061      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4750137      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128047      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849755      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13950341     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77208400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352403                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.960432                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34587826                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3943499                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31520646                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125938                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7030481                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093619                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177013474                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7030481                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36037181                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1521051                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       435335                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30182695                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2001648                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172360432                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690443                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       801043                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228882921                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784508067                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784508067                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79986749                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20336                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9936                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5361937                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26511873                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759142                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97754                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1824497                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163115884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19858                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137676334                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182375                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48958859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134361243                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77208400                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783178                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841434                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26867217     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14398351     18.65%     53.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12464006     16.14%     69.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7677308      9.94%     79.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8045621     10.42%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722296      6.12%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2094314      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556097      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383190      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77208400                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542324     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175688     21.45%     87.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101173     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107992364     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085125      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23689358     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4899566      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137676334                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.706281                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819185                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005950                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353562628                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212095027                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133182814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138495519                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337925                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7581802                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          849                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1405787                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7030481                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         946676                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        56481                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163135745                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       188751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26511873                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759142                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9936                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960357                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021838                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135102803                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22768095                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573531                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27547475                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20417127                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4779380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.674386                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133331715                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133182814                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81839650                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199749127                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.650591                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409712                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49524755                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807624                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70177919                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618908                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318019                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32366985     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14848535     21.16%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8309144     11.84%     79.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814688      4.01%     83.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694313      3.84%     86.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1117414      1.59%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3001568      4.28%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875208      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4150064      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70177919                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4150064                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229164195                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333309006                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3479577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.806880                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.806880                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.239342                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.239342                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624933829                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174583220                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182415798                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80687977                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28121784                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22881504                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1920181                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11808735                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10964412                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2967067                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81313                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28227594                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156055868                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28121784                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13931479                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34317911                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10317146                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6746689                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13810849                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       809099                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77646027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.482204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43328116     55.80%     55.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3015351      3.88%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2452736      3.16%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5917807      7.62%     70.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1599343      2.06%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2056592      2.65%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1497364      1.93%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          835248      1.08%     78.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16943470     21.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77646027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.348525                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.934066                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29528883                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6574268                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33003646                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223460                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8315765                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4787329                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38363                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186530207                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        74816                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8315765                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31685577                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1320939                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2061610                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31019519                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3242612                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179976317                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28269                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1344765                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1008408                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          765                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252037199                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    840206499                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    840206499                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154386167                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97650982                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37172                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21109                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8895710                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16775569                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8541260                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133472                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2951197                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170161237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135125984                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       264760                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58817707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179717364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5958                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77646027                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.740282                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.883506                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27526551     35.45%     35.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16501655     21.25%     56.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10915889     14.06%     70.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8005118     10.31%     81.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6854645      8.83%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3568821      4.60%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3048761      3.93%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       574750      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       649837      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77646027                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         790470     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            11      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160476     14.46%     85.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159125     14.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112597429     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1923829      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14952      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13420637      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7169137      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135125984                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.674673                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1110082                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008215                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349272836                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229015401                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131696778                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136236066                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       507629                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6616072                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2632                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          596                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2187846                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8315765                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         560517                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73769                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170197100                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       426635                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16775569                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8541260                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20910                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          596                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1148135                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079116                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2227251                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132994995                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12593286                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2130988                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19582768                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18760018                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6989482                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.648263                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131784295                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131696778                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85833792                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242297723                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.632174                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354249                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90442487                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111070355                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59127508                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1924887                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69330262                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.602047                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.132345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27510791     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18958265     27.34%     67.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7711851     11.12%     78.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4336710      6.26%     84.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3547442      5.12%     89.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1444039      2.08%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1720946      2.48%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859125      1.24%     95.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3241093      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69330262                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90442487                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111070355                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16512908                       # Number of memory references committed
system.switch_cpus1.commit.loads             10159494                       # Number of loads committed
system.switch_cpus1.commit.membars              14952                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15958499                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100078204                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2260942                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3241093                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           236287032                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348716787                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3041950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90442487                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111070355                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90442487                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.892147                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.892147                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.120892                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.120892                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598308169                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182053815                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172143969                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29904                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80687977                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29708821                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24221898                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1984634                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12495839                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11594693                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3200653                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87732                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29722084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             163233787                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29708821                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14795346                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36236052                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10551337                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4848917                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14667509                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       958477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     79349386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43113334     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2399288      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4458502      5.62%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4468186      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2768481      3.49%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2210023      2.79%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1379099      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1298924      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17253549     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     79349386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368194                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.023025                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30987403                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4792258                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34814017                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       213731                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8541976                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5025040                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          315                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195825162                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8541976                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33230235                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         941006                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       772696                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32741331                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3122138                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188869001                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1301050                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       953815                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    265276977                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    881086621                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    881086621                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163857868                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101419087                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33589                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16134                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8684152                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17459368                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8919823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111864                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2983578                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178003185                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141743786                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       280194                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60273680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    184316507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     79349386                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786325                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897921                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27029652     34.06%     34.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17321125     21.83%     55.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11389036     14.35%     70.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7491535      9.44%     79.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7913835      9.97%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3794408      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3025983      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       683790      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       700022      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     79349386                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         882869     72.51%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167469     13.75%     86.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167243     13.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118564208     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1903843      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16133      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13709496      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7550106      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141743786                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.756690                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1217581                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364334732                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238309444                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138488193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142961367                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       440973                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6777630                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1931                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2153073                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8541976                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         479965                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84718                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178035460                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       352319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17459368                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8919823                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16134                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66504                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1241723                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1101174                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2342897                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139855013                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13078339                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1888772                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20448716                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19828956                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7370377                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.733282                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138531496                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138488193                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88244406                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253279773                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.716342                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348407                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95430863                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117503178                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60532736                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2008539                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70807410                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659476                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150843                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26707191     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19909141     28.12%     65.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8275346     11.69%     77.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4127334      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4112130      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1660150      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1662375      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       892121      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3461622      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70807410                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95430863                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117503178                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17448488                       # Number of memory references committed
system.switch_cpus2.commit.loads             10681738                       # Number of loads committed
system.switch_cpus2.commit.membars              16134                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16960404                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105861217                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2423532                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3461622                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           245381702                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364619397                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1338591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95430863                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117503178                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95430863                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845512                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845512                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.182715                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.182715                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628240007                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192401115                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      179894887                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32268                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                80687977                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        30264737                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     24696429                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2019267                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12743513                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11947184                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3130134                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88694                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31357474                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             164460796                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           30264737                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15077318                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35661178                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10530854                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4900282                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         15264988                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       776765                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     80413730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.528919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.335493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        44752552     55.65%     55.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2912048      3.62%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4396454      5.47%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3037228      3.78%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2132817      2.65%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2085102      2.59%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1252413      1.56%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2689009      3.34%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17156107     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     80413730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.375084                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.038232                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32249138                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5121168                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34049900                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       499159                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8494352                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5095891                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          558                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     196956409                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2444                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8494352                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34048701                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         472608                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2048261                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32712783                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2637014                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     191093893                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1104791                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       895984                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    267918604                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    889500132                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    889500132                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    165120519                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       102798054                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34470                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16443                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7839325                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17551300                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8975932                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       112791                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2769208                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         178145551                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        32823                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        142360306                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       283472                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59328196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181502506                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     80413730                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.770348                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.917018                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28889357     35.93%     35.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16014816     19.92%     55.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11631446     14.46%     70.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7692932      9.57%     79.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7749186      9.64%     89.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3745011      4.66%     94.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3310022      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       625809      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       755151      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     80413730                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         774479     71.08%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            10      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        154149     14.15%     85.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       161008     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119058715     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1802170      1.27%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16382      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14004496      9.84%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7478543      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     142360306                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.764331                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1089646                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007654                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    366507455                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    237507020                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138425296                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143449952                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       446041                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6806204                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         5889                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          454                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2148905                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8494352                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         244089                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        46932                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    178178376                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       622382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17551300                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8975932                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16441                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         39923                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          454                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1228681                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1100393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2329074                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139747292                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13090746                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2613009                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20388263                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19862406                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7297517                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.731947                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138485447                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138425296                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         89686080                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        254718184                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.715563                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352099                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96032320                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118370055                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     59808579                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32764                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2035284                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     71919378                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.645872                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174924                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27643731     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20524421     28.54%     66.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7758404     10.79%     77.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4349271      6.05%     83.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3676830      5.11%     88.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1645894      2.29%     91.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1573336      2.19%     93.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1075721      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3671770      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     71919378                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96032320                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118370055                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17572123                       # Number of memory references committed
system.switch_cpus3.commit.loads             10745096                       # Number of loads committed
system.switch_cpus3.commit.membars              16382                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17168146                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        106564051                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2445828                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3671770                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           246426242                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          364857089                       # The number of ROB writes
system.switch_cpus3.timesIdled                  16272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 274247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96032320                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118370055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96032320                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.840217                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.840217                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.190169                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.190169                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       627681918                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      192478575                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      181075844                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32764                       # number of misc regfile writes
system.l20.replacements                         12356                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252424                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28740                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.783020                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          829.076637                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.206978                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6028.507708                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9512.208677                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050603                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000867                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367951                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.580579                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37328                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37328                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11512                       # number of Writeback hits
system.l20.Writeback_hits::total                11512                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37328                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37328                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37328                       # number of overall hits
system.l20.overall_hits::total                  37328                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12340                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12356                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12340                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12356                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12340                       # number of overall misses
system.l20.overall_misses::total                12356                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2848708                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1969229321                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1972078029                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2848708                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1969229321                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1972078029                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2848708                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1969229321                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1972078029                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49668                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49684                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11512                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11512                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49668                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49684                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49668                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49684                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248450                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248692                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248450                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248692                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248450                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248692                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 178044.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159580.982253                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159604.890660                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 178044.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159580.982253                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159604.890660                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 178044.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159580.982253                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159604.890660                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2010                       # number of writebacks
system.l20.writebacks::total                     2010                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12340                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12356                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12340                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12356                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12340                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12356                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2667405                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1828372805                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1831040210                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2667405                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1828372805                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1831040210                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2667405                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1828372805                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1831040210                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248450                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248692                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248450                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248692                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248450                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248692                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166712.812500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148166.353728                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148190.369861                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 166712.812500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148166.353728                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148190.369861                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 166712.812500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148166.353728                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148190.369861                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14195                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          866293                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30579                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.329671                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          816.881269                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.170095                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3984.531358                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11572.417279                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049858                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000621                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.243196                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.706324                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        51397                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51397                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19453                       # number of Writeback hits
system.l21.Writeback_hits::total                19453                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        51397                       # number of demand (read+write) hits
system.l21.demand_hits::total                   51397                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        51397                       # number of overall hits
system.l21.overall_hits::total                  51397                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14182                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14195                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14182                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14195                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14182                       # number of overall misses
system.l21.overall_misses::total                14195                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2674594                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2472675276                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2475349870                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2674594                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2472675276                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2475349870                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2674594                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2472675276                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2475349870                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65579                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65592                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19453                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19453                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65579                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65592                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65579                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65592                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.216258                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.216414                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.216258                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.216414                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.216258                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.216414                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       205738                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 174353.072627                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 174381.815428                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       205738                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 174353.072627                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 174381.815428                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       205738                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 174353.072627                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 174381.815428                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2737                       # number of writebacks
system.l21.writebacks::total                     2737                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14182                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14195                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14182                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14195                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14182                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14195                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2524982                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2308988566                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2311513548                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2524982                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2308988566                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2311513548                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2524982                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2308988566                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2311513548                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.216258                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.216414                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.216258                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.216414                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.216258                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.216414                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 194229.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 162811.208997                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 162839.982247                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 194229.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 162811.208997                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 162839.982247                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 194229.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 162811.208997                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 162839.982247                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2939                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          458915                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19323                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.749677                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1023.761937                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.995837                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1437.013351                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13909.228875                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.062485                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000854                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.087708                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.848952                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        34172                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34172                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10184                       # number of Writeback hits
system.l22.Writeback_hits::total                10184                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        34172                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34172                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        34172                       # number of overall hits
system.l22.overall_hits::total                  34172                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2925                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2939                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2925                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2939                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2925                       # number of overall misses
system.l22.overall_misses::total                 2939                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2146323                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    491180699                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      493327022                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2146323                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    491180699                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       493327022                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2146323                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    491180699                       # number of overall miss cycles
system.l22.overall_miss_latency::total      493327022                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        37097                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              37111                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10184                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10184                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        37097                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               37111                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        37097                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              37111                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.078847                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.079195                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.078847                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.079195                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.078847                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.079195                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 153308.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 167925.025299                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 167855.400476                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 153308.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 167925.025299                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 167855.400476                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 153308.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 167925.025299                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 167855.400476                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2396                       # number of writebacks
system.l22.writebacks::total                     2396                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2925                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2939                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2925                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2939                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2925                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2939                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1987703                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    457778593                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    459766296                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1987703                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    457778593                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    459766296                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1987703                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    457778593                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    459766296                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.078847                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.079195                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.078847                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.079195                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.078847                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.079195                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 141978.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 156505.501880                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 156436.303505                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 141978.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 156505.501880                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 156436.303505                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 141978.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 156505.501880                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 156436.303505                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2766                       # number of replacements
system.l23.tagsinuse                     16383.891154                       # Cycle average of tags in use
system.l23.total_refs                          386998                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19150                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.208773                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1290.022982                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    18.141306                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1323.041944                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             9.754926                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13742.929996                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.078737                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001107                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.080752                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000595                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.838802                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        29141                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29141                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9570                       # number of Writeback hits
system.l23.Writeback_hits::total                 9570                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.data        29142                       # number of demand (read+write) hits
system.l23.demand_hits::total                   29142                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        29142                       # number of overall hits
system.l23.overall_hits::total                  29142                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2727                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2748                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           18                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2745                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2766                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2745                       # number of overall misses
system.l23.overall_misses::total                 2766                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3759288                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    447464663                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      451223951                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      3033576                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      3033576                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3759288                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    450498239                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       454257527                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3759288                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    450498239                       # number of overall miss cycles
system.l23.overall_miss_latency::total      454257527                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           21                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        31868                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              31889                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9570                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9570                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           19                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           21                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        31887                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               31908                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           21                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        31887                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              31908                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.085572                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.086174                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.947368                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.947368                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.086085                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.086687                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.086085                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.086687                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 179013.714286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 164086.785112                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 164200.855531                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       168532                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       168532                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 179013.714286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 164115.934062                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 164229.040853                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 179013.714286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 164115.934062                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 164229.040853                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2040                       # number of writebacks
system.l23.writebacks::total                     2040                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2727                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2748                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           18                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2745                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2766                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2745                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2766                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3520343                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    416372695                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    419893038                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      2826954                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      2826954                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3520343                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    419199649                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    422719992                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3520343                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    419199649                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    422719992                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.085572                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.086174                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.947368                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.086085                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.086687                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.086085                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.086687                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 167635.380952                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 152685.256692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 152799.504367                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       157053                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       157053                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 167635.380952                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 152713.897632                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 152827.184382                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 167635.380952                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 152713.897632                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 152827.184382                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.985459                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016564914                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872126.913444                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.985459                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025618                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16532800                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16532800                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16532800                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16532800                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16532800                       # number of overall hits
system.cpu0.icache.overall_hits::total       16532800                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4097920                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4097920                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4097920                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4097920                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4097920                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4097920                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16532820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16532820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16532820                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16532820                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16532820                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16532820                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       204896                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       204896                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       204896                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       204896                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       204896                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       204896                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2864985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2864985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2864985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2864985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2864985                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2864985                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179061.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179061.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179061.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179061.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179061.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179061.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49668                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457332                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49924                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4936.650349                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.300795                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.699205                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825394                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174606                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20674567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20674567                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25008059                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25008059                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25008059                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25008059                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       152244                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152244                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152244                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152244                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152244                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152244                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13553008395                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13553008395                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13553008395                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13553008395                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13553008395                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13553008395                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20826811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20826811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25160303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25160303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25160303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25160303                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007310                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007310                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006051                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006051                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006051                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006051                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 89021.625778                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89021.625778                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 89021.625778                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89021.625778                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 89021.625778                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89021.625778                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11512                       # number of writebacks
system.cpu0.dcache.writebacks::total            11512                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102576                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102576                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102576                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102576                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102576                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102576                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49668                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49668                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49668                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49668                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49668                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49668                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2238158655                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2238158655                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2238158655                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2238158655                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2238158655                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2238158655                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001974                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45062.387352                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45062.387352                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 45062.387352                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45062.387352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 45062.387352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45062.387352                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996621                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100784242                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219323.068548                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996621                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13810828                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13810828                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13810828                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13810828                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13810828                       # number of overall hits
system.cpu1.icache.overall_hits::total       13810828                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3757335                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3757335                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3757335                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3757335                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3757335                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3757335                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13810849                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13810849                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13810849                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13810849                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13810849                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13810849                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178920.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178920.714286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178920.714286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178920.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178920.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178920.714286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2687594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2687594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2687594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2687594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2687594                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2687594                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       206738                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       206738                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       206738                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       206738                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       206738                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       206738                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65579                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192123879                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65835                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2918.263522                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.106773                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.893227                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898855                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101145                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9564127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9564127                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6323510                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6323510                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20606                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20606                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14952                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14952                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15887637                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15887637                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15887637                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15887637                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142681                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142681                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142681                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142681                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142681                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142681                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8852344382                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8852344382                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8852344382                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8852344382                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8852344382                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8852344382                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9706808                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9706808                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6323510                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6323510                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14952                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14952                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16030318                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16030318                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16030318                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16030318                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014699                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014699                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008901                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008901                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008901                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008901                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 62042.909582                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62042.909582                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 62042.909582                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62042.909582                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 62042.909582                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62042.909582                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19453                       # number of writebacks
system.cpu1.dcache.writebacks::total            19453                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        77102                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        77102                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77102                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77102                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77102                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77102                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65579                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65579                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65579                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65579                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65579                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65579                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2875493142                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2875493142                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2875493142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2875493142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2875493142                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2875493142                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006756                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006756                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004091                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004091                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004091                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004091                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 43847.773556                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43847.773556                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 43847.773556                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43847.773556                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 43847.773556                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43847.773556                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995831                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099307177                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374313.557235                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995831                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14667493                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14667493                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14667493                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14667493                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14667493                       # number of overall hits
system.cpu2.icache.overall_hits::total       14667493                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2716883                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2716883                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2716883                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2716883                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2716883                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2716883                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14667509                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14667509                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14667509                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14667509                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14667509                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14667509                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 169805.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 169805.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 169805.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 169805.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 169805.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 169805.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2173993                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2173993                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2173993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2173993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2173993                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2173993                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155285.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155285.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 37097                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181304796                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37353                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4853.821540                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.462518                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.537482                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908057                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091943                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9981085                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9981085                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6735001                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6735001                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16134                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16134                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16134                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16134                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16716086                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16716086                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16716086                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16716086                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95887                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95887                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95887                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95887                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95887                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95887                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4271679106                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4271679106                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4271679106                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4271679106                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4271679106                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4271679106                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10076972                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10076972                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6735001                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6735001                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16134                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16134                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16811973                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16811973                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16811973                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16811973                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009515                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009515                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005703                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005703                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005703                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005703                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 44549.095352                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44549.095352                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 44549.095352                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44549.095352                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 44549.095352                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44549.095352                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10184                       # number of writebacks
system.cpu2.dcache.writebacks::total            10184                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58790                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58790                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58790                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58790                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58790                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58790                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        37097                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        37097                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37097                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37097                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37097                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37097                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    718733314                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    718733314                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    718733314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    718733314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    718733314                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    718733314                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19374.432272                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19374.432272                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19374.432272                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19374.432272                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19374.432272                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19374.432272                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               464.141299                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1103206250                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2362326.017131                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    18.141299                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.029073                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.743816                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15264963                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15264963                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15264963                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15264963                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15264963                       # number of overall hits
system.cpu3.icache.overall_hits::total       15264963                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           25                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           25                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           25                       # number of overall misses
system.cpu3.icache.overall_misses::total           25                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4564576                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4564576                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4564576                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4564576                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4564576                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4564576                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15264988                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15264988                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15264988                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15264988                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15264988                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15264988                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 182583.040000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 182583.040000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 182583.040000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 182583.040000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 182583.040000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 182583.040000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3783689                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3783689                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3783689                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3783689                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3783689                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3783689                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 180175.666667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 180175.666667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 180175.666667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 180175.666667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 180175.666667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 180175.666667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 31887                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               176383030                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 32143                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5487.447656                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   230.949630                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    25.050370                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902147                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097853                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9970717                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9970717                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6793844                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6793844                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16418                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16418                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16382                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16382                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16764561                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16764561                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16764561                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16764561                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        64222                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        64222                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          149                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        64371                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         64371                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        64371                       # number of overall misses
system.cpu3.dcache.overall_misses::total        64371                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2154833873                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2154833873                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     27249892                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     27249892                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2182083765                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2182083765                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2182083765                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2182083765                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10034939                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10034939                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6793993                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6793993                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16828932                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16828932                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16828932                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16828932                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006400                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006400                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003825                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003825                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003825                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003825                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 33552.892669                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33552.892669                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 182885.181208                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 182885.181208                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33898.553153                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33898.553153                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33898.553153                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33898.553153                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       256581                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       256581                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9570                       # number of writebacks
system.cpu3.dcache.writebacks::total             9570                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        32354                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        32354                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          130                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        32484                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        32484                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        32484                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        32484                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        31868                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        31868                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        31887                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        31887                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        31887                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        31887                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    679141956                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    679141956                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      3064576                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      3064576                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    682206532                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    682206532                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    682206532                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    682206532                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001895                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001895                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21311.094389                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21311.094389                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 161293.473684                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 161293.473684                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21394.503465                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21394.503465                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21394.503465                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21394.503465                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
