// Seed: 1979532415
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_2(
      id_4, id_1, id_4, id_3
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3;
  module_0(
      id_3, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_5;
  always id_5 = id_5 & ~id_1;
  assign id_4 = 1;
endmodule
