<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>Interview Strategy - Kyung Wook Park</title>
    <style>
        body { font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif; line-height: 1.6; color: #333; max-width: 900px; margin: auto; padding: 20px; }
        h1 { color: #008577; border-bottom: 2px solid #008577; padding-bottom: 10px; }
        h2 { color: #005a50; background: #f4f4f4; padding: 10px; border-left: 5px solid #008577; }
        .highlight { font-weight: bold; color: #d9534f; }
        .experience-box { background: #e7f3f2; padding: 15px; border-radius: 8px; margin-bottom: 20px; }
        table { width: 100%; border-collapse: collapse; margin: 20px 0; }
        th, td { border: 1px solid #ccc; padding: 12px; text-align: left; }
        th { background-color: #008577; color: white; }
        .trl-tag { display: inline-block; background: #5bc0de; color: white; padding: 2px 8px; border-radius: 4px; font-size: 0.9em; margin-right: 5px; }
    </style>
</head>
<body>

    <h1>Strategic Guide: Concept Engineer TVS</h1>
    <p><strong>Target Manager:</strong> You DT (Expert in Device Physics & Reliability)</p>

    <h2>1. The "Golden Triangle" Experience</h2>
    <div class="experience-box">
        <p>Your unique value proposition is the integration of three distinct pillars that DT highly values:</p>
        <ul>
            <li><strong>Design Foundation (SK Hynix):</strong> Deep understanding of Snapback, Holding Voltage, and ESD/Latch-up at the transistor level and around I /O pads</li>
            <li><strong>Verification Methodology (Siemens EDA):</strong> Expert-level knowledge of <strong>Calibre PERC & YieldAnalyzer</strong> to define sign-off standards.</li>
            <li><strong>Manufacturing Mastery (Robert Bosch):</strong> Hands-on experience in <strong>Design-to-Mask (TRL 7+)</strong> for 300mm automotive fabs.</li>
        </ul>
    </div>

    <h2>2. TRL Execution Roadmap (Concept to Production)</h2>
    <table>
        <thead>
            <tr>
                <th>TRL Stage</th>
                <th>Phase</th>
                <th>Your Strategic Contribution</th>
            </tr>
        </thead>
        <tbody>
            <tr>
                <td><span class="trl-tag">TRL 3-4</span></td>
                <td>Concept & Lab</td>
                <td><strong>HSPICE/TCAD Correlation:</strong> Aligning simulation models with TLP measurement data to ensure first-silicon success.</td>
            </tr>
            <tr>
                <td><span class="trl-tag">TRL 5-6</span></td>
                <td>Validation</td>
                <td><strong>Calibre PERC Leadership:</strong> Implementing automated ESD/Latch-up path checking to prevent late-stage design failures.</td>
            </tr>
            <tr>
                <td><span class="trl-tag">TRL 7+</span></td>
                <td>Mass Production</td>
                <td><strong>Advanced DFM & Yield:</strong> Using <strong>CAA (Critical Area Analysis)</strong> and SmartFILL to ensure high yield in 300mm Fabs.</td>
            </tr>
        </tbody>
    </table>

    <h2>3. Deep Dive: Siemens EDA (Mentor) as Your "Core Weapon"</h2>
    <p><em>Strategy: Position yourself as a <strong>"Trusted Advisor"</strong> who defined the standards DT uses today.</em></p>
    <ul>
        <li><strong>Calibre PERC P2P/CD Analysis:</strong> "I didn't just run tools; I developed methodologies to analyze dynamic resistance ($R_{dyn}$) in high-current TVS paths".</li>
        <li><strong>YieldAnalyzer (CAA):</strong> "I utilized Critical Area Analysis to predict random defect sensitivity, ensuring TRL 7+ ramp-up without unexpected failures".</li>
        <li><strong>YieldEnhancer (SmartFILL):</strong> "I optimized CMP thickness uniformity through model-based fill, crucial for maintaining consistent TVS clamping voltages across the wafer".</li>
    </ul>

    <h2>4. Strategic Reverse Questions for DT</h2>
    <div class="experience-box">
        <ul>
            <li>"Given your background in <strong>ESD TVS (Technology Readiness Level)</strong>, how do you see the role of <strong>automated reliability verification (like PERC)</strong> evolving in the early TRL stages of TVS development?"</li>
            <li>"For TVS derivative products, what is the biggest challenge you face in <strong>correlating lab TLP data with high-volume production yield</strong>?"</li>
            <li>"What does 'success' look like for this role in terms of accelerating the transition from <strong>TRL 4 (Lab) to TRL 7 (Mass Production)</strong>?"</li>
        </ul>
    </div>

    <hr>
    <p style="text-align: center; color: #777;"><em>Generated for INTV Preparation, 2026</em></p>

</body>
</html>
