#include "instruction.h"


const Instruction _INSTRUCTION_MAP[0x100] = {
  [0x00] = {OP_NOOP, PARA_NONE, PARA_NONE, COND_NONE, 4, 0x00},
  [0x01] = {OP_LD, PARA_REG_BC, PARA_IMM_16, COND_NONE, 12, 0x01},
  [0x02] = {OP_LD, PARA_MEM_REG_BC, PARA_REG_A, COND_NONE, 8, 0x02},
  [0x03] = {OP_INC, PARA_REG_BC, PARA_NONE, COND_NONE, 8, 0x03},
  [0x04] = {OP_INC, PARA_REG_B, PARA_NONE, COND_NONE, 4, 0x04},
  [0x05] = {OP_DEC, PARA_REG_B, PARA_NONE, COND_NONE, 4, 0x05},
  [0x06] = {OP_LD, PARA_REG_B, PARA_IMM_8, COND_NONE, 8, 0x06},
  [0x07] = {OP_RLCA, PARA_NONE, PARA_NONE, COND_NONE, 4, 0x07},
  [0x08] = {OP_LD, PARA_ADDR, PARA_SP, COND_NONE, 20, 0x08},
  [0x09] = {OP_ADD, PARA_REG_HL, PARA_REG_BC, COND_NONE, 8, 0x09},
  [0x0A] = {OP_LD, PARA_REG_A, PARA_MEM_REG_BC, COND_NONE, 8, 0x0A},
  [0x0B] = {OP_DEC, PARA_REG_BC, PARA_NONE, COND_NONE, 8, 0x0B},
  [0x0C] = {OP_INC, PARA_REG_C, PARA_NONE, COND_NONE, 4, 0x0C},
  [0x0D] = {OP_DEC, PARA_REG_C, PARA_NONE, COND_NONE, 4, 0x0D},
  [0x0E] = {OP_LD, PARA_REG_C, PARA_IMM_8, COND_NONE, 8, 0x0E},
  [0x0F] = {OP_RRCA, PARA_NONE, PARA_NONE, COND_NONE, 4, 0x0F},
  [0x10] = {OP_STOP, PARA_IMM_8, PARA_NONE, COND_NONE, 4, 0x10},
  [0x11] = {OP_LD, PARA_REG_DE, PARA_IMM_16, COND_NONE, 12, 0x11},
  [0x12] = {OP_LD, PARA_MEM_REG_DE, PARA_REG_A, COND_NONE, 8, 0x12},
  [0x13] = {OP_INC, PARA_REG_DE, PARA_NONE, COND_NONE, 8, 0x13},
  [0x14] = {OP_INC, PARA_REG_D, PARA_NONE, COND_NONE, 4, 0x14},
  [0x15] = {OP_DEC, PARA_REG_D, PARA_NONE, COND_NONE, 4, 0x15},
  [0x16] = {OP_LD, PARA_REG_D, PARA_IMM_8, COND_NONE, 8, 0x16},
  [0x17] = {OP_RLA, PARA_NONE, PARA_NONE, COND_NONE, 4, 0x17},
  [0x18] = {OP_JMPR, PARA_IMM_8, PARA_NONE, COND_NONE, 12, 0x18},
  [0x19] = {OP_ADD, PARA_REG_HL, PARA_REG_DE, COND_NONE, 8, 0x19},
  [0x1A] = {OP_LD, PARA_REG_A, PARA_MEM_REG_DE, COND_NONE, 8, 0x1A},
  [0x1B] = {OP_DEC, PARA_REG_DE, PARA_NONE, COND_NONE, 8, 0x1B},
  [0x1C] = {OP_INC, PARA_REG_E, PARA_NONE, COND_NONE, 4, 0x1C},
  [0x1D] = {OP_DEC, PARA_REG_E, PARA_NONE, COND_NONE, 4, 0x1D},
  [0x1E] = {OP_LD, PARA_REG_E, PARA_IMM_8, COND_NONE, 8, 0x1E},
  [0x1F] = {OP_RRA, PARA_NONE, PARA_NONE, COND_NONE, 4, 0x1F},
  [0x20] = {OP_JMPR, PARA_IMM_8, PARA_NONE, COND_NZ, 8, 0x20},
  [0x21] = {OP_LD, PARA_REG_HL, PARA_IMM_16, COND_NONE, 12, 0x21},
  [0x22] = {OP_LD, PARA_MEM_REG_HL_INC, PARA_REG_A, COND_NONE, 8, 0x22},
  [0x23] = {OP_INC, PARA_REG_HL, PARA_NONE, COND_NONE, 8, 0x23},
  [0x24] = {OP_INC, PARA_REG_H, PARA_NONE, COND_NONE, 4, 0x24},
  [0x25] = {OP_DEC, PARA_REG_H, PARA_NONE, COND_NONE, 4, 0x25},
  [0x26] = {OP_LD, PARA_REG_H, PARA_IMM_8, COND_NONE, 8, 0x26},
  [0x27] = {OP_DAA, PARA_NONE, PARA_NONE, COND_NONE, 4, 0x27},
  [0x28] = {OP_JMPR, PARA_IMM_8, PARA_NONE, COND_Z, 8, 0x28},
  [0x29] = {OP_ADD, PARA_REG_HL, PARA_REG_HL, COND_NONE, 8, 0x29},
  [0x2A] = {OP_LD, PARA_REG_A, PARA_MEM_REG_HL_INC, COND_NONE, 8, 0x2A},
  [0x2B] = {OP_DEC, PARA_REG_HL, PARA_NONE, COND_NONE, 8, 0x2B},
  [0x2C] = {OP_INC, PARA_REG_L, PARA_NONE, COND_NONE, 4, 0x2C},
  [0x2D] = {OP_DEC, PARA_REG_L, PARA_NONE, COND_NONE, 4, 0x2D},
  [0x2E] = {OP_LD, PARA_REG_L, PARA_IMM_8, COND_NONE, 8, 0x2E},
  [0x2F] = {OP_CPL, PARA_NONE, PARA_NONE, COND_NONE, 4, 0x2F},
  [0x30] = {OP_JMPR, PARA_IMM_8, PARA_NONE, COND_NC, 8, 0x30},
  [0x31] = {OP_LD, PARA_SP, PARA_IMM_16, COND_NONE, 12, 0x31},
  [0x32] = {OP_LD, PARA_MEM_REG_HL_DEC, PARA_REG_A, COND_NONE, 8, 0x32},
  [0x33] = {OP_INC, PARA_SP, PARA_NONE, COND_NONE, 8, 0x33},
  [0x34] = {OP_INC, PARA_MEM_REG_HL, PARA_NONE, COND_NONE, 12, 0x34},
  [0x35] = {OP_DEC, PARA_MEM_REG_HL, PARA_NONE, COND_NONE, 12, 0x35},
  [0x36] = {OP_LD, PARA_MEM_REG_HL, PARA_IMM_8, COND_NONE, 12, 0x36},
  [0x37] = {OP_SCF, PARA_NONE, PARA_NONE, COND_NONE, 4, 0x37},
  [0x38] = {OP_JMPR, PARA_IMM_8, PARA_NONE, COND_C, 8, 0x38},
  [0x39] = {OP_ADD, PARA_REG_HL, PARA_SP, COND_NONE, 8, 0x39},
  [0x3A] = {OP_LD, PARA_REG_A, PARA_MEM_REG_HL_DEC, COND_NONE, 8, 0x3A},
  [0x3B] = {OP_DEC, PARA_SP, PARA_NONE, COND_NONE, 8, 0x3B},
  [0x3C] = {OP_INC, PARA_REG_A, PARA_NONE, COND_NONE, 4, 0x3C},
  [0x3D] = {OP_DEC, PARA_REG_A, PARA_NONE, COND_NONE, 4, 0x3D},
  [0x3E] = {OP_LD, PARA_REG_A, PARA_IMM_8, COND_NONE, 8, 0x3E},
  [0x3F] = {OP_CCF, PARA_NONE, PARA_NONE, COND_NONE, 4, 0x3F},
  [0x40] = {OP_LD, PARA_REG_B, PARA_REG_B, COND_NONE, 4, 0x40},
  [0x41] = {OP_LD, PARA_REG_B, PARA_REG_C, COND_NONE, 4, 0x41},
  [0x42] = {OP_LD, PARA_REG_B, PARA_REG_D, COND_NONE, 4, 0x42},
  [0x43] = {OP_LD, PARA_REG_B, PARA_REG_E, COND_NONE, 4, 0x43},
  [0x44] = {OP_LD, PARA_REG_B, PARA_REG_H, COND_NONE, 4, 0x44},
  [0x45] = {OP_LD, PARA_REG_B, PARA_REG_L, COND_NONE, 4, 0x45},
  [0x46] = {OP_LD, PARA_REG_B, PARA_MEM_REG_HL, COND_NONE, 8, 0x46},
  [0x47] = {OP_LD, PARA_REG_B, PARA_REG_A, COND_NONE, 4, 0x47},
  [0x48] = {OP_LD, PARA_REG_C, PARA_REG_B, COND_NONE, 4, 0x48},
  [0x49] = {OP_LD, PARA_REG_C, PARA_REG_C, COND_NONE, 4, 0x49},
  [0x4A] = {OP_LD, PARA_REG_C, PARA_REG_D, COND_NONE, 4, 0x4A},
  [0x4B] = {OP_LD, PARA_REG_C, PARA_REG_E, COND_NONE, 4, 0x4B},
  [0x4C] = {OP_LD, PARA_REG_C, PARA_REG_H, COND_NONE, 4, 0x4C},
  [0x4D] = {OP_LD, PARA_REG_C, PARA_REG_L, COND_NONE, 4, 0x4D},
  [0x4E] = {OP_LD, PARA_REG_C, PARA_MEM_REG_HL, COND_NONE, 8, 0x4E},
  [0x4F] = {OP_LD, PARA_REG_C, PARA_REG_A, COND_NONE, 4, 0x4F},
  [0x50] = {OP_LD, PARA_REG_D, PARA_REG_B, COND_NONE, 4, 0x50},
  [0x51] = {OP_LD, PARA_REG_D, PARA_REG_C, COND_NONE, 4, 0x51},
  [0x52] = {OP_LD, PARA_REG_D, PARA_REG_D, COND_NONE, 4, 0x52},
  [0x53] = {OP_LD, PARA_REG_D, PARA_REG_E, COND_NONE, 4, 0x53},
  [0x54] = {OP_LD, PARA_REG_D, PARA_REG_H, COND_NONE, 4, 0x54},
  [0x55] = {OP_LD, PARA_REG_D, PARA_REG_L, COND_NONE, 4, 0x55},
  [0x56] = {OP_LD, PARA_REG_D, PARA_MEM_REG_HL, COND_NONE, 8, 0x56},
  [0x57] = {OP_LD, PARA_REG_D, PARA_REG_A, COND_NONE, 4, 0x57},
  [0x58] = {OP_LD, PARA_REG_E, PARA_REG_B, COND_NONE, 4, 0x58},
  [0x59] = {OP_LD, PARA_REG_E, PARA_REG_C, COND_NONE, 4, 0x59},
  [0x5A] = {OP_LD, PARA_REG_E, PARA_REG_D, COND_NONE, 4, 0x5A},
  [0x5B] = {OP_LD, PARA_REG_E, PARA_REG_E, COND_NONE, 4, 0x5B},
  [0x5C] = {OP_LD, PARA_REG_E, PARA_REG_H, COND_NONE, 4, 0x5C},
  [0x5D] = {OP_LD, PARA_REG_E, PARA_REG_L, COND_NONE, 4, 0x5D},
  [0x5E] = {OP_LD, PARA_REG_E, PARA_MEM_REG_HL, COND_NONE, 8, 0x5E},
  [0x5F] = {OP_LD, PARA_REG_E, PARA_REG_A, COND_NONE, 4, 0x5F},
  [0x60] = {OP_LD, PARA_REG_H, PARA_REG_B, COND_NONE, 4, 0x60},
  [0x61] = {OP_LD, PARA_REG_H, PARA_REG_C, COND_NONE, 4, 0x61},
  [0x62] = {OP_LD, PARA_REG_H, PARA_REG_D, COND_NONE, 4, 0x62},
  [0x63] = {OP_LD, PARA_REG_H, PARA_REG_E, COND_NONE, 4, 0x63},
  [0x64] = {OP_LD, PARA_REG_H, PARA_REG_H, COND_NONE, 4, 0x64},
  [0x65] = {OP_LD, PARA_REG_H, PARA_REG_L, COND_NONE, 4, 0x65},
  [0x66] = {OP_LD, PARA_REG_H, PARA_MEM_REG_HL, COND_NONE, 8, 0x66},
  [0x67] = {OP_LD, PARA_REG_H, PARA_REG_A, COND_NONE, 4, 0x67},
  [0x68] = {OP_LD, PARA_REG_L, PARA_REG_B, COND_NONE, 4, 0x68},
  [0x69] = {OP_LD, PARA_REG_L, PARA_REG_C, COND_NONE, 4, 0x69},
  [0x6A] = {OP_LD, PARA_REG_L, PARA_REG_D, COND_NONE, 4, 0x6A},
  [0x6B] = {OP_LD, PARA_REG_L, PARA_REG_E, COND_NONE, 4, 0x6B},
  [0x6C] = {OP_LD, PARA_REG_L, PARA_REG_H, COND_NONE, 4, 0x6C},
  [0x6D] = {OP_LD, PARA_REG_L, PARA_REG_L, COND_NONE, 4, 0x6D},
  [0x6E] = {OP_LD, PARA_REG_L, PARA_MEM_REG_HL, COND_NONE, 8, 0x6E},
  [0x6F] = {OP_LD, PARA_REG_L, PARA_REG_A, COND_NONE, 4, 0x6F},
  [0x70] = {OP_LD, PARA_MEM_REG_HL, PARA_REG_B, COND_NONE, 8, 0x70},
  [0x71] = {OP_LD, PARA_MEM_REG_HL, PARA_REG_C, COND_NONE, 8, 0x71},
  [0x72] = {OP_LD, PARA_MEM_REG_HL, PARA_REG_D, COND_NONE, 8, 0x72},
  [0x73] = {OP_LD, PARA_MEM_REG_HL, PARA_REG_E, COND_NONE, 8, 0x73},
  [0x74] = {OP_LD, PARA_MEM_REG_HL, PARA_REG_H, COND_NONE, 8, 0x74},
  [0x75] = {OP_LD, PARA_MEM_REG_HL, PARA_REG_L, COND_NONE, 8, 0x75},
  [0x76] = {OP_HALT, PARA_NONE, PARA_NONE, COND_NONE, 4, 0x76},
  [0x77] = {OP_LD, PARA_MEM_REG_HL, PARA_REG_A, COND_NONE, 8, 0x77},
  [0x78] = {OP_LD, PARA_REG_A, PARA_REG_B, COND_NONE, 4, 0x78},
  [0x79] = {OP_LD, PARA_REG_A, PARA_REG_C, COND_NONE, 4, 0x79},
  [0x7A] = {OP_LD, PARA_REG_A, PARA_REG_D, COND_NONE, 4, 0x7A},
  [0x7B] = {OP_LD, PARA_REG_A, PARA_REG_E, COND_NONE, 4, 0x7B},
  [0x7C] = {OP_LD, PARA_REG_A, PARA_REG_H, COND_NONE, 4, 0x7C},
  [0x7D] = {OP_LD, PARA_REG_A, PARA_REG_L, COND_NONE, 4, 0x7D},
  [0x7E] = {OP_LD, PARA_REG_A, PARA_MEM_REG_HL, COND_NONE, 8, 0x7E},
  [0x7F] = {OP_LD, PARA_REG_A, PARA_REG_A, COND_NONE, 4, 0x7F},
  [0x80] = {OP_ADD, PARA_REG_A, PARA_REG_B, COND_NONE, 4, 0x80},
  [0x81] = {OP_ADD, PARA_REG_A, PARA_REG_C, COND_NONE, 4, 0x81},
  [0x82] = {OP_ADD, PARA_REG_A, PARA_REG_D, COND_NONE, 4, 0x82},
  [0x83] = {OP_ADD, PARA_REG_A, PARA_REG_E, COND_NONE, 4, 0x83},
  [0x84] = {OP_ADD, PARA_REG_A, PARA_REG_H, COND_NONE, 4, 0x84},
  [0x85] = {OP_ADD, PARA_REG_A, PARA_REG_L, COND_NONE, 4, 0x85},
  [0x86] = {OP_ADD, PARA_REG_A, PARA_MEM_REG_HL, COND_NONE, 8, 0x86},
  [0x87] = {OP_ADD, PARA_REG_A, PARA_REG_A, COND_NONE, 4, 0x87},
  [0x88] = {OP_ADDC, PARA_REG_A, PARA_REG_B, COND_NONE, 4, 0x88},
  [0x89] = {OP_ADDC, PARA_REG_A, PARA_REG_C, COND_NONE, 4, 0x89},
  [0x8A] = {OP_ADDC, PARA_REG_A, PARA_REG_D, COND_NONE, 4, 0x8A},
  [0x8B] = {OP_ADDC, PARA_REG_A, PARA_REG_E, COND_NONE, 4, 0x8B},
  [0x8C] = {OP_ADDC, PARA_REG_A, PARA_REG_H, COND_NONE, 4, 0x8C},
  [0x8D] = {OP_ADDC, PARA_REG_A, PARA_REG_L, COND_NONE, 4, 0x8D},
  [0x8E] = {OP_ADDC, PARA_REG_A, PARA_MEM_REG_HL, COND_NONE, 8, 0x8E},
  [0x8F] = {OP_ADDC, PARA_REG_A, PARA_REG_A, COND_NONE, 4, 0x8F},
  [0x90] = {OP_SUB, PARA_REG_A, PARA_REG_B, COND_NONE, 4, 0x90},
  [0x91] = {OP_SUB, PARA_REG_A, PARA_REG_C, COND_NONE, 4, 0x91},
  [0x92] = {OP_SUB, PARA_REG_A, PARA_REG_D, COND_NONE, 4, 0x92},
  [0x93] = {OP_SUB, PARA_REG_A, PARA_REG_E, COND_NONE, 4, 0x93},
  [0x94] = {OP_SUB, PARA_REG_A, PARA_REG_H, COND_NONE, 4, 0x94},
  [0x95] = {OP_SUB, PARA_REG_A, PARA_REG_L, COND_NONE, 4, 0x95},
  [0x96] = {OP_SUB, PARA_REG_A, PARA_MEM_REG_HL, COND_NONE, 8, 0x96},
  [0x97] = {OP_SUB, PARA_REG_A, PARA_REG_A, COND_NONE, 4, 0x97},
  [0x98] = {OP_SUBC, PARA_REG_A, PARA_REG_B, COND_NONE, 4, 0x98},
  [0x99] = {OP_SUBC, PARA_REG_A, PARA_REG_C, COND_NONE, 4, 0x99},
  [0x9A] = {OP_SUBC, PARA_REG_A, PARA_REG_D, COND_NONE, 4, 0x9A},
  [0x9B] = {OP_SUBC, PARA_REG_A, PARA_REG_E, COND_NONE, 4, 0x9B},
  [0x9C] = {OP_SUBC, PARA_REG_A, PARA_REG_H, COND_NONE, 4, 0x9C},
  [0x9D] = {OP_SUBC, PARA_REG_A, PARA_REG_L, COND_NONE, 4, 0x9D},
  [0x9E] = {OP_SUBC, PARA_REG_A, PARA_MEM_REG_HL, COND_NONE, 8, 0x9E},
  [0x9F] = {OP_SUBC, PARA_REG_A, PARA_REG_A, COND_NONE, 4, 0x9F},
  [0xA0] = {OP_AND, PARA_REG_A, PARA_REG_B, COND_NONE, 4, 0xA0},
  [0xA1] = {OP_AND, PARA_REG_A, PARA_REG_C, COND_NONE, 4, 0xA1},
  [0xA2] = {OP_AND, PARA_REG_A, PARA_REG_D, COND_NONE, 4, 0xA2},
  [0xA3] = {OP_AND, PARA_REG_A, PARA_REG_E, COND_NONE, 4, 0xA3},
  [0xA4] = {OP_AND, PARA_REG_A, PARA_REG_H, COND_NONE, 4, 0xA4},
  [0xA5] = {OP_AND, PARA_REG_A, PARA_REG_L, COND_NONE, 4, 0xA5},
  [0xA6] = {OP_AND, PARA_REG_A, PARA_MEM_REG_HL, COND_NONE, 8, 0xA6},
  [0xA7] = {OP_AND, PARA_REG_A, PARA_REG_A, COND_NONE, 4, 0xA7},
  [0xA8] = {OP_XOR, PARA_REG_A, PARA_REG_B, COND_NONE, 4, 0xA8},
  [0xA9] = {OP_XOR, PARA_REG_A, PARA_REG_C, COND_NONE, 4, 0xA9},
  [0xAA] = {OP_XOR, PARA_REG_A, PARA_REG_D, COND_NONE, 4, 0xAA},
  [0xAB] = {OP_XOR, PARA_REG_A, PARA_REG_E, COND_NONE, 4, 0xAB},
  [0xAC] = {OP_XOR, PARA_REG_A, PARA_REG_H, COND_NONE, 4, 0xAC},
  [0xAD] = {OP_XOR, PARA_REG_A, PARA_REG_L, COND_NONE, 4, 0xAD},
  [0xAE] = {OP_XOR, PARA_REG_A, PARA_MEM_REG_HL, COND_NONE, 8, 0xAE},
  [0xAF] = {OP_XOR, PARA_REG_A, PARA_REG_A, COND_NONE, 4, 0xAF},
  [0xB0] = {OP_OR, PARA_REG_A, PARA_REG_B, COND_NONE, 4, 0xB0},
  [0xB1] = {OP_OR, PARA_REG_A, PARA_REG_C, COND_NONE, 4, 0xB1},
  [0xB2] = {OP_OR, PARA_REG_A, PARA_REG_D, COND_NONE, 4, 0xB2},
  [0xB3] = {OP_OR, PARA_REG_A, PARA_REG_E, COND_NONE, 4, 0xB3},
  [0xB4] = {OP_OR, PARA_REG_A, PARA_REG_H, COND_NONE, 4, 0xB4},
  [0xB5] = {OP_OR, PARA_REG_A, PARA_REG_L, COND_NONE, 4, 0xB5},
  [0xB6] = {OP_OR, PARA_REG_A, PARA_MEM_REG_HL, COND_NONE, 8, 0xB6},
  [0xB7] = {OP_OR, PARA_REG_A, PARA_REG_A, COND_NONE, 4, 0xB7},
  [0xB8] = {OP_CMP, PARA_REG_A, PARA_REG_B, COND_NONE, 4, 0xB8},
  [0xB9] = {OP_CMP, PARA_REG_A, PARA_REG_C, COND_NONE, 4, 0xB9},
  [0xBA] = {OP_CMP, PARA_REG_A, PARA_REG_D, COND_NONE, 4, 0xBA},
  [0xBB] = {OP_CMP, PARA_REG_A, PARA_REG_E, COND_NONE, 4, 0xBB},
  [0xBC] = {OP_CMP, PARA_REG_A, PARA_REG_H, COND_NONE, 4, 0xBC},
  [0xBD] = {OP_CMP, PARA_REG_A, PARA_REG_L, COND_NONE, 4, 0xBD},
  [0xBE] = {OP_CMP, PARA_REG_A, PARA_MEM_REG_HL, COND_NONE, 8, 0xBE},
  [0xBF] = {OP_CMP, PARA_REG_A, PARA_REG_A, COND_NONE, 4, 0xBF},
  [0xC0] = {OP_RET, PARA_NONE, PARA_NONE, COND_NZ, 8, 0xC0},
  [0xC1] = {OP_POP, PARA_REG_BC, PARA_NONE, COND_NONE, 12, 0xC1},
  [0xC2] = {OP_JMP, PARA_ADDR, PARA_NONE, COND_NZ, 12, 0xC2},
  [0xC3] = {OP_JMP, PARA_ADDR, PARA_NONE, COND_NONE, 16, 0xC3},
  [0xC4] = {OP_CALL, PARA_ADDR, PARA_NONE, COND_NZ, 12, 0xC4},
  [0xC5] = {OP_PUSH, PARA_REG_BC, PARA_NONE, COND_NONE, 16, 0xC5},
  [0xC6] = {OP_ADD, PARA_REG_A, PARA_IMM_8, COND_NONE, 8, 0xC6},
  [0xC7] = {OP_RST, PARA_TGT, PARA_NONE, COND_NONE, 16, 0xC7},
  [0xC8] = {OP_RET, PARA_NONE, PARA_NONE, COND_Z, 8, 0xC8},
  [0xC9] = {OP_RET, PARA_NONE, PARA_NONE, COND_NONE, 16, 0xC9},
  [0xCA] = {OP_JMP, PARA_ADDR, PARA_NONE, COND_Z, 12, 0xCA},
  [0xCB] = {OP_CB, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xCB},
  [0xCC] = {OP_CALL, PARA_ADDR, PARA_NONE, COND_Z, 12, 0xCC},
  [0xCD] = {OP_CALL, PARA_ADDR, PARA_NONE, COND_NONE, 24, 0xCD},
  [0xCE] = {OP_ADDC, PARA_REG_A, PARA_IMM_8, COND_NONE, 8, 0xCE},
  [0xCF] = {OP_RST, PARA_TGT, PARA_NONE, COND_NONE, 16, 0xCF},
  [0xD0] = {OP_RET, PARA_NONE, PARA_NONE, COND_NC, 8, 0xD0},
  [0xD1] = {OP_POP, PARA_REG_DE, PARA_NONE, COND_NONE, 12, 0xD1},
  [0xD2] = {OP_JMP, PARA_ADDR, PARA_NONE, COND_NC, 12, 0xD2},
  [0xD3] = {OP_ILLEGAL, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xD3},
  [0xD4] = {OP_CALL, PARA_ADDR, PARA_NONE, COND_NC, 12, 0xD4},
  [0xD5] = {OP_PUSH, PARA_REG_DE, PARA_NONE, COND_NONE, 16, 0xD5},
  [0xD6] = {OP_SUB, PARA_REG_A, PARA_IMM_8, COND_NONE, 8, 0xD6},
  [0xD7] = {OP_RST, PARA_TGT, PARA_NONE, COND_NONE, 16, 0xD7},
  [0xD8] = {OP_RET, PARA_NONE, PARA_NONE, COND_C, 8, 0xD8},
  [0xD9] = {OP_RETI, PARA_NONE, PARA_NONE, COND_NONE, 16, 0xD9},
  [0xDA] = {OP_JMP, PARA_ADDR, PARA_NONE, COND_C, 12, 0xDA},
  [0xDB] = {OP_ILLEGAL, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xDB},
  [0xDC] = {OP_CALL, PARA_ADDR, PARA_NONE, COND_C, 12, 0xDC},
  [0xDD] = {OP_ILLEGAL, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xDD},
  [0xDE] = {OP_SUBC, PARA_REG_A, PARA_IMM_8, COND_NONE, 8, 0xDE},
  [0xDF] = {OP_RST, PARA_TGT, PARA_NONE, COND_NONE, 16, 0xDF},
  [0xE0] = {OP_LDH, PARA_IMM_8, PARA_REG_A, COND_NONE, 12, 0xE0},
  [0xE1] = {OP_POP, PARA_REG_HL, PARA_NONE, COND_NONE, 12, 0xE1},
  [0xE2] = {OP_LDH, PARA_MEM_REG_C, PARA_REG_A, COND_NONE, 8, 0xE2},
  [0xE3] = {OP_ILLEGAL, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xE3},
  [0xE4] = {OP_ILLEGAL, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xE4},
  [0xE5] = {OP_PUSH, PARA_REG_HL, PARA_NONE, COND_NONE, 16, 0xE5},
  [0xE6] = {OP_AND, PARA_REG_A, PARA_IMM_8, COND_NONE, 8, 0xE6},
  [0xE7] = {OP_RST, PARA_TGT, PARA_NONE, COND_NONE, 16, 0xE7},
  [0xE8] = {OP_ADD, PARA_SP, PARA_IMM_8, COND_NONE, 16, 0xE8},
  [0xE9] = {OP_JMP, PARA_REG_HL, PARA_NONE, COND_NONE, 4, 0xE9},
  [0xEA] = {OP_LD, PARA_ADDR, PARA_REG_A, COND_NONE, 16, 0xEA},
  [0xEB] = {OP_ILLEGAL, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xEB},
  [0xEC] = {OP_ILLEGAL, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xEC},
  [0xED] = {OP_ILLEGAL, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xED},
  [0xEE] = {OP_XOR, PARA_REG_A, PARA_IMM_8, COND_NONE, 8, 0xEE},
  [0xEF] = {OP_RST, PARA_TGT, PARA_NONE, COND_NONE, 16, 0xEF},
  [0xF0] = {OP_LDH, PARA_REG_A, PARA_IMM_8, COND_NONE, 12, 0xF0},
  [0xF1] = {OP_POP, PARA_REG_AF, PARA_NONE, COND_NONE, 12, 0xF1},
  [0xF2] = {OP_LDH, PARA_REG_A, PARA_MEM_REG_C, COND_NONE, 8, 0xF2},
  [0xF3] = {OP_DI, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xF3},
  [0xF4] = {OP_ILLEGAL, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xF4},
  [0xF5] = {OP_PUSH, PARA_REG_AF, PARA_NONE, COND_NONE, 16, 0xF5},
  [0xF6] = {OP_OR, PARA_REG_A, PARA_IMM_8, COND_NONE, 8, 0xF6},
  [0xF7] = {OP_RST, PARA_TGT, PARA_NONE, COND_NONE, 16, 0xF7},
  [0xF8] = {OP_LD, PARA_REG_HL, PARA_SP_IMM_8, COND_NONE, 12, 0xF8},
  [0xF9] = {OP_LD, PARA_SP, PARA_REG_HL, COND_NONE, 8, 0xF9},
  [0xFA] = {OP_LD, PARA_REG_A, PARA_ADDR, COND_NONE, 16, 0xFA},
  [0xFB] = {OP_EI, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xFB},
  [0xFC] = {OP_ILLEGAL, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xFC},
  [0xFD] = {OP_ILLEGAL, PARA_NONE, PARA_NONE, COND_NONE, 4, 0xFD},
  [0xFE] = {OP_CMP, PARA_REG_A, PARA_IMM_8, COND_NONE, 8, 0xFE},
  [0xFF] = {OP_RST, PARA_TGT, PARA_NONE, COND_NONE, 16, 0xFF},
};


const Instruction _CB_INSTRUCTION_MAP[0x100] = {
	[0x00] = {OP_RLC, PARA_REG_B, PARA_NONE, COND_NONE, 8, 0x00},
	[0x01] = {OP_RLC, PARA_REG_C, PARA_NONE, COND_NONE, 8, 0x01},
	[0x02] = {OP_RLC, PARA_REG_D, PARA_NONE, COND_NONE, 8, 0x02},
	[0x03] = {OP_RLC, PARA_REG_E, PARA_NONE, COND_NONE, 8, 0x03},
	[0x04] = {OP_RLC, PARA_REG_H, PARA_NONE, COND_NONE, 8, 0x04},
	[0x05] = {OP_RLC, PARA_REG_L, PARA_NONE, COND_NONE, 8, 0x05},
	[0x06] = {OP_RLC, PARA_MEM_REG_HL, PARA_NONE, COND_NONE, 16, 0x06},
	[0x07] = {OP_RLC, PARA_REG_A, PARA_NONE, COND_NONE, 8, 0x07},
	[0x08] = {OP_RRC, PARA_REG_B, PARA_NONE, COND_NONE, 8, 0x08},
	[0x09] = {OP_RRC, PARA_REG_C, PARA_NONE, COND_NONE, 8, 0x09},
	[0x0A] = {OP_RRC, PARA_REG_D, PARA_NONE, COND_NONE, 8, 0x0A},
	[0x0B] = {OP_RRC, PARA_REG_E, PARA_NONE, COND_NONE, 8, 0x0B},
	[0x0C] = {OP_RRC, PARA_REG_H, PARA_NONE, COND_NONE, 8, 0x0C},
	[0x0D] = {OP_RRC, PARA_REG_L, PARA_NONE, COND_NONE, 8, 0x0D},
	[0x0E] = {OP_RRC, PARA_MEM_REG_HL, PARA_NONE, COND_NONE, 16, 0x0E},
	[0x0F] = {OP_RRC, PARA_REG_A, PARA_NONE, COND_NONE, 8, 0x0F},
	[0x10] = {OP_RL, PARA_REG_B, PARA_NONE, COND_NONE, 8, 0x10},
	[0x11] = {OP_RL, PARA_REG_C, PARA_NONE, COND_NONE, 8, 0x11},
	[0x12] = {OP_RL, PARA_REG_D, PARA_NONE, COND_NONE, 8, 0x12},
	[0x13] = {OP_RL, PARA_REG_E, PARA_NONE, COND_NONE, 8, 0x13},
	[0x14] = {OP_RL, PARA_REG_H, PARA_NONE, COND_NONE, 8, 0x14},
	[0x15] = {OP_RL, PARA_REG_L, PARA_NONE, COND_NONE, 8, 0x15},
	[0x16] = {OP_RL, PARA_MEM_REG_HL, PARA_NONE, COND_NONE, 16, 0x16},
	[0x17] = {OP_RL, PARA_REG_A, PARA_NONE, COND_NONE, 8, 0x17},
	[0x18] = {OP_RR, PARA_REG_B, PARA_NONE, COND_NONE, 8, 0x18},
	[0x19] = {OP_RR, PARA_REG_C, PARA_NONE, COND_NONE, 8, 0x19},
	[0x1A] = {OP_RR, PARA_REG_D, PARA_NONE, COND_NONE, 8, 0x1A},
	[0x1B] = {OP_RR, PARA_REG_E, PARA_NONE, COND_NONE, 8, 0x1B},
	[0x1C] = {OP_RR, PARA_REG_H, PARA_NONE, COND_NONE, 8, 0x1C},
	[0x1D] = {OP_RR, PARA_REG_L, PARA_NONE, COND_NONE, 8, 0x1D},
	[0x1E] = {OP_RR, PARA_MEM_REG_HL, PARA_NONE, COND_NONE, 16, 0x1E},
	[0x1F] = {OP_RR, PARA_REG_A, PARA_NONE, COND_NONE, 8, 0x1F},
	[0x20] = {OP_SLA, PARA_REG_B, PARA_NONE, COND_NONE, 8, 0x20},
	[0x21] = {OP_SLA, PARA_REG_C, PARA_NONE, COND_NONE, 8, 0x21},
	[0x22] = {OP_SLA, PARA_REG_D, PARA_NONE, COND_NONE, 8, 0x22},
	[0x23] = {OP_SLA, PARA_REG_E, PARA_NONE, COND_NONE, 8, 0x23},
	[0x24] = {OP_SLA, PARA_REG_H, PARA_NONE, COND_NONE, 8, 0x24},
	[0x25] = {OP_SLA, PARA_REG_L, PARA_NONE, COND_NONE, 8, 0x25},
	[0x26] = {OP_SLA, PARA_MEM_REG_HL, PARA_NONE, COND_NONE, 16, 0x26},
	[0x27] = {OP_SLA, PARA_REG_A, PARA_NONE, COND_NONE, 8, 0x27},
	[0x28] = {OP_SRA, PARA_REG_B, PARA_NONE, COND_NONE, 8, 0x28},
	[0x29] = {OP_SRA, PARA_REG_C, PARA_NONE, COND_NONE, 8, 0x29},
	[0x2A] = {OP_SRA, PARA_REG_D, PARA_NONE, COND_NONE, 8, 0x2A},
	[0x2B] = {OP_SRA, PARA_REG_E, PARA_NONE, COND_NONE, 8, 0x2B},
	[0x2C] = {OP_SRA, PARA_REG_H, PARA_NONE, COND_NONE, 8, 0x2C},
	[0x2D] = {OP_SRA, PARA_REG_L, PARA_NONE, COND_NONE, 8, 0x2D},
	[0x2E] = {OP_SRA, PARA_MEM_REG_HL, PARA_NONE, COND_NONE, 16, 0x2E},
	[0x2F] = {OP_SRA, PARA_REG_A, PARA_NONE, COND_NONE, 8, 0x2F},
	[0x30] = {OP_SWAP, PARA_REG_B, PARA_NONE, COND_NONE, 8, 0x30},
	[0x31] = {OP_SWAP, PARA_REG_C, PARA_NONE, COND_NONE, 8, 0x31},
	[0x32] = {OP_SWAP, PARA_REG_D, PARA_NONE, COND_NONE, 8, 0x32},
	[0x33] = {OP_SWAP, PARA_REG_E, PARA_NONE, COND_NONE, 8, 0x33},
	[0x34] = {OP_SWAP, PARA_REG_H, PARA_NONE, COND_NONE, 8, 0x34},
	[0x35] = {OP_SWAP, PARA_REG_L, PARA_NONE, COND_NONE, 8, 0x35},
	[0x36] = {OP_SWAP, PARA_MEM_REG_HL, PARA_NONE, COND_NONE, 16, 0x36},
	[0x37] = {OP_SWAP, PARA_REG_A, PARA_NONE, COND_NONE, 8, 0x37},
	[0x38] = {OP_SRL, PARA_REG_B, PARA_NONE, COND_NONE, 8, 0x38},
	[0x39] = {OP_SRL, PARA_REG_C, PARA_NONE, COND_NONE, 8, 0x39},
	[0x3A] = {OP_SRL, PARA_REG_D, PARA_NONE, COND_NONE, 8, 0x3A},
	[0x3B] = {OP_SRL, PARA_REG_E, PARA_NONE, COND_NONE, 8, 0x3B},
	[0x3C] = {OP_SRL, PARA_REG_H, PARA_NONE, COND_NONE, 8, 0x3C},
	[0x3D] = {OP_SRL, PARA_REG_L, PARA_NONE, COND_NONE, 8, 0x3D},
	[0x3E] = {OP_SRL, PARA_MEM_REG_HL, PARA_NONE, COND_NONE, 16, 0x3E},
	[0x3F] = {OP_SRL, PARA_REG_A, PARA_NONE, COND_NONE, 8, 0x3F},
	[0x40] = {OP_BIT, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0x40},
	[0x41] = {OP_BIT, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0x41},
	[0x42] = {OP_BIT, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0x42},
	[0x43] = {OP_BIT, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0x43},
	[0x44] = {OP_BIT, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0x44},
	[0x45] = {OP_BIT, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0x45},
	[0x46] = {OP_BIT, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 12, 0x46},
	[0x47] = {OP_BIT, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0x47},
	[0x48] = {OP_BIT, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0x48},
	[0x49] = {OP_BIT, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0x49},
	[0x4A] = {OP_BIT, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0x4A},
	[0x4B] = {OP_BIT, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0x4B},
	[0x4C] = {OP_BIT, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0x4C},
	[0x4D] = {OP_BIT, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0x4D},
	[0x4E] = {OP_BIT, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 12, 0x4E},
	[0x4F] = {OP_BIT, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0x4F},
	[0x50] = {OP_BIT, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0x50},
	[0x51] = {OP_BIT, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0x51},
	[0x52] = {OP_BIT, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0x52},
	[0x53] = {OP_BIT, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0x53},
	[0x54] = {OP_BIT, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0x54},
	[0x55] = {OP_BIT, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0x55},
	[0x56] = {OP_BIT, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 12, 0x56},
	[0x57] = {OP_BIT, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0x57},
	[0x58] = {OP_BIT, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0x58},
	[0x59] = {OP_BIT, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0x59},
	[0x5A] = {OP_BIT, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0x5A},
	[0x5B] = {OP_BIT, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0x5B},
	[0x5C] = {OP_BIT, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0x5C},
	[0x5D] = {OP_BIT, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0x5D},
	[0x5E] = {OP_BIT, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 12, 0x5E},
	[0x5F] = {OP_BIT, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0x5F},
	[0x60] = {OP_BIT, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0x60},
	[0x61] = {OP_BIT, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0x61},
	[0x62] = {OP_BIT, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0x62},
	[0x63] = {OP_BIT, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0x63},
	[0x64] = {OP_BIT, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0x64},
	[0x65] = {OP_BIT, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0x65},
	[0x66] = {OP_BIT, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 12, 0x66},
	[0x67] = {OP_BIT, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0x67},
	[0x68] = {OP_BIT, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0x68},
	[0x69] = {OP_BIT, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0x69},
	[0x6A] = {OP_BIT, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0x6A},
	[0x6B] = {OP_BIT, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0x6B},
	[0x6C] = {OP_BIT, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0x6C},
	[0x6D] = {OP_BIT, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0x6D},
	[0x6E] = {OP_BIT, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 12, 0x6E},
	[0x6F] = {OP_BIT, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0x6F},
	[0x70] = {OP_BIT, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0x70},
	[0x71] = {OP_BIT, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0x71},
	[0x72] = {OP_BIT, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0x72},
	[0x73] = {OP_BIT, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0x73},
	[0x74] = {OP_BIT, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0x74},
	[0x75] = {OP_BIT, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0x75},
	[0x76] = {OP_BIT, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 12, 0x76},
	[0x77] = {OP_BIT, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0x77},
	[0x78] = {OP_BIT, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0x78},
	[0x79] = {OP_BIT, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0x79},
	[0x7A] = {OP_BIT, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0x7A},
	[0x7B] = {OP_BIT, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0x7B},
	[0x7C] = {OP_BIT, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0x7C},
	[0x7D] = {OP_BIT, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0x7D},
	[0x7E] = {OP_BIT, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 12, 0x7E},
	[0x7F] = {OP_BIT, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0x7F},
	[0x80] = {OP_RES, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0x80},
	[0x81] = {OP_RES, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0x81},
	[0x82] = {OP_RES, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0x82},
	[0x83] = {OP_RES, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0x83},
	[0x84] = {OP_RES, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0x84},
	[0x85] = {OP_RES, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0x85},
	[0x86] = {OP_RES, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0x86},
	[0x87] = {OP_RES, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0x87},
	[0x88] = {OP_RES, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0x88},
	[0x89] = {OP_RES, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0x89},
	[0x8A] = {OP_RES, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0x8A},
	[0x8B] = {OP_RES, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0x8B},
	[0x8C] = {OP_RES, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0x8C},
	[0x8D] = {OP_RES, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0x8D},
	[0x8E] = {OP_RES, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0x8E},
	[0x8F] = {OP_RES, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0x8F},
	[0x90] = {OP_RES, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0x90},
	[0x91] = {OP_RES, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0x91},
	[0x92] = {OP_RES, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0x92},
	[0x93] = {OP_RES, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0x93},
	[0x94] = {OP_RES, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0x94},
	[0x95] = {OP_RES, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0x95},
	[0x96] = {OP_RES, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0x96},
	[0x97] = {OP_RES, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0x97},
	[0x98] = {OP_RES, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0x98},
	[0x99] = {OP_RES, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0x99},
	[0x9A] = {OP_RES, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0x9A},
	[0x9B] = {OP_RES, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0x9B},
	[0x9C] = {OP_RES, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0x9C},
	[0x9D] = {OP_RES, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0x9D},
	[0x9E] = {OP_RES, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0x9E},
	[0x9F] = {OP_RES, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0x9F},
	[0xA0] = {OP_RES, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0xA0},
	[0xA1] = {OP_RES, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0xA1},
	[0xA2] = {OP_RES, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0xA2},
	[0xA3] = {OP_RES, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0xA3},
	[0xA4] = {OP_RES, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0xA4},
	[0xA5] = {OP_RES, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0xA5},
	[0xA6] = {OP_RES, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0xA6},
	[0xA7] = {OP_RES, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0xA7},
	[0xA8] = {OP_RES, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0xA8},
	[0xA9] = {OP_RES, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0xA9},
	[0xAA] = {OP_RES, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0xAA},
	[0xAB] = {OP_RES, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0xAB},
	[0xAC] = {OP_RES, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0xAC},
	[0xAD] = {OP_RES, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0xAD},
	[0xAE] = {OP_RES, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0xAE},
	[0xAF] = {OP_RES, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0xAF},
	[0xB0] = {OP_RES, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0xB0},
	[0xB1] = {OP_RES, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0xB1},
	[0xB2] = {OP_RES, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0xB2},
	[0xB3] = {OP_RES, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0xB3},
	[0xB4] = {OP_RES, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0xB4},
	[0xB5] = {OP_RES, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0xB5},
	[0xB6] = {OP_RES, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0xB6},
	[0xB7] = {OP_RES, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0xB7},
	[0xB8] = {OP_RES, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0xB8},
	[0xB9] = {OP_RES, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0xB9},
	[0xBA] = {OP_RES, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0xBA},
	[0xBB] = {OP_RES, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0xBB},
	[0xBC] = {OP_RES, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0xBC},
	[0xBD] = {OP_RES, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0xBD},
	[0xBE] = {OP_RES, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0xBE},
	[0xBF] = {OP_RES, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0xBF},
	[0xC0] = {OP_SET, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0xC0},
	[0xC1] = {OP_SET, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0xC1},
	[0xC2] = {OP_SET, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0xC2},
	[0xC3] = {OP_SET, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0xC3},
	[0xC4] = {OP_SET, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0xC4},
	[0xC5] = {OP_SET, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0xC5},
	[0xC6] = {OP_SET, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0xC6},
	[0xC7] = {OP_SET, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0xC7},
	[0xC8] = {OP_SET, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0xC8},
	[0xC9] = {OP_SET, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0xC9},
	[0xCA] = {OP_SET, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0xCA},
	[0xCB] = {OP_SET, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0xCB},
	[0xCC] = {OP_SET, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0xCC},
	[0xCD] = {OP_SET, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0xCD},
	[0xCE] = {OP_SET, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0xCE},
	[0xCF] = {OP_SET, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0xCF},
	[0xD0] = {OP_SET, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0xD0},
	[0xD1] = {OP_SET, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0xD1},
	[0xD2] = {OP_SET, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0xD2},
	[0xD3] = {OP_SET, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0xD3},
	[0xD4] = {OP_SET, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0xD4},
	[0xD5] = {OP_SET, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0xD5},
	[0xD6] = {OP_SET, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0xD6},
	[0xD7] = {OP_SET, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0xD7},
	[0xD8] = {OP_SET, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0xD8},
	[0xD9] = {OP_SET, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0xD9},
	[0xDA] = {OP_SET, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0xDA},
	[0xDB] = {OP_SET, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0xDB},
	[0xDC] = {OP_SET, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0xDC},
	[0xDD] = {OP_SET, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0xDD},
	[0xDE] = {OP_SET, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0xDE},
	[0xDF] = {OP_SET, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0xDF},
	[0xE0] = {OP_SET, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0xE0},
	[0xE1] = {OP_SET, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0xE1},
	[0xE2] = {OP_SET, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0xE2},
	[0xE3] = {OP_SET, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0xE3},
	[0xE4] = {OP_SET, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0xE4},
	[0xE5] = {OP_SET, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0xE5},
	[0xE6] = {OP_SET, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0xE6},
	[0xE7] = {OP_SET, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0xE7},
	[0xE8] = {OP_SET, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0xE8},
	[0xE9] = {OP_SET, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0xE9},
	[0xEA] = {OP_SET, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0xEA},
	[0xEB] = {OP_SET, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0xEB},
	[0xEC] = {OP_SET, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0xEC},
	[0xED] = {OP_SET, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0xED},
	[0xEE] = {OP_SET, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0xEE},
	[0xEF] = {OP_SET, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0xEF},
	[0xF0] = {OP_SET, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0xF0},
	[0xF1] = {OP_SET, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0xF1},
	[0xF2] = {OP_SET, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0xF2},
	[0xF3] = {OP_SET, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0xF3},
	[0xF4] = {OP_SET, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0xF4},
	[0xF5] = {OP_SET, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0xF5},
	[0xF6] = {OP_SET, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0xF6},
	[0xF7] = {OP_SET, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0xF7},
	[0xF8] = {OP_SET, PARA_BIT_IDX, PARA_REG_B, COND_NONE, 8, 0xF8},
	[0xF9] = {OP_SET, PARA_BIT_IDX, PARA_REG_C, COND_NONE, 8, 0xF9},
	[0xFA] = {OP_SET, PARA_BIT_IDX, PARA_REG_D, COND_NONE, 8, 0xFA},
	[0xFB] = {OP_SET, PARA_BIT_IDX, PARA_REG_E, COND_NONE, 8, 0xFB},
	[0xFC] = {OP_SET, PARA_BIT_IDX, PARA_REG_H, COND_NONE, 8, 0xFC},
	[0xFD] = {OP_SET, PARA_BIT_IDX, PARA_REG_L, COND_NONE, 8, 0xFD},
	[0xFE] = {OP_SET, PARA_BIT_IDX, PARA_MEM_REG_HL, COND_NONE, 16, 0xFE},
	[0xFF] = {OP_SET, PARA_BIT_IDX, PARA_REG_A, COND_NONE, 8, 0xFF},
};


const char* _INSTRUCTION_STR_MAP[] = {
  [OP_NOOP] = "NOOP",
  [OP_STOP] = "STOP",
  [OP_HALT] = "HALT",
  [OP_LD] = "LD",
  [OP_LDH] = "LDH",
  [OP_INC] = "INC",
  [OP_DEC] = "DEC",
  [OP_PUSH] = "PUSH",
  [OP_POP] = "POP",
  [OP_JMP] = "JMP",
  [OP_JMPR] = "JMPR",
  [OP_CALL] = "CALL",
  [OP_RET] = "RET",
  [OP_RETI] = "RETI",
  [OP_RST] = "RST",
  [OP_DI] = "DI",
  [OP_EI] = "EI",
  [OP_ADD] = "ADD",
  [OP_ADDC] = "ADDC",
  [OP_SUB] = "SUB",
  [OP_SUBC] = "SUBC",
  [OP_AND] = "AND",
  [OP_OR] = "OR",
  [OP_XOR] = "XOR",
  [OP_CMP] = "CMP",
  [OP_CCF] = "CCF",
  [OP_SCF] = "SCF",
  [OP_DAA] = "DAA",
  [OP_CPL] = "CPL",
  [OP_RLCA] = "RCLA",
  [OP_RLA] = "RLA",
  [OP_RRCA] = "RRCA",
  [OP_RRA] = "RRA",
  [OP_CB] = "CB",
  [OP_RLC] = "RLC",
  [OP_RRC] = "RRC",
  [OP_RL] = "RL",
  [OP_RR] = "RR",
  [OP_SLA] = "SLA",
  [OP_SRA] = "SRA",
  [OP_SWAP] = "SWAP",
  [OP_SRL] = "SRL",
  [OP_BIT] = "BIT",
  [OP_SET] = "SET",
  [OP_RES] = "RES",
  [OP_ILLEGAL] = "ILLEGAL"
};


const char* _INSTRUCTION_PARAM_STR_MAP[] = {
  [PARA_NONE] = "",
  [PARA_REG_A] = "A",
  [PARA_REG_B] = "B",
  [PARA_REG_C] = "C",
  [PARA_REG_D] = "D",
  [PARA_REG_E] = "E",
  [PARA_REG_H] = "H",
  [PARA_REG_L] = "L",
  [PARA_REG_AF] = "AF",
  [PARA_REG_BC] = "BC",
  [PARA_REG_DE] = "DE",
  [PARA_REG_HL] = "HL",
  [PARA_SP] = "SP",
  [PARA_SP_IMM_8] = "SP + e8",
  [PARA_MEM_REG_C] = "[C]",
  [PARA_MEM_REG_BC] = "[BC]",
  [PARA_MEM_REG_DE] = "[DE]",
  [PARA_MEM_REG_HL] = "[HL]",
  [PARA_MEM_REG_HL_INC] = "[HL+]",
  [PARA_MEM_REG_HL_DEC] = "[HL-]",
  [PARA_IMM_8] = "imm8",
  [PARA_IMM_16] = "imm16",
  [PARA_ADDR] = "addr16",
  [PARA_BIT_IDX] = "BitIdx",
  [PARA_TGT] = "Target"
};


const char* _INSTRUCTION_COND_STR_MAP[] = {
  [COND_NONE] = "",
  [COND_NZ] = "NZ",
  [COND_Z] = "Z",
  [COND_NC] = "NC",
  [COND_C] = "C"
};
