# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../arbitor.srcs/sources_1/new/arb_if.sv" \
"../../../../arbitor.srcs/sources_1/new/arb_with_ifc.sv" \
"../../../../arbitor.srcs/sources_1/new/monitor.sv" \
"../../../../arbitor.srcs/sources_1/new/test_with_ifc.sv" \
"../../../../arbitor.srcs/sources_1/new/top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
