* ******************************************************************************

* iCEcube Packer

* Version:            2017.01.27914

* Build Date:         Jan 12 2017 18:38:54

* File Generated:     Feb 13 2018 22:06:25

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: F:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\packer.exe  F:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T04.dev  C:/workspace/sha256-core/work/lattice/sha-spi/sha256_core/sha256_core_Implmnt\sbt\netlist\oadb-sha256_spi  --package  SG48  --outdir  C:/workspace/sha256-core/work/lattice/sha-spi/sha256_core/sha256_core_Implmnt\sbt\outputs\packer  --translator  F:\lscc\iCEcube2.2017.01\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/workspace/sha256-core/work/lattice/sha-spi/sha256_core/sha256_core_Implmnt\sbt\outputs\placer\sha256_spi_pl.sdc  --dst_sdc_file  C:/workspace/sha256-core/work/lattice/sha-spi/sha256_core/sha256_core_Implmnt\sbt\outputs\packer\sha256_spi_pk.sdc  --devicename  iCE5LP4K  

***** Device Info *****
Chip: iCE5LP4K
Package: SG48
Size: 24 X 20

***** Design Utilization Info *****
Design: sha256_spi
Used Logic Cell: 3376/3520
Used Logic Tile: 432/440
Used IO Cell:    7/96
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: internalOscilatorOutputNet
Clock Source: 
Clock Driver: internalOscilator (SMCCLK)
Driver Position: (25, 0, 2)
Fanout to FF: 2
Fanout to Tile: 1

Clock Domain: i_clk_c_g
Clock Source: i_clk 
Clock Driver: i_clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (12, 21, 1)
Fanout to FF: 888
Fanout to Tile: 234


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 8 8 7 0 8 5 8 8 8 8 8 8 8 4 8 8 0 8 8 8 8 8   
19|   2 8 8 7 8 0 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
18|   0 8 8 8 8 0 8 6 8 8 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
17|   1 8 8 8 7 0 8 8 8 8 7 8 8 8 8 8 8 8 0 8 8 8 8 8   
16|   8 8 8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
15|   7 6 8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
14|   5 8 6 8 8 0 8 7 7 8 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
13|   6 7 8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
12|   6 7 8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
11|   7 8 8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
10|   7 6 8 8 7 0 8 8 8 8 8 7 8 8 8 8 8 8 0 8 8 8 8 8   
 9|   7 8 8 8 8 0 8 8 8 8 8 8 8 7 8 8 8 8 0 8 8 8 8 8   
 8|   7 8 8 8 8 0 8 8 8 6 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
 7|   6 8 8 8 8 0 8 8 8 8 3 8 8 8 8 8 8 8 0 8 8 8 8 8   
 6|   8 7 8 8 8 0 7 8 8 5 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
 5|   7 6 8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
 4|   8 7 8 7 8 0 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
 3|   8 7 8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8 8 8   
 2|   8 8 7 8 8 0 8 8 7 8 7 8 8 8 8 8 8 8 0 8 8 8 8 8   
 1|   8 2 8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.81

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  7  8  7  0 16  5 16 16 16 16 17 15 17  5 14 15  0 15 15 16 15 16    
19|     6 15  8  7 15  0 15 15 16 16 16 16 16 15 15 14 15 16  0 15 17 16 15 15    
18|     0 15 15 18 15  0 15 12 18  2 18 16 15 16 15 16 18 15  0 15 24 18 18 15    
17|     4 15 15 16 22  0 18  3 13 19 20 17 16 15 18 15 12 15  0 16 24 16 16 15    
16|    20 13 14 10 12  0 20 10 18 17  8 16 15 18 15 14 16 15  0 14 24 15 17 15    
15|    16 18 16 17 16  0 15 19 16  4 17 17 15 17 15 17 14 17  0 12 22 18 16 15    
14|    15 18 20 12 19  0 14  5  4  4 13 15 18 16 17 16 17 12  0 13 14 16 12 16    
13|    20 22 18 16 21  0 14 12 16 15 17 17 12 14 16 16 15 15  0 12 19 16 17 15    
12|    20 19 20 15 16  0 14 16 14 14 17 16 10 17 14 14 15 17  0 16 16 20 13 16    
11|    22 16 16 13 18  0 16 21 15 20 24 17 17 15 12 16 17 16  0 16 16 18 16 15    
10|    20 18 16 21 18  0 17 23 18 16 24 12 13 12 16 12 16 15  0 17 16 17 16 16    
 9|    20 23 15 23 17  0 16 21 15 18 24 17 18 11 14 14 16 14  0 19 16 16 17 15    
 8|    22 22 20 21 17  0 19 22 15 21 22 18 15 13 12 17 17 15  0 18 17 16 16 15    
 7|    20 22 17 20 16  0 14 17 20 20 10 12 17 17 15 17 16 16  0 17 15 15 16 15    
 6|    15 19 17 21 16  0 21 17 14 10 24 17 17 17 15 15 13 18  0 16 15 13 17 16    
 5|    19 16 17 17 13  0 21 21 12 14 24 14 14 17 16 17 14 13  0 14 18 16 16 15    
 4|    21 22 16 19 16  0 20 17 18 16 24 18 19 15 13 16 16 16  0 19 15 17 16 15    
 3|    20 22 22 21 22  0 20 17 21 16 22 20 18 18 16 15 12 10  0 13 13 16 16 16    
 2|    24 15 22 21 14  0 17 17 15 16 22 17 16 15 13 14 14 15  0 17 16 16 16 16    
 1|     2  4 15 20 17  0 22 16 15 22 17 16 18 16 13 13 18 15  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 16.06

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0 25  8  7  0 25 10 25 25 25 25 24 24 24  5 24 24  0 24 24 24 24 25    
19|     8 24  8  7 24  0 24 24 25 25 24 25 24 24 24 27 24 24  0 24 25 24 24 24    
18|     0 24 24 25 24  0 30 12 29  8 25 24 24 24 24 24 24 24  0 24 24 24 24 24    
17|     4 24 24 27 23  0 25  8 27 29 27 24 24 24 24 24 24 24  0 24 24 24 24 24    
16|    28 29 29 26 32  0 32 16 30 31 12 24 24 22 24 24 24 24  0 23 24 27 28 24    
15|    23 21 23 29 25  0 29 29 29 13 27 25 28 24 24 25 26 25  0 24 23 24 25 24    
14|    17 26 22 23 27  0 29  8 12  9 22 29 29 24 24 24 24 24  0 25 23 24 24 24    
13|    24 26 28 28 28  0 28 16 27 30 29 28 29 32 24 24 24 26  0 24 25 24 27 24    
12|    24 26 30 27 28  0 31 27 24 22 28 31 31 32 25 25 27 24  0 24 25 28 26 26    
11|    27 30 30 27 29  0 29 27 32 25 24 29 26 30 26 27 26 24  0 24 24 25 24 24    
10|    27 22 30 27 28  0 31 29 31 26 24 17 30 29 29 28 24 24  0 24 24 24 24 24    
 9|    27 29 29 29 22  0 26 27 24 25 24 27 30 23 26 25 24 24  0 25 24 24 24 24    
 8|    27 28 30 27 30  0 28 27 28 21 23 27 28 26 31 27 28 27  0 28 26 24 24 24    
 7|    24 27 19 25 29  0 29 26 24 26 12 26 28 26 27 27 26 28  0 27 27 24 25 24    
 6|    28 28 19 32 28  0 26 29 25 10 24 25 29 26 29 27 25 28  0 27 28 28 24 24    
 5|    24 24 19 27 22  0 27 30 28 25 24 29 28 27 26 27 29 25  0 26 25 24 24 24    
 4|    27 28 22 24 28  0 26 20 28 27 24 27 25 24 28 29 26 24  0 26 25 24 24 24    
 3|    26 28 32 27 32  0 25 18 29 25 23 26 27 25 29 26 24 26  0 25 25 24 24 25    
 2|    30 24 28 27 28  0 29 21 25 27 26 25 25 24 26 29 28 28  0 25 25 25 25 25    
 1|     9  6 27 25 29  0 30 19 24 28 28 26 24 26 25 28 27 27  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 24.96

***** Run Time Info *****
Run Time:  6
