<img width="70" alt="image" src="https://github.com/user-attachments/assets/763b913a-01cf-44bd-a0ec-20d5fb0637a1"> _Welcome to my RTL - DV practice pad. Here I'm compiling various RTL challenges and their proposed solutions. This is where I'll focus on honing my skills by coding the RTL designs and writing thorough testbenches._

## ________ ```MODULE CONTENT``` ________
### |Basic Combinational Logic Circuits
### |Basic Sequential Logic Circuits
### |Stop Watch [BCD & Led 7 segment display]

## _____________________________________

----------
### REF
> https://github.com/Abhishek-Sharma182005/108-RTL-Projects/tree/main
