// Seed: 3993280498
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    output tri1 id_2,
    input  tri  id_3,
    input  wand id_4
);
  assign id_2 = 1;
  supply1 id_6;
  wire id_7;
  assign id_6 = 1 ? 1 + id_1 > id_6 : 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input supply0 id_2
    , id_15,
    input uwire id_3,
    output supply0 id_4,
    output wand id_5,
    output tri0 id_6,
    input wor id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    output supply0 id_11,
    input tri id_12,
    input tri id_13
);
  wire id_16;
  module_0(
      id_9, id_10, id_5, id_10, id_1
  );
  assign id_6 = id_13;
endmodule
