INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/inc/common_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/axi4_lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/axi4_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/baud_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/transmitter/ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/transmitter/parity.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/transmitter/piso.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/receiver/receiver_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/fifo/receiver_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/receiver/shift_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/transmitter/transmitter_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/fifo/transmitter_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/receiver/uart_receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/uart_rx_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/transmitter/uart_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/hdl/uart_tx_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hieu/Workspace/APB_UART/sim/src/tb_axi4_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_axi4_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
