# ğŸ“˜ **Experiment 10 â€“ Flip-Flops and Counters (Behavioral Modeling in Verilog)**

## ğŸ¯ **Aim**

To develop Verilog modules for:

1. **SR Flip-Flop**
2. **JK Flip-Flop**
3. **D Flip-Flop**
4. **T Flip-Flop**
5. **4-bit Ring Counter**
6. **4-bit Johnson Counter**

All implementations use **behavioral modeling**.

---

## ğŸ§  **Theory Overview**

### ğŸ”¹ **1. SR Flip-Flop**

* Inputs: **S (Set)**, **R (Reset)**
* Outputs: **Q**, **QÌ„**
* Operation:

  * S=1, R=0 â†’ Set
  * S=0, R=1 â†’ Reset
  * S=0, R=0 â†’ Hold
  * S=1, R=1 â†’ Invalid

---

### ğŸ”¹ **2. JK Flip-Flop**

An improved version of SR FF without invalid state.

* J=0, K=0 â†’ Hold
* J=0, K=1 â†’ Reset
* J=1, K=0 â†’ Set
* J=1, K=1 â†’ Toggle

---

### ğŸ”¹ **3. D Flip-Flop**

The simplest FF â€” eliminates ambiguity.

* On each positive clock edge â†’ **Q = D**
* Reset clears the output.

---

### ğŸ”¹ **4. T Flip-Flop**

Used widely in counters.

* T = 0 â†’ Hold state
* T = 1 â†’ Toggle state

---

### ğŸ”¹ **5. 4-bit Ring Counter**

A shift register where the MSB circulates to the LSB.

Sequence (4-bit):

```
0001 â†’ 0010 â†’ 0100 â†’ 1000 â†’ 0001 â†’ ...
```

---

### ğŸ”¹ **6. 4-bit Johnson Counter**

Also known as Twisted Ring Counter.

Sequence (4-bit):

```
0000 â†’ 0001 â†’ 0011 â†’ 0111 â†’ 1111 â†’ 1110 â†’ 1100 â†’ 1000 â†’ 0000 â†’ ...
```

---

## ğŸ“ **Folder Structure**

```
Exp10/
â”œâ”€â”€ sr_ff.v
â”œâ”€â”€ jk_ff.v
â”œâ”€â”€ d_ff.v
â”œâ”€â”€ t_ff.v
â”œâ”€â”€ ring_counter.v
â”œâ”€â”€ johnson_counter.v
â”œâ”€â”€ tb_sr_ff.v
â”œâ”€â”€ tb_jk_ff.v
â”œâ”€â”€ tb_d_ff.v
â”œâ”€â”€ tb_t_ff.v
â”œâ”€â”€ tb_ring_counter.v
â”œâ”€â”€ tb_johnson_counter.v
â””â”€â”€ sim/
```

---

## ğŸ§ª **Testbench Details**

Each testbench includes:

* **Clock generator**

```verilog
forever #5 clk = ~clk;
```

* Asynchronous **active-high reset**
* Input stimulus patterns
* Waveform dump:

```verilog
$dumpfile("sim/<name>.vcd");
$dumpvars(0, <tb_module>);
```

View waveforms using GTKWave.

---

## â–¶ **How to Run (Icarus Verilog + GTKWave)**

### Compile

```bash
iverilog -o sr_tb tb_sr_ff.v sr_ff.v
```

### Run

```bash
vvp sr_tb
```

### View waveform

```bash
gtkwave sim/sr_ff.vcd
```

Repeat similarly for:

* JK
* D
* T
* Ring Counter
* Johnson Counter

---

## âœ… **Expected Output**

* Flip-flops exhibit **set, reset, toggle, and hold** operations correctly.
* D flip-flop follows **Q = D** at the clock edge.
* Ring counter generates a **1-hot cyclic pattern**.
* Johnson counter produces an **8-step sequence**.
* GTKWave waveforms verify timing and operation.

