0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sim_1/new/tb_RCA_4bits.v,1523046706,verilog,,,,tb_RCA_4bits,,,,,,,,
C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/RCA_4bits.v,1523046099,verilog,,C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/full_adder.v,,RCA_4bits,,,,,,,,
C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/full_adder.v,1523046204,verilog,,C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/register_logic.v,,full_adder,,,,,,,,
C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/register_logic.v,1523046754,verilog,,C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sim_1/new/tb_RCA_4bits.v,,register_logic,,,,,,,,
