// Seed: 3743197031
module module_0 (
    input tri  id_0,
    input tri1 id_1,
    input wor  id_2
);
  logic [7:0] id_4, id_5;
  assign id_4[1&1] = 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    output uwire id_2,
    output wand  id_3,
    output wire  id_4,
    input  tri1  id_5,
    output tri0  id_6,
    output wire  id_7,
    output tri   id_8,
    input  wor   id_9,
    input  wor   id_10,
    input  tri   id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
