

# Digital VLSI SoC Design and Planning

## LAB 1  OPENLANE
### Synthesis of pikorv32a
#### Open OpenLane environment
    docker

#### Start interactive mode
    ./flow.tcl -interactive
#### Importing all packages
    package require openlane 0.9
#### Prep the Design (picorv32a)
     prep -design picorv32a
#### Run Synthesis
    run_synthesis
### Screenshots
<img width="1920" height="1012" alt="1" src="https://github.com/user-attachments/assets/f9170eb5-dddd-46e7-9faf-e34ba29c3fa0" />
<img width="1920" height="1200" alt="2" src="https://github.com/user-attachments/assets/49a72209-0b1c-40b2-9339-4b1dffa219d6" />
<img width="1920" height="1200" alt="3" src="https://github.com/user-attachments/assets/df0a061b-1906-4d3e-9389-e68406b9d3af" />
<img width="1920" height="1012" alt="4" src="https://github.com/user-attachments/assets/732216ab-22ff-4395-9cdd-b2bc2023a47e" />






     






