# Copyright (c) 2023 HPMicro
# SPDX-License-Identifier: BSD-3-Clause
#
# openocd flash driver argument:
#   - option0:
#       [31:28] Flash probe type
#         0 - SFDP SDR / 1 - SFDP DDR
#         2 - 1-4-4 Read (0xEB, 24-bit address) / 3 - 1-2-2 Read(0xBB, 24-bit address)
#         4 - HyperFLASH 1.8V / 5 - HyperFLASH 3V
#         6 - OctaBus DDR (SPI -> OPI DDR)
#         8 - Xccela DDR (SPI -> OPI DDR)
#         10 - EcoXiP DDR (SPI -> OPI DDR)
#       [27:24] Command Pads after Power-on Reset
#         0 - SPI / 1 - DPI / 2 - QPI / 3 - OPI
#       [23:20] Command Pads after Configuring FLASH
#         0 - SPI / 1 - DPI / 2 - QPI / 3 - OPI
#       [19:16] Quad Enable Sequence (for the device support SFDP 1.0 only)
#         0 - Not needed
#         1 - QE bit is at bit6 in Status Register 1
#         2 - QE bit is at bit1 in Status Register 2
#         3 - QE bit is at bit7 in Status Register 2
#         4 - QE bit is at bit1 in Status Register 2 and should be programmed by 0x31
#       [15:8] Dummy cycles
#         0 - Auto-probed / detected / default value
#         Others - User specified value, for DDR read, the dummy cycles should be 2 * cycles on FLASH datasheet
#       [7:4] Misc.
#         0 - Not used
#         1 - SPI mode
#         2 - Internal loopback
#         3 - External DQS
#       [3:0] Frequency option
#         1 - 30MHz / 2 - 50MHz / 3 - 66MHz / 4 - 80MHz / 5 - 100MHz / 6 - 120MHz / 7 - 133MHz / 8 - 166MHz
#   - option1:
#       [31:20]  Reserved
#       [19:16] IO voltage
#         0 - 3V / 1 - 1.8V
#       [15:12] Pin group
#         0 - 1st group / 1 - 2nd group
#       [11:8] Connection selection
#         0 - CA_CS0 / 1 - CB_CS0 / 2 - CA_CS0 + CB_CS0 (Two FLASH connected to CA and CB respectively)
#       [7:0] Drive Strength
#         0 - Default value

# xpi0 configs
#   - flash driver:     hpm_xpi
#   - flash ctrl index: 0xF3000000
#   - base address:     0x80000000
#   - flash size:       0x2000000
#   - flash option0:    0x7
flash bank xpi0 hpm_xpi 0x80000000 0x2000000 1 1 $_TARGET0 0xF3000000 0x7

proc init_clock {} {
    $::_TARGET0 riscv dmi_write 0x39 0xF4000800
    $::_TARGET0 riscv dmi_write 0x3C 0xFFFFFFFF

    $::_TARGET0 riscv dmi_write 0x39 0xF4000810
    $::_TARGET0 riscv dmi_write 0x3C 0xFFFFFFFF

    $::_TARGET0 riscv dmi_write 0x39 0xF4000820
    $::_TARGET0 riscv dmi_write 0x3C 0xFFFFFFFF

    $::_TARGET0 riscv dmi_write 0x39 0xF4000830
    $::_TARGET0 riscv dmi_write 0x3C 0xFFFFFFFF
    echo "clocks has been enabled!"
}

proc init_ddr3 {} {
# ddr dcdc setup
    $::_TARGET0 riscv dmi_write 0x39 0xF4104080
    $::_TARGET0 riscv dmi_write 0x3C 0x10578

# ddr3 setup
    $::_TARGET0 riscv dmi_write 0x39 0xF40C0180
    $::_TARGET0 riscv dmi_write 0x3C 0x30000019
    $::_TARGET0 riscv dmi_write 0x39 0xF400180C
    $::_TARGET0 riscv dmi_write 0x3C 0x09100401

    $::_TARGET0 riscv dmi_write 0x39 0xF4153000
    $::_TARGET0 riscv dmi_write 0x3C 0xF0000010

    $::_TARGET0 riscv dmi_write 0x39 0xF30101B0
    $::_TARGET0 riscv dmi_write 0x3C 0

    $::_TARGET0 riscv dmi_write 0x39 0xF4150040
    $::_TARGET0 riscv dmi_write 0x3C 0xf004641f

    $::_TARGET0 riscv dmi_write 0x39 0xF4153000
    $::_TARGET0 riscv dmi_write 0x3C 0xf0000011

    $::_TARGET0 riscv dmi_write 0x39 0xF3013000
    $::_TARGET0 riscv dmi_write 0x3C 0xf4000000

    $::_TARGET0 riscv dmi_write 0x39 0xF3010490
    $::_TARGET0 riscv dmi_write 0x3C 1

    $::_TARGET0 riscv dmi_write 0x39 0xF3010000
    $::_TARGET0 riscv dmi_write 0x3C 0x1040001

    $::_TARGET0 riscv dmi_write 0x39 0xF30100D0
    $::_TARGET0 riscv dmi_write 0x3C 0x4002004e

    $::_TARGET0 riscv dmi_write 0x39 0xF3010110
    $::_TARGET0 riscv dmi_write 0x3C 0x05010407
    $::_TARGET0 riscv dmi_write 0x39 0xF3010190
    $::_TARGET0 riscv dmi_write 0x3C 0x07040102
    $::_TARGET0 riscv dmi_write 0x39 0xF3010194
    $::_TARGET0 riscv dmi_write 0x3C 0x20404
    $::_TARGET0 riscv dmi_write 0x39 0xF30101A4
    $::_TARGET0 riscv dmi_write 0x3C 0x20008
    $::_TARGET0 riscv dmi_write 0x39 0xF3010240
    $::_TARGET0 riscv dmi_write 0x3C 0x06000600

    $::_TARGET0 riscv dmi_write 0x39 0xF3010200
    $::_TARGET0 riscv dmi_write 0x3C 0x1F1F1F
    $::_TARGET0 riscv dmi_write 0x39 0xF3010204
    $::_TARGET0 riscv dmi_write 0x3C 0x121212
    $::_TARGET0 riscv dmi_write 0x39 0xF3010208
    $::_TARGET0 riscv dmi_write 0x3C 0
    $::_TARGET0 riscv dmi_write 0x39 0xF301020C
    $::_TARGET0 riscv dmi_write 0x3C 0
    $::_TARGET0 riscv dmi_write 0x39 0xF3010210
    $::_TARGET0 riscv dmi_write 0x3C 0x1F1F
    $::_TARGET0 riscv dmi_write 0x39 0xF3010214
    $::_TARGET0 riscv dmi_write 0x3C 0x06030303
    $::_TARGET0 riscv dmi_write 0x39 0xF3010218
    $::_TARGET0 riscv dmi_write 0x3C 0x0F060606

    $::_TARGET0 riscv dmi_write 0x39 0xF3013000
    $::_TARGET0 riscv dmi_write 0x3C 0xFC000000

    $::_TARGET0 riscv dmi_write 0x39 0xF4150054
    $::_TARGET0 riscv dmi_write 0x3C 0xc70
    $::_TARGET0 riscv dmi_write 0x39 0xF4150058
    $::_TARGET0 riscv dmi_write 0x3C 0x6
    $::_TARGET0 riscv dmi_write 0x39 0xF415005c
    $::_TARGET0 riscv dmi_write 0x3C 0x18
    $::_TARGET0 riscv dmi_write 0x39 0xF4150048
    $::_TARGET0 riscv dmi_write 0x3C 0x919c8866
    $::_TARGET0 riscv dmi_write 0x39 0xF415004c
    $::_TARGET0 riscv dmi_write 0x3C 0x1a838360
    $::_TARGET0 riscv dmi_write 0x39 0xF415008c
    $::_TARGET0 riscv dmi_write 0x3C 0xf06d50
    $::_TARGET0 riscv dmi_write 0x39 0xF4150050
    $::_TARGET0 riscv dmi_write 0x3C 0x3002d200


    $::_TARGET0 riscv dmi_write 0x39 0xF30101b0
    $::_TARGET0 riscv dmi_write 0x3C 1
    sleep 100

    $::_TARGET0 riscv dmi_write 0x39 0xF4150068
    $::_TARGET0 riscv dmi_write 0x3C 0x930035C7
    $::_TARGET0 riscv dmi_write 0x39 0xF4150004
    $::_TARGET0 riscv dmi_write 0x3C 0xFF81
    sleep 200

    echo "ddr3 has been enabled!"
}

proc init_dram {} {
# ddr dcdc setup
    $::_TARGET0 riscv dmi_write 0x39 0xF4104080
    $::_TARGET0 riscv dmi_write 0x3C 0x10708

# pll1 setup
    $::_TARGET0 riscv dmi_write 0x39 0xF40c0180
    $::_TARGET0 riscv dmi_write 0x3C 0xb0000016
    $::_TARGET0 riscv dmi_write 0x39 0xF40c0184
    $::_TARGET0 riscv dmi_write 0x3C 0
    $::_TARGET0 riscv dmi_write 0x39 0xF40c0188
    $::_TARGET0 riscv dmi_write 0x3C 0xe4e1c00

#ddr setup
    $::_TARGET0 riscv dmi_write 0x39 0xF3010000
    $::_TARGET0 riscv dmi_write 0x3C 0x3040000

    $::_TARGET0 riscv dmi_write 0x39 0xF30101B0
    $::_TARGET0 riscv dmi_write 0x3C 0

    $::_TARGET0 riscv dmi_write 0x39 0xF4150044
    $::_TARGET0 riscv dmi_write 0x3C 0x40a

    $::_TARGET0 riscv dmi_write 0x39 0xF4150040
    $::_TARGET0 riscv dmi_write 0x3C 0xf004641f

    $::_TARGET0 riscv dmi_write 0x39 0xF4153000
    $::_TARGET0 riscv dmi_write 0x3C 0xf0000011

    $::_TARGET0 riscv dmi_write 0x39 0xF3013000
    $::_TARGET0 riscv dmi_write 0x3C 0xf4000000

    $::_TARGET0 riscv dmi_write 0x39 0xF3010490
    $::_TARGET0 riscv dmi_write 0x3C 1

    $::_TARGET0 riscv dmi_write 0x39 0xF3010000
    $::_TARGET0 riscv dmi_write 0x3C 0x1040000
    $::_TARGET0 riscv dmi_write 0x39 0xF3010190
    $::_TARGET0 riscv dmi_write 0x3C 0x07010101
    $::_TARGET0 riscv dmi_write 0x39 0xF3010194
    $::_TARGET0 riscv dmi_write 0x3C 0x20404
    $::_TARGET0 riscv dmi_write 0x39 0xF30101A4
    $::_TARGET0 riscv dmi_write 0x3C 0x20008
    $::_TARGET0 riscv dmi_write 0x39 0xF3010240
    $::_TARGET0 riscv dmi_write 0x3C 0x6000600
    $::_TARGET0 riscv dmi_write 0x39 0xF3010200
    $::_TARGET0 riscv dmi_write 0x3C 0x1f1f1f
    $::_TARGET0 riscv dmi_write 0x39 0xF3010204
    $::_TARGET0 riscv dmi_write 0x3C 0x70707
    $::_TARGET0 riscv dmi_write 0x39 0xF3010208
    $::_TARGET0 riscv dmi_write 0x3C 0
    $::_TARGET0 riscv dmi_write 0x39 0xF301020c
    $::_TARGET0 riscv dmi_write 0x3C 0
    $::_TARGET0 riscv dmi_write 0x39 0xF3010210
    $::_TARGET0 riscv dmi_write 0x3C 0x1f1f
    $::_TARGET0 riscv dmi_write 0x39 0xF3010214
    $::_TARGET0 riscv dmi_write 0x3C 0x6060606
    $::_TARGET0 riscv dmi_write 0x39 0xF3010218
    $::_TARGET0 riscv dmi_write 0x3C 0xf0f0606

    $::_TARGET0 riscv dmi_write 0x39 0xF3013000
    $::_TARGET0 riscv dmi_write 0x3C 0xfc000000
    $::_TARGET0 riscv dmi_write 0x39 0xF4150020
    $::_TARGET0 riscv dmi_write 0x3C 0x3000100
    $::_TARGET0 riscv dmi_write 0x39 0xF4150028
    $::_TARGET0 riscv dmi_write 0x3C 0x18002356
    $::_TARGET0 riscv dmi_write 0x39 0xF415002c
    $::_TARGET0 riscv dmi_write 0x3C 0x0aac4156
    $::_TARGET0 riscv dmi_write 0x39 0xF4150054
    $::_TARGET0 riscv dmi_write 0x3C 0xe73
    $::_TARGET0 riscv dmi_write 0x39 0xF4150058
    $::_TARGET0 riscv dmi_write 0x3C 0x5
    $::_TARGET0 riscv dmi_write 0x39 0xF415005c
    $::_TARGET0 riscv dmi_write 0x3C 0
    $::_TARGET0 riscv dmi_write 0x39 0xF4150048
    $::_TARGET0 riscv dmi_write 0x3C 0xf2adfe53
    $::_TARGET0 riscv dmi_write 0x39 0xF415004c
    $::_TARGET0 riscv dmi_write 0x3C 0x22820362
    $::_TARGET0 riscv dmi_write 0x39 0xF4150050
    $::_TARGET0 riscv dmi_write 0x3C 0x30020100
    $::_TARGET0 riscv dmi_write 0x39 0xF415008c
    $::_TARGET0 riscv dmi_write 0x3C 0xf06d50

    $::_TARGET0 riscv dmi_write 0x39 0xF30101b0
    $::_TARGET0 riscv dmi_write 0x3C 1
    sleep 100

    $::_TARGET0 riscv dmi_write 0x39 0xF4150068
    $::_TARGET0 riscv dmi_write 0x3C 0x91003587
    $::_TARGET0 riscv dmi_write 0x39 0xF4150004
    $::_TARGET0 riscv dmi_write 0x3C 0xF501
    sleep 200
    echo "ddr has been enabled!"
}

$_TARGET0 configure -event reset-init {
    init_clock
    init_ddr3
}

$_TARGET0 configure -event gdb-attach {
    reset halt
}
