[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  29277       tick       3447026       1593799       1543950       3447026 
      2  29277       tick       4654138       2252771       2230749       4654138 
      3  29277       tick       4667622       2259712       2244186       4667622 
      4  29277       tick       4662052       2256735       2241708       4662052 
      5  29277       tick       4662267       2257014       2232658       4662267 
      6  29277       tick       4670103       2260100       2245006       4670103 
      7  29277       tick       4654874       2252350       2231870       4654874 
      8  29277       tick       4670893       2261694       2243598       4670893 
      9  29277       tick       4665836       2258251       2242146       4665836 
     10  29277       tick       4661749       2255786       2235298       4661749 
     11  29277       tick       4668552       2259687       2244060       4668552 
     12  29277       tick       4660723       2256132       2234763       4660723 
     13  29277       tick       4669914       2259905       2234348       4669914 
     14  29277       tick       4664489       2259426       2242781       4664489 
     15  29277       tick       4662067       2256247       2233635       4662067 
     16  29277       tick       4669866       2261064       2245760       4669866 
     17  29277       tick       4658283       2255208       2237288       4658283 
     18  29277       tick       4666072       2258131       2237579       4666072 
     19  29277       exit       3556719       1721287       1706135       3556719 
