Copyright Jeremiah Gaertner 2013

This file is part of MOSSCHaRC.

This project, and thus this file, are released under the terms of the GPLv3 and TAPR OHL as appropriate.

MOSSCHaRC is free software and hardware: you can redistribute it and/or modify
it under the terms of the GNU General Public License version 3 as published by
the Free Software Foundation and under the terms of the TAPR Open Hardware License
as published by the Tucson Amateur Packet Radio Corp.

MOSSCHaRC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License and TAPR Open Hardware License for more details.

You should have received a copy of both the GNU General Public License and the TAPR
Open Hardware License along with MOSSCHaRC.  If not, see
<http://www.gnu.org/licenses/> and <http://www.tapr.org/OHL>, respectively.




Type1 - Pure Executive

CPU core surrounded by interfaces:
Parts of CPU Core are modular
threads
ALU
Crypto-coprocessor
L1 Memory
L2 Memory
Optional L4 Memory (as in RAM)
Put together several of them to get a multi-core CPU
