design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/data/yinguohua/Cyberrio/openlane/user_proj_example,core,23_06_02_18_23,flow completed,0h24m7s0ms,0h14m45s0ms,70870.66985979848,0.2825804625,31891.801436909318,46.16,2052.84,9012,0,0,0,0,0,0,0,24,0,-1,-1,573597,93087,-2.5,-8.0,0.0,0.0,0.0,-308.16,-2605.1,0.0,0.0,0.0,283457932.0,0.0,54.55,56.71,10.69,24.45,-1,7507,13525,412,6194,0,0,0,9834,326,46,210,195,1048,387,79,3341,2333,2361,24,378,3724,0,4102,264854.01600000006,-1,-1,-1,-1,-1,-1,-1,-1,-1,16.07,10.0,100.0,10,3,1,45,153.18,153.6,0.3,0.5,sky130_fd_sc_hd,17,AREA 0
