
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul7u_pwr_0_277_wce_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul7u_pwr_0_277_wce_00_0000.v) [C](mul7u_pwr_0_277_wce_00_0000.c) |
| mul7u_pwr_0_242_wce_00_1709 | 8.0769 | 28 | 93.9819335938 | 1.3470060377 |  [Verilog](mul7u_pwr_0_242_wce_00_1709.v) [C](mul7u_pwr_0_242_wce_00_1709.c) |
| mul7u_pwr_0_235_wce_00_1892 | 8.43427 | 31 | 87.3474121094 | 1.444038235 |  [Verilog](mul7u_pwr_0_235_wce_00_1892.v) [C](mul7u_pwr_0_235_wce_00_1892.c) |
| mul7u_pwr_0_193_wce_00_4761 | 22.94153 | 78 | 94.7448730469 | 4.1182602414 |  [Verilog](mul7u_pwr_0_193_wce_00_4761.v) [C](mul7u_pwr_0_193_wce_00_4761.c) |
| mul7u_pwr_0_161_wce_00_9888 | 39.78003 | 162 | 95.3979492188 | 5.3228638822 |  [Verilog](mul7u_pwr_0_161_wce_00_9888.v) [C](mul7u_pwr_0_161_wce_00_9888.c) |
| mul7u_pwr_0_123_wce_01_9348 | 75.07788 | 317 | 97.5280761719 | 10.1232678879 |  [Verilog](mul7u_pwr_0_123_wce_01_9348.v) [C](mul7u_pwr_0_123_wce_01_9348.c) |
| mul7u_pwr_0_065_wce_04_9561 | 185.62512 | 812 | 98.2299804688 | 17.6837764993 |  [Verilog](mul7u_pwr_0_065_wce_04_9561.v) [C](mul7u_pwr_0_065_wce_04_9561.c) |
| mul7u_pwr_0_034_wce_09_8694 | 372.51978 | 1617 | 98.3093261719 | 28.2272457234 |  [Verilog](mul7u_pwr_0_034_wce_09_8694.v) [C](mul7u_pwr_0_034_wce_09_8694.c) |
| mul7u_pwr_0_007_wce_19_0491 | 834.51025 | 3121 | 98.4130859375 | 46.830856844 |  [Verilog](mul7u_pwr_0_007_wce_19_0491.v) [C](mul7u_pwr_0_007_wce_19_0491.c) |

Parameters
--------------
![Parameters figure](fig.png)
         