// Seed: 277135972
module module_0 (
    output reg id_0
);
  always @(1) begin
    if (1'b0) id_0 <= 1'b0;
    else begin
      if (1) begin
        id_0 <= id_1;
      end else begin
        id_0 <= id_2;
      end
    end
  end
endmodule
module module_1 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5
);
  always @(negedge id_3) begin
    id_4 = id_1 & 1;
  end
  logic id_6;
endmodule
