# This folder is a project about a verilog counter

## Counter Details

The counter is a simple 8-bit counter that can be reset

## Test bench details

The project contains a testbench that validates the output of the counter in various test conditions