<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: pcie.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('pcie_2pcie_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">pcie/pcie.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pcie_2pcie_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  Copyright (C) 2022-2024 Texas Instruments Incorporated</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#ifndef PCIE_H_</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define PCIE_H_</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/*                             Macros                                         */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gab2fcbb57f124c1e2283ef78f84d91228">   66</a></span>&#160;<span class="preprocessor">#define PCIE_MAX_PERIPHS    (4U)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga59ed38b0f39b9e8f1b9104473116715f">   72</a></span>&#160;<span class="preprocessor">#define PCIE_MAX_MSI_IRQ    (32U)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga93866bbca015d493f70b9208adc2873d">   78</a></span>&#160;<span class="preprocessor">#define PCIE_MAX_MSIX_IRQ   (2048U)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga55fc5bad0890960732a6154655c72155">   84</a></span>&#160;<span class="preprocessor">#define PCIE_MAX_NUM_IBATU   (6U)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/*                         Structures and Enums                               */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga3713c97a68334b2893002f5eb6a83b32">   93</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;{</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32a0b6d26aa350d28d2e431a15c2ff0bf5d">   95</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32a0b6d26aa350d28d2e431a15c2ff0bf5d">PCIE_EP_MODE</a> = 0,    </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32ae0a8c043b94a636ffc8f7eff48a02529">   96</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32ae0a8c043b94a636ffc8f7eff48a02529">PCIE_LEGACY_EP_MODE</a>, </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32ae95e14ab053f435c3a23b855ebf725aa">PCIE_RC_MODE</a>         </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32ae95e14ab053f435c3a23b855ebf725aa">   98</a></span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#ga3713c97a68334b2893002f5eb6a83b32">Pcie_Mode</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gaf143d427af0d51ac19231c9f8bce709e">  103</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;{</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf143d427af0d51ac19231c9f8bce709ea5bfccfb6b6b96de9bfe31c451a87613c">  105</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf143d427af0d51ac19231c9f8bce709ea5bfccfb6b6b96de9bfe31c451a87613c">PCIE_GEN1</a> = 1,      </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf143d427af0d51ac19231c9f8bce709eaf1a9c39d97d197cad54a3835fa7647f4">  106</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf143d427af0d51ac19231c9f8bce709eaf1a9c39d97d197cad54a3835fa7647f4">PCIE_GEN2</a> = 2,      </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf143d427af0d51ac19231c9f8bce709ea40355d08cc05a4d32476216e79272be2">  107</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf143d427af0d51ac19231c9f8bce709ea40355d08cc05a4d32476216e79272be2">PCIE_GEN3</a> = 3,      </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#gaf143d427af0d51ac19231c9f8bce709e">Pcie_Gen</a>;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga7fb1942921f3db590e63099e56137f1e">  114</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1eae6d8e14affc4ba15adce033e8d051329">  116</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1eae6d8e14affc4ba15adce033e8d051329">PCIE_REFCLK_MODE_INT_NOSSC_OUTDIS</a>   = 1,   </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea993693594f5d72304d2f3f30ea0cb95b">  117</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea993693594f5d72304d2f3f30ea0cb95b">PCIE_REFCLK_MODE_INT_SSC_OUTDIS</a>     = 2,   </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea348106a8a75cd1e967366a7d23efe126">  118</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea348106a8a75cd1e967366a7d23efe126">PCIE_REFCLK_MODE_INT_NOSSC_OUTEN</a>    = 3,   </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea1a5e7dbe94895da2093239f6820fe6fc">  119</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea1a5e7dbe94895da2093239f6820fe6fc">PCIE_REFCLK_MODE_INT_SSC_OUTEN</a>      = 4,   </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1eadd247bdccef440efdde8bb341ad7c7a9">  120</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1eadd247bdccef440efdde8bb341ad7c7a9">PCIE_REFCLK_MODE_EXT_NOSSC</a>          = 5,   </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea67de847db3e429fea5123faa91546f1c">  121</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea67de847db3e429fea5123faa91546f1c">PCIE_REFCLK_MODE_EXT_SSC</a>            = 6,   </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#ga7fb1942921f3db590e63099e56137f1e">Pcie_RefClk_Mode</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga6fcb2a2c0c9f765804ded62889a206f1">  128</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;{</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga6fcb2a2c0c9f765804ded62889a206f1a3c897890b04a6e62e7dfb3c485113765">  130</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga6fcb2a2c0c9f765804ded62889a206f1a3c897890b04a6e62e7dfb3c485113765">PCIE_REFCLK_SRIS_DISABLED</a>   = 0,   </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga6fcb2a2c0c9f765804ded62889a206f1a19c1a082bfe5007d136368e306fd656c">  131</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga6fcb2a2c0c9f765804ded62889a206f1a19c1a082bfe5007d136368e306fd656c">PCIE_REFCLK_SRIS_ENABLED</a>    = 1,   </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#ga6fcb2a2c0c9f765804ded62889a206f1">Pcie_SRIS_Mode</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga73e51b69c8de963a2154078689481c2a">  137</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga73e51b69c8de963a2154078689481c2aaa924c77db588cf9a898fff00fecdc2de">  139</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga73e51b69c8de963a2154078689481c2aaa924c77db588cf9a898fff00fecdc2de">PCIE_PWR_STATE_D0</a>    = 0,      </div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga73e51b69c8de963a2154078689481c2aa8da5f4ead6d46b1be471f2f8068c988b">  140</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga73e51b69c8de963a2154078689481c2aa8da5f4ead6d46b1be471f2f8068c988b">PCIE_PWR_STATE_D1</a>    = 1,      </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga73e51b69c8de963a2154078689481c2aa9105113c61036ea8a8e1b653774b2b9d">  141</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga73e51b69c8de963a2154078689481c2aa9105113c61036ea8a8e1b653774b2b9d">PCIE_PWR_STATE_D3hot</a> = 2,      </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#ga73e51b69c8de963a2154078689481c2a">Pcie_PwrState</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga23687c97c3827338b112895dea5eb400">  147</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400a586ff639f3ee66ee15c3b81d5469e4fe">  149</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400a586ff639f3ee66ee15c3b81d5469e4fe">PCIE_INT_PINNONE</a> = 0,          </div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400ae2c4f5eeb3266240be9178f46211d00d">  150</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400ae2c4f5eeb3266240be9178f46211d00d">PCIE_INT_PINA</a>    = 1,          </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400a3e4803b9a0d770903eda80a22c8e9dd3">  151</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400a3e4803b9a0d770903eda80a22c8e9dd3">PCIE_INT_PINB</a>    = 2,          </div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400ade74ee6c648cc2e48d668052af4e772e">  152</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400ade74ee6c648cc2e48d668052af4e772e">PCIE_INT_PINC</a>    = 3,          </div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400afaabd2f6af8a3d7ad0108dd6611b974f">  153</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400afaabd2f6af8a3d7ad0108dd6611b974f">PCIE_INT_PIND</a>    = 4,          </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#ga23687c97c3827338b112895dea5eb400">Pcie_IntPin</a>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">  159</a></span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">void</span> *<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structPcie__DeviceCfgBaseAddr.html">  165</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;{</div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="structPcie__DeviceCfgBaseAddr.html#a8bcf0e98bba0ca242b7ea9b8f651af3a">  168</a></span>&#160;    <span class="keywordtype">void</span>              *<a class="code" href="structPcie__DeviceCfgBaseAddr.html#a8bcf0e98bba0ca242b7ea9b8f651af3a">cfgBase</a>;</div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="structPcie__DeviceCfgBaseAddr.html#a55675d9c5e99305b3f1f9756f5c5e666">  170</a></span>&#160;    <span class="keywordtype">void</span>              *<a class="code" href="structPcie__DeviceCfgBaseAddr.html#a55675d9c5e99305b3f1f9756f5c5e666">dataBase</a>;</div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="structPcie__DeviceCfgBaseAddr.html#a49218c71ed526d48584f57f5c52e2bcc">  172</a></span>&#160;    uint32_t           <a class="code" href="structPcie__DeviceCfgBaseAddr.html#a49218c71ed526d48584f57f5c52e2bcc">dataReserved</a>;</div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structPcie__DeviceCfgBaseAddr.html#ad69bfb1423c38231c4b5211834522978">  174</a></span>&#160;    <span class="keywordtype">void</span>              *<a class="code" href="structPcie__DeviceCfgBaseAddr.html#ad69bfb1423c38231c4b5211834522978">devParams</a>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;} <a class="code" href="structPcie__DeviceCfgBaseAddr.html">Pcie_DeviceCfgBaseAddr</a>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gab157746d2cddf57e04970cc728203500">  180</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggab157746d2cddf57e04970cc728203500a4b1ce853788efa2c6e3e96fd8504aaa4">  182</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggab157746d2cddf57e04970cc728203500a4b1ce853788efa2c6e3e96fd8504aaa4">PCIE_BAR_NON_PREF</a> = 0,    </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggab157746d2cddf57e04970cc728203500a7ab4e68bf0d6509fea6dd554d4ea6a7a">PCIE_BAR_PREF</a>             </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggab157746d2cddf57e04970cc728203500a7ab4e68bf0d6509fea6dd554d4ea6a7a">  184</a></span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#gab157746d2cddf57e04970cc728203500">Pcie_BarPref</a>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga2232280353dc1a7c6053f3c108375432">  189</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{</div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga2232280353dc1a7c6053f3c108375432a124602fad81971524b2363611cc8fa80">  191</a></span>&#160;  <a class="code" href="group__DRV__PCIE__MODULE.html#gga2232280353dc1a7c6053f3c108375432a124602fad81971524b2363611cc8fa80">PCIE_BAR_TYPE32</a> = 0,    </div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga2232280353dc1a7c6053f3c108375432a410c7f6e4530bec530f091806b8116cd">  192</a></span>&#160;  <a class="code" href="group__DRV__PCIE__MODULE.html#gga2232280353dc1a7c6053f3c108375432a410c7f6e4530bec530f091806b8116cd">PCIE_BAR_RSVD</a>,          </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="group__DRV__PCIE__MODULE.html#gga2232280353dc1a7c6053f3c108375432a227128e1e395b721b20254283e5698fd">PCIE_BAR_TYPE64</a>         </div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga2232280353dc1a7c6053f3c108375432a227128e1e395b721b20254283e5698fd">  194</a></span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#ga2232280353dc1a7c6053f3c108375432">Pcie_BarType</a>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga44140d2ee3e4893c96ee847ddef25365">  199</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;{</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga44140d2ee3e4893c96ee847ddef25365aa9ba200f304e6d645b62da5407e464a7">  201</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga44140d2ee3e4893c96ee847ddef25365aa9ba200f304e6d645b62da5407e464a7">PCIE_BAR_MEM_MEM</a> = 0,    </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga44140d2ee3e4893c96ee847ddef25365aad94c63d069111a0190beef14e5cd331">PCIE_BAR_MEM_IO</a>          </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga44140d2ee3e4893c96ee847ddef25365aad94c63d069111a0190beef14e5cd331">  203</a></span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#ga44140d2ee3e4893c96ee847ddef25365">Pcie_BarMem</a>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga4f83e43018d564b4def655ce655d2b12">  210</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__DRV__PCIE__MODULE.html#ga4f83e43018d564b4def655ce655d2b12">Pcie_AtuRegionDir</a></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga4f83e43018d564b4def655ce655d2b12a25ff011d6c8d0b510616bc8a22178e2b">  212</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga4f83e43018d564b4def655ce655d2b12a25ff011d6c8d0b510616bc8a22178e2b">PCIE_ATU_REGION_DIR_OUTBOUND</a>, </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga4f83e43018d564b4def655ce655d2b12ad5e2a2a37ef8573d716abf5ed153ea1f">PCIE_ATU_REGION_DIR_INBOUND</a>   </div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga4f83e43018d564b4def655ce655d2b12ad5e2a2a37ef8573d716abf5ed153ea1f">  214</a></span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#ga4f83e43018d564b4def655ce655d2b12">Pcie_AtuRegionDir</a>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gaf862ef4f28955c0fb71cb2472f31885b">  220</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__DRV__PCIE__MODULE.html#gaf862ef4f28955c0fb71cb2472f31885b">Pcie_TlpType</a></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;{</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885bac64aa90dbbbd9bcedec07382e126de3e">  222</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885bac64aa90dbbbd9bcedec07382e126de3e">PCIE_TLP_TYPE_MEM</a>, </div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885baae8e47362704cc5147ebd76146a24475">  223</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885baae8e47362704cc5147ebd76146a24475">PCIE_TLP_TYPE_IO</a>,  </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885bad22aa65e4490b931b9e12734c92eba8e">PCIE_TLP_TYPE_CFG</a>  </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885bad22aa65e4490b931b9e12734c92eba8e">  226</a></span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#gaf862ef4f28955c0fb71cb2472f31885b">Pcie_TlpType</a>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga26d2149ed64b5633483531913b3c8702">  231</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__DRV__PCIE__MODULE.html#ga26d2149ed64b5633483531913b3c8702">Pcie_AtuRegionMatchMode</a></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;{</div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga26d2149ed64b5633483531913b3c8702afa2bcd1f50462d8fc8130bafb71644f8">  233</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga26d2149ed64b5633483531913b3c8702afa2bcd1f50462d8fc8130bafb71644f8">PCIE_ATU_REGION_MATCH_MODE_ADDR</a>, </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga26d2149ed64b5633483531913b3c8702a4de79bae798284c172a923a843484fa8">PCIE_ATU_REGION_MATCH_MODE_BAR</a>   </div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga26d2149ed64b5633483531913b3c8702a4de79bae798284c172a923a843484fa8">  235</a></span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#ga26d2149ed64b5633483531913b3c8702">Pcie_AtuRegionMatchMode</a>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="structPcie__ObAtuCfg.html">  240</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;{</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="structPcie__ObAtuCfg.html#abfe00e14b27bc27ae814a2bc538c8230">  243</a></span>&#160;    uint32_t <a class="code" href="structPcie__ObAtuCfg.html#abfe00e14b27bc27ae814a2bc538c8230">regionIndex</a>;</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="structPcie__ObAtuCfg.html#a8bd367a6dbed6bde59a736f82b653418">  245</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gaf862ef4f28955c0fb71cb2472f31885b">Pcie_TlpType</a> <a class="code" href="structPcie__ObAtuCfg.html#a8bd367a6dbed6bde59a736f82b653418">tlpType</a>;</div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="structPcie__ObAtuCfg.html#a703ca6e9d79b27b4fc27ae46148fb1ef">  247</a></span>&#160;    uint32_t <a class="code" href="structPcie__ObAtuCfg.html#a703ca6e9d79b27b4fc27ae46148fb1ef">lowerBaseAddr</a>;</div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="structPcie__ObAtuCfg.html#afb3cf0427b9e404e7fe45565d58f2207">  249</a></span>&#160;    uint32_t <a class="code" href="structPcie__ObAtuCfg.html#afb3cf0427b9e404e7fe45565d58f2207">upperBaseAddr</a>;</div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="structPcie__ObAtuCfg.html#ab2c5b3639e8eec05d7d96f1a47a654ea">  251</a></span>&#160;    uint32_t <a class="code" href="structPcie__ObAtuCfg.html#ab2c5b3639e8eec05d7d96f1a47a654ea">regionWindowSize</a>;</div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structPcie__ObAtuCfg.html#a1d09726524f16e09d27380fda310ca0c">  253</a></span>&#160;    uint32_t <a class="code" href="structPcie__ObAtuCfg.html#a1d09726524f16e09d27380fda310ca0c">lowerTargetAddr</a>;</div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="structPcie__ObAtuCfg.html#a90da6d5cd9690f78d1b9f63f0fdb5642">  255</a></span>&#160;    uint32_t <a class="code" href="structPcie__ObAtuCfg.html#a90da6d5cd9690f78d1b9f63f0fdb5642">upperTargetAddr</a>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;} <a class="code" href="structPcie__ObAtuCfg.html">Pcie_ObAtuCfg</a>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structPcie__IbAtuCfg.html">  261</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;{</div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structPcie__IbAtuCfg.html#ab0889df6454f820f941f67352516dadb">  264</a></span>&#160;    uint32_t <a class="code" href="structPcie__IbAtuCfg.html#ab0889df6454f820f941f67352516dadb">regionIndex</a>;</div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="structPcie__IbAtuCfg.html#aea2e0859fb093f6f8e466c00f284d344">  266</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gaf862ef4f28955c0fb71cb2472f31885b">Pcie_TlpType</a> <a class="code" href="structPcie__IbAtuCfg.html#aea2e0859fb093f6f8e466c00f284d344">tlpType</a>;</div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="structPcie__IbAtuCfg.html#a1020e0f230e08d42c1d47ef5a7de4762">  268</a></span>&#160;    uint32_t <a class="code" href="structPcie__IbAtuCfg.html#a1020e0f230e08d42c1d47ef5a7de4762">lowerBaseAddr</a>;</div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="structPcie__IbAtuCfg.html#ab643c4f2b23f6961b05a4d61bae1430a">  270</a></span>&#160;    uint32_t <a class="code" href="structPcie__IbAtuCfg.html#ab643c4f2b23f6961b05a4d61bae1430a">upperBaseAddr</a>;</div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="structPcie__IbAtuCfg.html#a70e7db3df4f8eeacd736c601e65cd0c9">  272</a></span>&#160;    uint32_t <a class="code" href="structPcie__IbAtuCfg.html#a70e7db3df4f8eeacd736c601e65cd0c9">regionWindowSize</a>;</div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="structPcie__IbAtuCfg.html#a1e6274b23b95f7210ce59a13a036cd86">  274</a></span>&#160;    uint32_t <a class="code" href="structPcie__IbAtuCfg.html#a1e6274b23b95f7210ce59a13a036cd86">lowerTargetAddr</a>;</div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="structPcie__IbAtuCfg.html#a8a251d88bc43c044bdbac09a7ecdcb8f">  276</a></span>&#160;    uint32_t <a class="code" href="structPcie__IbAtuCfg.html#a8a251d88bc43c044bdbac09a7ecdcb8f">upperTargetAddr</a>;</div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="structPcie__IbAtuCfg.html#ae2bbd85cbf87f3b34d6abc774739a62a">  278</a></span>&#160;    uint32_t <a class="code" href="structPcie__IbAtuCfg.html#ae2bbd85cbf87f3b34d6abc774739a62a">barAperture</a>;</div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structPcie__IbAtuCfg.html#aa83391fa76c2152e3c297f91e322c479">  280</a></span>&#160;    uint32_t <a class="code" href="structPcie__IbAtuCfg.html#aa83391fa76c2152e3c297f91e322c479">barCfg</a>;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;} <a class="code" href="structPcie__IbAtuCfg.html">Pcie_IbAtuCfg</a>;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga15cbd2d384bcaf03f3755ec857e9bb5c">  286</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group__DRV__PCIE__MODULE.html#ga15cbd2d384bcaf03f3755ec857e9bb5c">Pcie_MsiIsr</a>)(<span class="keywordtype">void</span> *arg, uint32_t msiData);</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga2b31de5da673b8a9837bb11d9ae0f558">  291</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group__DRV__PCIE__MODULE.html#ga2b31de5da673b8a9837bb11d9ae0f558">Pcie_MsixIsr</a>)(<span class="keywordtype">void</span> *arg, uint32_t msixData);</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="structPcie__RegisterMsiIsrParams.html">  297</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="structPcie__RegisterMsiIsrParams.html#ac5a0f8f4ab3d773fa4c4fac6397ecc98">  299</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga15cbd2d384bcaf03f3755ec857e9bb5c">Pcie_MsiIsr</a> <a class="code" href="structPcie__RegisterMsiIsrParams.html#ac5a0f8f4ab3d773fa4c4fac6397ecc98">isr</a>;</div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="structPcie__RegisterMsiIsrParams.html#ae34edf281298b91a09b3ff800a0734f7">  301</a></span>&#160;    <span class="keywordtype">void</span> *<a class="code" href="structPcie__RegisterMsiIsrParams.html#ae34edf281298b91a09b3ff800a0734f7">arg</a>;</div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structPcie__RegisterMsiIsrParams.html#af113eaf554f308f2c43b9503607f605f">  308</a></span>&#160;    uint32_t <a class="code" href="structPcie__RegisterMsiIsrParams.html#af113eaf554f308f2c43b9503607f605f">intNum</a>;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;} <a class="code" href="structPcie__RegisterMsiIsrParams.html">Pcie_RegisterMsiIsrParams</a>;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="structPcie__RegisterMsixIsrParams.html">  315</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="structPcie__RegisterMsixIsrParams.html#a5cfb0671377bdd606d813594e41d38d4">  317</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga2b31de5da673b8a9837bb11d9ae0f558">Pcie_MsixIsr</a> <a class="code" href="structPcie__RegisterMsixIsrParams.html#a5cfb0671377bdd606d813594e41d38d4">isr</a>;</div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="structPcie__RegisterMsixIsrParams.html#a4840e9c009f47c5eb77cfb8af649d31d">  319</a></span>&#160;    <span class="keywordtype">void</span> *<a class="code" href="structPcie__RegisterMsixIsrParams.html#a4840e9c009f47c5eb77cfb8af649d31d">arg</a>;</div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="structPcie__RegisterMsixIsrParams.html#aa51524c388719d02a57ec341b965bc3e">  326</a></span>&#160;    uint32_t <a class="code" href="structPcie__RegisterMsixIsrParams.html#aa51524c388719d02a57ec341b965bc3e">intNum</a>;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;} <a class="code" href="structPcie__RegisterMsixIsrParams.html">Pcie_RegisterMsixIsrParams</a>;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="structPcie__MsiIsrCtrl.html">  332</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="structPcie__MsiIsrCtrl.html#a4947b65b57ea02264356f59e714f44fa">  334</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga15cbd2d384bcaf03f3755ec857e9bb5c">Pcie_MsiIsr</a> isr[<a class="code" href="group__DRV__PCIE__MODULE.html#ga59ed38b0f39b9e8f1b9104473116715f">PCIE_MAX_MSI_IRQ</a>];</div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="structPcie__MsiIsrCtrl.html#a0d6114734dd1f21192770e9b0af5fa22">  336</a></span>&#160;    <span class="keywordtype">void</span> *isrArgs[<a class="code" href="group__DRV__PCIE__MODULE.html#ga59ed38b0f39b9e8f1b9104473116715f">PCIE_MAX_MSI_IRQ</a>];</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;} <a class="code" href="structPcie__MsiIsrCtrl.html">Pcie_MsiIsrCtrl</a>;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="structPcie__MsixIsrCtrl.html">  342</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="structPcie__MsixIsrCtrl.html#ac5fc264e301306aa5bfffab7ae97df25">  344</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga2b31de5da673b8a9837bb11d9ae0f558">Pcie_MsixIsr</a> isr[<a class="code" href="group__DRV__PCIE__MODULE.html#ga93866bbca015d493f70b9208adc2873d">PCIE_MAX_MSIX_IRQ</a>];</div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="structPcie__MsixIsrCtrl.html#a96108c4c45a114af584dee589e44c478">  346</a></span>&#160;    <span class="keywordtype">void</span> *isrArgs[<a class="code" href="group__DRV__PCIE__MODULE.html#ga93866bbca015d493f70b9208adc2873d">PCIE_MAX_MSIX_IRQ</a>];</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;} <a class="code" href="structPcie__MsixIsrCtrl.html">Pcie_MsixIsrCtrl</a>;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="structPcie__MsixTblEntry.html">  352</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="comment">/* Address to write to for MSIx interrupt */</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="structPcie__MsixTblEntry.html#a0b9e36d474ec26ca089d981c47b53323">  354</a></span>&#160;    uintptr_t <a class="code" href="structPcie__MsixTblEntry.html#a0b9e36d474ec26ca089d981c47b53323">addr</a>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="comment">/* Data to write to for MSIx interrupt */</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="structPcie__MsixTblEntry.html#af4c7d2d6cb89f15d8796cee1d1b4b990">  356</a></span>&#160;    uint32_t <a class="code" href="structPcie__MsixTblEntry.html#af4c7d2d6cb89f15d8796cee1d1b4b990">data</a>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="comment">/* Indentifies if a function is restricted from sending MSIx */</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="structPcie__MsixTblEntry.html#a81dcf0493aef9a7396b598f40f1852b8">  358</a></span>&#160;    uint32_t <a class="code" href="structPcie__MsixTblEntry.html#a81dcf0493aef9a7396b598f40f1852b8">vector_ctrl</a>;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;} <a class="code" href="structPcie__MsixTblEntry.html">Pcie_MsixTblEntry</a>;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="structPcie__MsixTbl.html">  361</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;{</div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="structPcie__MsixTbl.html#ab3a6e486b290e553c49a37a71c84803f">  363</a></span>&#160;    <a class="code" href="structPcie__MsixTblEntry.html">Pcie_MsixTblEntry</a> tbl[<a class="code" href="group__DRV__PCIE__MODULE.html#ga93866bbca015d493f70b9208adc2873d">PCIE_MAX_MSIX_IRQ</a>];</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;} <a class="code" href="structPcie__MsixTbl.html">Pcie_MsixTbl</a>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html">  374</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;{</div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a899412da97c4e90a11fbc4cf903a007b">  377</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#a899412da97c4e90a11fbc4cf903a007b">deviceNum</a>;</div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#aa429e066185dad9597b4bdcd91c1ed32">  379</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga3713c97a68334b2893002f5eb6a83b32">Pcie_Mode</a> <a class="code" href="structPcie__Attrs.html#aa429e066185dad9597b4bdcd91c1ed32">operationMode</a>;</div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#ab5000f9da016e178dd03869659b21724">  381</a></span>&#160;    uint16_t <a class="code" href="structPcie__Attrs.html#ab5000f9da016e178dd03869659b21724">vendorId</a>;</div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a1975fec575fce31f477e21c686cf00aa">  383</a></span>&#160;    uint16_t <a class="code" href="structPcie__Attrs.html#a1975fec575fce31f477e21c686cf00aa">deviceId</a>;</div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a1e53cf8eb5ee5c7f148329b860e3fae1">  385</a></span>&#160;    uint16_t <a class="code" href="structPcie__Attrs.html#a1e53cf8eb5ee5c7f148329b860e3fae1">subSysVendorId</a>;</div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a84d5c933c9943c06cfe17aac440c4dae">  387</a></span>&#160;    uint16_t <a class="code" href="structPcie__Attrs.html#a84d5c933c9943c06cfe17aac440c4dae">subSystemId</a>;</div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#adb0f0be394a249f005fbcc9acf2d5973">  389</a></span>&#160;    uint8_t <a class="code" href="structPcie__Attrs.html#adb0f0be394a249f005fbcc9acf2d5973">classCode</a>;</div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a92e6a8a6dbeeba364fdd0a9c251d0540">  391</a></span>&#160;    uint8_t <a class="code" href="structPcie__Attrs.html#a92e6a8a6dbeeba364fdd0a9c251d0540">subClassCode</a>;</div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a55123b9444c6d4d824e6406da899cf61">  393</a></span>&#160;    uint8_t <a class="code" href="structPcie__Attrs.html#a55123b9444c6d4d824e6406da899cf61">progIntrface</a>;</div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#aa7c65cbfb76ab81961f617856b14122b">  395</a></span>&#160;    uint8_t <a class="code" href="structPcie__Attrs.html#aa7c65cbfb76ab81961f617856b14122b">revId</a>;</div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a4166fcffbe9a2021c1a93d0dd3fe40c7">  397</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gaf143d427af0d51ac19231c9f8bce709e">Pcie_Gen</a> <a class="code" href="structPcie__Attrs.html#a4166fcffbe9a2021c1a93d0dd3fe40c7">gen</a>;</div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a398826c31bbdea01eadd1293c1b4b09e">  399</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#a398826c31bbdea01eadd1293c1b4b09e">numLanes</a>;</div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a4be425b18e09f076ca7669463d6fde85">  401</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga7fb1942921f3db590e63099e56137f1e">Pcie_RefClk_Mode</a> <a class="code" href="structPcie__Attrs.html#a4be425b18e09f076ca7669463d6fde85">refclk_mode</a>;</div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a69057b1997a2e79c617dd37e465bc047">  403</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga6fcb2a2c0c9f765804ded62889a206f1">Pcie_SRIS_Mode</a> <a class="code" href="structPcie__Attrs.html#a69057b1997a2e79c617dd37e465bc047">sris_mode</a>;</div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#af6ddf825af2282f8052a23732238dc6b">  405</a></span>&#160;    <a class="code" href="structPcie__ObAtuCfg.html">Pcie_ObAtuCfg</a> *<a class="code" href="structPcie__Attrs.html#af6ddf825af2282f8052a23732238dc6b">obAtu</a>;</div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a7dbde98f5811724e0f88d0d11fbe399b">  407</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#a7dbde98f5811724e0f88d0d11fbe399b">obAtuNum</a>;</div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#ac1b0931ad1e607e3519be1086e9fc37e">  409</a></span>&#160;    <a class="code" href="structPcie__IbAtuCfg.html">Pcie_IbAtuCfg</a> *<a class="code" href="structPcie__Attrs.html#ac1b0931ad1e607e3519be1086e9fc37e">ibAtu</a>;</div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a14ca3a5536e8310f77a2a9a5afc395ba">  411</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#a14ca3a5536e8310f77a2a9a5afc395ba">ibAtuNum</a>;</div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a4d18a00885d987dcc82b9273e3d5dec5">  413</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga23687c97c3827338b112895dea5eb400">Pcie_IntPin</a> <a class="code" href="structPcie__Attrs.html#a4d18a00885d987dcc82b9273e3d5dec5">intPin</a>;</div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#ab25326ef413fe4991c4aa988a333520e">  415</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#ab25326ef413fe4991c4aa988a333520e">msiGlobalEventNum</a>;</div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a224419ab0243244031e114102a1af3d2">  417</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#a224419ab0243244031e114102a1af3d2">msiRingNum</a>;</div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#aa1550d16e653688c650fe233a80affd8">  419</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#aa1550d16e653688c650fe233a80affd8">msiIntNum</a>;</div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a003d28890b025810ce85ca6bf2db7c3a">  421</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#a003d28890b025810ce85ca6bf2db7c3a">msiIrqEnableFlag</a>;</div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a5eef0433846442c483aafc63ec8868da">  423</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#a5eef0433846442c483aafc63ec8868da">msiMmc</a>;</div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a390a84d378bbecb640eb97dab92c07b5">  425</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#a390a84d378bbecb640eb97dab92c07b5">msiMme</a>;</div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#abbdeab888cddd6c771316c267ef38b26">  427</a></span>&#160;    <a class="code" href="structPcie__MsiIsrCtrl.html">Pcie_MsiIsrCtrl</a> *<a class="code" href="structPcie__Attrs.html#abbdeab888cddd6c771316c267ef38b26">msiIsrCtrl</a>;</div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#af7e8e387849442fdcb74d1f7fd89d9ab">  429</a></span>&#160;    uint8_t *<a class="code" href="structPcie__Attrs.html#af7e8e387849442fdcb74d1f7fd89d9ab">msiRingMem</a>;</div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a563490ace6f7b9911c87c92901d6cb4f">  431</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#a563490ace6f7b9911c87c92901d6cb4f">msixGlobalEventNum</a>;</div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#ad4d1faa437bf344a00072ddf6816802a">  433</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#ad4d1faa437bf344a00072ddf6816802a">msixRingNum</a>;</div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#afbbb3b0df952fa06d0b19eae0ad5cefb">  435</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#afbbb3b0df952fa06d0b19eae0ad5cefb">msixIntNum</a>;</div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a24f28a3b2eb755460a6f3154d5344234">  437</a></span>&#160;    uint32_t <a class="code" href="structPcie__Attrs.html#a24f28a3b2eb755460a6f3154d5344234">msixIrqEnableFlag</a>;</div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a3d655820db28611d82b715c457c78ef0">  439</a></span>&#160;    <a class="code" href="structPcie__MsixTbl.html">Pcie_MsixTbl</a> *<a class="code" href="structPcie__Attrs.html#a3d655820db28611d82b715c457c78ef0">epMsixTbl</a>;</div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#a6bd7d544c5ee7aaf0ab3fa9dc81933d1">  441</a></span>&#160;    <a class="code" href="structPcie__MsixIsrCtrl.html">Pcie_MsixIsrCtrl</a> *<a class="code" href="structPcie__Attrs.html#a6bd7d544c5ee7aaf0ab3fa9dc81933d1">msixIsrCtrl</a>;</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="structPcie__Attrs.html#adbe255e1514055910f04e09553894b82">  443</a></span>&#160;    uint8_t *<a class="code" href="structPcie__Attrs.html#adbe255e1514055910f04e09553894b82">msixRingMem</a>;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;} <a class="code" href="structPcie__Attrs.html">Pcie_Attrs</a>;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160; </div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="structPcie__Object.html">  449</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;{</div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="structPcie__Object.html#ad1d79044c1080d5c60a21f5e639ce2fd">  452</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> <a class="code" href="structPcie__Object.html#ad1d79044c1080d5c60a21f5e639ce2fd">handle</a>;</div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="structPcie__Object.html#a8c096b3c50c3109356ceec56960b6ee6">  454</a></span>&#160;    <a class="code" href="structPcie__DeviceCfgBaseAddr.html">Pcie_DeviceCfgBaseAddr</a> *<a class="code" href="structPcie__Object.html#a8c096b3c50c3109356ceec56960b6ee6">bases</a>;</div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="structPcie__Object.html#a894c076d1ced4f16df5dbf39ec585f55">  456</a></span>&#160;    uint32_t <a class="code" href="structPcie__Object.html#a894c076d1ced4f16df5dbf39ec585f55">cfgDone</a>;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;} <a class="code" href="structPcie__Object.html">Pcie_Object</a>;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160; </div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="structPcie__DeviceCfg.html">  466</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;{</div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="structPcie__DeviceCfg.html#a1215a35499d92531cf8a8c87aa7691f0">  469</a></span>&#160;    <a class="code" href="structPcie__DeviceCfgBaseAddr.html">Pcie_DeviceCfgBaseAddr</a> *basesPtr[<a class="code" href="group__DRV__PCIE__MODULE.html#gab2fcbb57f124c1e2283ef78f84d91228">PCIE_MAX_PERIPHS</a>];</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;} <a class="code" href="structPcie__DeviceCfg.html">Pcie_DeviceCfg</a>;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160; </div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="structPcie__InitCfg.html">  478</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;{</div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="structPcie__InitCfg.html#a37ed15ef58edf530a1a3aa1425806576">  481</a></span>&#160;    <a class="code" href="structPcie__DeviceCfg.html">Pcie_DeviceCfg</a> <a class="code" href="structPcie__InitCfg.html#a37ed15ef58edf530a1a3aa1425806576">dev</a>;</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;} <a class="code" href="structPcie__InitCfg.html">Pcie_InitCfg</a>;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160; </div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160; </div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="structPcie__Config.html">  491</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;{</div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="structPcie__Config.html#a0517dde1ae0d2287cffdc9bada227abb">  493</a></span>&#160;    <a class="code" href="structPcie__Object.html">Pcie_Object</a> *<a class="code" href="structPcie__Config.html#a0517dde1ae0d2287cffdc9bada227abb">object</a>;</div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="structPcie__Config.html#a935530a674bd1814e8f9d596740bb1b6">  494</a></span>&#160;    <a class="code" href="structPcie__Attrs.html">Pcie_Attrs</a> *<a class="code" href="structPcie__Config.html#a935530a674bd1814e8f9d596740bb1b6">attrs</a>;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;} <a class="code" href="structPcie__Config.html">Pcie_Config</a>;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160; </div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga64b04fa965f22414b8f62d55fed21469">  505</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;{</div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga64b04fa965f22414b8f62d55fed21469af2d06e26f5c9b7025a906b7ca64a3154">  507</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga64b04fa965f22414b8f62d55fed21469af2d06e26f5c9b7025a906b7ca64a3154">PCIE_LOCATION_LOCAL</a>,     </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gga64b04fa965f22414b8f62d55fed21469a8cbbc5b8b0050389cfc376c91e78311e">PCIE_LOCATION_REMOTE</a>     </div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gga64b04fa965f22414b8f62d55fed21469a8cbbc5b8b0050389cfc376c91e78311e">  509</a></span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#ga64b04fa965f22414b8f62d55fed21469">Pcie_Location</a>;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160; </div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gaf9de849d1afb69bf0ce073745ffdc884">  514</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;{</div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a6f36e7d8baa4b661c013ba48ce1f30a9">  516</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a6f36e7d8baa4b661c013ba48ce1f30a9">PCIE_LTSSM_DETECT_QUIET</a>=0,      </div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a1687031a518fe59da89b52fa6c36e412">  517</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a1687031a518fe59da89b52fa6c36e412">PCIE_LTSSM_DETECT_ACT</a>,          </div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884afc8afeb75fe5260db0a1401f86228dd5">  518</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884afc8afeb75fe5260db0a1401f86228dd5">PCIE_LTSSM_POLL_ACTIVE</a>,         </div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a137e15c7140cd7227a6c2ba89dca9a14">  519</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a137e15c7140cd7227a6c2ba89dca9a14">PCIE_LTSSM_POLL_COMPLIANCE</a>,     </div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884ae9c9276612b15b78e449f6459569bc45">  520</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884ae9c9276612b15b78e449f6459569bc45">PCIE_LTSSM_POLL_CONFIG</a>,         </div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aadf1262d4d30d7e6914aaca8ba98350e">  521</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aadf1262d4d30d7e6914aaca8ba98350e">PCIE_LTSSM_PRE_DETECT_QUIET</a>,    </div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aec40092a70a88c0ba1be51f08eed7fe6">  522</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aec40092a70a88c0ba1be51f08eed7fe6">PCIE_LTSSM_DETECT_WAIT</a>,         </div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a9058447f9c4939429a29e8cc190170c8">  523</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a9058447f9c4939429a29e8cc190170c8">PCIE_LTSSM_CFG_LINKWD_START</a>,    </div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a729025cee51838262d25ea50457683bf">  524</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a729025cee51838262d25ea50457683bf">PCIE_LTSSM_CFG_LINKWD_ACEPT</a>,    </div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a28bce285a31dcf85ee8a6c3fbcabf8c9">  525</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a28bce285a31dcf85ee8a6c3fbcabf8c9">PCIE_LTSSM_CFG_LANENUM_WAIT</a>,    </div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a6a9505131f85cbf247f6a5b9acd645bc">  526</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a6a9505131f85cbf247f6a5b9acd645bc">PCIE_LTSSM_CFG_LANENUM_ACEPT</a>,   </div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a1ce00c784186105381027605267f22e1">  527</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a1ce00c784186105381027605267f22e1">PCIE_LTSSM_CFG_COMPLETE</a>,        </div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a6c3eb3d025da8fc46b6221a45bfaf004">  528</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a6c3eb3d025da8fc46b6221a45bfaf004">PCIE_LTSSM_CFG_IDLE</a>,            </div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a36808ecbdc9c7ad94b38e0f3d0558c26">  529</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a36808ecbdc9c7ad94b38e0f3d0558c26">PCIE_LTSSM_RCVRY_LOCK</a>,          </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a756d003656570c5c9c7009f02e326f05">  530</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a756d003656570c5c9c7009f02e326f05">PCIE_LTSSM_RCVRY_SPEED</a>,         </div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a10bf2fa6f5f03f376ce6fb93954fa0e7">  531</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a10bf2fa6f5f03f376ce6fb93954fa0e7">PCIE_LTSSM_RCVRY_RCVRCFG</a>,       </div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884af50b03ae74f5a80c5a700a8a14c4bd06">  532</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884af50b03ae74f5a80c5a700a8a14c4bd06">PCIE_LTSSM_RCVRY_IDLE</a>,          </div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a3a0c6b66c37e15c232fee55388f8a637">  533</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a3a0c6b66c37e15c232fee55388f8a637">PCIE_LTSSM_L0</a>,                  </div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a1ca30301076d665168aef99883a53cf0">  534</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a1ca30301076d665168aef99883a53cf0">PCIE_LTSSM_L0S</a>,                 </div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a521c3124f761e46e1258413e1ee378bb">  535</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a521c3124f761e46e1258413e1ee378bb">PCIE_LTSSM_L123_SEND_EIDLE</a>,     </div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a02dfff9f366a5e9ccaebe02aed3bee47">  536</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a02dfff9f366a5e9ccaebe02aed3bee47">PCIE_LTSSM_L1_IDLE</a>,             </div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aa39c69bc2ffe6e3861a522fcaf161818">  537</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aa39c69bc2ffe6e3861a522fcaf161818">PCIE_LTSSM_L2_IDLE</a>,             </div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a953b9d4a980514a3fedaebdc07cb761b">  538</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a953b9d4a980514a3fedaebdc07cb761b">PCIE_LTSSM_L2_WAKE</a>,             </div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aab06f9b186fc398686f66abd16a08743">  539</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aab06f9b186fc398686f66abd16a08743">PCIE_LTSSM_DISABLED_ENTRY</a>,      </div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a93dd8cf537169804f801788f52d1dd6f">  540</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a93dd8cf537169804f801788f52d1dd6f">PCIE_LTSSM_DISABLED_IDLE</a>,       </div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a04dee9cde87635301641d1eafb85fa72">  541</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a04dee9cde87635301641d1eafb85fa72">PCIE_LTSSM_DISABLED</a>,            </div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a0a60d27935b23679d173fe56aa4ea6e0">  542</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a0a60d27935b23679d173fe56aa4ea6e0">PCIE_LTSSM_LPBK_ENTRY</a>,          </div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a7371d0af0b68a719c9705ac301d7298f">  543</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a7371d0af0b68a719c9705ac301d7298f">PCIE_LTSSM_LPBK_ACTIVE</a>,         </div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a8c0440a04c8e41e939f0f2cc6f8d0d06">  544</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a8c0440a04c8e41e939f0f2cc6f8d0d06">PCIE_LTSSM_LPBK_EXIT</a>,           </div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aeedbf73ab512b1c682ce632496b27258">  545</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aeedbf73ab512b1c682ce632496b27258">PCIE_LTSSM_LPBK_EXIT_TIMEOUT</a>,   </div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884afb7b7335c50632e7ba0ad2d4f002c300">  546</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884afb7b7335c50632e7ba0ad2d4f002c300">PCIE_LTSSM_HOT_RESET_ENTRY</a>,     </div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a7ed3c0341c851341ce7adec73f3d9aa1">  547</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a7ed3c0341c851341ce7adec73f3d9aa1">PCIE_LTSSM_HOT_RESET</a>,           </div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a43dd77e7721819ae2ec32f3a30427681">  548</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a43dd77e7721819ae2ec32f3a30427681">PCIE_LTSSM_RCVRY_EQ0</a>,           </div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a54165dd03cbbae1d02f587ac3b5392a6">  549</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a54165dd03cbbae1d02f587ac3b5392a6">PCIE_LTSSM_RCVRY_EQ1</a>,           </div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a9b8cdaf9f515bcd5e6264875e6158f80">  550</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a9b8cdaf9f515bcd5e6264875e6158f80">PCIE_LTSSM_RCVRY_EQ2</a>,           </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a5c21d93c955a2a6ce6f6b643029adc96">PCIE_LTSSM_RCVRY_EQ3</a>            </div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a5c21d93c955a2a6ce6f6b643029adc96">  552</a></span>&#160;} <a class="code" href="group__DRV__PCIE__MODULE.html#gaf9de849d1afb69bf0ce073745ffdc884">Pcie_LtssmState</a>;</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160; </div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="structPcie__BarCfg.html">  563</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>Pcie_BarCfg_s {</div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="structPcie__BarCfg.html#a239182a34c0583e88e62a26d389ebb28">  565</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga64b04fa965f22414b8f62d55fed21469">Pcie_Location</a> <a class="code" href="structPcie__BarCfg.html#a239182a34c0583e88e62a26d389ebb28">location</a>;</div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="structPcie__BarCfg.html#aaa3fa88002a922590968df57ea5d1ddb">  567</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga3713c97a68334b2893002f5eb6a83b32">Pcie_Mode</a> <a class="code" href="structPcie__BarCfg.html#aaa3fa88002a922590968df57ea5d1ddb">mode</a>;</div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="structPcie__BarCfg.html#ad222882396d7bec902218ccb69af160a">  569</a></span>&#160;    uint32_t <a class="code" href="structPcie__BarCfg.html#ad222882396d7bec902218ccb69af160a">base</a>;</div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="structPcie__BarCfg.html#a8f0b694277eadf394a7b865e544a87b0">  571</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gab157746d2cddf57e04970cc728203500">Pcie_BarPref</a> <a class="code" href="structPcie__BarCfg.html#a8f0b694277eadf394a7b865e544a87b0">prefetch</a>;</div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="structPcie__BarCfg.html#a845d41f1f322377d3652e28b0b4ce060">  573</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga2232280353dc1a7c6053f3c108375432">Pcie_BarType</a> <a class="code" href="structPcie__BarCfg.html#a845d41f1f322377d3652e28b0b4ce060">type</a>;</div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="structPcie__BarCfg.html#ab3c2755d8e24fa534ec99a8d2d5e5d79">  575</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga44140d2ee3e4893c96ee847ddef25365">Pcie_BarMem</a> <a class="code" href="structPcie__BarCfg.html#ab3c2755d8e24fa534ec99a8d2d5e5d79">memSpace</a>;</div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="structPcie__BarCfg.html#adcabeffd87611d2f89e105ff2180df60">  577</a></span>&#160;    uint8_t <a class="code" href="structPcie__BarCfg.html#adcabeffd87611d2f89e105ff2180df60">idx</a>;</div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="structPcie__BarCfg.html#aff2b4fcfa5ba0d216cc231cbdcfef507">  579</a></span>&#160;    uint8_t <a class="code" href="structPcie__BarCfg.html#aff2b4fcfa5ba0d216cc231cbdcfef507">barxc</a>;</div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="structPcie__BarCfg.html#a2f92c830a01e2c2a29154736a7f88ccc">  581</a></span>&#160;    uint8_t <a class="code" href="structPcie__BarCfg.html#a2f92c830a01e2c2a29154736a7f88ccc">barxa</a>;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;} <a class="code" href="structPcie__BarCfg.html">Pcie_BarCfg</a>;</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="structPcie__IbTransCfg.html">  588</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>Pcie_IbTransCfg_s {</div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="structPcie__IbTransCfg.html#a79fa9c17f77ba20f99c86e2171ebbee3">  590</a></span>&#160;    uint8_t    <a class="code" href="structPcie__IbTransCfg.html#a79fa9c17f77ba20f99c86e2171ebbee3">ibBar</a>;</div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="structPcie__IbTransCfg.html#a696a0caa93033c3c2b65b9c685475368">  592</a></span>&#160;    uint32_t   <a class="code" href="structPcie__IbTransCfg.html#a696a0caa93033c3c2b65b9c685475368">ibStartAddrLo</a>;</div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="structPcie__IbTransCfg.html#a614c8b7f8a022fa79dd2bbece5db4bdd">  594</a></span>&#160;    uint32_t   <a class="code" href="structPcie__IbTransCfg.html#a614c8b7f8a022fa79dd2bbece5db4bdd">ibStartAddrHi</a>;</div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="structPcie__IbTransCfg.html#aeb8c740298933107c9f035b32a85be51">  596</a></span>&#160;    uint32_t   <a class="code" href="structPcie__IbTransCfg.html#aeb8c740298933107c9f035b32a85be51">ibOffsetAddr</a>;</div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="structPcie__IbTransCfg.html#aba5013d122b85999b008cf34745fc6f4">  598</a></span>&#160;    uint8_t    <a class="code" href="structPcie__IbTransCfg.html#aba5013d122b85999b008cf34745fc6f4">region</a>;</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;} <a class="code" href="structPcie__IbTransCfg.html">Pcie_IbTransCfg</a>;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="structPcie__AtuRegionParams.html">  607</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>Pcie_AtuRegionParams_s</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;{</div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="structPcie__AtuRegionParams.html#a015134c7355464ddedf462d7c3c38287">  609</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga4f83e43018d564b4def655ce655d2b12">Pcie_AtuRegionDir</a>       <a class="code" href="structPcie__AtuRegionParams.html#a015134c7355464ddedf462d7c3c38287">regionDir</a>;</div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="structPcie__AtuRegionParams.html#a5b732f795143afa0b81b68d5915ddd73">  613</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#gaf862ef4f28955c0fb71cb2472f31885b">Pcie_TlpType</a>            <a class="code" href="structPcie__AtuRegionParams.html#a5b732f795143afa0b81b68d5915ddd73">tlpType</a>;</div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="structPcie__AtuRegionParams.html#a53cacc809020c10351eda4bf5fcd39f5">  617</a></span>&#160;    uint32_t                 <a class="code" href="structPcie__AtuRegionParams.html#a53cacc809020c10351eda4bf5fcd39f5">enableRegion</a>;</div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="structPcie__AtuRegionParams.html#a40c31f8f44f5743e9bd37f9bb2c376fd">  619</a></span>&#160;    <a class="code" href="group__DRV__PCIE__MODULE.html#ga26d2149ed64b5633483531913b3c8702">Pcie_AtuRegionMatchMode</a> <a class="code" href="structPcie__AtuRegionParams.html#a40c31f8f44f5743e9bd37f9bb2c376fd">matchMode</a>;</div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="structPcie__AtuRegionParams.html#a64f2b6965f4051ac94bf306957959a91">  623</a></span>&#160;    uint32_t                 <a class="code" href="structPcie__AtuRegionParams.html#a64f2b6965f4051ac94bf306957959a91">barNumber</a>;</div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="structPcie__AtuRegionParams.html#a90fb78441e75d5742f712d47cf9c7b33">  628</a></span>&#160;    uint32_t                 <a class="code" href="structPcie__AtuRegionParams.html#a90fb78441e75d5742f712d47cf9c7b33">lowerBaseAddr</a>;</div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="structPcie__AtuRegionParams.html#a62f2d01d5d2a11b39c1497cfd8f42eab">  633</a></span>&#160;    uint32_t                 <a class="code" href="structPcie__AtuRegionParams.html#a62f2d01d5d2a11b39c1497cfd8f42eab">upperBaseAddr</a>;</div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="structPcie__AtuRegionParams.html#aa95c67ee910df9bd688ce0092b2371db">  638</a></span>&#160;    uint64_t                 <a class="code" href="structPcie__AtuRegionParams.html#aa95c67ee910df9bd688ce0092b2371db">regionWindowSize</a>;</div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="structPcie__AtuRegionParams.html#a515a8e1c77635b9abb2944c57e02b580">  643</a></span>&#160;    uint32_t                 <a class="code" href="structPcie__AtuRegionParams.html#a515a8e1c77635b9abb2944c57e02b580">lowerTargetAddr</a>;</div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="structPcie__AtuRegionParams.html#a0f2a1ed291ec4e855adcc65268571e26">  648</a></span>&#160;    uint32_t                 <a class="code" href="structPcie__AtuRegionParams.html#a0f2a1ed291ec4e855adcc65268571e26">upperTargetAddr</a>;</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;} <a class="code" href="structPcie__AtuRegionParams.html">Pcie_AtuRegionParams</a>;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; </div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="keyword">extern</span> <a class="code" href="structPcie__Config.html">Pcie_Config</a> <a class="code" href="group__DRV__PCIE__MODULE.html#gab29fbe1f67582e96b4722c70baf6634a">gPcieConfig</a>[];</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga560e0b1eca3f0a7702e8a379e656bc96">gPcieConfigNum</a>;</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160; </div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/*                          Function Declarations                             */</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160; </div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga7f59536791677e95fdf889b51e2bf87f">  667</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__PCIE__MODULE.html#ga7f59536791677e95fdf889b51e2bf87f">Pcie_init</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160; </div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9">  679</a></span>&#160;<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> <a class="code" href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9">Pcie_open</a>(uint32_t <a class="code" href="tisci__rm__proxy_8h.html#a852b86a2eaee9852ada7a43e61e311a2">index</a>);</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160; </div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gaeb504e5edd2779a1b9500b74d8355326">  688</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__PCIE__MODULE.html#gaeb504e5edd2779a1b9500b74d8355326">Pcie_close</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle);</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga067010e64808eb2175c0dc5e1b22199a">  697</a></span>&#160;<a class="code" href="structPcie__DeviceCfgBaseAddr.html">Pcie_DeviceCfgBaseAddr</a> *<a class="code" href="group__DRV__PCIE__MODULE.html#ga067010e64808eb2175c0dc5e1b22199a">Pcie_handleGetBases</a> (<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle);</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160; </div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gaa87c55745b053a10c9f852b8d96cf323">  708</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#gaa87c55745b053a10c9f852b8d96cf323">Pcie_setInterfaceMode</a> (<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <a class="code" href="group__DRV__PCIE__MODULE.html#ga3713c97a68334b2893002f5eb6a83b32">Pcie_Mode</a> <a class="code" href="tisci__pm__core_8h.html#ac6ea0c3b0b06f0de63df7bb4adb06ed5">mode</a>, <a class="code" href="group__DRV__PCIE__MODULE.html#gaf143d427af0d51ac19231c9f8bce709e">Pcie_Gen</a> gen);</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160; </div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gac277bdc66abc7f565d56d097f8c494a3">  720</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#gac277bdc66abc7f565d56d097f8c494a3">Pcie_getMemSpaceReserved</a> (<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, uint32_t *resSize);</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; </div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga60c81078edd068f2e940753790998883">  732</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga60c81078edd068f2e940753790998883">Pcie_getMemSpaceRange</a> (<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <span class="keywordtype">void</span> **base, uint32_t *<a class="code" href="tisci__boardcfg_8h.html#aaba88b24a21a6c70c895c0d55f4a69a0">size</a>);</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga47f71e1984fa7d9073ba87a4bdf1be25">  742</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga47f71e1984fa7d9073ba87a4bdf1be25">Pcie_cfgBar</a> (<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <span class="keyword">const</span> <a class="code" href="structPcie__BarCfg.html">Pcie_BarCfg</a> *barCfg);</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160; </div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga988d72e64ce68a8cb385b25e139b1ab7">  754</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga988d72e64ce68a8cb385b25e139b1ab7">Pcie_atuRegionConfig</a> (<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <a class="code" href="group__DRV__PCIE__MODULE.html#ga64b04fa965f22414b8f62d55fed21469">Pcie_Location</a> location,</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;            uint32_t atuRegionIndex, <span class="keyword">const</span> <a class="code" href="structPcie__AtuRegionParams.html">Pcie_AtuRegionParams</a> *atuRegionParams);</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160; </div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gae07a86c7609031764493e4b074050c2a">  767</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#gae07a86c7609031764493e4b074050c2a">Pcie_getVendorId</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <a class="code" href="group__DRV__PCIE__MODULE.html#ga64b04fa965f22414b8f62d55fed21469">Pcie_Location</a> location,</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                                        uint32_t *vendorId, uint32_t *deviceId);</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160; </div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga5903642a8913fb66ca1de0b9bedd380d">  778</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga5903642a8913fb66ca1de0b9bedd380d">Pcie_getPwrState</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <a class="code" href="group__DRV__PCIE__MODULE.html#ga73e51b69c8de963a2154078689481c2a">Pcie_PwrState</a> *pwrState);</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160; </div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga3955d0e9644235751b8f6eb430f2ae3d">  789</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga3955d0e9644235751b8f6eb430f2ae3d">Pcie_getLinkParams</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <a class="code" href="group__DRV__PCIE__MODULE.html#gaf143d427af0d51ac19231c9f8bce709e">Pcie_Gen</a> *gen, uint32_t *numLanes);</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160; </div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gaba9b2a8b35994b93edd08fc5ab90c325">  798</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#gaba9b2a8b35994b93edd08fc5ab90c325">Pcie_isLinkUp</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle);</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160; </div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gab7a94f2eec327edf3df5296f5da4f516">  807</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#gab7a94f2eec327edf3df5296f5da4f516">Pcie_waitLinkUp</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle);</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160; </div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga7151ee56dc3a428da22ba39f92d2c82b">  818</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga7151ee56dc3a428da22ba39f92d2c82b">Pcie_checkLinkParams</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle);</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160; </div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga100049cca22b683e4c56da1b059ef066">  828</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga100049cca22b683e4c56da1b059ef066">Pcie_LtssmCtrl</a> (<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, uint8_t enable);</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga523ef2d7b15a5778d85e4ab1e4d8021f">  837</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga523ef2d7b15a5778d85e4ab1e4d8021f">Pcie_setLanes</a> (<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle);</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160; </div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gafa104b227a358f3b966cb60bf137bf3a">  847</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#gafa104b227a358f3b966cb60bf137bf3a">Pcie_cfgEP</a> (<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle);</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga52aa9658706879c3c266c947ba5b3125">  857</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga52aa9658706879c3c266c947ba5b3125">Pcie_cfgRC</a> (<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle);</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160; </div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga963ffb436b1b8eebed178e4676334c93">  873</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga963ffb436b1b8eebed178e4676334c93">Pcie_setCfgEn</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <span class="keywordtype">int</span> enable);</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160; </div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gaf56ba563f5299b3633a2b9d199fa6a32">  886</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#gaf56ba563f5299b3633a2b9d199fa6a32">Pcie_setSlotClockCnfg</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <span class="keywordtype">int</span> enable);</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160; </div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gac61f57ecb85839522a2f0e312d73e936">  896</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#gac61f57ecb85839522a2f0e312d73e936">Pcie_setDwnStrIrq</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <span class="keywordtype">int</span> enable);</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160; </div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gab82f6d8e6f2ed67ca84fa904314ddbfd">  906</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#gab82f6d8e6f2ed67ca84fa904314ddbfd">Pcie_setLnkDwnStateIrq</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <span class="keywordtype">int</span> enable);</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160; </div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga91dca8f797e091322fb0452b9f012501">  916</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga91dca8f797e091322fb0452b9f012501">Pcie_setPwrStateIrq</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <span class="keywordtype">int</span> enable);</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160; </div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga68a31cb0a9a994c81fa8fa9edc123078">  926</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga68a31cb0a9a994c81fa8fa9edc123078">Pcie_setHotResetIrq</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <span class="keywordtype">int</span> enable);</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160; </div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gac9c2cc8c3e8ce02fd3bbf2666851cf95">  935</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#gac9c2cc8c3e8ce02fd3bbf2666851cf95">Pcie_ackDwnStrIrq</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle);</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160; </div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#ga59e35224774ede1fbdcb2223469c998f">  944</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#ga59e35224774ede1fbdcb2223469c998f">Pcie_ackLnkDwnStateIrq</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle);</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160; </div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group__DRV__PCIE__MODULE.html#gaf0a343d174ffc28fb403398982422ab2">  953</a></span>&#160;int32_t <a class="code" href="group__DRV__PCIE__MODULE.html#gaf0a343d174ffc28fb403398982422ab2">Pcie_ackPwrStateIrq</a>(<a class="code" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle);</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160; </div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;}</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160; </div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* PCIE_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga23687c97c3827338b112895dea5eb400afaabd2f6af8a3d7ad0108dd6611b974f"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400afaabd2f6af8a3d7ad0108dd6611b974f">PCIE_INT_PIND</a></div><div class="ttdeci">@ PCIE_INT_PIND</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:153</div></div>
<div class="ttc" id="astructPcie__IbAtuCfg_html_a1020e0f230e08d42c1d47ef5a7de4762"><div class="ttname"><a href="structPcie__IbAtuCfg.html#a1020e0f230e08d42c1d47ef5a7de4762">Pcie_IbAtuCfg::lowerBaseAddr</a></div><div class="ttdeci">uint32_t lowerBaseAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:268</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a5eef0433846442c483aafc63ec8868da"><div class="ttname"><a href="structPcie__Attrs.html#a5eef0433846442c483aafc63ec8868da">Pcie_Attrs::msiMmc</a></div><div class="ttdeci">uint32_t msiMmc</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:423</div></div>
<div class="ttc" id="astructPcie__RegisterMsixIsrParams_html"><div class="ttname"><a href="structPcie__RegisterMsixIsrParams.html">Pcie_RegisterMsixIsrParams</a></div><div class="ttdoc">Pcie_RegisterMsixIsrParams specifies the parameters to register an ISR for MSIX.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:315</div></div>
<div class="ttc" id="astructPcie__Config_html_a935530a674bd1814e8f9d596740bb1b6"><div class="ttname"><a href="structPcie__Config.html#a935530a674bd1814e8f9d596740bb1b6">Pcie_Config::attrs</a></div><div class="ttdeci">Pcie_Attrs * attrs</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:494</div></div>
<div class="ttc" id="astructPcie__RegisterMsixIsrParams_html_a5cfb0671377bdd606d813594e41d38d4"><div class="ttname"><a href="structPcie__RegisterMsixIsrParams.html#a5cfb0671377bdd606d813594e41d38d4">Pcie_RegisterMsixIsrParams::isr</a></div><div class="ttdeci">Pcie_MsixIsr isr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:317</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga3713c97a68334b2893002f5eb6a83b32a0b6d26aa350d28d2e431a15c2ff0bf5d"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32a0b6d26aa350d28d2e431a15c2ff0bf5d">PCIE_EP_MODE</a></div><div class="ttdeci">@ PCIE_EP_MODE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:95</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a729025cee51838262d25ea50457683bf"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a729025cee51838262d25ea50457683bf">PCIE_LTSSM_CFG_LINKWD_ACEPT</a></div><div class="ttdeci">@ PCIE_LTSSM_CFG_LINKWD_ACEPT</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:524</div></div>
<div class="ttc" id="astructPcie__ObAtuCfg_html_afb3cf0427b9e404e7fe45565d58f2207"><div class="ttname"><a href="structPcie__ObAtuCfg.html#afb3cf0427b9e404e7fe45565d58f2207">Pcie_ObAtuCfg::upperBaseAddr</a></div><div class="ttdeci">uint32_t upperBaseAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:249</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a1ce00c784186105381027605267f22e1"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a1ce00c784186105381027605267f22e1">PCIE_LTSSM_CFG_COMPLETE</a></div><div class="ttdeci">@ PCIE_LTSSM_CFG_COMPLETE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:527</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a0a60d27935b23679d173fe56aa4ea6e0"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a0a60d27935b23679d173fe56aa4ea6e0">PCIE_LTSSM_LPBK_ENTRY</a></div><div class="ttdeci">@ PCIE_LTSSM_LPBK_ENTRY</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:542</div></div>
<div class="ttc" id="astructPcie__DeviceCfgBaseAddr_html_a8bcf0e98bba0ca242b7ea9b8f651af3a"><div class="ttname"><a href="structPcie__DeviceCfgBaseAddr.html#a8bcf0e98bba0ca242b7ea9b8f651af3a">Pcie_DeviceCfgBaseAddr::cfgBase</a></div><div class="ttdeci">void * cfgBase</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:168</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gab29fbe1f67582e96b4722c70baf6634a"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gab29fbe1f67582e96b4722c70baf6634a">gPcieConfig</a></div><div class="ttdeci">Pcie_Config gPcieConfig[]</div><div class="ttdoc">Externally defined driver configuration array.</div></div>
<div class="ttc" id="astructPcie__IbAtuCfg_html_a1e6274b23b95f7210ce59a13a036cd86"><div class="ttname"><a href="structPcie__IbAtuCfg.html#a1e6274b23b95f7210ce59a13a036cd86">Pcie_IbAtuCfg::lowerTargetAddr</a></div><div class="ttdeci">uint32_t lowerTargetAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:274</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_aff2b4fcfa5ba0d216cc231cbdcfef507"><div class="ttname"><a href="structPcie__BarCfg.html#aff2b4fcfa5ba0d216cc231cbdcfef507">Pcie_BarCfg::barxc</a></div><div class="ttdeci">uint8_t barxc</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:579</div></div>
<div class="ttc" id="astructPcie__Attrs_html"><div class="ttname"><a href="structPcie__Attrs.html">Pcie_Attrs</a></div><div class="ttdoc">PCIe atributes.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:375</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga2232280353dc1a7c6053f3c108375432a410c7f6e4530bec530f091806b8116cd"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga2232280353dc1a7c6053f3c108375432a410c7f6e4530bec530f091806b8116cd">PCIE_BAR_RSVD</a></div><div class="ttdeci">@ PCIE_BAR_RSVD</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:192</div></div>
<div class="ttc" id="astructPcie__IbAtuCfg_html"><div class="ttname"><a href="structPcie__IbAtuCfg.html">Pcie_IbAtuCfg</a></div><div class="ttdoc">Pcie_IbAtuCfg specifies the Inbound ATU configurations for PCIe.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:262</div></div>
<div class="ttc" id="astructPcie__IbAtuCfg_html_aa83391fa76c2152e3c297f91e322c479"><div class="ttname"><a href="structPcie__IbAtuCfg.html#aa83391fa76c2152e3c297f91e322c479">Pcie_IbAtuCfg::barCfg</a></div><div class="ttdeci">uint32_t barCfg</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:280</div></div>
<div class="ttc" id="atisci__boardcfg_8h_html_aaba88b24a21a6c70c895c0d55f4a69a0"><div class="ttname"><a href="tisci__boardcfg_8h.html#aaba88b24a21a6c70c895c0d55f4a69a0">size</a></div><div class="ttdeci">uint16_t size</div><div class="ttdef"><b>Definition:</b> tisci_boardcfg.h:1</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a64f2b6965f4051ac94bf306957959a91"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a64f2b6965f4051ac94bf306957959a91">Pcie_AtuRegionParams::barNumber</a></div><div class="ttdeci">uint32_t barNumber</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:623</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a5c21d93c955a2a6ce6f6b643029adc96"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a5c21d93c955a2a6ce6f6b643029adc96">PCIE_LTSSM_RCVRY_EQ3</a></div><div class="ttdeci">@ PCIE_LTSSM_RCVRY_EQ3</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:551</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884af50b03ae74f5a80c5a700a8a14c4bd06"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884af50b03ae74f5a80c5a700a8a14c4bd06">PCIE_LTSSM_RCVRY_IDLE</a></div><div class="ttdeci">@ PCIE_LTSSM_RCVRY_IDLE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:532</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a40c31f8f44f5743e9bd37f9bb2c376fd"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a40c31f8f44f5743e9bd37f9bb2c376fd">Pcie_AtuRegionParams::matchMode</a></div><div class="ttdeci">Pcie_AtuRegionMatchMode matchMode</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:619</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a515a8e1c77635b9abb2944c57e02b580"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a515a8e1c77635b9abb2944c57e02b580">Pcie_AtuRegionParams::lowerTargetAddr</a></div><div class="ttdeci">uint32_t lowerTargetAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:643</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf862ef4f28955c0fb71cb2472f31885bac64aa90dbbbd9bcedec07382e126de3e"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885bac64aa90dbbbd9bcedec07382e126de3e">PCIE_TLP_TYPE_MEM</a></div><div class="ttdeci">@ PCIE_TLP_TYPE_MEM</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:222</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gaeb504e5edd2779a1b9500b74d8355326"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gaeb504e5edd2779a1b9500b74d8355326">Pcie_close</a></div><div class="ttdeci">void Pcie_close(Pcie_Handle handle)</div><div class="ttdoc">Function to close PCIe peripheral specified by PCIe handle.</div></div>
<div class="ttc" id="astructPcie__IbTransCfg_html_aeb8c740298933107c9f035b32a85be51"><div class="ttname"><a href="structPcie__IbTransCfg.html#aeb8c740298933107c9f035b32a85be51">Pcie_IbTransCfg::ibOffsetAddr</a></div><div class="ttdeci">uint32_t ibOffsetAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:596</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga73e51b69c8de963a2154078689481c2a"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga73e51b69c8de963a2154078689481c2a">Pcie_PwrState</a></div><div class="ttdeci">Pcie_PwrState</div><div class="ttdoc">Enumeration for PCIE Power State.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:138</div></div>
<div class="ttc" id="astructPcie__MsixTblEntry_html"><div class="ttname"><a href="structPcie__MsixTblEntry.html">Pcie_MsixTblEntry</a></div><div class="ttdoc">PCIe MSIx table entry.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:352</div></div>
<div class="ttc" id="astructPcie__ObAtuCfg_html_a90da6d5cd9690f78d1b9f63f0fdb5642"><div class="ttname"><a href="structPcie__ObAtuCfg.html#a90da6d5cd9690f78d1b9f63f0fdb5642">Pcie_ObAtuCfg::upperTargetAddr</a></div><div class="ttdeci">uint32_t upperTargetAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:255</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga91dca8f797e091322fb0452b9f012501"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga91dca8f797e091322fb0452b9f012501">Pcie_setPwrStateIrq</a></div><div class="ttdeci">int32_t Pcie_setPwrStateIrq(Pcie_Handle handle, int enable)</div><div class="ttdoc">Enable power management state interrupt in PCIE Controller.</div></div>
<div class="ttc" id="astructPcie__Attrs_html_aa429e066185dad9597b4bdcd91c1ed32"><div class="ttname"><a href="structPcie__Attrs.html#aa429e066185dad9597b4bdcd91c1ed32">Pcie_Attrs::operationMode</a></div><div class="ttdeci">Pcie_Mode operationMode</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:379</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga5903642a8913fb66ca1de0b9bedd380d"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga5903642a8913fb66ca1de0b9bedd380d">Pcie_getPwrState</a></div><div class="ttdeci">int32_t Pcie_getPwrState(Pcie_Handle handle, Pcie_PwrState *pwrState)</div><div class="ttdoc">Get current PCIe Power State.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga100049cca22b683e4c56da1b059ef066"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga100049cca22b683e4c56da1b059ef066">Pcie_LtssmCtrl</a></div><div class="ttdeci">int32_t Pcie_LtssmCtrl(Pcie_Handle handle, uint8_t enable)</div><div class="ttdoc">Enable/disable PCIe link training.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf862ef4f28955c0fb71cb2472f31885bad22aa65e4490b931b9e12734c92eba8e"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885bad22aa65e4490b931b9e12734c92eba8e">PCIE_TLP_TYPE_CFG</a></div><div class="ttdeci">@ PCIE_TLP_TYPE_CFG</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:224</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga7fb1942921f3db590e63099e56137f1eadd247bdccef440efdde8bb341ad7c7a9"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1eadd247bdccef440efdde8bb341ad7c7a9">PCIE_REFCLK_MODE_EXT_NOSSC</a></div><div class="ttdeci">@ PCIE_REFCLK_MODE_EXT_NOSSC</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:120</div></div>
<div class="ttc" id="astructPcie__RegisterMsiIsrParams_html_af113eaf554f308f2c43b9503607f605f"><div class="ttname"><a href="structPcie__RegisterMsiIsrParams.html#af113eaf554f308f2c43b9503607f605f">Pcie_RegisterMsiIsrParams::intNum</a></div><div class="ttdeci">uint32_t intNum</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:308</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a756d003656570c5c9c7009f02e326f05"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a756d003656570c5c9c7009f02e326f05">PCIE_LTSSM_RCVRY_SPEED</a></div><div class="ttdeci">@ PCIE_LTSSM_RCVRY_SPEED</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:530</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884aeedbf73ab512b1c682ce632496b27258"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aeedbf73ab512b1c682ce632496b27258">PCIE_LTSSM_LPBK_EXIT_TIMEOUT</a></div><div class="ttdeci">@ PCIE_LTSSM_LPBK_EXIT_TIMEOUT</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:545</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga59e35224774ede1fbdcb2223469c998f"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga59e35224774ede1fbdcb2223469c998f">Pcie_ackLnkDwnStateIrq</a></div><div class="ttdeci">int32_t Pcie_ackLnkDwnStateIrq(Pcie_Handle handle)</div><div class="ttdoc">Acknowledge link down status interrupt.</div></div>
<div class="ttc" id="atisci__rm__proxy_8h_html_a852b86a2eaee9852ada7a43e61e311a2"><div class="ttname"><a href="tisci__rm__proxy_8h.html#a852b86a2eaee9852ada7a43e61e311a2">index</a></div><div class="ttdeci">uint16_t index</div><div class="ttdef"><b>Definition:</b> tisci_rm_proxy.h:3</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga7fb1942921f3db590e63099e56137f1ea1a5e7dbe94895da2093239f6820fe6fc"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea1a5e7dbe94895da2093239f6820fe6fc">PCIE_REFCLK_MODE_INT_SSC_OUTEN</a></div><div class="ttdeci">@ PCIE_REFCLK_MODE_INT_SSC_OUTEN</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:119</div></div>
<div class="ttc" id="astructPcie__DeviceCfgBaseAddr_html"><div class="ttname"><a href="structPcie__DeviceCfgBaseAddr.html">Pcie_DeviceCfgBaseAddr</a></div><div class="ttdoc">The Pcie_DeviceCfg is used to specify device level configuration of the driver instance.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:166</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884afb7b7335c50632e7ba0ad2d4f002c300"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884afb7b7335c50632e7ba0ad2d4f002c300">PCIE_LTSSM_HOT_RESET_ENTRY</a></div><div class="ttdeci">@ PCIE_LTSSM_HOT_RESET_ENTRY</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:546</div></div>
<div class="ttc" id="astructPcie__DeviceCfg_html"><div class="ttname"><a href="structPcie__DeviceCfg.html">Pcie_DeviceCfg</a></div><div class="ttdoc">PCIe device configuration.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:467</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga2232280353dc1a7c6053f3c108375432"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga2232280353dc1a7c6053f3c108375432">Pcie_BarType</a></div><div class="ttdeci">Pcie_BarType</div><div class="ttdoc">These are the possible values for Type BAR configuration.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:190</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga3955d0e9644235751b8f6eb430f2ae3d"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga3955d0e9644235751b8f6eb430f2ae3d">Pcie_getLinkParams</a></div><div class="ttdeci">int32_t Pcie_getLinkParams(Pcie_Handle handle, Pcie_Gen *gen, uint32_t *numLanes)</div><div class="ttdoc">Get current PCIe Link Parameter.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga23687c97c3827338b112895dea5eb400"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga23687c97c3827338b112895dea5eb400">Pcie_IntPin</a></div><div class="ttdeci">Pcie_IntPin</div><div class="ttdoc">Enumeration for PCIE Legacy Interrupt Pin.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:148</div></div>
<div class="ttc" id="astructPcie__MsixTbl_html"><div class="ttname"><a href="structPcie__MsixTbl.html">Pcie_MsixTbl</a></div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:362</div></div>
<div class="ttc" id="astructPcie__IbAtuCfg_html_ab643c4f2b23f6961b05a4d61bae1430a"><div class="ttname"><a href="structPcie__IbAtuCfg.html#ab643c4f2b23f6961b05a4d61bae1430a">Pcie_IbAtuCfg::upperBaseAddr</a></div><div class="ttdeci">uint32_t upperBaseAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:270</div></div>
<div class="ttc" id="astructPcie__IbTransCfg_html"><div class="ttname"><a href="structPcie__IbTransCfg.html">Pcie_IbTransCfg</a></div><div class="ttdoc">Inbound traslation configuration info The Pcie_IbTransCfg is used to configure the Inbound Translatio...</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:588</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga6fcb2a2c0c9f765804ded62889a206f1"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga6fcb2a2c0c9f765804ded62889a206f1">Pcie_SRIS_Mode</a></div><div class="ttdeci">Pcie_SRIS_Mode</div><div class="ttdoc">Enumeration for PCIe SRIS mode.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:129</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a02dfff9f366a5e9ccaebe02aed3bee47"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a02dfff9f366a5e9ccaebe02aed3bee47">PCIE_LTSSM_L1_IDLE</a></div><div class="ttdeci">@ PCIE_LTSSM_L1_IDLE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:536</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a36808ecbdc9c7ad94b38e0f3d0558c26"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a36808ecbdc9c7ad94b38e0f3d0558c26">PCIE_LTSSM_RCVRY_LOCK</a></div><div class="ttdeci">@ PCIE_LTSSM_RCVRY_LOCK</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:529</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga4f83e43018d564b4def655ce655d2b12a25ff011d6c8d0b510616bc8a22178e2b"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga4f83e43018d564b4def655ce655d2b12a25ff011d6c8d0b510616bc8a22178e2b">PCIE_ATU_REGION_DIR_OUTBOUND</a></div><div class="ttdeci">@ PCIE_ATU_REGION_DIR_OUTBOUND</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:212</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_a2f92c830a01e2c2a29154736a7f88ccc"><div class="ttname"><a href="structPcie__BarCfg.html#a2f92c830a01e2c2a29154736a7f88ccc">Pcie_BarCfg::barxa</a></div><div class="ttdeci">uint8_t barxa</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:581</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a3d655820db28611d82b715c457c78ef0"><div class="ttname"><a href="structPcie__Attrs.html#a3d655820db28611d82b715c457c78ef0">Pcie_Attrs::epMsixTbl</a></div><div class="ttdeci">Pcie_MsixTbl * epMsixTbl</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:439</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a224419ab0243244031e114102a1af3d2"><div class="ttname"><a href="structPcie__Attrs.html#a224419ab0243244031e114102a1af3d2">Pcie_Attrs::msiRingNum</a></div><div class="ttdeci">uint32_t msiRingNum</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:417</div></div>
<div class="ttc" id="astructPcie__Attrs_html_af6ddf825af2282f8052a23732238dc6b"><div class="ttname"><a href="structPcie__Attrs.html#af6ddf825af2282f8052a23732238dc6b">Pcie_Attrs::obAtu</a></div><div class="ttdeci">Pcie_ObAtuCfg * obAtu</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:405</div></div>
<div class="ttc" id="astructPcie__IbAtuCfg_html_ab0889df6454f820f941f67352516dadb"><div class="ttname"><a href="structPcie__IbAtuCfg.html#ab0889df6454f820f941f67352516dadb">Pcie_IbAtuCfg::regionIndex</a></div><div class="ttdeci">uint32_t regionIndex</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:264</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a84d5c933c9943c06cfe17aac440c4dae"><div class="ttname"><a href="structPcie__Attrs.html#a84d5c933c9943c06cfe17aac440c4dae">Pcie_Attrs::subSystemId</a></div><div class="ttdeci">uint16_t subSystemId</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:387</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_ab3c2755d8e24fa534ec99a8d2d5e5d79"><div class="ttname"><a href="structPcie__BarCfg.html#ab3c2755d8e24fa534ec99a8d2d5e5d79">Pcie_BarCfg::memSpace</a></div><div class="ttdeci">Pcie_BarMem memSpace</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:575</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga26d2149ed64b5633483531913b3c8702a4de79bae798284c172a923a843484fa8"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga26d2149ed64b5633483531913b3c8702a4de79bae798284c172a923a843484fa8">PCIE_ATU_REGION_MATCH_MODE_BAR</a></div><div class="ttdeci">@ PCIE_ATU_REGION_MATCH_MODE_BAR</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:234</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a8c0440a04c8e41e939f0f2cc6f8d0d06"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a8c0440a04c8e41e939f0f2cc6f8d0d06">PCIE_LTSSM_LPBK_EXIT</a></div><div class="ttdeci">@ PCIE_LTSSM_LPBK_EXIT</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:544</div></div>
<div class="ttc" id="astructPcie__IbAtuCfg_html_a8a251d88bc43c044bdbac09a7ecdcb8f"><div class="ttname"><a href="structPcie__IbAtuCfg.html#a8a251d88bc43c044bdbac09a7ecdcb8f">Pcie_IbAtuCfg::upperTargetAddr</a></div><div class="ttdeci">uint32_t upperTargetAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:276</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gaa87c55745b053a10c9f852b8d96cf323"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gaa87c55745b053a10c9f852b8d96cf323">Pcie_setInterfaceMode</a></div><div class="ttdeci">int32_t Pcie_setInterfaceMode(Pcie_Handle handle, Pcie_Mode mode, Pcie_Gen gen)</div><div class="ttdoc">Set interfac mode (RC/EP)</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga4f83e43018d564b4def655ce655d2b12"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga4f83e43018d564b4def655ce655d2b12">Pcie_AtuRegionDir</a></div><div class="ttdeci">Pcie_AtuRegionDir</div><div class="ttdoc">Enum to select PCIe ATU(Address translation unit) region direction(Inbound or Outbound)....</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:211</div></div>
<div class="ttc" id="astructPcie__Attrs_html_ab5000f9da016e178dd03869659b21724"><div class="ttname"><a href="structPcie__Attrs.html#ab5000f9da016e178dd03869659b21724">Pcie_Attrs::vendorId</a></div><div class="ttdeci">uint16_t vendorId</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:381</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga523ef2d7b15a5778d85e4ab1e4d8021f"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga523ef2d7b15a5778d85e4ab1e4d8021f">Pcie_setLanes</a></div><div class="ttdeci">int32_t Pcie_setLanes(Pcie_Handle handle)</div><div class="ttdoc">Set number of PCIe lanes as configured.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga73e51b69c8de963a2154078689481c2aaa924c77db588cf9a898fff00fecdc2de"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga73e51b69c8de963a2154078689481c2aaa924c77db588cf9a898fff00fecdc2de">PCIE_PWR_STATE_D0</a></div><div class="ttdeci">@ PCIE_PWR_STATE_D0</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:139</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gaf862ef4f28955c0fb71cb2472f31885b"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gaf862ef4f28955c0fb71cb2472f31885b">Pcie_TlpType</a></div><div class="ttdeci">Pcie_TlpType</div><div class="ttdoc">This enum is used to select PCIe TLP(Transaction layer packet) type while configuring inbound or outb...</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:221</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a90fb78441e75d5742f712d47cf9c7b33"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a90fb78441e75d5742f712d47cf9c7b33">Pcie_AtuRegionParams::lowerBaseAddr</a></div><div class="ttdeci">uint32_t lowerBaseAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:628</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gab157746d2cddf57e04970cc728203500"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gab157746d2cddf57e04970cc728203500">Pcie_BarPref</a></div><div class="ttdeci">Pcie_BarPref</div><div class="ttdoc">These are the possible values for Prefetch BAR configuration.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:181</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf862ef4f28955c0fb71cb2472f31885baae8e47362704cc5147ebd76146a24475"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885baae8e47362704cc5147ebd76146a24475">PCIE_TLP_TYPE_IO</a></div><div class="ttdeci">@ PCIE_TLP_TYPE_IO</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:223</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gafa104b227a358f3b966cb60bf137bf3a"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gafa104b227a358f3b966cb60bf137bf3a">Pcie_cfgEP</a></div><div class="ttdeci">int32_t Pcie_cfgEP(Pcie_Handle handle)</div><div class="ttdoc">Configure Pcie for EP (End Point) operation. PCIe mode setting is NOT done here (Pcie_setInterfaceMod...</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884aec40092a70a88c0ba1be51f08eed7fe6"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aec40092a70a88c0ba1be51f08eed7fe6">PCIE_LTSSM_DETECT_WAIT</a></div><div class="ttdeci">@ PCIE_LTSSM_DETECT_WAIT</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:522</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga963ffb436b1b8eebed178e4676334c93"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga963ffb436b1b8eebed178e4676334c93">Pcie_setCfgEn</a></div><div class="ttdeci">int32_t Pcie_setCfgEn(Pcie_Handle handle, int enable)</div><div class="ttdoc">Set CONFIG_ENABLE to signal RC that the local EP configuration is completed.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga64b04fa965f22414b8f62d55fed21469"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga64b04fa965f22414b8f62d55fed21469">Pcie_Location</a></div><div class="ttdeci">Pcie_Location</div><div class="ttdoc">Enumeration for PCIe access type remote/local.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:506</div></div>
<div class="ttc" id="astructPcie__RegisterMsiIsrParams_html_ac5a0f8f4ab3d773fa4c4fac6397ecc98"><div class="ttname"><a href="structPcie__RegisterMsiIsrParams.html#ac5a0f8f4ab3d773fa4c4fac6397ecc98">Pcie_RegisterMsiIsrParams::isr</a></div><div class="ttdeci">Pcie_MsiIsr isr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:299</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a93dd8cf537169804f801788f52d1dd6f"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a93dd8cf537169804f801788f52d1dd6f">PCIE_LTSSM_DISABLED_IDLE</a></div><div class="ttdeci">@ PCIE_LTSSM_DISABLED_IDLE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:540</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884ae9c9276612b15b78e449f6459569bc45"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884ae9c9276612b15b78e449f6459569bc45">PCIE_LTSSM_POLL_CONFIG</a></div><div class="ttdeci">@ PCIE_LTSSM_POLL_CONFIG</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:520</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a390a84d378bbecb640eb97dab92c07b5"><div class="ttname"><a href="structPcie__Attrs.html#a390a84d378bbecb640eb97dab92c07b5">Pcie_Attrs::msiMme</a></div><div class="ttdeci">uint32_t msiMme</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:425</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga2b31de5da673b8a9837bb11d9ae0f558"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga2b31de5da673b8a9837bb11d9ae0f558">Pcie_MsixIsr</a></div><div class="ttdeci">void(* Pcie_MsixIsr)(void *arg, uint32_t msixData)</div><div class="ttdoc">Function pointer for the PCIe MSIx ISR.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:291</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf143d427af0d51ac19231c9f8bce709ea40355d08cc05a4d32476216e79272be2"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf143d427af0d51ac19231c9f8bce709ea40355d08cc05a4d32476216e79272be2">PCIE_GEN3</a></div><div class="ttdeci">@ PCIE_GEN3</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:107</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga59ed38b0f39b9e8f1b9104473116715f"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga59ed38b0f39b9e8f1b9104473116715f">PCIE_MAX_MSI_IRQ</a></div><div class="ttdeci">#define PCIE_MAX_MSI_IRQ</div><div class="ttdoc">Maximum PCIe MSI interrupts supported.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:72</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga3713c97a68334b2893002f5eb6a83b32ae0a8c043b94a636ffc8f7eff48a02529"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32ae0a8c043b94a636ffc8f7eff48a02529">PCIE_LEGACY_EP_MODE</a></div><div class="ttdeci">@ PCIE_LEGACY_EP_MODE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:96</div></div>
<div class="ttc" id="astructPcie__IbAtuCfg_html_a70e7db3df4f8eeacd736c601e65cd0c9"><div class="ttname"><a href="structPcie__IbAtuCfg.html#a70e7db3df4f8eeacd736c601e65cd0c9">Pcie_IbAtuCfg::regionWindowSize</a></div><div class="ttdeci">uint32_t regionWindowSize</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:272</div></div>
<div class="ttc" id="astructPcie__Attrs_html_adb0f0be394a249f005fbcc9acf2d5973"><div class="ttname"><a href="structPcie__Attrs.html#adb0f0be394a249f005fbcc9acf2d5973">Pcie_Attrs::classCode</a></div><div class="ttdeci">uint8_t classCode</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:389</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga067010e64808eb2175c0dc5e1b22199a"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga067010e64808eb2175c0dc5e1b22199a">Pcie_handleGetBases</a></div><div class="ttdeci">Pcie_DeviceCfgBaseAddr * Pcie_handleGetBases(Pcie_Handle handle)</div><div class="ttdoc">Get the device base address info for the PCIe peripheral.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a6c3eb3d025da8fc46b6221a45bfaf004"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a6c3eb3d025da8fc46b6221a45bfaf004">PCIE_LTSSM_CFG_IDLE</a></div><div class="ttdeci">@ PCIE_LTSSM_CFG_IDLE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:528</div></div>
<div class="ttc" id="astructPcie__Object_html_a8c096b3c50c3109356ceec56960b6ee6"><div class="ttname"><a href="structPcie__Object.html#a8c096b3c50c3109356ceec56960b6ee6">Pcie_Object::bases</a></div><div class="ttdeci">Pcie_DeviceCfgBaseAddr * bases</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:454</div></div>
<div class="ttc" id="astructPcie__Attrs_html_ab25326ef413fe4991c4aa988a333520e"><div class="ttname"><a href="structPcie__Attrs.html#ab25326ef413fe4991c4aa988a333520e">Pcie_Attrs::msiGlobalEventNum</a></div><div class="ttdeci">uint32_t msiGlobalEventNum</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:415</div></div>
<div class="ttc" id="astructPcie__RegisterMsixIsrParams_html_a4840e9c009f47c5eb77cfb8af649d31d"><div class="ttname"><a href="structPcie__RegisterMsixIsrParams.html#a4840e9c009f47c5eb77cfb8af649d31d">Pcie_RegisterMsixIsrParams::arg</a></div><div class="ttdeci">void * arg</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:319</div></div>
<div class="ttc" id="astructPcie__BarCfg_html"><div class="ttname"><a href="structPcie__BarCfg.html">Pcie_BarCfg</a></div><div class="ttdoc">PCIe BAR configuration info.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:563</div></div>
<div class="ttc" id="astructPcie__Attrs_html_ad4d1faa437bf344a00072ddf6816802a"><div class="ttname"><a href="structPcie__Attrs.html#ad4d1faa437bf344a00072ddf6816802a">Pcie_Attrs::msixRingNum</a></div><div class="ttdeci">uint32_t msixRingNum</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:433</div></div>
<div class="ttc" id="astructPcie__IbTransCfg_html_a614c8b7f8a022fa79dd2bbece5db4bdd"><div class="ttname"><a href="structPcie__IbTransCfg.html#a614c8b7f8a022fa79dd2bbece5db4bdd">Pcie_IbTransCfg::ibStartAddrHi</a></div><div class="ttdeci">uint32_t ibStartAddrHi</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:594</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga44140d2ee3e4893c96ee847ddef25365aad94c63d069111a0190beef14e5cd331"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga44140d2ee3e4893c96ee847ddef25365aad94c63d069111a0190beef14e5cd331">PCIE_BAR_MEM_IO</a></div><div class="ttdeci">@ PCIE_BAR_MEM_IO</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:202</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gaf9de849d1afb69bf0ce073745ffdc884"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gaf9de849d1afb69bf0ce073745ffdc884">Pcie_LtssmState</a></div><div class="ttdeci">Pcie_LtssmState</div><div class="ttdoc">Enumeration for possible values for encoding LTSSM state.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:515</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga2232280353dc1a7c6053f3c108375432a227128e1e395b721b20254283e5698fd"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga2232280353dc1a7c6053f3c108375432a227128e1e395b721b20254283e5698fd">PCIE_BAR_TYPE64</a></div><div class="ttdeci">@ PCIE_BAR_TYPE64</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:193</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a5b732f795143afa0b81b68d5915ddd73"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a5b732f795143afa0b81b68d5915ddd73">Pcie_AtuRegionParams::tlpType</a></div><div class="ttdeci">Pcie_TlpType tlpType</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:613</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_a845d41f1f322377d3652e28b0b4ce060"><div class="ttname"><a href="structPcie__BarCfg.html#a845d41f1f322377d3652e28b0b4ce060">Pcie_BarCfg::type</a></div><div class="ttdeci">Pcie_BarType type</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:573</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga68a31cb0a9a994c81fa8fa9edc123078"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga68a31cb0a9a994c81fa8fa9edc123078">Pcie_setHotResetIrq</a></div><div class="ttdeci">int32_t Pcie_setHotResetIrq(Pcie_Handle handle, int enable)</div><div class="ttdoc">Enable hot reset interrupt in PCIE Controller.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a7371d0af0b68a719c9705ac301d7298f"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a7371d0af0b68a719c9705ac301d7298f">PCIE_LTSSM_LPBK_ACTIVE</a></div><div class="ttdeci">@ PCIE_LTSSM_LPBK_ACTIVE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:543</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga7fb1942921f3db590e63099e56137f1eae6d8e14affc4ba15adce033e8d051329"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1eae6d8e14affc4ba15adce033e8d051329">PCIE_REFCLK_MODE_INT_NOSSC_OUTDIS</a></div><div class="ttdeci">@ PCIE_REFCLK_MODE_INT_NOSSC_OUTDIS</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:116</div></div>
<div class="ttc" id="astructPcie__IbTransCfg_html_a696a0caa93033c3c2b65b9c685475368"><div class="ttname"><a href="structPcie__IbTransCfg.html#a696a0caa93033c3c2b65b9c685475368">Pcie_IbTransCfg::ibStartAddrLo</a></div><div class="ttdeci">uint32_t ibStartAddrLo</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:592</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a92e6a8a6dbeeba364fdd0a9c251d0540"><div class="ttname"><a href="structPcie__Attrs.html#a92e6a8a6dbeeba364fdd0a9c251d0540">Pcie_Attrs::subClassCode</a></div><div class="ttdeci">uint8_t subClassCode</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:391</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga23687c97c3827338b112895dea5eb400ae2c4f5eeb3266240be9178f46211d00d"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400ae2c4f5eeb3266240be9178f46211d00d">PCIE_INT_PINA</a></div><div class="ttdeci">@ PCIE_INT_PINA</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:150</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga793a8260b25825f3cb8c08e7550075b9"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9">Pcie_open</a></div><div class="ttdeci">Pcie_Handle Pcie_open(uint32_t index)</div><div class="ttdoc">This function opens a given PCIe peripheral.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884aadf1262d4d30d7e6914aaca8ba98350e"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aadf1262d4d30d7e6914aaca8ba98350e">PCIE_LTSSM_PRE_DETECT_QUIET</a></div><div class="ttdeci">@ PCIE_LTSSM_PRE_DETECT_QUIET</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:521</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga44140d2ee3e4893c96ee847ddef25365aa9ba200f304e6d645b62da5407e464a7"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga44140d2ee3e4893c96ee847ddef25365aa9ba200f304e6d645b62da5407e464a7">PCIE_BAR_MEM_MEM</a></div><div class="ttdeci">@ PCIE_BAR_MEM_MEM</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:201</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga7fb1942921f3db590e63099e56137f1ea67de847db3e429fea5123faa91546f1c"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea67de847db3e429fea5123faa91546f1c">PCIE_REFCLK_MODE_EXT_SSC</a></div><div class="ttdeci">@ PCIE_REFCLK_MODE_EXT_SSC</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:121</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggab157746d2cddf57e04970cc728203500a4b1ce853788efa2c6e3e96fd8504aaa4"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggab157746d2cddf57e04970cc728203500a4b1ce853788efa2c6e3e96fd8504aaa4">PCIE_BAR_NON_PREF</a></div><div class="ttdeci">@ PCIE_BAR_NON_PREF</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:182</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga3713c97a68334b2893002f5eb6a83b32"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga3713c97a68334b2893002f5eb6a83b32">Pcie_Mode</a></div><div class="ttdeci">Pcie_Mode</div><div class="ttdoc">These are the possible values for PCIe mode.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:94</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884aa39c69bc2ffe6e3861a522fcaf161818"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aa39c69bc2ffe6e3861a522fcaf161818">PCIE_LTSSM_L2_IDLE</a></div><div class="ttdeci">@ PCIE_LTSSM_L2_IDLE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:537</div></div>
<div class="ttc" id="astructPcie__MsixTblEntry_html_a81dcf0493aef9a7396b598f40f1852b8"><div class="ttname"><a href="structPcie__MsixTblEntry.html#a81dcf0493aef9a7396b598f40f1852b8">Pcie_MsixTblEntry::vector_ctrl</a></div><div class="ttdeci">uint32_t vector_ctrl</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:358</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga73e51b69c8de963a2154078689481c2aa8da5f4ead6d46b1be471f2f8068c988b"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga73e51b69c8de963a2154078689481c2aa8da5f4ead6d46b1be471f2f8068c988b">PCIE_PWR_STATE_D1</a></div><div class="ttdeci">@ PCIE_PWR_STATE_D1</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:140</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a10bf2fa6f5f03f376ce6fb93954fa0e7"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a10bf2fa6f5f03f376ce6fb93954fa0e7">PCIE_LTSSM_RCVRY_RCVRCFG</a></div><div class="ttdeci">@ PCIE_LTSSM_RCVRY_RCVRCFG</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:531</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884aab06f9b186fc398686f66abd16a08743"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aab06f9b186fc398686f66abd16a08743">PCIE_LTSSM_DISABLED_ENTRY</a></div><div class="ttdeci">@ PCIE_LTSSM_DISABLED_ENTRY</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:539</div></div>
<div class="ttc" id="astructPcie__MsiIsrCtrl_html"><div class="ttname"><a href="structPcie__MsiIsrCtrl.html">Pcie_MsiIsrCtrl</a></div><div class="ttdoc">PCIe MSI Isr control structure.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:332</div></div>
<div class="ttc" id="astructPcie__RegisterMsixIsrParams_html_aa51524c388719d02a57ec341b965bc3e"><div class="ttname"><a href="structPcie__RegisterMsixIsrParams.html#aa51524c388719d02a57ec341b965bc3e">Pcie_RegisterMsixIsrParams::intNum</a></div><div class="ttdeci">uint32_t intNum</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:326</div></div>
<div class="ttc" id="astructPcie__Attrs_html_afbbb3b0df952fa06d0b19eae0ad5cefb"><div class="ttname"><a href="structPcie__Attrs.html#afbbb3b0df952fa06d0b19eae0ad5cefb">Pcie_Attrs::msixIntNum</a></div><div class="ttdeci">uint32_t msixIntNum</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:435</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gac61f57ecb85839522a2f0e312d73e936"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gac61f57ecb85839522a2f0e312d73e936">Pcie_setDwnStrIrq</a></div><div class="ttdeci">int32_t Pcie_setDwnStrIrq(Pcie_Handle handle, int enable)</div><div class="ttdoc">Enable downstream interrupt in PCIE Controller.</div></div>
<div class="ttc" id="astructPcie__DeviceCfgBaseAddr_html_ad69bfb1423c38231c4b5211834522978"><div class="ttname"><a href="structPcie__DeviceCfgBaseAddr.html#ad69bfb1423c38231c4b5211834522978">Pcie_DeviceCfgBaseAddr::devParams</a></div><div class="ttdeci">void * devParams</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:174</div></div>
<div class="ttc" id="astructPcie__Attrs_html_af7e8e387849442fdcb74d1f7fd89d9ab"><div class="ttname"><a href="structPcie__Attrs.html#af7e8e387849442fdcb74d1f7fd89d9ab">Pcie_Attrs::msiRingMem</a></div><div class="ttdeci">uint8_t * msiRingMem</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:429</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga7fb1942921f3db590e63099e56137f1ea348106a8a75cd1e967366a7d23efe126"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea348106a8a75cd1e967366a7d23efe126">PCIE_REFCLK_MODE_INT_NOSSC_OUTEN</a></div><div class="ttdeci">@ PCIE_REFCLK_MODE_INT_NOSSC_OUTEN</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:118</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf143d427af0d51ac19231c9f8bce709eaf1a9c39d97d197cad54a3835fa7647f4"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf143d427af0d51ac19231c9f8bce709eaf1a9c39d97d197cad54a3835fa7647f4">PCIE_GEN2</a></div><div class="ttdeci">@ PCIE_GEN2</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:106</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga3713c97a68334b2893002f5eb6a83b32ae95e14ab053f435c3a23b855ebf725aa"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32ae95e14ab053f435c3a23b855ebf725aa">PCIE_RC_MODE</a></div><div class="ttdeci">@ PCIE_RC_MODE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:97</div></div>
<div class="ttc" id="astructPcie__DeviceCfgBaseAddr_html_a49218c71ed526d48584f57f5c52e2bcc"><div class="ttname"><a href="structPcie__DeviceCfgBaseAddr.html#a49218c71ed526d48584f57f5c52e2bcc">Pcie_DeviceCfgBaseAddr::dataReserved</a></div><div class="ttdeci">uint32_t dataReserved</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:172</div></div>
<div class="ttc" id="astructPcie__InitCfg_html"><div class="ttname"><a href="structPcie__InitCfg.html">Pcie_InitCfg</a></div><div class="ttdoc">PCIe configuration for initalization.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:479</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gaf143d427af0d51ac19231c9f8bce709e"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gaf143d427af0d51ac19231c9f8bce709e">Pcie_Gen</a></div><div class="ttdeci">Pcie_Gen</div><div class="ttdoc">Enumeration for PCIE generations.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:104</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga23687c97c3827338b112895dea5eb400a3e4803b9a0d770903eda80a22c8e9dd3"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400a3e4803b9a0d770903eda80a22c8e9dd3">PCIE_INT_PINB</a></div><div class="ttdeci">@ PCIE_INT_PINB</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:151</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a563490ace6f7b9911c87c92901d6cb4f"><div class="ttname"><a href="structPcie__Attrs.html#a563490ace6f7b9911c87c92901d6cb4f">Pcie_Attrs::msixGlobalEventNum</a></div><div class="ttdeci">uint32_t msixGlobalEventNum</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:431</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html"><div class="ttname"><a href="structPcie__AtuRegionParams.html">Pcie_AtuRegionParams</a></div><div class="ttdoc">This Structure defines the ATU region parameters.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:608</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a0f2a1ed291ec4e855adcc65268571e26"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a0f2a1ed291ec4e855adcc65268571e26">Pcie_AtuRegionParams::upperTargetAddr</a></div><div class="ttdeci">uint32_t upperTargetAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:648</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gac277bdc66abc7f565d56d097f8c494a3"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gac277bdc66abc7f565d56d097f8c494a3">Pcie_getMemSpaceReserved</a></div><div class="ttdeci">int32_t Pcie_getMemSpaceReserved(Pcie_Handle handle, uint32_t *resSize)</div><div class="ttdoc">Pcie_getMemSpaceReserved returns amount of reserved space between beginning of hardware's data area a...</div></div>
<div class="ttc" id="astructPcie__ObAtuCfg_html"><div class="ttname"><a href="structPcie__ObAtuCfg.html">Pcie_ObAtuCfg</a></div><div class="ttdoc">Pcie_ObAtuCfg specifies the Outbound ATU configurations for PCIe.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:241</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a24f28a3b2eb755460a6f3154d5344234"><div class="ttname"><a href="structPcie__Attrs.html#a24f28a3b2eb755460a6f3154d5344234">Pcie_Attrs::msixIrqEnableFlag</a></div><div class="ttdeci">uint32_t msixIrqEnableFlag</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:437</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga64b04fa965f22414b8f62d55fed21469a8cbbc5b8b0050389cfc376c91e78311e"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga64b04fa965f22414b8f62d55fed21469a8cbbc5b8b0050389cfc376c91e78311e">PCIE_LOCATION_REMOTE</a></div><div class="ttdeci">@ PCIE_LOCATION_REMOTE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:508</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a7dbde98f5811724e0f88d0d11fbe399b"><div class="ttname"><a href="structPcie__Attrs.html#a7dbde98f5811724e0f88d0d11fbe399b">Pcie_Attrs::obAtuNum</a></div><div class="ttdeci">uint32_t obAtuNum</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:407</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga988d72e64ce68a8cb385b25e139b1ab7"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga988d72e64ce68a8cb385b25e139b1ab7">Pcie_atuRegionConfig</a></div><div class="ttdeci">int32_t Pcie_atuRegionConfig(Pcie_Handle handle, Pcie_Location location, uint32_t atuRegionIndex, const Pcie_AtuRegionParams *atuRegionParams)</div><div class="ttdoc">Configure address translation registers.</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a899412da97c4e90a11fbc4cf903a007b"><div class="ttname"><a href="structPcie__Attrs.html#a899412da97c4e90a11fbc4cf903a007b">Pcie_Attrs::deviceNum</a></div><div class="ttdeci">uint32_t deviceNum</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:377</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a6f36e7d8baa4b661c013ba48ce1f30a9"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a6f36e7d8baa4b661c013ba48ce1f30a9">PCIE_LTSSM_DETECT_QUIET</a></div><div class="ttdeci">@ PCIE_LTSSM_DETECT_QUIET</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:516</div></div>
<div class="ttc" id="astructPcie__RegisterMsiIsrParams_html_ae34edf281298b91a09b3ff800a0734f7"><div class="ttname"><a href="structPcie__RegisterMsiIsrParams.html#ae34edf281298b91a09b3ff800a0734f7">Pcie_RegisterMsiIsrParams::arg</a></div><div class="ttdeci">void * arg</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:301</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a015134c7355464ddedf462d7c3c38287"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a015134c7355464ddedf462d7c3c38287">Pcie_AtuRegionParams::regionDir</a></div><div class="ttdeci">Pcie_AtuRegionDir regionDir</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:609</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gab2fcbb57f124c1e2283ef78f84d91228"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gab2fcbb57f124c1e2283ef78f84d91228">PCIE_MAX_PERIPHS</a></div><div class="ttdeci">#define PCIE_MAX_PERIPHS</div><div class="ttdoc">Maximum PCIe devices supported by the driver.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:66</div></div>
<div class="ttc" id="astructPcie__DeviceCfgBaseAddr_html_a55675d9c5e99305b3f1f9756f5c5e666"><div class="ttname"><a href="structPcie__DeviceCfgBaseAddr.html#a55675d9c5e99305b3f1f9756f5c5e666">Pcie_DeviceCfgBaseAddr::dataBase</a></div><div class="ttdeci">void * dataBase</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:170</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a4d18a00885d987dcc82b9273e3d5dec5"><div class="ttname"><a href="structPcie__Attrs.html#a4d18a00885d987dcc82b9273e3d5dec5">Pcie_Attrs::intPin</a></div><div class="ttdeci">Pcie_IntPin intPin</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:413</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga23687c97c3827338b112895dea5eb400a586ff639f3ee66ee15c3b81d5469e4fe"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400a586ff639f3ee66ee15c3b81d5469e4fe">PCIE_INT_PINNONE</a></div><div class="ttdeci">@ PCIE_INT_PINNONE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:149</div></div>
<div class="ttc" id="astructPcie__ObAtuCfg_html_a1d09726524f16e09d27380fda310ca0c"><div class="ttname"><a href="structPcie__ObAtuCfg.html#a1d09726524f16e09d27380fda310ca0c">Pcie_ObAtuCfg::lowerTargetAddr</a></div><div class="ttdeci">uint32_t lowerTargetAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:253</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga52aa9658706879c3c266c947ba5b3125"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga52aa9658706879c3c266c947ba5b3125">Pcie_cfgRC</a></div><div class="ttdeci">int32_t Pcie_cfgRC(Pcie_Handle handle)</div><div class="ttdoc">Configure Pcie for RC (Root Complex) operation. PCIe mode setting is NOT done here (Pcie_setInterface...</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga47f71e1984fa7d9073ba87a4bdf1be25"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga47f71e1984fa7d9073ba87a4bdf1be25">Pcie_cfgBar</a></div><div class="ttdeci">int32_t Pcie_cfgBar(Pcie_Handle handle, const Pcie_BarCfg *barCfg)</div><div class="ttdoc">Configure a BAR Register (32 bits)</div></div>
<div class="ttc" id="astructPcie__ObAtuCfg_html_a8bd367a6dbed6bde59a736f82b653418"><div class="ttname"><a href="structPcie__ObAtuCfg.html#a8bd367a6dbed6bde59a736f82b653418">Pcie_ObAtuCfg::tlpType</a></div><div class="ttdeci">Pcie_TlpType tlpType</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:245</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a04dee9cde87635301641d1eafb85fa72"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a04dee9cde87635301641d1eafb85fa72">PCIE_LTSSM_DISABLED</a></div><div class="ttdeci">@ PCIE_LTSSM_DISABLED</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:541</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf143d427af0d51ac19231c9f8bce709ea5bfccfb6b6b96de9bfe31c451a87613c"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf143d427af0d51ac19231c9f8bce709ea5bfccfb6b6b96de9bfe31c451a87613c">PCIE_GEN1</a></div><div class="ttdeci">@ PCIE_GEN1</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:105</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a4166fcffbe9a2021c1a93d0dd3fe40c7"><div class="ttname"><a href="structPcie__Attrs.html#a4166fcffbe9a2021c1a93d0dd3fe40c7">Pcie_Attrs::gen</a></div><div class="ttdeci">Pcie_Gen gen</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:397</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_ad222882396d7bec902218ccb69af160a"><div class="ttname"><a href="structPcie__BarCfg.html#ad222882396d7bec902218ccb69af160a">Pcie_BarCfg::base</a></div><div class="ttdeci">uint32_t base</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:569</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gab7a94f2eec327edf3df5296f5da4f516"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gab7a94f2eec327edf3df5296f5da4f516">Pcie_waitLinkUp</a></div><div class="ttdeci">int32_t Pcie_waitLinkUp(Pcie_Handle handle)</div><div class="ttdoc">Wait for PCIe link training to complete.</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a55123b9444c6d4d824e6406da899cf61"><div class="ttname"><a href="structPcie__Attrs.html#a55123b9444c6d4d824e6406da899cf61">Pcie_Attrs::progIntrface</a></div><div class="ttdeci">uint8_t progIntrface</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:393</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga6fcb2a2c0c9f765804ded62889a206f1a3c897890b04a6e62e7dfb3c485113765"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga6fcb2a2c0c9f765804ded62889a206f1a3c897890b04a6e62e7dfb3c485113765">PCIE_REFCLK_SRIS_DISABLED</a></div><div class="ttdeci">@ PCIE_REFCLK_SRIS_DISABLED</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:130</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a9058447f9c4939429a29e8cc190170c8"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a9058447f9c4939429a29e8cc190170c8">PCIE_LTSSM_CFG_LINKWD_START</a></div><div class="ttdeci">@ PCIE_LTSSM_CFG_LINKWD_START</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:523</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a28bce285a31dcf85ee8a6c3fbcabf8c9"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a28bce285a31dcf85ee8a6c3fbcabf8c9">PCIE_LTSSM_CFG_LANENUM_WAIT</a></div><div class="ttdeci">@ PCIE_LTSSM_CFG_LANENUM_WAIT</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:525</div></div>
<div class="ttc" id="atisci__pm__core_8h_html_ac6ea0c3b0b06f0de63df7bb4adb06ed5"><div class="ttname"><a href="tisci__pm__core_8h.html#ac6ea0c3b0b06f0de63df7bb4adb06ed5">mode</a></div><div class="ttdeci">char mode[32]</div><div class="ttdef"><b>Definition:</b> tisci_pm_core.h:1</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga4f83e43018d564b4def655ce655d2b12ad5e2a2a37ef8573d716abf5ed153ea1f"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga4f83e43018d564b4def655ce655d2b12ad5e2a2a37ef8573d716abf5ed153ea1f">PCIE_ATU_REGION_DIR_INBOUND</a></div><div class="ttdeci">@ PCIE_ATU_REGION_DIR_INBOUND</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:213</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga15cbd2d384bcaf03f3755ec857e9bb5c"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga15cbd2d384bcaf03f3755ec857e9bb5c">Pcie_MsiIsr</a></div><div class="ttdeci">void(* Pcie_MsiIsr)(void *arg, uint32_t msiData)</div><div class="ttdoc">Function pointer for the PCIe MSI ISR.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:286</div></div>
<div class="ttc" id="astructPcie__ObAtuCfg_html_abfe00e14b27bc27ae814a2bc538c8230"><div class="ttname"><a href="structPcie__ObAtuCfg.html#abfe00e14b27bc27ae814a2bc538c8230">Pcie_ObAtuCfg::regionIndex</a></div><div class="ttdeci">uint32_t regionIndex</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:243</div></div>
<div class="ttc" id="astructPcie__Attrs_html_adbe255e1514055910f04e09553894b82"><div class="ttname"><a href="structPcie__Attrs.html#adbe255e1514055910f04e09553894b82">Pcie_Attrs::msixRingMem</a></div><div class="ttdeci">uint8_t * msixRingMem</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:443</div></div>
<div class="ttc" id="astructPcie__RegisterMsiIsrParams_html"><div class="ttname"><a href="structPcie__RegisterMsiIsrParams.html">Pcie_RegisterMsiIsrParams</a></div><div class="ttdoc">Pcie_RegisterMsiIsrParams specifies the parameters to register an ISR for MSI.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:297</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a69057b1997a2e79c617dd37e465bc047"><div class="ttname"><a href="structPcie__Attrs.html#a69057b1997a2e79c617dd37e465bc047">Pcie_Attrs::sris_mode</a></div><div class="ttdeci">Pcie_SRIS_Mode sris_mode</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:403</div></div>
<div class="ttc" id="astructPcie__ObAtuCfg_html_ab2c5b3639e8eec05d7d96f1a47a654ea"><div class="ttname"><a href="structPcie__ObAtuCfg.html#ab2c5b3639e8eec05d7d96f1a47a654ea">Pcie_ObAtuCfg::regionWindowSize</a></div><div class="ttdeci">uint32_t regionWindowSize</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:251</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a3a0c6b66c37e15c232fee55388f8a637"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a3a0c6b66c37e15c232fee55388f8a637">PCIE_LTSSM_L0</a></div><div class="ttdeci">@ PCIE_LTSSM_L0</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:533</div></div>
<div class="ttc" id="astructPcie__MsixTblEntry_html_a0b9e36d474ec26ca089d981c47b53323"><div class="ttname"><a href="structPcie__MsixTblEntry.html#a0b9e36d474ec26ca089d981c47b53323">Pcie_MsixTblEntry::addr</a></div><div class="ttdeci">uintptr_t addr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:354</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a137e15c7140cd7227a6c2ba89dca9a14"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a137e15c7140cd7227a6c2ba89dca9a14">PCIE_LTSSM_POLL_COMPLIANCE</a></div><div class="ttdeci">@ PCIE_LTSSM_POLL_COMPLIANCE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:519</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_a239182a34c0583e88e62a26d389ebb28"><div class="ttname"><a href="structPcie__BarCfg.html#a239182a34c0583e88e62a26d389ebb28">Pcie_BarCfg::location</a></div><div class="ttdeci">Pcie_Location location</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:565</div></div>
<div class="ttc" id="astructPcie__ObAtuCfg_html_a703ca6e9d79b27b4fc27ae46148fb1ef"><div class="ttname"><a href="structPcie__ObAtuCfg.html#a703ca6e9d79b27b4fc27ae46148fb1ef">Pcie_ObAtuCfg::lowerBaseAddr</a></div><div class="ttdeci">uint32_t lowerBaseAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:247</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_adcabeffd87611d2f89e105ff2180df60"><div class="ttname"><a href="structPcie__BarCfg.html#adcabeffd87611d2f89e105ff2180df60">Pcie_BarCfg::idx</a></div><div class="ttdeci">uint8_t idx</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:577</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga560e0b1eca3f0a7702e8a379e656bc96"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga560e0b1eca3f0a7702e8a379e656bc96">gPcieConfigNum</a></div><div class="ttdeci">uint32_t gPcieConfigNum</div><div class="ttdoc">Externally defined driver configuration array size.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga7151ee56dc3a428da22ba39f92d2c82b"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga7151ee56dc3a428da22ba39f92d2c82b">Pcie_checkLinkParams</a></div><div class="ttdeci">int32_t Pcie_checkLinkParams(Pcie_Handle handle)</div><div class="ttdoc">Verify if the link parameters is established as configured.</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a398826c31bbdea01eadd1293c1b4b09e"><div class="ttname"><a href="structPcie__Attrs.html#a398826c31bbdea01eadd1293c1b4b09e">Pcie_Attrs::numLanes</a></div><div class="ttdeci">uint32_t numLanes</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:399</div></div>
<div class="ttc" id="astructPcie__IbTransCfg_html_aba5013d122b85999b008cf34745fc6f4"><div class="ttname"><a href="structPcie__IbTransCfg.html#aba5013d122b85999b008cf34745fc6f4">Pcie_IbTransCfg::region</a></div><div class="ttdeci">uint8_t region</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:598</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a14ca3a5536e8310f77a2a9a5afc395ba"><div class="ttname"><a href="structPcie__Attrs.html#a14ca3a5536e8310f77a2a9a5afc395ba">Pcie_Attrs::ibAtuNum</a></div><div class="ttdeci">uint32_t ibAtuNum</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:411</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga64b04fa965f22414b8f62d55fed21469af2d06e26f5c9b7025a906b7ca64a3154"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga64b04fa965f22414b8f62d55fed21469af2d06e26f5c9b7025a906b7ca64a3154">PCIE_LOCATION_LOCAL</a></div><div class="ttdeci">@ PCIE_LOCATION_LOCAL</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:507</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga7fb1942921f3db590e63099e56137f1e"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga7fb1942921f3db590e63099e56137f1e">Pcie_RefClk_Mode</a></div><div class="ttdeci">Pcie_RefClk_Mode</div><div class="ttdoc">Enumeration for PCIe Reference Clock mode.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:115</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga35e24da91bab8ac616d0b2ae5303b08b"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a></div><div class="ttdeci">void * Pcie_Handle</div><div class="ttdoc">Driver handle returned by Pcie_open() call.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:159</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a003d28890b025810ce85ca6bf2db7c3a"><div class="ttname"><a href="structPcie__Attrs.html#a003d28890b025810ce85ca6bf2db7c3a">Pcie_Attrs::msiIrqEnableFlag</a></div><div class="ttdeci">uint32_t msiIrqEnableFlag</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:421</div></div>
<div class="ttc" id="astructPcie__Config_html_a0517dde1ae0d2287cffdc9bada227abb"><div class="ttname"><a href="structPcie__Config.html#a0517dde1ae0d2287cffdc9bada227abb">Pcie_Config::object</a></div><div class="ttdeci">Pcie_Object * object</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:493</div></div>
<div class="ttc" id="astructPcie__MsixIsrCtrl_html"><div class="ttname"><a href="structPcie__MsixIsrCtrl.html">Pcie_MsixIsrCtrl</a></div><div class="ttdoc">ISR and arguement list for MSIx.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:342</div></div>
<div class="ttc" id="astructPcie__Attrs_html_abbdeab888cddd6c771316c267ef38b26"><div class="ttname"><a href="structPcie__Attrs.html#abbdeab888cddd6c771316c267ef38b26">Pcie_Attrs::msiIsrCtrl</a></div><div class="ttdeci">Pcie_MsiIsrCtrl * msiIsrCtrl</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:427</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gaf0a343d174ffc28fb403398982422ab2"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gaf0a343d174ffc28fb403398982422ab2">Pcie_ackPwrStateIrq</a></div><div class="ttdeci">int32_t Pcie_ackPwrStateIrq(Pcie_Handle handle)</div><div class="ttdoc">Acknowledge power management state interrupt.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a953b9d4a980514a3fedaebdc07cb761b"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a953b9d4a980514a3fedaebdc07cb761b">PCIE_LTSSM_L2_WAKE</a></div><div class="ttdeci">@ PCIE_LTSSM_L2_WAKE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:538</div></div>
<div class="ttc" id="astructPcie__IbAtuCfg_html_ae2bbd85cbf87f3b34d6abc774739a62a"><div class="ttname"><a href="structPcie__IbAtuCfg.html#ae2bbd85cbf87f3b34d6abc774739a62a">Pcie_IbAtuCfg::barAperture</a></div><div class="ttdeci">uint32_t barAperture</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:278</div></div>
<div class="ttc" id="astructPcie__Config_html"><div class="ttname"><a href="structPcie__Config.html">Pcie_Config</a></div><div class="ttdoc">PCIE global configuration array.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:492</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga93866bbca015d493f70b9208adc2873d"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga93866bbca015d493f70b9208adc2873d">PCIE_MAX_MSIX_IRQ</a></div><div class="ttdeci">#define PCIE_MAX_MSIX_IRQ</div><div class="ttdoc">Maxmium number of MSIx interrupts supported.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:78</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggab157746d2cddf57e04970cc728203500a7ab4e68bf0d6509fea6dd554d4ea6a7a"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggab157746d2cddf57e04970cc728203500a7ab4e68bf0d6509fea6dd554d4ea6a7a">PCIE_BAR_PREF</a></div><div class="ttdeci">@ PCIE_BAR_PREF</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:183</div></div>
<div class="ttc" id="astructPcie__IbAtuCfg_html_aea2e0859fb093f6f8e466c00f284d344"><div class="ttname"><a href="structPcie__IbAtuCfg.html#aea2e0859fb093f6f8e466c00f284d344">Pcie_IbAtuCfg::tlpType</a></div><div class="ttdeci">Pcie_TlpType tlpType</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:266</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a1ca30301076d665168aef99883a53cf0"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a1ca30301076d665168aef99883a53cf0">PCIE_LTSSM_L0S</a></div><div class="ttdeci">@ PCIE_LTSSM_L0S</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:534</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gaba9b2a8b35994b93edd08fc5ab90c325"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gaba9b2a8b35994b93edd08fc5ab90c325">Pcie_isLinkUp</a></div><div class="ttdeci">int32_t Pcie_isLinkUp(Pcie_Handle handle)</div><div class="ttdoc">Check if PCIe link training completed.</div></div>
<div class="ttc" id="astructPcie__Object_html"><div class="ttname"><a href="structPcie__Object.html">Pcie_Object</a></div><div class="ttdoc">PCIe driver object.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:450</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga6fcb2a2c0c9f765804ded62889a206f1a19c1a082bfe5007d136368e306fd656c"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga6fcb2a2c0c9f765804ded62889a206f1a19c1a082bfe5007d136368e306fd656c">PCIE_REFCLK_SRIS_ENABLED</a></div><div class="ttdeci">@ PCIE_REFCLK_SRIS_ENABLED</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:131</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a6bd7d544c5ee7aaf0ab3fa9dc81933d1"><div class="ttname"><a href="structPcie__Attrs.html#a6bd7d544c5ee7aaf0ab3fa9dc81933d1">Pcie_Attrs::msixIsrCtrl</a></div><div class="ttdeci">Pcie_MsixIsrCtrl * msixIsrCtrl</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:441</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_aaa3fa88002a922590968df57ea5d1ddb"><div class="ttname"><a href="structPcie__BarCfg.html#aaa3fa88002a922590968df57ea5d1ddb">Pcie_BarCfg::mode</a></div><div class="ttdeci">Pcie_Mode mode</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:567</div></div>
<div class="ttc" id="astructPcie__Attrs_html_aa1550d16e653688c650fe233a80affd8"><div class="ttname"><a href="structPcie__Attrs.html#aa1550d16e653688c650fe233a80affd8">Pcie_Attrs::msiIntNum</a></div><div class="ttdeci">uint32_t msiIntNum</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:419</div></div>
<div class="ttc" id="astructPcie__InitCfg_html_a37ed15ef58edf530a1a3aa1425806576"><div class="ttname"><a href="structPcie__InitCfg.html#a37ed15ef58edf530a1a3aa1425806576">Pcie_InitCfg::dev</a></div><div class="ttdeci">Pcie_DeviceCfg dev</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:481</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga2232280353dc1a7c6053f3c108375432a124602fad81971524b2363611cc8fa80"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga2232280353dc1a7c6053f3c108375432a124602fad81971524b2363611cc8fa80">PCIE_BAR_TYPE32</a></div><div class="ttdeci">@ PCIE_BAR_TYPE32</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:191</div></div>
<div class="ttc" id="astructPcie__IbTransCfg_html_a79fa9c17f77ba20f99c86e2171ebbee3"><div class="ttname"><a href="structPcie__IbTransCfg.html#a79fa9c17f77ba20f99c86e2171ebbee3">Pcie_IbTransCfg::ibBar</a></div><div class="ttdeci">uint8_t ibBar</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:590</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga73e51b69c8de963a2154078689481c2aa9105113c61036ea8a8e1b653774b2b9d"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga73e51b69c8de963a2154078689481c2aa9105113c61036ea8a8e1b653774b2b9d">PCIE_PWR_STATE_D3hot</a></div><div class="ttdeci">@ PCIE_PWR_STATE_D3hot</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:141</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a6a9505131f85cbf247f6a5b9acd645bc"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a6a9505131f85cbf247f6a5b9acd645bc">PCIE_LTSSM_CFG_LANENUM_ACEPT</a></div><div class="ttdeci">@ PCIE_LTSSM_CFG_LANENUM_ACEPT</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:526</div></div>
<div class="ttc" id="astructPcie__Attrs_html_aa7c65cbfb76ab81961f617856b14122b"><div class="ttname"><a href="structPcie__Attrs.html#aa7c65cbfb76ab81961f617856b14122b">Pcie_Attrs::revId</a></div><div class="ttdeci">uint8_t revId</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:395</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a43dd77e7721819ae2ec32f3a30427681"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a43dd77e7721819ae2ec32f3a30427681">PCIE_LTSSM_RCVRY_EQ0</a></div><div class="ttdeci">@ PCIE_LTSSM_RCVRY_EQ0</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:548</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gab82f6d8e6f2ed67ca84fa904314ddbfd"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gab82f6d8e6f2ed67ca84fa904314ddbfd">Pcie_setLnkDwnStateIrq</a></div><div class="ttdeci">int32_t Pcie_setLnkDwnStateIrq(Pcie_Handle handle, int enable)</div><div class="ttdoc">Enable link down status interrupt in PCIE Controller.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga26d2149ed64b5633483531913b3c8702"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga26d2149ed64b5633483531913b3c8702">Pcie_AtuRegionMatchMode</a></div><div class="ttdeci">Pcie_AtuRegionMatchMode</div><div class="ttdoc">Enum to select address or BAR match mode.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:232</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga60c81078edd068f2e940753790998883"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga60c81078edd068f2e940753790998883">Pcie_getMemSpaceRange</a></div><div class="ttdeci">int32_t Pcie_getMemSpaceRange(Pcie_Handle handle, void **base, uint32_t *size)</div><div class="ttdoc">Returns the PCIe Internal Address Range for the memory space. This range is used for accessing memory...</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gaf56ba563f5299b3633a2b9d199fa6a32"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gaf56ba563f5299b3633a2b9d199fa6a32">Pcie_setSlotClockCnfg</a></div><div class="ttdeci">int32_t Pcie_setSlotClockCnfg(Pcie_Handle handle, int enable)</div><div class="ttdoc">Set slot clock configuration bit in Link Status Register.</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a1e53cf8eb5ee5c7f148329b860e3fae1"><div class="ttname"><a href="structPcie__Attrs.html#a1e53cf8eb5ee5c7f148329b860e3fae1">Pcie_Attrs::subSysVendorId</a></div><div class="ttdeci">uint16_t subSysVendorId</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:385</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga44140d2ee3e4893c96ee847ddef25365"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga44140d2ee3e4893c96ee847ddef25365">Pcie_BarMem</a></div><div class="ttdeci">Pcie_BarMem</div><div class="ttdoc">These are the possible values for Memory BAR configuration.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:200</div></div>
<div class="ttc" id="astructPcie__Object_html_ad1d79044c1080d5c60a21f5e639ce2fd"><div class="ttname"><a href="structPcie__Object.html#ad1d79044c1080d5c60a21f5e639ce2fd">Pcie_Object::handle</a></div><div class="ttdeci">Pcie_Handle handle</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:452</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga26d2149ed64b5633483531913b3c8702afa2bcd1f50462d8fc8130bafb71644f8"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga26d2149ed64b5633483531913b3c8702afa2bcd1f50462d8fc8130bafb71644f8">PCIE_ATU_REGION_MATCH_MODE_ADDR</a></div><div class="ttdeci">@ PCIE_ATU_REGION_MATCH_MODE_ADDR</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:233</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a54165dd03cbbae1d02f587ac3b5392a6"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a54165dd03cbbae1d02f587ac3b5392a6">PCIE_LTSSM_RCVRY_EQ1</a></div><div class="ttdeci">@ PCIE_LTSSM_RCVRY_EQ1</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:549</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga7f59536791677e95fdf889b51e2bf87f"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga7f59536791677e95fdf889b51e2bf87f">Pcie_init</a></div><div class="ttdeci">void Pcie_init(void)</div><div class="ttdoc">This function initializes the PCIe module.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gac9c2cc8c3e8ce02fd3bbf2666851cf95"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gac9c2cc8c3e8ce02fd3bbf2666851cf95">Pcie_ackDwnStrIrq</a></div><div class="ttdeci">int32_t Pcie_ackDwnStrIrq(Pcie_Handle handle)</div><div class="ttdoc">Acknowledge downstream interrupt.</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a62f2d01d5d2a11b39c1497cfd8f42eab"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a62f2d01d5d2a11b39c1497cfd8f42eab">Pcie_AtuRegionParams::upperBaseAddr</a></div><div class="ttdeci">uint32_t upperBaseAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:633</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a4be425b18e09f076ca7669463d6fde85"><div class="ttname"><a href="structPcie__Attrs.html#a4be425b18e09f076ca7669463d6fde85">Pcie_Attrs::refclk_mode</a></div><div class="ttdeci">Pcie_RefClk_Mode refclk_mode</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:401</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a53cacc809020c10351eda4bf5fcd39f5"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a53cacc809020c10351eda4bf5fcd39f5">Pcie_AtuRegionParams::enableRegion</a></div><div class="ttdeci">uint32_t enableRegion</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:617</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_a8f0b694277eadf394a7b865e544a87b0"><div class="ttname"><a href="structPcie__BarCfg.html#a8f0b694277eadf394a7b865e544a87b0">Pcie_BarCfg::prefetch</a></div><div class="ttdeci">Pcie_BarPref prefetch</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:571</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a521c3124f761e46e1258413e1ee378bb"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a521c3124f761e46e1258413e1ee378bb">PCIE_LTSSM_L123_SEND_EIDLE</a></div><div class="ttdeci">@ PCIE_LTSSM_L123_SEND_EIDLE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:535</div></div>
<div class="ttc" id="astructPcie__Attrs_html_ac1b0931ad1e607e3519be1086e9fc37e"><div class="ttname"><a href="structPcie__Attrs.html#ac1b0931ad1e607e3519be1086e9fc37e">Pcie_Attrs::ibAtu</a></div><div class="ttdeci">Pcie_IbAtuCfg * ibAtu</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:409</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a9b8cdaf9f515bcd5e6264875e6158f80"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a9b8cdaf9f515bcd5e6264875e6158f80">PCIE_LTSSM_RCVRY_EQ2</a></div><div class="ttdeci">@ PCIE_LTSSM_RCVRY_EQ2</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:550</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gae07a86c7609031764493e4b074050c2a"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gae07a86c7609031764493e4b074050c2a">Pcie_getVendorId</a></div><div class="ttdeci">int32_t Pcie_getVendorId(Pcie_Handle handle, Pcie_Location location, uint32_t *vendorId, uint32_t *deviceId)</div><div class="ttdoc">Get vendor ID and device ID of Pcie Device.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a7ed3c0341c851341ce7adec73f3d9aa1"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a7ed3c0341c851341ce7adec73f3d9aa1">PCIE_LTSSM_HOT_RESET</a></div><div class="ttdeci">@ PCIE_LTSSM_HOT_RESET</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:547</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884afc8afeb75fe5260db0a1401f86228dd5"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884afc8afeb75fe5260db0a1401f86228dd5">PCIE_LTSSM_POLL_ACTIVE</a></div><div class="ttdeci">@ PCIE_LTSSM_POLL_ACTIVE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:518</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_aa95c67ee910df9bd688ce0092b2371db"><div class="ttname"><a href="structPcie__AtuRegionParams.html#aa95c67ee910df9bd688ce0092b2371db">Pcie_AtuRegionParams::regionWindowSize</a></div><div class="ttdeci">uint64_t regionWindowSize</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:638</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga23687c97c3827338b112895dea5eb400ade74ee6c648cc2e48d668052af4e772e"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400ade74ee6c648cc2e48d668052af4e772e">PCIE_INT_PINC</a></div><div class="ttdeci">@ PCIE_INT_PINC</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:152</div></div>
<div class="ttc" id="astructPcie__Attrs_html_a1975fec575fce31f477e21c686cf00aa"><div class="ttname"><a href="structPcie__Attrs.html#a1975fec575fce31f477e21c686cf00aa">Pcie_Attrs::deviceId</a></div><div class="ttdeci">uint16_t deviceId</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:383</div></div>
<div class="ttc" id="astructPcie__MsixTblEntry_html_af4c7d2d6cb89f15d8796cee1d1b4b990"><div class="ttname"><a href="structPcie__MsixTblEntry.html#af4c7d2d6cb89f15d8796cee1d1b4b990">Pcie_MsixTblEntry::data</a></div><div class="ttdeci">uint32_t data</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:356</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga7fb1942921f3db590e63099e56137f1ea993693594f5d72304d2f3f30ea0cb95b"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea993693594f5d72304d2f3f30ea0cb95b">PCIE_REFCLK_MODE_INT_SSC_OUTDIS</a></div><div class="ttdeci">@ PCIE_REFCLK_MODE_INT_SSC_OUTDIS</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:117</div></div>
<div class="ttc" id="astructPcie__Object_html_a894c076d1ced4f16df5dbf39ec585f55"><div class="ttname"><a href="structPcie__Object.html#a894c076d1ced4f16df5dbf39ec585f55">Pcie_Object::cfgDone</a></div><div class="ttdeci">uint32_t cfgDone</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:456</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf9de849d1afb69bf0ce073745ffdc884a1687031a518fe59da89b52fa6c36e412"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a1687031a518fe59da89b52fa6c36e412">PCIE_LTSSM_DETECT_ACT</a></div><div class="ttdeci">@ PCIE_LTSSM_DETECT_ACT</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:517</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b9b9647e98fea2d00b2a44353b6e415a.html">pcie</a></li><li class="navelem"><a class="el" href="pcie_2pcie_8h.html">pcie.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
