// Seed: 3219102430
module module_0 ();
  wire  id_2;
  uwire id_3 = 1, id_4;
  always
    case (1)
      default: id_4 = 1;
    endcase
endmodule
module module_1 (
    input tri id_0,
    input wor id_1
    , id_13,
    input tri id_2,
    input tri1 id_3
    , id_14,
    input tri1 id_4,
    output wor id_5,
    output supply1 id_6,
    input wor id_7,
    output supply1 id_8,
    output wor id_9,
    input uwire id_10,
    output supply1 id_11
);
  assign id_11 = ~1'b0;
  module_0();
endmodule
