Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o O:/Desktop/Digitaldesign/Lab2/postlab2prob4/test_isim_beh.exe -prj O:/Desktop/Digitaldesign/Lab2/postlab2prob4/test_beh.prj work.test 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "O:/Desktop/Digitaldesign/Lab2/postlab2prob4/two_clk_light.vhd" into library work
Parsing VHDL file "O:/Desktop/Digitaldesign/Lab2/postlab2prob4/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture fsmlight of entity two_clk_light [two_clk_light_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable O:/Desktop/Digitaldesign/Lab2/postlab2prob4/test_isim_beh.exe
Fuse Memory Usage: 32292 KB
Fuse CPU Usage: 592 ms
