
*** Running vivado
    with args -log bram_1024_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_1024_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source bram_1024_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 293.051 ; gain = 83.566
INFO: [Synth 8-638] synthesizing module 'bram_1024_0' [x:/final_project_sim/lzw/lzw.srcs/sources_1/ip/bram_1024_0/synth/bram_1024_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'bram_1024_0' (9#1) [x:/final_project_sim/lzw/lzw.srcs/sources_1/ip/bram_1024_0/synth/bram_1024_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:02:27 . Memory (MB): peak = 491.184 ; gain = 281.699
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:30 ; elapsed = 00:02:28 . Memory (MB): peak = 491.184 ; gain = 281.699
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 572.660 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:48 ; elapsed = 00:02:57 . Memory (MB): peak = 572.660 ; gain = 363.176
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:48 ; elapsed = 00:02:57 . Memory (MB): peak = 572.660 ; gain = 363.176
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:02:57 . Memory (MB): peak = 572.660 ; gain = 363.176
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:48 ; elapsed = 00:02:58 . Memory (MB): peak = 572.660 ; gain = 363.176
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:58 . Memory (MB): peak = 572.660 ; gain = 363.176
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:03:22 . Memory (MB): peak = 598.703 ; gain = 389.219
Finished Timing Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:03:22 . Memory (MB): peak = 598.703 ; gain = 389.219
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:03:22 . Memory (MB): peak = 608.359 ; gain = 398.875
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:03:24 . Memory (MB): peak = 608.359 ; gain = 398.875
Finished Renaming Generated Instances : Time (s): cpu = 00:02:10 ; elapsed = 00:03:24 . Memory (MB): peak = 608.359 ; gain = 398.875
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:03:24 . Memory (MB): peak = 608.359 ; gain = 398.875
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:03:24 . Memory (MB): peak = 608.359 ; gain = 398.875
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:03:24 . Memory (MB): peak = 608.359 ; gain = 398.875
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:03:24 . Memory (MB): peak = 608.359 ; gain = 398.875

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:03:24 . Memory (MB): peak = 608.359 ; gain = 398.875
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:03:15 . Memory (MB): peak = 637.059 ; gain = 421.387
