{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647576863093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647576863093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 22:14:23 2022 " "Processing started: Thu Mar 17 22:14:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647576863093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1647576863093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_gumnut -c fsm_gumnut --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_gumnut -c fsm_gumnut --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1647576863093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1647576863208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1647576863208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_gumnut.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_gumnut.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_gumnut " "Found entity 1: fsm_gumnut" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647576868323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647576868323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_gumnut_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_gumnut_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_gumnut_tb " "Found entity 1: fsm_gumnut_tb" {  } { { "fsm_gumnut_tb.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647576868323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647576868323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_gumnut " "Elaborating entity \"fsm_gumnut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1647576868348 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_alu_reg_fn fsm_gumnut.v(53) " "Verilog HDL or VHDL warning at fsm_gumnut.v(53): object \"IR_alu_reg_fn\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_alu_immed_fn fsm_gumnut.v(54) " "Verilog HDL or VHDL warning at fsm_gumnut.v(54): object \"IR_alu_immed_fn\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_shift_fn fsm_gumnut.v(55) " "Verilog HDL or VHDL warning at fsm_gumnut.v(55): object \"IR_shift_fn\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_branch_fn fsm_gumnut.v(57) " "Verilog HDL or VHDL warning at fsm_gumnut.v(57): object \"IR_branch_fn\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_jump_fn fsm_gumnut.v(58) " "Verilog HDL or VHDL warning at fsm_gumnut.v(58): object \"IR_jump_fn\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_rd fsm_gumnut.v(61) " "Verilog HDL or VHDL warning at fsm_gumnut.v(61): object \"IR_rd\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_rs fsm_gumnut.v(62) " "Verilog HDL or VHDL warning at fsm_gumnut.v(62): object \"IR_rs\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_r2 fsm_gumnut.v(63) " "Verilog HDL or VHDL warning at fsm_gumnut.v(63): object \"IR_r2\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_immed fsm_gumnut.v(64) " "Verilog HDL or VHDL warning at fsm_gumnut.v(64): object \"IR_immed\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_count fsm_gumnut.v(65) " "Verilog HDL or VHDL warning at fsm_gumnut.v(65): object \"IR_count\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_offset fsm_gumnut.v(66) " "Verilog HDL or VHDL warning at fsm_gumnut.v(66): object \"IR_offset\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_disp fsm_gumnut.v(67) " "Verilog HDL or VHDL warning at fsm_gumnut.v(67): object \"IR_disp\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_addr fsm_gumnut.v(68) " "Verilog HDL or VHDL warning at fsm_gumnut.v(68): object \"IR_addr\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_alu_immed fsm_gumnut.v(70) " "Verilog HDL or VHDL warning at fsm_gumnut.v(70): object \"IR_decode_alu_immed\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_shift fsm_gumnut.v(72) " "Verilog HDL or VHDL warning at fsm_gumnut.v(72): object \"IR_decode_shift\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_alu_reg fsm_gumnut.v(73) " "Verilog HDL or VHDL warning at fsm_gumnut.v(73): object \"IR_decode_alu_reg\" assigned a value but never read" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fsm_gumnut.v(114) " "Verilog HDL Case Statement warning at fsm_gumnut.v(114): incomplete case statement has no default case item" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 114 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state fsm_gumnut.v(114) " "Verilog HDL Always Construct warning at fsm_gumnut.v(114): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] fsm_gumnut.v(114) " "Inferred latch for \"next_state\[0\]\" at fsm_gumnut.v(114)" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] fsm_gumnut.v(114) " "Inferred latch for \"next_state\[1\]\" at fsm_gumnut.v(114)" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] fsm_gumnut.v(114) " "Inferred latch for \"next_state\[2\]\" at fsm_gumnut.v(114)" {  } { { "fsm_gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut_FSM/fsm_gumnut.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647576868349 "|fsm_gumnut"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647576868372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 22:14:28 2022 " "Processing ended: Thu Mar 17 22:14:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647576868372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647576868372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647576868372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1647576868372 ""}
