
BLE_HeartRate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013f40  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000071a0  08014080  08014080  00015080  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801b220  0801b220  0001c220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801b228  0801b228  0001c228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801b22c  0801b22c  0001c22c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000003e4  20000008  0801b230  0001d008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000041  200003ec  0801b614  0001d3ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000430  0801b655  0001d430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cd0  20000450  0801b666  0001d450  2**4
                  ALLOC
 10 ._user_heap_stack 00001400  20002120  0801b666  0001e120  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001d441  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  0001e000  2**2
                  ALLOC
 13 MB_MEM1       000001bc  20030028  20030028  0001e000  2**2
                  ALLOC
 14 MB_MEM2       00000883  200301e4  200301e4  0001e000  2**2
                  ALLOC
 15 .debug_line   00046691  00000000  00000000  0001d471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line_str 000000b4  00000000  00000000  00063b02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_info   0003d167  00000000  00000000  00063bb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 00008cc3  00000000  00000000  000a0d1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 000034d0  00000000  00000000  000a99e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00110e39  00000000  00000000  000aceb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 000027f6  00000000  00000000  001bdce9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  00033cf7  00000000  00000000  001c04df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  001f41d6  2**0
                  CONTENTS, READONLY
 24 .debug_frame  0000eb7c  00000000  00000000  001f421c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000450 	.word	0x20000450
 800015c:	00000000 	.word	0x00000000
 8000160:	08014068 	.word	0x08014068

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000454 	.word	0x20000454
 800017c:	08014068 	.word	0x08014068

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b96a 	b.w	8000e44 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	460c      	mov	r4, r1
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d14e      	bne.n	8000c32 <__udivmoddi4+0xaa>
 8000b94:	4694      	mov	ip, r2
 8000b96:	458c      	cmp	ip, r1
 8000b98:	4686      	mov	lr, r0
 8000b9a:	fab2 f282 	clz	r2, r2
 8000b9e:	d962      	bls.n	8000c66 <__udivmoddi4+0xde>
 8000ba0:	b14a      	cbz	r2, 8000bb6 <__udivmoddi4+0x2e>
 8000ba2:	f1c2 0320 	rsb	r3, r2, #32
 8000ba6:	4091      	lsls	r1, r2
 8000ba8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bb0:	4319      	orrs	r1, r3
 8000bb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bba:	fa1f f68c 	uxth.w	r6, ip
 8000bbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000bca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bce:	fb04 f106 	mul.w	r1, r4, r6
 8000bd2:	4299      	cmp	r1, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x64>
 8000bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bde:	f080 8112 	bcs.w	8000e06 <__udivmoddi4+0x27e>
 8000be2:	4299      	cmp	r1, r3
 8000be4:	f240 810f 	bls.w	8000e06 <__udivmoddi4+0x27e>
 8000be8:	3c02      	subs	r4, #2
 8000bea:	4463      	add	r3, ip
 8000bec:	1a59      	subs	r1, r3, r1
 8000bee:	fa1f f38e 	uxth.w	r3, lr
 8000bf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000bfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bfe:	fb00 f606 	mul.w	r6, r0, r6
 8000c02:	429e      	cmp	r6, r3
 8000c04:	d90a      	bls.n	8000c1c <__udivmoddi4+0x94>
 8000c06:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c0e:	f080 80fc 	bcs.w	8000e0a <__udivmoddi4+0x282>
 8000c12:	429e      	cmp	r6, r3
 8000c14:	f240 80f9 	bls.w	8000e0a <__udivmoddi4+0x282>
 8000c18:	4463      	add	r3, ip
 8000c1a:	3802      	subs	r0, #2
 8000c1c:	1b9b      	subs	r3, r3, r6
 8000c1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c22:	2100      	movs	r1, #0
 8000c24:	b11d      	cbz	r5, 8000c2e <__udivmoddi4+0xa6>
 8000c26:	40d3      	lsrs	r3, r2
 8000c28:	2200      	movs	r2, #0
 8000c2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d905      	bls.n	8000c42 <__udivmoddi4+0xba>
 8000c36:	b10d      	cbz	r5, 8000c3c <__udivmoddi4+0xb4>
 8000c38:	e9c5 0100 	strd	r0, r1, [r5]
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	4608      	mov	r0, r1
 8000c40:	e7f5      	b.n	8000c2e <__udivmoddi4+0xa6>
 8000c42:	fab3 f183 	clz	r1, r3
 8000c46:	2900      	cmp	r1, #0
 8000c48:	d146      	bne.n	8000cd8 <__udivmoddi4+0x150>
 8000c4a:	42a3      	cmp	r3, r4
 8000c4c:	d302      	bcc.n	8000c54 <__udivmoddi4+0xcc>
 8000c4e:	4290      	cmp	r0, r2
 8000c50:	f0c0 80f0 	bcc.w	8000e34 <__udivmoddi4+0x2ac>
 8000c54:	1a86      	subs	r6, r0, r2
 8000c56:	eb64 0303 	sbc.w	r3, r4, r3
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	2d00      	cmp	r5, #0
 8000c5e:	d0e6      	beq.n	8000c2e <__udivmoddi4+0xa6>
 8000c60:	e9c5 6300 	strd	r6, r3, [r5]
 8000c64:	e7e3      	b.n	8000c2e <__udivmoddi4+0xa6>
 8000c66:	2a00      	cmp	r2, #0
 8000c68:	f040 8090 	bne.w	8000d8c <__udivmoddi4+0x204>
 8000c6c:	eba1 040c 	sub.w	r4, r1, ip
 8000c70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c74:	fa1f f78c 	uxth.w	r7, ip
 8000c78:	2101      	movs	r1, #1
 8000c7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c82:	fb08 4416 	mls	r4, r8, r6, r4
 8000c86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c8a:	fb07 f006 	mul.w	r0, r7, r6
 8000c8e:	4298      	cmp	r0, r3
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0x11c>
 8000c92:	eb1c 0303 	adds.w	r3, ip, r3
 8000c96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c9a:	d202      	bcs.n	8000ca2 <__udivmoddi4+0x11a>
 8000c9c:	4298      	cmp	r0, r3
 8000c9e:	f200 80cd 	bhi.w	8000e3c <__udivmoddi4+0x2b4>
 8000ca2:	4626      	mov	r6, r4
 8000ca4:	1a1c      	subs	r4, r3, r0
 8000ca6:	fa1f f38e 	uxth.w	r3, lr
 8000caa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cae:	fb08 4410 	mls	r4, r8, r0, r4
 8000cb2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cb6:	fb00 f707 	mul.w	r7, r0, r7
 8000cba:	429f      	cmp	r7, r3
 8000cbc:	d908      	bls.n	8000cd0 <__udivmoddi4+0x148>
 8000cbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cc6:	d202      	bcs.n	8000cce <__udivmoddi4+0x146>
 8000cc8:	429f      	cmp	r7, r3
 8000cca:	f200 80b0 	bhi.w	8000e2e <__udivmoddi4+0x2a6>
 8000cce:	4620      	mov	r0, r4
 8000cd0:	1bdb      	subs	r3, r3, r7
 8000cd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cd6:	e7a5      	b.n	8000c24 <__udivmoddi4+0x9c>
 8000cd8:	f1c1 0620 	rsb	r6, r1, #32
 8000cdc:	408b      	lsls	r3, r1
 8000cde:	fa22 f706 	lsr.w	r7, r2, r6
 8000ce2:	431f      	orrs	r7, r3
 8000ce4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ce8:	fa04 f301 	lsl.w	r3, r4, r1
 8000cec:	ea43 030c 	orr.w	r3, r3, ip
 8000cf0:	40f4      	lsrs	r4, r6
 8000cf2:	fa00 f801 	lsl.w	r8, r0, r1
 8000cf6:	0c38      	lsrs	r0, r7, #16
 8000cf8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000cfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000d00:	fa1f fc87 	uxth.w	ip, r7
 8000d04:	fb00 441e 	mls	r4, r0, lr, r4
 8000d08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d10:	45a1      	cmp	r9, r4
 8000d12:	fa02 f201 	lsl.w	r2, r2, r1
 8000d16:	d90a      	bls.n	8000d2e <__udivmoddi4+0x1a6>
 8000d18:	193c      	adds	r4, r7, r4
 8000d1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d1e:	f080 8084 	bcs.w	8000e2a <__udivmoddi4+0x2a2>
 8000d22:	45a1      	cmp	r9, r4
 8000d24:	f240 8081 	bls.w	8000e2a <__udivmoddi4+0x2a2>
 8000d28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d2c:	443c      	add	r4, r7
 8000d2e:	eba4 0409 	sub.w	r4, r4, r9
 8000d32:	fa1f f983 	uxth.w	r9, r3
 8000d36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d46:	45a4      	cmp	ip, r4
 8000d48:	d907      	bls.n	8000d5a <__udivmoddi4+0x1d2>
 8000d4a:	193c      	adds	r4, r7, r4
 8000d4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d50:	d267      	bcs.n	8000e22 <__udivmoddi4+0x29a>
 8000d52:	45a4      	cmp	ip, r4
 8000d54:	d965      	bls.n	8000e22 <__udivmoddi4+0x29a>
 8000d56:	3b02      	subs	r3, #2
 8000d58:	443c      	add	r4, r7
 8000d5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000d62:	eba4 040c 	sub.w	r4, r4, ip
 8000d66:	429c      	cmp	r4, r3
 8000d68:	46ce      	mov	lr, r9
 8000d6a:	469c      	mov	ip, r3
 8000d6c:	d351      	bcc.n	8000e12 <__udivmoddi4+0x28a>
 8000d6e:	d04e      	beq.n	8000e0e <__udivmoddi4+0x286>
 8000d70:	b155      	cbz	r5, 8000d88 <__udivmoddi4+0x200>
 8000d72:	ebb8 030e 	subs.w	r3, r8, lr
 8000d76:	eb64 040c 	sbc.w	r4, r4, ip
 8000d7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d7e:	40cb      	lsrs	r3, r1
 8000d80:	431e      	orrs	r6, r3
 8000d82:	40cc      	lsrs	r4, r1
 8000d84:	e9c5 6400 	strd	r6, r4, [r5]
 8000d88:	2100      	movs	r1, #0
 8000d8a:	e750      	b.n	8000c2e <__udivmoddi4+0xa6>
 8000d8c:	f1c2 0320 	rsb	r3, r2, #32
 8000d90:	fa20 f103 	lsr.w	r1, r0, r3
 8000d94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d98:	fa24 f303 	lsr.w	r3, r4, r3
 8000d9c:	4094      	lsls	r4, r2
 8000d9e:	430c      	orrs	r4, r1
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da8:	fa1f f78c 	uxth.w	r7, ip
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3110 	mls	r1, r8, r0, r3
 8000db4:	0c23      	lsrs	r3, r4, #16
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb00 f107 	mul.w	r1, r0, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x24c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dca:	d22c      	bcs.n	8000e26 <__udivmoddi4+0x29e>
 8000dcc:	4299      	cmp	r1, r3
 8000dce:	d92a      	bls.n	8000e26 <__udivmoddi4+0x29e>
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	4463      	add	r3, ip
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ddc:	fb08 3311 	mls	r3, r8, r1, r3
 8000de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de4:	fb01 f307 	mul.w	r3, r1, r7
 8000de8:	42a3      	cmp	r3, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x276>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000df4:	d213      	bcs.n	8000e1e <__udivmoddi4+0x296>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d911      	bls.n	8000e1e <__udivmoddi4+0x296>
 8000dfa:	3902      	subs	r1, #2
 8000dfc:	4464      	add	r4, ip
 8000dfe:	1ae4      	subs	r4, r4, r3
 8000e00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e04:	e739      	b.n	8000c7a <__udivmoddi4+0xf2>
 8000e06:	4604      	mov	r4, r0
 8000e08:	e6f0      	b.n	8000bec <__udivmoddi4+0x64>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e706      	b.n	8000c1c <__udivmoddi4+0x94>
 8000e0e:	45c8      	cmp	r8, r9
 8000e10:	d2ae      	bcs.n	8000d70 <__udivmoddi4+0x1e8>
 8000e12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e1a:	3801      	subs	r0, #1
 8000e1c:	e7a8      	b.n	8000d70 <__udivmoddi4+0x1e8>
 8000e1e:	4631      	mov	r1, r6
 8000e20:	e7ed      	b.n	8000dfe <__udivmoddi4+0x276>
 8000e22:	4603      	mov	r3, r0
 8000e24:	e799      	b.n	8000d5a <__udivmoddi4+0x1d2>
 8000e26:	4630      	mov	r0, r6
 8000e28:	e7d4      	b.n	8000dd4 <__udivmoddi4+0x24c>
 8000e2a:	46d6      	mov	lr, sl
 8000e2c:	e77f      	b.n	8000d2e <__udivmoddi4+0x1a6>
 8000e2e:	4463      	add	r3, ip
 8000e30:	3802      	subs	r0, #2
 8000e32:	e74d      	b.n	8000cd0 <__udivmoddi4+0x148>
 8000e34:	4606      	mov	r6, r0
 8000e36:	4623      	mov	r3, r4
 8000e38:	4608      	mov	r0, r1
 8000e3a:	e70f      	b.n	8000c5c <__udivmoddi4+0xd4>
 8000e3c:	3e02      	subs	r6, #2
 8000e3e:	4463      	add	r3, ip
 8000e40:	e730      	b.n	8000ca4 <__udivmoddi4+0x11c>
 8000e42:	bf00      	nop

08000e44 <__aeabi_idiv0>:
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop

08000e48 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000e48:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e4a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e4c:	3304      	adds	r3, #4

08000e4e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e4e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e50:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000e52:	d3f9      	bcc.n	8000e48 <CopyDataInit>
  bx lr
 8000e54:	4770      	bx	lr

08000e56 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000e56:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000e58:	3004      	adds	r0, #4

08000e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000e5a:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000e5c:	d3fb      	bcc.n	8000e56 <FillZerobss>
  bx lr
 8000e5e:	4770      	bx	lr

08000e60 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e60:	480c      	ldr	r0, [pc, #48]	@ (8000e94 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000e62:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e64:	f007 ff20 	bl	8008ca8 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000e68:	480b      	ldr	r0, [pc, #44]	@ (8000e98 <LoopForever+0x8>)
 8000e6a:	490c      	ldr	r1, [pc, #48]	@ (8000e9c <LoopForever+0xc>)
 8000e6c:	4a0c      	ldr	r2, [pc, #48]	@ (8000ea0 <LoopForever+0x10>)
 8000e6e:	2300      	movs	r3, #0
 8000e70:	f7ff ffed 	bl	8000e4e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000e74:	480b      	ldr	r0, [pc, #44]	@ (8000ea4 <LoopForever+0x14>)
 8000e76:	490c      	ldr	r1, [pc, #48]	@ (8000ea8 <LoopForever+0x18>)
 8000e78:	2300      	movs	r3, #0
 8000e7a:	f7ff ffee 	bl	8000e5a <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000e7e:	480b      	ldr	r0, [pc, #44]	@ (8000eac <LoopForever+0x1c>)
 8000e80:	490b      	ldr	r1, [pc, #44]	@ (8000eb0 <LoopForever+0x20>)
 8000e82:	2300      	movs	r3, #0
 8000e84:	f7ff ffe9 	bl	8000e5a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e88:	f011 f9c8 	bl	801221c <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000e8c:	f001 fcae 	bl	80027ec <main>

08000e90 <LoopForever>:

LoopForever:
  b LoopForever
 8000e90:	e7fe      	b.n	8000e90 <LoopForever>
 8000e92:	0000      	.short	0x0000
  ldr   r0, =_estack
 8000e94:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000e98:	20000008 	.word	0x20000008
 8000e9c:	200003ec 	.word	0x200003ec
 8000ea0:	0801b230 	.word	0x0801b230
  INIT_BSS _sbss, _ebss
 8000ea4:	20000450 	.word	0x20000450
 8000ea8:	20002120 	.word	0x20002120
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000eac:	200301e4 	.word	0x200301e4
 8000eb0:	20030a67 	.word	0x20030a67

08000eb4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000eb4:	e7fe      	b.n	8000eb4 <ADC1_IRQHandler>
	...

08000eb8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000ec0:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <LL_EXTI_EnableIT_32_63+0x24>)
 8000ec2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000ec6:	4905      	ldr	r1, [pc, #20]	@ (8000edc <LL_EXTI_EnableIT_32_63+0x24>)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	58000800 	.word	0x58000800

08000ee0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000eec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000eee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ef8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000efc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4013      	ands	r3, r2
 8000f02:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f04:	68fb      	ldr	r3, [r7, #12]
}
 8000f06:	bf00      	nop
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b085      	sub	sp, #20
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000f1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f1e:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000f2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f32:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f3c:	68fb      	ldr	r3, [r7, #12]
}
 8000f3e:	bf00      	nop
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000f4e:	f007 ff71 	bl	8008e34 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000f52:	f007 ff75 	bl	8008e40 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000f56:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000f5a:	f7ff ffad 	bl	8000eb8 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8000f5e:	f00e f951 	bl	800f204 <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8000f62:	f000 f821 	bl	8000fa8 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8000f66:	f000 f8c1 	bl	80010ec <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8000f6a:	bf00      	nop
}
 8000f6c:	bd80      	pop	{r7, pc}
	...

08000f70 <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8000f70:	b5b0      	push	{r4, r5, r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000f76:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <APPD_EnableCPU2+0x34>)
 8000f78:	1d3c      	adds	r4, r7, #4
 8000f7a:	461d      	mov	r5, r3
 8000f7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f84:	c403      	stmia	r4!, {r0, r1}
 8000f86:	8022      	strh	r2, [r4, #0]
 8000f88:	3402      	adds	r4, #2
 8000f8a:	0c13      	lsrs	r3, r2, #16
 8000f8c:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000f8e:	f00f fb83 	bl	8010698 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	4618      	mov	r0, r3
 8000f96:	f00e fdaa 	bl	800faee <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000f9a:	bf00      	nop
}
 8000f9c:	3720      	adds	r7, #32
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	08014080 	.word	0x08014080

08000fa8 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	77fb      	strb	r3, [r7, #31]
 8000fcc:	e036      	b.n	800103c <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 8000fce:	7ffb      	ldrb	r3, [r7, #31]
 8000fd0:	4a43      	ldr	r2, [pc, #268]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8000fd2:	00db      	lsls	r3, r3, #3
 8000fd4:	4413      	add	r3, r2
 8000fd6:	799b      	ldrb	r3, [r3, #6]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d02c      	beq.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8000fdc:	7ffb      	ldrb	r3, [r7, #31]
 8000fde:	4a40      	ldr	r2, [pc, #256]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8000fe0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000fe4:	4a3f      	ldr	r2, [pc, #252]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d01b      	beq.n	8001022 <APPD_SetCPU2GpioConfig+0x7a>
 8000fea:	4a3e      	ldr	r2, [pc, #248]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d821      	bhi.n	8001034 <APPD_SetCPU2GpioConfig+0x8c>
 8000ff0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ff4:	d003      	beq.n	8000ffe <APPD_SetCPU2GpioConfig+0x56>
 8000ff6:	4a3c      	ldr	r2, [pc, #240]	@ (80010e8 <APPD_SetCPU2GpioConfig+0x140>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d009      	beq.n	8001010 <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8000ffc:	e01a      	b.n	8001034 <APPD_SetCPU2GpioConfig+0x8c>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8000ffe:	7ffb      	ldrb	r3, [r7, #31]
 8001000:	4a37      	ldr	r2, [pc, #220]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8001002:	00db      	lsls	r3, r3, #3
 8001004:	4413      	add	r3, r2
 8001006:	889a      	ldrh	r2, [r3, #4]
 8001008:	8bbb      	ldrh	r3, [r7, #28]
 800100a:	4313      	orrs	r3, r2
 800100c:	83bb      	strh	r3, [r7, #28]
          break;
 800100e:	e012      	b.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8001010:	7ffb      	ldrb	r3, [r7, #31]
 8001012:	4a33      	ldr	r2, [pc, #204]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	4413      	add	r3, r2
 8001018:	889a      	ldrh	r2, [r3, #4]
 800101a:	8b7b      	ldrh	r3, [r7, #26]
 800101c:	4313      	orrs	r3, r2
 800101e:	837b      	strh	r3, [r7, #26]
          break;
 8001020:	e009      	b.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 8001022:	7ffb      	ldrb	r3, [r7, #31]
 8001024:	4a2e      	ldr	r2, [pc, #184]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8001026:	00db      	lsls	r3, r3, #3
 8001028:	4413      	add	r3, r2
 800102a:	889a      	ldrh	r2, [r3, #4]
 800102c:	8b3b      	ldrh	r3, [r7, #24]
 800102e:	4313      	orrs	r3, r2
 8001030:	833b      	strh	r3, [r7, #24]
          break;
 8001032:	e000      	b.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
          break;
 8001034:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001036:	7ffb      	ldrb	r3, [r7, #31]
 8001038:	3301      	adds	r3, #1
 800103a:	77fb      	strb	r3, [r7, #31]
 800103c:	7ffb      	ldrb	r3, [r7, #31]
 800103e:	2b25      	cmp	r3, #37	@ 0x25
 8001040:	d9c5      	bls.n	8000fce <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8001046:	2301      	movs	r3, #1
 8001048:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104a:	2303      	movs	r3, #3
 800104c:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 800104e:	8bbb      	ldrh	r3, [r7, #28]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d014      	beq.n	800107e <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 8001054:	8bbb      	ldrh	r3, [r7, #28]
 8001056:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001058:	2001      	movs	r0, #1
 800105a:	f7ff ff41 	bl	8000ee0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 800105e:	2001      	movs	r0, #1
 8001060:	f7ff ff57 	bl	8000f12 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	4619      	mov	r1, r3
 8001068:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800106c:	f008 fb30 	bl	80096d0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 8001070:	8bbb      	ldrh	r3, [r7, #28]
 8001072:	2200      	movs	r2, #0
 8001074:	4619      	mov	r1, r3
 8001076:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800107a:	f008 fd8f 	bl	8009b9c <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 800107e:	8b7b      	ldrh	r3, [r7, #26]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d012      	beq.n	80010aa <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 8001084:	8b7b      	ldrh	r3, [r7, #26]
 8001086:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001088:	2002      	movs	r0, #2
 800108a:	f7ff ff29 	bl	8000ee0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 800108e:	2002      	movs	r0, #2
 8001090:	f7ff ff3f 	bl	8000f12 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	4619      	mov	r1, r3
 8001098:	4813      	ldr	r0, [pc, #76]	@ (80010e8 <APPD_SetCPU2GpioConfig+0x140>)
 800109a:	f008 fb19 	bl	80096d0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 800109e:	8b7b      	ldrh	r3, [r7, #26]
 80010a0:	2200      	movs	r2, #0
 80010a2:	4619      	mov	r1, r3
 80010a4:	4810      	ldr	r0, [pc, #64]	@ (80010e8 <APPD_SetCPU2GpioConfig+0x140>)
 80010a6:	f008 fd79 	bl	8009b9c <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 80010aa:	8b3b      	ldrh	r3, [r7, #24]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d013      	beq.n	80010d8 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 80010b0:	8b3b      	ldrh	r3, [r7, #24]
 80010b2:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b4:	2004      	movs	r0, #4
 80010b6:	f7ff ff13 	bl	8000ee0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 80010ba:	2004      	movs	r0, #4
 80010bc:	f7ff ff29 	bl	8000f12 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	4619      	mov	r1, r3
 80010c4:	4807      	ldr	r0, [pc, #28]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 80010c6:	f008 fb03 	bl	80096d0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 80010ca:	8b3b      	ldrh	r3, [r7, #24]
 80010cc:	2200      	movs	r2, #0
 80010ce:	4619      	mov	r1, r3
 80010d0:	4804      	ldr	r0, [pc, #16]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 80010d2:	f008 fd63 	bl	8009b9c <HAL_GPIO_WritePin>
  }

/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 80010d6:	bf00      	nop
 80010d8:	bf00      	nop
}
 80010da:	3720      	adds	r7, #32
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	08015dc0 	.word	0x08015dc0
 80010e4:	48000800 	.word	0x48000800
 80010e8:	48000400 	.word	0x48000400

080010ec <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 80010f0:	bf00      	nop
}
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN DbgOutputInit */
#ifdef CFG_DEBUG_TRACE_UART
  if (CFG_DEBUG_TRACE_UART == hw_lpuart1)
  {
#if(CFG_HW_LPUART1_ENABLED == 1)
	  MX_LPUART1_UART_Init();
 80010fe:	f001 fb29 	bl	8002754 <MX_LPUART1_UART_Init>
#endif
  }
#endif

/* USER CODE END DbgOutputInit */
  return;
 8001102:	bf00      	nop
}
 8001104:	bd80      	pop	{r7, pc}
	...

08001108 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8001110:	4b07      	ldr	r3, [pc, #28]	@ (8001130 <LL_C2_PWR_SetPowerMode+0x28>)
 8001112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001116:	f023 0207 	bic.w	r2, r3, #7
 800111a:	4905      	ldr	r1, [pc, #20]	@ (8001130 <LL_C2_PWR_SetPowerMode+0x28>)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4313      	orrs	r3, r2
 8001120:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	58000400 	.word	0x58000400

08001134 <LL_EXTI_EnableIT_32_63>:
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800113c:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <LL_EXTI_EnableIT_32_63+0x24>)
 800113e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001142:	4905      	ldr	r1, [pc, #20]	@ (8001158 <LL_EXTI_EnableIT_32_63+0x24>)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4313      	orrs	r3, r2
 8001148:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	58000800 	.word	0x58000800

0800115c <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001164:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001168:	4a0a      	ldr	r2, [pc, #40]	@ (8001194 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 800116a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800116e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001172:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001176:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	021b      	lsls	r3, r3, #8
 800117e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001182:	4313      	orrs	r3, r2
 8001184:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	cafecafe 	.word	0xcafecafe

08001198 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80011a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80011aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	608b      	str	r3, [r1, #8]
}
 80011b4:	bf00      	nop
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 80011c4:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <LL_DBGMCU_GetDeviceID+0x18>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e0042000 	.word	0xe0042000

080011dc <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 80011e0:	4b04      	ldr	r3, [pc, #16]	@ (80011f4 <LL_DBGMCU_GetRevisionID+0x18>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	0c1b      	lsrs	r3, r3, #16
 80011e6:	b29b      	uxth	r3, r3
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	e0042000 	.word	0xe0042000

080011f8 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <LL_LPM_EnableSleep+0x1c>)
 80011fe:	691b      	ldr	r3, [r3, #16]
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <LL_LPM_EnableSleep+0x1c>)
 8001202:	f023 0304 	bic.w	r3, r3, #4
 8001206:	6113      	str	r3, [r2, #16]
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	22ff      	movs	r2, #255	@ 0xff
 8001224:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8001232:	b480      	push	{r7}
 8001234:	b083      	sub	sp, #12
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	22ca      	movs	r2, #202	@ 0xca
 800123e:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2253      	movs	r2, #83	@ 0x53
 8001244:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f023 0207 	bic.w	r2, r3, #7
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	431a      	orrs	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	609a      	str	r2, [r3, #8]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <MX_APPE_Config>:
static void UartCmdExecute(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800127c:	4b04      	ldr	r3, [pc, #16]	@ (8001290 <MX_APPE_Config+0x18>)
 800127e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001282:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001284:	f000 f860 	bl	8001348 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001288:	f000 f865 	bl	8001356 <Config_HSE>

  return;
 800128c:	bf00      	nop
}
 800128e:	bd80      	pop	{r7, pc}
 8001290:	58004000 	.word	0x58004000

08001294 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001298:	f000 f871 	bl	800137e <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 800129c:	f000 f88a 	bl	80013b4 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80012a0:	491e      	ldr	r1, [pc, #120]	@ (800131c <MX_APPE_Init+0x88>)
 80012a2:	2000      	movs	r0, #0
 80012a4:	f000 ff54 	bl	8002150 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 80012a8:	f7ff fe4f 	bl	8000f4a <APPD_Init>
  
  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 80012ac:	2101      	movs	r1, #1
 80012ae:	2001      	movs	r0, #1
 80012b0:	f00f fdac 	bl	8010e0c <UTIL_LPM_SetOffMode>

  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 80012b4:	2100      	movs	r1, #0
 80012b6:	2000      	movs	r0, #0
 80012b8:	f007 f8d0 	bl	800845c <BSP_LCD_Init>
  /* Set LCD Foreground Layer  */
  UTIL_LCD_SetFuncDriver(&LCD_Driver); /* SetFunc before setting device */
 80012bc:	4818      	ldr	r0, [pc, #96]	@ (8001320 <MX_APPE_Init+0x8c>)
 80012be:	f00f fa77 	bl	80107b0 <UTIL_LCD_SetFuncDriver>
  UTIL_LCD_SetDevice(0);            /* SetDevice after funcDriver is set */
 80012c2:	2000      	movs	r0, #0
 80012c4:	f00f faca 	bl	801085c <UTIL_LCD_SetDevice>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80012c8:	2100      	movs	r1, #0
 80012ca:	2000      	movs	r0, #0
 80012cc:	f007 faea 	bl	80088a4 <BSP_LCD_Clear>
  BSP_LCD_DisplayOn(0);
 80012d0:	2000      	movs	r0, #0
 80012d2:	f007 f993 	bl	80085fc <BSP_LCD_DisplayOn>
  BSP_LCD_Refresh(0);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f007 f9bc 	bl	8008654 <BSP_LCD_Refresh>
  UTIL_LCD_SetFont(&Font12);
 80012dc:	4811      	ldr	r0, [pc, #68]	@ (8001324 <MX_APPE_Init+0x90>)
 80012de:	f00f fb05 	bl	80108ec <UTIL_LCD_SetFont>
  /* Set the LCD Text Color */
  UTIL_LCD_SetTextColor(SSD1315_COLOR_WHITE);
 80012e2:	20ff      	movs	r0, #255	@ 0xff
 80012e4:	f00f fada 	bl	801089c <UTIL_LCD_SetTextColor>
  UTIL_LCD_SetBackColor(SSD1315_COLOR_BLACK);
 80012e8:	2000      	movs	r0, #0
 80012ea:	f00f faeb 	bl	80108c4 <UTIL_LCD_SetBackColor>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80012ee:	2100      	movs	r1, #0
 80012f0:	2000      	movs	r0, #0
 80012f2:	f007 fad7 	bl	80088a4 <BSP_LCD_Clear>
  BSP_LCD_Refresh(0);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f007 f9ac 	bl	8008654 <BSP_LCD_Refresh>
  UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 80012fc:	2301      	movs	r3, #1
 80012fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001328 <MX_APPE_Init+0x94>)
 8001300:	2100      	movs	r1, #0
 8001302:	2000      	movs	r0, #0
 8001304:	f00f fb68 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
  BSP_LCD_Refresh(0);
 8001308:	2000      	movs	r0, #0
 800130a:	f007 f9a3 	bl	8008654 <BSP_LCD_Refresh>

  //Initialize user buttons
  Button_Init();
 800130e:	f000 fa85 	bl	800181c <Button_Init>

//  RxUART_Init();

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001312:	f000 f85d 	bl	80013d0 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001316:	bf00      	nop
}
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	2000054c 	.word	0x2000054c
 8001320:	0801a920 	.word	0x0801a920
 8001324:	20000214 	.word	0x20000214
 8001328:	0801409c 	.word	0x0801409c

0800132c <Init_Smps>:

void Init_Smps(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8001330:	bf00      	nop
}
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr

0800133a <Init_Exti>:

void Init_Exti(void)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 800133e:	2050      	movs	r0, #80	@ 0x50
 8001340:	f7ff fef8 	bl	8001134 <LL_EXTI_EnableIT_32_63>

  return;
 8001344:	bf00      	nop
}
 8001346:	bd80      	pop	{r7, pc}

08001348 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 800134c:	bf00      	nop
}
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 800135c:	2000      	movs	r0, #0
 800135e:	f00e fb87 	bl	800fa70 <OTP_Read>
 8001362:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d005      	beq.n	8001376 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	799b      	ldrb	r3, [r3, #6]
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fef4 	bl	800115c <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8001374:	bf00      	nop
 8001376:	bf00      	nop
}
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <System_Init>:

static void System_Init(void)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	af00      	add	r7, sp, #0
  Init_Smps();
 8001382:	f7ff ffd3 	bl	800132c <Init_Smps>

  Init_Exti();
 8001386:	f7ff ffd8 	bl	800133a <Init_Exti>

  Init_Rtc();
 800138a:	f000 f803 	bl	8001394 <Init_Rtc>

  return;
 800138e:	bf00      	nop
}
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <Init_Rtc>:

static void Init_Rtc(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001398:	4805      	ldr	r0, [pc, #20]	@ (80013b0 <Init_Rtc+0x1c>)
 800139a:	f7ff ff4a 	bl	8001232 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 800139e:	2100      	movs	r1, #0
 80013a0:	4803      	ldr	r0, [pc, #12]	@ (80013b0 <Init_Rtc+0x1c>)
 80013a2:	f7ff ff56 	bl	8001252 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80013a6:	4802      	ldr	r0, [pc, #8]	@ (80013b0 <Init_Rtc+0x1c>)
 80013a8:	f7ff ff36 	bl	8001218 <LL_RTC_EnableWriteProtection>

  return;
 80013ac:	bf00      	nop
}
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40002800 	.word	0x40002800

080013b4 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80013b8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80013bc:	f7ff feec 	bl	8001198 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80013c0:	f00f fd12 	bl	8010de8 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80013c4:	2004      	movs	r0, #4
 80013c6:	f7ff fe9f 	bl	8001108 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80013ca:	bf00      	nop
}
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b088      	sub	sp, #32
 80013d4:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80013d6:	f00e ffa9 	bl	801032c <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80013da:	4a11      	ldr	r2, [pc, #68]	@ (8001420 <appe_Tl_Init+0x50>)
 80013dc:	2100      	movs	r1, #0
 80013de:	2010      	movs	r0, #16
 80013e0:	f00f fe40 	bl	8011064 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80013e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001424 <appe_Tl_Init+0x54>)
 80013e6:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <appe_Tl_Init+0x58>)
 80013ea:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80013ec:	463b      	mov	r3, r7
 80013ee:	4619      	mov	r1, r3
 80013f0:	480e      	ldr	r0, [pc, #56]	@ (800142c <appe_Tl_Init+0x5c>)
 80013f2:	f00e fc57 	bl	800fca4 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <appe_Tl_Init+0x60>)
 80013f8:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <appe_Tl_Init+0x64>)
 80013fc:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80013fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <appe_Tl_Init+0x68>)
 8001400:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8001402:	f240 533c 	movw	r3, #1340	@ 0x53c
 8001406:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001408:	f107 0308 	add.w	r3, r7, #8
 800140c:	4618      	mov	r0, r3
 800140e:	f00f f8cf 	bl	80105b0 <TL_MM_Init>

  TL_Enable();
 8001412:	f00e ff85 	bl	8010320 <TL_Enable>

  return;
 8001416:	bf00      	nop
}
 8001418:	3720      	adds	r7, #32
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	0800fcdd 	.word	0x0800fcdd
 8001424:	20030734 	.word	0x20030734
 8001428:	0800143d 	.word	0x0800143d
 800142c:	08001455 	.word	0x08001455
 8001430:	2003094c 	.word	0x2003094c
 8001434:	20030840 	.word	0x20030840
 8001438:	200301f8 	.word	0x200301f8

0800143c <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8001446:	bf00      	nop
}
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
	...

08001454 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	330b      	adds	r3, #11
 8001462:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	b29b      	uxth	r3, r3
 800146a:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 800146e:	2b07      	cmp	r3, #7
 8001470:	f200 80d0 	bhi.w	8001614 <APPE_SysUserEvtRx+0x1c0>
 8001474:	a201      	add	r2, pc, #4	@ (adr r2, 800147c <APPE_SysUserEvtRx+0x28>)
 8001476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800147a:	bf00      	nop
 800147c:	0800149d 	.word	0x0800149d
 8001480:	0800152f 	.word	0x0800152f
 8001484:	08001551 	.word	0x08001551
 8001488:	08001615 	.word	0x08001615
 800148c:	08001595 	.word	0x08001595
 8001490:	080015b9 	.word	0x080015b9
 8001494:	080015d5 	.word	0x080015d5
 8001498:	080015f9 	.word	0x080015f9
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 800149c:	f107 030c 	add.w	r3, r7, #12
 80014a0:	4618      	mov	r0, r3
 80014a2:	f00e fb51 	bl	800fb48 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 80014a6:	485e      	ldr	r0, [pc, #376]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80014a8:	f00d fe83 	bl	800f1b2 <DbgTraceGetFileName>
 80014ac:	4601      	mov	r1, r0
 80014ae:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80014b2:	4a5c      	ldr	r2, [pc, #368]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80014b4:	485c      	ldr	r0, [pc, #368]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80014b6:	f010 fccb 	bl	8011e50 <iprintf>
 80014ba:	7b3b      	ldrb	r3, [r7, #12]
 80014bc:	4619      	mov	r1, r3
 80014be:	7b7b      	ldrb	r3, [r7, #13]
 80014c0:	461a      	mov	r2, r3
 80014c2:	7bbb      	ldrb	r3, [r7, #14]
 80014c4:	4859      	ldr	r0, [pc, #356]	@ (800162c <APPE_SysUserEvtRx+0x1d8>)
 80014c6:	f010 fcc3 	bl	8011e50 <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 80014ca:	4855      	ldr	r0, [pc, #340]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80014cc:	f00d fe71 	bl	800f1b2 <DbgTraceGetFileName>
 80014d0:	4601      	mov	r1, r0
 80014d2:	f240 1391 	movw	r3, #401	@ 0x191
 80014d6:	4a53      	ldr	r2, [pc, #332]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80014d8:	4853      	ldr	r0, [pc, #332]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80014da:	f010 fcb9 	bl	8011e50 <iprintf>
 80014de:	7c3b      	ldrb	r3, [r7, #16]
 80014e0:	4619      	mov	r1, r3
 80014e2:	4853      	ldr	r0, [pc, #332]	@ (8001630 <APPE_SysUserEvtRx+0x1dc>)
 80014e4:	f010 fcb4 	bl	8011e50 <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 80014e8:	484d      	ldr	r0, [pc, #308]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80014ea:	f00d fe62 	bl	800f1b2 <DbgTraceGetFileName>
 80014ee:	4601      	mov	r1, r0
 80014f0:	f44f 73c9 	mov.w	r3, #402	@ 0x192
 80014f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80014f6:	484c      	ldr	r0, [pc, #304]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80014f8:	f010 fcaa 	bl	8011e50 <iprintf>
 80014fc:	7dbb      	ldrb	r3, [r7, #22]
 80014fe:	4619      	mov	r1, r3
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	461a      	mov	r2, r3
 8001504:	7e3b      	ldrb	r3, [r7, #24]
 8001506:	484b      	ldr	r0, [pc, #300]	@ (8001634 <APPE_SysUserEvtRx+0x1e0>)
 8001508:	f010 fca2 	bl	8011e50 <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 800150c:	4844      	ldr	r0, [pc, #272]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 800150e:	f00d fe50 	bl	800f1b2 <DbgTraceGetFileName>
 8001512:	4601      	mov	r1, r0
 8001514:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001518:	4a42      	ldr	r2, [pc, #264]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 800151a:	4843      	ldr	r0, [pc, #268]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 800151c:	f010 fc98 	bl	8011e50 <iprintf>
 8001520:	4845      	ldr	r0, [pc, #276]	@ (8001638 <APPE_SysUserEvtRx+0x1e4>)
 8001522:	f010 fcfd 	bl	8011f20 <puts>
    APPE_SysEvtReadyProcessing(pPayload);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f000 f8e0 	bl	80016ec <APPE_SysEvtReadyProcessing>
    break;
 800152c:	e073      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 800152e:	483c      	ldr	r0, [pc, #240]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 8001530:	f00d fe3f 	bl	800f1b2 <DbgTraceGetFileName>
 8001534:	4601      	mov	r1, r0
 8001536:	f240 1399 	movw	r3, #409	@ 0x199
 800153a:	4a3a      	ldr	r2, [pc, #232]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 800153c:	483a      	ldr	r0, [pc, #232]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 800153e:	f010 fc87 	bl	8011e50 <iprintf>
 8001542:	483e      	ldr	r0, [pc, #248]	@ (800163c <APPE_SysUserEvtRx+0x1e8>)
 8001544:	f010 fcec 	bl	8011f20 <puts>
    APPE_SysEvtError(pPayload);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f000 f885 	bl	8001658 <APPE_SysEvtError>
    break;
 800154e:	e062      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 8001550:	4833      	ldr	r0, [pc, #204]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 8001552:	f00d fe2e 	bl	800f1b2 <DbgTraceGetFileName>
 8001556:	4601      	mov	r1, r0
 8001558:	f44f 73cf 	mov.w	r3, #414	@ 0x19e
 800155c:	4a31      	ldr	r2, [pc, #196]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 800155e:	4832      	ldr	r0, [pc, #200]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 8001560:	f010 fc76 	bl	8011e50 <iprintf>
 8001564:	4836      	ldr	r0, [pc, #216]	@ (8001640 <APPE_SysUserEvtRx+0x1ec>)
 8001566:	f010 fcdb 	bl	8011f20 <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 800156a:	482d      	ldr	r0, [pc, #180]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 800156c:	f00d fe21 	bl	800f1b2 <DbgTraceGetFileName>
 8001570:	4601      	mov	r1, r0
 8001572:	f240 139f 	movw	r3, #415	@ 0x19f
 8001576:	4a2b      	ldr	r2, [pc, #172]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 8001578:	482b      	ldr	r0, [pc, #172]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 800157a:	f010 fc69 	bl	8011e50 <iprintf>
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3302      	adds	r3, #2
 8001582:	6819      	ldr	r1, [r3, #0]
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	3302      	adds	r3, #2
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	461a      	mov	r2, r3
 800158c:	482d      	ldr	r0, [pc, #180]	@ (8001644 <APPE_SysUserEvtRx+0x1f0>)
 800158e:	f010 fc5f 	bl	8011e50 <iprintf>
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
    break;
 8001592:	e040      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 8001594:	4822      	ldr	r0, [pc, #136]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 8001596:	f00d fe0c 	bl	800f1b2 <DbgTraceGetFileName>
 800159a:	4601      	mov	r1, r0
 800159c:	f240 13a5 	movw	r3, #421	@ 0x1a5
 80015a0:	4a20      	ldr	r2, [pc, #128]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80015a2:	4821      	ldr	r0, [pc, #132]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80015a4:	f010 fc54 	bl	8011e50 <iprintf>
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	3302      	adds	r3, #2
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4619      	mov	r1, r3
 80015b0:	4825      	ldr	r0, [pc, #148]	@ (8001648 <APPE_SysUserEvtRx+0x1f4>)
 80015b2:	f010 fc4d 	bl	8011e50 <iprintf>
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
    break;
 80015b6:	e02e      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 80015b8:	4819      	ldr	r0, [pc, #100]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80015ba:	f00d fdfa 	bl	800f1b2 <DbgTraceGetFileName>
 80015be:	4601      	mov	r1, r0
 80015c0:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80015c4:	4a17      	ldr	r2, [pc, #92]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80015c6:	4818      	ldr	r0, [pc, #96]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80015c8:	f010 fc42 	bl	8011e50 <iprintf>
 80015cc:	481f      	ldr	r0, [pc, #124]	@ (800164c <APPE_SysUserEvtRx+0x1f8>)
 80015ce:	f010 fca7 	bl	8011f20 <puts>
    break;
 80015d2:	e020      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 80015d4:	4812      	ldr	r0, [pc, #72]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80015d6:	f00d fdec 	bl	800f1b2 <DbgTraceGetFileName>
 80015da:	4601      	mov	r1, r0
 80015dc:	f44f 73d7 	mov.w	r3, #430	@ 0x1ae
 80015e0:	4a10      	ldr	r2, [pc, #64]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80015e2:	4811      	ldr	r0, [pc, #68]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80015e4:	f010 fc34 	bl	8011e50 <iprintf>
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	3302      	adds	r3, #2
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4619      	mov	r1, r3
 80015f0:	4817      	ldr	r0, [pc, #92]	@ (8001650 <APPE_SysUserEvtRx+0x1fc>)
 80015f2:	f010 fc2d 	bl	8011e50 <iprintf>
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
    break;
 80015f6:	e00e      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 80015f8:	4809      	ldr	r0, [pc, #36]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80015fa:	f00d fdda 	bl	800f1b2 <DbgTraceGetFileName>
 80015fe:	4601      	mov	r1, r0
 8001600:	f240 13b3 	movw	r3, #435	@ 0x1b3
 8001604:	4a07      	ldr	r2, [pc, #28]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 8001606:	4808      	ldr	r0, [pc, #32]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 8001608:	f010 fc22 	bl	8011e50 <iprintf>
 800160c:	4811      	ldr	r0, [pc, #68]	@ (8001654 <APPE_SysUserEvtRx+0x200>)
 800160e:	f010 fc87 	bl	8011f20 <puts>
    break;
 8001612:	e000      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  default:
    break;
 8001614:	bf00      	nop
  }

  return;
 8001616:	bf00      	nop
}
 8001618:	3720      	adds	r7, #32
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	080140b0 	.word	0x080140b0
 8001624:	08015ef0 	.word	0x08015ef0
 8001628:	08014138 	.word	0x08014138
 800162c:	08014150 	.word	0x08014150
 8001630:	08014178 	.word	0x08014178
 8001634:	08014198 	.word	0x08014198
 8001638:	080141b0 	.word	0x080141b0
 800163c:	080141d0 	.word	0x080141d0
 8001640:	080141f4 	.word	0x080141f4
 8001644:	08014244 	.word	0x08014244
 8001648:	08014270 	.word	0x08014270
 800164c:	080142ac 	.word	0x080142ac
 8001650:	080142d0 	.word	0x080142d0
 8001654:	0801430c 	.word	0x0801430c

08001658 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	330b      	adds	r3, #11
 8001666:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	3302      	adds	r3, #2
 800166c:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 800166e:	4819      	ldr	r0, [pc, #100]	@ (80016d4 <APPE_SysEvtError+0x7c>)
 8001670:	f00d fd9f 	bl	800f1b2 <DbgTraceGetFileName>
 8001674:	4601      	mov	r1, r0
 8001676:	f240 13cb 	movw	r3, #459	@ 0x1cb
 800167a:	4a17      	ldr	r2, [pc, #92]	@ (80016d8 <APPE_SysEvtError+0x80>)
 800167c:	4817      	ldr	r0, [pc, #92]	@ (80016dc <APPE_SysEvtError+0x84>)
 800167e:	f010 fbe7 	bl	8011e50 <iprintf>
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	4619      	mov	r1, r3
 8001688:	4815      	ldr	r0, [pc, #84]	@ (80016e0 <APPE_SysEvtError+0x88>)
 800168a:	f010 fbe1 	bl	8011e50 <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d10d      	bne.n	80016b2 <APPE_SysEvtError+0x5a>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 8001696:	480f      	ldr	r0, [pc, #60]	@ (80016d4 <APPE_SysEvtError+0x7c>)
 8001698:	f00d fd8b 	bl	800f1b2 <DbgTraceGetFileName>
 800169c:	4601      	mov	r1, r0
 800169e:	f44f 73e8 	mov.w	r3, #464	@ 0x1d0
 80016a2:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <APPE_SysEvtError+0x80>)
 80016a4:	480d      	ldr	r0, [pc, #52]	@ (80016dc <APPE_SysEvtError+0x84>)
 80016a6:	f010 fbd3 	bl	8011e50 <iprintf>
 80016aa:	480e      	ldr	r0, [pc, #56]	@ (80016e4 <APPE_SysEvtError+0x8c>)
 80016ac:	f010 fc38 	bl	8011f20 <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80016b0:	e00d      	b.n	80016ce <APPE_SysEvtError+0x76>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 80016b2:	4808      	ldr	r0, [pc, #32]	@ (80016d4 <APPE_SysEvtError+0x7c>)
 80016b4:	f00d fd7d 	bl	800f1b2 <DbgTraceGetFileName>
 80016b8:	4601      	mov	r1, r0
 80016ba:	f44f 73ea 	mov.w	r3, #468	@ 0x1d4
 80016be:	4a06      	ldr	r2, [pc, #24]	@ (80016d8 <APPE_SysEvtError+0x80>)
 80016c0:	4806      	ldr	r0, [pc, #24]	@ (80016dc <APPE_SysEvtError+0x84>)
 80016c2:	f010 fbc5 	bl	8011e50 <iprintf>
 80016c6:	4808      	ldr	r0, [pc, #32]	@ (80016e8 <APPE_SysEvtError+0x90>)
 80016c8:	f010 fc2a 	bl	8011f20 <puts>
  return;
 80016cc:	bf00      	nop
}
 80016ce:	3710      	adds	r7, #16
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	080140b0 	.word	0x080140b0
 80016d8:	08015f04 	.word	0x08015f04
 80016dc:	08014138 	.word	0x08014138
 80016e0:	08014330 	.word	0x08014330
 80016e4:	08014364 	.word	0x08014364
 80016e8:	080143a0 	.word	0x080143a0

080016ec <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	@ 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80016f4:	f107 0308 	add.w	r3, r7, #8
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001702:	2300      	movs	r3, #0
 8001704:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8001706:	2300      	movs	r3, #0
 8001708:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	330b      	adds	r3, #11
 8001710:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	3302      	adds	r3, #2
 8001716:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d146      	bne.n	80017ae <APPE_SysEvtReadyProcessing+0xc2>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 8001720:	4836      	ldr	r0, [pc, #216]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 8001722:	f00d fd46 	bl	800f1b2 <DbgTraceGetFileName>
 8001726:	4601      	mov	r1, r0
 8001728:	f44f 73f5 	mov.w	r3, #490	@ 0x1ea
 800172c:	4a34      	ldr	r2, [pc, #208]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 800172e:	4835      	ldr	r0, [pc, #212]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 8001730:	f010 fb8e 	bl	8011e50 <iprintf>
 8001734:	4834      	ldr	r0, [pc, #208]	@ (8001808 <APPE_SysEvtReadyProcessing+0x11c>)
 8001736:	f010 fbf3 	bl	8011f20 <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 800173a:	f7ff fc19 	bl	8000f70 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800173e:	230f      	movs	r3, #15
 8001740:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8001742:	237f      	movs	r3, #127	@ 0x7f
 8001744:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8001746:	f7ff fd49 	bl	80011dc <LL_DBGMCU_GetRevisionID>
 800174a:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 800174c:	482b      	ldr	r0, [pc, #172]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 800174e:	f00d fd30 	bl	800f1b2 <DbgTraceGetFileName>
 8001752:	4601      	mov	r1, r0
 8001754:	f240 2302 	movw	r3, #514	@ 0x202
 8001758:	4a29      	ldr	r2, [pc, #164]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 800175a:	482a      	ldr	r0, [pc, #168]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 800175c:	f010 fb78 	bl	8011e50 <iprintf>
 8001760:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001762:	482a      	ldr	r0, [pc, #168]	@ (800180c <APPE_SysEvtReadyProcessing+0x120>)
 8001764:	f010 fb74 	bl	8011e50 <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 8001768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176a:	b29b      	uxth	r3, r3
 800176c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800176e:	f7ff fd27 	bl	80011c0 <LL_DBGMCU_GetDeviceID>
 8001772:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 8001774:	4821      	ldr	r0, [pc, #132]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 8001776:	f00d fd1c 	bl	800f1b2 <DbgTraceGetFileName>
 800177a:	4601      	mov	r1, r0
 800177c:	f240 2307 	movw	r3, #519	@ 0x207
 8001780:	4a1f      	ldr	r2, [pc, #124]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 8001782:	4820      	ldr	r0, [pc, #128]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 8001784:	f010 fb64 	bl	8011e50 <iprintf>
 8001788:	6a39      	ldr	r1, [r7, #32]
 800178a:	4821      	ldr	r0, [pc, #132]	@ (8001810 <APPE_SysEvtReadyProcessing+0x124>)
 800178c:	f010 fb60 	bl	8011e50 <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 8001790:	6a3b      	ldr	r3, [r7, #32]
 8001792:	b29b      	uxth	r3, r3
 8001794:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8001796:	f107 0308 	add.w	r3, r7, #8
 800179a:	4618      	mov	r0, r3
 800179c:	f00e f9be 	bl	800fb1c <SHCI_C2_Config>

    APP_BLE_Init();
 80017a0:	f002 f81a 	bl	80037d8 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80017a4:	2100      	movs	r1, #0
 80017a6:	2001      	movs	r0, #1
 80017a8:	f00f fb30 	bl	8010e0c <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80017ac:	e022      	b.n	80017f4 <APPE_SysEvtReadyProcessing+0x108>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d110      	bne.n	80017d8 <APPE_SysEvtReadyProcessing+0xec>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 80017b6:	4811      	ldr	r0, [pc, #68]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 80017b8:	f00d fcfb 	bl	800f1b2 <DbgTraceGetFileName>
 80017bc:	4601      	mov	r1, r0
 80017be:	f44f 7305 	mov.w	r3, #532	@ 0x214
 80017c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 80017c4:	480f      	ldr	r0, [pc, #60]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 80017c6:	f010 fb43 	bl	8011e50 <iprintf>
 80017ca:	4812      	ldr	r0, [pc, #72]	@ (8001814 <APPE_SysEvtReadyProcessing+0x128>)
 80017cc:	f010 fba8 	bl	8011f20 <puts>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
  return;
 80017d6:	e00d      	b.n	80017f4 <APPE_SysEvtReadyProcessing+0x108>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 80017d8:	4808      	ldr	r0, [pc, #32]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 80017da:	f00d fcea 	bl	800f1b2 <DbgTraceGetFileName>
 80017de:	4601      	mov	r1, r0
 80017e0:	f240 231b 	movw	r3, #539	@ 0x21b
 80017e4:	4a06      	ldr	r2, [pc, #24]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 80017e6:	4807      	ldr	r0, [pc, #28]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 80017e8:	f010 fb32 	bl	8011e50 <iprintf>
 80017ec:	480a      	ldr	r0, [pc, #40]	@ (8001818 <APPE_SysEvtReadyProcessing+0x12c>)
 80017ee:	f010 fb97 	bl	8011f20 <puts>
  return;
 80017f2:	bf00      	nop
}
 80017f4:	3728      	adds	r7, #40	@ 0x28
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	080140b0 	.word	0x080140b0
 8001800:	08015f18 	.word	0x08015f18
 8001804:	08014138 	.word	0x08014138
 8001808:	080143dc 	.word	0x080143dc
 800180c:	080143f8 	.word	0x080143f8
 8001810:	0801441c 	.word	0x0801441c
 8001814:	08014440 	.word	0x08014440
 8001818:	08014474 	.word	0x08014474

0800181c <Button_Init>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Button_Init( void )
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
#if (CFG_BUTTON_SUPPORTED == 1)
  /**
   * Button Initialization
   */
  BSP_PB_Init(BUTTON_USER1, BUTTON_MODE_EXTI);    
 8001820:	2101      	movs	r1, #1
 8001822:	2000      	movs	r0, #0
 8001824:	f006 fc66 	bl	80080f4 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_USER2, BUTTON_MODE_EXTI);
 8001828:	2101      	movs	r1, #1
 800182a:	2001      	movs	r0, #1
 800182c:	f006 fc62 	bl	80080f4 <BSP_PB_Init>

#endif

  return;
 8001830:	bf00      	nop
}
 8001832:	bd80      	pop	{r7, pc}

08001834 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800183c:	f007 fad6 	bl	8008dec <HAL_GetTick>
 8001840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800184c:	d00a      	beq.n	8001864 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 800184e:	f007 fae5 	bl	8008e1c <HAL_GetTickFreq>
 8001852:	4603      	mov	r3, r0
 8001854:	461a      	mov	r2, r3
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	4413      	add	r3, r2
 800185a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800185c:	e002      	b.n	8001864 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 800185e:	f7ff fccb 	bl	80011f8 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 8001862:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001864:	f007 fac2 	bl	8008dec <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	68fa      	ldr	r2, [r7, #12]
 8001870:	429a      	cmp	r2, r3
 8001872:	d8f4      	bhi.n	800185e <HAL_Delay+0x2a>
  }
}
 8001874:	bf00      	nop
 8001876:	bf00      	nop
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001882:	f04f 30ff 	mov.w	r0, #4294967295
 8001886:	f00f faf1 	bl	8010e6c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}

0800188e <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001892:	bf00      	nop
}
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80018a6:	f04f 30ff 	mov.w	r0, #4294967295
 80018aa:	f00f fadf 	bl	8010e6c <UTIL_SEQ_Run>
  return;
 80018ae:	bf00      	nop
}
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80018be:	2100      	movs	r1, #0
 80018c0:	2010      	movs	r0, #16
 80018c2:	f00f fbf1 	bl	80110a8 <UTIL_SEQ_SetTask>
  return;
 80018c6:	bf00      	nop
}
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018d6:	2002      	movs	r0, #2
 80018d8:	f00f fc52 	bl	8011180 <UTIL_SEQ_SetEvt>
  return;
 80018dc:	bf00      	nop
}
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018ec:	2002      	movs	r0, #2
 80018ee:	f00f fc67 	bl	80111c0 <UTIL_SEQ_WaitEvt>
  return;
 80018f2:	bf00      	nop
}
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b082      	sub	sp, #8
 80018fe:	af00      	add	r7, sp, #0
 8001900:	4603      	mov	r3, r0
 8001902:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001904:	88fb      	ldrh	r3, [r7, #6]
 8001906:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800190a:	d003      	beq.n	8001914 <HAL_GPIO_EXTI_Callback+0x1a>
 800190c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001910:	d003      	beq.n	800191a <HAL_GPIO_EXTI_Callback+0x20>
  case GPIO_PIN_13:
    /* SW button 2 */
    APP_BLE_Key_Button2_Action();
    break; 
  default:
    break;
 8001912:	e005      	b.n	8001920 <HAL_GPIO_EXTI_Callback+0x26>
    APP_BLE_Key_Button1_Action();
 8001914:	f002 fd26 	bl	8004364 <APP_BLE_Key_Button1_Action>
    break; 
 8001918:	e002      	b.n	8001920 <HAL_GPIO_EXTI_Callback+0x26>
    APP_BLE_Key_Button2_Action();
 800191a:	f002 fd5b 	bl	80043d4 <APP_BLE_Key_Button2_Action>
    break; 
 800191e:	bf00      	nop
  }
  return;
 8001920:	bf00      	nop
}
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <LL_EXTI_EnableIT_0_31>:
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001930:	4b06      	ldr	r3, [pc, #24]	@ (800194c <LL_EXTI_EnableIT_0_31+0x24>)
 8001932:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001936:	4905      	ldr	r1, [pc, #20]	@ (800194c <LL_EXTI_EnableIT_0_31+0x24>)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4313      	orrs	r3, r2
 800193c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	58000800 	.word	0x58000800

08001950 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001958:	4b05      	ldr	r3, [pc, #20]	@ (8001970 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	4904      	ldr	r1, [pc, #16]	@ (8001970 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4313      	orrs	r3, r2
 8001962:	600b      	str	r3, [r1, #0]

}
 8001964:	bf00      	nop
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	58000800 	.word	0x58000800

08001974 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800197a:	4b0d      	ldr	r3, [pc, #52]	@ (80019b0 <ReadRtcSsrValue+0x3c>)
 800197c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197e:	b29b      	uxth	r3, r3
 8001980:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001982:	4b0b      	ldr	r3, [pc, #44]	@ (80019b0 <ReadRtcSsrValue+0x3c>)
 8001984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001986:	b29b      	uxth	r3, r3
 8001988:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 800198a:	e005      	b.n	8001998 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001990:	4b07      	ldr	r3, [pc, #28]	@ (80019b0 <ReadRtcSsrValue+0x3c>)
 8001992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001994:	b29b      	uxth	r3, r3
 8001996:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	429a      	cmp	r2, r3
 800199e:	d1f5      	bne.n	800198c <ReadRtcSsrValue+0x18>
  }

  return second_read;
 80019a0:	683b      	ldr	r3, [r7, #0]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40002800 	.word	0x40002800

080019b4 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	460a      	mov	r2, r1
 80019be:	71fb      	strb	r3, [r7, #7]
 80019c0:	4613      	mov	r3, r2
 80019c2:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80019c4:	79ba      	ldrb	r2, [r7, #6]
 80019c6:	491d      	ldr	r1, [pc, #116]	@ (8001a3c <LinkTimerAfter+0x88>)
 80019c8:	4613      	mov	r3, r2
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	4413      	add	r3, r2
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	440b      	add	r3, r1
 80019d2:	3315      	adds	r3, #21
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80019d8:	7bfb      	ldrb	r3, [r7, #15]
 80019da:	2b06      	cmp	r3, #6
 80019dc:	d009      	beq.n	80019f2 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80019de:	7bfa      	ldrb	r2, [r7, #15]
 80019e0:	4916      	ldr	r1, [pc, #88]	@ (8001a3c <LinkTimerAfter+0x88>)
 80019e2:	4613      	mov	r3, r2
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	4413      	add	r3, r2
 80019e8:	00db      	lsls	r3, r3, #3
 80019ea:	440b      	add	r3, r1
 80019ec:	3314      	adds	r3, #20
 80019ee:	79fa      	ldrb	r2, [r7, #7]
 80019f0:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 80019f2:	79fa      	ldrb	r2, [r7, #7]
 80019f4:	4911      	ldr	r1, [pc, #68]	@ (8001a3c <LinkTimerAfter+0x88>)
 80019f6:	4613      	mov	r3, r2
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	4413      	add	r3, r2
 80019fc:	00db      	lsls	r3, r3, #3
 80019fe:	440b      	add	r3, r1
 8001a00:	3315      	adds	r3, #21
 8001a02:	7bfa      	ldrb	r2, [r7, #15]
 8001a04:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001a06:	79fa      	ldrb	r2, [r7, #7]
 8001a08:	490c      	ldr	r1, [pc, #48]	@ (8001a3c <LinkTimerAfter+0x88>)
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	4413      	add	r3, r2
 8001a10:	00db      	lsls	r3, r3, #3
 8001a12:	440b      	add	r3, r1
 8001a14:	3314      	adds	r3, #20
 8001a16:	79ba      	ldrb	r2, [r7, #6]
 8001a18:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001a1a:	79ba      	ldrb	r2, [r7, #6]
 8001a1c:	4907      	ldr	r1, [pc, #28]	@ (8001a3c <LinkTimerAfter+0x88>)
 8001a1e:	4613      	mov	r3, r2
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	4413      	add	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	440b      	add	r3, r1
 8001a28:	3315      	adds	r3, #21
 8001a2a:	79fa      	ldrb	r2, [r7, #7]
 8001a2c:	701a      	strb	r2, [r3, #0]

  return;
 8001a2e:	bf00      	nop
}
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	2000046c 	.word	0x2000046c

08001a40 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	460a      	mov	r2, r1
 8001a4a:	71fb      	strb	r3, [r7, #7]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001a50:	4b29      	ldr	r3, [pc, #164]	@ (8001af8 <LinkTimerBefore+0xb8>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	79ba      	ldrb	r2, [r7, #6]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d032      	beq.n	8001ac2 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001a5c:	79ba      	ldrb	r2, [r7, #6]
 8001a5e:	4927      	ldr	r1, [pc, #156]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001a60:	4613      	mov	r3, r2
 8001a62:	005b      	lsls	r3, r3, #1
 8001a64:	4413      	add	r3, r2
 8001a66:	00db      	lsls	r3, r3, #3
 8001a68:	440b      	add	r3, r1
 8001a6a:	3314      	adds	r3, #20
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001a70:	7bfa      	ldrb	r2, [r7, #15]
 8001a72:	4922      	ldr	r1, [pc, #136]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001a74:	4613      	mov	r3, r2
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	4413      	add	r3, r2
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	440b      	add	r3, r1
 8001a7e:	3315      	adds	r3, #21
 8001a80:	79fa      	ldrb	r2, [r7, #7]
 8001a82:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001a84:	79fa      	ldrb	r2, [r7, #7]
 8001a86:	491d      	ldr	r1, [pc, #116]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001a88:	4613      	mov	r3, r2
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	4413      	add	r3, r2
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	440b      	add	r3, r1
 8001a92:	3315      	adds	r3, #21
 8001a94:	79ba      	ldrb	r2, [r7, #6]
 8001a96:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001a98:	79fa      	ldrb	r2, [r7, #7]
 8001a9a:	4918      	ldr	r1, [pc, #96]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	4413      	add	r3, r2
 8001aa2:	00db      	lsls	r3, r3, #3
 8001aa4:	440b      	add	r3, r1
 8001aa6:	3314      	adds	r3, #20
 8001aa8:	7bfa      	ldrb	r2, [r7, #15]
 8001aaa:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001aac:	79ba      	ldrb	r2, [r7, #6]
 8001aae:	4913      	ldr	r1, [pc, #76]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	440b      	add	r3, r1
 8001aba:	3314      	adds	r3, #20
 8001abc:	79fa      	ldrb	r2, [r7, #7]
 8001abe:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001ac0:	e014      	b.n	8001aec <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001ac2:	79fa      	ldrb	r2, [r7, #7]
 8001ac4:	490d      	ldr	r1, [pc, #52]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	4413      	add	r3, r2
 8001acc:	00db      	lsls	r3, r3, #3
 8001ace:	440b      	add	r3, r1
 8001ad0:	3315      	adds	r3, #21
 8001ad2:	79ba      	ldrb	r2, [r7, #6]
 8001ad4:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001ad6:	79ba      	ldrb	r2, [r7, #6]
 8001ad8:	4908      	ldr	r1, [pc, #32]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001ada:	4613      	mov	r3, r2
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	4413      	add	r3, r2
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	440b      	add	r3, r1
 8001ae4:	3314      	adds	r3, #20
 8001ae6:	79fa      	ldrb	r2, [r7, #7]
 8001ae8:	701a      	strb	r2, [r3, #0]
  return;
 8001aea:	bf00      	nop
}
 8001aec:	3714      	adds	r7, #20
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	200004fc 	.word	0x200004fc
 8001afc:	2000046c 	.word	0x2000046c

08001b00 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b0a:	4b4e      	ldr	r3, [pc, #312]	@ (8001c44 <linkTimer+0x144>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	2b06      	cmp	r3, #6
 8001b12:	d118      	bne.n	8001b46 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001b14:	4b4b      	ldr	r3, [pc, #300]	@ (8001c44 <linkTimer+0x144>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	b2da      	uxtb	r2, r3
 8001b1a:	4b4b      	ldr	r3, [pc, #300]	@ (8001c48 <linkTimer+0x148>)
 8001b1c:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001b1e:	4a49      	ldr	r2, [pc, #292]	@ (8001c44 <linkTimer+0x144>)
 8001b20:	79fb      	ldrb	r3, [r7, #7]
 8001b22:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001b24:	79fa      	ldrb	r2, [r7, #7]
 8001b26:	4949      	ldr	r1, [pc, #292]	@ (8001c4c <linkTimer+0x14c>)
 8001b28:	4613      	mov	r3, r2
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	4413      	add	r3, r2
 8001b2e:	00db      	lsls	r3, r3, #3
 8001b30:	440b      	add	r3, r1
 8001b32:	3315      	adds	r3, #21
 8001b34:	2206      	movs	r2, #6
 8001b36:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001b38:	4b45      	ldr	r3, [pc, #276]	@ (8001c50 <linkTimer+0x150>)
 8001b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8001b3e:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	81fb      	strh	r3, [r7, #14]
 8001b44:	e078      	b.n	8001c38 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001b46:	f000 f909 	bl	8001d5c <ReturnTimeElapsed>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001b4e:	79fa      	ldrb	r2, [r7, #7]
 8001b50:	493e      	ldr	r1, [pc, #248]	@ (8001c4c <linkTimer+0x14c>)
 8001b52:	4613      	mov	r3, r2
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	4413      	add	r3, r2
 8001b58:	00db      	lsls	r3, r3, #3
 8001b5a:	440b      	add	r3, r1
 8001b5c:	3308      	adds	r3, #8
 8001b5e:	6819      	ldr	r1, [r3, #0]
 8001b60:	89fb      	ldrh	r3, [r7, #14]
 8001b62:	79fa      	ldrb	r2, [r7, #7]
 8001b64:	4419      	add	r1, r3
 8001b66:	4839      	ldr	r0, [pc, #228]	@ (8001c4c <linkTimer+0x14c>)
 8001b68:	4613      	mov	r3, r2
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	4413      	add	r3, r2
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	4403      	add	r3, r0
 8001b72:	3308      	adds	r3, #8
 8001b74:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001b76:	79fa      	ldrb	r2, [r7, #7]
 8001b78:	4934      	ldr	r1, [pc, #208]	@ (8001c4c <linkTimer+0x14c>)
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	4413      	add	r3, r2
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	440b      	add	r3, r1
 8001b84:	3308      	adds	r3, #8
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001b8a:	4b2e      	ldr	r3, [pc, #184]	@ (8001c44 <linkTimer+0x144>)
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	4619      	mov	r1, r3
 8001b92:	4a2e      	ldr	r2, [pc, #184]	@ (8001c4c <linkTimer+0x14c>)
 8001b94:	460b      	mov	r3, r1
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	440b      	add	r3, r1
 8001b9a:	00db      	lsls	r3, r3, #3
 8001b9c:	4413      	add	r3, r2
 8001b9e:	3308      	adds	r3, #8
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	68ba      	ldr	r2, [r7, #8]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d337      	bcc.n	8001c18 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001ba8:	4b26      	ldr	r3, [pc, #152]	@ (8001c44 <linkTimer+0x144>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001bae:	7b7a      	ldrb	r2, [r7, #13]
 8001bb0:	4926      	ldr	r1, [pc, #152]	@ (8001c4c <linkTimer+0x14c>)
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	4413      	add	r3, r2
 8001bb8:	00db      	lsls	r3, r3, #3
 8001bba:	440b      	add	r3, r1
 8001bbc:	3315      	adds	r3, #21
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001bc2:	e013      	b.n	8001bec <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001bc4:	7b7a      	ldrb	r2, [r7, #13]
 8001bc6:	4921      	ldr	r1, [pc, #132]	@ (8001c4c <linkTimer+0x14c>)
 8001bc8:	4613      	mov	r3, r2
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	4413      	add	r3, r2
 8001bce:	00db      	lsls	r3, r3, #3
 8001bd0:	440b      	add	r3, r1
 8001bd2:	3315      	adds	r3, #21
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001bd8:	7b7a      	ldrb	r2, [r7, #13]
 8001bda:	491c      	ldr	r1, [pc, #112]	@ (8001c4c <linkTimer+0x14c>)
 8001bdc:	4613      	mov	r3, r2
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	4413      	add	r3, r2
 8001be2:	00db      	lsls	r3, r3, #3
 8001be4:	440b      	add	r3, r1
 8001be6:	3315      	adds	r3, #21
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001bec:	7b3b      	ldrb	r3, [r7, #12]
 8001bee:	2b06      	cmp	r3, #6
 8001bf0:	d00b      	beq.n	8001c0a <linkTimer+0x10a>
 8001bf2:	7b3a      	ldrb	r2, [r7, #12]
 8001bf4:	4915      	ldr	r1, [pc, #84]	@ (8001c4c <linkTimer+0x14c>)
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	4413      	add	r3, r2
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	440b      	add	r3, r1
 8001c00:	3308      	adds	r3, #8
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	68ba      	ldr	r2, [r7, #8]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d2dc      	bcs.n	8001bc4 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001c0a:	7b7a      	ldrb	r2, [r7, #13]
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	4611      	mov	r1, r2
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fecf 	bl	80019b4 <LinkTimerAfter>
 8001c16:	e00f      	b.n	8001c38 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001c18:	4b0a      	ldr	r3, [pc, #40]	@ (8001c44 <linkTimer+0x144>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	b2da      	uxtb	r2, r3
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	4611      	mov	r1, r2
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff ff0c 	bl	8001a40 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001c28:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <linkTimer+0x144>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <linkTimer+0x148>)
 8001c30:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001c32:	4a04      	ldr	r2, [pc, #16]	@ (8001c44 <linkTimer+0x144>)
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001c38:	89fb      	ldrh	r3, [r7, #14]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	200004fc 	.word	0x200004fc
 8001c48:	200004fd 	.word	0x200004fd
 8001c4c:	2000046c 	.word	0x2000046c
 8001c50:	20000500 	.word	0x20000500

08001c54 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	460a      	mov	r2, r1
 8001c5e:	71fb      	strb	r3, [r7, #7]
 8001c60:	4613      	mov	r3, r2
 8001c62:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001c64:	4b39      	ldr	r3, [pc, #228]	@ (8001d4c <UnlinkTimer+0xf8>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	79fa      	ldrb	r2, [r7, #7]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d111      	bne.n	8001c94 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001c70:	4b36      	ldr	r3, [pc, #216]	@ (8001d4c <UnlinkTimer+0xf8>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	b2da      	uxtb	r2, r3
 8001c76:	4b36      	ldr	r3, [pc, #216]	@ (8001d50 <UnlinkTimer+0xfc>)
 8001c78:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001c7a:	79fa      	ldrb	r2, [r7, #7]
 8001c7c:	4935      	ldr	r1, [pc, #212]	@ (8001d54 <UnlinkTimer+0x100>)
 8001c7e:	4613      	mov	r3, r2
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	4413      	add	r3, r2
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	440b      	add	r3, r1
 8001c88:	3315      	adds	r3, #21
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8001d4c <UnlinkTimer+0xf8>)
 8001c90:	701a      	strb	r2, [r3, #0]
 8001c92:	e03e      	b.n	8001d12 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001c94:	79fa      	ldrb	r2, [r7, #7]
 8001c96:	492f      	ldr	r1, [pc, #188]	@ (8001d54 <UnlinkTimer+0x100>)
 8001c98:	4613      	mov	r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	4413      	add	r3, r2
 8001c9e:	00db      	lsls	r3, r3, #3
 8001ca0:	440b      	add	r3, r1
 8001ca2:	3314      	adds	r3, #20
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001ca8:	79fa      	ldrb	r2, [r7, #7]
 8001caa:	492a      	ldr	r1, [pc, #168]	@ (8001d54 <UnlinkTimer+0x100>)
 8001cac:	4613      	mov	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	440b      	add	r3, r1
 8001cb6:	3315      	adds	r3, #21
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001cbc:	79f9      	ldrb	r1, [r7, #7]
 8001cbe:	7bfa      	ldrb	r2, [r7, #15]
 8001cc0:	4824      	ldr	r0, [pc, #144]	@ (8001d54 <UnlinkTimer+0x100>)
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	440b      	add	r3, r1
 8001cc8:	00db      	lsls	r3, r3, #3
 8001cca:	4403      	add	r3, r0
 8001ccc:	3315      	adds	r3, #21
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	b2d8      	uxtb	r0, r3
 8001cd2:	4920      	ldr	r1, [pc, #128]	@ (8001d54 <UnlinkTimer+0x100>)
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	440b      	add	r3, r1
 8001cde:	3315      	adds	r3, #21
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001ce4:	7bbb      	ldrb	r3, [r7, #14]
 8001ce6:	2b06      	cmp	r3, #6
 8001ce8:	d013      	beq.n	8001d12 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001cea:	79f9      	ldrb	r1, [r7, #7]
 8001cec:	7bba      	ldrb	r2, [r7, #14]
 8001cee:	4819      	ldr	r0, [pc, #100]	@ (8001d54 <UnlinkTimer+0x100>)
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	440b      	add	r3, r1
 8001cf6:	00db      	lsls	r3, r3, #3
 8001cf8:	4403      	add	r3, r0
 8001cfa:	3314      	adds	r3, #20
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	b2d8      	uxtb	r0, r3
 8001d00:	4914      	ldr	r1, [pc, #80]	@ (8001d54 <UnlinkTimer+0x100>)
 8001d02:	4613      	mov	r3, r2
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	4413      	add	r3, r2
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	440b      	add	r3, r1
 8001d0c:	3314      	adds	r3, #20
 8001d0e:	4602      	mov	r2, r0
 8001d10:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001d12:	79fa      	ldrb	r2, [r7, #7]
 8001d14:	490f      	ldr	r1, [pc, #60]	@ (8001d54 <UnlinkTimer+0x100>)
 8001d16:	4613      	mov	r3, r2
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	4413      	add	r3, r2
 8001d1c:	00db      	lsls	r3, r3, #3
 8001d1e:	440b      	add	r3, r1
 8001d20:	330c      	adds	r3, #12
 8001d22:	2201      	movs	r2, #1
 8001d24:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001d26:	4b09      	ldr	r3, [pc, #36]	@ (8001d4c <UnlinkTimer+0xf8>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b06      	cmp	r3, #6
 8001d2e:	d107      	bne.n	8001d40 <UnlinkTimer+0xec>
 8001d30:	79bb      	ldrb	r3, [r7, #6]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d104      	bne.n	8001d40 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001d36:	4b08      	ldr	r3, [pc, #32]	@ (8001d58 <UnlinkTimer+0x104>)
 8001d38:	f04f 32ff 	mov.w	r2, #4294967295
 8001d3c:	601a      	str	r2, [r3, #0]
  }

  return;
 8001d3e:	bf00      	nop
 8001d40:	bf00      	nop
}
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	200004fc 	.word	0x200004fc
 8001d50:	200004fd 	.word	0x200004fd
 8001d54:	2000046c 	.word	0x2000046c
 8001d58:	20000500 	.word	0x20000500

08001d5c <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001d62:	4b1a      	ldr	r3, [pc, #104]	@ (8001dcc <ReturnTimeElapsed+0x70>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d6a:	d026      	beq.n	8001dba <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001d6c:	f7ff fe02 	bl	8001974 <ReadRtcSsrValue>
 8001d70:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001d72:	4b16      	ldr	r3, [pc, #88]	@ (8001dcc <ReturnTimeElapsed+0x70>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d805      	bhi.n	8001d88 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001d7c:	4b13      	ldr	r3, [pc, #76]	@ (8001dcc <ReturnTimeElapsed+0x70>)
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	607b      	str	r3, [r7, #4]
 8001d86:	e00a      	b.n	8001d9e <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001d88:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <ReturnTimeElapsed+0x74>)
 8001d8a:	881b      	ldrh	r3, [r3, #0]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001d94:	4b0d      	ldr	r3, [pc, #52]	@ (8001dcc <ReturnTimeElapsed+0x70>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	683a      	ldr	r2, [r7, #0]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd4 <ReturnTimeElapsed+0x78>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	461a      	mov	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	fb02 f303 	mul.w	r3, r2, r3
 8001daa:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001dac:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd8 <ReturnTimeElapsed+0x7c>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	461a      	mov	r2, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	40d3      	lsrs	r3, r2
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	e001      	b.n	8001dbe <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	b29b      	uxth	r3, r3
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000500 	.word	0x20000500
 8001dd0:	20000508 	.word	0x20000508
 8001dd4:	20000506 	.word	0x20000506
 8001dd8:	20000505 	.word	0x20000505

08001ddc <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001de6:	88fb      	ldrh	r3, [r7, #6]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d108      	bne.n	8001dfe <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001dec:	f7ff fdc2 	bl	8001974 <ReadRtcSsrValue>
 8001df0:	4603      	mov	r3, r0
 8001df2:	4a21      	ldr	r2, [pc, #132]	@ (8001e78 <RestartWakeupCounter+0x9c>)
 8001df4:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001df6:	2003      	movs	r0, #3
 8001df8:	f007 f9a5 	bl	8009146 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001dfc:	e039      	b.n	8001e72 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001dfe:	88fb      	ldrh	r3, [r7, #6]
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d803      	bhi.n	8001e0c <RestartWakeupCounter+0x30>
 8001e04:	4b1d      	ldr	r3, [pc, #116]	@ (8001e7c <RestartWakeupCounter+0xa0>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d002      	beq.n	8001e12 <RestartWakeupCounter+0x36>
      Value -= 1;
 8001e0c:	88fb      	ldrh	r3, [r7, #6]
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001e12:	bf00      	nop
 8001e14:	4b1a      	ldr	r3, [pc, #104]	@ (8001e80 <RestartWakeupCounter+0xa4>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	f003 0304 	and.w	r3, r3, #4
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0f8      	beq.n	8001e14 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001e22:	4b17      	ldr	r3, [pc, #92]	@ (8001e80 <RestartWakeupCounter+0xa4>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	b2da      	uxtb	r2, r3
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <RestartWakeupCounter+0xa4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001e32:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001e34:	4b13      	ldr	r3, [pc, #76]	@ (8001e84 <RestartWakeupCounter+0xa8>)
 8001e36:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001e3a:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001e3c:	2003      	movs	r0, #3
 8001e3e:	f007 f990 	bl	8009162 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001e42:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <RestartWakeupCounter+0xac>)
 8001e44:	695b      	ldr	r3, [r3, #20]
 8001e46:	0c1b      	lsrs	r3, r3, #16
 8001e48:	041b      	lsls	r3, r3, #16
 8001e4a:	88fa      	ldrh	r2, [r7, #6]
 8001e4c:	490e      	ldr	r1, [pc, #56]	@ (8001e88 <RestartWakeupCounter+0xac>)
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001e52:	f7ff fd8f 	bl	8001974 <ReadRtcSsrValue>
 8001e56:	4603      	mov	r3, r0
 8001e58:	4a07      	ldr	r2, [pc, #28]	@ (8001e78 <RestartWakeupCounter+0x9c>)
 8001e5a:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001e5c:	4b08      	ldr	r3, [pc, #32]	@ (8001e80 <RestartWakeupCounter+0xa4>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	4b07      	ldr	r3, [pc, #28]	@ (8001e80 <RestartWakeupCounter+0xa4>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001e6a:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001e6c:	f3af 8000 	nop.w
  return ;
 8001e70:	bf00      	nop
}
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20000500 	.word	0x20000500
 8001e7c:	20000505 	.word	0x20000505
 8001e80:	2000054c 	.word	0x2000054c
 8001e84:	58000800 	.word	0x58000800
 8001e88:	40002800 	.word	0x40002800

08001e8c <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001e92:	4b45      	ldr	r3, [pc, #276]	@ (8001fa8 <RescheduleTimerList+0x11c>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e9e:	d107      	bne.n	8001eb0 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001ea0:	bf00      	nop
 8001ea2:	4b42      	ldr	r3, [pc, #264]	@ (8001fac <RescheduleTimerList+0x120>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1f8      	bne.n	8001ea2 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001eb0:	4b3e      	ldr	r3, [pc, #248]	@ (8001fac <RescheduleTimerList+0x120>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689a      	ldr	r2, [r3, #8]
 8001eb6:	4b3d      	ldr	r3, [pc, #244]	@ (8001fac <RescheduleTimerList+0x120>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ebe:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001ec0:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb0 <RescheduleTimerList+0x124>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001ec6:	7bfa      	ldrb	r2, [r7, #15]
 8001ec8:	493a      	ldr	r1, [pc, #232]	@ (8001fb4 <RescheduleTimerList+0x128>)
 8001eca:	4613      	mov	r3, r2
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	4413      	add	r3, r2
 8001ed0:	00db      	lsls	r3, r3, #3
 8001ed2:	440b      	add	r3, r1
 8001ed4:	3308      	adds	r3, #8
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001eda:	f7ff ff3f 	bl	8001d5c <ReturnTimeElapsed>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001ee2:	88fb      	ldrh	r3, [r7, #6]
 8001ee4:	68ba      	ldr	r2, [r7, #8]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d205      	bcs.n	8001ef6 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001eee:	4b32      	ldr	r3, [pc, #200]	@ (8001fb8 <RescheduleTimerList+0x12c>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	701a      	strb	r2, [r3, #0]
 8001ef4:	e04d      	b.n	8001f92 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001ef6:	88fb      	ldrh	r3, [r7, #6]
 8001ef8:	4a30      	ldr	r2, [pc, #192]	@ (8001fbc <RescheduleTimerList+0x130>)
 8001efa:	8812      	ldrh	r2, [r2, #0]
 8001efc:	b292      	uxth	r2, r2
 8001efe:	4413      	add	r3, r2
 8001f00:	461a      	mov	r2, r3
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d906      	bls.n	8001f16 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001f08:	4b2c      	ldr	r3, [pc, #176]	@ (8001fbc <RescheduleTimerList+0x130>)
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001f0e:	4b2a      	ldr	r3, [pc, #168]	@ (8001fb8 <RescheduleTimerList+0x12c>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	701a      	strb	r2, [r3, #0]
 8001f14:	e03d      	b.n	8001f92 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	88fb      	ldrh	r3, [r7, #6]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001f20:	4b25      	ldr	r3, [pc, #148]	@ (8001fb8 <RescheduleTimerList+0x12c>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f26:	e034      	b.n	8001f92 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001f28:	7bfa      	ldrb	r2, [r7, #15]
 8001f2a:	4922      	ldr	r1, [pc, #136]	@ (8001fb4 <RescheduleTimerList+0x128>)
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	4413      	add	r3, r2
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	440b      	add	r3, r1
 8001f36:	3308      	adds	r3, #8
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	88fb      	ldrh	r3, [r7, #6]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d20a      	bcs.n	8001f56 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001f40:	7bfa      	ldrb	r2, [r7, #15]
 8001f42:	491c      	ldr	r1, [pc, #112]	@ (8001fb4 <RescheduleTimerList+0x128>)
 8001f44:	4613      	mov	r3, r2
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	4413      	add	r3, r2
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	440b      	add	r3, r1
 8001f4e:	3308      	adds	r3, #8
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	e013      	b.n	8001f7e <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001f56:	7bfa      	ldrb	r2, [r7, #15]
 8001f58:	4916      	ldr	r1, [pc, #88]	@ (8001fb4 <RescheduleTimerList+0x128>)
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	4413      	add	r3, r2
 8001f60:	00db      	lsls	r3, r3, #3
 8001f62:	440b      	add	r3, r1
 8001f64:	3308      	adds	r3, #8
 8001f66:	6819      	ldr	r1, [r3, #0]
 8001f68:	88fb      	ldrh	r3, [r7, #6]
 8001f6a:	7bfa      	ldrb	r2, [r7, #15]
 8001f6c:	1ac9      	subs	r1, r1, r3
 8001f6e:	4811      	ldr	r0, [pc, #68]	@ (8001fb4 <RescheduleTimerList+0x128>)
 8001f70:	4613      	mov	r3, r2
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	4413      	add	r3, r2
 8001f76:	00db      	lsls	r3, r3, #3
 8001f78:	4403      	add	r3, r0
 8001f7a:	3308      	adds	r3, #8
 8001f7c:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001f7e:	7bfa      	ldrb	r2, [r7, #15]
 8001f80:	490c      	ldr	r1, [pc, #48]	@ (8001fb4 <RescheduleTimerList+0x128>)
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	440b      	add	r3, r1
 8001f8c:	3315      	adds	r3, #21
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f92:	7bfb      	ldrb	r3, [r7, #15]
 8001f94:	2b06      	cmp	r3, #6
 8001f96:	d1c7      	bne.n	8001f28 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001f98:	89bb      	ldrh	r3, [r7, #12]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff ff1e 	bl	8001ddc <RestartWakeupCounter>

  return ;
 8001fa0:	bf00      	nop
}
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40002800 	.word	0x40002800
 8001fac:	2000054c 	.word	0x2000054c
 8001fb0:	200004fc 	.word	0x200004fc
 8001fb4:	2000046c 	.word	0x2000046c
 8001fb8:	20000504 	.word	0x20000504
 8001fbc:	2000050a 	.word	0x2000050a

08001fc0 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	@ 0x28
 8001fc4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fc6:	f3ef 8310 	mrs	r3, PRIMASK
 8001fca:	617b      	str	r3, [r7, #20]
  return(result);
 8001fcc:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001fce:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001fd0:	b672      	cpsid	i
}
 8001fd2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001fd4:	4b59      	ldr	r3, [pc, #356]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	22ca      	movs	r2, #202	@ 0xca
 8001fda:	625a      	str	r2, [r3, #36]	@ 0x24
 8001fdc:	4b57      	ldr	r3, [pc, #348]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2253      	movs	r2, #83	@ 0x53
 8001fe2:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001fe4:	4b55      	ldr	r3, [pc, #340]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	689a      	ldr	r2, [r3, #8]
 8001fea:	4b54      	ldr	r3, [pc, #336]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ff2:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001ff4:	4b52      	ldr	r3, [pc, #328]	@ (8002140 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001ffc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002000:	4950      	ldr	r1, [pc, #320]	@ (8002144 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002002:	4613      	mov	r3, r2
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	4413      	add	r3, r2
 8002008:	00db      	lsls	r3, r3, #3
 800200a:	440b      	add	r3, r1
 800200c:	330c      	adds	r3, #12
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2b02      	cmp	r3, #2
 8002014:	d16e      	bne.n	80020f4 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002016:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800201a:	494a      	ldr	r1, [pc, #296]	@ (8002144 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800201c:	4613      	mov	r3, r2
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	4413      	add	r3, r2
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	440b      	add	r3, r1
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 800202a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800202e:	4945      	ldr	r1, [pc, #276]	@ (8002144 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002030:	4613      	mov	r3, r2
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	4413      	add	r3, r2
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	440b      	add	r3, r1
 800203a:	3310      	adds	r3, #16
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002040:	4b41      	ldr	r3, [pc, #260]	@ (8002148 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d04c      	beq.n	80020e4 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 800204a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800204e:	493d      	ldr	r1, [pc, #244]	@ (8002144 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002050:	4613      	mov	r3, r2
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	4413      	add	r3, r2
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	440b      	add	r3, r1
 800205a:	330d      	adds	r3, #13
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	b2db      	uxtb	r3, r3
 8002060:	2b01      	cmp	r3, #1
 8002062:	d124      	bne.n	80020ae <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8002064:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002068:	2101      	movs	r1, #1
 800206a:	4618      	mov	r0, r3
 800206c:	f7ff fdf2 	bl	8001c54 <UnlinkTimer>
 8002070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002072:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	f383 8810 	msr	PRIMASK, r3
}
 800207a:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 800207c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002080:	4930      	ldr	r1, [pc, #192]	@ (8002144 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002082:	4613      	mov	r3, r2
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	4413      	add	r3, r2
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	440b      	add	r3, r1
 800208c:	3304      	adds	r3, #4
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002094:	4611      	mov	r1, r2
 8002096:	4618      	mov	r0, r3
 8002098:	f000 fa32 	bl	8002500 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800209c:	4b27      	ldr	r3, [pc, #156]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	22ca      	movs	r2, #202	@ 0xca
 80020a2:	625a      	str	r2, [r3, #36]	@ 0x24
 80020a4:	4b25      	ldr	r3, [pc, #148]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2253      	movs	r2, #83	@ 0x53
 80020aa:	625a      	str	r2, [r3, #36]	@ 0x24
 80020ac:	e012      	b.n	80020d4 <HW_TS_RTC_Wakeup_Handler+0x114>
 80020ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f383 8810 	msr	PRIMASK, r3
}
 80020b8:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80020ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020be:	4618      	mov	r0, r3
 80020c0:	f000 f99a 	bl	80023f8 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80020c4:	4b1d      	ldr	r3, [pc, #116]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	22ca      	movs	r2, #202	@ 0xca
 80020ca:	625a      	str	r2, [r3, #36]	@ 0x24
 80020cc:	4b1b      	ldr	r3, [pc, #108]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2253      	movs	r2, #83	@ 0x53
 80020d2:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 80020d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020d8:	69fa      	ldr	r2, [r7, #28]
 80020da:	4619      	mov	r1, r3
 80020dc:	69b8      	ldr	r0, [r7, #24]
 80020de:	f000 fa95 	bl	800260c <HW_TS_RTC_Int_AppNot>
 80020e2:	e022      	b.n	800212a <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 80020e4:	f7ff fed2 	bl	8001e8c <RescheduleTimerList>
 80020e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ea:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	f383 8810 	msr	PRIMASK, r3
}
 80020f2:	e01a      	b.n	800212a <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80020f4:	bf00      	nop
 80020f6:	4b11      	ldr	r3, [pc, #68]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	f003 0304 	and.w	r3, r3, #4
 8002100:	2b00      	cmp	r3, #0
 8002102:	d0f8      	beq.n	80020f6 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002104:	4b0d      	ldr	r3, [pc, #52]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	b2da      	uxtb	r2, r3
 800210c:	4b0b      	ldr	r3, [pc, #44]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002114:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002116:	4b0d      	ldr	r3, [pc, #52]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002118:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002120:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f383 8810 	msr	PRIMASK, r3
}
 8002128:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800212a:	4b04      	ldr	r3, [pc, #16]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	22ff      	movs	r2, #255	@ 0xff
 8002130:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8002132:	bf00      	nop
}
 8002134:	3728      	adds	r7, #40	@ 0x28
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	2000054c 	.word	0x2000054c
 8002140:	200004fc 	.word	0x200004fc
 8002144:	2000046c 	.word	0x2000046c
 8002148:	20000504 	.word	0x20000504
 800214c:	58000800 	.word	0x58000800

08002150 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b088      	sub	sp, #32
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	6039      	str	r1, [r7, #0]
 800215a:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800215c:	4b5e      	ldr	r3, [pc, #376]	@ (80022d8 <HW_TS_Init+0x188>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	22ca      	movs	r2, #202	@ 0xca
 8002162:	625a      	str	r2, [r3, #36]	@ 0x24
 8002164:	4b5c      	ldr	r3, [pc, #368]	@ (80022d8 <HW_TS_Init+0x188>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2253      	movs	r2, #83	@ 0x53
 800216a:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800216c:	4b5b      	ldr	r3, [pc, #364]	@ (80022dc <HW_TS_Init+0x18c>)
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	4a5a      	ldr	r2, [pc, #360]	@ (80022dc <HW_TS_Init+0x18c>)
 8002172:	f043 0320 	orr.w	r3, r3, #32
 8002176:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8002178:	4b58      	ldr	r3, [pc, #352]	@ (80022dc <HW_TS_Init+0x18c>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	b2db      	uxtb	r3, r3
 800217e:	f003 0307 	and.w	r3, r3, #7
 8002182:	b2db      	uxtb	r3, r3
 8002184:	f1c3 0304 	rsb	r3, r3, #4
 8002188:	b2da      	uxtb	r2, r3
 800218a:	4b55      	ldr	r3, [pc, #340]	@ (80022e0 <HW_TS_Init+0x190>)
 800218c:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 800218e:	4b53      	ldr	r3, [pc, #332]	@ (80022dc <HW_TS_Init+0x18c>)
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002196:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 800219a:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	fa92 f2a2 	rbit	r2, r2
 80021a2:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80021a8:	697a      	ldr	r2, [r7, #20]
 80021aa:	2a00      	cmp	r2, #0
 80021ac:	d101      	bne.n	80021b2 <HW_TS_Init+0x62>
  {
    return 32U;
 80021ae:	2220      	movs	r2, #32
 80021b0:	e003      	b.n	80021ba <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80021b2:	697a      	ldr	r2, [r7, #20]
 80021b4:	fab2 f282 	clz	r2, r2
 80021b8:	b2d2      	uxtb	r2, r2
 80021ba:	40d3      	lsrs	r3, r2
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	3301      	adds	r3, #1
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	4b48      	ldr	r3, [pc, #288]	@ (80022e4 <HW_TS_Init+0x194>)
 80021c4:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 80021c6:	4b45      	ldr	r3, [pc, #276]	@ (80022dc <HW_TS_Init+0x18c>)
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	3301      	adds	r3, #1
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	4b44      	ldr	r3, [pc, #272]	@ (80022e8 <HW_TS_Init+0x198>)
 80021d8:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 80021da:	4b43      	ldr	r3, [pc, #268]	@ (80022e8 <HW_TS_Init+0x198>)
 80021dc:	881b      	ldrh	r3, [r3, #0]
 80021de:	3b01      	subs	r3, #1
 80021e0:	4a40      	ldr	r2, [pc, #256]	@ (80022e4 <HW_TS_Init+0x194>)
 80021e2:	7812      	ldrb	r2, [r2, #0]
 80021e4:	fb02 f303 	mul.w	r3, r2, r3
 80021e8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80021ec:	4a3c      	ldr	r2, [pc, #240]	@ (80022e0 <HW_TS_Init+0x190>)
 80021ee:	7812      	ldrb	r2, [r2, #0]
 80021f0:	40d3      	lsrs	r3, r2
 80021f2:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d904      	bls.n	8002208 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 80021fe:	4b3b      	ldr	r3, [pc, #236]	@ (80022ec <HW_TS_Init+0x19c>)
 8002200:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002204:	801a      	strh	r2, [r3, #0]
 8002206:	e003      	b.n	8002210 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	b29a      	uxth	r2, r3
 800220c:	4b37      	ldr	r3, [pc, #220]	@ (80022ec <HW_TS_Init+0x19c>)
 800220e:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002210:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002214:	f7ff fb9c 	bl	8001950 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002218:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800221c:	f7ff fb84 	bl	8001928 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8002220:	79fb      	ldrb	r3, [r7, #7]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d13d      	bne.n	80022a2 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002226:	4b32      	ldr	r3, [pc, #200]	@ (80022f0 <HW_TS_Init+0x1a0>)
 8002228:	2201      	movs	r2, #1
 800222a:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800222c:	4b31      	ldr	r3, [pc, #196]	@ (80022f4 <HW_TS_Init+0x1a4>)
 800222e:	f04f 32ff 	mov.w	r2, #4294967295
 8002232:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002234:	2300      	movs	r3, #0
 8002236:	77fb      	strb	r3, [r7, #31]
 8002238:	e00c      	b.n	8002254 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 800223a:	7ffa      	ldrb	r2, [r7, #31]
 800223c:	492e      	ldr	r1, [pc, #184]	@ (80022f8 <HW_TS_Init+0x1a8>)
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	440b      	add	r3, r1
 8002248:	330c      	adds	r3, #12
 800224a:	2200      	movs	r2, #0
 800224c:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800224e:	7ffb      	ldrb	r3, [r7, #31]
 8002250:	3301      	adds	r3, #1
 8002252:	77fb      	strb	r3, [r7, #31]
 8002254:	7ffb      	ldrb	r3, [r7, #31]
 8002256:	2b05      	cmp	r3, #5
 8002258:	d9ef      	bls.n	800223a <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 800225a:	4b28      	ldr	r3, [pc, #160]	@ (80022fc <HW_TS_Init+0x1ac>)
 800225c:	2206      	movs	r2, #6
 800225e:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8002260:	4b1d      	ldr	r3, [pc, #116]	@ (80022d8 <HW_TS_Init+0x188>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689a      	ldr	r2, [r3, #8]
 8002266:	4b1c      	ldr	r3, [pc, #112]	@ (80022d8 <HW_TS_Init+0x188>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800226e:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8002270:	4b19      	ldr	r3, [pc, #100]	@ (80022d8 <HW_TS_Init+0x188>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	b2da      	uxtb	r2, r3
 8002278:	4b17      	ldr	r3, [pc, #92]	@ (80022d8 <HW_TS_Init+0x188>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002280:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8002282:	4b1f      	ldr	r3, [pc, #124]	@ (8002300 <HW_TS_Init+0x1b0>)
 8002284:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002288:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 800228a:	2003      	movs	r0, #3
 800228c:	f006 ff69 	bl	8009162 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8002290:	4b11      	ldr	r3, [pc, #68]	@ (80022d8 <HW_TS_Init+0x188>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	689a      	ldr	r2, [r3, #8]
 8002296:	4b10      	ldr	r3, [pc, #64]	@ (80022d8 <HW_TS_Init+0x188>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	e009      	b.n	80022b6 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80022a2:	4b0d      	ldr	r3, [pc, #52]	@ (80022d8 <HW_TS_Init+0x188>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d002      	beq.n	80022b6 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80022b0:	2003      	movs	r0, #3
 80022b2:	f006 ff48 	bl	8009146 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80022b6:	4b08      	ldr	r3, [pc, #32]	@ (80022d8 <HW_TS_Init+0x188>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	22ff      	movs	r2, #255	@ 0xff
 80022bc:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80022be:	2200      	movs	r2, #0
 80022c0:	2103      	movs	r1, #3
 80022c2:	2003      	movs	r0, #3
 80022c4:	f006 fefd 	bl	80090c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80022c8:	2003      	movs	r0, #3
 80022ca:	f006 ff14 	bl	80090f6 <HAL_NVIC_EnableIRQ>

  return;
 80022ce:	bf00      	nop
}
 80022d0:	3720      	adds	r7, #32
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	2000054c 	.word	0x2000054c
 80022dc:	40002800 	.word	0x40002800
 80022e0:	20000505 	.word	0x20000505
 80022e4:	20000506 	.word	0x20000506
 80022e8:	20000508 	.word	0x20000508
 80022ec:	2000050a 	.word	0x2000050a
 80022f0:	20000504 	.word	0x20000504
 80022f4:	20000500 	.word	0x20000500
 80022f8:	2000046c 	.word	0x2000046c
 80022fc:	200004fc 	.word	0x200004fc
 8002300:	58000800 	.word	0x58000800

08002304 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002304:	b480      	push	{r7}
 8002306:	b08b      	sub	sp, #44	@ 0x2c
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	603b      	str	r3, [r7, #0]
 8002310:	4613      	mov	r3, r2
 8002312:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002314:	2300      	movs	r3, #0
 8002316:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800231a:	f3ef 8310 	mrs	r3, PRIMASK
 800231e:	61fb      	str	r3, [r7, #28]
  return(result);
 8002320:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002322:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002324:	b672      	cpsid	i
}
 8002326:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002328:	e004      	b.n	8002334 <HW_TS_Create+0x30>
  {
    loop++;
 800232a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800232e:	3301      	adds	r3, #1
 8002330:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002334:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002338:	2b05      	cmp	r3, #5
 800233a:	d80c      	bhi.n	8002356 <HW_TS_Create+0x52>
 800233c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002340:	492c      	ldr	r1, [pc, #176]	@ (80023f4 <HW_TS_Create+0xf0>)
 8002342:	4613      	mov	r3, r2
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	4413      	add	r3, r2
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	440b      	add	r3, r1
 800234c:	330c      	adds	r3, #12
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1e9      	bne.n	800232a <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002356:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800235a:	2b06      	cmp	r3, #6
 800235c:	d038      	beq.n	80023d0 <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 800235e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002362:	4924      	ldr	r1, [pc, #144]	@ (80023f4 <HW_TS_Create+0xf0>)
 8002364:	4613      	mov	r3, r2
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	4413      	add	r3, r2
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	440b      	add	r3, r1
 800236e:	330c      	adds	r3, #12
 8002370:	2201      	movs	r2, #1
 8002372:	701a      	strb	r2, [r3, #0]
 8002374:	6a3b      	ldr	r3, [r7, #32]
 8002376:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	f383 8810 	msr	PRIMASK, r3
}
 800237e:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8002380:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002384:	491b      	ldr	r1, [pc, #108]	@ (80023f4 <HW_TS_Create+0xf0>)
 8002386:	4613      	mov	r3, r2
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	4413      	add	r3, r2
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	440b      	add	r3, r1
 8002390:	3310      	adds	r3, #16
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8002396:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800239a:	4916      	ldr	r1, [pc, #88]	@ (80023f4 <HW_TS_Create+0xf0>)
 800239c:	4613      	mov	r3, r2
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	4413      	add	r3, r2
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	440b      	add	r3, r1
 80023a6:	330d      	adds	r3, #13
 80023a8:	79fa      	ldrb	r2, [r7, #7]
 80023aa:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 80023ac:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023b0:	4910      	ldr	r1, [pc, #64]	@ (80023f4 <HW_TS_Create+0xf0>)
 80023b2:	4613      	mov	r3, r2
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	4413      	add	r3, r2
 80023b8:	00db      	lsls	r3, r3, #3
 80023ba:	440b      	add	r3, r1
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023c6:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 80023c8:	2300      	movs	r3, #0
 80023ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80023ce:	e008      	b.n	80023e2 <HW_TS_Create+0xde>
 80023d0:	6a3b      	ldr	r3, [r7, #32]
 80023d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	f383 8810 	msr	PRIMASK, r3
}
 80023da:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 80023dc:	2301      	movs	r3, #1
 80023de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 80023e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	372c      	adds	r7, #44	@ 0x2c
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	2000046c 	.word	0x2000046c

080023f8 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	4603      	mov	r3, r0
 8002400:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002402:	f3ef 8310 	mrs	r3, PRIMASK
 8002406:	60fb      	str	r3, [r7, #12]
  return(result);
 8002408:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800240a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800240c:	b672      	cpsid	i
}
 800240e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002410:	2003      	movs	r0, #3
 8002412:	f006 fe7e 	bl	8009112 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002416:	4b34      	ldr	r3, [pc, #208]	@ (80024e8 <HW_TS_Stop+0xf0>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	22ca      	movs	r2, #202	@ 0xca
 800241c:	625a      	str	r2, [r3, #36]	@ 0x24
 800241e:	4b32      	ldr	r3, [pc, #200]	@ (80024e8 <HW_TS_Stop+0xf0>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2253      	movs	r2, #83	@ 0x53
 8002424:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002426:	79fa      	ldrb	r2, [r7, #7]
 8002428:	4930      	ldr	r1, [pc, #192]	@ (80024ec <HW_TS_Stop+0xf4>)
 800242a:	4613      	mov	r3, r2
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	4413      	add	r3, r2
 8002430:	00db      	lsls	r3, r3, #3
 8002432:	440b      	add	r3, r1
 8002434:	330c      	adds	r3, #12
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d142      	bne.n	80024c4 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800243e:	79fb      	ldrb	r3, [r7, #7]
 8002440:	2100      	movs	r1, #0
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff fc06 	bl	8001c54 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002448:	4b29      	ldr	r3, [pc, #164]	@ (80024f0 <HW_TS_Stop+0xf8>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800244e:	7cfb      	ldrb	r3, [r7, #19]
 8002450:	2b06      	cmp	r3, #6
 8002452:	d12f      	bne.n	80024b4 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002454:	4b27      	ldr	r3, [pc, #156]	@ (80024f4 <HW_TS_Stop+0xfc>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800245c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002460:	d107      	bne.n	8002472 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8002462:	bf00      	nop
 8002464:	4b20      	ldr	r3, [pc, #128]	@ (80024e8 <HW_TS_Stop+0xf0>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	f003 0304 	and.w	r3, r3, #4
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f8      	bne.n	8002464 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002472:	4b1d      	ldr	r3, [pc, #116]	@ (80024e8 <HW_TS_Stop+0xf0>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	4b1b      	ldr	r3, [pc, #108]	@ (80024e8 <HW_TS_Stop+0xf0>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002480:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002482:	bf00      	nop
 8002484:	4b18      	ldr	r3, [pc, #96]	@ (80024e8 <HW_TS_Stop+0xf0>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	f003 0304 	and.w	r3, r3, #4
 800248e:	2b00      	cmp	r3, #0
 8002490:	d0f8      	beq.n	8002484 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002492:	4b15      	ldr	r3, [pc, #84]	@ (80024e8 <HW_TS_Stop+0xf0>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	b2da      	uxtb	r2, r3
 800249a:	4b13      	ldr	r3, [pc, #76]	@ (80024e8 <HW_TS_Stop+0xf0>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80024a2:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80024a4:	4b14      	ldr	r3, [pc, #80]	@ (80024f8 <HW_TS_Stop+0x100>)
 80024a6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80024aa:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80024ac:	2003      	movs	r0, #3
 80024ae:	f006 fe58 	bl	8009162 <HAL_NVIC_ClearPendingIRQ>
 80024b2:	e007      	b.n	80024c4 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80024b4:	4b11      	ldr	r3, [pc, #68]	@ (80024fc <HW_TS_Stop+0x104>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	7cfa      	ldrb	r2, [r7, #19]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d001      	beq.n	80024c4 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 80024c0:	f7ff fce4 	bl	8001e8c <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80024c4:	4b08      	ldr	r3, [pc, #32]	@ (80024e8 <HW_TS_Stop+0xf0>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	22ff      	movs	r2, #255	@ 0xff
 80024ca:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80024cc:	2003      	movs	r0, #3
 80024ce:	f006 fe12 	bl	80090f6 <HAL_NVIC_EnableIRQ>
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	f383 8810 	msr	PRIMASK, r3
}
 80024dc:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80024de:	bf00      	nop
}
 80024e0:	3718      	adds	r7, #24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	2000054c 	.word	0x2000054c
 80024ec:	2000046c 	.word	0x2000046c
 80024f0:	200004fc 	.word	0x200004fc
 80024f4:	40002800 	.word	0x40002800
 80024f8:	58000800 	.word	0x58000800
 80024fc:	200004fd 	.word	0x200004fd

08002500 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	6039      	str	r1, [r7, #0]
 800250a:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 800250c:	79fa      	ldrb	r2, [r7, #7]
 800250e:	493b      	ldr	r1, [pc, #236]	@ (80025fc <HW_TS_Start+0xfc>)
 8002510:	4613      	mov	r3, r2
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	4413      	add	r3, r2
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	440b      	add	r3, r1
 800251a:	330c      	adds	r3, #12
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d103      	bne.n	800252c <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff ff66 	bl	80023f8 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800252c:	f3ef 8310 	mrs	r3, PRIMASK
 8002530:	60fb      	str	r3, [r7, #12]
  return(result);
 8002532:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002534:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002536:	b672      	cpsid	i
}
 8002538:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800253a:	2003      	movs	r0, #3
 800253c:	f006 fde9 	bl	8009112 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002540:	4b2f      	ldr	r3, [pc, #188]	@ (8002600 <HW_TS_Start+0x100>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	22ca      	movs	r2, #202	@ 0xca
 8002546:	625a      	str	r2, [r3, #36]	@ 0x24
 8002548:	4b2d      	ldr	r3, [pc, #180]	@ (8002600 <HW_TS_Start+0x100>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2253      	movs	r2, #83	@ 0x53
 800254e:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8002550:	79fa      	ldrb	r2, [r7, #7]
 8002552:	492a      	ldr	r1, [pc, #168]	@ (80025fc <HW_TS_Start+0xfc>)
 8002554:	4613      	mov	r3, r2
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	4413      	add	r3, r2
 800255a:	00db      	lsls	r3, r3, #3
 800255c:	440b      	add	r3, r1
 800255e:	330c      	adds	r3, #12
 8002560:	2202      	movs	r2, #2
 8002562:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8002564:	79fa      	ldrb	r2, [r7, #7]
 8002566:	4925      	ldr	r1, [pc, #148]	@ (80025fc <HW_TS_Start+0xfc>)
 8002568:	4613      	mov	r3, r2
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	4413      	add	r3, r2
 800256e:	00db      	lsls	r3, r3, #3
 8002570:	440b      	add	r3, r1
 8002572:	3308      	adds	r3, #8
 8002574:	683a      	ldr	r2, [r7, #0]
 8002576:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8002578:	79fa      	ldrb	r2, [r7, #7]
 800257a:	4920      	ldr	r1, [pc, #128]	@ (80025fc <HW_TS_Start+0xfc>)
 800257c:	4613      	mov	r3, r2
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	4413      	add	r3, r2
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	440b      	add	r3, r1
 8002586:	3304      	adds	r3, #4
 8002588:	683a      	ldr	r2, [r7, #0]
 800258a:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff fab6 	bl	8001b00 <linkTimer>
 8002594:	4603      	mov	r3, r0
 8002596:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8002598:	4b1a      	ldr	r3, [pc, #104]	@ (8002604 <HW_TS_Start+0x104>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800259e:	4b1a      	ldr	r3, [pc, #104]	@ (8002608 <HW_TS_Start+0x108>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	7c7a      	ldrb	r2, [r7, #17]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d002      	beq.n	80025b0 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80025aa:	f7ff fc6f 	bl	8001e8c <RescheduleTimerList>
 80025ae:	e013      	b.n	80025d8 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80025b0:	79fa      	ldrb	r2, [r7, #7]
 80025b2:	4912      	ldr	r1, [pc, #72]	@ (80025fc <HW_TS_Start+0xfc>)
 80025b4:	4613      	mov	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	4413      	add	r3, r2
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	440b      	add	r3, r1
 80025be:	3308      	adds	r3, #8
 80025c0:	6819      	ldr	r1, [r3, #0]
 80025c2:	8a7b      	ldrh	r3, [r7, #18]
 80025c4:	79fa      	ldrb	r2, [r7, #7]
 80025c6:	1ac9      	subs	r1, r1, r3
 80025c8:	480c      	ldr	r0, [pc, #48]	@ (80025fc <HW_TS_Start+0xfc>)
 80025ca:	4613      	mov	r3, r2
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	4413      	add	r3, r2
 80025d0:	00db      	lsls	r3, r3, #3
 80025d2:	4403      	add	r3, r0
 80025d4:	3308      	adds	r3, #8
 80025d6:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80025d8:	4b09      	ldr	r3, [pc, #36]	@ (8002600 <HW_TS_Start+0x100>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	22ff      	movs	r2, #255	@ 0xff
 80025de:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80025e0:	2003      	movs	r0, #3
 80025e2:	f006 fd88 	bl	80090f6 <HAL_NVIC_EnableIRQ>
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	f383 8810 	msr	PRIMASK, r3
}
 80025f0:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80025f2:	bf00      	nop
}
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	2000046c 	.word	0x2000046c
 8002600:	2000054c 	.word	0x2000054c
 8002604:	200004fc 	.word	0x200004fc
 8002608:	200004fd 	.word	0x200004fd

0800260c <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	460b      	mov	r3, r1
 8002616:	607a      	str	r2, [r7, #4]
 8002618:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4798      	blx	r3

  return;
 800261e:	bf00      	nop
}
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
	...

08002628 <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	461a      	mov	r2, r3
 8002636:	4b09      	ldr	r3, [pc, #36]	@ (800265c <HAL_UART_TxCpltCallback+0x34>)
 8002638:	429a      	cmp	r2, r3
 800263a:	d107      	bne.n	800264c <HAL_UART_TxCpltCallback+0x24>
            break;
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1TxCb)
 800263c:	4b08      	ldr	r3, [pc, #32]	@ (8002660 <HAL_UART_TxCpltCallback+0x38>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d005      	beq.n	8002650 <HAL_UART_TxCpltCallback+0x28>
            {
                HW_hlpuart1TxCb();
 8002644:	4b06      	ldr	r3, [pc, #24]	@ (8002660 <HAL_UART_TxCpltCallback+0x38>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4798      	blx	r3
            }
            break;
 800264a:	e001      	b.n	8002650 <HAL_UART_TxCpltCallback+0x28>
#endif

        default:
            break;
 800264c:	bf00      	nop
 800264e:	e000      	b.n	8002652 <HAL_UART_TxCpltCallback+0x2a>
            break;
 8002650:	bf00      	nop
    }

    return;
 8002652:	bf00      	nop
}
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40008000 	.word	0x40008000
 8002660:	2000050c 	.word	0x2000050c

08002664 <LL_RCC_LSE_SetDriveCapability>:
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800266c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002674:	f023 0218 	bic.w	r2, r3, #24
 8002678:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	4313      	orrs	r3, r2
 8002680:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_AHB1_GRP1_EnableClock>:
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002698:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800269c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800269e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80026a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4013      	ands	r3, r2
 80026b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026b4:	68fb      	ldr	r3, [r7, #12]
}
 80026b6:	bf00      	nop
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <LL_AHB2_GRP1_EnableClock>:
{
 80026c2:	b480      	push	{r7}
 80026c4:	b085      	sub	sp, #20
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80026ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80026da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4013      	ands	r3, r2
 80026e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026e6:	68fb      	ldr	r3, [r7, #12]
}
 80026e8:	bf00      	nop
 80026ea:	3714      	adds	r7, #20
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <LL_RTC_EnableWriteProtection>:
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	22ff      	movs	r2, #255	@ 0xff
 8002700:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002702:	bf00      	nop
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <LL_RTC_DisableWriteProtection>:
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	22ca      	movs	r2, #202	@ 0xca
 800271a:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2253      	movs	r2, #83	@ 0x53
 8002720:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr

0800272e <LL_RTC_WAKEUP_SetClock>:
{
 800272e:	b480      	push	{r7}
 8002730:	b083      	sub	sp, #12
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
 8002736:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f023 0207 	bic.w	r2, r3, #7
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	609a      	str	r2, [r3, #8]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPUART1_UART_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002758:	4b22      	ldr	r3, [pc, #136]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 800275a:	4a23      	ldr	r2, [pc, #140]	@ (80027e8 <MX_LPUART1_UART_Init+0x94>)
 800275c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800275e:	4b21      	ldr	r3, [pc, #132]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002760:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002764:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002766:	4b1f      	ldr	r3, [pc, #124]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002768:	2200      	movs	r2, #0
 800276a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800276c:	4b1d      	ldr	r3, [pc, #116]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 800276e:	2200      	movs	r2, #0
 8002770:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002772:	4b1c      	ldr	r3, [pc, #112]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002774:	2200      	movs	r2, #0
 8002776:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002778:	4b1a      	ldr	r3, [pc, #104]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 800277a:	220c      	movs	r2, #12
 800277c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800277e:	4b19      	ldr	r3, [pc, #100]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002780:	2200      	movs	r2, #0
 8002782:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002784:	4b17      	ldr	r3, [pc, #92]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002786:	2200      	movs	r2, #0
 8002788:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800278a:	4b16      	ldr	r3, [pc, #88]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 800278c:	2200      	movs	r2, #0
 800278e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002790:	4b14      	ldr	r3, [pc, #80]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002792:	2200      	movs	r2, #0
 8002794:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002796:	4b13      	ldr	r3, [pc, #76]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002798:	2200      	movs	r2, #0
 800279a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800279c:	4811      	ldr	r0, [pc, #68]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 800279e:	f00a f85d 	bl	800c85c <HAL_UART_Init>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80027a8:	f000 fc4b 	bl	8003042 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027ac:	2100      	movs	r1, #0
 80027ae:	480d      	ldr	r0, [pc, #52]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 80027b0:	f00b f965 	bl	800da7e <HAL_UARTEx_SetTxFifoThreshold>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80027ba:	f000 fc42 	bl	8003042 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027be:	2100      	movs	r1, #0
 80027c0:	4808      	ldr	r0, [pc, #32]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 80027c2:	f00b f99a 	bl	800dafa <HAL_UARTEx_SetRxFifoThreshold>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80027cc:	f000 fc39 	bl	8003042 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80027d0:	4804      	ldr	r0, [pc, #16]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 80027d2:	f00b f91b 	bl	800da0c <HAL_UARTEx_DisableFifoMode>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80027dc:	f000 fc31 	bl	8003042 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80027e0:	bf00      	nop
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	20000664 	.word	0x20000664
 80027e8:	40008000 	.word	0x40008000

080027ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027f0:	f006 fa8e 	bl	8008d10 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 80027f4:	f7fe fd40 	bl	8001278 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027f8:	f000 f81c 	bl	8002834 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80027fc:	f000 f876 	bl	80028ec <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8002800:	f000 f894 	bl	800292c <MX_IPCC_Init>

  /* USER CODE BEGIN SysInit */

  PeriphClock_Config();
 8002804:	f000 fc16 	bl	8003034 <PeriphClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002808:	f000 f8f2 	bl	80029f0 <MX_GPIO_Init>
  MX_DMA_Init();
 800280c:	f000 f8de 	bl	80029cc <MX_DMA_Init>
  MX_RTC_Init();
 8002810:	f000 f8a8 	bl	8002964 <MX_RTC_Init>
  MX_LPUART1_UART_Init();
 8002814:	f7ff ff9e 	bl	8002754 <MX_LPUART1_UART_Init>
  MX_RF_Init();
 8002818:	f000 f89c 	bl	8002954 <MX_RF_Init>
  MX_SPI2_Init();
 800281c:	f000 fba6 	bl	8002f6c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  MX_QUADSPI_Init();
 8002820:	f000 fbe2 	bl	8002fe8 <MX_QUADSPI_Init>

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8002824:	f7fe fd36 	bl	8001294 <MX_APPE_Init>

//	test_flash();
	
//  example_spimem();
  EPD_test_2IN9_V2();
 8002828:	f003 f804 	bl	8005834 <EPD_test_2IN9_V2>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 800282c:	f7ff f827 	bl	800187e <MX_APPE_Process>
 8002830:	e7fc      	b.n	800282c <main+0x40>
	...

08002834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b09a      	sub	sp, #104	@ 0x68
 8002838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800283a:	f107 0320 	add.w	r3, r7, #32
 800283e:	2248      	movs	r2, #72	@ 0x48
 8002840:	2100      	movs	r1, #0
 8002842:	4618      	mov	r0, r3
 8002844:	f00f fc6c 	bl	8012120 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002848:	1d3b      	adds	r3, r7, #4
 800284a:	2200      	movs	r2, #0
 800284c:	601a      	str	r2, [r3, #0]
 800284e:	605a      	str	r2, [r3, #4]
 8002850:	609a      	str	r2, [r3, #8]
 8002852:	60da      	str	r2, [r3, #12]
 8002854:	611a      	str	r2, [r3, #16]
 8002856:	615a      	str	r2, [r3, #20]
 8002858:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800285a:	f007 fa79 	bl	8009d50 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 800285e:	2010      	movs	r0, #16
 8002860:	f7ff ff00 	bl	8002664 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002864:	4b20      	ldr	r3, [pc, #128]	@ (80028e8 <SystemClock_Config+0xb4>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800286c:	4a1e      	ldr	r2, [pc, #120]	@ (80028e8 <SystemClock_Config+0xb4>)
 800286e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002872:	6013      	str	r3, [r2, #0]
 8002874:	4b1c      	ldr	r3, [pc, #112]	@ (80028e8 <SystemClock_Config+0xb4>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800287c:	603b      	str	r3, [r7, #0]
 800287e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8002880:	2307      	movs	r3, #7
 8002882:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002884:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002888:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800288a:	2301      	movs	r3, #1
 800288c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800288e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002892:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002894:	2340      	movs	r3, #64	@ 0x40
 8002896:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002898:	2300      	movs	r3, #0
 800289a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800289c:	f107 0320 	add.w	r3, r7, #32
 80028a0:	4618      	mov	r0, r3
 80028a2:	f007 fea3 	bl	800a5ec <HAL_RCC_OscConfig>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80028ac:	f000 fbc9 	bl	8003042 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80028b0:	236f      	movs	r3, #111	@ 0x6f
 80028b2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80028b4:	2302      	movs	r3, #2
 80028b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028b8:	2300      	movs	r3, #0
 80028ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80028bc:	2300      	movs	r3, #0
 80028be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028c0:	2300      	movs	r3, #0
 80028c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80028c4:	2300      	movs	r3, #0
 80028c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80028c8:	2300      	movs	r3, #0
 80028ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80028cc:	1d3b      	adds	r3, r7, #4
 80028ce:	2101      	movs	r1, #1
 80028d0:	4618      	mov	r0, r3
 80028d2:	f008 f9ff 	bl	800acd4 <HAL_RCC_ClockConfig>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80028dc:	f000 fbb1 	bl	8003042 <Error_Handler>
  }
}
 80028e0:	bf00      	nop
 80028e2:	3768      	adds	r7, #104	@ 0x68
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	58000400 	.word	0x58000400

080028ec <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b094      	sub	sp, #80	@ 0x50
 80028f0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028f2:	463b      	mov	r3, r7
 80028f4:	2250      	movs	r2, #80	@ 0x50
 80028f6:	2100      	movs	r1, #0
 80028f8:	4618      	mov	r0, r3
 80028fa:	f00f fc11 	bl	8012120 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 80028fe:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002902:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8002904:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002908:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 800290a:	2302      	movs	r3, #2
 800290c:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 800290e:	2300      	movs	r3, #0
 8002910:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002912:	463b      	mov	r3, r7
 8002914:	4618      	mov	r0, r3
 8002916:	f008 fe1a 	bl	800b54e <HAL_RCCEx_PeriphCLKConfig>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8002920:	f000 fb8f 	bl	8003042 <Error_Handler>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif

  /* USER CODE END Smps */
}
 8002924:	bf00      	nop
 8002926:	3750      	adds	r7, #80	@ 0x50
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002930:	4b06      	ldr	r3, [pc, #24]	@ (800294c <MX_IPCC_Init+0x20>)
 8002932:	4a07      	ldr	r2, [pc, #28]	@ (8002950 <MX_IPCC_Init+0x24>)
 8002934:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8002936:	4805      	ldr	r0, [pc, #20]	@ (800294c <MX_IPCC_Init+0x20>)
 8002938:	f007 f984 	bl	8009c44 <HAL_IPCC_Init>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8002942:	f000 fb7e 	bl	8003042 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8002946:	bf00      	nop
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	20000510 	.word	0x20000510
 8002950:	58000c00 	.word	0x58000c00

08002954 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
	...

08002964 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002968:	4b16      	ldr	r3, [pc, #88]	@ (80029c4 <MX_RTC_Init+0x60>)
 800296a:	4a17      	ldr	r2, [pc, #92]	@ (80029c8 <MX_RTC_Init+0x64>)
 800296c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800296e:	4b15      	ldr	r3, [pc, #84]	@ (80029c4 <MX_RTC_Init+0x60>)
 8002970:	2200      	movs	r2, #0
 8002972:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002974:	4b13      	ldr	r3, [pc, #76]	@ (80029c4 <MX_RTC_Init+0x60>)
 8002976:	220f      	movs	r2, #15
 8002978:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 800297a:	4b12      	ldr	r3, [pc, #72]	@ (80029c4 <MX_RTC_Init+0x60>)
 800297c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002980:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002982:	4b10      	ldr	r3, [pc, #64]	@ (80029c4 <MX_RTC_Init+0x60>)
 8002984:	2200      	movs	r2, #0
 8002986:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002988:	4b0e      	ldr	r3, [pc, #56]	@ (80029c4 <MX_RTC_Init+0x60>)
 800298a:	2200      	movs	r2, #0
 800298c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800298e:	4b0d      	ldr	r3, [pc, #52]	@ (80029c4 <MX_RTC_Init+0x60>)
 8002990:	2200      	movs	r2, #0
 8002992:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002994:	4b0b      	ldr	r3, [pc, #44]	@ (80029c4 <MX_RTC_Init+0x60>)
 8002996:	2200      	movs	r2, #0
 8002998:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800299a:	480a      	ldr	r0, [pc, #40]	@ (80029c4 <MX_RTC_Init+0x60>)
 800299c:	f009 f85e 	bl	800ba5c <HAL_RTC_Init>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80029a6:	f000 fb4c 	bl	8003042 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80029aa:	4807      	ldr	r0, [pc, #28]	@ (80029c8 <MX_RTC_Init+0x64>)
 80029ac:	f7ff feaf 	bl	800270e <LL_RTC_DisableWriteProtection>
  
  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80029b0:	2100      	movs	r1, #0
 80029b2:	4805      	ldr	r0, [pc, #20]	@ (80029c8 <MX_RTC_Init+0x64>)
 80029b4:	f7ff febb 	bl	800272e <LL_RTC_WAKEUP_SetClock>
  
  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80029b8:	4803      	ldr	r0, [pc, #12]	@ (80029c8 <MX_RTC_Init+0x64>)
 80029ba:	f7ff fe9b 	bl	80026f4 <LL_RTC_EnableWriteProtection>
  /* USER CODE END RTC_Init 2 */

}
 80029be:	bf00      	nop
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	2000054c 	.word	0x2000054c
 80029c8:	40002800 	.word	0x40002800

080029cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80029d0:	2004      	movs	r0, #4
 80029d2:	f7ff fe5d 	bl	8002690 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 80029d6:	2002      	movs	r0, #2
 80029d8:	f7ff fe5a 	bl	8002690 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 80029dc:	2200      	movs	r2, #0
 80029de:	210f      	movs	r1, #15
 80029e0:	203a      	movs	r0, #58	@ 0x3a
 80029e2:	f006 fb6e 	bl	80090c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 80029e6:	203a      	movs	r0, #58	@ 0x3a
 80029e8:	f006 fb85 	bl	80090f6 <HAL_NVIC_EnableIRQ>

}
 80029ec:	bf00      	nop
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f6:	1d3b      	adds	r3, r7, #4
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	605a      	str	r2, [r3, #4]
 80029fe:	609a      	str	r2, [r3, #8]
 8002a00:	60da      	str	r2, [r3, #12]
 8002a02:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a04:	2001      	movs	r0, #1
 8002a06:	f7ff fe5c 	bl	80026c2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a0a:	2004      	movs	r0, #4
 8002a0c:	f7ff fe59 	bl	80026c2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a10:	2002      	movs	r0, #2
 8002a12:	f7ff fe56 	bl	80026c2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a16:	2008      	movs	r0, #8
 8002a18:	f7ff fe53 	bl	80026c2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a1c:	2010      	movs	r0, #16
 8002a1e:	f7ff fe50 	bl	80026c2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a22:	2080      	movs	r0, #128	@ 0x80
 8002a24:	f7ff fe4d 	bl	80026c2 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CS_DISP_Pin|GPIO_SELECT2_Pin, GPIO_PIN_RESET);
 8002a28:	2200      	movs	r2, #0
 8002a2a:	2103      	movs	r1, #3
 8002a2c:	48bf      	ldr	r0, [pc, #764]	@ (8002d2c <MX_GPIO_Init+0x33c>)
 8002a2e:	f007 f8b5 	bl	8009b9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D_C_DISP_Pin|RST_DISP_Pin, GPIO_PIN_RESET);
 8002a32:	2200      	movs	r2, #0
 8002a34:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002a38:	48bd      	ldr	r0, [pc, #756]	@ (8002d30 <MX_GPIO_Init+0x340>)
 8002a3a:	f007 f8af 	bl	8009b9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a44:	48bb      	ldr	r0, [pc, #748]	@ (8002d34 <MX_GPIO_Init+0x344>)
 8002a46:	f007 f8a9 	bl	8009b9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_SELECT1_GPIO_Port, GPIO_SELECT1_Pin, GPIO_PIN_RESET);
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	2104      	movs	r1, #4
 8002a4e:	48ba      	ldr	r0, [pc, #744]	@ (8002d38 <MX_GPIO_Init+0x348>)
 8002a50:	f007 f8a4 	bl	8009b9c <HAL_GPIO_WritePin>

/*Configure GPIO pin Output Level */
 HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_RESET);
 8002a54:	2200      	movs	r2, #0
 8002a56:	2101      	movs	r1, #1
 8002a58:	48b6      	ldr	r0, [pc, #728]	@ (8002d34 <MX_GPIO_Init+0x344>)
 8002a5a:	f007 f89f 	bl	8009b9c <HAL_GPIO_WritePin>

 /*Configure GPIO pin Output Level */
 HAL_GPIO_WritePin(EPD_DC_GPIO_Port, EPD_DC_Pin, GPIO_PIN_RESET);
 8002a5e:	2200      	movs	r2, #0
 8002a60:	2140      	movs	r1, #64	@ 0x40
 8002a62:	48b3      	ldr	r0, [pc, #716]	@ (8002d30 <MX_GPIO_Init+0x340>)
 8002a64:	f007 f89a 	bl	8009b9c <HAL_GPIO_WritePin>

 /*Configure GPIO pin Output Level */
 HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, GPIO_PIN_SET);
 8002a68:	2201      	movs	r2, #1
 8002a6a:	2140      	movs	r1, #64	@ 0x40
 8002a6c:	48b3      	ldr	r0, [pc, #716]	@ (8002d3c <MX_GPIO_Init+0x34c>)
 8002a6e:	f007 f895 	bl	8009b9c <HAL_GPIO_WritePin>

 /*Configure GPIO pin Output Level */
 HAL_GPIO_WritePin(LCD_BL_LED_GPIO_Port, LCD_BL_LED_Pin, GPIO_PIN_SET);
 8002a72:	2201      	movs	r2, #1
 8002a74:	2120      	movs	r1, #32
 8002a76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a7a:	f007 f88f 	bl	8009b9c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
#endif

  /*Configure GPIO pins : PC3 PC1 PC5 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_4;
 8002a7e:	233a      	movs	r3, #58	@ 0x3a
 8002a80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a82:	2303      	movs	r3, #3
 8002a84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a86:	2300      	movs	r3, #0
 8002a88:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a8a:	1d3b      	adds	r3, r7, #4
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	48a8      	ldr	r0, [pc, #672]	@ (8002d30 <MX_GPIO_Init+0x340>)
 8002a90:	f006 fe1e 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11;
 8002a94:	f640 4304 	movw	r3, #3076	@ 0xc04
 8002a98:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002aa2:	1d3b      	adds	r3, r7, #4
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	48a2      	ldr	r0, [pc, #648]	@ (8002d30 <MX_GPIO_Init+0x340>)
 8002aa8:	f006 fe12 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_BK_IO0_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_IO0_Pin;
 8002aac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ab0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aba:	2300      	movs	r3, #0
 8002abc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002abe:	230a      	movs	r3, #10
 8002ac0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(QSPI_BK_IO0_GPIO_Port, &GPIO_InitStruct);
 8002ac2:	1d3b      	adds	r3, r7, #4
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	489d      	ldr	r0, [pc, #628]	@ (8002d3c <MX_GPIO_Init+0x34c>)
 8002ac8:	f006 fe02 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LPUART1_RX_MCU_Pin */
  GPIO_InitStruct.Pin = LPUART1_RX_MCU_Pin;
 8002acc:	2301      	movs	r3, #1
 8002ace:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad0:	2302      	movs	r3, #2
 8002ad2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002adc:	2308      	movs	r3, #8
 8002ade:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LPUART1_RX_MCU_GPIO_Port, &GPIO_InitStruct);
 8002ae0:	1d3b      	adds	r3, r7, #4
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4892      	ldr	r0, [pc, #584]	@ (8002d30 <MX_GPIO_Init+0x340>)
 8002ae6:	f006 fdf3 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002aea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002aee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002af0:	2312      	movs	r3, #18
 8002af2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af4:	2300      	movs	r3, #0
 8002af6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af8:	2300      	movs	r3, #0
 8002afa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002afc:	2304      	movs	r3, #4
 8002afe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b00:	1d3b      	adds	r3, r7, #4
 8002b02:	4619      	mov	r1, r3
 8002b04:	488d      	ldr	r0, [pc, #564]	@ (8002d3c <MX_GPIO_Init+0x34c>)
 8002b06:	f006 fde3 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_MCU_Pin PB12 */
  GPIO_InitStruct.Pin = LPUART1_TX_MCU_Pin|GPIO_PIN_12;
 8002b0a:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 8002b0e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b10:	2302      	movs	r3, #2
 8002b12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002b1c:	2308      	movs	r3, #8
 8002b1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b20:	1d3b      	adds	r3, r7, #4
 8002b22:	4619      	mov	r1, r3
 8002b24:	4885      	ldr	r0, [pc, #532]	@ (8002d3c <MX_GPIO_Init+0x34c>)
 8002b26:	f006 fdd3 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002b2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b2e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b30:	2302      	movs	r3, #2
 8002b32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b34:	2300      	movs	r3, #0
 8002b36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b40:	1d3b      	adds	r3, r7, #4
 8002b42:	4619      	mov	r1, r3
 8002b44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b48:	f006 fdc2 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b50:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b52:	2312      	movs	r3, #18
 8002b54:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b56:	2300      	movs	r3, #0
 8002b58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b5e:	2304      	movs	r3, #4
 8002b60:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b62:	1d3b      	adds	r3, r7, #4
 8002b64:	4619      	mov	r1, r3
 8002b66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b6a:	f006 fdb1 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_P_Pin USB_N_Pin */
  GPIO_InitStruct.Pin = USB_P_Pin|USB_N_Pin;
 8002b6e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002b72:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b74:	2302      	movs	r3, #2
 8002b76:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002b80:	230a      	movs	r3, #10
 8002b82:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b84:	1d3b      	adds	r3, r7, #4
 8002b86:	4619      	mov	r1, r3
 8002b88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b8c:	f006 fda0 	bl	80096d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
#endif

  /*Configure GPIO pins : PE4 DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|DRDY_Pin;
 8002b90:	2312      	movs	r3, #18
 8002b92:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b94:	2300      	movs	r3, #0
 8002b96:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b9c:	1d3b      	adds	r3, r7, #4
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	4865      	ldr	r0, [pc, #404]	@ (8002d38 <MX_GPIO_Init+0x348>)
 8002ba2:	f006 fd95 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ba6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002baa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bac:	2302      	movs	r3, #2
 8002bae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bbc:	1d3b      	adds	r3, r7, #4
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	485e      	ldr	r0, [pc, #376]	@ (8002d3c <MX_GPIO_Init+0x34c>)
 8002bc2:	f006 fd85 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002bc6:	2304      	movs	r3, #4
 8002bc8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bd2:	1d3b      	adds	r3, r7, #4
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4859      	ldr	r0, [pc, #356]	@ (8002d3c <MX_GPIO_Init+0x34c>)
 8002bd8:	f006 fd7a 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_CK2_Pin SAI1_D2_Pin */
  GPIO_InitStruct.Pin = SAI1_CK2_Pin|SAI1_D2_Pin;
 8002bdc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002be0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be2:	2302      	movs	r3, #2
 8002be4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be6:	2300      	movs	r3, #0
 8002be8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bea:	2300      	movs	r3, #0
 8002bec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf2:	1d3b      	adds	r3, r7, #4
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bfa:	f006 fd69 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002bfe:	2340      	movs	r3, #64	@ 0x40
 8002c00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c02:	2302      	movs	r3, #2
 8002c04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c06:	2300      	movs	r3, #0
 8002c08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002c0e:	2308      	movs	r3, #8
 8002c10:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c12:	1d3b      	adds	r3, r7, #4
 8002c14:	4619      	mov	r1, r3
 8002c16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c1a:	f006 fd59 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_BK_SCK_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_SCK_Pin;
 8002c1e:	2308      	movs	r3, #8
 8002c20:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c22:	2302      	movs	r3, #2
 8002c24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002c2e:	230a      	movs	r3, #10
 8002c30:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(QSPI_BK_SCK_GPIO_Port, &GPIO_InitStruct);
 8002c32:	1d3b      	adds	r3, r7, #4
 8002c34:	4619      	mov	r1, r3
 8002c36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c3a:	f006 fd49 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_DISP_Pin GPIO_SELECT2_Pin */
  GPIO_InitStruct.Pin = CS_DISP_Pin|GPIO_SELECT2_Pin;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c42:	2301      	movs	r3, #1
 8002c44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c46:	2300      	movs	r3, #0
 8002c48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002c4e:	1d3b      	adds	r3, r7, #4
 8002c50:	4619      	mov	r1, r3
 8002c52:	4836      	ldr	r0, [pc, #216]	@ (8002d2c <MX_GPIO_Init+0x33c>)
 8002c54:	f006 fd3c 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002c58:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002c5c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5e:	2302      	movs	r3, #2
 8002c60:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c62:	2300      	movs	r3, #0
 8002c64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c66:	2300      	movs	r3, #0
 8002c68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c6e:	1d3b      	adds	r3, r7, #4
 8002c70:	4619      	mov	r1, r3
 8002c72:	4830      	ldr	r0, [pc, #192]	@ (8002d34 <MX_GPIO_Init+0x344>)
 8002c74:	f006 fd2c 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD12 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_4;
 8002c78:	f243 0310 	movw	r3, #12304	@ 0x3010
 8002c7c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c82:	2300      	movs	r3, #0
 8002c84:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c86:	1d3b      	adds	r3, r7, #4
 8002c88:	4619      	mov	r1, r3
 8002c8a:	482a      	ldr	r0, [pc, #168]	@ (8002d34 <MX_GPIO_Init+0x344>)
 8002c8c:	f006 fd20 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin;
 8002c90:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8002c94:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c96:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002c9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ca0:	1d3b      	adds	r3, r7, #4
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	4823      	ldr	r0, [pc, #140]	@ (8002d34 <MX_GPIO_Init+0x344>)
 8002ca6:	f006 fd13 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : D_C_DISP_Pin RST_DISP_Pin */
  GPIO_InitStruct.Pin = D_C_DISP_Pin|RST_DISP_Pin;
 8002caa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002cae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cbc:	1d3b      	adds	r3, r7, #4
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	481b      	ldr	r0, [pc, #108]	@ (8002d30 <MX_GPIO_Init+0x340>)
 8002cc2:	f006 fd05 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_BK_NCS_Pin QSPI_BK_IO1_Pin QSPI_BK_IO2_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_NCS_Pin|QSPI_BK_IO1_Pin|QSPI_BK_IO2_Pin;
 8002cc6:	2368      	movs	r3, #104	@ 0x68
 8002cc8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cca:	2302      	movs	r3, #2
 8002ccc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002cd6:	230a      	movs	r3, #10
 8002cd8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cda:	1d3b      	adds	r3, r7, #4
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4815      	ldr	r0, [pc, #84]	@ (8002d34 <MX_GPIO_Init+0x344>)
 8002ce0:	f006 fcf6 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ce4:	2308      	movs	r3, #8
 8002ce6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ce8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002cec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cf2:	1d3b      	adds	r3, r7, #4
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	4810      	ldr	r0, [pc, #64]	@ (8002d38 <MX_GPIO_Init+0x348>)
 8002cf8:	f006 fcea 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002cfc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d02:	2301      	movs	r3, #1
 8002d04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d06:	2300      	movs	r3, #0
 8002d08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d0e:	1d3b      	adds	r3, r7, #4
 8002d10:	4619      	mov	r1, r3
 8002d12:	4808      	ldr	r0, [pc, #32]	@ (8002d34 <MX_GPIO_Init+0x344>)
 8002d14:	f006 fcdc 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : TSC_G6_IO1_Pin TSC_G6_IO2_Pin */
  GPIO_InitStruct.Pin = TSC_G6_IO1_Pin|TSC_G6_IO2_Pin;
 8002d18:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002d1c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d1e:	2302      	movs	r3, #2
 8002d20:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d26:	2300      	movs	r3, #0
 8002d28:	e00a      	b.n	8002d40 <MX_GPIO_Init+0x350>
 8002d2a:	bf00      	nop
 8002d2c:	48001c00 	.word	0x48001c00
 8002d30:	48000800 	.word	0x48000800
 8002d34:	48000c00 	.word	0x48000c00
 8002d38:	48001000 	.word	0x48001000
 8002d3c:	48000400 	.word	0x48000400
 8002d40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8002d42:	2309      	movs	r3, #9
 8002d44:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d46:	1d3b      	adds	r3, r7, #4
 8002d48:	4619      	mov	r1, r3
 8002d4a:	4862      	ldr	r0, [pc, #392]	@ (8002ed4 <MX_GPIO_Init+0x4e4>)
 8002d4c:	f006 fcc0 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_SELECT1_Pin */
  GPIO_InitStruct.Pin = GPIO_SELECT1_Pin;
 8002d50:	2304      	movs	r3, #4
 8002d52:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d54:	2301      	movs	r3, #1
 8002d56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_SELECT1_GPIO_Port, &GPIO_InitStruct);
 8002d60:	1d3b      	adds	r3, r7, #4
 8002d62:	4619      	mov	r1, r3
 8002d64:	485c      	ldr	r0, [pc, #368]	@ (8002ed8 <MX_GPIO_Init+0x4e8>)
 8002d66:	f006 fcb3 	bl	80096d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6e:	2302      	movs	r3, #2
 8002d70:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d72:	2300      	movs	r3, #0
 8002d74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d76:	2300      	movs	r3, #0
 8002d78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8002d7a:	230e      	movs	r3, #14
 8002d7c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d7e:	1d3b      	adds	r3, r7, #4
 8002d80:	4619      	mov	r1, r3
 8002d82:	4855      	ldr	r0, [pc, #340]	@ (8002ed8 <MX_GPIO_Init+0x4e8>)
 8002d84:	f006 fca4 	bl	80096d0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  
/*Configure GPIO pin : EPD_CS_Pin */
GPIO_InitStruct.Pin = EPD_CS_Pin;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d90:	2300      	movs	r3, #0
 8002d92:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d94:	2300      	movs	r3, #0
 8002d96:	613b      	str	r3, [r7, #16]
HAL_GPIO_Init(EPD_CS_GPIO_Port, &GPIO_InitStruct);
 8002d98:	1d3b      	adds	r3, r7, #4
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	484d      	ldr	r0, [pc, #308]	@ (8002ed4 <MX_GPIO_Init+0x4e4>)
 8002d9e:	f006 fc97 	bl	80096d0 <HAL_GPIO_Init>

/*Configure GPIO pin : EPD_BUSY_Pin */
GPIO_InitStruct.Pin = EPD_BUSY_Pin;
 8002da2:	2302      	movs	r3, #2
 8002da4:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002da6:	2300      	movs	r3, #0
 8002da8:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002daa:	2302      	movs	r3, #2
 8002dac:	60fb      	str	r3, [r7, #12]
HAL_GPIO_Init(EPD_BUSY_GPIO_Port, &GPIO_InitStruct);
 8002dae:	1d3b      	adds	r3, r7, #4
 8002db0:	4619      	mov	r1, r3
 8002db2:	4848      	ldr	r0, [pc, #288]	@ (8002ed4 <MX_GPIO_Init+0x4e4>)
 8002db4:	f006 fc8c 	bl	80096d0 <HAL_GPIO_Init>

/*Configure GPIO pin : EPD_DC_Pin */
GPIO_InitStruct.Pin = EPD_DC_Pin;
 8002db8:	2340      	movs	r3, #64	@ 0x40
 8002dba:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	613b      	str	r3, [r7, #16]
HAL_GPIO_Init(EPD_DC_GPIO_Port, &GPIO_InitStruct);
 8002dc8:	1d3b      	adds	r3, r7, #4
 8002dca:	4619      	mov	r1, r3
 8002dcc:	4843      	ldr	r0, [pc, #268]	@ (8002edc <MX_GPIO_Init+0x4ec>)
 8002dce:	f006 fc7f 	bl	80096d0 <HAL_GPIO_Init>

/*Configure GPIO pin : EPD_RST_Pin */
GPIO_InitStruct.Pin = EPD_RST_Pin;
 8002dd2:	2340      	movs	r3, #64	@ 0x40
 8002dd4:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002dde:	2301      	movs	r3, #1
 8002de0:	613b      	str	r3, [r7, #16]
HAL_GPIO_Init(EPD_RST_GPIO_Port, &GPIO_InitStruct);
 8002de2:	1d3b      	adds	r3, r7, #4
 8002de4:	4619      	mov	r1, r3
 8002de6:	483e      	ldr	r0, [pc, #248]	@ (8002ee0 <MX_GPIO_Init+0x4f0>)
 8002de8:	f006 fc72 	bl	80096d0 <HAL_GPIO_Init>

/*Configure GPIO pin : LCD_BL_LED_Pin */
GPIO_InitStruct.Pin = LCD_BL_LED_Pin;
 8002dec:	2320      	movs	r3, #32
 8002dee:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002df0:	2301      	movs	r3, #1
 8002df2:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002df4:	2301      	movs	r3, #1
 8002df6:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002df8:	2302      	movs	r3, #2
 8002dfa:	613b      	str	r3, [r7, #16]
HAL_GPIO_Init(LCD_BL_LED_GPIO_Port, &GPIO_InitStruct);
 8002dfc:	1d3b      	adds	r3, r7, #4
 8002dfe:	4619      	mov	r1, r3
 8002e00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e04:	f006 fc64 	bl	80096d0 <HAL_GPIO_Init>


/* RF*/

HAL_GPIO_WritePin(TRANS_NSS_GPIO_Port, TRANS_NSS_Pin, GPIO_PIN_RESET);
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e12:	f006 fec3 	bl	8009b9c <HAL_GPIO_WritePin>
/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(TRANS_nRST_GPIO_Port, TRANS_nRST_Pin, GPIO_PIN_SET);
 8002e16:	2201      	movs	r2, #1
 8002e18:	2110      	movs	r1, #16
 8002e1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e1e:	f006 febd 	bl	8009b9c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(RF_PWR_EN_GPIO_Port, RF_PWR_EN_Pin, GPIO_PIN_RESET);
 8002e22:	2200      	movs	r2, #0
 8002e24:	2102      	movs	r1, #2
 8002e26:	482c      	ldr	r0, [pc, #176]	@ (8002ed8 <MX_GPIO_Init+0x4e8>)
 8002e28:	f006 feb8 	bl	8009b9c <HAL_GPIO_WritePin>

/*Configure GPIO pins : PAPin PAPin */
GPIO_InitStruct.Pin = TRANS_IO0_INT1_Pin|TRANS_IO1_INT2_Pin;
 8002e2c:	2306      	movs	r3, #6
 8002e2e:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e30:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002e34:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e36:	2300      	movs	r3, #0
 8002e38:	60fb      	str	r3, [r7, #12]
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e3a:	1d3b      	adds	r3, r7, #4
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e42:	f006 fc45 	bl	80096d0 <HAL_GPIO_Init>


/*Configure GPIO pins : PCPin PCPin PCPin PCPin */
GPIO_InitStruct.Pin = TRANS_IO2_INT3_Pin|TRANS_DCK_Pin;
 8002e46:	2318      	movs	r3, #24
 8002e48:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e4a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002e4e:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e50:	2300      	movs	r3, #0
 8002e52:	60fb      	str	r3, [r7, #12]
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e54:	1d3b      	adds	r3, r7, #4
 8002e56:	4619      	mov	r1, r3
 8002e58:	4820      	ldr	r0, [pc, #128]	@ (8002edc <MX_GPIO_Init+0x4ec>)
 8002e5a:	f006 fc39 	bl	80096d0 <HAL_GPIO_Init>

/*Configure GPIO pins : PAPin PAPin */
GPIO_InitStruct.Pin = TRANS_LOCK_Pin;
 8002e5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e62:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e64:	2301      	movs	r3, #1
 8002e66:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	613b      	str	r3, [r7, #16]
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e70:	1d3b      	adds	r3, r7, #4
 8002e72:	4619      	mov	r1, r3
 8002e74:	4819      	ldr	r0, [pc, #100]	@ (8002edc <MX_GPIO_Init+0x4ec>)
 8002e76:	f006 fc2b 	bl	80096d0 <HAL_GPIO_Init>


/*Configure GPIO pins : PAPin PAPin */
GPIO_InitStruct.Pin = TRANS_NSS_Pin|TRANS_nRST_Pin;
 8002e7a:	f248 0310 	movw	r3, #32784	@ 0x8010
 8002e7e:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e80:	2301      	movs	r3, #1
 8002e82:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e84:	2300      	movs	r3, #0
 8002e86:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	613b      	str	r3, [r7, #16]
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e8c:	1d3b      	adds	r3, r7, #4
 8002e8e:	4619      	mov	r1, r3
 8002e90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e94:	f006 fc1c 	bl	80096d0 <HAL_GPIO_Init>

/*Configure GPIO pin : PtPin */
 GPIO_InitStruct.Pin = TRANS_DIO_Pin;
 8002e98:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002e9c:	607b      	str	r3, [r7, #4]
 GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	60bb      	str	r3, [r7, #8]
 GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	60fb      	str	r3, [r7, #12]
 HAL_GPIO_Init(TRANS_DIO_GPIO_Port, &GPIO_InitStruct);
 8002ea6:	1d3b      	adds	r3, r7, #4
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	480a      	ldr	r0, [pc, #40]	@ (8002ed4 <MX_GPIO_Init+0x4e4>)
 8002eac:	f006 fc10 	bl	80096d0 <HAL_GPIO_Init>

 /*Configure GPIO pin : PtPin */
 GPIO_InitStruct.Pin = RF_PWR_EN_Pin;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	607b      	str	r3, [r7, #4]
 GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	60bb      	str	r3, [r7, #8]
 GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	60fb      	str	r3, [r7, #12]
 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	613b      	str	r3, [r7, #16]
 HAL_GPIO_Init(RF_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8002ec0:	1d3b      	adds	r3, r7, #4
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4804      	ldr	r0, [pc, #16]	@ (8002ed8 <MX_GPIO_Init+0x4e8>)
 8002ec6:	f006 fc03 	bl	80096d0 <HAL_GPIO_Init>


  
/* USER CODE END MX_GPIO_Init_2 */
}
 8002eca:	bf00      	nop
 8002ecc:	3718      	adds	r7, #24
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	48000c00 	.word	0x48000c00
 8002ed8:	48001000 	.word	0x48001000
 8002edc:	48000800 	.word	0x48000800
 8002ee0:	48000400 	.word	0x48000400

08002ee4 <MX_SPI1_Init>:


//RF interface SPI1
/* SPI1 init function */
HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* phspi, uint32_t BaudratePrescaler)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002eee:	4b1d      	ldr	r3, [pc, #116]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002ef0:	4a1d      	ldr	r2, [pc, #116]	@ (8002f68 <MX_SPI1_Init+0x84>)
 8002ef2:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002ef6:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002efa:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002efc:	4b19      	ldr	r3, [pc, #100]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f02:	4b18      	ldr	r3, [pc, #96]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002f04:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002f08:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f0a:	4b16      	ldr	r3, [pc, #88]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f10:	4b14      	ldr	r3, [pc, #80]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002f16:	4b13      	ldr	r3, [pc, #76]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002f18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f1c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f1e:	4b11      	ldr	r3, [pc, #68]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f24:	4b0f      	ldr	r3, [pc, #60]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f30:	4b0c      	ldr	r3, [pc, #48]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002f36:	4b0b      	ldr	r3, [pc, #44]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002f38:	2207      	movs	r2, #7
 8002f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002f3c:	4b09      	ldr	r3, [pc, #36]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002f42:	4b08      	ldr	r3, [pc, #32]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002f44:	2208      	movs	r2, #8
 8002f46:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002f48:	4806      	ldr	r0, [pc, #24]	@ (8002f64 <MX_SPI1_Init+0x80>)
 8002f4a:	f008 febd 	bl	800bcc8 <HAL_SPI_Init>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <MX_SPI1_Init+0x74>
  {
    Error_Handler();
 8002f54:	f000 f875 	bl	8003042 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002f58:	bf00      	nop
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	20000758 	.word	0x20000758
 8002f68:	40013000 	.word	0x40013000

08002f6c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002f70:	4b1b      	ldr	r3, [pc, #108]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002f72:	4a1c      	ldr	r2, [pc, #112]	@ (8002fe4 <MX_SPI2_Init+0x78>)
 8002f74:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002f76:	4b1a      	ldr	r3, [pc, #104]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002f78:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002f7c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002f7e:	4b18      	ldr	r3, [pc, #96]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f84:	4b16      	ldr	r3, [pc, #88]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002f86:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002f8a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f8c:	4b14      	ldr	r3, [pc, #80]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f92:	4b13      	ldr	r3, [pc, #76]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002f98:	4b11      	ldr	r3, [pc, #68]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002f9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f9e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002fac:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002fb8:	4b09      	ldr	r3, [pc, #36]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002fba:	2207      	movs	r2, #7
 8002fbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002fbe:	4b08      	ldr	r3, [pc, #32]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002fc4:	4b06      	ldr	r3, [pc, #24]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002fc6:	2208      	movs	r2, #8
 8002fc8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002fca:	4805      	ldr	r0, [pc, #20]	@ (8002fe0 <MX_SPI2_Init+0x74>)
 8002fcc:	f008 fe7c 	bl	800bcc8 <HAL_SPI_Init>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002fd6:	f000 f834 	bl	8003042 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002fda:	bf00      	nop
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	200007bc 	.word	0x200007bc
 8002fe4:	40003800 	.word	0x40003800

08002fe8 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8002fec:	4b0f      	ldr	r3, [pc, #60]	@ (800302c <MX_QUADSPI_Init+0x44>)
 8002fee:	4a10      	ldr	r2, [pc, #64]	@ (8003030 <MX_QUADSPI_Init+0x48>)
 8002ff0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8002ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800302c <MX_QUADSPI_Init+0x44>)
 8002ff4:	2202      	movs	r2, #2
 8002ff6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8002ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800302c <MX_QUADSPI_Init+0x44>)
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8002ffe:	4b0b      	ldr	r3, [pc, #44]	@ (800302c <MX_QUADSPI_Init+0x44>)
 8003000:	2200      	movs	r2, #0
 8003002:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8003004:	4b09      	ldr	r3, [pc, #36]	@ (800302c <MX_QUADSPI_Init+0x44>)
 8003006:	2217      	movs	r2, #23
 8003008:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800300a:	4b08      	ldr	r3, [pc, #32]	@ (800302c <MX_QUADSPI_Init+0x44>)
 800300c:	2200      	movs	r2, #0
 800300e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8003010:	4b06      	ldr	r3, [pc, #24]	@ (800302c <MX_QUADSPI_Init+0x44>)
 8003012:	2200      	movs	r2, #0
 8003014:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8003016:	4805      	ldr	r0, [pc, #20]	@ (800302c <MX_QUADSPI_Init+0x44>)
 8003018:	f006 feb8 	bl	8009d8c <HAL_QSPI_Init>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8003022:	f000 f80e 	bl	8003042 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8003026:	bf00      	nop
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20000820 	.word	0x20000820
 8003030:	a0001000 	.word	0xa0001000

08003034 <PeriphClock_Config>:


void PeriphClock_Config(void)
{
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 8003038:	bf00      	nop
}
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr

08003042 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003042:	b480      	push	{r7}
 8003044:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003046:	b672      	cpsid	i
}
 8003048:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800304a:	bf00      	nop
 800304c:	e7fd      	b.n	800304a <Error_Handler+0x8>

0800304e <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003056:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800305a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800305e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003062:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4313      	orrs	r3, r2
 800306a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800307a:	b480      	push	{r7}
 800307c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800307e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003086:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800308a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800308e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003092:	bf00      	nop
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <LL_AHB2_GRP1_EnableClock>:
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80030a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80030aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80030b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4013      	ands	r3, r2
 80030be:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80030c0:	68fb      	ldr	r3, [r7, #12]
}
 80030c2:	bf00      	nop
 80030c4:	3714      	adds	r7, #20
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <LL_AHB3_GRP1_EnableClock>:
{
 80030ce:	b480      	push	{r7}
 80030d0:	b085      	sub	sp, #20
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80030d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80030dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80030e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4013      	ands	r3, r2
 80030f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80030f2:	68fb      	ldr	r3, [r7, #12]
}
 80030f4:	bf00      	nop
 80030f6:	3714      	adds	r7, #20
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <LL_APB1_GRP1_EnableClock>:
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003108:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800310c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800310e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4313      	orrs	r3, r2
 8003116:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003118:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800311c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4013      	ands	r3, r2
 8003122:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003124:	68fb      	ldr	r3, [r7, #12]
}
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <LL_APB1_GRP2_EnableClock>:
{
 8003132:	b480      	push	{r7}
 8003134:	b085      	sub	sp, #20
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 800313a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800313e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003140:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4313      	orrs	r3, r2
 8003148:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800314a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800314e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4013      	ands	r3, r2
 8003154:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003156:	68fb      	ldr	r3, [r7, #12]
}
 8003158:	bf00      	nop
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <LL_APB2_GRP1_EnableClock>:
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800316c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003170:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003172:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4313      	orrs	r3, r2
 800317a:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800317c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003180:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4013      	ands	r3, r2
 8003186:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003188:	68fb      	ldr	r3, [r7, #12]
}
 800318a:	bf00      	nop
 800318c:	3714      	adds	r7, #20
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr

08003196 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003196:	b580      	push	{r7, lr}
 8003198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 800319a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800319e:	f7ff ff96 	bl	80030ce <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80031a2:	2200      	movs	r2, #0
 80031a4:	2100      	movs	r1, #0
 80031a6:	202e      	movs	r0, #46	@ 0x2e
 80031a8:	f005 ff8b 	bl	80090c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80031ac:	202e      	movs	r0, #46	@ 0x2e
 80031ae:	f005 ffa2 	bl	80090f6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031b2:	bf00      	nop
 80031b4:	bd80      	pop	{r7, pc}
	...

080031b8 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a05      	ldr	r2, [pc, #20]	@ (80031dc <HAL_IPCC_MspInit+0x24>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d103      	bne.n	80031d2 <HAL_IPCC_MspInit+0x1a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80031ca:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80031ce:	f7ff ff7e 	bl	80030ce <LL_AHB3_GRP1_EnableClock>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 80031d2:	bf00      	nop
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	58000c00 	.word	0x58000c00

080031e0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b096      	sub	sp, #88	@ 0x58
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031e8:	f107 0308 	add.w	r3, r7, #8
 80031ec:	2250      	movs	r2, #80	@ 0x50
 80031ee:	2100      	movs	r1, #0
 80031f0:	4618      	mov	r0, r3
 80031f2:	f00e ff95 	bl	8012120 <memset>
  if(hrtc->Instance==RTC)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a14      	ldr	r2, [pc, #80]	@ (800324c <HAL_RTC_MspInit+0x6c>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d120      	bne.n	8003242 <HAL_RTC_MspInit+0x62>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8003200:	f006 fda6 	bl	8009d50 <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 8003204:	f006 fda4 	bl	8009d50 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 8003208:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800320c:	f7ff ff1f 	bl	800304e <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003210:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003214:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003216:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800321a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800321c:	f107 0308 	add.w	r3, r7, #8
 8003220:	4618      	mov	r0, r3
 8003222:	f008 f994 	bl	800b54e <HAL_RCCEx_PeriphCLKConfig>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d001      	beq.n	8003230 <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 800322c:	f7ff ff09 	bl	8003042 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003230:	f7ff ff23 	bl	800307a <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003234:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003238:	f7ff ff62 	bl	8003100 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f008 fd0d 	bl	800bc5c <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003242:	bf00      	nop
 8003244:	3758      	adds	r7, #88	@ 0x58
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	40002800 	.word	0x40002800

08003250 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b09c      	sub	sp, #112	@ 0x70
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003258:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]
 8003260:	605a      	str	r2, [r3, #4]
 8003262:	609a      	str	r2, [r3, #8]
 8003264:	60da      	str	r2, [r3, #12]
 8003266:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003268:	f107 030c 	add.w	r3, r7, #12
 800326c:	2250      	movs	r2, #80	@ 0x50
 800326e:	2100      	movs	r1, #0
 8003270:	4618      	mov	r0, r3
 8003272:	f00e ff55 	bl	8012120 <memset>
  if(huart->Instance==USART1)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a5c      	ldr	r2, [pc, #368]	@ (80033ec <HAL_UART_MspInit+0x19c>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d156      	bne.n	800332e <HAL_UART_MspInit+0xde>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003280:	2301      	movs	r3, #1
 8003282:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003284:	2300      	movs	r3, #0
 8003286:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003288:	f107 030c 	add.w	r3, r7, #12
 800328c:	4618      	mov	r0, r3
 800328e:	f008 f95e 	bl	800b54e <HAL_RCCEx_PeriphCLKConfig>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003298:	f7ff fed3 	bl	8003042 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800329c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80032a0:	f7ff ff60 	bl	8003164 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032a4:	2002      	movs	r0, #2
 80032a6:	f7ff fef9 	bl	800309c <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 80032aa:	23c0      	movs	r3, #192	@ 0xc0
 80032ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ae:	2302      	movs	r3, #2
 80032b0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032b2:	2301      	movs	r3, #1
 80032b4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032b6:	2303      	movs	r3, #3
 80032b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80032ba:	2307      	movs	r3, #7
 80032bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032be:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80032c2:	4619      	mov	r1, r3
 80032c4:	484a      	ldr	r0, [pc, #296]	@ (80033f0 <HAL_UART_MspInit+0x1a0>)
 80032c6:	f006 fa03 	bl	80096d0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel4;
 80032ca:	4b4a      	ldr	r3, [pc, #296]	@ (80033f4 <HAL_UART_MspInit+0x1a4>)
 80032cc:	4a4a      	ldr	r2, [pc, #296]	@ (80033f8 <HAL_UART_MspInit+0x1a8>)
 80032ce:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80032d0:	4b48      	ldr	r3, [pc, #288]	@ (80033f4 <HAL_UART_MspInit+0x1a4>)
 80032d2:	220f      	movs	r2, #15
 80032d4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80032d6:	4b47      	ldr	r3, [pc, #284]	@ (80033f4 <HAL_UART_MspInit+0x1a4>)
 80032d8:	2210      	movs	r2, #16
 80032da:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032dc:	4b45      	ldr	r3, [pc, #276]	@ (80033f4 <HAL_UART_MspInit+0x1a4>)
 80032de:	2200      	movs	r2, #0
 80032e0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80032e2:	4b44      	ldr	r3, [pc, #272]	@ (80033f4 <HAL_UART_MspInit+0x1a4>)
 80032e4:	2280      	movs	r2, #128	@ 0x80
 80032e6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032e8:	4b42      	ldr	r3, [pc, #264]	@ (80033f4 <HAL_UART_MspInit+0x1a4>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032ee:	4b41      	ldr	r3, [pc, #260]	@ (80033f4 <HAL_UART_MspInit+0x1a4>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80032f4:	4b3f      	ldr	r3, [pc, #252]	@ (80033f4 <HAL_UART_MspInit+0x1a4>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80032fa:	4b3e      	ldr	r3, [pc, #248]	@ (80033f4 <HAL_UART_MspInit+0x1a4>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003300:	483c      	ldr	r0, [pc, #240]	@ (80033f4 <HAL_UART_MspInit+0x1a4>)
 8003302:	f005 ff3d 	bl	8009180 <HAL_DMA_Init>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d001      	beq.n	8003310 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 800330c:	f7ff fe99 	bl	8003042 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a38      	ldr	r2, [pc, #224]	@ (80033f4 <HAL_UART_MspInit+0x1a4>)
 8003314:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003316:	4a37      	ldr	r2, [pc, #220]	@ (80033f4 <HAL_UART_MspInit+0x1a4>)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800331c:	2200      	movs	r2, #0
 800331e:	2100      	movs	r1, #0
 8003320:	2024      	movs	r0, #36	@ 0x24
 8003322:	f005 fece 	bl	80090c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003326:	2024      	movs	r0, #36	@ 0x24
 8003328:	f005 fee5 	bl	80090f6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END LPUART1_MspInit 1 */
  /* USER CODE END USART1_MspInit 1 */
  }

}
 800332c:	e059      	b.n	80033e2 <HAL_UART_MspInit+0x192>
  else  if(huart->Instance==LPUART1)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a32      	ldr	r2, [pc, #200]	@ (80033fc <HAL_UART_MspInit+0x1ac>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d154      	bne.n	80033e2 <HAL_UART_MspInit+0x192>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003338:	2302      	movs	r3, #2
 800333a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800333c:	2300      	movs	r3, #0
 800333e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003340:	f107 030c 	add.w	r3, r7, #12
 8003344:	4618      	mov	r0, r3
 8003346:	f008 f902 	bl	800b54e <HAL_RCCEx_PeriphCLKConfig>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d001      	beq.n	8003354 <HAL_UART_MspInit+0x104>
      Error_Handler();
 8003350:	f7ff fe77 	bl	8003042 <Error_Handler>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003354:	2001      	movs	r0, #1
 8003356:	f7ff feec 	bl	8003132 <LL_APB1_GRP2_EnableClock>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800335a:	2004      	movs	r0, #4
 800335c:	f7ff fe9e 	bl	800309c <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8003360:	2303      	movs	r3, #3
 8003362:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003364:	2302      	movs	r3, #2
 8003366:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003368:	2300      	movs	r3, #0
 800336a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800336c:	2300      	movs	r3, #0
 800336e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003370:	2308      	movs	r3, #8
 8003372:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003374:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003378:	4619      	mov	r1, r3
 800337a:	4821      	ldr	r0, [pc, #132]	@ (8003400 <HAL_UART_MspInit+0x1b0>)
 800337c:	f006 f9a8 	bl	80096d0 <HAL_GPIO_Init>
    hdma_lpuart1_tx.Instance = DMA1_Channel4;
 8003380:	4b20      	ldr	r3, [pc, #128]	@ (8003404 <HAL_UART_MspInit+0x1b4>)
 8003382:	4a21      	ldr	r2, [pc, #132]	@ (8003408 <HAL_UART_MspInit+0x1b8>)
 8003384:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8003386:	4b1f      	ldr	r3, [pc, #124]	@ (8003404 <HAL_UART_MspInit+0x1b4>)
 8003388:	2211      	movs	r2, #17
 800338a:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800338c:	4b1d      	ldr	r3, [pc, #116]	@ (8003404 <HAL_UART_MspInit+0x1b4>)
 800338e:	2210      	movs	r2, #16
 8003390:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003392:	4b1c      	ldr	r3, [pc, #112]	@ (8003404 <HAL_UART_MspInit+0x1b4>)
 8003394:	2200      	movs	r2, #0
 8003396:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003398:	4b1a      	ldr	r3, [pc, #104]	@ (8003404 <HAL_UART_MspInit+0x1b4>)
 800339a:	2280      	movs	r2, #128	@ 0x80
 800339c:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800339e:	4b19      	ldr	r3, [pc, #100]	@ (8003404 <HAL_UART_MspInit+0x1b4>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033a4:	4b17      	ldr	r3, [pc, #92]	@ (8003404 <HAL_UART_MspInit+0x1b4>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 80033aa:	4b16      	ldr	r3, [pc, #88]	@ (8003404 <HAL_UART_MspInit+0x1b4>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80033b0:	4b14      	ldr	r3, [pc, #80]	@ (8003404 <HAL_UART_MspInit+0x1b4>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80033b6:	4813      	ldr	r0, [pc, #76]	@ (8003404 <HAL_UART_MspInit+0x1b4>)
 80033b8:	f005 fee2 	bl	8009180 <HAL_DMA_Init>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d001      	beq.n	80033c6 <HAL_UART_MspInit+0x176>
      Error_Handler();
 80033c2:	f7ff fe3e 	bl	8003042 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a0e      	ldr	r2, [pc, #56]	@ (8003404 <HAL_UART_MspInit+0x1b4>)
 80033ca:	67da      	str	r2, [r3, #124]	@ 0x7c
 80033cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003404 <HAL_UART_MspInit+0x1b4>)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80033d2:	2200      	movs	r2, #0
 80033d4:	2100      	movs	r1, #0
 80033d6:	2025      	movs	r0, #37	@ 0x25
 80033d8:	f005 fe73 	bl	80090c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80033dc:	2025      	movs	r0, #37	@ 0x25
 80033de:	f005 fe8a 	bl	80090f6 <HAL_NVIC_EnableIRQ>
}
 80033e2:	bf00      	nop
 80033e4:	3770      	adds	r7, #112	@ 0x70
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	40013800 	.word	0x40013800
 80033f0:	48000400 	.word	0x48000400
 80033f4:	20000604 	.word	0x20000604
 80033f8:	40020444 	.word	0x40020444
 80033fc:	40008000 	.word	0x40008000
 8003400:	48000800 	.word	0x48000800
 8003404:	200006f8 	.word	0x200006f8
 8003408:	40020044 	.word	0x40020044

0800340c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b088      	sub	sp, #32
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003414:	f107 030c 	add.w	r3, r7, #12
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]
 800341c:	605a      	str	r2, [r3, #4]
 800341e:	609a      	str	r2, [r3, #8]
 8003420:	60da      	str	r2, [r3, #12]
 8003422:	611a      	str	r2, [r3, #16]
  
  if(hspi->Instance==SPI1)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a1d      	ldr	r2, [pc, #116]	@ (80034a0 <HAL_SPI_MspInit+0x94>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d117      	bne.n	800345e <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800342e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003432:	f7ff fe97 	bl	8003164 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003436:	2002      	movs	r0, #2
 8003438:	f7ff fe30 	bl	800309c <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PB5     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = TRANS_MOSI_Pin|TRANS_MISO_Pin|TRANS_SCK_Pin;
 800343c:	2338      	movs	r3, #56	@ 0x38
 800343e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003440:	2302      	movs	r3, #2
 8003442:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003444:	2300      	movs	r3, #0
 8003446:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003448:	2302      	movs	r3, #2
 800344a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800344c:	2305      	movs	r3, #5
 800344e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003450:	f107 030c 	add.w	r3, r7, #12
 8003454:	4619      	mov	r1, r3
 8003456:	4813      	ldr	r0, [pc, #76]	@ (80034a4 <HAL_SPI_MspInit+0x98>)
 8003458:	f006 f93a 	bl	80096d0 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 800345c:	e01c      	b.n	8003498 <HAL_SPI_MspInit+0x8c>
  else if(hspi->Instance==SPI2)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a11      	ldr	r2, [pc, #68]	@ (80034a8 <HAL_SPI_MspInit+0x9c>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d117      	bne.n	8003498 <HAL_SPI_MspInit+0x8c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003468:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800346c:	f7ff fe48 	bl	8003100 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003470:	2002      	movs	r0, #2
 8003472:	f7ff fe13 	bl	800309c <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003476:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800347a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800347c:	2302      	movs	r3, #2
 800347e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003480:	2300      	movs	r3, #0
 8003482:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003484:	2300      	movs	r3, #0
 8003486:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003488:	2305      	movs	r3, #5
 800348a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800348c:	f107 030c 	add.w	r3, r7, #12
 8003490:	4619      	mov	r1, r3
 8003492:	4804      	ldr	r0, [pc, #16]	@ (80034a4 <HAL_SPI_MspInit+0x98>)
 8003494:	f006 f91c 	bl	80096d0 <HAL_GPIO_Init>
}
 8003498:	bf00      	nop
 800349a:	3720      	adds	r7, #32
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	40013000 	.word	0x40013000
 80034a4:	48000400 	.word	0x48000400
 80034a8:	40003800 	.word	0x40003800

080034ac <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b088      	sub	sp, #32
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b4:	f107 030c 	add.w	r3, r7, #12
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	605a      	str	r2, [r3, #4]
 80034be:	609a      	str	r2, [r3, #8]
 80034c0:	60da      	str	r2, [r3, #12]
 80034c2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a22      	ldr	r2, [pc, #136]	@ (8003554 <HAL_QSPI_MspInit+0xa8>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d13e      	bne.n	800354c <HAL_QSPI_MspInit+0xa0>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80034ce:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80034d2:	f7ff fdfc 	bl	80030ce <LL_AHB3_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034d6:	2002      	movs	r0, #2
 80034d8:	f7ff fde0 	bl	800309c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034dc:	2001      	movs	r0, #1
 80034de:	f7ff fddd 	bl	800309c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80034e2:	2008      	movs	r0, #8
 80034e4:	f7ff fdda 	bl	800309c <LL_AHB2_GRP1_EnableClock>
    PD7     ------> QUADSPI_BK1_IO3
    PD3     ------> QUADSPI_BK1_NCS
    PD5     ------> QUADSPI_BK1_IO1
    PD6     ------> QUADSPI_BK1_IO2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80034e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80034ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ee:	2302      	movs	r3, #2
 80034f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f2:	2300      	movs	r3, #0
 80034f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f6:	2300      	movs	r3, #0
 80034f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80034fa:	230a      	movs	r3, #10
 80034fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034fe:	f107 030c 	add.w	r3, r7, #12
 8003502:	4619      	mov	r1, r3
 8003504:	4814      	ldr	r0, [pc, #80]	@ (8003558 <HAL_QSPI_MspInit+0xac>)
 8003506:	f006 f8e3 	bl	80096d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800350a:	2308      	movs	r3, #8
 800350c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800350e:	2302      	movs	r3, #2
 8003510:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003512:	2300      	movs	r3, #0
 8003514:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003516:	2300      	movs	r3, #0
 8003518:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800351a:	230a      	movs	r3, #10
 800351c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800351e:	f107 030c 	add.w	r3, r7, #12
 8003522:	4619      	mov	r1, r3
 8003524:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003528:	f006 f8d2 	bl	80096d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 800352c:	23e8      	movs	r3, #232	@ 0xe8
 800352e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003530:	2302      	movs	r3, #2
 8003532:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003534:	2300      	movs	r3, #0
 8003536:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003538:	2300      	movs	r3, #0
 800353a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800353c:	230a      	movs	r3, #10
 800353e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003540:	f107 030c 	add.w	r3, r7, #12
 8003544:	4619      	mov	r1, r3
 8003546:	4805      	ldr	r0, [pc, #20]	@ (800355c <HAL_QSPI_MspInit+0xb0>)
 8003548:	f006 f8c2 	bl	80096d0 <HAL_GPIO_Init>

  /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 800354c:	bf00      	nop
 800354e:	3720      	adds	r7, #32
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	a0001000 	.word	0xa0001000
 8003558:	48000400 	.word	0x48000400
 800355c:	48000c00 	.word	0x48000c00

08003560 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003564:	bf00      	nop
 8003566:	e7fd      	b.n	8003564 <NMI_Handler+0x4>

08003568 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800356c:	bf00      	nop
 800356e:	e7fd      	b.n	800356c <HardFault_Handler+0x4>

08003570 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003574:	bf00      	nop
 8003576:	e7fd      	b.n	8003574 <MemManage_Handler+0x4>

08003578 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800357c:	bf00      	nop
 800357e:	e7fd      	b.n	800357c <BusFault_Handler+0x4>

08003580 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003584:	bf00      	nop
 8003586:	e7fd      	b.n	8003584 <UsageFault_Handler+0x4>

08003588 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003588:	b480      	push	{r7}
 800358a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800358c:	bf00      	nop
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr

08003596 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003596:	b480      	push	{r7}
 8003598:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800359a:	bf00      	nop
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035a8:	bf00      	nop
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr

080035b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035b6:	f005 fc05 	bl	8008dc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035ba:	bf00      	nop
 80035bc:	bd80      	pop	{r7, pc}
	...

080035c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80035c4:	4802      	ldr	r0, [pc, #8]	@ (80035d0 <USART1_IRQHandler+0x10>)
 80035c6:	f009 fa27 	bl	800ca18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80035ca:	bf00      	nop
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	20000570 	.word	0x20000570

080035d4 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80035d8:	f006 fb10 	bl	8009bfc <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 80035dc:	bf00      	nop
 80035de:	bd80      	pop	{r7, pc}

080035e0 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80035e4:	4802      	ldr	r0, [pc, #8]	@ (80035f0 <DMA2_Channel4_IRQHandler+0x10>)
 80035e6:	f005 ff31 	bl	800944c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 80035ea:	bf00      	nop
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	20000604 	.word	0x20000604

080035f4 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 80035f8:	f001 fd1a 	bl	8005030 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 80035fc:	bf00      	nop
 80035fe:	bd80      	pop	{r7, pc}

08003600 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8003604:	f001 fd4a 	bl	800509c <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003608:	bf00      	nop
 800360a:	bd80      	pop	{r7, pc}

0800360c <EXTI15_10_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW_EXTI_IRQHandler(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003610:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003614:	f006 fada 	bl	8009bcc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003618:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800361c:	f006 fad6 	bl	8009bcc <HAL_GPIO_EXTI_IRQHandler>
}
 8003620:	bf00      	nop
 8003622:	bd80      	pop	{r7, pc}

08003624 <RTC_WKUP_IRQHandler>:



void RTC_WKUP_IRQHandler(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  HAL_RTCEx_WakeUpTimerIRQHandler();
 8003628:	f7fe fcca 	bl	8001fc0 <HW_TS_RTC_Wakeup_Handler>
}
 800362c:	bf00      	nop
 800362e:	bd80      	pop	{r7, pc}

08003630 <TIM1_TRG_COM_TIM17_IRQHandler>:
  * @brief  This function handles TIM17 IRQ Handler.
  * @param  None
  * @retval None
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
  BSP_PWM_LED_IRQHandler();
 8003634:	f004 fd48 	bl	80080c8 <BSP_PWM_LED_IRQHandler>
}
 8003638:	bf00      	nop
 800363a:	bd80      	pop	{r7, pc}

0800363c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
  return 1;
 8003640:	2301      	movs	r3, #1
}
 8003642:	4618      	mov	r0, r3
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <_kill>:

int _kill(int pid, int sig)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003656:	f00e fddb 	bl	8012210 <__errno>
 800365a:	4603      	mov	r3, r0
 800365c:	2216      	movs	r2, #22
 800365e:	601a      	str	r2, [r3, #0]
  return -1;
 8003660:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003664:	4618      	mov	r0, r3
 8003666:	3708      	adds	r7, #8
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <_exit>:

void _exit (int status)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003674:	f04f 31ff 	mov.w	r1, #4294967295
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f7ff ffe7 	bl	800364c <_kill>
  while (1) {}    /* Make sure we hang here */
 800367e:	bf00      	nop
 8003680:	e7fd      	b.n	800367e <_exit+0x12>

08003682 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b086      	sub	sp, #24
 8003686:	af00      	add	r7, sp, #0
 8003688:	60f8      	str	r0, [r7, #12]
 800368a:	60b9      	str	r1, [r7, #8]
 800368c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800368e:	2300      	movs	r3, #0
 8003690:	617b      	str	r3, [r7, #20]
 8003692:	e00a      	b.n	80036aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003694:	f3af 8000 	nop.w
 8003698:	4601      	mov	r1, r0
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	1c5a      	adds	r2, r3, #1
 800369e:	60ba      	str	r2, [r7, #8]
 80036a0:	b2ca      	uxtb	r2, r1
 80036a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	3301      	adds	r3, #1
 80036a8:	617b      	str	r3, [r7, #20]
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	dbf0      	blt.n	8003694 <_read+0x12>
  }

  return len;
 80036b2:	687b      	ldr	r3, [r7, #4]
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3718      	adds	r7, #24
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <_close>:
  }
  return len;
}

int _close(int file)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80036c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80036e4:	605a      	str	r2, [r3, #4]
  return 0;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <_isatty>:

int _isatty(int file)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80036fc:	2301      	movs	r3, #1
}
 80036fe:	4618      	mov	r0, r3
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr

0800370a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800370a:	b480      	push	{r7}
 800370c:	b085      	sub	sp, #20
 800370e:	af00      	add	r7, sp, #0
 8003710:	60f8      	str	r0, [r7, #12]
 8003712:	60b9      	str	r1, [r7, #8]
 8003714:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3714      	adds	r7, #20
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b086      	sub	sp, #24
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800372c:	4a14      	ldr	r2, [pc, #80]	@ (8003780 <_sbrk+0x5c>)
 800372e:	4b15      	ldr	r3, [pc, #84]	@ (8003784 <_sbrk+0x60>)
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003738:	4b13      	ldr	r3, [pc, #76]	@ (8003788 <_sbrk+0x64>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d102      	bne.n	8003746 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003740:	4b11      	ldr	r3, [pc, #68]	@ (8003788 <_sbrk+0x64>)
 8003742:	4a12      	ldr	r2, [pc, #72]	@ (800378c <_sbrk+0x68>)
 8003744:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003746:	4b10      	ldr	r3, [pc, #64]	@ (8003788 <_sbrk+0x64>)
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4413      	add	r3, r2
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	429a      	cmp	r2, r3
 8003752:	d207      	bcs.n	8003764 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003754:	f00e fd5c 	bl	8012210 <__errno>
 8003758:	4603      	mov	r3, r0
 800375a:	220c      	movs	r2, #12
 800375c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800375e:	f04f 33ff 	mov.w	r3, #4294967295
 8003762:	e009      	b.n	8003778 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003764:	4b08      	ldr	r3, [pc, #32]	@ (8003788 <_sbrk+0x64>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800376a:	4b07      	ldr	r3, [pc, #28]	@ (8003788 <_sbrk+0x64>)
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4413      	add	r3, r2
 8003772:	4a05      	ldr	r2, [pc, #20]	@ (8003788 <_sbrk+0x64>)
 8003774:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003776:	68fb      	ldr	r3, [r7, #12]
}
 8003778:	4618      	mov	r0, r3
 800377a:	3718      	adds	r7, #24
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	20030000 	.word	0x20030000
 8003784:	00001000 	.word	0x00001000
 8003788:	20000864 	.word	0x20000864
 800378c:	20002120 	.word	0x20002120

08003790 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8003794:	4b03      	ldr	r3, [pc, #12]	@ (80037a4 <LL_FLASH_GetUDN+0x14>)
 8003796:	681b      	ldr	r3, [r3, #0]
}
 8003798:	4618      	mov	r0, r3
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	1fff7580 	.word	0x1fff7580

080037a8 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 80037ac:	4b03      	ldr	r3, [pc, #12]	@ (80037bc <LL_FLASH_GetDeviceID+0x14>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	b2db      	uxtb	r3, r3
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	1fff7584 	.word	0x1fff7584

080037c0 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 80037c0:	b480      	push	{r7}
 80037c2:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80037c4:	4b03      	ldr	r3, [pc, #12]	@ (80037d4 <LL_FLASH_GetSTCompanyID+0x14>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	0a1b      	lsrs	r3, r3, #8
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr
 80037d4:	1fff7584 	.word	0x1fff7584

080037d8 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 80037d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037da:	b0b1      	sub	sp, #196	@ 0xc4
 80037dc:	af04      	add	r7, sp, #16
  SHCI_CmdStatus_t status;
  /* USER CODE BEGIN APP_BLE_Init_1 */
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;  
 80037de:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80037e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  char StackVersion[23];
  char StackBranch[20];
  char FusVersion[20];
  const uint8_t *bdaddr;  
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 80037e6:	4b9e      	ldr	r3, [pc, #632]	@ (8003a60 <APP_BLE_Init+0x288>)
 80037e8:	1d3c      	adds	r4, r7, #4
 80037ea:	461d      	mov	r5, r3
 80037ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80037fc:	c403      	stmia	r4!, {r0, r1}
 80037fe:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8003800:	f000 fe24 	bl	800444c <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8003804:	2101      	movs	r1, #1
 8003806:	2002      	movs	r0, #2
 8003808:	f00d fb00 	bl	8010e0c <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800380c:	4a95      	ldr	r2, [pc, #596]	@ (8003a64 <APP_BLE_Init+0x28c>)
 800380e:	2100      	movs	r1, #0
 8003810:	2004      	movs	r0, #4
 8003812:	f00d fc27 	bl	8011064 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8003816:	1d3b      	adds	r3, r7, #4
 8003818:	4618      	mov	r0, r3
 800381a:	f00c f951 	bl	800fac0 <SHCI_C2_BLE_Init>
 800381e:	4603      	mov	r3, r0
 8003820:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
  if (status != SHCI_Success)
 8003824:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8003828:	2b00      	cmp	r3, #0
 800382a:	d012      	beq.n	8003852 <APP_BLE_Init+0x7a>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 800382c:	488e      	ldr	r0, [pc, #568]	@ (8003a68 <APP_BLE_Init+0x290>)
 800382e:	f00b fcc0 	bl	800f1b2 <DbgTraceGetFileName>
 8003832:	4601      	mov	r1, r0
 8003834:	f240 134f 	movw	r3, #335	@ 0x14f
 8003838:	4a8c      	ldr	r2, [pc, #560]	@ (8003a6c <APP_BLE_Init+0x294>)
 800383a:	488d      	ldr	r0, [pc, #564]	@ (8003a70 <APP_BLE_Init+0x298>)
 800383c:	f00e fb08 	bl	8011e50 <iprintf>
 8003840:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8003844:	4619      	mov	r1, r3
 8003846:	488b      	ldr	r0, [pc, #556]	@ (8003a74 <APP_BLE_Init+0x29c>)
 8003848:	f00e fb02 	bl	8011e50 <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800384c:	f7ff fbf9 	bl	8003042 <Error_Handler>
 8003850:	e00c      	b.n	800386c <APP_BLE_Init+0x94>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 8003852:	4885      	ldr	r0, [pc, #532]	@ (8003a68 <APP_BLE_Init+0x290>)
 8003854:	f00b fcad 	bl	800f1b2 <DbgTraceGetFileName>
 8003858:	4601      	mov	r1, r0
 800385a:	f240 1355 	movw	r3, #341	@ 0x155
 800385e:	4a83      	ldr	r2, [pc, #524]	@ (8003a6c <APP_BLE_Init+0x294>)
 8003860:	4883      	ldr	r0, [pc, #524]	@ (8003a70 <APP_BLE_Init+0x298>)
 8003862:	f00e faf5 	bl	8011e50 <iprintf>
 8003866:	4884      	ldr	r0, [pc, #528]	@ (8003a78 <APP_BLE_Init+0x2a0>)
 8003868:	f00e fb5a 	bl	8011f20 <puts>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800386c:	f000 fe04 	bl	8004478 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8003870:	f00c fcb0 	bl	80101d4 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8003874:	4b81      	ldr	r3, [pc, #516]	@ (8003a7c <APP_BLE_Init+0x2a4>)
 8003876:	2200      	movs	r2, #0
 8003878:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800387c:	4b7f      	ldr	r3, [pc, #508]	@ (8003a7c <APP_BLE_Init+0x2a4>)
 800387e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003882:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_UPDATE_ID, UTIL_SEQ_RFU, Adv_Update);
 8003884:	4a7e      	ldr	r2, [pc, #504]	@ (8003a80 <APP_BLE_Init+0x2a8>)
 8003886:	2100      	movs	r1, #0
 8003888:	2001      	movs	r0, #1
 800388a:	f00d fbeb 	bl	8011064 <UTIL_SEQ_RegTask>
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

  /**
   * Initialize DIS Application
   */
  DISAPP_Init();
 800388e:	f001 fa81 	bl	8004d94 <DISAPP_Init>
   * Initialize HRS Application
   */
//  HRSAPP_Init();

  /* USER CODE BEGIN APP_BLE_Init_3 */
  a_ManufData[sizeof(a_ManufData)-11] = CFG_DEV_ID_HEARTRATE;
 8003892:	4b7c      	ldr	r3, [pc, #496]	@ (8003a84 <APP_BLE_Init+0x2ac>)
 8003894:	2289      	movs	r2, #137	@ 0x89
 8003896:	70da      	strb	r2, [r3, #3]
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Create timer to handle the connection state machine
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Mgr);
 8003898:	4b7b      	ldr	r3, [pc, #492]	@ (8003a88 <APP_BLE_Init+0x2b0>)
 800389a:	2200      	movs	r2, #0
 800389c:	497b      	ldr	r1, [pc, #492]	@ (8003a8c <APP_BLE_Init+0x2b4>)
 800389e:	2000      	movs	r0, #0
 80038a0:	f7fe fd30 	bl	8002304 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = AD_TYPE_16_BIT_SERV_UUID;
 80038a4:	4b75      	ldr	r3, [pc, #468]	@ (8003a7c <APP_BLE_Init+0x2a4>)
 80038a6:	2202      	movs	r2, #2
 80038a8:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 1;
 80038aa:	4b74      	ldr	r3, [pc, #464]	@ (8003a7c <APP_BLE_Init+0x2a4>)
 80038ac:	2201      	movs	r2, #1
 80038ae:	761a      	strb	r2, [r3, #24]
  Add_Advertisment_Service_UUID(HEART_RATE_SERVICE_UUID);
 80038b0:	f641 000d 	movw	r0, #6157	@ 0x180d
 80038b4:	f001 f9da 	bl	8004c6c <Add_Advertisment_Service_UUID>
//  Add_Advertisment_Service_UUID(0x181C);

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 80038b8:	4b75      	ldr	r3, [pc, #468]	@ (8003a90 <APP_BLE_Init+0x2b8>)
 80038ba:	2280      	movs	r2, #128	@ 0x80
 80038bc:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 80038be:	4b75      	ldr	r3, [pc, #468]	@ (8003a94 <APP_BLE_Init+0x2bc>)
 80038c0:	22a0      	movs	r2, #160	@ 0xa0
 80038c2:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by Collector
   */
  Adv_Request(APP_BLE_FAST_ADV);
 80038c4:	2001      	movs	r0, #1
 80038c6:	f001 f88b 	bl	80049e0 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

   /* Displays the board information: MAC Address, Stack version, FUS version*/ 
   if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 80038ca:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80038ce:	f00c f93b 	bl	800fb48 <SHCI_GetWirelessFwInfo>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f040 8092 	bne.w	80039fe <APP_BLE_Init+0x226>
   {
     // Error
   }
   else
   {
     bdaddr= BleGetBdAddress();
 80038da:	f001 f983 	bl	8004be4 <BleGetBdAddress>
 80038de:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
     sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 80038e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80038e6:	3305      	adds	r3, #5
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	461d      	mov	r5, r3
 80038ec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80038f0:	3304      	adds	r3, #4
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	461e      	mov	r6, r3
 80038f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80038fa:	3303      	adds	r3, #3
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	461a      	mov	r2, r3
 8003900:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003904:	3302      	adds	r3, #2
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	4619      	mov	r1, r3
 800390a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800390e:	3301      	adds	r3, #1
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	461c      	mov	r4, r3
 8003914:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800391e:	9303      	str	r3, [sp, #12]
 8003920:	9402      	str	r4, [sp, #8]
 8003922:	9101      	str	r1, [sp, #4]
 8003924:	9200      	str	r2, [sp, #0]
 8003926:	4633      	mov	r3, r6
 8003928:	462a      	mov	r2, r5
 800392a:	495b      	ldr	r1, [pc, #364]	@ (8003a98 <APP_BLE_Init+0x2c0>)
 800392c:	f00e fb00 	bl	8011f30 <siprintf>
     sprintf(StackVersion, "BLE Stack=v%d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 8003930:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	461a      	mov	r2, r3
 8003938:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800393c:	785b      	ldrb	r3, [r3, #1]
 800393e:	4619      	mov	r1, r3
 8003940:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003944:	789b      	ldrb	r3, [r3, #2]
 8003946:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 800394a:	9300      	str	r3, [sp, #0]
 800394c:	460b      	mov	r3, r1
 800394e:	4953      	ldr	r1, [pc, #332]	@ (8003a9c <APP_BLE_Init+0x2c4>)
 8003950:	f00e faee 	bl	8011f30 <siprintf>
     sprintf(StackBranch, "Branch=%d Type=%d", p_wireless_info->VersionBranch, p_wireless_info->VersionReleaseType);
 8003954:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003958:	78db      	ldrb	r3, [r3, #3]
 800395a:	461a      	mov	r2, r3
 800395c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003960:	791b      	ldrb	r3, [r3, #4]
 8003962:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8003966:	494e      	ldr	r1, [pc, #312]	@ (8003aa0 <APP_BLE_Init+0x2c8>)
 8003968:	f00e fae2 	bl	8011f30 <siprintf>
     sprintf(FusVersion, "FUS v%d.%d.%d", p_wireless_info->FusVersionMajor, p_wireless_info->FusVersionMinor, p_wireless_info->FusVersionSub);
 800396c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003970:	7a9b      	ldrb	r3, [r3, #10]
 8003972:	461a      	mov	r2, r3
 8003974:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003978:	7adb      	ldrb	r3, [r3, #11]
 800397a:	4619      	mov	r1, r3
 800397c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003980:	7b1b      	ldrb	r3, [r3, #12]
 8003982:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	460b      	mov	r3, r1
 800398a:	4946      	ldr	r1, [pc, #280]	@ (8003aa4 <APP_BLE_Init+0x2cc>)
 800398c:	f00e fad0 	bl	8011f30 <siprintf>
        
     BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8003990:	2100      	movs	r1, #0
 8003992:	2000      	movs	r0, #0
 8003994:	f004 ff86 	bl	80088a4 <BSP_LCD_Clear>
     BSP_LCD_Refresh(0);
 8003998:	2000      	movs	r0, #0
 800399a:	f004 fe5b 	bl	8008654 <BSP_LCD_Refresh>
     UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)BdAddress, LEFT_MODE);
 800399e:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 80039a2:	2303      	movs	r3, #3
 80039a4:	2100      	movs	r1, #0
 80039a6:	2000      	movs	r0, #0
 80039a8:	f00d f816 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)StackVersion, LEFT_MODE);
 80039ac:	f00c ffb2 	bl	8010914 <UTIL_LCD_GetFont>
 80039b0:	4603      	mov	r3, r0
 80039b2:	88db      	ldrh	r3, [r3, #6]
 80039b4:	4619      	mov	r1, r3
 80039b6:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 80039ba:	2303      	movs	r3, #3
 80039bc:	2000      	movs	r0, #0
 80039be:	f00d f80b 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(2), (uint8_t *)StackBranch, LEFT_MODE);
 80039c2:	f00c ffa7 	bl	8010914 <UTIL_LCD_GetFont>
 80039c6:	4603      	mov	r3, r0
 80039c8:	88db      	ldrh	r3, [r3, #6]
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	4619      	mov	r1, r3
 80039ce:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 80039d2:	2303      	movs	r3, #3
 80039d4:	2000      	movs	r0, #0
 80039d6:	f00c ffff 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)FusVersion, LEFT_MODE);
 80039da:	f00c ff9b 	bl	8010914 <UTIL_LCD_GetFont>
 80039de:	4603      	mov	r3, r0
 80039e0:	88db      	ldrh	r3, [r3, #6]
 80039e2:	461a      	mov	r2, r3
 80039e4:	4613      	mov	r3, r2
 80039e6:	005b      	lsls	r3, r3, #1
 80039e8:	4413      	add	r3, r2
 80039ea:	4619      	mov	r1, r3
 80039ec:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80039f0:	2303      	movs	r3, #3
 80039f2:	2000      	movs	r0, #0
 80039f4:	f00c fff0 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
     BSP_LCD_Refresh(0);
 80039f8:	2000      	movs	r0, #0
 80039fa:	f004 fe2b 	bl	8008654 <BSP_LCD_Refresh>
   }
   HAL_Delay(4000);
 80039fe:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003a02:	f7fd ff17 	bl	8001834 <HAL_Delay>
   /* Displays Application */
   BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8003a06:	2100      	movs	r1, #0
 8003a08:	2000      	movs	r0, #0
 8003a0a:	f004 ff4b 	bl	80088a4 <BSP_LCD_Clear>
   BSP_LCD_Refresh(0);
 8003a0e:	2000      	movs	r0, #0
 8003a10:	f004 fe20 	bl	8008654 <BSP_LCD_Refresh>
   UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 8003a14:	2301      	movs	r3, #1
 8003a16:	4a24      	ldr	r2, [pc, #144]	@ (8003aa8 <APP_BLE_Init+0x2d0>)
 8003a18:	2100      	movs	r1, #0
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	f00c ffdc 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
   UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003a20:	f00c ff78 	bl	8010914 <UTIL_LCD_GetFont>
 8003a24:	4603      	mov	r3, r0
 8003a26:	88db      	ldrh	r3, [r3, #6]
 8003a28:	4619      	mov	r1, r3
 8003a2a:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8003a2e:	2303      	movs	r3, #3
 8003a30:	2000      	movs	r0, #0
 8003a32:	f00c ffd1 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
   UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"ADVERTISING", LEFT_MODE);
 8003a36:	f00c ff6d 	bl	8010914 <UTIL_LCD_GetFont>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	88db      	ldrh	r3, [r3, #6]
 8003a3e:	461a      	mov	r2, r3
 8003a40:	4613      	mov	r3, r2
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	4413      	add	r3, r2
 8003a46:	4619      	mov	r1, r3
 8003a48:	2303      	movs	r3, #3
 8003a4a:	4a18      	ldr	r2, [pc, #96]	@ (8003aac <APP_BLE_Init+0x2d4>)
 8003a4c:	2000      	movs	r0, #0
 8003a4e:	f00c ffc3 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
   BSP_LCD_Refresh(0);
 8003a52:	2000      	movs	r0, #0
 8003a54:	f004 fdfe 	bl	8008654 <BSP_LCD_Refresh>
  /* USER CODE END APP_BLE_Init_2 */

  return;
 8003a58:	bf00      	nop
}
 8003a5a:	37b4      	adds	r7, #180	@ 0xb4
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a60:	08014674 	.word	0x08014674
 8003a64:	0800f34d 	.word	0x0800f34d
 8003a68:	080144f8 	.word	0x080144f8
 8003a6c:	08015f64 	.word	0x08015f64
 8003a70:	08014584 	.word	0x08014584
 8003a74:	0801459c 	.word	0x0801459c
 8003a78:	080145d4 	.word	0x080145d4
 8003a7c:	20000870 	.word	0x20000870
 8003a80:	08004cd5 	.word	0x08004cd5
 8003a84:	20000008 	.word	0x20000008
 8003a88:	08004cc5 	.word	0x08004cc5
 8003a8c:	200008f1 	.word	0x200008f1
 8003a90:	200008f4 	.word	0x200008f4
 8003a94:	200008f6 	.word	0x200008f6
 8003a98:	080145fc 	.word	0x080145fc
 8003a9c:	0801461c 	.word	0x0801461c
 8003aa0:	08014630 	.word	0x08014630
 8003aa4:	08014644 	.word	0x08014644
 8003aa8:	08014654 	.word	0x08014654
 8003aac:	08014668 	.word	0x08014668

08003ab0 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8003ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ab2:	b097      	sub	sp, #92	@ 0x5c
 8003ab4:	af04      	add	r7, sp, #16
 8003ab6:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8003ab8:	2392      	movs	r3, #146	@ 0x92
 8003aba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  /* USER CODE BEGIN SVCCTL_App_Notification */
  char BdAddress[20];
  const uint8_t *bdaddr;  
  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (p_event_pckt->evt)
 8003ac4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	2bff      	cmp	r3, #255	@ 0xff
 8003aca:	f000 824c 	beq.w	8003f66 <SVCCTL_App_Notification+0x4b6>
 8003ace:	2bff      	cmp	r3, #255	@ 0xff
 8003ad0:	f300 8418 	bgt.w	8004304 <SVCCTL_App_Notification+0x854>
 8003ad4:	2b05      	cmp	r3, #5
 8003ad6:	d004      	beq.n	8003ae2 <SVCCTL_App_Notification+0x32>
 8003ad8:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ada:	f000 8087 	beq.w	8003bec <SVCCTL_App_Notification+0x13c>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8003ade:	f000 bc11 	b.w	8004304 <SVCCTL_App_Notification+0x854>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8003ae2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ae4:	3302      	adds	r3, #2
 8003ae6:	623b      	str	r3, [r7, #32]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8003ae8:	6a3b      	ldr	r3, [r7, #32]
 8003aea:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	4ba8      	ldr	r3, [pc, #672]	@ (8003d94 <SVCCTL_App_Notification+0x2e4>)
 8003af2:	8adb      	ldrh	r3, [r3, #22]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d128      	bne.n	8003b4a <SVCCTL_App_Notification+0x9a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8003af8:	4ba6      	ldr	r3, [pc, #664]	@ (8003d94 <SVCCTL_App_Notification+0x2e4>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8003afe:	4ba5      	ldr	r3, [pc, #660]	@ (8003d94 <SVCCTL_App_Notification+0x2e4>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 8003b06:	48a4      	ldr	r0, [pc, #656]	@ (8003d98 <SVCCTL_App_Notification+0x2e8>)
 8003b08:	f00b fb53 	bl	800f1b2 <DbgTraceGetFileName>
 8003b0c:	4601      	mov	r1, r0
 8003b0e:	f240 13db 	movw	r3, #475	@ 0x1db
 8003b12:	4aa2      	ldr	r2, [pc, #648]	@ (8003d9c <SVCCTL_App_Notification+0x2ec>)
 8003b14:	48a2      	ldr	r0, [pc, #648]	@ (8003da0 <SVCCTL_App_Notification+0x2f0>)
 8003b16:	f00e f99b 	bl	8011e50 <iprintf>
 8003b1a:	48a2      	ldr	r0, [pc, #648]	@ (8003da4 <SVCCTL_App_Notification+0x2f4>)
 8003b1c:	f00e fa00 	bl	8011f20 <puts>
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 8003b20:	489d      	ldr	r0, [pc, #628]	@ (8003d98 <SVCCTL_App_Notification+0x2e8>)
 8003b22:	f00b fb46 	bl	800f1b2 <DbgTraceGetFileName>
 8003b26:	4601      	mov	r1, r0
 8003b28:	f44f 73ee 	mov.w	r3, #476	@ 0x1dc
 8003b2c:	4a9b      	ldr	r2, [pc, #620]	@ (8003d9c <SVCCTL_App_Notification+0x2ec>)
 8003b2e:	489c      	ldr	r0, [pc, #624]	@ (8003da0 <SVCCTL_App_Notification+0x2f0>)
 8003b30:	f00e f98e 	bl	8011e50 <iprintf>
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	6a3b      	ldr	r3, [r7, #32]
 8003b40:	78db      	ldrb	r3, [r3, #3]
 8003b42:	461a      	mov	r2, r3
 8003b44:	4898      	ldr	r0, [pc, #608]	@ (8003da8 <SVCCTL_App_Notification+0x2f8>)
 8003b46:	f00e f983 	bl	8011e50 <iprintf>
      bdaddr= BleGetBdAddress();
 8003b4a:	f001 f84b 	bl	8004be4 <BleGetBdAddress>
 8003b4e:	6278      	str	r0, [r7, #36]	@ 0x24
      sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5], bdaddr[4], bdaddr[3], bdaddr[2], bdaddr[1], bdaddr[0]);
 8003b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b52:	3305      	adds	r3, #5
 8003b54:	781b      	ldrb	r3, [r3, #0]
 8003b56:	461d      	mov	r5, r3
 8003b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5a:	3304      	adds	r3, #4
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	461e      	mov	r6, r3
 8003b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b62:	3303      	adds	r3, #3
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	461a      	mov	r2, r3
 8003b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6a:	3302      	adds	r3, #2
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	4619      	mov	r1, r3
 8003b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b72:	3301      	adds	r3, #1
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	461c      	mov	r4, r3
 8003b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	f107 0008 	add.w	r0, r7, #8
 8003b80:	9303      	str	r3, [sp, #12]
 8003b82:	9402      	str	r4, [sp, #8]
 8003b84:	9101      	str	r1, [sp, #4]
 8003b86:	9200      	str	r2, [sp, #0]
 8003b88:	4633      	mov	r3, r6
 8003b8a:	462a      	mov	r2, r5
 8003b8c:	4987      	ldr	r1, [pc, #540]	@ (8003dac <SVCCTL_App_Notification+0x2fc>)
 8003b8e:	f00e f9cf 	bl	8011f30 <siprintf>
      BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8003b92:	2100      	movs	r1, #0
 8003b94:	2000      	movs	r0, #0
 8003b96:	f004 fe85 	bl	80088a4 <BSP_LCD_Clear>
      BSP_LCD_Refresh(0);
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	f004 fd5a 	bl	8008654 <BSP_LCD_Refresh>
      UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	4a83      	ldr	r2, [pc, #524]	@ (8003db0 <SVCCTL_App_Notification+0x300>)
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	2000      	movs	r0, #0
 8003ba8:	f00c ff16 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
      UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003bac:	f00c feb2 	bl	8010914 <UTIL_LCD_GetFont>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	88db      	ldrh	r3, [r3, #6]
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	f107 0208 	add.w	r2, r7, #8
 8003bba:	2303      	movs	r3, #3
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	f00c ff0b 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
      UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"ADVERTISING", LEFT_MODE);
 8003bc2:	f00c fea7 	bl	8010914 <UTIL_LCD_GetFont>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	88db      	ldrh	r3, [r3, #6]
 8003bca:	461a      	mov	r2, r3
 8003bcc:	4613      	mov	r3, r2
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	4413      	add	r3, r2
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	4a77      	ldr	r2, [pc, #476]	@ (8003db4 <SVCCTL_App_Notification+0x304>)
 8003bd8:	2000      	movs	r0, #0
 8003bda:	f00c fefd 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
      BSP_LCD_Refresh(0);
 8003bde:	2000      	movs	r0, #0
 8003be0:	f004 fd38 	bl	8008654 <BSP_LCD_Refresh>
      Adv_Request(APP_BLE_FAST_ADV);
 8003be4:	2001      	movs	r0, #1
 8003be6:	f000 fefb 	bl	80049e0 <Adv_Request>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8003bea:	e38e      	b.n	800430a <SVCCTL_App_Notification+0x85a>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8003bec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bee:	3302      	adds	r3, #2
 8003bf0:	637b      	str	r3, [r7, #52]	@ 0x34
      switch (p_meta_evt->subevent)
 8003bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	2b0c      	cmp	r3, #12
 8003bf8:	d048      	beq.n	8003c8c <SVCCTL_App_Notification+0x1dc>
 8003bfa:	2b0c      	cmp	r3, #12
 8003bfc:	f300 81b1 	bgt.w	8003f62 <SVCCTL_App_Notification+0x4b2>
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	f000 80eb 	beq.w	8003ddc <SVCCTL_App_Notification+0x32c>
 8003c06:	2b03      	cmp	r3, #3
 8003c08:	f040 81ab 	bne.w	8003f62 <SVCCTL_App_Notification+0x4b2>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 8003c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c0e:	3301      	adds	r3, #1
 8003c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\r\n");
 8003c12:	4861      	ldr	r0, [pc, #388]	@ (8003d98 <SVCCTL_App_Notification+0x2e8>)
 8003c14:	f00b facd 	bl	800f1b2 <DbgTraceGetFileName>
 8003c18:	4601      	mov	r1, r0
 8003c1a:	f240 2305 	movw	r3, #517	@ 0x205
 8003c1e:	4a5f      	ldr	r2, [pc, #380]	@ (8003d9c <SVCCTL_App_Notification+0x2ec>)
 8003c20:	485f      	ldr	r0, [pc, #380]	@ (8003da0 <SVCCTL_App_Notification+0x2f0>)
 8003c22:	f00e f915 	bl	8011e50 <iprintf>
 8003c26:	4864      	ldr	r0, [pc, #400]	@ (8003db8 <SVCCTL_App_Notification+0x308>)
 8003c28:	f00e f97a 	bl	8011f20 <puts>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\r\n     - Connection latency:    %d\r\n     - Supervision Timeout: %d ms\n\r",
 8003c2c:	485a      	ldr	r0, [pc, #360]	@ (8003d98 <SVCCTL_App_Notification+0x2e8>)
 8003c2e:	f00b fac0 	bl	800f1b2 <DbgTraceGetFileName>
 8003c32:	4601      	mov	r1, r0
 8003c34:	f240 2306 	movw	r3, #518	@ 0x206
 8003c38:	4a58      	ldr	r2, [pc, #352]	@ (8003d9c <SVCCTL_App_Notification+0x2ec>)
 8003c3a:	4859      	ldr	r0, [pc, #356]	@ (8003da0 <SVCCTL_App_Notification+0x2f0>)
 8003c3c:	f00e f908 	bl	8011e50 <iprintf>
 8003c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c42:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7fc fc43 	bl	80004d4 <__aeabi_i2d>
 8003c4e:	f04f 0200 	mov.w	r2, #0
 8003c52:	4b5a      	ldr	r3, [pc, #360]	@ (8003dbc <SVCCTL_App_Notification+0x30c>)
 8003c54:	f7fc fca8 	bl	80005a8 <__aeabi_dmul>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4610      	mov	r0, r2
 8003c5e:	4619      	mov	r1, r3
 8003c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c62:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	461c      	mov	r4, r3
 8003c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c6c:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	461a      	mov	r2, r3
 8003c74:	4613      	mov	r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	4413      	add	r3, r2
 8003c7a:	005b      	lsls	r3, r3, #1
 8003c7c:	9301      	str	r3, [sp, #4]
 8003c7e:	9400      	str	r4, [sp, #0]
 8003c80:	4602      	mov	r2, r0
 8003c82:	460b      	mov	r3, r1
 8003c84:	484e      	ldr	r0, [pc, #312]	@ (8003dc0 <SVCCTL_App_Notification+0x310>)
 8003c86:	f00e f8e3 	bl	8011e50 <iprintf>
          break;
 8003c8a:	e16b      	b.n	8003f64 <SVCCTL_App_Notification+0x4b4>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 8003c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c8e:	3301      	adds	r3, #1
 8003c90:	633b      	str	r3, [r7, #48]	@ 0x30
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 8003c92:	4841      	ldr	r0, [pc, #260]	@ (8003d98 <SVCCTL_App_Notification+0x2e8>)
 8003c94:	f00b fa8d 	bl	800f1b2 <DbgTraceGetFileName>
 8003c98:	4601      	mov	r1, r0
 8003c9a:	f240 2313 	movw	r3, #531	@ 0x213
 8003c9e:	4a3f      	ldr	r2, [pc, #252]	@ (8003d9c <SVCCTL_App_Notification+0x2ec>)
 8003ca0:	483f      	ldr	r0, [pc, #252]	@ (8003da0 <SVCCTL_App_Notification+0x2f0>)
 8003ca2:	f00e f8d5 	bl	8011e50 <iprintf>
 8003ca6:	4847      	ldr	r0, [pc, #284]	@ (8003dc4 <SVCCTL_App_Notification+0x314>)
 8003ca8:	f00e f93a 	bl	8011f20 <puts>
          if (p_evt_le_phy_update_complete->Status == 0)
 8003cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10d      	bne.n	8003cd0 <SVCCTL_App_Notification+0x220>
            APP_DBG_MSG("status ok \r\n");
 8003cb4:	4838      	ldr	r0, [pc, #224]	@ (8003d98 <SVCCTL_App_Notification+0x2e8>)
 8003cb6:	f00b fa7c 	bl	800f1b2 <DbgTraceGetFileName>
 8003cba:	4601      	mov	r1, r0
 8003cbc:	f240 2316 	movw	r3, #534	@ 0x216
 8003cc0:	4a36      	ldr	r2, [pc, #216]	@ (8003d9c <SVCCTL_App_Notification+0x2ec>)
 8003cc2:	4837      	ldr	r0, [pc, #220]	@ (8003da0 <SVCCTL_App_Notification+0x2f0>)
 8003cc4:	f00e f8c4 	bl	8011e50 <iprintf>
 8003cc8:	483f      	ldr	r0, [pc, #252]	@ (8003dc8 <SVCCTL_App_Notification+0x318>)
 8003cca:	f00e f929 	bl	8011f20 <puts>
 8003cce:	e00c      	b.n	8003cea <SVCCTL_App_Notification+0x23a>
            APP_DBG_MSG("status nok \r\n");
 8003cd0:	4831      	ldr	r0, [pc, #196]	@ (8003d98 <SVCCTL_App_Notification+0x2e8>)
 8003cd2:	f00b fa6e 	bl	800f1b2 <DbgTraceGetFileName>
 8003cd6:	4601      	mov	r1, r0
 8003cd8:	f240 231a 	movw	r3, #538	@ 0x21a
 8003cdc:	4a2f      	ldr	r2, [pc, #188]	@ (8003d9c <SVCCTL_App_Notification+0x2ec>)
 8003cde:	4830      	ldr	r0, [pc, #192]	@ (8003da0 <SVCCTL_App_Notification+0x2f0>)
 8003ce0:	f00e f8b6 	bl	8011e50 <iprintf>
 8003ce4:	4839      	ldr	r0, [pc, #228]	@ (8003dcc <SVCCTL_App_Notification+0x31c>)
 8003ce6:	f00e f91b 	bl	8011f20 <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 8003cea:	4b2a      	ldr	r3, [pc, #168]	@ (8003d94 <SVCCTL_App_Notification+0x2e4>)
 8003cec:	8adb      	ldrh	r3, [r3, #22]
 8003cee:	f107 021e 	add.w	r2, r7, #30
 8003cf2:	f107 011f 	add.w	r1, r7, #31
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f00b f960 	bl	800efbc <hci_le_read_phy>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8003d02:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00d      	beq.n	8003d26 <SVCCTL_App_Notification+0x276>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 8003d0a:	4823      	ldr	r0, [pc, #140]	@ (8003d98 <SVCCTL_App_Notification+0x2e8>)
 8003d0c:	f00b fa51 	bl	800f1b2 <DbgTraceGetFileName>
 8003d10:	4601      	mov	r1, r0
 8003d12:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8003d16:	4a21      	ldr	r2, [pc, #132]	@ (8003d9c <SVCCTL_App_Notification+0x2ec>)
 8003d18:	4821      	ldr	r0, [pc, #132]	@ (8003da0 <SVCCTL_App_Notification+0x2f0>)
 8003d1a:	f00e f899 	bl	8011e50 <iprintf>
 8003d1e:	482c      	ldr	r0, [pc, #176]	@ (8003dd0 <SVCCTL_App_Notification+0x320>)
 8003d20:	f00e f8fe 	bl	8011f20 <puts>
          break;
 8003d24:	e11e      	b.n	8003f64 <SVCCTL_App_Notification+0x4b4>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \r\n");
 8003d26:	481c      	ldr	r0, [pc, #112]	@ (8003d98 <SVCCTL_App_Notification+0x2e8>)
 8003d28:	f00b fa43 	bl	800f1b2 <DbgTraceGetFileName>
 8003d2c:	4601      	mov	r1, r0
 8003d2e:	f44f 7309 	mov.w	r3, #548	@ 0x224
 8003d32:	4a1a      	ldr	r2, [pc, #104]	@ (8003d9c <SVCCTL_App_Notification+0x2ec>)
 8003d34:	481a      	ldr	r0, [pc, #104]	@ (8003da0 <SVCCTL_App_Notification+0x2f0>)
 8003d36:	f00e f88b 	bl	8011e50 <iprintf>
 8003d3a:	4826      	ldr	r0, [pc, #152]	@ (8003dd4 <SVCCTL_App_Notification+0x324>)
 8003d3c:	f00e f8f0 	bl	8011f20 <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 8003d40:	7ffb      	ldrb	r3, [r7, #31]
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d114      	bne.n	8003d70 <SVCCTL_App_Notification+0x2c0>
 8003d46:	7fbb      	ldrb	r3, [r7, #30]
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d111      	bne.n	8003d70 <SVCCTL_App_Notification+0x2c0>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003d4c:	4812      	ldr	r0, [pc, #72]	@ (8003d98 <SVCCTL_App_Notification+0x2e8>)
 8003d4e:	f00b fa30 	bl	800f1b2 <DbgTraceGetFileName>
 8003d52:	4601      	mov	r1, r0
 8003d54:	f44f 730a 	mov.w	r3, #552	@ 0x228
 8003d58:	4a10      	ldr	r2, [pc, #64]	@ (8003d9c <SVCCTL_App_Notification+0x2ec>)
 8003d5a:	4811      	ldr	r0, [pc, #68]	@ (8003da0 <SVCCTL_App_Notification+0x2f0>)
 8003d5c:	f00e f878 	bl	8011e50 <iprintf>
 8003d60:	7ffb      	ldrb	r3, [r7, #31]
 8003d62:	4619      	mov	r1, r3
 8003d64:	7fbb      	ldrb	r3, [r7, #30]
 8003d66:	461a      	mov	r2, r3
 8003d68:	481b      	ldr	r0, [pc, #108]	@ (8003dd8 <SVCCTL_App_Notification+0x328>)
 8003d6a:	f00e f871 	bl	8011e50 <iprintf>
          break;
 8003d6e:	e0f9      	b.n	8003f64 <SVCCTL_App_Notification+0x4b4>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003d70:	4809      	ldr	r0, [pc, #36]	@ (8003d98 <SVCCTL_App_Notification+0x2e8>)
 8003d72:	f00b fa1e 	bl	800f1b2 <DbgTraceGetFileName>
 8003d76:	4601      	mov	r1, r0
 8003d78:	f44f 730b 	mov.w	r3, #556	@ 0x22c
 8003d7c:	4a07      	ldr	r2, [pc, #28]	@ (8003d9c <SVCCTL_App_Notification+0x2ec>)
 8003d7e:	4808      	ldr	r0, [pc, #32]	@ (8003da0 <SVCCTL_App_Notification+0x2f0>)
 8003d80:	f00e f866 	bl	8011e50 <iprintf>
 8003d84:	7ffb      	ldrb	r3, [r7, #31]
 8003d86:	4619      	mov	r1, r3
 8003d88:	7fbb      	ldrb	r3, [r7, #30]
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	4812      	ldr	r0, [pc, #72]	@ (8003dd8 <SVCCTL_App_Notification+0x328>)
 8003d8e:	f00e f85f 	bl	8011e50 <iprintf>
          break;
 8003d92:	e0e7      	b.n	8003f64 <SVCCTL_App_Notification+0x4b4>
 8003d94:	20000870 	.word	0x20000870
 8003d98:	080144f8 	.word	0x080144f8
 8003d9c:	08015f74 	.word	0x08015f74
 8003da0:	08014584 	.word	0x08014584
 8003da4:	080146b0 	.word	0x080146b0
 8003da8:	080146dc 	.word	0x080146dc
 8003dac:	080145fc 	.word	0x080145fc
 8003db0:	08014654 	.word	0x08014654
 8003db4:	08014668 	.word	0x08014668
 8003db8:	08014718 	.word	0x08014718
 8003dbc:	3ff40000 	.word	0x3ff40000
 8003dc0:	08014750 	.word	0x08014750
 8003dc4:	080147c0 	.word	0x080147c0
 8003dc8:	080147f0 	.word	0x080147f0
 8003dcc:	08014800 	.word	0x08014800
 8003dd0:	08014810 	.word	0x08014810
 8003dd4:	08014830 	.word	0x08014830
 8003dd8:	08014854 	.word	0x08014854
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8003ddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dde:	3301      	adds	r3, #1
 8003de0:	62bb      	str	r3, [r7, #40]	@ 0x28
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8003de2:	4bac      	ldr	r3, [pc, #688]	@ (8004094 <SVCCTL_App_Notification+0x5e4>)
 8003de4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7fe fb05 	bl	80023f8 <HW_TS_Stop>
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 8003dee:	48aa      	ldr	r0, [pc, #680]	@ (8004098 <SVCCTL_App_Notification+0x5e8>)
 8003df0:	f00b f9df 	bl	800f1b2 <DbgTraceGetFileName>
 8003df4:	4601      	mov	r1, r0
 8003df6:	f240 233d 	movw	r3, #573	@ 0x23d
 8003dfa:	4aa8      	ldr	r2, [pc, #672]	@ (800409c <SVCCTL_App_Notification+0x5ec>)
 8003dfc:	48a8      	ldr	r0, [pc, #672]	@ (80040a0 <SVCCTL_App_Notification+0x5f0>)
 8003dfe:	f00e f827 	bl	8011e50 <iprintf>
 8003e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e04:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	48a5      	ldr	r0, [pc, #660]	@ (80040a4 <SVCCTL_App_Notification+0x5f4>)
 8003e0e:	f00e f81f 	bl	8011e50 <iprintf>
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003e12:	48a1      	ldr	r0, [pc, #644]	@ (8004098 <SVCCTL_App_Notification+0x5e8>)
 8003e14:	f00b f9cd 	bl	800f1b2 <DbgTraceGetFileName>
 8003e18:	4601      	mov	r1, r0
 8003e1a:	f240 233e 	movw	r3, #574	@ 0x23e
 8003e1e:	4a9f      	ldr	r2, [pc, #636]	@ (800409c <SVCCTL_App_Notification+0x5ec>)
 8003e20:	489f      	ldr	r0, [pc, #636]	@ (80040a0 <SVCCTL_App_Notification+0x5f0>)
 8003e22:	f00e f815 	bl	8011e50 <iprintf>
 8003e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e28:	7a9b      	ldrb	r3, [r3, #10]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e2e:	7a5b      	ldrb	r3, [r3, #9]
 8003e30:	461c      	mov	r4, r3
 8003e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e34:	7a1b      	ldrb	r3, [r3, #8]
 8003e36:	461d      	mov	r5, r3
 8003e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e3a:	79db      	ldrb	r3, [r3, #7]
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e40:	799b      	ldrb	r3, [r3, #6]
 8003e42:	4619      	mov	r1, r3
 8003e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e46:	795b      	ldrb	r3, [r3, #5]
 8003e48:	9302      	str	r3, [sp, #8]
 8003e4a:	9101      	str	r1, [sp, #4]
 8003e4c:	9200      	str	r2, [sp, #0]
 8003e4e:	462b      	mov	r3, r5
 8003e50:	4622      	mov	r2, r4
 8003e52:	4601      	mov	r1, r0
 8003e54:	4894      	ldr	r0, [pc, #592]	@ (80040a8 <SVCCTL_App_Notification+0x5f8>)
 8003e56:	f00d fffb 	bl	8011e50 <iprintf>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\r\n     - Connection latency:    %d\r\n     - Supervision Timeout: %d ms\n\r",
 8003e5a:	488f      	ldr	r0, [pc, #572]	@ (8004098 <SVCCTL_App_Notification+0x5e8>)
 8003e5c:	f00b f9a9 	bl	800f1b2 <DbgTraceGetFileName>
 8003e60:	4601      	mov	r1, r0
 8003e62:	f240 2345 	movw	r3, #581	@ 0x245
 8003e66:	4a8d      	ldr	r2, [pc, #564]	@ (800409c <SVCCTL_App_Notification+0x5ec>)
 8003e68:	488d      	ldr	r0, [pc, #564]	@ (80040a0 <SVCCTL_App_Notification+0x5f0>)
 8003e6a:	f00d fff1 	bl	8011e50 <iprintf>
 8003e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e70:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fc fb2c 	bl	80004d4 <__aeabi_i2d>
 8003e7c:	f04f 0200 	mov.w	r2, #0
 8003e80:	4b8a      	ldr	r3, [pc, #552]	@ (80040ac <SVCCTL_App_Notification+0x5fc>)
 8003e82:	f7fc fb91 	bl	80005a8 <__aeabi_dmul>
 8003e86:	4602      	mov	r2, r0
 8003e88:	460b      	mov	r3, r1
 8003e8a:	4610      	mov	r0, r2
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e90:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	461c      	mov	r4, r3
 8003e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e9a:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	4413      	add	r3, r2
 8003ea8:	005b      	lsls	r3, r3, #1
 8003eaa:	9301      	str	r3, [sp, #4]
 8003eac:	9400      	str	r4, [sp, #0]
 8003eae:	4602      	mov	r2, r0
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	487f      	ldr	r0, [pc, #508]	@ (80040b0 <SVCCTL_App_Notification+0x600>)
 8003eb4:	f00d ffcc 	bl	8011e50 <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8003eb8:	4b76      	ldr	r3, [pc, #472]	@ (8004094 <SVCCTL_App_Notification+0x5e4>)
 8003eba:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003ebe:	2b04      	cmp	r3, #4
 8003ec0:	d104      	bne.n	8003ecc <SVCCTL_App_Notification+0x41c>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8003ec2:	4b74      	ldr	r3, [pc, #464]	@ (8004094 <SVCCTL_App_Notification+0x5e4>)
 8003ec4:	2206      	movs	r2, #6
 8003ec6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8003eca:	e003      	b.n	8003ed4 <SVCCTL_App_Notification+0x424>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8003ecc:	4b71      	ldr	r3, [pc, #452]	@ (8004094 <SVCCTL_App_Notification+0x5e4>)
 8003ece:	2205      	movs	r2, #5
 8003ed0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8003ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003eda:	b29a      	uxth	r2, r3
 8003edc:	4b6d      	ldr	r3, [pc, #436]	@ (8004094 <SVCCTL_App_Notification+0x5e4>)
 8003ede:	82da      	strh	r2, [r3, #22]
          bdaddr= BleGetBdAddress();
 8003ee0:	f000 fe80 	bl	8004be4 <BleGetBdAddress>
 8003ee4:	6278      	str	r0, [r7, #36]	@ 0x24
          sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee8:	3305      	adds	r3, #5
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	461d      	mov	r5, r3
 8003eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef0:	3304      	adds	r3, #4
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	461e      	mov	r6, r3
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef8:	3303      	adds	r3, #3
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	461a      	mov	r2, r3
 8003efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f00:	3302      	adds	r3, #2
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	4619      	mov	r1, r3
 8003f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f08:	3301      	adds	r3, #1
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	461c      	mov	r4, r3
 8003f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	f107 0008 	add.w	r0, r7, #8
 8003f16:	9303      	str	r3, [sp, #12]
 8003f18:	9402      	str	r4, [sp, #8]
 8003f1a:	9101      	str	r1, [sp, #4]
 8003f1c:	9200      	str	r2, [sp, #0]
 8003f1e:	4633      	mov	r3, r6
 8003f20:	462a      	mov	r2, r5
 8003f22:	4964      	ldr	r1, [pc, #400]	@ (80040b4 <SVCCTL_App_Notification+0x604>)
 8003f24:	f00e f804 	bl	8011f30 <siprintf>
          UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003f28:	f00c fcf4 	bl	8010914 <UTIL_LCD_GetFont>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	88db      	ldrh	r3, [r3, #6]
 8003f30:	4619      	mov	r1, r3
 8003f32:	f107 0208 	add.w	r2, r7, #8
 8003f36:	2303      	movs	r3, #3
 8003f38:	2000      	movs	r0, #0
 8003f3a:	f00c fd4d 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
          UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"CONNECTED  ", LEFT_MODE);
 8003f3e:	f00c fce9 	bl	8010914 <UTIL_LCD_GetFont>
 8003f42:	4603      	mov	r3, r0
 8003f44:	88db      	ldrh	r3, [r3, #6]
 8003f46:	461a      	mov	r2, r3
 8003f48:	4613      	mov	r3, r2
 8003f4a:	005b      	lsls	r3, r3, #1
 8003f4c:	4413      	add	r3, r2
 8003f4e:	4619      	mov	r1, r3
 8003f50:	2303      	movs	r3, #3
 8003f52:	4a59      	ldr	r2, [pc, #356]	@ (80040b8 <SVCCTL_App_Notification+0x608>)
 8003f54:	2000      	movs	r0, #0
 8003f56:	f00c fd3f 	bl	80109d8 <UTIL_LCD_DisplayStringAt>
          BSP_LCD_Refresh(0);
 8003f5a:	2000      	movs	r0, #0
 8003f5c:	f004 fb7a 	bl	8008654 <BSP_LCD_Refresh>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8003f60:	e000      	b.n	8003f64 <SVCCTL_App_Notification+0x4b4>
          break;
 8003f62:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8003f64:	e1d1      	b.n	800430a <SVCCTL_App_Notification+0x85a>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8003f66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f68:	3302      	adds	r3, #2
 8003f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      switch (p_blecore_evt->ecode)
 8003f6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f6e:	881b      	ldrh	r3, [r3, #0]
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	f240 420a 	movw	r2, #1034	@ 0x40a
 8003f76:	4293      	cmp	r3, r2
 8003f78:	dc22      	bgt.n	8003fc0 <SVCCTL_App_Notification+0x510>
 8003f7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f7e:	f2c0 81c3 	blt.w	8004308 <SVCCTL_App_Notification+0x858>
 8003f82:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003f86:	2b0a      	cmp	r3, #10
 8003f88:	f200 81be 	bhi.w	8004308 <SVCCTL_App_Notification+0x858>
 8003f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f94 <SVCCTL_App_Notification+0x4e4>)
 8003f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f92:	bf00      	nop
 8003f94:	08003fcd 	.word	0x08003fcd
 8003f98:	0800423b 	.word	0x0800423b
 8003f9c:	08003fe9 	.word	0x08003fe9
 8003fa0:	0800405b 	.word	0x0800405b
 8003fa4:	08004077 	.word	0x08004077
 8003fa8:	080040d9 	.word	0x080040d9
 8003fac:	08004309 	.word	0x08004309
 8003fb0:	080042c1 	.word	0x080042c1
 8003fb4:	08004149 	.word	0x08004149
 8003fb8:	08004181 	.word	0x08004181
 8003fbc:	08004165 	.word	0x08004165
 8003fc0:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	f000 8189 	beq.w	80042dc <SVCCTL_App_Notification+0x82c>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003fca:	e19d      	b.n	8004308 <SVCCTL_App_Notification+0x858>
          APP_DBG_MSG(">>== ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 8003fcc:	4832      	ldr	r0, [pc, #200]	@ (8004098 <SVCCTL_App_Notification+0x5e8>)
 8003fce:	f00b f8f0 	bl	800f1b2 <DbgTraceGetFileName>
 8003fd2:	4601      	mov	r1, r0
 8003fd4:	f44f 731e 	mov.w	r3, #632	@ 0x278
 8003fd8:	4a30      	ldr	r2, [pc, #192]	@ (800409c <SVCCTL_App_Notification+0x5ec>)
 8003fda:	4831      	ldr	r0, [pc, #196]	@ (80040a0 <SVCCTL_App_Notification+0x5f0>)
 8003fdc:	f00d ff38 	bl	8011e50 <iprintf>
 8003fe0:	4836      	ldr	r0, [pc, #216]	@ (80040bc <SVCCTL_App_Notification+0x60c>)
 8003fe2:	f00d ff9d 	bl	8011f20 <puts>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 8003fe6:	e18c      	b.n	8004302 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 8003fe8:	482b      	ldr	r0, [pc, #172]	@ (8004098 <SVCCTL_App_Notification+0x5e8>)
 8003fea:	f00b f8e2 	bl	800f1b2 <DbgTraceGetFileName>
 8003fee:	4601      	mov	r1, r0
 8003ff0:	f44f 731f 	mov.w	r3, #636	@ 0x27c
 8003ff4:	4a29      	ldr	r2, [pc, #164]	@ (800409c <SVCCTL_App_Notification+0x5ec>)
 8003ff6:	482a      	ldr	r0, [pc, #168]	@ (80040a0 <SVCCTL_App_Notification+0x5f0>)
 8003ff8:	f00d ff2a 	bl	8011e50 <iprintf>
 8003ffc:	4830      	ldr	r0, [pc, #192]	@ (80040c0 <SVCCTL_App_Notification+0x610>)
 8003ffe:	f00d ff8f 	bl	8011f20 <puts>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,123456);
 8004002:	4b24      	ldr	r3, [pc, #144]	@ (8004094 <SVCCTL_App_Notification+0x5e4>)
 8004004:	8adb      	ldrh	r3, [r3, #22]
 8004006:	492f      	ldr	r1, [pc, #188]	@ (80040c4 <SVCCTL_App_Notification+0x614>)
 8004008:	4618      	mov	r0, r3
 800400a:	f00a f839 	bl	800e080 <aci_gap_pass_key_resp>
 800400e:	4603      	mov	r3, r0
 8004010:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8004014:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004018:	2b00      	cmp	r3, #0
 800401a:	d010      	beq.n	800403e <SVCCTL_App_Notification+0x58e>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 800401c:	481e      	ldr	r0, [pc, #120]	@ (8004098 <SVCCTL_App_Notification+0x5e8>)
 800401e:	f00b f8c8 	bl	800f1b2 <DbgTraceGetFileName>
 8004022:	4601      	mov	r1, r0
 8004024:	f240 2381 	movw	r3, #641	@ 0x281
 8004028:	4a1c      	ldr	r2, [pc, #112]	@ (800409c <SVCCTL_App_Notification+0x5ec>)
 800402a:	481d      	ldr	r0, [pc, #116]	@ (80040a0 <SVCCTL_App_Notification+0x5f0>)
 800402c:	f00d ff10 	bl	8011e50 <iprintf>
 8004030:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004034:	4619      	mov	r1, r3
 8004036:	4824      	ldr	r0, [pc, #144]	@ (80040c8 <SVCCTL_App_Notification+0x618>)
 8004038:	f00d ff0a 	bl	8011e50 <iprintf>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 800403c:	e161      	b.n	8004302 <SVCCTL_App_Notification+0x852>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 800403e:	4816      	ldr	r0, [pc, #88]	@ (8004098 <SVCCTL_App_Notification+0x5e8>)
 8004040:	f00b f8b7 	bl	800f1b2 <DbgTraceGetFileName>
 8004044:	4601      	mov	r1, r0
 8004046:	f240 2385 	movw	r3, #645	@ 0x285
 800404a:	4a14      	ldr	r2, [pc, #80]	@ (800409c <SVCCTL_App_Notification+0x5ec>)
 800404c:	4814      	ldr	r0, [pc, #80]	@ (80040a0 <SVCCTL_App_Notification+0x5f0>)
 800404e:	f00d feff 	bl	8011e50 <iprintf>
 8004052:	481e      	ldr	r0, [pc, #120]	@ (80040cc <SVCCTL_App_Notification+0x61c>)
 8004054:	f00d ff64 	bl	8011f20 <puts>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 8004058:	e153      	b.n	8004302 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE\n");
 800405a:	480f      	ldr	r0, [pc, #60]	@ (8004098 <SVCCTL_App_Notification+0x5e8>)
 800405c:	f00b f8a9 	bl	800f1b2 <DbgTraceGetFileName>
 8004060:	4601      	mov	r1, r0
 8004062:	f240 238a 	movw	r3, #650	@ 0x28a
 8004066:	4a0d      	ldr	r2, [pc, #52]	@ (800409c <SVCCTL_App_Notification+0x5ec>)
 8004068:	480d      	ldr	r0, [pc, #52]	@ (80040a0 <SVCCTL_App_Notification+0x5f0>)
 800406a:	f00d fef1 	bl	8011e50 <iprintf>
 800406e:	4818      	ldr	r0, [pc, #96]	@ (80040d0 <SVCCTL_App_Notification+0x620>)
 8004070:	f00d ff56 	bl	8011f20 <puts>
          break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 8004074:	e145      	b.n	8004302 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG("==>> ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE \n");
 8004076:	4808      	ldr	r0, [pc, #32]	@ (8004098 <SVCCTL_App_Notification+0x5e8>)
 8004078:	f00b f89b 	bl	800f1b2 <DbgTraceGetFileName>
 800407c:	4601      	mov	r1, r0
 800407e:	f240 238e 	movw	r3, #654	@ 0x28e
 8004082:	4a06      	ldr	r2, [pc, #24]	@ (800409c <SVCCTL_App_Notification+0x5ec>)
 8004084:	4806      	ldr	r0, [pc, #24]	@ (80040a0 <SVCCTL_App_Notification+0x5f0>)
 8004086:	f00d fee3 	bl	8011e50 <iprintf>
 800408a:	4812      	ldr	r0, [pc, #72]	@ (80040d4 <SVCCTL_App_Notification+0x624>)
 800408c:	f00d ff48 	bl	8011f20 <puts>
          break; /* ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE */
 8004090:	e137      	b.n	8004302 <SVCCTL_App_Notification+0x852>
 8004092:	bf00      	nop
 8004094:	20000870 	.word	0x20000870
 8004098:	080144f8 	.word	0x080144f8
 800409c:	08015f74 	.word	0x08015f74
 80040a0:	08014584 	.word	0x08014584
 80040a4:	08014878 	.word	0x08014878
 80040a8:	080148c4 	.word	0x080148c4
 80040ac:	3ff40000 	.word	0x3ff40000
 80040b0:	08014750 	.word	0x08014750
 80040b4:	080145fc 	.word	0x080145fc
 80040b8:	08014914 	.word	0x08014914
 80040bc:	08014920 	.word	0x08014920
 80040c0:	08014950 	.word	0x08014950
 80040c4:	0001e240 	.word	0x0001e240
 80040c8:	08014978 	.word	0x08014978
 80040cc:	080149ac 	.word	0x080149ac
 80040d0:	080149d4 	.word	0x080149d4
 80040d4:	08014a00 	.word	0x08014a00
          APP_DBG_MSG("==>> ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 80040d8:	488e      	ldr	r0, [pc, #568]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 80040da:	f00b f86a 	bl	800f1b2 <DbgTraceGetFileName>
 80040de:	4601      	mov	r1, r0
 80040e0:	f240 2392 	movw	r3, #658	@ 0x292
 80040e4:	4a8c      	ldr	r2, [pc, #560]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 80040e6:	488d      	ldr	r0, [pc, #564]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 80040e8:	f00d feb2 	bl	8011e50 <iprintf>
 80040ec:	488c      	ldr	r0, [pc, #560]	@ (8004320 <SVCCTL_App_Notification+0x870>)
 80040ee:	f00d ff17 	bl	8011f20 <puts>
          ret = aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 80040f2:	4b8c      	ldr	r3, [pc, #560]	@ (8004324 <SVCCTL_App_Notification+0x874>)
 80040f4:	8adb      	ldrh	r3, [r3, #22]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f00a f9e7 	bl	800e4ca <aci_gap_allow_rebond>
 80040fc:	4603      	mov	r3, r0
 80040fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8004102:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004106:	2b00      	cmp	r3, #0
 8004108:	d010      	beq.n	800412c <SVCCTL_App_Notification+0x67c>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Fail, reason: 0x%x\n", ret);
 800410a:	4882      	ldr	r0, [pc, #520]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 800410c:	f00b f851 	bl	800f1b2 <DbgTraceGetFileName>
 8004110:	4601      	mov	r1, r0
 8004112:	f240 2396 	movw	r3, #662	@ 0x296
 8004116:	4a80      	ldr	r2, [pc, #512]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 8004118:	4880      	ldr	r0, [pc, #512]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 800411a:	f00d fe99 	bl	8011e50 <iprintf>
 800411e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004122:	4619      	mov	r1, r3
 8004124:	4880      	ldr	r0, [pc, #512]	@ (8004328 <SVCCTL_App_Notification+0x878>)
 8004126:	f00d fe93 	bl	8011e50 <iprintf>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 800412a:	e0ea      	b.n	8004302 <SVCCTL_App_Notification+0x852>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Success \n");
 800412c:	4879      	ldr	r0, [pc, #484]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 800412e:	f00b f840 	bl	800f1b2 <DbgTraceGetFileName>
 8004132:	4601      	mov	r1, r0
 8004134:	f240 239a 	movw	r3, #666	@ 0x29a
 8004138:	4a77      	ldr	r2, [pc, #476]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 800413a:	4878      	ldr	r0, [pc, #480]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 800413c:	f00d fe88 	bl	8011e50 <iprintf>
 8004140:	487a      	ldr	r0, [pc, #488]	@ (800432c <SVCCTL_App_Notification+0x87c>)
 8004142:	f00d feed 	bl	8011f20 <puts>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 8004146:	e0dc      	b.n	8004302 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 8004148:	4872      	ldr	r0, [pc, #456]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 800414a:	f00b f832 	bl	800f1b2 <DbgTraceGetFileName>
 800414e:	4601      	mov	r1, r0
 8004150:	f240 239f 	movw	r3, #671	@ 0x29f
 8004154:	4a70      	ldr	r2, [pc, #448]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 8004156:	4871      	ldr	r0, [pc, #452]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 8004158:	f00d fe7a 	bl	8011e50 <iprintf>
 800415c:	4874      	ldr	r0, [pc, #464]	@ (8004330 <SVCCTL_App_Notification+0x880>)
 800415e:	f00d fedf 	bl	8011f20 <puts>
          break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 8004162:	e0ce      	b.n	8004302 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 8004164:	486b      	ldr	r0, [pc, #428]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 8004166:	f00b f824 	bl	800f1b2 <DbgTraceGetFileName>
 800416a:	4601      	mov	r1, r0
 800416c:	f240 23a3 	movw	r3, #675	@ 0x2a3
 8004170:	4a69      	ldr	r2, [pc, #420]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 8004172:	486a      	ldr	r0, [pc, #424]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 8004174:	f00d fe6c 	bl	8011e50 <iprintf>
 8004178:	486e      	ldr	r0, [pc, #440]	@ (8004334 <SVCCTL_App_Notification+0x884>)
 800417a:	f00d fed1 	bl	8011f20 <puts>
          break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 800417e:	e0c0      	b.n	8004302 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 8004180:	4864      	ldr	r0, [pc, #400]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 8004182:	f00b f816 	bl	800f1b2 <DbgTraceGetFileName>
 8004186:	4601      	mov	r1, r0
 8004188:	f240 23a7 	movw	r3, #679	@ 0x2a7
 800418c:	4a62      	ldr	r2, [pc, #392]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 800418e:	4863      	ldr	r0, [pc, #396]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 8004190:	f00d fe5e 	bl	8011e50 <iprintf>
 8004194:	4868      	ldr	r0, [pc, #416]	@ (8004338 <SVCCTL_App_Notification+0x888>)
 8004196:	f00d fec3 	bl	8011f20 <puts>
          APP_DBG_MSG("     - numeric_value = %ld\n",
 800419a:	485e      	ldr	r0, [pc, #376]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 800419c:	f00b f809 	bl	800f1b2 <DbgTraceGetFileName>
 80041a0:	4601      	mov	r1, r0
 80041a2:	f44f 732a 	mov.w	r3, #680	@ 0x2a8
 80041a6:	4a5c      	ldr	r2, [pc, #368]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 80041a8:	485c      	ldr	r0, [pc, #368]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 80041aa:	f00d fe51 	bl	8011e50 <iprintf>
 80041ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041b0:	3302      	adds	r3, #2
 80041b2:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80041b6:	4619      	mov	r1, r3
 80041b8:	4860      	ldr	r0, [pc, #384]	@ (800433c <SVCCTL_App_Notification+0x88c>)
 80041ba:	f00d fe49 	bl	8011e50 <iprintf>
          APP_DBG_MSG("     - Hex_value = %lx\n",
 80041be:	4855      	ldr	r0, [pc, #340]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 80041c0:	f00a fff7 	bl	800f1b2 <DbgTraceGetFileName>
 80041c4:	4601      	mov	r1, r0
 80041c6:	f240 23aa 	movw	r3, #682	@ 0x2aa
 80041ca:	4a53      	ldr	r2, [pc, #332]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 80041cc:	4853      	ldr	r0, [pc, #332]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 80041ce:	f00d fe3f 	bl	8011e50 <iprintf>
 80041d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041d4:	3302      	adds	r3, #2
 80041d6:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80041da:	4619      	mov	r1, r3
 80041dc:	4858      	ldr	r0, [pc, #352]	@ (8004340 <SVCCTL_App_Notification+0x890>)
 80041de:	f00d fe37 	bl	8011e50 <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES); /* CONFIRM_YES = 1 */
 80041e2:	4b50      	ldr	r3, [pc, #320]	@ (8004324 <SVCCTL_App_Notification+0x874>)
 80041e4:	8adb      	ldrh	r3, [r3, #22]
 80041e6:	2101      	movs	r1, #1
 80041e8:	4618      	mov	r0, r3
 80041ea:	f00a f9c2 	bl	800e572 <aci_gap_numeric_comparison_value_confirm_yesno>
 80041ee:	4603      	mov	r3, r0
 80041f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 80041f4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d010      	beq.n	800421e <SVCCTL_App_Notification+0x76e>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 80041fc:	4845      	ldr	r0, [pc, #276]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 80041fe:	f00a ffd8 	bl	800f1b2 <DbgTraceGetFileName>
 8004202:	4601      	mov	r1, r0
 8004204:	f240 23af 	movw	r3, #687	@ 0x2af
 8004208:	4a43      	ldr	r2, [pc, #268]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 800420a:	4844      	ldr	r0, [pc, #272]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 800420c:	f00d fe20 	bl	8011e50 <iprintf>
 8004210:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004214:	4619      	mov	r1, r3
 8004216:	484b      	ldr	r0, [pc, #300]	@ (8004344 <SVCCTL_App_Notification+0x894>)
 8004218:	f00d fe1a 	bl	8011e50 <iprintf>
          break;
 800421c:	e071      	b.n	8004302 <SVCCTL_App_Notification+0x852>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 800421e:	483d      	ldr	r0, [pc, #244]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 8004220:	f00a ffc7 	bl	800f1b2 <DbgTraceGetFileName>
 8004224:	4601      	mov	r1, r0
 8004226:	f240 23b3 	movw	r3, #691	@ 0x2b3
 800422a:	4a3b      	ldr	r2, [pc, #236]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 800422c:	483b      	ldr	r0, [pc, #236]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 800422e:	f00d fe0f 	bl	8011e50 <iprintf>
 8004232:	4845      	ldr	r0, [pc, #276]	@ (8004348 <SVCCTL_App_Notification+0x898>)
 8004234:	f00d fe74 	bl	8011f20 <puts>
          break;
 8004238:	e063      	b.n	8004302 <SVCCTL_App_Notification+0x852>
          pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 800423a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800423c:	3302      	adds	r3, #2
 800423e:	63bb      	str	r3, [r7, #56]	@ 0x38
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 8004240:	4834      	ldr	r0, [pc, #208]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 8004242:	f00a ffb6 	bl	800f1b2 <DbgTraceGetFileName>
 8004246:	4601      	mov	r1, r0
 8004248:	f240 23bb 	movw	r3, #699	@ 0x2bb
 800424c:	4a32      	ldr	r2, [pc, #200]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 800424e:	4833      	ldr	r0, [pc, #204]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 8004250:	f00d fdfe 	bl	8011e50 <iprintf>
 8004254:	483d      	ldr	r0, [pc, #244]	@ (800434c <SVCCTL_App_Notification+0x89c>)
 8004256:	f00d fe63 	bl	8011f20 <puts>
          if (pairing_complete->Status == 0)
 800425a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800425c:	789b      	ldrb	r3, [r3, #2]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10d      	bne.n	800427e <SVCCTL_App_Notification+0x7ce>
            APP_DBG_MSG("     - Pairing Success\n");
 8004262:	482c      	ldr	r0, [pc, #176]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 8004264:	f00a ffa5 	bl	800f1b2 <DbgTraceGetFileName>
 8004268:	4601      	mov	r1, r0
 800426a:	f240 23be 	movw	r3, #702	@ 0x2be
 800426e:	4a2a      	ldr	r2, [pc, #168]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 8004270:	482a      	ldr	r0, [pc, #168]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 8004272:	f00d fded 	bl	8011e50 <iprintf>
 8004276:	4836      	ldr	r0, [pc, #216]	@ (8004350 <SVCCTL_App_Notification+0x8a0>)
 8004278:	f00d fe52 	bl	8011f20 <puts>
 800427c:	e012      	b.n	80042a4 <SVCCTL_App_Notification+0x7f4>
            APP_DBG_MSG("     - Pairing KO \r\n     - Status: 0x%x\r\n     - Reason: 0x%x\n",pairing_complete->Status, pairing_complete->Reason);
 800427e:	4825      	ldr	r0, [pc, #148]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 8004280:	f00a ff97 	bl	800f1b2 <DbgTraceGetFileName>
 8004284:	4601      	mov	r1, r0
 8004286:	f240 23c2 	movw	r3, #706	@ 0x2c2
 800428a:	4a23      	ldr	r2, [pc, #140]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 800428c:	4823      	ldr	r0, [pc, #140]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 800428e:	f00d fddf 	bl	8011e50 <iprintf>
 8004292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004294:	789b      	ldrb	r3, [r3, #2]
 8004296:	4619      	mov	r1, r3
 8004298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800429a:	78db      	ldrb	r3, [r3, #3]
 800429c:	461a      	mov	r2, r3
 800429e:	482d      	ldr	r0, [pc, #180]	@ (8004354 <SVCCTL_App_Notification+0x8a4>)
 80042a0:	f00d fdd6 	bl	8011e50 <iprintf>
          APP_DBG_MSG("\n");
 80042a4:	481b      	ldr	r0, [pc, #108]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 80042a6:	f00a ff84 	bl	800f1b2 <DbgTraceGetFileName>
 80042aa:	4601      	mov	r1, r0
 80042ac:	f44f 7331 	mov.w	r3, #708	@ 0x2c4
 80042b0:	4a19      	ldr	r2, [pc, #100]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 80042b2:	481a      	ldr	r0, [pc, #104]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 80042b4:	f00d fdcc 	bl	8011e50 <iprintf>
 80042b8:	4827      	ldr	r0, [pc, #156]	@ (8004358 <SVCCTL_App_Notification+0x8a8>)
 80042ba:	f00d fe31 	bl	8011f20 <puts>
          break;    
 80042be:	e020      	b.n	8004302 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 80042c0:	4814      	ldr	r0, [pc, #80]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 80042c2:	f00a ff76 	bl	800f1b2 <DbgTraceGetFileName>
 80042c6:	4601      	mov	r1, r0
 80042c8:	f240 23ca 	movw	r3, #714	@ 0x2ca
 80042cc:	4a12      	ldr	r2, [pc, #72]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 80042ce:	4813      	ldr	r0, [pc, #76]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 80042d0:	f00d fdbe 	bl	8011e50 <iprintf>
 80042d4:	4821      	ldr	r0, [pc, #132]	@ (800435c <SVCCTL_App_Notification+0x8ac>)
 80042d6:	f00d fe23 	bl	8011f20 <puts>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 80042da:	e012      	b.n	8004302 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 80042dc:	480d      	ldr	r0, [pc, #52]	@ (8004314 <SVCCTL_App_Notification+0x864>)
 80042de:	f00a ff68 	bl	800f1b2 <DbgTraceGetFileName>
 80042e2:	4601      	mov	r1, r0
 80042e4:	f240 23d2 	movw	r3, #722	@ 0x2d2
 80042e8:	4a0b      	ldr	r2, [pc, #44]	@ (8004318 <SVCCTL_App_Notification+0x868>)
 80042ea:	480c      	ldr	r0, [pc, #48]	@ (800431c <SVCCTL_App_Notification+0x86c>)
 80042ec:	f00d fdb0 	bl	8011e50 <iprintf>
 80042f0:	481b      	ldr	r0, [pc, #108]	@ (8004360 <SVCCTL_App_Notification+0x8b0>)
 80042f2:	f00d fe15 	bl	8011f20 <puts>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 80042f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004324 <SVCCTL_App_Notification+0x874>)
 80042f8:	8adb      	ldrh	r3, [r3, #22]
 80042fa:	4618      	mov	r0, r3
 80042fc:	f00a fc4c 	bl	800eb98 <aci_gatt_confirm_indication>
        break;
 8004300:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8004302:	e001      	b.n	8004308 <SVCCTL_App_Notification+0x858>
      break;
 8004304:	bf00      	nop
 8004306:	e000      	b.n	800430a <SVCCTL_App_Notification+0x85a>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8004308:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800430a:	2301      	movs	r3, #1
}
 800430c:	4618      	mov	r0, r3
 800430e:	374c      	adds	r7, #76	@ 0x4c
 8004310:	46bd      	mov	sp, r7
 8004312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004314:	080144f8 	.word	0x080144f8
 8004318:	08015f74 	.word	0x08015f74
 800431c:	08014584 	.word	0x08014584
 8004320:	08014a3c 	.word	0x08014a3c
 8004324:	20000870 	.word	0x20000870
 8004328:	08014a64 	.word	0x08014a64
 800432c:	08014a98 	.word	0x08014a98
 8004330:	08014ac0 	.word	0x08014ac0
 8004334:	08014af0 	.word	0x08014af0
 8004338:	08014b20 	.word	0x08014b20
 800433c:	08014b54 	.word	0x08014b54
 8004340:	08014b74 	.word	0x08014b74
 8004344:	08014b90 	.word	0x08014b90
 8004348:	08014be4 	.word	0x08014be4
 800434c:	08014c2c 	.word	0x08014c2c
 8004350:	08014c58 	.word	0x08014c58
 8004354:	08014c74 	.word	0x08014c74
 8004358:	08014cb4 	.word	0x08014cb4
 800435c:	08014cb8 	.word	0x08014cb8
 8004360:	08014ce4 	.word	0x08014ce4

08004364 <APP_BLE_Key_Button1_Action>:
  return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void APP_BLE_Key_Button1_Action(void)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800436a:	2392      	movs	r3, #146	@ 0x92
 800436c:	71fb      	strb	r3, [r7, #7]

  ret = aci_gap_clear_security_db();
 800436e:	f00a f888 	bl	800e482 <aci_gap_clear_security_db>
 8004372:	4603      	mov	r3, r0
 8004374:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS)
 8004376:	79fb      	ldrb	r3, [r7, #7]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00f      	beq.n	800439c <APP_BLE_Key_Button1_Action+0x38>
  {
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Fail, result: %d \n", ret);
 800437c:	4810      	ldr	r0, [pc, #64]	@ (80043c0 <APP_BLE_Key_Button1_Action+0x5c>)
 800437e:	f00a ff18 	bl	800f1b2 <DbgTraceGetFileName>
 8004382:	4601      	mov	r1, r0
 8004384:	f44f 733e 	mov.w	r3, #760	@ 0x2f8
 8004388:	4a0e      	ldr	r2, [pc, #56]	@ (80043c4 <APP_BLE_Key_Button1_Action+0x60>)
 800438a:	480f      	ldr	r0, [pc, #60]	@ (80043c8 <APP_BLE_Key_Button1_Action+0x64>)
 800438c:	f00d fd60 	bl	8011e50 <iprintf>
 8004390:	79fb      	ldrb	r3, [r7, #7]
 8004392:	4619      	mov	r1, r3
 8004394:	480d      	ldr	r0, [pc, #52]	@ (80043cc <APP_BLE_Key_Button1_Action+0x68>)
 8004396:	f00d fd5b 	bl	8011e50 <iprintf>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Success\n");
  }
}
 800439a:	e00c      	b.n	80043b6 <APP_BLE_Key_Button1_Action+0x52>
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Success\n");
 800439c:	4808      	ldr	r0, [pc, #32]	@ (80043c0 <APP_BLE_Key_Button1_Action+0x5c>)
 800439e:	f00a ff08 	bl	800f1b2 <DbgTraceGetFileName>
 80043a2:	4601      	mov	r1, r0
 80043a4:	f44f 733f 	mov.w	r3, #764	@ 0x2fc
 80043a8:	4a06      	ldr	r2, [pc, #24]	@ (80043c4 <APP_BLE_Key_Button1_Action+0x60>)
 80043aa:	4807      	ldr	r0, [pc, #28]	@ (80043c8 <APP_BLE_Key_Button1_Action+0x64>)
 80043ac:	f00d fd50 	bl	8011e50 <iprintf>
 80043b0:	4807      	ldr	r0, [pc, #28]	@ (80043d0 <APP_BLE_Key_Button1_Action+0x6c>)
 80043b2:	f00d fdb5 	bl	8011f20 <puts>
}
 80043b6:	bf00      	nop
 80043b8:	3708      	adds	r7, #8
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	080144f8 	.word	0x080144f8
 80043c4:	08015f8c 	.word	0x08015f8c
 80043c8:	08014584 	.word	0x08014584
 80043cc:	08014d0c 	.word	0x08014d0c
 80043d0:	08014d44 	.word	0x08014d44

080043d4 <APP_BLE_Key_Button2_Action>:

void APP_BLE_Key_Button2_Action(void)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80043da:	2392      	movs	r3, #146	@ 0x92
 80043dc:	71fb      	strb	r3, [r7, #7]
  
  ret = aci_gap_slave_security_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle); 
 80043de:	4b15      	ldr	r3, [pc, #84]	@ (8004434 <APP_BLE_Key_Button2_Action+0x60>)
 80043e0:	8adb      	ldrh	r3, [r3, #22]
 80043e2:	4618      	mov	r0, r3
 80043e4:	f009 ff60 	bl	800e2a8 <aci_gap_peripheral_security_req>
 80043e8:	4603      	mov	r3, r0
 80043ea:	71fb      	strb	r3, [r7, #7]

  if (ret != BLE_STATUS_SUCCESS)
 80043ec:	79fb      	ldrb	r3, [r7, #7]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00f      	beq.n	8004412 <APP_BLE_Key_Button2_Action+0x3e>
  {
    APP_DBG_MSG("==>> aci_gap_slave_security_req() Fail , result: %d \n", ret);
 80043f2:	4811      	ldr	r0, [pc, #68]	@ (8004438 <APP_BLE_Key_Button2_Action+0x64>)
 80043f4:	f00a fedd 	bl	800f1b2 <DbgTraceGetFileName>
 80043f8:	4601      	mov	r1, r0
 80043fa:	f44f 7342 	mov.w	r3, #776	@ 0x308
 80043fe:	4a0f      	ldr	r2, [pc, #60]	@ (800443c <APP_BLE_Key_Button2_Action+0x68>)
 8004400:	480f      	ldr	r0, [pc, #60]	@ (8004440 <APP_BLE_Key_Button2_Action+0x6c>)
 8004402:	f00d fd25 	bl	8011e50 <iprintf>
 8004406:	79fb      	ldrb	r3, [r7, #7]
 8004408:	4619      	mov	r1, r3
 800440a:	480e      	ldr	r0, [pc, #56]	@ (8004444 <APP_BLE_Key_Button2_Action+0x70>)
 800440c:	f00d fd20 	bl	8011e50 <iprintf>
  }
  else
  {
    APP_DBG_MSG("===>> aci_gap_slave_security_req - Success\n");
  }
}
 8004410:	e00c      	b.n	800442c <APP_BLE_Key_Button2_Action+0x58>
    APP_DBG_MSG("===>> aci_gap_slave_security_req - Success\n");
 8004412:	4809      	ldr	r0, [pc, #36]	@ (8004438 <APP_BLE_Key_Button2_Action+0x64>)
 8004414:	f00a fecd 	bl	800f1b2 <DbgTraceGetFileName>
 8004418:	4601      	mov	r1, r0
 800441a:	f44f 7343 	mov.w	r3, #780	@ 0x30c
 800441e:	4a07      	ldr	r2, [pc, #28]	@ (800443c <APP_BLE_Key_Button2_Action+0x68>)
 8004420:	4807      	ldr	r0, [pc, #28]	@ (8004440 <APP_BLE_Key_Button2_Action+0x6c>)
 8004422:	f00d fd15 	bl	8011e50 <iprintf>
 8004426:	4808      	ldr	r0, [pc, #32]	@ (8004448 <APP_BLE_Key_Button2_Action+0x74>)
 8004428:	f00d fd7a 	bl	8011f20 <puts>
}
 800442c:	bf00      	nop
 800442e:	3708      	adds	r7, #8
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	20000870 	.word	0x20000870
 8004438:	080144f8 	.word	0x080144f8
 800443c:	08015fa8 	.word	0x08015fa8
 8004440:	08014584 	.word	0x08014584
 8004444:	08014d70 	.word	0x08014d70
 8004448:	08014da8 	.word	0x08014da8

0800444c <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b082      	sub	sp, #8
 8004450:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8004452:	4b06      	ldr	r3, [pc, #24]	@ (800446c <Ble_Tl_Init+0x20>)
 8004454:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8004456:	4b06      	ldr	r3, [pc, #24]	@ (8004470 <Ble_Tl_Init+0x24>)
 8004458:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800445a:	463b      	mov	r3, r7
 800445c:	4619      	mov	r1, r3
 800445e:	4805      	ldr	r0, [pc, #20]	@ (8004474 <Ble_Tl_Init+0x28>)
 8004460:	f00a ff58 	bl	800f314 <hci_init>

  return;
 8004464:	bf00      	nop
}
 8004466:	3708      	adds	r7, #8
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	20030028 	.word	0x20030028
 8004470:	08004d5f 	.word	0x08004d5f
 8004474:	08004d27 	.word	0x08004d27

08004478 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8004478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800447a:	b08d      	sub	sp, #52	@ 0x34
 800447c:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 800447e:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8004482:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8004484:	2392      	movs	r3, #146	@ 0x92
 8004486:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 8004488:	48b1      	ldr	r0, [pc, #708]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800448a:	f00a fe92 	bl	800f1b2 <DbgTraceGetFileName>
 800448e:	4601      	mov	r1, r0
 8004490:	f240 332d 	movw	r3, #813	@ 0x32d
 8004494:	4aaf      	ldr	r2, [pc, #700]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004496:	48b0      	ldr	r0, [pc, #704]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004498:	f00d fcda 	bl	8011e50 <iprintf>
 800449c:	48af      	ldr	r0, [pc, #700]	@ (800475c <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 800449e:	f00d fd3f 	bl	8011f20 <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 80044a2:	f00a fd67 	bl	800ef74 <hci_reset>
 80044a6:	4603      	mov	r3, r0
 80044a8:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80044aa:	7dfb      	ldrb	r3, [r7, #23]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d00f      	beq.n	80044d0 <Ble_Hci_Gap_Gatt_Init+0x58>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 80044b0:	48a7      	ldr	r0, [pc, #668]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80044b2:	f00a fe7e 	bl	800f1b2 <DbgTraceGetFileName>
 80044b6:	4601      	mov	r1, r0
 80044b8:	f240 3336 	movw	r3, #822	@ 0x336
 80044bc:	4aa5      	ldr	r2, [pc, #660]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80044be:	48a6      	ldr	r0, [pc, #664]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80044c0:	f00d fcc6 	bl	8011e50 <iprintf>
 80044c4:	7dfb      	ldrb	r3, [r7, #23]
 80044c6:	4619      	mov	r1, r3
 80044c8:	48a5      	ldr	r0, [pc, #660]	@ (8004760 <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 80044ca:	f00d fcc1 	bl	8011e50 <iprintf>
 80044ce:	e00c      	b.n	80044ea <Ble_Hci_Gap_Gatt_Init+0x72>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 80044d0:	489f      	ldr	r0, [pc, #636]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80044d2:	f00a fe6e 	bl	800f1b2 <DbgTraceGetFileName>
 80044d6:	4601      	mov	r1, r0
 80044d8:	f240 333a 	movw	r3, #826	@ 0x33a
 80044dc:	4a9d      	ldr	r2, [pc, #628]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80044de:	489e      	ldr	r0, [pc, #632]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80044e0:	f00d fcb6 	bl	8011e50 <iprintf>
 80044e4:	489f      	ldr	r0, [pc, #636]	@ (8004764 <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 80044e6:	f00d fd1b 	bl	8011f20 <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 80044ea:	f000 fb7b 	bl	8004be4 <BleGetBdAddress>
 80044ee:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	2106      	movs	r1, #6
 80044f4:	2000      	movs	r0, #0
 80044f6:	f00a fc51 	bl	800ed9c <aci_hal_write_config_data>
 80044fa:	4603      	mov	r3, r0
 80044fc:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80044fe:	7dfb      	ldrb	r3, [r7, #23]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00f      	beq.n	8004524 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET, result: 0x%x \n", ret);
 8004504:	4892      	ldr	r0, [pc, #584]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004506:	f00a fe54 	bl	800f1b2 <DbgTraceGetFileName>
 800450a:	4601      	mov	r1, r0
 800450c:	f44f 7351 	mov.w	r3, #836	@ 0x344
 8004510:	4a90      	ldr	r2, [pc, #576]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004512:	4891      	ldr	r0, [pc, #580]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004514:	f00d fc9c 	bl	8011e50 <iprintf>
 8004518:	7dfb      	ldrb	r3, [r7, #23]
 800451a:	4619      	mov	r1, r3
 800451c:	4892      	ldr	r0, [pc, #584]	@ (8004768 <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 800451e:	f00d fc97 	bl	8011e50 <iprintf>
 8004522:	e035      	b.n	8004590 <Ble_Hci_Gap_Gatt_Init+0x118>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET\n");
 8004524:	488a      	ldr	r0, [pc, #552]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004526:	f00a fe44 	bl	800f1b2 <DbgTraceGetFileName>
 800452a:	4601      	mov	r1, r0
 800452c:	f44f 7352 	mov.w	r3, #840	@ 0x348
 8004530:	4a88      	ldr	r2, [pc, #544]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004532:	4889      	ldr	r0, [pc, #548]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004534:	f00d fc8c 	bl	8011e50 <iprintf>
 8004538:	488c      	ldr	r0, [pc, #560]	@ (800476c <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 800453a:	f00d fcf1 	bl	8011f20 <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 800453e:	4884      	ldr	r0, [pc, #528]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004540:	f00a fe37 	bl	800f1b2 <DbgTraceGetFileName>
 8004544:	4601      	mov	r1, r0
 8004546:	f240 3349 	movw	r3, #841	@ 0x349
 800454a:	4a82      	ldr	r2, [pc, #520]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800454c:	4882      	ldr	r0, [pc, #520]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800454e:	f00d fc7f 	bl	8011e50 <iprintf>
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	3305      	adds	r3, #5
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	4618      	mov	r0, r3
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	3304      	adds	r3, #4
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	461c      	mov	r4, r3
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	3303      	adds	r3, #3
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	461d      	mov	r5, r3
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	3302      	adds	r3, #2
 800456e:	781b      	ldrb	r3, [r3, #0]
 8004570:	461a      	mov	r2, r3
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	3301      	adds	r3, #1
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	4619      	mov	r1, r3
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	9302      	str	r3, [sp, #8]
 8004580:	9101      	str	r1, [sp, #4]
 8004582:	9200      	str	r2, [sp, #0]
 8004584:	462b      	mov	r3, r5
 8004586:	4622      	mov	r2, r4
 8004588:	4601      	mov	r1, r0
 800458a:	4879      	ldr	r0, [pc, #484]	@ (8004770 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800458c:	f00d fc60 	bl	8011e50 <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	3305      	adds	r3, #5
 8004594:	781a      	ldrb	r2, [r3, #0]
 8004596:	4b77      	ldr	r3, [pc, #476]	@ (8004774 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004598:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	3304      	adds	r3, #4
 800459e:	781a      	ldrb	r2, [r3, #0]
 80045a0:	4b74      	ldr	r3, [pc, #464]	@ (8004774 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 80045a2:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	3303      	adds	r3, #3
 80045a8:	781a      	ldrb	r2, [r3, #0]
 80045aa:	4b72      	ldr	r3, [pc, #456]	@ (8004774 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 80045ac:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	3302      	adds	r3, #2
 80045b2:	781a      	ldrb	r2, [r3, #0]
 80045b4:	4b6f      	ldr	r3, [pc, #444]	@ (8004774 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 80045b6:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	3301      	adds	r3, #1
 80045bc:	781a      	ldrb	r2, [r3, #0]
 80045be:	4b6d      	ldr	r3, [pc, #436]	@ (8004774 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 80045c0:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	781a      	ldrb	r2, [r3, #0]
 80045c6:	4b6b      	ldr	r3, [pc, #428]	@ (8004774 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 80045c8:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 80045ca:	4a6b      	ldr	r2, [pc, #428]	@ (8004778 <Ble_Hci_Gap_Gatt_Init+0x300>)
 80045cc:	2110      	movs	r1, #16
 80045ce:	2018      	movs	r0, #24
 80045d0:	f00a fbe4 	bl	800ed9c <aci_hal_write_config_data>
 80045d4:	4603      	mov	r3, r0
 80045d6:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80045d8:	7dfb      	ldrb	r3, [r7, #23]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00f      	beq.n	80045fe <Ble_Hci_Gap_Gatt_Init+0x186>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 80045de:	485c      	ldr	r0, [pc, #368]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80045e0:	f00a fde7 	bl	800f1b2 <DbgTraceGetFileName>
 80045e4:	4601      	mov	r1, r0
 80045e6:	f240 337d 	movw	r3, #893	@ 0x37d
 80045ea:	4a5a      	ldr	r2, [pc, #360]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80045ec:	485a      	ldr	r0, [pc, #360]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80045ee:	f00d fc2f 	bl	8011e50 <iprintf>
 80045f2:	7dfb      	ldrb	r3, [r7, #23]
 80045f4:	4619      	mov	r1, r3
 80045f6:	4861      	ldr	r0, [pc, #388]	@ (800477c <Ble_Hci_Gap_Gatt_Init+0x304>)
 80045f8:	f00d fc2a 	bl	8011e50 <iprintf>
 80045fc:	e00c      	b.n	8004618 <Ble_Hci_Gap_Gatt_Init+0x1a0>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 80045fe:	4854      	ldr	r0, [pc, #336]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004600:	f00a fdd7 	bl	800f1b2 <DbgTraceGetFileName>
 8004604:	4601      	mov	r1, r0
 8004606:	f240 3381 	movw	r3, #897	@ 0x381
 800460a:	4a52      	ldr	r2, [pc, #328]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800460c:	4852      	ldr	r0, [pc, #328]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800460e:	f00d fc1f 	bl	8011e50 <iprintf>
 8004612:	485b      	ldr	r0, [pc, #364]	@ (8004780 <Ble_Hci_Gap_Gatt_Init+0x308>)
 8004614:	f00d fc84 	bl	8011f20 <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8004618:	4a5a      	ldr	r2, [pc, #360]	@ (8004784 <Ble_Hci_Gap_Gatt_Init+0x30c>)
 800461a:	2110      	movs	r1, #16
 800461c:	2008      	movs	r0, #8
 800461e:	f00a fbbd 	bl	800ed9c <aci_hal_write_config_data>
 8004622:	4603      	mov	r3, r0
 8004624:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004626:	7dfb      	ldrb	r3, [r7, #23]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d00f      	beq.n	800464c <Ble_Hci_Gap_Gatt_Init+0x1d4>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 800462c:	4848      	ldr	r0, [pc, #288]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800462e:	f00a fdc0 	bl	800f1b2 <DbgTraceGetFileName>
 8004632:	4601      	mov	r1, r0
 8004634:	f240 338a 	movw	r3, #906	@ 0x38a
 8004638:	4a46      	ldr	r2, [pc, #280]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800463a:	4847      	ldr	r0, [pc, #284]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800463c:	f00d fc08 	bl	8011e50 <iprintf>
 8004640:	7dfb      	ldrb	r3, [r7, #23]
 8004642:	4619      	mov	r1, r3
 8004644:	4850      	ldr	r0, [pc, #320]	@ (8004788 <Ble_Hci_Gap_Gatt_Init+0x310>)
 8004646:	f00d fc03 	bl	8011e50 <iprintf>
 800464a:	e00c      	b.n	8004666 <Ble_Hci_Gap_Gatt_Init+0x1ee>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 800464c:	4840      	ldr	r0, [pc, #256]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800464e:	f00a fdb0 	bl	800f1b2 <DbgTraceGetFileName>
 8004652:	4601      	mov	r1, r0
 8004654:	f240 338e 	movw	r3, #910	@ 0x38e
 8004658:	4a3e      	ldr	r2, [pc, #248]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800465a:	483f      	ldr	r0, [pc, #252]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800465c:	f00d fbf8 	bl	8011e50 <iprintf>
 8004660:	484a      	ldr	r0, [pc, #296]	@ (800478c <Ble_Hci_Gap_Gatt_Init+0x314>)
 8004662:	f00d fc5d 	bl	8011f20 <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8004666:	2118      	movs	r1, #24
 8004668:	2001      	movs	r0, #1
 800466a:	f00a fc1c 	bl	800eea6 <aci_hal_set_tx_power_level>
 800466e:	4603      	mov	r3, r0
 8004670:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004672:	7dfb      	ldrb	r3, [r7, #23]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00f      	beq.n	8004698 <Ble_Hci_Gap_Gatt_Init+0x220>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 8004678:	4835      	ldr	r0, [pc, #212]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800467a:	f00a fd9a 	bl	800f1b2 <DbgTraceGetFileName>
 800467e:	4601      	mov	r1, r0
 8004680:	f240 3397 	movw	r3, #919	@ 0x397
 8004684:	4a33      	ldr	r2, [pc, #204]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004686:	4834      	ldr	r0, [pc, #208]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004688:	f00d fbe2 	bl	8011e50 <iprintf>
 800468c:	7dfb      	ldrb	r3, [r7, #23]
 800468e:	4619      	mov	r1, r3
 8004690:	483f      	ldr	r0, [pc, #252]	@ (8004790 <Ble_Hci_Gap_Gatt_Init+0x318>)
 8004692:	f00d fbdd 	bl	8011e50 <iprintf>
 8004696:	e00c      	b.n	80046b2 <Ble_Hci_Gap_Gatt_Init+0x23a>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 8004698:	482d      	ldr	r0, [pc, #180]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800469a:	f00a fd8a 	bl	800f1b2 <DbgTraceGetFileName>
 800469e:	4601      	mov	r1, r0
 80046a0:	f240 339b 	movw	r3, #923	@ 0x39b
 80046a4:	4a2b      	ldr	r2, [pc, #172]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80046a6:	482c      	ldr	r0, [pc, #176]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80046a8:	f00d fbd2 	bl	8011e50 <iprintf>
 80046ac:	4839      	ldr	r0, [pc, #228]	@ (8004794 <Ble_Hci_Gap_Gatt_Init+0x31c>)
 80046ae:	f00d fc37 	bl	8011f20 <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 80046b2:	f009 ffc5 	bl	800e640 <aci_gatt_init>
 80046b6:	4603      	mov	r3, r0
 80046b8:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80046ba:	7dfb      	ldrb	r3, [r7, #23]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00f      	beq.n	80046e0 <Ble_Hci_Gap_Gatt_Init+0x268>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 80046c0:	4823      	ldr	r0, [pc, #140]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80046c2:	f00a fd76 	bl	800f1b2 <DbgTraceGetFileName>
 80046c6:	4601      	mov	r1, r0
 80046c8:	f44f 7369 	mov.w	r3, #932	@ 0x3a4
 80046cc:	4a21      	ldr	r2, [pc, #132]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80046ce:	4822      	ldr	r0, [pc, #136]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80046d0:	f00d fbbe 	bl	8011e50 <iprintf>
 80046d4:	7dfb      	ldrb	r3, [r7, #23]
 80046d6:	4619      	mov	r1, r3
 80046d8:	482f      	ldr	r0, [pc, #188]	@ (8004798 <Ble_Hci_Gap_Gatt_Init+0x320>)
 80046da:	f00d fbb9 	bl	8011e50 <iprintf>
 80046de:	e00c      	b.n	80046fa <Ble_Hci_Gap_Gatt_Init+0x282>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 80046e0:	481b      	ldr	r0, [pc, #108]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80046e2:	f00a fd66 	bl	800f1b2 <DbgTraceGetFileName>
 80046e6:	4601      	mov	r1, r0
 80046e8:	f44f 736a 	mov.w	r3, #936	@ 0x3a8
 80046ec:	4a19      	ldr	r2, [pc, #100]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80046ee:	481a      	ldr	r0, [pc, #104]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80046f0:	f00d fbae 	bl	8011e50 <iprintf>
 80046f4:	4829      	ldr	r0, [pc, #164]	@ (800479c <Ble_Hci_Gap_Gatt_Init+0x324>)
 80046f6:	f00d fc13 	bl	8011f20 <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 80046fa:	2300      	movs	r3, #0
 80046fc:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 80046fe:	7bfb      	ldrb	r3, [r7, #15]
 8004700:	f043 0301 	orr.w	r3, r3, #1
 8004704:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8004706:	7bfb      	ldrb	r3, [r7, #15]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d06b      	beq.n	80047e4 <Ble_Hci_Gap_Gatt_Init+0x36c>
  {
    const char *name = "HRSTM";
 800470c:	4b24      	ldr	r3, [pc, #144]	@ (80047a0 <Ble_Hci_Gap_Gatt_Init+0x328>)
 800470e:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8004710:	1dba      	adds	r2, r7, #6
 8004712:	7bf8      	ldrb	r0, [r7, #15]
 8004714:	1cbb      	adds	r3, r7, #2
 8004716:	9301      	str	r3, [sp, #4]
 8004718:	1d3b      	adds	r3, r7, #4
 800471a:	9300      	str	r3, [sp, #0]
 800471c:	4613      	mov	r3, r2
 800471e:	2207      	movs	r2, #7
 8004720:	2100      	movs	r1, #0
 8004722:	f009 fd14 	bl	800e14e <aci_gap_init>
 8004726:	4603      	mov	r3, r0
 8004728:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 800472a:	7dfb      	ldrb	r3, [r7, #23]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d03b      	beq.n	80047a8 <Ble_Hci_Gap_Gatt_Init+0x330>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 8004730:	4807      	ldr	r0, [pc, #28]	@ (8004750 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004732:	f00a fd3e 	bl	800f1b2 <DbgTraceGetFileName>
 8004736:	4601      	mov	r1, r0
 8004738:	f44f 7372 	mov.w	r3, #968	@ 0x3c8
 800473c:	4a05      	ldr	r2, [pc, #20]	@ (8004754 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800473e:	4806      	ldr	r0, [pc, #24]	@ (8004758 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004740:	f00d fb86 	bl	8011e50 <iprintf>
 8004744:	7dfb      	ldrb	r3, [r7, #23]
 8004746:	4619      	mov	r1, r3
 8004748:	4816      	ldr	r0, [pc, #88]	@ (80047a4 <Ble_Hci_Gap_Gatt_Init+0x32c>)
 800474a:	f00d fb81 	bl	8011e50 <iprintf>
 800474e:	e038      	b.n	80047c2 <Ble_Hci_Gap_Gatt_Init+0x34a>
 8004750:	080144f8 	.word	0x080144f8
 8004754:	08015fc4 	.word	0x08015fc4
 8004758:	08014584 	.word	0x08014584
 800475c:	08014dd8 	.word	0x08014dd8
 8004760:	08014e04 	.word	0x08014e04
 8004764:	08014e34 	.word	0x08014e34
 8004768:	08014e54 	.word	0x08014e54
 800476c:	08014eb0 	.word	0x08014eb0
 8004770:	08014efc 	.word	0x08014efc
 8004774:	20000008 	.word	0x20000008
 8004778:	08015f3c 	.word	0x08015f3c
 800477c:	08014f3c 	.word	0x08014f3c
 8004780:	08014f94 	.word	0x08014f94
 8004784:	08015f4c 	.word	0x08015f4c
 8004788:	08014fdc 	.word	0x08014fdc
 800478c:	08015034 	.word	0x08015034
 8004790:	0801507c 	.word	0x0801507c
 8004794:	080150bc 	.word	0x080150bc
 8004798:	080150ec 	.word	0x080150ec
 800479c:	08015120 	.word	0x08015120
 80047a0:	08015144 	.word	0x08015144
 80047a4:	0801514c 	.word	0x0801514c
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 80047a8:	487e      	ldr	r0, [pc, #504]	@ (80049a4 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80047aa:	f00a fd02 	bl	800f1b2 <DbgTraceGetFileName>
 80047ae:	4601      	mov	r1, r0
 80047b0:	f44f 7373 	mov.w	r3, #972	@ 0x3cc
 80047b4:	4a7c      	ldr	r2, [pc, #496]	@ (80049a8 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80047b6:	487d      	ldr	r0, [pc, #500]	@ (80049ac <Ble_Hci_Gap_Gatt_Init+0x534>)
 80047b8:	f00d fb4a 	bl	8011e50 <iprintf>
 80047bc:	487c      	ldr	r0, [pc, #496]	@ (80049b0 <Ble_Hci_Gap_Gatt_Init+0x538>)
 80047be:	f00d fbaf 	bl	8011f20 <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 80047c2:	88fc      	ldrh	r4, [r7, #6]
 80047c4:	88bd      	ldrh	r5, [r7, #4]
 80047c6:	68b8      	ldr	r0, [r7, #8]
 80047c8:	f7fb fd2a 	bl	8000220 <strlen>
 80047cc:	4603      	mov	r3, r0
 80047ce:	b2da      	uxtb	r2, r3
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	9300      	str	r3, [sp, #0]
 80047d4:	4613      	mov	r3, r2
 80047d6:	2200      	movs	r2, #0
 80047d8:	4629      	mov	r1, r5
 80047da:	4620      	mov	r0, r4
 80047dc:	f00a f933 	bl	800ea46 <aci_gatt_update_char_value>
 80047e0:	4603      	mov	r3, r0
 80047e2:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 80047e4:	88f8      	ldrh	r0, [r7, #6]
 80047e6:	8879      	ldrh	r1, [r7, #2]
 80047e8:	463b      	mov	r3, r7
 80047ea:	9300      	str	r3, [sp, #0]
 80047ec:	2302      	movs	r3, #2
 80047ee:	2200      	movs	r2, #0
 80047f0:	f00a f929 	bl	800ea46 <aci_gatt_update_char_value>
 80047f4:	4603      	mov	r3, r0
 80047f6:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 80047f8:	2202      	movs	r2, #2
 80047fa:	2102      	movs	r1, #2
 80047fc:	2000      	movs	r0, #0
 80047fe:	f00a fc5b 	bl	800f0b8 <hci_le_set_default_phy>
 8004802:	4603      	mov	r3, r0
 8004804:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004806:	7dfb      	ldrb	r3, [r7, #23]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d00f      	beq.n	800482c <Ble_Hci_Gap_Gatt_Init+0x3b4>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800480c:	4865      	ldr	r0, [pc, #404]	@ (80049a4 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800480e:	f00a fcd0 	bl	800f1b2 <DbgTraceGetFileName>
 8004812:	4601      	mov	r1, r0
 8004814:	f240 33ee 	movw	r3, #1006	@ 0x3ee
 8004818:	4a63      	ldr	r2, [pc, #396]	@ (80049a8 <Ble_Hci_Gap_Gatt_Init+0x530>)
 800481a:	4864      	ldr	r0, [pc, #400]	@ (80049ac <Ble_Hci_Gap_Gatt_Init+0x534>)
 800481c:	f00d fb18 	bl	8011e50 <iprintf>
 8004820:	7dfb      	ldrb	r3, [r7, #23]
 8004822:	4619      	mov	r1, r3
 8004824:	4863      	ldr	r0, [pc, #396]	@ (80049b4 <Ble_Hci_Gap_Gatt_Init+0x53c>)
 8004826:	f00d fb13 	bl	8011e50 <iprintf>
 800482a:	e00c      	b.n	8004846 <Ble_Hci_Gap_Gatt_Init+0x3ce>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 800482c:	485d      	ldr	r0, [pc, #372]	@ (80049a4 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800482e:	f00a fcc0 	bl	800f1b2 <DbgTraceGetFileName>
 8004832:	4601      	mov	r1, r0
 8004834:	f240 33f2 	movw	r3, #1010	@ 0x3f2
 8004838:	4a5b      	ldr	r2, [pc, #364]	@ (80049a8 <Ble_Hci_Gap_Gatt_Init+0x530>)
 800483a:	485c      	ldr	r0, [pc, #368]	@ (80049ac <Ble_Hci_Gap_Gatt_Init+0x534>)
 800483c:	f00d fb08 	bl	8011e50 <iprintf>
 8004840:	485d      	ldr	r0, [pc, #372]	@ (80049b8 <Ble_Hci_Gap_Gatt_Init+0x540>)
 8004842:	f00d fb6d 	bl	8011f20 <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8004846:	4b5d      	ldr	r3, [pc, #372]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004848:	2201      	movs	r2, #1
 800484a:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800484c:	4b5b      	ldr	r3, [pc, #364]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	4618      	mov	r0, r3
 8004852:	f009 fafd 	bl	800de50 <aci_gap_set_io_capability>
 8004856:	4603      	mov	r3, r0
 8004858:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800485a:	7dfb      	ldrb	r3, [r7, #23]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00f      	beq.n	8004880 <Ble_Hci_Gap_Gatt_Init+0x408>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 8004860:	4850      	ldr	r0, [pc, #320]	@ (80049a4 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004862:	f00a fca6 	bl	800f1b2 <DbgTraceGetFileName>
 8004866:	4601      	mov	r1, r0
 8004868:	f44f 737f 	mov.w	r3, #1020	@ 0x3fc
 800486c:	4a4e      	ldr	r2, [pc, #312]	@ (80049a8 <Ble_Hci_Gap_Gatt_Init+0x530>)
 800486e:	484f      	ldr	r0, [pc, #316]	@ (80049ac <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004870:	f00d faee 	bl	8011e50 <iprintf>
 8004874:	7dfb      	ldrb	r3, [r7, #23]
 8004876:	4619      	mov	r1, r3
 8004878:	4851      	ldr	r0, [pc, #324]	@ (80049c0 <Ble_Hci_Gap_Gatt_Init+0x548>)
 800487a:	f00d fae9 	bl	8011e50 <iprintf>
 800487e:	e00c      	b.n	800489a <Ble_Hci_Gap_Gatt_Init+0x422>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 8004880:	4848      	ldr	r0, [pc, #288]	@ (80049a4 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004882:	f00a fc96 	bl	800f1b2 <DbgTraceGetFileName>
 8004886:	4601      	mov	r1, r0
 8004888:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800488c:	4a46      	ldr	r2, [pc, #280]	@ (80049a8 <Ble_Hci_Gap_Gatt_Init+0x530>)
 800488e:	4847      	ldr	r0, [pc, #284]	@ (80049ac <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004890:	f00d fade 	bl	8011e50 <iprintf>
 8004894:	484b      	ldr	r0, [pc, #300]	@ (80049c4 <Ble_Hci_Gap_Gatt_Init+0x54c>)
 8004896:	f00d fb43 	bl	8011f20 <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800489a:	4b48      	ldr	r3, [pc, #288]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 800489c:	2201      	movs	r2, #1
 800489e:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 80048a0:	4b46      	ldr	r3, [pc, #280]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048a2:	2208      	movs	r2, #8
 80048a4:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 80048a6:	4b45      	ldr	r3, [pc, #276]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048a8:	2210      	movs	r2, #16
 80048aa:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 80048ac:	4b43      	ldr	r3, [pc, #268]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048ae:	2200      	movs	r2, #0
 80048b0:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 80048b2:	4b42      	ldr	r3, [pc, #264]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048b4:	4a44      	ldr	r2, [pc, #272]	@ (80049c8 <Ble_Hci_Gap_Gatt_Init+0x550>)
 80048b6:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 80048b8:	4b40      	ldr	r3, [pc, #256]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048ba:	2201      	movs	r2, #1
 80048bc:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 80048be:	4b3f      	ldr	r3, [pc, #252]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048c0:	789c      	ldrb	r4, [r3, #2]
 80048c2:	4b3e      	ldr	r3, [pc, #248]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048c4:	785d      	ldrb	r5, [r3, #1]
 80048c6:	4b3d      	ldr	r3, [pc, #244]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048c8:	791b      	ldrb	r3, [r3, #4]
 80048ca:	4a3c      	ldr	r2, [pc, #240]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048cc:	7952      	ldrb	r2, [r2, #5]
 80048ce:	493b      	ldr	r1, [pc, #236]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048d0:	78c9      	ldrb	r1, [r1, #3]
 80048d2:	483a      	ldr	r0, [pc, #232]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048d4:	6880      	ldr	r0, [r0, #8]
 80048d6:	2600      	movs	r6, #0
 80048d8:	9604      	str	r6, [sp, #16]
 80048da:	9003      	str	r0, [sp, #12]
 80048dc:	9102      	str	r1, [sp, #8]
 80048de:	9201      	str	r2, [sp, #4]
 80048e0:	9300      	str	r3, [sp, #0]
 80048e2:	2300      	movs	r3, #0
 80048e4:	2201      	movs	r2, #1
 80048e6:	4629      	mov	r1, r5
 80048e8:	4620      	mov	r0, r4
 80048ea:	f009 fb05 	bl	800def8 <aci_gap_set_authentication_requirement>
 80048ee:	4603      	mov	r3, r0
 80048f0:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin,
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 80048f2:	7dfb      	ldrb	r3, [r7, #23]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00f      	beq.n	8004918 <Ble_Hci_Gap_Gatt_Init+0x4a0>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 80048f8:	482a      	ldr	r0, [pc, #168]	@ (80049a4 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80048fa:	f00a fc5a 	bl	800f1b2 <DbgTraceGetFileName>
 80048fe:	4601      	mov	r1, r0
 8004900:	f240 431b 	movw	r3, #1051	@ 0x41b
 8004904:	4a28      	ldr	r2, [pc, #160]	@ (80049a8 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004906:	4829      	ldr	r0, [pc, #164]	@ (80049ac <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004908:	f00d faa2 	bl	8011e50 <iprintf>
 800490c:	7dfb      	ldrb	r3, [r7, #23]
 800490e:	4619      	mov	r1, r3
 8004910:	482e      	ldr	r0, [pc, #184]	@ (80049cc <Ble_Hci_Gap_Gatt_Init+0x554>)
 8004912:	f00d fa9d 	bl	8011e50 <iprintf>
 8004916:	e00c      	b.n	8004932 <Ble_Hci_Gap_Gatt_Init+0x4ba>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 8004918:	4822      	ldr	r0, [pc, #136]	@ (80049a4 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800491a:	f00a fc4a 	bl	800f1b2 <DbgTraceGetFileName>
 800491e:	4601      	mov	r1, r0
 8004920:	f240 431f 	movw	r3, #1055	@ 0x41f
 8004924:	4a20      	ldr	r2, [pc, #128]	@ (80049a8 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004926:	4821      	ldr	r0, [pc, #132]	@ (80049ac <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004928:	f00d fa92 	bl	8011e50 <iprintf>
 800492c:	4828      	ldr	r0, [pc, #160]	@ (80049d0 <Ble_Hci_Gap_Gatt_Init+0x558>)
 800492e:	f00d faf7 	bl	8011f20 <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8004932:	4b22      	ldr	r3, [pc, #136]	@ (80049bc <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004934:	789b      	ldrb	r3, [r3, #2]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d023      	beq.n	8004982 <Ble_Hci_Gap_Gatt_Init+0x50a>
  {
    ret = aci_gap_configure_whitelist();
 800493a:	f009 fd7e 	bl	800e43a <aci_gap_configure_filter_accept_list>
 800493e:	4603      	mov	r3, r0
 8004940:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 8004942:	7dfb      	ldrb	r3, [r7, #23]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00f      	beq.n	8004968 <Ble_Hci_Gap_Gatt_Init+0x4f0>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 8004948:	4816      	ldr	r0, [pc, #88]	@ (80049a4 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800494a:	f00a fc32 	bl	800f1b2 <DbgTraceGetFileName>
 800494e:	4601      	mov	r1, r0
 8004950:	f240 432a 	movw	r3, #1066	@ 0x42a
 8004954:	4a14      	ldr	r2, [pc, #80]	@ (80049a8 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004956:	4815      	ldr	r0, [pc, #84]	@ (80049ac <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004958:	f00d fa7a 	bl	8011e50 <iprintf>
 800495c:	7dfb      	ldrb	r3, [r7, #23]
 800495e:	4619      	mov	r1, r3
 8004960:	481c      	ldr	r0, [pc, #112]	@ (80049d4 <Ble_Hci_Gap_Gatt_Init+0x55c>)
 8004962:	f00d fa75 	bl	8011e50 <iprintf>
 8004966:	e00c      	b.n	8004982 <Ble_Hci_Gap_Gatt_Init+0x50a>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 8004968:	480e      	ldr	r0, [pc, #56]	@ (80049a4 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800496a:	f00a fc22 	bl	800f1b2 <DbgTraceGetFileName>
 800496e:	4601      	mov	r1, r0
 8004970:	f240 432e 	movw	r3, #1070	@ 0x42e
 8004974:	4a0c      	ldr	r2, [pc, #48]	@ (80049a8 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004976:	480d      	ldr	r0, [pc, #52]	@ (80049ac <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004978:	f00d fa6a 	bl	8011e50 <iprintf>
 800497c:	4816      	ldr	r0, [pc, #88]	@ (80049d8 <Ble_Hci_Gap_Gatt_Init+0x560>)
 800497e:	f00d facf 	bl	8011f20 <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 8004982:	4808      	ldr	r0, [pc, #32]	@ (80049a4 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004984:	f00a fc15 	bl	800f1b2 <DbgTraceGetFileName>
 8004988:	4601      	mov	r1, r0
 800498a:	f240 4331 	movw	r3, #1073	@ 0x431
 800498e:	4a06      	ldr	r2, [pc, #24]	@ (80049a8 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004990:	4806      	ldr	r0, [pc, #24]	@ (80049ac <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004992:	f00d fa5d 	bl	8011e50 <iprintf>
 8004996:	4811      	ldr	r0, [pc, #68]	@ (80049dc <Ble_Hci_Gap_Gatt_Init+0x564>)
 8004998:	f00d fac2 	bl	8011f20 <puts>
}
 800499c:	bf00      	nop
 800499e:	371c      	adds	r7, #28
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049a4:	080144f8 	.word	0x080144f8
 80049a8:	08015fc4 	.word	0x08015fc4
 80049ac:	08014584 	.word	0x08014584
 80049b0:	08015180 	.word	0x08015180
 80049b4:	080151a4 	.word	0x080151a4
 80049b8:	080151e0 	.word	0x080151e0
 80049bc:	20000870 	.word	0x20000870
 80049c0:	0801520c 	.word	0x0801520c
 80049c4:	0801524c 	.word	0x0801524c
 80049c8:	0001b207 	.word	0x0001b207
 80049cc:	0801527c 	.word	0x0801527c
 80049d0:	080152c8 	.word	0x080152c8
 80049d4:	08015304 	.word	0x08015304
 80049d8:	08015348 	.word	0x08015348
 80049dc:	0801537c 	.word	0x0801537c

080049e0 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b08c      	sub	sp, #48	@ 0x30
 80049e4:	af08      	add	r7, sp, #32
 80049e6:	4603      	mov	r3, r0
 80049e8:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80049ea:	2392      	movs	r3, #146	@ 0x92
 80049ec:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 80049ee:	79fb      	ldrb	r3, [r7, #7]
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d106      	bne.n	8004a02 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 80049f4:	4b69      	ldr	r3, [pc, #420]	@ (8004b9c <Adv_Request+0x1bc>)
 80049f6:	881b      	ldrh	r3, [r3, #0]
 80049f8:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 80049fa:	4b69      	ldr	r3, [pc, #420]	@ (8004ba0 <Adv_Request+0x1c0>)
 80049fc:	881b      	ldrh	r3, [r3, #0]
 80049fe:	81bb      	strh	r3, [r7, #12]
 8004a00:	e005      	b.n	8004a0e <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 8004a02:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8004a06:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 8004a08:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8004a0c:	81bb      	strh	r3, [r7, #12]

  /**
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8004a0e:	4b65      	ldr	r3, [pc, #404]	@ (8004ba4 <Adv_Request+0x1c4>)
 8004a10:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004a14:	4618      	mov	r0, r3
 8004a16:	f7fd fcef 	bl	80023f8 <HW_TS_Stop>

  if ((NewStatus == APP_BLE_LP_ADV)
 8004a1a:	79fb      	ldrb	r3, [r7, #7]
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	d12d      	bne.n	8004a7c <Adv_Request+0x9c>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 8004a20:	4b60      	ldr	r3, [pc, #384]	@ (8004ba4 <Adv_Request+0x1c4>)
 8004a22:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d004      	beq.n	8004a34 <Adv_Request+0x54>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 8004a2a:	4b5e      	ldr	r3, [pc, #376]	@ (8004ba4 <Adv_Request+0x1c4>)
 8004a2c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004a30:	2b02      	cmp	r3, #2
 8004a32:	d123      	bne.n	8004a7c <Adv_Request+0x9c>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 8004a34:	f009 f8ee 	bl	800dc14 <aci_gap_set_non_discoverable>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 8004a3c:	7afb      	ldrb	r3, [r7, #11]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00f      	beq.n	8004a62 <Adv_Request+0x82>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 8004a42:	4859      	ldr	r0, [pc, #356]	@ (8004ba8 <Adv_Request+0x1c8>)
 8004a44:	f00a fbb5 	bl	800f1b2 <DbgTraceGetFileName>
 8004a48:	4601      	mov	r1, r0
 8004a4a:	f240 4352 	movw	r3, #1106	@ 0x452
 8004a4e:	4a57      	ldr	r2, [pc, #348]	@ (8004bac <Adv_Request+0x1cc>)
 8004a50:	4857      	ldr	r0, [pc, #348]	@ (8004bb0 <Adv_Request+0x1d0>)
 8004a52:	f00d f9fd 	bl	8011e50 <iprintf>
 8004a56:	7afb      	ldrb	r3, [r7, #11]
 8004a58:	4619      	mov	r1, r3
 8004a5a:	4856      	ldr	r0, [pc, #344]	@ (8004bb4 <Adv_Request+0x1d4>)
 8004a5c:	f00d f9f8 	bl	8011e50 <iprintf>
 8004a60:	e00c      	b.n	8004a7c <Adv_Request+0x9c>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 8004a62:	4851      	ldr	r0, [pc, #324]	@ (8004ba8 <Adv_Request+0x1c8>)
 8004a64:	f00a fba5 	bl	800f1b2 <DbgTraceGetFileName>
 8004a68:	4601      	mov	r1, r0
 8004a6a:	f240 4356 	movw	r3, #1110	@ 0x456
 8004a6e:	4a4f      	ldr	r2, [pc, #316]	@ (8004bac <Adv_Request+0x1cc>)
 8004a70:	484f      	ldr	r0, [pc, #316]	@ (8004bb0 <Adv_Request+0x1d0>)
 8004a72:	f00d f9ed 	bl	8011e50 <iprintf>
 8004a76:	4850      	ldr	r0, [pc, #320]	@ (8004bb8 <Adv_Request+0x1d8>)
 8004a78:	f00d fa52 	bl	8011f20 <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8004a7c:	4a49      	ldr	r2, [pc, #292]	@ (8004ba4 <Adv_Request+0x1c4>)
 8004a7e:	79fb      	ldrb	r3, [r7, #7]
 8004a80:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 8004a84:	4b47      	ldr	r3, [pc, #284]	@ (8004ba4 <Adv_Request+0x1c4>)
 8004a86:	7e1b      	ldrb	r3, [r3, #24]
 8004a88:	89ba      	ldrh	r2, [r7, #12]
 8004a8a:	89f9      	ldrh	r1, [r7, #14]
 8004a8c:	2000      	movs	r0, #0
 8004a8e:	9006      	str	r0, [sp, #24]
 8004a90:	2000      	movs	r0, #0
 8004a92:	9005      	str	r0, [sp, #20]
 8004a94:	4849      	ldr	r0, [pc, #292]	@ (8004bbc <Adv_Request+0x1dc>)
 8004a96:	9004      	str	r0, [sp, #16]
 8004a98:	9303      	str	r3, [sp, #12]
 8004a9a:	4b49      	ldr	r3, [pc, #292]	@ (8004bc0 <Adv_Request+0x1e0>)
 8004a9c:	9302      	str	r3, [sp, #8]
 8004a9e:	2307      	movs	r3, #7
 8004aa0:	9301      	str	r3, [sp, #4]
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	9300      	str	r3, [sp, #0]
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	2000      	movs	r0, #0
 8004aaa:	f009 f8d7 	bl	800dc5c <aci_gap_set_discoverable>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 8004ab2:	7afb      	ldrb	r3, [r7, #11]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00f      	beq.n	8004ad8 <Adv_Request+0xf8>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 8004ab8:	483b      	ldr	r0, [pc, #236]	@ (8004ba8 <Adv_Request+0x1c8>)
 8004aba:	f00a fb7a 	bl	800f1b2 <DbgTraceGetFileName>
 8004abe:	4601      	mov	r1, r0
 8004ac0:	f240 4369 	movw	r3, #1129	@ 0x469
 8004ac4:	4a39      	ldr	r2, [pc, #228]	@ (8004bac <Adv_Request+0x1cc>)
 8004ac6:	483a      	ldr	r0, [pc, #232]	@ (8004bb0 <Adv_Request+0x1d0>)
 8004ac8:	f00d f9c2 	bl	8011e50 <iprintf>
 8004acc:	7afb      	ldrb	r3, [r7, #11]
 8004ace:	4619      	mov	r1, r3
 8004ad0:	483c      	ldr	r0, [pc, #240]	@ (8004bc4 <Adv_Request+0x1e4>)
 8004ad2:	f00d f9bd 	bl	8011e50 <iprintf>
 8004ad6:	e00c      	b.n	8004af2 <Adv_Request+0x112>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 8004ad8:	4833      	ldr	r0, [pc, #204]	@ (8004ba8 <Adv_Request+0x1c8>)
 8004ada:	f00a fb6a 	bl	800f1b2 <DbgTraceGetFileName>
 8004ade:	4601      	mov	r1, r0
 8004ae0:	f240 436d 	movw	r3, #1133	@ 0x46d
 8004ae4:	4a31      	ldr	r2, [pc, #196]	@ (8004bac <Adv_Request+0x1cc>)
 8004ae6:	4832      	ldr	r0, [pc, #200]	@ (8004bb0 <Adv_Request+0x1d0>)
 8004ae8:	f00d f9b2 	bl	8011e50 <iprintf>
 8004aec:	4836      	ldr	r0, [pc, #216]	@ (8004bc8 <Adv_Request+0x1e8>)
 8004aee:	f00d fa17 	bl	8011f20 <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 8004af2:	4936      	ldr	r1, [pc, #216]	@ (8004bcc <Adv_Request+0x1ec>)
 8004af4:	200e      	movs	r0, #14
 8004af6:	f009 fc2e 	bl	800e356 <aci_gap_update_adv_data>
 8004afa:	4603      	mov	r3, r0
 8004afc:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 8004afe:	7afb      	ldrb	r3, [r7, #11]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d022      	beq.n	8004b4a <Adv_Request+0x16a>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 8004b04:	79fb      	ldrb	r3, [r7, #7]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d10f      	bne.n	8004b2a <Adv_Request+0x14a>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 8004b0a:	4827      	ldr	r0, [pc, #156]	@ (8004ba8 <Adv_Request+0x1c8>)
 8004b0c:	f00a fb51 	bl	800f1b2 <DbgTraceGetFileName>
 8004b10:	4601      	mov	r1, r0
 8004b12:	f240 4376 	movw	r3, #1142	@ 0x476
 8004b16:	4a25      	ldr	r2, [pc, #148]	@ (8004bac <Adv_Request+0x1cc>)
 8004b18:	4825      	ldr	r0, [pc, #148]	@ (8004bb0 <Adv_Request+0x1d0>)
 8004b1a:	f00d f999 	bl	8011e50 <iprintf>
 8004b1e:	7afb      	ldrb	r3, [r7, #11]
 8004b20:	4619      	mov	r1, r3
 8004b22:	482b      	ldr	r0, [pc, #172]	@ (8004bd0 <Adv_Request+0x1f0>)
 8004b24:	f00d f994 	bl	8011e50 <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 8004b28:	e035      	b.n	8004b96 <Adv_Request+0x1b6>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 8004b2a:	481f      	ldr	r0, [pc, #124]	@ (8004ba8 <Adv_Request+0x1c8>)
 8004b2c:	f00a fb41 	bl	800f1b2 <DbgTraceGetFileName>
 8004b30:	4601      	mov	r1, r0
 8004b32:	f240 437a 	movw	r3, #1146	@ 0x47a
 8004b36:	4a1d      	ldr	r2, [pc, #116]	@ (8004bac <Adv_Request+0x1cc>)
 8004b38:	481d      	ldr	r0, [pc, #116]	@ (8004bb0 <Adv_Request+0x1d0>)
 8004b3a:	f00d f989 	bl	8011e50 <iprintf>
 8004b3e:	7afb      	ldrb	r3, [r7, #11]
 8004b40:	4619      	mov	r1, r3
 8004b42:	4824      	ldr	r0, [pc, #144]	@ (8004bd4 <Adv_Request+0x1f4>)
 8004b44:	f00d f984 	bl	8011e50 <iprintf>
  return;
 8004b48:	e025      	b.n	8004b96 <Adv_Request+0x1b6>
    if (NewStatus == APP_BLE_FAST_ADV)
 8004b4a:	79fb      	ldrb	r3, [r7, #7]
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d114      	bne.n	8004b7a <Adv_Request+0x19a>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 8004b50:	4815      	ldr	r0, [pc, #84]	@ (8004ba8 <Adv_Request+0x1c8>)
 8004b52:	f00a fb2e 	bl	800f1b2 <DbgTraceGetFileName>
 8004b56:	4601      	mov	r1, r0
 8004b58:	f240 4381 	movw	r3, #1153	@ 0x481
 8004b5c:	4a13      	ldr	r2, [pc, #76]	@ (8004bac <Adv_Request+0x1cc>)
 8004b5e:	4814      	ldr	r0, [pc, #80]	@ (8004bb0 <Adv_Request+0x1d0>)
 8004b60:	f00d f976 	bl	8011e50 <iprintf>
 8004b64:	481c      	ldr	r0, [pc, #112]	@ (8004bd8 <Adv_Request+0x1f8>)
 8004b66:	f00d f9db 	bl	8011f20 <puts>
      HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 8004b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8004ba4 <Adv_Request+0x1c4>)
 8004b6c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004b70:	491a      	ldr	r1, [pc, #104]	@ (8004bdc <Adv_Request+0x1fc>)
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7fd fcc4 	bl	8002500 <HW_TS_Start>
  return;
 8004b78:	e00d      	b.n	8004b96 <Adv_Request+0x1b6>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 8004b7a:	480b      	ldr	r0, [pc, #44]	@ (8004ba8 <Adv_Request+0x1c8>)
 8004b7c:	f00a fb19 	bl	800f1b2 <DbgTraceGetFileName>
 8004b80:	4601      	mov	r1, r0
 8004b82:	f240 4387 	movw	r3, #1159	@ 0x487
 8004b86:	4a09      	ldr	r2, [pc, #36]	@ (8004bac <Adv_Request+0x1cc>)
 8004b88:	4809      	ldr	r0, [pc, #36]	@ (8004bb0 <Adv_Request+0x1d0>)
 8004b8a:	f00d f961 	bl	8011e50 <iprintf>
 8004b8e:	4814      	ldr	r0, [pc, #80]	@ (8004be0 <Adv_Request+0x200>)
 8004b90:	f00d f9c6 	bl	8011f20 <puts>
  return;
 8004b94:	bf00      	nop
}
 8004b96:	3710      	adds	r7, #16
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}
 8004b9c:	200008f4 	.word	0x200008f4
 8004ba0:	200008f6 	.word	0x200008f6
 8004ba4:	20000870 	.word	0x20000870
 8004ba8:	080144f8 	.word	0x080144f8
 8004bac:	08015fdc 	.word	0x08015fdc
 8004bb0:	08014584 	.word	0x08014584
 8004bb4:	080153a8 	.word	0x080153a8
 8004bb8:	080153f8 	.word	0x080153f8
 8004bbc:	20000889 	.word	0x20000889
 8004bc0:	08015f5c 	.word	0x08015f5c
 8004bc4:	08015440 	.word	0x08015440
 8004bc8:	08015478 	.word	0x08015478
 8004bcc:	20000008 	.word	0x20000008
 8004bd0:	080154a4 	.word	0x080154a4
 8004bd4:	080154dc 	.word	0x080154dc
 8004bd8:	08015518 	.word	0x08015518
 8004bdc:	0001e046 	.word	0x0001e046
 8004be0:	08015544 	.word	0x08015544

08004be4 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b086      	sub	sp, #24
 8004be8:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8004bea:	f7fe fdd1 	bl	8003790 <LL_FLASH_GetUDN>
 8004bee:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf6:	d023      	beq.n	8004c40 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8004bf8:	f7fe fde2 	bl	80037c0 <LL_FLASH_GetSTCompanyID>
 8004bfc:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8004bfe:	f7fe fdd3 	bl	80037a8 <LL_FLASH_GetDeviceID>
 8004c02:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	b2da      	uxtb	r2, r3
 8004c08:	4b16      	ldr	r3, [pc, #88]	@ (8004c64 <BleGetBdAddress+0x80>)
 8004c0a:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	0a1b      	lsrs	r3, r3, #8
 8004c10:	b2da      	uxtb	r2, r3
 8004c12:	4b14      	ldr	r3, [pc, #80]	@ (8004c64 <BleGetBdAddress+0x80>)
 8004c14:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	b2da      	uxtb	r2, r3
 8004c1a:	4b12      	ldr	r3, [pc, #72]	@ (8004c64 <BleGetBdAddress+0x80>)
 8004c1c:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	4b10      	ldr	r3, [pc, #64]	@ (8004c64 <BleGetBdAddress+0x80>)
 8004c24:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	0a1b      	lsrs	r3, r3, #8
 8004c2a:	b2da      	uxtb	r2, r3
 8004c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8004c64 <BleGetBdAddress+0x80>)
 8004c2e:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	0c1b      	lsrs	r3, r3, #16
 8004c34:	b2da      	uxtb	r2, r3
 8004c36:	4b0b      	ldr	r3, [pc, #44]	@ (8004c64 <BleGetBdAddress+0x80>)
 8004c38:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8004c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004c64 <BleGetBdAddress+0x80>)
 8004c3c:	617b      	str	r3, [r7, #20]
 8004c3e:	e00b      	b.n	8004c58 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8004c40:	2000      	movs	r0, #0
 8004c42:	f00a ff15 	bl	800fa70 <OTP_Read>
 8004c46:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d002      	beq.n	8004c54 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	617b      	str	r3, [r7, #20]
 8004c52:	e001      	b.n	8004c58 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8004c54:	4b04      	ldr	r3, [pc, #16]	@ (8004c68 <BleGetBdAddress+0x84>)
 8004c56:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8004c58:	697b      	ldr	r3, [r7, #20]
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3718      	adds	r7, #24
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	20000868 	.word	0x20000868
 8004c68:	08015f34 	.word	0x08015f34

08004c6c <Add_Advertisment_Service_UUID>:
 *
 *SPECIFIC FUNCTIONS
 *
 *************************************************************/
static void Add_Advertisment_Service_UUID(uint16_t servUUID)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	4603      	mov	r3, r0
 8004c74:	80fb      	strh	r3, [r7, #6]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004c76:	4b12      	ldr	r3, [pc, #72]	@ (8004cc0 <Add_Advertisment_Service_UUID+0x54>)
 8004c78:	7e1b      	ldrb	r3, [r3, #24]
 8004c7a:	4619      	mov	r1, r3
      (uint8_t) (servUUID & 0xFF);
 8004c7c:	88fb      	ldrh	r3, [r7, #6]
 8004c7e:	b2da      	uxtb	r2, r3
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004c80:	4b0f      	ldr	r3, [pc, #60]	@ (8004cc0 <Add_Advertisment_Service_UUID+0x54>)
 8004c82:	440b      	add	r3, r1
 8004c84:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen++;
 8004c86:	4b0e      	ldr	r3, [pc, #56]	@ (8004cc0 <Add_Advertisment_Service_UUID+0x54>)
 8004c88:	7e1b      	ldrb	r3, [r3, #24]
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	b2da      	uxtb	r2, r3
 8004c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8004cc0 <Add_Advertisment_Service_UUID+0x54>)
 8004c90:	761a      	strb	r2, [r3, #24]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
      (uint8_t) (servUUID >> 8) & 0xFF;
 8004c92:	88fb      	ldrh	r3, [r7, #6]
 8004c94:	0a1b      	lsrs	r3, r3, #8
 8004c96:	b29a      	uxth	r2, r3
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004c98:	4b09      	ldr	r3, [pc, #36]	@ (8004cc0 <Add_Advertisment_Service_UUID+0x54>)
 8004c9a:	7e1b      	ldrb	r3, [r3, #24]
 8004c9c:	4619      	mov	r1, r3
      (uint8_t) (servUUID >> 8) & 0xFF;
 8004c9e:	b2d2      	uxtb	r2, r2
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004ca0:	4b07      	ldr	r3, [pc, #28]	@ (8004cc0 <Add_Advertisment_Service_UUID+0x54>)
 8004ca2:	440b      	add	r3, r1
 8004ca4:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen++;
 8004ca6:	4b06      	ldr	r3, [pc, #24]	@ (8004cc0 <Add_Advertisment_Service_UUID+0x54>)
 8004ca8:	7e1b      	ldrb	r3, [r3, #24]
 8004caa:	3301      	adds	r3, #1
 8004cac:	b2da      	uxtb	r2, r3
 8004cae:	4b04      	ldr	r3, [pc, #16]	@ (8004cc0 <Add_Advertisment_Service_UUID+0x54>)
 8004cb0:	761a      	strb	r2, [r3, #24]

  return;
 8004cb2:	bf00      	nop
}
 8004cb4:	370c      	adds	r7, #12
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop
 8004cc0:	20000870 	.word	0x20000870

08004cc4 <Adv_Mgr>:

static void Adv_Mgr(void)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	af00      	add	r7, sp, #0
  /**
   * The code shall be executed in the background as an aci command may be sent
   * The background is the only place where the application can make sure a new aci command
   * is not sent if there is a pending one
   */
  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_UPDATE_ID, CFG_SCH_PRIO_0);
 8004cc8:	2100      	movs	r1, #0
 8004cca:	2001      	movs	r0, #1
 8004ccc:	f00c f9ec 	bl	80110a8 <UTIL_SEQ_SetTask>

  return;
 8004cd0:	bf00      	nop
}
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <Adv_Update>:

static void Adv_Update(void)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
  Adv_Request(APP_BLE_LP_ADV);
 8004cd8:	2002      	movs	r0, #2
 8004cda:	f7ff fe81 	bl	80049e0 <Adv_Request>

  return;
 8004cde:	bf00      	nop
}
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b082      	sub	sp, #8
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8004cea:	2100      	movs	r1, #0
 8004cec:	2004      	movs	r0, #4
 8004cee:	f00c f9db 	bl	80110a8 <UTIL_SEQ_SetTask>

  return;
 8004cf2:	bf00      	nop
}
 8004cf4:	3708      	adds	r7, #8
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b082      	sub	sp, #8
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004d02:	2001      	movs	r0, #1
 8004d04:	f00c fa3c 	bl	8011180 <UTIL_SEQ_SetEvt>

  return;
 8004d08:	bf00      	nop
}
 8004d0a:	3708      	adds	r7, #8
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004d18:	2001      	movs	r0, #1
 8004d1a:	f00c fa51 	bl	80111c0 <UTIL_SEQ_WaitEvt>

  return;
 8004d1e:	bf00      	nop
}
 8004d20:	3708      	adds	r7, #8
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b084      	sub	sp, #16
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	3308      	adds	r3, #8
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f00b fa9d 	bl	8010278 <SVCCTL_UserEvtRx>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8004d42:	7afb      	ldrb	r3, [r7, #11]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d003      	beq.n	8004d50 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8004d4e:	e003      	b.n	8004d58 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	701a      	strb	r2, [r3, #0]
  return;
 8004d56:	bf00      	nop
}
 8004d58:	3710      	adds	r7, #16
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}

08004d5e <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8004d5e:	b580      	push	{r7, lr}
 8004d60:	b084      	sub	sp, #16
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	4603      	mov	r3, r0
 8004d66:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 8004d68:	79fb      	ldrb	r3, [r7, #7]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d002      	beq.n	8004d74 <BLE_StatusNot+0x16>
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d006      	beq.n	8004d80 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8004d72:	e00b      	b.n	8004d8c <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004d74:	230f      	movs	r3, #15
 8004d76:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8004d78:	68f8      	ldr	r0, [r7, #12]
 8004d7a:	f00c f9c1 	bl	8011100 <UTIL_SEQ_PauseTask>
      break;
 8004d7e:	e005      	b.n	8004d8c <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004d80:	230f      	movs	r3, #15
 8004d82:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f00c f9db 	bl	8011140 <UTIL_SEQ_ResumeTask>
      break;
 8004d8a:	bf00      	nop
  }

  return;
 8004d8c:	bf00      	nop
}
 8004d8e:	3710      	adds	r7, #16
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <DISAPP_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void DISAPP_Init(void)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b082      	sub	sp, #8
 8004d98:	af00      	add	r7, sp, #0
   *
   * @param UUID
   * @param pPData
   * @return
   */
  dis_information_data.pPayload = (uint8_t*)DISAPP_MANUFACTURER_NAME;
 8004d9a:	4b07      	ldr	r3, [pc, #28]	@ (8004db8 <DISAPP_Init+0x24>)
 8004d9c:	603b      	str	r3, [r7, #0]
  dis_information_data.Length = sizeof(DISAPP_MANUFACTURER_NAME);
 8004d9e:	2304      	movs	r3, #4
 8004da0:	713b      	strb	r3, [r7, #4]
  DIS_UpdateChar(MANUFACTURER_NAME_UUID, &dis_information_data);
 8004da2:	463b      	mov	r3, r7
 8004da4:	4619      	mov	r1, r3
 8004da6:	f642 2029 	movw	r0, #10793	@ 0x2a29
 8004daa:	f00a fa8d 	bl	800f2c8 <DIS_UpdateChar>
  dis_information_data.pPayload = (uint8_t *)pnp_id;
  dis_information_data.Length = BLE_CFG_DIS_PNP_ID_LEN_MAX;
  DIS_UpdateChar(PNP_ID_UUID, &dis_information_data);
#endif
/* USER CODE END DISAPP_Init */
}
 8004dae:	bf00      	nop
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	08015574 	.word	0x08015574

08004dbc <HRS_Notification>:
void LCD_DrawIcon(uint16_t Xpos, uint16_t Ypos, uint16_t width, uint16_t height, const uint8_t *pIcon);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void HRS_Notification(HRS_App_Notification_evt_t *pNotification)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b082      	sub	sp, #8
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HRS_Notification_1 */

/* USER CODE END HRS_Notification_1 */
  switch(pNotification->HRS_Evt_Opcode)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	781b      	ldrb	r3, [r3, #0]
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d01a      	beq.n	8004e02 <HRS_Notification+0x46>
 8004dcc:	2b02      	cmp	r3, #2
 8004dce:	dc1e      	bgt.n	8004e0e <HRS_Notification+0x52>
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d002      	beq.n	8004dda <HRS_Notification+0x1e>
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d007      	beq.n	8004de8 <HRS_Notification+0x2c>

   default:
/* USER CODE BEGIN HRS_Notification_Default */

/* USER CODE END HRS_Notification_Default */
      break;
 8004dd8:	e019      	b.n	8004e0e <HRS_Notification+0x52>
      HRSAPP_Context.MeasurementvalueChar.EnergyExpended = 0;
 8004dda:	4b0f      	ldr	r3, [pc, #60]	@ (8004e18 <HRS_Notification+0x5c>)
 8004ddc:	2200      	movs	r2, #0
 8004dde:	809a      	strh	r2, [r3, #4]
      HRSAPP_Context.ResetEnergyExpended = 1;
 8004de0:	4b0d      	ldr	r3, [pc, #52]	@ (8004e18 <HRS_Notification+0x5c>)
 8004de2:	2201      	movs	r2, #1
 8004de4:	731a      	strb	r2, [r3, #12]
      break;
 8004de6:	e013      	b.n	8004e10 <HRS_Notification+0x54>
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 8004de8:	4b0b      	ldr	r3, [pc, #44]	@ (8004e18 <HRS_Notification+0x5c>)
 8004dea:	7b5b      	ldrb	r3, [r3, #13]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f7fd fb03 	bl	80023f8 <HW_TS_Stop>
      HW_TS_Start(HRSAPP_Context.TimerMeasurement_Id, HRSAPP_MEASUREMENT_INTERVAL);
 8004df2:	4b09      	ldr	r3, [pc, #36]	@ (8004e18 <HRS_Notification+0x5c>)
 8004df4:	7b5b      	ldrb	r3, [r3, #13]
 8004df6:	f640 0101 	movw	r1, #2049	@ 0x801
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f7fd fb80 	bl	8002500 <HW_TS_Start>
      break;
 8004e00:	e006      	b.n	8004e10 <HRS_Notification+0x54>
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 8004e02:	4b05      	ldr	r3, [pc, #20]	@ (8004e18 <HRS_Notification+0x5c>)
 8004e04:	7b5b      	ldrb	r3, [r3, #13]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f7fd faf6 	bl	80023f8 <HW_TS_Stop>
      break;
 8004e0c:	e000      	b.n	8004e10 <HRS_Notification+0x54>
      break;
 8004e0e:	bf00      	nop
  }
/* USER CODE BEGIN HRS_Notification_2 */

/* USER CODE END HRS_Notification_2 */
  return;
 8004e10:	bf00      	nop
}
 8004e12:	3708      	adds	r7, #8
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	200008f8 	.word	0x200008f8

08004e1c <LL_PWR_EnableBootC2>:
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8004e20:	4b05      	ldr	r3, [pc, #20]	@ (8004e38 <LL_PWR_EnableBootC2+0x1c>)
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	4a04      	ldr	r2, [pc, #16]	@ (8004e38 <LL_PWR_EnableBootC2+0x1c>)
 8004e26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e2a:	60d3      	str	r3, [r2, #12]
}
 8004e2c:	bf00      	nop
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop
 8004e38:	58000400 	.word	0x58000400

08004e3c <LL_C2_EXTI_EnableEvent_32_63>:
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8004e44:	4b06      	ldr	r3, [pc, #24]	@ (8004e60 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8004e46:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8004e4a:	4905      	ldr	r1, [pc, #20]	@ (8004e60 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8004e54:	bf00      	nop
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr
 8004e60:	58000800 	.word	0x58000800

08004e64 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8004e6c:	4b05      	ldr	r3, [pc, #20]	@ (8004e84 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8004e6e:	6a1a      	ldr	r2, [r3, #32]
 8004e70:	4904      	ldr	r1, [pc, #16]	@ (8004e84 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	620b      	str	r3, [r1, #32]
}
 8004e78:	bf00      	nop
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr
 8004e84:	58000800 	.word	0x58000800

08004e88 <LL_AHB3_GRP1_EnableClock>:
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8004e90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e94:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e96:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8004ea0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ea4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004eac:	68fb      	ldr	r3, [r7, #12]
}
 8004eae:	bf00      	nop
 8004eb0:	3714      	adds	r7, #20
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr

08004eba <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8004eba:	b480      	push	{r7}
 8004ebc:	b085      	sub	sp, #20
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8004ec2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ec6:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8004eca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8004ed6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004eda:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
}
 8004ee6:	bf00      	nop
 8004ee8:	3714      	adds	r7, #20
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr

08004ef2 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b083      	sub	sp, #12
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	601a      	str	r2, [r3, #0]
}
 8004f06:	bf00      	nop
 8004f08:	370c      	adds	r7, #12
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr

08004f12 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8004f12:	b480      	push	{r7}
 8004f14:	b083      	sub	sp, #12
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f043 0201 	orr.w	r2, r3, #1
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	601a      	str	r2, [r3, #0]
}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr

08004f32 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
 8004f3a:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685a      	ldr	r2, [r3, #4]
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	041b      	lsls	r3, r3, #16
 8004f44:	43db      	mvns	r3, r3
 8004f46:	401a      	ands	r2, r3
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	605a      	str	r2, [r3, #4]
}
 8004f4c:	bf00      	nop
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685a      	ldr	r2, [r3, #4]
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	041b      	lsls	r3, r3, #16
 8004f6a:	431a      	orrs	r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	605a      	str	r2, [r3, #4]
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685a      	ldr	r2, [r3, #4]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	43db      	mvns	r3, r3
 8004f8e:	401a      	ands	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	605a      	str	r2, [r3, #4]
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	683a      	ldr	r2, [r7, #0]
 8004fae:	609a      	str	r2, [r3, #8]
}
 8004fb0:	bf00      	nop
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	041a      	lsls	r2, r3, #16
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	609a      	str	r2, [r3, #8]
}
 8004fce:	bf00      	nop
 8004fd0:	370c      	adds	r7, #12
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr

08004fda <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8004fda:	b480      	push	{r7}
 8004fdc:	b083      	sub	sp, #12
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
 8004fe2:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	68da      	ldr	r2, [r3, #12]
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	4013      	ands	r3, r2
 8004fec:	683a      	ldr	r2, [r7, #0]
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	d101      	bne.n	8004ff6 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e000      	b.n	8004ff8 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8004ff6:	2300      	movs	r3, #0
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	370c      	adds	r7, #12
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8005004:	b480      	push	{r7}
 8005006:	b083      	sub	sp, #12
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	69da      	ldr	r2, [r3, #28]
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	4013      	ands	r3, r2
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	429a      	cmp	r2, r3
 800501a:	d101      	bne.n	8005020 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800501c:	2301      	movs	r3, #1
 800501e:	e000      	b.n	8005022 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	370c      	adds	r7, #12
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr
	...

08005030 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8005030:	b580      	push	{r7, lr}
 8005032:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8005034:	2102      	movs	r1, #2
 8005036:	4818      	ldr	r0, [pc, #96]	@ (8005098 <HW_IPCC_Rx_Handler+0x68>)
 8005038:	f7ff ffe4 	bl	8005004 <LL_C2_IPCC_IsActiveFlag_CHx>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d008      	beq.n	8005054 <HW_IPCC_Rx_Handler+0x24>
 8005042:	4b15      	ldr	r3, [pc, #84]	@ (8005098 <HW_IPCC_Rx_Handler+0x68>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f003 0302 	and.w	r3, r3, #2
 800504a:	2b00      	cmp	r3, #0
 800504c:	d102      	bne.n	8005054 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800504e:	f000 f8d5 	bl	80051fc <HW_IPCC_SYS_EvtHandler>
 8005052:	e01e      	b.n	8005092 <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8005054:	2101      	movs	r1, #1
 8005056:	4810      	ldr	r0, [pc, #64]	@ (8005098 <HW_IPCC_Rx_Handler+0x68>)
 8005058:	f7ff ffd4 	bl	8005004 <LL_C2_IPCC_IsActiveFlag_CHx>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d008      	beq.n	8005074 <HW_IPCC_Rx_Handler+0x44>
 8005062:	4b0d      	ldr	r3, [pc, #52]	@ (8005098 <HW_IPCC_Rx_Handler+0x68>)
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f003 0301 	and.w	r3, r3, #1
 800506a:	2b00      	cmp	r3, #0
 800506c:	d102      	bne.n	8005074 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800506e:	f000 f889 	bl	8005184 <HW_IPCC_BLE_EvtHandler>
 8005072:	e00e      	b.n	8005092 <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8005074:	2108      	movs	r1, #8
 8005076:	4808      	ldr	r0, [pc, #32]	@ (8005098 <HW_IPCC_Rx_Handler+0x68>)
 8005078:	f7ff ffc4 	bl	8005004 <LL_C2_IPCC_IsActiveFlag_CHx>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d008      	beq.n	8005094 <HW_IPCC_Rx_Handler+0x64>
 8005082:	4b05      	ldr	r3, [pc, #20]	@ (8005098 <HW_IPCC_Rx_Handler+0x68>)
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f003 0308 	and.w	r3, r3, #8
 800508a:	2b00      	cmp	r3, #0
 800508c:	d102      	bne.n	8005094 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800508e:	f000 f901 	bl	8005294 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8005092:	bf00      	nop
 8005094:	bf00      	nop
}
 8005096:	bd80      	pop	{r7, pc}
 8005098:	58000c00 	.word	0x58000c00

0800509c <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800509c:	b580      	push	{r7, lr}
 800509e:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80050a0:	2102      	movs	r1, #2
 80050a2:	4818      	ldr	r0, [pc, #96]	@ (8005104 <HW_IPCC_Tx_Handler+0x68>)
 80050a4:	f7ff ff99 	bl	8004fda <LL_C1_IPCC_IsActiveFlag_CHx>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d108      	bne.n	80050c0 <HW_IPCC_Tx_Handler+0x24>
 80050ae:	4b15      	ldr	r3, [pc, #84]	@ (8005104 <HW_IPCC_Tx_Handler+0x68>)
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d102      	bne.n	80050c0 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80050ba:	f000 f893 	bl	80051e4 <HW_IPCC_SYS_CmdEvtHandler>
 80050be:	e01e      	b.n	80050fe <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 80050c0:	2108      	movs	r1, #8
 80050c2:	4810      	ldr	r0, [pc, #64]	@ (8005104 <HW_IPCC_Tx_Handler+0x68>)
 80050c4:	f7ff ff89 	bl	8004fda <LL_C1_IPCC_IsActiveFlag_CHx>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d108      	bne.n	80050e0 <HW_IPCC_Tx_Handler+0x44>
 80050ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005104 <HW_IPCC_Tx_Handler+0x68>)
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d102      	bne.n	80050e0 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 80050da:	f000 f8bd 	bl	8005258 <HW_IPCC_MM_FreeBufHandler>
 80050de:	e00e      	b.n	80050fe <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 80050e0:	2120      	movs	r1, #32
 80050e2:	4808      	ldr	r0, [pc, #32]	@ (8005104 <HW_IPCC_Tx_Handler+0x68>)
 80050e4:	f7ff ff79 	bl	8004fda <LL_C1_IPCC_IsActiveFlag_CHx>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d108      	bne.n	8005100 <HW_IPCC_Tx_Handler+0x64>
 80050ee:	4b05      	ldr	r3, [pc, #20]	@ (8005104 <HW_IPCC_Tx_Handler+0x68>)
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d102      	bne.n	8005100 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 80050fa:	f000 f84f 	bl	800519c <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 80050fe:	bf00      	nop
 8005100:	bf00      	nop
}
 8005102:	bd80      	pop	{r7, pc}
 8005104:	58000c00 	.word	0x58000c00

08005108 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8005108:	b580      	push	{r7, lr}
 800510a:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800510c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8005110:	f7ff fed3 	bl	8004eba <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8005114:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005118:	f7ff fea4 	bl	8004e64 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800511c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005120:	f7ff fe8c 	bl	8004e3c <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8005124:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8005126:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8005128:	f7ff fe78 	bl	8004e1c <LL_PWR_EnableBootC2>

  return;
 800512c:	bf00      	nop
}
 800512e:	bd80      	pop	{r7, pc}

08005130 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8005130:	b580      	push	{r7, lr}
 8005132:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8005134:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8005138:	f7ff fea6 	bl	8004e88 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800513c:	4806      	ldr	r0, [pc, #24]	@ (8005158 <HW_IPCC_Init+0x28>)
 800513e:	f7ff fee8 	bl	8004f12 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8005142:	4805      	ldr	r0, [pc, #20]	@ (8005158 <HW_IPCC_Init+0x28>)
 8005144:	f7ff fed5 	bl	8004ef2 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8005148:	202c      	movs	r0, #44	@ 0x2c
 800514a:	f003 ffd4 	bl	80090f6 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800514e:	202d      	movs	r0, #45	@ 0x2d
 8005150:	f003 ffd1 	bl	80090f6 <HAL_NVIC_EnableIRQ>

  return;
 8005154:	bf00      	nop
}
 8005156:	bd80      	pop	{r7, pc}
 8005158:	58000c00 	.word	0x58000c00

0800515c <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800515c:	b580      	push	{r7, lr}
 800515e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8005160:	2101      	movs	r1, #1
 8005162:	4802      	ldr	r0, [pc, #8]	@ (800516c <HW_IPCC_BLE_Init+0x10>)
 8005164:	f7ff ff0a 	bl	8004f7c <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8005168:	bf00      	nop
}
 800516a:	bd80      	pop	{r7, pc}
 800516c:	58000c00 	.word	0x58000c00

08005170 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8005170:	b580      	push	{r7, lr}
 8005172:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8005174:	2101      	movs	r1, #1
 8005176:	4802      	ldr	r0, [pc, #8]	@ (8005180 <HW_IPCC_BLE_SendCmd+0x10>)
 8005178:	f7ff ff20 	bl	8004fbc <LL_C1_IPCC_SetFlag_CHx>

  return;
 800517c:	bf00      	nop
}
 800517e:	bd80      	pop	{r7, pc}
 8005180:	58000c00 	.word	0x58000c00

08005184 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8005184:	b580      	push	{r7, lr}
 8005186:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8005188:	f00b f95a 	bl	8010440 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800518c:	2101      	movs	r1, #1
 800518e:	4802      	ldr	r0, [pc, #8]	@ (8005198 <HW_IPCC_BLE_EvtHandler+0x14>)
 8005190:	f7ff ff06 	bl	8004fa0 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8005194:	bf00      	nop
}
 8005196:	bd80      	pop	{r7, pc}
 8005198:	58000c00 	.word	0x58000c00

0800519c <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800519c:	b580      	push	{r7, lr}
 800519e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 80051a0:	2120      	movs	r1, #32
 80051a2:	4803      	ldr	r0, [pc, #12]	@ (80051b0 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 80051a4:	f7ff fed8 	bl	8004f58 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 80051a8:	f00b f97a 	bl	80104a0 <HW_IPCC_BLE_AclDataAckNot>

  return;
 80051ac:	bf00      	nop
}
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	58000c00 	.word	0x58000c00

080051b4 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 80051b8:	2102      	movs	r1, #2
 80051ba:	4802      	ldr	r0, [pc, #8]	@ (80051c4 <HW_IPCC_SYS_Init+0x10>)
 80051bc:	f7ff fede 	bl	8004f7c <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80051c0:	bf00      	nop
}
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	58000c00 	.word	0x58000c00

080051c8 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80051cc:	2102      	movs	r1, #2
 80051ce:	4804      	ldr	r0, [pc, #16]	@ (80051e0 <HW_IPCC_SYS_SendCmd+0x18>)
 80051d0:	f7ff fef4 	bl	8004fbc <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80051d4:	2102      	movs	r1, #2
 80051d6:	4802      	ldr	r0, [pc, #8]	@ (80051e0 <HW_IPCC_SYS_SendCmd+0x18>)
 80051d8:	f7ff feab 	bl	8004f32 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 80051dc:	bf00      	nop
}
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	58000c00 	.word	0x58000c00

080051e4 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80051e8:	2102      	movs	r1, #2
 80051ea:	4803      	ldr	r0, [pc, #12]	@ (80051f8 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 80051ec:	f7ff feb4 	bl	8004f58 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 80051f0:	f00b f9a6 	bl	8010540 <HW_IPCC_SYS_CmdEvtNot>

  return;
 80051f4:	bf00      	nop
}
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	58000c00 	.word	0x58000c00

080051fc <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8005200:	f00b f9b4 	bl	801056c <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8005204:	2102      	movs	r1, #2
 8005206:	4802      	ldr	r0, [pc, #8]	@ (8005210 <HW_IPCC_SYS_EvtHandler+0x14>)
 8005208:	f7ff feca 	bl	8004fa0 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800520c:	bf00      	nop
}
 800520e:	bd80      	pop	{r7, pc}
 8005210:	58000c00 	.word	0x58000c00

08005214 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b082      	sub	sp, #8
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800521c:	2108      	movs	r1, #8
 800521e:	480c      	ldr	r0, [pc, #48]	@ (8005250 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8005220:	f7ff fedb 	bl	8004fda <LL_C1_IPCC_IsActiveFlag_CHx>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d007      	beq.n	800523a <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800522a:	4a0a      	ldr	r2, [pc, #40]	@ (8005254 <HW_IPCC_MM_SendFreeBuf+0x40>)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8005230:	2108      	movs	r1, #8
 8005232:	4807      	ldr	r0, [pc, #28]	@ (8005250 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8005234:	f7ff fe7d 	bl	8004f32 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8005238:	e006      	b.n	8005248 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800523e:	2108      	movs	r1, #8
 8005240:	4803      	ldr	r0, [pc, #12]	@ (8005250 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8005242:	f7ff febb 	bl	8004fbc <LL_C1_IPCC_SetFlag_CHx>
  return;
 8005246:	bf00      	nop
}
 8005248:	3708      	adds	r7, #8
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	58000c00 	.word	0x58000c00
 8005254:	20000908 	.word	0x20000908

08005258 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8005258:	b580      	push	{r7, lr}
 800525a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800525c:	2108      	movs	r1, #8
 800525e:	4806      	ldr	r0, [pc, #24]	@ (8005278 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8005260:	f7ff fe7a 	bl	8004f58 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 8005264:	4b05      	ldr	r3, [pc, #20]	@ (800527c <HW_IPCC_MM_FreeBufHandler+0x24>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800526a:	2108      	movs	r1, #8
 800526c:	4802      	ldr	r0, [pc, #8]	@ (8005278 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800526e:	f7ff fea5 	bl	8004fbc <LL_C1_IPCC_SetFlag_CHx>

  return;
 8005272:	bf00      	nop
}
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	58000c00 	.word	0x58000c00
 800527c:	20000908 	.word	0x20000908

08005280 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8005280:	b580      	push	{r7, lr}
 8005282:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8005284:	2108      	movs	r1, #8
 8005286:	4802      	ldr	r0, [pc, #8]	@ (8005290 <HW_IPCC_TRACES_Init+0x10>)
 8005288:	f7ff fe78 	bl	8004f7c <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800528c:	bf00      	nop
}
 800528e:	bd80      	pop	{r7, pc}
 8005290:	58000c00 	.word	0x58000c00

08005294 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8005294:	b580      	push	{r7, lr}
 8005296:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8005298:	f00b fa10 	bl	80106bc <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800529c:	2108      	movs	r1, #8
 800529e:	4802      	ldr	r0, [pc, #8]	@ (80052a8 <HW_IPCC_TRACES_EvtHandler+0x14>)
 80052a0:	f7ff fe7e 	bl	8004fa0 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80052a4:	bf00      	nop
}
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	58000c00 	.word	0x58000c00

080052ac <DEV_SPI_WriteByte>:
#include "DEV_Config.h"
//#include "stm32f1xx_hal_spi.h"

extern SPI_HandleTypeDef hspi1;
void DEV_SPI_WriteByte(UBYTE value)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b082      	sub	sp, #8
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	4603      	mov	r3, r0
 80052b4:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi2, &value, 1, 1000);
 80052b6:	1df9      	adds	r1, r7, #7
 80052b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80052bc:	2201      	movs	r2, #1
 80052be:	4803      	ldr	r0, [pc, #12]	@ (80052cc <DEV_SPI_WriteByte+0x20>)
 80052c0:	f006 fda5 	bl	800be0e <HAL_SPI_Transmit>
}
 80052c4:	bf00      	nop
 80052c6:	3708      	adds	r7, #8
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	200007bc 	.word	0x200007bc

080052d0 <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_DC_PIN, 0);
 80052d4:	2200      	movs	r2, #0
 80052d6:	2140      	movs	r1, #64	@ 0x40
 80052d8:	4807      	ldr	r0, [pc, #28]	@ (80052f8 <DEV_Module_Init+0x28>)
 80052da:	f004 fc5f 	bl	8009b9c <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 80052de:	2200      	movs	r2, #0
 80052e0:	2101      	movs	r1, #1
 80052e2:	4806      	ldr	r0, [pc, #24]	@ (80052fc <DEV_Module_Init+0x2c>)
 80052e4:	f004 fc5a 	bl	8009b9c <HAL_GPIO_WritePin>
//		DEV_Digital_Write(EPD_PWR_PIN, 1);
    DEV_Digital_Write(EPD_RST_PIN, 1);
 80052e8:	2201      	movs	r2, #1
 80052ea:	2140      	movs	r1, #64	@ 0x40
 80052ec:	4804      	ldr	r0, [pc, #16]	@ (8005300 <DEV_Module_Init+0x30>)
 80052ee:	f004 fc55 	bl	8009b9c <HAL_GPIO_WritePin>
		return 0;
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	48000800 	.word	0x48000800
 80052fc:	48000c00 	.word	0x48000c00
 8005300:	48000400 	.word	0x48000400

08005304 <DEV_Module_Exit>:

void DEV_Module_Exit(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_DC_PIN, 0);
 8005308:	2200      	movs	r2, #0
 800530a:	2140      	movs	r1, #64	@ 0x40
 800530c:	4807      	ldr	r0, [pc, #28]	@ (800532c <DEV_Module_Exit+0x28>)
 800530e:	f004 fc45 	bl	8009b9c <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 8005312:	2200      	movs	r2, #0
 8005314:	2101      	movs	r1, #1
 8005316:	4806      	ldr	r0, [pc, #24]	@ (8005330 <DEV_Module_Exit+0x2c>)
 8005318:	f004 fc40 	bl	8009b9c <HAL_GPIO_WritePin>

    //close 5V
//		DEV_Digital_Write(EPD_PWR_PIN, 0);
    DEV_Digital_Write(EPD_RST_PIN, 0);
 800531c:	2200      	movs	r2, #0
 800531e:	2140      	movs	r1, #64	@ 0x40
 8005320:	4804      	ldr	r0, [pc, #16]	@ (8005334 <DEV_Module_Exit+0x30>)
 8005322:	f004 fc3b 	bl	8009b9c <HAL_GPIO_WritePin>
}
 8005326:	bf00      	nop
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	48000800 	.word	0x48000800
 8005330:	48000c00 	.word	0x48000c00
 8005334:	48000400 	.word	0x48000400

08005338 <EPD_2IN9_V2_Reset>:
/******************************************************************************
function :	Software reset
parameter:
******************************************************************************/
static void EPD_2IN9_V2_Reset(void)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_RST_PIN, 1);
 800533c:	2201      	movs	r2, #1
 800533e:	2140      	movs	r1, #64	@ 0x40
 8005340:	480b      	ldr	r0, [pc, #44]	@ (8005370 <EPD_2IN9_V2_Reset+0x38>)
 8005342:	f004 fc2b 	bl	8009b9c <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 8005346:	2064      	movs	r0, #100	@ 0x64
 8005348:	f7fc fa74 	bl	8001834 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 0);
 800534c:	2200      	movs	r2, #0
 800534e:	2140      	movs	r1, #64	@ 0x40
 8005350:	4807      	ldr	r0, [pc, #28]	@ (8005370 <EPD_2IN9_V2_Reset+0x38>)
 8005352:	f004 fc23 	bl	8009b9c <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 8005356:	2002      	movs	r0, #2
 8005358:	f7fc fa6c 	bl	8001834 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 1);
 800535c:	2201      	movs	r2, #1
 800535e:	2140      	movs	r1, #64	@ 0x40
 8005360:	4803      	ldr	r0, [pc, #12]	@ (8005370 <EPD_2IN9_V2_Reset+0x38>)
 8005362:	f004 fc1b 	bl	8009b9c <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 8005366:	2064      	movs	r0, #100	@ 0x64
 8005368:	f7fc fa64 	bl	8001834 <HAL_Delay>
}
 800536c:	bf00      	nop
 800536e:	bd80      	pop	{r7, pc}
 8005370:	48000400 	.word	0x48000400

08005374 <EPD_2IN9_V2_SendCommand>:
function :	send command
parameter:
     Reg : Command register
******************************************************************************/
static void EPD_2IN9_V2_SendCommand(UBYTE Reg)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	4603      	mov	r3, r0
 800537c:	71fb      	strb	r3, [r7, #7]
    DEV_Digital_Write(EPD_DC_PIN, 0);
 800537e:	2200      	movs	r2, #0
 8005380:	2140      	movs	r1, #64	@ 0x40
 8005382:	480a      	ldr	r0, [pc, #40]	@ (80053ac <EPD_2IN9_V2_SendCommand+0x38>)
 8005384:	f004 fc0a 	bl	8009b9c <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 8005388:	2200      	movs	r2, #0
 800538a:	2101      	movs	r1, #1
 800538c:	4808      	ldr	r0, [pc, #32]	@ (80053b0 <EPD_2IN9_V2_SendCommand+0x3c>)
 800538e:	f004 fc05 	bl	8009b9c <HAL_GPIO_WritePin>
    DEV_SPI_WriteByte(Reg);
 8005392:	79fb      	ldrb	r3, [r7, #7]
 8005394:	4618      	mov	r0, r3
 8005396:	f7ff ff89 	bl	80052ac <DEV_SPI_WriteByte>
    DEV_Digital_Write(EPD_CS_PIN, 1);
 800539a:	2201      	movs	r2, #1
 800539c:	2101      	movs	r1, #1
 800539e:	4804      	ldr	r0, [pc, #16]	@ (80053b0 <EPD_2IN9_V2_SendCommand+0x3c>)
 80053a0:	f004 fbfc 	bl	8009b9c <HAL_GPIO_WritePin>
}
 80053a4:	bf00      	nop
 80053a6:	3708      	adds	r7, #8
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	48000800 	.word	0x48000800
 80053b0:	48000c00 	.word	0x48000c00

080053b4 <EPD_2IN9_V2_SendData>:
function :	send data
parameter:
    Data : Write data
******************************************************************************/
static void EPD_2IN9_V2_SendData(UBYTE Data)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	4603      	mov	r3, r0
 80053bc:	71fb      	strb	r3, [r7, #7]
    DEV_Digital_Write(EPD_DC_PIN, 1);
 80053be:	2201      	movs	r2, #1
 80053c0:	2140      	movs	r1, #64	@ 0x40
 80053c2:	480a      	ldr	r0, [pc, #40]	@ (80053ec <EPD_2IN9_V2_SendData+0x38>)
 80053c4:	f004 fbea 	bl	8009b9c <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 80053c8:	2200      	movs	r2, #0
 80053ca:	2101      	movs	r1, #1
 80053cc:	4808      	ldr	r0, [pc, #32]	@ (80053f0 <EPD_2IN9_V2_SendData+0x3c>)
 80053ce:	f004 fbe5 	bl	8009b9c <HAL_GPIO_WritePin>
    DEV_SPI_WriteByte(Data);
 80053d2:	79fb      	ldrb	r3, [r7, #7]
 80053d4:	4618      	mov	r0, r3
 80053d6:	f7ff ff69 	bl	80052ac <DEV_SPI_WriteByte>
    DEV_Digital_Write(EPD_CS_PIN, 1);
 80053da:	2201      	movs	r2, #1
 80053dc:	2101      	movs	r1, #1
 80053de:	4804      	ldr	r0, [pc, #16]	@ (80053f0 <EPD_2IN9_V2_SendData+0x3c>)
 80053e0:	f004 fbdc 	bl	8009b9c <HAL_GPIO_WritePin>
}
 80053e4:	bf00      	nop
 80053e6:	3708      	adds	r7, #8
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}
 80053ec:	48000800 	.word	0x48000800
 80053f0:	48000c00 	.word	0x48000c00

080053f4 <EPD_2IN9_V2_ReadBusy>:
/******************************************************************************
function :	Wait until the busy_pin goes LOW
parameter:
******************************************************************************/
void EPD_2IN9_V2_ReadBusy(void)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	af00      	add	r7, sp, #0
    Debug("e-Paper busy\r\n");
 80053f8:	480b      	ldr	r0, [pc, #44]	@ (8005428 <EPD_2IN9_V2_ReadBusy+0x34>)
 80053fa:	f00c fd91 	bl	8011f20 <puts>
	while(1)
	{	 //=1 BUSY
		if(DEV_Digital_Read(EPD_BUSY_PIN)==0) 
 80053fe:	2102      	movs	r1, #2
 8005400:	480a      	ldr	r0, [pc, #40]	@ (800542c <EPD_2IN9_V2_ReadBusy+0x38>)
 8005402:	f004 fbb3 	bl	8009b6c <HAL_GPIO_ReadPin>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d003      	beq.n	8005414 <EPD_2IN9_V2_ReadBusy+0x20>
			break;
		DEV_Delay_ms(50);
 800540c:	2032      	movs	r0, #50	@ 0x32
 800540e:	f7fc fa11 	bl	8001834 <HAL_Delay>
		if(DEV_Digital_Read(EPD_BUSY_PIN)==0) 
 8005412:	e7f4      	b.n	80053fe <EPD_2IN9_V2_ReadBusy+0xa>
			break;
 8005414:	bf00      	nop
	}
	DEV_Delay_ms(50);
 8005416:	2032      	movs	r0, #50	@ 0x32
 8005418:	f7fc fa0c 	bl	8001834 <HAL_Delay>
    Debug("e-Paper busy release\r\n");
 800541c:	4804      	ldr	r0, [pc, #16]	@ (8005430 <EPD_2IN9_V2_ReadBusy+0x3c>)
 800541e:	f00c fd7f 	bl	8011f20 <puts>
}
 8005422:	bf00      	nop
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	08015578 	.word	0x08015578
 800542c:	48000c00 	.word	0x48000c00
 8005430:	08015590 	.word	0x08015590

08005434 <EPD_2IN9_V2_LUT>:

static void EPD_2IN9_V2_LUT(UBYTE *lut)
{       
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
	UBYTE count;
	EPD_2IN9_V2_SendCommand(0x32);
 800543c:	2032      	movs	r0, #50	@ 0x32
 800543e:	f7ff ff99 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	for(count=0; count<153; count++) 
 8005442:	2300      	movs	r3, #0
 8005444:	73fb      	strb	r3, [r7, #15]
 8005446:	e009      	b.n	800545c <EPD_2IN9_V2_LUT+0x28>
		EPD_2IN9_V2_SendData(lut[count]); 
 8005448:	7bfb      	ldrb	r3, [r7, #15]
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	4413      	add	r3, r2
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	4618      	mov	r0, r3
 8005452:	f7ff ffaf 	bl	80053b4 <EPD_2IN9_V2_SendData>
	for(count=0; count<153; count++) 
 8005456:	7bfb      	ldrb	r3, [r7, #15]
 8005458:	3301      	adds	r3, #1
 800545a:	73fb      	strb	r3, [r7, #15]
 800545c:	7bfb      	ldrb	r3, [r7, #15]
 800545e:	2b98      	cmp	r3, #152	@ 0x98
 8005460:	d9f2      	bls.n	8005448 <EPD_2IN9_V2_LUT+0x14>
	EPD_2IN9_V2_ReadBusy();
 8005462:	f7ff ffc7 	bl	80053f4 <EPD_2IN9_V2_ReadBusy>
}
 8005466:	bf00      	nop
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}

0800546e <EPD_2IN9_V2_LUT_by_host>:

static void EPD_2IN9_V2_LUT_by_host(UBYTE *lut)
{
 800546e:	b580      	push	{r7, lr}
 8005470:	b082      	sub	sp, #8
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
	EPD_2IN9_V2_LUT((UBYTE *)lut);			//lut
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f7ff ffdc 	bl	8005434 <EPD_2IN9_V2_LUT>
	EPD_2IN9_V2_SendCommand(0x3f);
 800547c:	203f      	movs	r0, #63	@ 0x3f
 800547e:	f7ff ff79 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+153));
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	3399      	adds	r3, #153	@ 0x99
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	4618      	mov	r0, r3
 800548a:	f7ff ff93 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x03);	// gate voltage
 800548e:	2003      	movs	r0, #3
 8005490:	f7ff ff70 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+154));
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	339a      	adds	r3, #154	@ 0x9a
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	4618      	mov	r0, r3
 800549c:	f7ff ff8a 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x04);	// source voltage
 80054a0:	2004      	movs	r0, #4
 80054a2:	f7ff ff67 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+155));	// VSH
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	339b      	adds	r3, #155	@ 0x9b
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	4618      	mov	r0, r3
 80054ae:	f7ff ff81 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(*(lut+156));	// VSH2
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	339c      	adds	r3, #156	@ 0x9c
 80054b6:	781b      	ldrb	r3, [r3, #0]
 80054b8:	4618      	mov	r0, r3
 80054ba:	f7ff ff7b 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(*(lut+157));	// VSL
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	339d      	adds	r3, #157	@ 0x9d
 80054c2:	781b      	ldrb	r3, [r3, #0]
 80054c4:	4618      	mov	r0, r3
 80054c6:	f7ff ff75 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x2c);		// VCOM
 80054ca:	202c      	movs	r0, #44	@ 0x2c
 80054cc:	f7ff ff52 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+158));
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	339e      	adds	r3, #158	@ 0x9e
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7ff ff6c 	bl	80053b4 <EPD_2IN9_V2_SendData>
	
}
 80054dc:	bf00      	nop
 80054de:	3708      	adds	r7, #8
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <EPD_2IN9_V2_TurnOnDisplay>:
/******************************************************************************
function :	Turn On Display
parameter:
******************************************************************************/
static void EPD_2IN9_V2_TurnOnDisplay(void)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x22); //Display Update Control
 80054e8:	2022      	movs	r0, #34	@ 0x22
 80054ea:	f7ff ff43 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0xc7);
 80054ee:	20c7      	movs	r0, #199	@ 0xc7
 80054f0:	f7ff ff60 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); //Activate Display Update Sequence
 80054f4:	2020      	movs	r0, #32
 80054f6:	f7ff ff3d 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();
 80054fa:	f7ff ff7b 	bl	80053f4 <EPD_2IN9_V2_ReadBusy>
}
 80054fe:	bf00      	nop
 8005500:	bd80      	pop	{r7, pc}

08005502 <EPD_2IN9_V2_TurnOnDisplay_Partial>:

static void EPD_2IN9_V2_TurnOnDisplay_Partial(void)
{
 8005502:	b580      	push	{r7, lr}
 8005504:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x22); //Display Update Control
 8005506:	2022      	movs	r0, #34	@ 0x22
 8005508:	f7ff ff34 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x0F);   
 800550c:	200f      	movs	r0, #15
 800550e:	f7ff ff51 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); //Activate Display Update Sequence
 8005512:	2020      	movs	r0, #32
 8005514:	f7ff ff2e 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();
 8005518:	f7ff ff6c 	bl	80053f4 <EPD_2IN9_V2_ReadBusy>
}
 800551c:	bf00      	nop
 800551e:	bd80      	pop	{r7, pc}

08005520 <EPD_2IN9_V2_SetWindows>:
/******************************************************************************
function :	Setting the display window
parameter:
******************************************************************************/
static void EPD_2IN9_V2_SetWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend)
{
 8005520:	b590      	push	{r4, r7, lr}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
 8005526:	4604      	mov	r4, r0
 8005528:	4608      	mov	r0, r1
 800552a:	4611      	mov	r1, r2
 800552c:	461a      	mov	r2, r3
 800552e:	4623      	mov	r3, r4
 8005530:	80fb      	strh	r3, [r7, #6]
 8005532:	4603      	mov	r3, r0
 8005534:	80bb      	strh	r3, [r7, #4]
 8005536:	460b      	mov	r3, r1
 8005538:	807b      	strh	r3, [r7, #2]
 800553a:	4613      	mov	r3, r2
 800553c:	803b      	strh	r3, [r7, #0]
    EPD_2IN9_V2_SendCommand(0x44); // SET_RAM_X_ADDRESS_START_END_POSITION
 800553e:	2044      	movs	r0, #68	@ 0x44
 8005540:	f7ff ff18 	bl	8005374 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData((Xstart>>3) & 0xFF);
 8005544:	88fb      	ldrh	r3, [r7, #6]
 8005546:	08db      	lsrs	r3, r3, #3
 8005548:	b29b      	uxth	r3, r3
 800554a:	b2db      	uxtb	r3, r3
 800554c:	4618      	mov	r0, r3
 800554e:	f7ff ff31 	bl	80053b4 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Xend>>3) & 0xFF);
 8005552:	887b      	ldrh	r3, [r7, #2]
 8005554:	08db      	lsrs	r3, r3, #3
 8005556:	b29b      	uxth	r3, r3
 8005558:	b2db      	uxtb	r3, r3
 800555a:	4618      	mov	r0, r3
 800555c:	f7ff ff2a 	bl	80053b4 <EPD_2IN9_V2_SendData>
	
    EPD_2IN9_V2_SendCommand(0x45); // SET_RAM_Y_ADDRESS_START_END_POSITION
 8005560:	2045      	movs	r0, #69	@ 0x45
 8005562:	f7ff ff07 	bl	8005374 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Ystart & 0xFF);
 8005566:	88bb      	ldrh	r3, [r7, #4]
 8005568:	b2db      	uxtb	r3, r3
 800556a:	4618      	mov	r0, r3
 800556c:	f7ff ff22 	bl	80053b4 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Ystart >> 8) & 0xFF);
 8005570:	88bb      	ldrh	r3, [r7, #4]
 8005572:	0a1b      	lsrs	r3, r3, #8
 8005574:	b29b      	uxth	r3, r3
 8005576:	b2db      	uxtb	r3, r3
 8005578:	4618      	mov	r0, r3
 800557a:	f7ff ff1b 	bl	80053b4 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData(Yend & 0xFF);
 800557e:	883b      	ldrh	r3, [r7, #0]
 8005580:	b2db      	uxtb	r3, r3
 8005582:	4618      	mov	r0, r3
 8005584:	f7ff ff16 	bl	80053b4 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Yend >> 8) & 0xFF);
 8005588:	883b      	ldrh	r3, [r7, #0]
 800558a:	0a1b      	lsrs	r3, r3, #8
 800558c:	b29b      	uxth	r3, r3
 800558e:	b2db      	uxtb	r3, r3
 8005590:	4618      	mov	r0, r3
 8005592:	f7ff ff0f 	bl	80053b4 <EPD_2IN9_V2_SendData>
}
 8005596:	bf00      	nop
 8005598:	370c      	adds	r7, #12
 800559a:	46bd      	mov	sp, r7
 800559c:	bd90      	pop	{r4, r7, pc}

0800559e <EPD_2IN9_V2_SetCursor>:
/******************************************************************************
function :	Set Cursor
parameter:
******************************************************************************/
static void EPD_2IN9_V2_SetCursor(UWORD Xstart, UWORD Ystart)
{
 800559e:	b580      	push	{r7, lr}
 80055a0:	b082      	sub	sp, #8
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	4603      	mov	r3, r0
 80055a6:	460a      	mov	r2, r1
 80055a8:	80fb      	strh	r3, [r7, #6]
 80055aa:	4613      	mov	r3, r2
 80055ac:	80bb      	strh	r3, [r7, #4]
    EPD_2IN9_V2_SendCommand(0x4E); // SET_RAM_X_ADDRESS_COUNTER
 80055ae:	204e      	movs	r0, #78	@ 0x4e
 80055b0:	f7ff fee0 	bl	8005374 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Xstart & 0xFF);
 80055b4:	88fb      	ldrh	r3, [r7, #6]
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7ff fefb 	bl	80053b4 <EPD_2IN9_V2_SendData>

    EPD_2IN9_V2_SendCommand(0x4F); // SET_RAM_Y_ADDRESS_COUNTER
 80055be:	204f      	movs	r0, #79	@ 0x4f
 80055c0:	f7ff fed8 	bl	8005374 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Ystart & 0xFF);
 80055c4:	88bb      	ldrh	r3, [r7, #4]
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	4618      	mov	r0, r3
 80055ca:	f7ff fef3 	bl	80053b4 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Ystart >> 8) & 0xFF);
 80055ce:	88bb      	ldrh	r3, [r7, #4]
 80055d0:	0a1b      	lsrs	r3, r3, #8
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7ff feec 	bl	80053b4 <EPD_2IN9_V2_SendData>
}
 80055dc:	bf00      	nop
 80055de:	3708      	adds	r7, #8
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <EPD_2IN9_V2_Init>:
/******************************************************************************
function :	Initialize the e-Paper register
parameter:
******************************************************************************/
void EPD_2IN9_V2_Init(void)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_Reset();
 80055e8:	f7ff fea6 	bl	8005338 <EPD_2IN9_V2_Reset>
	DEV_Delay_ms(100);
 80055ec:	2064      	movs	r0, #100	@ 0x64
 80055ee:	f7fc f921 	bl	8001834 <HAL_Delay>

	EPD_2IN9_V2_ReadBusy();   
 80055f2:	f7ff feff 	bl	80053f4 <EPD_2IN9_V2_ReadBusy>
	EPD_2IN9_V2_SendCommand(0x12);  //SWRESET
 80055f6:	2012      	movs	r0, #18
 80055f8:	f7ff febc 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();   
 80055fc:	f7ff fefa 	bl	80053f4 <EPD_2IN9_V2_ReadBusy>

	EPD_2IN9_V2_SendCommand(0x01); //Driver output control      
 8005600:	2001      	movs	r0, #1
 8005602:	f7ff feb7 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x27);
 8005606:	2027      	movs	r0, #39	@ 0x27
 8005608:	f7ff fed4 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x01);
 800560c:	2001      	movs	r0, #1
 800560e:	f7ff fed1 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);
 8005612:	2000      	movs	r0, #0
 8005614:	f7ff fece 	bl	80053b4 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x11); //data entry mode       
 8005618:	2011      	movs	r0, #17
 800561a:	f7ff feab 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x03);
 800561e:	2003      	movs	r0, #3
 8005620:	f7ff fec8 	bl	80053b4 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SetWindows(0, 0, EPD_2IN9_V2_WIDTH-1, EPD_2IN9_V2_HEIGHT-1);
 8005624:	f240 1327 	movw	r3, #295	@ 0x127
 8005628:	227f      	movs	r2, #127	@ 0x7f
 800562a:	2100      	movs	r1, #0
 800562c:	2000      	movs	r0, #0
 800562e:	f7ff ff77 	bl	8005520 <EPD_2IN9_V2_SetWindows>

	// EPD_2IN9_V2_SendCommand(0x3C); //BorderWavefrom
	// EPD_2IN9_V2_SendData(0x05);	

	EPD_2IN9_V2_SendCommand(0x21); //  Display update control
 8005632:	2021      	movs	r0, #33	@ 0x21
 8005634:	f7ff fe9e 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x00);
 8005638:	2000      	movs	r0, #0
 800563a:	f7ff febb 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x80);	
 800563e:	2080      	movs	r0, #128	@ 0x80
 8005640:	f7ff feb8 	bl	80053b4 <EPD_2IN9_V2_SendData>

	// EPD_2IN9_V2_SendCommand(0x18); //Read built-in temperature sensor
	// EPD_2IN9_V2_SendData(0x80);	

	EPD_2IN9_V2_SetCursor(0, 0);
 8005644:	2100      	movs	r1, #0
 8005646:	2000      	movs	r0, #0
 8005648:	f7ff ffa9 	bl	800559e <EPD_2IN9_V2_SetCursor>
	EPD_2IN9_V2_ReadBusy();
 800564c:	f7ff fed2 	bl	80053f4 <EPD_2IN9_V2_ReadBusy>

	EPD_2IN9_V2_LUT_by_host(WS_20_30);
 8005650:	4802      	ldr	r0, [pc, #8]	@ (800565c <EPD_2IN9_V2_Init+0x78>)
 8005652:	f7ff ff0c 	bl	800546e <EPD_2IN9_V2_LUT_by_host>
}
 8005656:	bf00      	nop
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	200000b8 	.word	0x200000b8

08005660 <EPD_2IN9_V2_Clear>:
/******************************************************************************
function :	Clear screen
parameter:
******************************************************************************/
void EPD_2IN9_V2_Clear(void)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b082      	sub	sp, #8
 8005664:	af00      	add	r7, sp, #0
	UWORD i;
	EPD_2IN9_V2_SendCommand(0x24);   //write RAM for black(0)/white (1)
 8005666:	2024      	movs	r0, #36	@ 0x24
 8005668:	f7ff fe84 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 800566c:	2300      	movs	r3, #0
 800566e:	80fb      	strh	r3, [r7, #6]
 8005670:	e005      	b.n	800567e <EPD_2IN9_V2_Clear+0x1e>
	{
		EPD_2IN9_V2_SendData(0xff);
 8005672:	20ff      	movs	r0, #255	@ 0xff
 8005674:	f7ff fe9e 	bl	80053b4 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005678:	88fb      	ldrh	r3, [r7, #6]
 800567a:	3301      	adds	r3, #1
 800567c:	80fb      	strh	r3, [r7, #6]
 800567e:	88fb      	ldrh	r3, [r7, #6]
 8005680:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8005684:	d3f5      	bcc.n	8005672 <EPD_2IN9_V2_Clear+0x12>
	}
	EPD_2IN9_V2_TurnOnDisplay();
 8005686:	f7ff ff2d 	bl	80054e4 <EPD_2IN9_V2_TurnOnDisplay>
}
 800568a:	bf00      	nop
 800568c:	3708      	adds	r7, #8
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}

08005692 <EPD_2IN9_V2_Display>:
/******************************************************************************
function :	Sends the image buffer in RAM to e-Paper and displays
parameter:
******************************************************************************/
void EPD_2IN9_V2_Display(UBYTE *Image)
{
 8005692:	b580      	push	{r7, lr}
 8005694:	b084      	sub	sp, #16
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
	UWORD i;	
	EPD_2IN9_V2_SendCommand(0x24);   //write RAM for black(0)/white (1)
 800569a:	2024      	movs	r0, #36	@ 0x24
 800569c:	f7ff fe6a 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 80056a0:	2300      	movs	r3, #0
 80056a2:	81fb      	strh	r3, [r7, #14]
 80056a4:	e009      	b.n	80056ba <EPD_2IN9_V2_Display+0x28>
	{
		EPD_2IN9_V2_SendData(Image[i]);
 80056a6:	89fb      	ldrh	r3, [r7, #14]
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	4413      	add	r3, r2
 80056ac:	781b      	ldrb	r3, [r3, #0]
 80056ae:	4618      	mov	r0, r3
 80056b0:	f7ff fe80 	bl	80053b4 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 80056b4:	89fb      	ldrh	r3, [r7, #14]
 80056b6:	3301      	adds	r3, #1
 80056b8:	81fb      	strh	r3, [r7, #14]
 80056ba:	89fb      	ldrh	r3, [r7, #14]
 80056bc:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 80056c0:	d3f1      	bcc.n	80056a6 <EPD_2IN9_V2_Display+0x14>
	}
	EPD_2IN9_V2_TurnOnDisplay();	
 80056c2:	f7ff ff0f 	bl	80054e4 <EPD_2IN9_V2_TurnOnDisplay>
}
 80056c6:	bf00      	nop
 80056c8:	3710      	adds	r7, #16
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}

080056ce <EPD_2IN9_V2_Display_Base>:

void EPD_2IN9_V2_Display_Base(UBYTE *Image)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b084      	sub	sp, #16
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	6078      	str	r0, [r7, #4]
	UWORD i;   

	EPD_2IN9_V2_SendCommand(0x24);   //Write Black and White image to RAM
 80056d6:	2024      	movs	r0, #36	@ 0x24
 80056d8:	f7ff fe4c 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 80056dc:	2300      	movs	r3, #0
 80056de:	81fb      	strh	r3, [r7, #14]
 80056e0:	e009      	b.n	80056f6 <EPD_2IN9_V2_Display_Base+0x28>
	{               
		EPD_2IN9_V2_SendData(Image[i]);
 80056e2:	89fb      	ldrh	r3, [r7, #14]
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	4413      	add	r3, r2
 80056e8:	781b      	ldrb	r3, [r3, #0]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f7ff fe62 	bl	80053b4 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 80056f0:	89fb      	ldrh	r3, [r7, #14]
 80056f2:	3301      	adds	r3, #1
 80056f4:	81fb      	strh	r3, [r7, #14]
 80056f6:	89fb      	ldrh	r3, [r7, #14]
 80056f8:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 80056fc:	d3f1      	bcc.n	80056e2 <EPD_2IN9_V2_Display_Base+0x14>
	}
	EPD_2IN9_V2_SendCommand(0x26);   //Write Black and White image to RAM
 80056fe:	2026      	movs	r0, #38	@ 0x26
 8005700:	f7ff fe38 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 8005704:	2300      	movs	r3, #0
 8005706:	81fb      	strh	r3, [r7, #14]
 8005708:	e009      	b.n	800571e <EPD_2IN9_V2_Display_Base+0x50>
	{               
		EPD_2IN9_V2_SendData(Image[i]);
 800570a:	89fb      	ldrh	r3, [r7, #14]
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	4413      	add	r3, r2
 8005710:	781b      	ldrb	r3, [r3, #0]
 8005712:	4618      	mov	r0, r3
 8005714:	f7ff fe4e 	bl	80053b4 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005718:	89fb      	ldrh	r3, [r7, #14]
 800571a:	3301      	adds	r3, #1
 800571c:	81fb      	strh	r3, [r7, #14]
 800571e:	89fb      	ldrh	r3, [r7, #14]
 8005720:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8005724:	d3f1      	bcc.n	800570a <EPD_2IN9_V2_Display_Base+0x3c>
	}
	EPD_2IN9_V2_TurnOnDisplay();	
 8005726:	f7ff fedd 	bl	80054e4 <EPD_2IN9_V2_TurnOnDisplay>
}
 800572a:	bf00      	nop
 800572c:	3710      	adds	r7, #16
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
	...

08005734 <EPD_2IN9_V2_Display_Partial>:

void EPD_2IN9_V2_Display_Partial(UBYTE *Image)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
	UWORD i;

//Reset
    DEV_Digital_Write(EPD_RST_PIN, 0);
 800573c:	2200      	movs	r2, #0
 800573e:	2140      	movs	r1, #64	@ 0x40
 8005740:	4833      	ldr	r0, [pc, #204]	@ (8005810 <EPD_2IN9_V2_Display_Partial+0xdc>)
 8005742:	f004 fa2b 	bl	8009b9c <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 8005746:	2002      	movs	r0, #2
 8005748:	f7fc f874 	bl	8001834 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 1);
 800574c:	2201      	movs	r2, #1
 800574e:	2140      	movs	r1, #64	@ 0x40
 8005750:	482f      	ldr	r0, [pc, #188]	@ (8005810 <EPD_2IN9_V2_Display_Partial+0xdc>)
 8005752:	f004 fa23 	bl	8009b9c <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 8005756:	2002      	movs	r0, #2
 8005758:	f7fc f86c 	bl	8001834 <HAL_Delay>

	EPD_2IN9_V2_LUT(_WF_PARTIAL_2IN9);
 800575c:	482d      	ldr	r0, [pc, #180]	@ (8005814 <EPD_2IN9_V2_Display_Partial+0xe0>)
 800575e:	f7ff fe69 	bl	8005434 <EPD_2IN9_V2_LUT>
	EPD_2IN9_V2_SendCommand(0x37); 
 8005762:	2037      	movs	r0, #55	@ 0x37
 8005764:	f7ff fe06 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x00);  
 8005768:	2000      	movs	r0, #0
 800576a:	f7ff fe23 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 800576e:	2000      	movs	r0, #0
 8005770:	f7ff fe20 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 8005774:	2000      	movs	r0, #0
 8005776:	f7ff fe1d 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00); 
 800577a:	2000      	movs	r0, #0
 800577c:	f7ff fe1a 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  	
 8005780:	2000      	movs	r0, #0
 8005782:	f7ff fe17 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x40);  
 8005786:	2040      	movs	r0, #64	@ 0x40
 8005788:	f7ff fe14 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 800578c:	2000      	movs	r0, #0
 800578e:	f7ff fe11 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);   
 8005792:	2000      	movs	r0, #0
 8005794:	f7ff fe0e 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 8005798:	2000      	movs	r0, #0
 800579a:	f7ff fe0b 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);
 800579e:	2000      	movs	r0, #0
 80057a0:	f7ff fe08 	bl	80053b4 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x3C); //BorderWavefrom
 80057a4:	203c      	movs	r0, #60	@ 0x3c
 80057a6:	f7ff fde5 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x80);	
 80057aa:	2080      	movs	r0, #128	@ 0x80
 80057ac:	f7ff fe02 	bl	80053b4 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x22); 
 80057b0:	2022      	movs	r0, #34	@ 0x22
 80057b2:	f7ff fddf 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0xC0);   
 80057b6:	20c0      	movs	r0, #192	@ 0xc0
 80057b8:	f7ff fdfc 	bl	80053b4 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); 
 80057bc:	2020      	movs	r0, #32
 80057be:	f7ff fdd9 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();  
 80057c2:	f7ff fe17 	bl	80053f4 <EPD_2IN9_V2_ReadBusy>
	
	EPD_2IN9_V2_SetWindows(0, 0, EPD_2IN9_V2_WIDTH-1, EPD_2IN9_V2_HEIGHT-1);
 80057c6:	f240 1327 	movw	r3, #295	@ 0x127
 80057ca:	227f      	movs	r2, #127	@ 0x7f
 80057cc:	2100      	movs	r1, #0
 80057ce:	2000      	movs	r0, #0
 80057d0:	f7ff fea6 	bl	8005520 <EPD_2IN9_V2_SetWindows>
	EPD_2IN9_V2_SetCursor(0, 0);
 80057d4:	2100      	movs	r1, #0
 80057d6:	2000      	movs	r0, #0
 80057d8:	f7ff fee1 	bl	800559e <EPD_2IN9_V2_SetCursor>

	EPD_2IN9_V2_SendCommand(0x24);   //Write Black and White image to RAM
 80057dc:	2024      	movs	r0, #36	@ 0x24
 80057de:	f7ff fdc9 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 80057e2:	2300      	movs	r3, #0
 80057e4:	81fb      	strh	r3, [r7, #14]
 80057e6:	e009      	b.n	80057fc <EPD_2IN9_V2_Display_Partial+0xc8>
	{
		EPD_2IN9_V2_SendData(Image[i]);
 80057e8:	89fb      	ldrh	r3, [r7, #14]
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	4413      	add	r3, r2
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7ff fddf 	bl	80053b4 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 80057f6:	89fb      	ldrh	r3, [r7, #14]
 80057f8:	3301      	adds	r3, #1
 80057fa:	81fb      	strh	r3, [r7, #14]
 80057fc:	89fb      	ldrh	r3, [r7, #14]
 80057fe:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8005802:	d3f1      	bcc.n	80057e8 <EPD_2IN9_V2_Display_Partial+0xb4>
	} 
	EPD_2IN9_V2_TurnOnDisplay_Partial();
 8005804:	f7ff fe7d 	bl	8005502 <EPD_2IN9_V2_TurnOnDisplay_Partial>
}
 8005808:	bf00      	nop
 800580a:	3710      	adds	r7, #16
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}
 8005810:	48000400 	.word	0x48000400
 8005814:	20000018 	.word	0x20000018

08005818 <EPD_2IN9_V2_Sleep>:
/******************************************************************************
function :	Enter sleep mode
parameter:
******************************************************************************/
void EPD_2IN9_V2_Sleep(void)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x10); //enter deep sleep
 800581c:	2010      	movs	r0, #16
 800581e:	f7ff fda9 	bl	8005374 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x01); 
 8005822:	2001      	movs	r0, #1
 8005824:	f7ff fdc6 	bl	80053b4 <EPD_2IN9_V2_SendData>
	DEV_Delay_ms(100);
 8005828:	2064      	movs	r0, #100	@ 0x64
 800582a:	f7fc f803 	bl	8001834 <HAL_Delay>
}
 800582e:	bf00      	nop
 8005830:	bd80      	pop	{r7, pc}
	...

08005834 <EPD_test_2IN9_V2>:
******************************************************************************/
#include "EPD_Test.h"
#include "EPD_2in9_V2.h"

int EPD_test_2IN9_V2(void)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b088      	sub	sp, #32
 8005838:	af04      	add	r7, sp, #16
    printf("EPD_2IN9_V2_test Demo\r\n");
 800583a:	48bd      	ldr	r0, [pc, #756]	@ (8005b30 <EPD_test_2IN9_V2+0x2fc>)
 800583c:	f00c fb70 	bl	8011f20 <puts>
    if(DEV_Module_Init()!=0){
 8005840:	f7ff fd46 	bl	80052d0 <DEV_Module_Init>
 8005844:	4603      	mov	r3, r0
 8005846:	2b00      	cmp	r3, #0
 8005848:	d002      	beq.n	8005850 <EPD_test_2IN9_V2+0x1c>
        return -1;
 800584a:	f04f 33ff 	mov.w	r3, #4294967295
 800584e:	e1b3      	b.n	8005bb8 <EPD_test_2IN9_V2+0x384>
    }

    printf("e-Paper Init and Clear...\r\n");
 8005850:	48b8      	ldr	r0, [pc, #736]	@ (8005b34 <EPD_test_2IN9_V2+0x300>)
 8005852:	f00c fb65 	bl	8011f20 <puts>
	EPD_2IN9_V2_Init();
 8005856:	f7ff fec5 	bl	80055e4 <EPD_2IN9_V2_Init>
    EPD_2IN9_V2_Clear();
 800585a:	f7ff ff01 	bl	8005660 <EPD_2IN9_V2_Clear>

    //Create a new image cache
    UBYTE *BlackImage;
    UWORD Imagesize = ((EPD_2IN9_V2_WIDTH % 8 == 0)? (EPD_2IN9_V2_WIDTH / 8 ): (EPD_2IN9_V2_WIDTH / 8 + 1)) * EPD_2IN9_V2_HEIGHT;
 800585e:	f44f 5394 	mov.w	r3, #4736	@ 0x1280
 8005862:	81bb      	strh	r3, [r7, #12]
    if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 8005864:	89bb      	ldrh	r3, [r7, #12]
 8005866:	4618      	mov	r0, r3
 8005868:	f00b fd1a 	bl	80112a0 <malloc>
 800586c:	4603      	mov	r3, r0
 800586e:	60bb      	str	r3, [r7, #8]
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d105      	bne.n	8005882 <EPD_test_2IN9_V2+0x4e>
        printf("Failed to apply for black memory...\r\n");
 8005876:	48b0      	ldr	r0, [pc, #704]	@ (8005b38 <EPD_test_2IN9_V2+0x304>)
 8005878:	f00c fb52 	bl	8011f20 <puts>
        return -1;
 800587c:	f04f 33ff 	mov.w	r3, #4294967295
 8005880:	e19a      	b.n	8005bb8 <EPD_test_2IN9_V2+0x384>
    }
    printf("Paint_NewImage\r\n");
 8005882:	48ae      	ldr	r0, [pc, #696]	@ (8005b3c <EPD_test_2IN9_V2+0x308>)
 8005884:	f00c fb4c 	bl	8011f20 <puts>
    Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);
 8005888:	23ff      	movs	r3, #255	@ 0xff
 800588a:	9300      	str	r3, [sp, #0]
 800588c:	235a      	movs	r3, #90	@ 0x5a
 800588e:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8005892:	2180      	movs	r1, #128	@ 0x80
 8005894:	68b8      	ldr	r0, [r7, #8]
 8005896:	f000 f999 	bl	8005bcc <Paint_NewImage>
	Paint_Clear(WHITE);
 800589a:	20ff      	movs	r0, #255	@ 0xff
 800589c:	f000 fb48 	bl	8005f30 <Paint_Clear>

#if 1  //show image for array  
    Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);  
 80058a0:	23ff      	movs	r3, #255	@ 0xff
 80058a2:	9300      	str	r3, [sp, #0]
 80058a4:	235a      	movs	r3, #90	@ 0x5a
 80058a6:	f44f 7294 	mov.w	r2, #296	@ 0x128
 80058aa:	2180      	movs	r1, #128	@ 0x80
 80058ac:	68b8      	ldr	r0, [r7, #8]
 80058ae:	f000 f98d 	bl	8005bcc <Paint_NewImage>
    printf("show image for array\r\n");
 80058b2:	48a3      	ldr	r0, [pc, #652]	@ (8005b40 <EPD_test_2IN9_V2+0x30c>)
 80058b4:	f00c fb34 	bl	8011f20 <puts>
    Paint_SelectImage(BlackImage);
 80058b8:	68b8      	ldr	r0, [r7, #8]
 80058ba:	f000 f9dd 	bl	8005c78 <Paint_SelectImage>
    Paint_Clear(WHITE);
 80058be:	20ff      	movs	r0, #255	@ 0xff
 80058c0:	f000 fb36 	bl	8005f30 <Paint_Clear>
    Paint_DrawBitMap(gImage_2in9);
 80058c4:	489f      	ldr	r0, [pc, #636]	@ (8005b44 <EPD_test_2IN9_V2+0x310>)
 80058c6:	f001 fbb3 	bl	8007030 <Paint_DrawBitMap>

    EPD_2IN9_V2_Display(BlackImage);
 80058ca:	68b8      	ldr	r0, [r7, #8]
 80058cc:	f7ff fee1 	bl	8005692 <EPD_2IN9_V2_Display>
    DEV_Delay_ms(3000);
 80058d0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80058d4:	f7fb ffae 	bl	8001834 <HAL_Delay>
#endif

#if 1  // Drawing on the image
	Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);  	
 80058d8:	23ff      	movs	r3, #255	@ 0xff
 80058da:	9300      	str	r3, [sp, #0]
 80058dc:	235a      	movs	r3, #90	@ 0x5a
 80058de:	f44f 7294 	mov.w	r2, #296	@ 0x128
 80058e2:	2180      	movs	r1, #128	@ 0x80
 80058e4:	68b8      	ldr	r0, [r7, #8]
 80058e6:	f000 f971 	bl	8005bcc <Paint_NewImage>
    printf("Drawing\r\n");
 80058ea:	4897      	ldr	r0, [pc, #604]	@ (8005b48 <EPD_test_2IN9_V2+0x314>)
 80058ec:	f00c fb18 	bl	8011f20 <puts>
    //1.Select Image
    Paint_SelectImage(BlackImage);
 80058f0:	68b8      	ldr	r0, [r7, #8]
 80058f2:	f000 f9c1 	bl	8005c78 <Paint_SelectImage>
    Paint_Clear(WHITE);
 80058f6:	20ff      	movs	r0, #255	@ 0xff
 80058f8:	f000 fb1a 	bl	8005f30 <Paint_Clear>
	
    // 2.Drawing on the image
    printf("Drawing:BlackImage\r\n");
 80058fc:	4893      	ldr	r0, [pc, #588]	@ (8005b4c <EPD_test_2IN9_V2+0x318>)
 80058fe:	f00c fb0f 	bl	8011f20 <puts>
    Paint_DrawPoint(10, 80, BLACK, DOT_PIXEL_1X1, DOT_STYLE_DFT);
 8005902:	2301      	movs	r3, #1
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	2301      	movs	r3, #1
 8005908:	2200      	movs	r2, #0
 800590a:	2150      	movs	r1, #80	@ 0x50
 800590c:	200a      	movs	r0, #10
 800590e:	f000 fbdd 	bl	80060cc <Paint_DrawPoint>
    Paint_DrawPoint(10, 90, BLACK, DOT_PIXEL_2X2, DOT_STYLE_DFT);
 8005912:	2301      	movs	r3, #1
 8005914:	9300      	str	r3, [sp, #0]
 8005916:	2302      	movs	r3, #2
 8005918:	2200      	movs	r2, #0
 800591a:	215a      	movs	r1, #90	@ 0x5a
 800591c:	200a      	movs	r0, #10
 800591e:	f000 fbd5 	bl	80060cc <Paint_DrawPoint>
    Paint_DrawPoint(10, 100, BLACK, DOT_PIXEL_3X3, DOT_STYLE_DFT);
 8005922:	2301      	movs	r3, #1
 8005924:	9300      	str	r3, [sp, #0]
 8005926:	2303      	movs	r3, #3
 8005928:	2200      	movs	r2, #0
 800592a:	2164      	movs	r1, #100	@ 0x64
 800592c:	200a      	movs	r0, #10
 800592e:	f000 fbcd 	bl	80060cc <Paint_DrawPoint>

    Paint_DrawLine(20, 70, 70, 120, BLACK, DOT_PIXEL_1X1, LINE_STYLE_SOLID);
 8005932:	2300      	movs	r3, #0
 8005934:	9302      	str	r3, [sp, #8]
 8005936:	2301      	movs	r3, #1
 8005938:	9301      	str	r3, [sp, #4]
 800593a:	2300      	movs	r3, #0
 800593c:	9300      	str	r3, [sp, #0]
 800593e:	2378      	movs	r3, #120	@ 0x78
 8005940:	2246      	movs	r2, #70	@ 0x46
 8005942:	2146      	movs	r1, #70	@ 0x46
 8005944:	2014      	movs	r0, #20
 8005946:	f000 fc6d 	bl	8006224 <Paint_DrawLine>
    Paint_DrawLine(70, 70, 20, 120, BLACK, DOT_PIXEL_1X1, LINE_STYLE_SOLID);
 800594a:	2300      	movs	r3, #0
 800594c:	9302      	str	r3, [sp, #8]
 800594e:	2301      	movs	r3, #1
 8005950:	9301      	str	r3, [sp, #4]
 8005952:	2300      	movs	r3, #0
 8005954:	9300      	str	r3, [sp, #0]
 8005956:	2378      	movs	r3, #120	@ 0x78
 8005958:	2214      	movs	r2, #20
 800595a:	2146      	movs	r1, #70	@ 0x46
 800595c:	2046      	movs	r0, #70	@ 0x46
 800595e:	f000 fc61 	bl	8006224 <Paint_DrawLine>

    Paint_DrawRectangle(20, 70, 70, 120, BLACK, DOT_PIXEL_1X1, DRAW_FILL_EMPTY);
 8005962:	2300      	movs	r3, #0
 8005964:	9302      	str	r3, [sp, #8]
 8005966:	2301      	movs	r3, #1
 8005968:	9301      	str	r3, [sp, #4]
 800596a:	2300      	movs	r3, #0
 800596c:	9300      	str	r3, [sp, #0]
 800596e:	2378      	movs	r3, #120	@ 0x78
 8005970:	2246      	movs	r2, #70	@ 0x46
 8005972:	2146      	movs	r1, #70	@ 0x46
 8005974:	2014      	movs	r0, #20
 8005976:	f000 fd01 	bl	800637c <Paint_DrawRectangle>
    Paint_DrawRectangle(80, 70, 130, 120, BLACK, DOT_PIXEL_1X1, DRAW_FILL_FULL);
 800597a:	2301      	movs	r3, #1
 800597c:	9302      	str	r3, [sp, #8]
 800597e:	2301      	movs	r3, #1
 8005980:	9301      	str	r3, [sp, #4]
 8005982:	2300      	movs	r3, #0
 8005984:	9300      	str	r3, [sp, #0]
 8005986:	2378      	movs	r3, #120	@ 0x78
 8005988:	2282      	movs	r2, #130	@ 0x82
 800598a:	2146      	movs	r1, #70	@ 0x46
 800598c:	2050      	movs	r0, #80	@ 0x50
 800598e:	f000 fcf5 	bl	800637c <Paint_DrawRectangle>

    Paint_DrawCircle(45, 95, 20, BLACK, DOT_PIXEL_1X1, DRAW_FILL_EMPTY);
 8005992:	2300      	movs	r3, #0
 8005994:	9301      	str	r3, [sp, #4]
 8005996:	2301      	movs	r3, #1
 8005998:	9300      	str	r3, [sp, #0]
 800599a:	2300      	movs	r3, #0
 800599c:	2214      	movs	r2, #20
 800599e:	215f      	movs	r1, #95	@ 0x5f
 80059a0:	202d      	movs	r0, #45	@ 0x2d
 80059a2:	f000 fd6f 	bl	8006484 <Paint_DrawCircle>
    Paint_DrawCircle(105, 95, 20, WHITE, DOT_PIXEL_1X1, DRAW_FILL_FULL);
 80059a6:	2301      	movs	r3, #1
 80059a8:	9301      	str	r3, [sp, #4]
 80059aa:	2301      	movs	r3, #1
 80059ac:	9300      	str	r3, [sp, #0]
 80059ae:	23ff      	movs	r3, #255	@ 0xff
 80059b0:	2214      	movs	r2, #20
 80059b2:	215f      	movs	r1, #95	@ 0x5f
 80059b4:	2069      	movs	r0, #105	@ 0x69
 80059b6:	f000 fd65 	bl	8006484 <Paint_DrawCircle>

    Paint_DrawLine(85, 95, 125, 95, BLACK, DOT_PIXEL_1X1, LINE_STYLE_DOTTED);
 80059ba:	2301      	movs	r3, #1
 80059bc:	9302      	str	r3, [sp, #8]
 80059be:	2301      	movs	r3, #1
 80059c0:	9301      	str	r3, [sp, #4]
 80059c2:	2300      	movs	r3, #0
 80059c4:	9300      	str	r3, [sp, #0]
 80059c6:	235f      	movs	r3, #95	@ 0x5f
 80059c8:	227d      	movs	r2, #125	@ 0x7d
 80059ca:	215f      	movs	r1, #95	@ 0x5f
 80059cc:	2055      	movs	r0, #85	@ 0x55
 80059ce:	f000 fc29 	bl	8006224 <Paint_DrawLine>
    Paint_DrawLine(105, 75, 105, 115, BLACK, DOT_PIXEL_1X1, LINE_STYLE_DOTTED);
 80059d2:	2301      	movs	r3, #1
 80059d4:	9302      	str	r3, [sp, #8]
 80059d6:	2301      	movs	r3, #1
 80059d8:	9301      	str	r3, [sp, #4]
 80059da:	2300      	movs	r3, #0
 80059dc:	9300      	str	r3, [sp, #0]
 80059de:	2373      	movs	r3, #115	@ 0x73
 80059e0:	2269      	movs	r2, #105	@ 0x69
 80059e2:	214b      	movs	r1, #75	@ 0x4b
 80059e4:	2069      	movs	r0, #105	@ 0x69
 80059e6:	f000 fc1d 	bl	8006224 <Paint_DrawLine>

    Paint_DrawString_EN(10, 0, "waveshare", &EpdFont16, BLACK, WHITE);
 80059ea:	23ff      	movs	r3, #255	@ 0xff
 80059ec:	9301      	str	r3, [sp, #4]
 80059ee:	2300      	movs	r3, #0
 80059f0:	9300      	str	r3, [sp, #0]
 80059f2:	4b57      	ldr	r3, [pc, #348]	@ (8005b50 <EPD_test_2IN9_V2+0x31c>)
 80059f4:	4a57      	ldr	r2, [pc, #348]	@ (8005b54 <EPD_test_2IN9_V2+0x320>)
 80059f6:	2100      	movs	r1, #0
 80059f8:	200a      	movs	r0, #10
 80059fa:	f000 ff77 	bl	80068ec <Paint_DrawString_EN>
    Paint_DrawString_EN(10, 20, "hello world", &EpdFont12, WHITE, BLACK);
 80059fe:	2300      	movs	r3, #0
 8005a00:	9301      	str	r3, [sp, #4]
 8005a02:	23ff      	movs	r3, #255	@ 0xff
 8005a04:	9300      	str	r3, [sp, #0]
 8005a06:	4b54      	ldr	r3, [pc, #336]	@ (8005b58 <EPD_test_2IN9_V2+0x324>)
 8005a08:	4a54      	ldr	r2, [pc, #336]	@ (8005b5c <EPD_test_2IN9_V2+0x328>)
 8005a0a:	2114      	movs	r1, #20
 8005a0c:	200a      	movs	r0, #10
 8005a0e:	f000 ff6d 	bl	80068ec <Paint_DrawString_EN>

    Paint_DrawNum(10, 33, 123456789, &EpdFont12, BLACK, WHITE);
 8005a12:	23ff      	movs	r3, #255	@ 0xff
 8005a14:	9301      	str	r3, [sp, #4]
 8005a16:	2300      	movs	r3, #0
 8005a18:	9300      	str	r3, [sp, #0]
 8005a1a:	4b4f      	ldr	r3, [pc, #316]	@ (8005b58 <EPD_test_2IN9_V2+0x324>)
 8005a1c:	4a50      	ldr	r2, [pc, #320]	@ (8005b60 <EPD_test_2IN9_V2+0x32c>)
 8005a1e:	2121      	movs	r1, #33	@ 0x21
 8005a20:	200a      	movs	r0, #10
 8005a22:	f001 f939 	bl	8006c98 <Paint_DrawNum>
    Paint_DrawNum(10, 50, 987654321, &EpdFont16, WHITE, BLACK);
 8005a26:	2300      	movs	r3, #0
 8005a28:	9301      	str	r3, [sp, #4]
 8005a2a:	23ff      	movs	r3, #255	@ 0xff
 8005a2c:	9300      	str	r3, [sp, #0]
 8005a2e:	4b48      	ldr	r3, [pc, #288]	@ (8005b50 <EPD_test_2IN9_V2+0x31c>)
 8005a30:	4a4c      	ldr	r2, [pc, #304]	@ (8005b64 <EPD_test_2IN9_V2+0x330>)
 8005a32:	2132      	movs	r1, #50	@ 0x32
 8005a34:	200a      	movs	r0, #10
 8005a36:	f001 f92f 	bl	8006c98 <Paint_DrawNum>

    Paint_DrawString_CN(130, 0, "abc", &Epd_Font12CN, BLACK, WHITE);
 8005a3a:	23ff      	movs	r3, #255	@ 0xff
 8005a3c:	9301      	str	r3, [sp, #4]
 8005a3e:	2300      	movs	r3, #0
 8005a40:	9300      	str	r3, [sp, #0]
 8005a42:	4b49      	ldr	r3, [pc, #292]	@ (8005b68 <EPD_test_2IN9_V2+0x334>)
 8005a44:	4a49      	ldr	r2, [pc, #292]	@ (8005b6c <EPD_test_2IN9_V2+0x338>)
 8005a46:	2100      	movs	r1, #0
 8005a48:	2082      	movs	r0, #130	@ 0x82
 8005a4a:	f000 ffa3 	bl	8006994 <Paint_DrawString_CN>
    Paint_DrawString_CN(130, 20, "", &Epd_Font24CN, WHITE, BLACK);
 8005a4e:	2300      	movs	r3, #0
 8005a50:	9301      	str	r3, [sp, #4]
 8005a52:	23ff      	movs	r3, #255	@ 0xff
 8005a54:	9300      	str	r3, [sp, #0]
 8005a56:	4b46      	ldr	r3, [pc, #280]	@ (8005b70 <EPD_test_2IN9_V2+0x33c>)
 8005a58:	4a46      	ldr	r2, [pc, #280]	@ (8005b74 <EPD_test_2IN9_V2+0x340>)
 8005a5a:	2114      	movs	r1, #20
 8005a5c:	2082      	movs	r0, #130	@ 0x82
 8005a5e:	f000 ff99 	bl	8006994 <Paint_DrawString_CN>

    EPD_2IN9_V2_Display_Base(BlackImage);
 8005a62:	68b8      	ldr	r0, [r7, #8]
 8005a64:	f7ff fe33 	bl	80056ce <EPD_2IN9_V2_Display_Base>
    DEV_Delay_ms(3000);
 8005a68:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8005a6c:	f7fb fee2 	bl	8001834 <HAL_Delay>
#endif

#if 1   //Partial refresh, example shows time    		
	Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);  
 8005a70:	23ff      	movs	r3, #255	@ 0xff
 8005a72:	9300      	str	r3, [sp, #0]
 8005a74:	235a      	movs	r3, #90	@ 0x5a
 8005a76:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8005a7a:	2180      	movs	r1, #128	@ 0x80
 8005a7c:	68b8      	ldr	r0, [r7, #8]
 8005a7e:	f000 f8a5 	bl	8005bcc <Paint_NewImage>
    printf("Partial refresh\r\n");
 8005a82:	483d      	ldr	r0, [pc, #244]	@ (8005b78 <EPD_test_2IN9_V2+0x344>)
 8005a84:	f00c fa4c 	bl	8011f20 <puts>
    Paint_SelectImage(BlackImage);
 8005a88:	68b8      	ldr	r0, [r7, #8]
 8005a8a:	f000 f8f5 	bl	8005c78 <Paint_SelectImage>
	
    PAINT_TIME sPaint_time;
    sPaint_time.Hour = 12;
 8005a8e:	230c      	movs	r3, #12
 8005a90:	713b      	strb	r3, [r7, #4]
    sPaint_time.Min = 34;
 8005a92:	2322      	movs	r3, #34	@ 0x22
 8005a94:	717b      	strb	r3, [r7, #5]
    sPaint_time.Sec = 56;
 8005a96:	2338      	movs	r3, #56	@ 0x38
 8005a98:	71bb      	strb	r3, [r7, #6]
    UBYTE num = 10;
 8005a9a:	230a      	movs	r3, #10
 8005a9c:	73fb      	strb	r3, [r7, #15]
    for (;;) {
        sPaint_time.Sec = sPaint_time.Sec + 1;
 8005a9e:	79bb      	ldrb	r3, [r7, #6]
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	71bb      	strb	r3, [r7, #6]
        if (sPaint_time.Sec == 60) {
 8005aa6:	79bb      	ldrb	r3, [r7, #6]
 8005aa8:	2b3c      	cmp	r3, #60	@ 0x3c
 8005aaa:	d117      	bne.n	8005adc <EPD_test_2IN9_V2+0x2a8>
            sPaint_time.Min = sPaint_time.Min + 1;
 8005aac:	797b      	ldrb	r3, [r7, #5]
 8005aae:	3301      	adds	r3, #1
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	717b      	strb	r3, [r7, #5]
            sPaint_time.Sec = 0;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	71bb      	strb	r3, [r7, #6]
            if (sPaint_time.Min == 60) {
 8005ab8:	797b      	ldrb	r3, [r7, #5]
 8005aba:	2b3c      	cmp	r3, #60	@ 0x3c
 8005abc:	d10e      	bne.n	8005adc <EPD_test_2IN9_V2+0x2a8>
                sPaint_time.Hour =  sPaint_time.Hour + 1;
 8005abe:	793b      	ldrb	r3, [r7, #4]
 8005ac0:	3301      	adds	r3, #1
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	713b      	strb	r3, [r7, #4]
                sPaint_time.Min = 0;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	717b      	strb	r3, [r7, #5]
                if (sPaint_time.Hour == 24) {
 8005aca:	793b      	ldrb	r3, [r7, #4]
 8005acc:	2b18      	cmp	r3, #24
 8005ace:	d105      	bne.n	8005adc <EPD_test_2IN9_V2+0x2a8>
                    sPaint_time.Hour = 0;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	713b      	strb	r3, [r7, #4]
                    sPaint_time.Min = 0;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	717b      	strb	r3, [r7, #5]
                    sPaint_time.Sec = 0;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	71bb      	strb	r3, [r7, #6]
                }
            }
        }
        Paint_ClearWindows(150, 80, 150 + EpdFont20.Width * 7, 80 + EpdFont20.Height, WHITE);
 8005adc:	4b27      	ldr	r3, [pc, #156]	@ (8005b7c <EPD_test_2IN9_V2+0x348>)
 8005ade:	889b      	ldrh	r3, [r3, #4]
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	00d2      	lsls	r2, r2, #3
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	3396      	adds	r3, #150	@ 0x96
 8005aea:	b29a      	uxth	r2, r3
 8005aec:	4b23      	ldr	r3, [pc, #140]	@ (8005b7c <EPD_test_2IN9_V2+0x348>)
 8005aee:	88db      	ldrh	r3, [r3, #6]
 8005af0:	3350      	adds	r3, #80	@ 0x50
 8005af2:	b29b      	uxth	r3, r3
 8005af4:	21ff      	movs	r1, #255	@ 0xff
 8005af6:	9100      	str	r1, [sp, #0]
 8005af8:	2150      	movs	r1, #80	@ 0x50
 8005afa:	2096      	movs	r0, #150	@ 0x96
 8005afc:	f000 fab8 	bl	8006070 <Paint_ClearWindows>
        Paint_DrawTime(150, 80, &sPaint_time, &EpdFont20, WHITE, BLACK);
 8005b00:	463a      	mov	r2, r7
 8005b02:	2300      	movs	r3, #0
 8005b04:	9301      	str	r3, [sp, #4]
 8005b06:	23ff      	movs	r3, #255	@ 0xff
 8005b08:	9300      	str	r3, [sp, #0]
 8005b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8005b7c <EPD_test_2IN9_V2+0x348>)
 8005b0c:	2150      	movs	r1, #80	@ 0x50
 8005b0e:	2096      	movs	r0, #150	@ 0x96
 8005b10:	f001 f994 	bl	8006e3c <Paint_DrawTime>

        num = num - 1;
 8005b14:	7bfb      	ldrb	r3, [r7, #15]
 8005b16:	3b01      	subs	r3, #1
 8005b18:	73fb      	strb	r3, [r7, #15]
        if(num == 0) {
 8005b1a:	7bfb      	ldrb	r3, [r7, #15]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d02f      	beq.n	8005b80 <EPD_test_2IN9_V2+0x34c>
            break;
        }
		EPD_2IN9_V2_Display_Partial(BlackImage);
 8005b20:	68b8      	ldr	r0, [r7, #8]
 8005b22:	f7ff fe07 	bl	8005734 <EPD_2IN9_V2_Display_Partial>
        DEV_Delay_ms(500);//Analog clock 1s
 8005b26:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005b2a:	f7fb fe83 	bl	8001834 <HAL_Delay>
        sPaint_time.Sec = sPaint_time.Sec + 1;
 8005b2e:	e7b6      	b.n	8005a9e <EPD_test_2IN9_V2+0x26a>
 8005b30:	080155b0 	.word	0x080155b0
 8005b34:	080155c8 	.word	0x080155c8
 8005b38:	080155e4 	.word	0x080155e4
 8005b3c:	0801560c 	.word	0x0801560c
 8005b40:	0801561c 	.word	0x0801561c
 8005b44:	08015fe8 	.word	0x08015fe8
 8005b48:	08015634 	.word	0x08015634
 8005b4c:	08015640 	.word	0x08015640
 8005b50:	2000016c 	.word	0x2000016c
 8005b54:	08015654 	.word	0x08015654
 8005b58:	20000158 	.word	0x20000158
 8005b5c:	08015660 	.word	0x08015660
 8005b60:	075bcd15 	.word	0x075bcd15
 8005b64:	3ade68b1 	.word	0x3ade68b1
 8005b68:	20000160 	.word	0x20000160
 8005b6c:	0801566c 	.word	0x0801566c
 8005b70:	2000017c 	.word	0x2000017c
 8005b74:	08015674 	.word	0x08015674
 8005b78:	08015680 	.word	0x08015680
 8005b7c:	20000174 	.word	0x20000174
            break;
 8005b80:	bf00      	nop
    }
#endif

	printf("Clear...\r\n");
 8005b82:	480f      	ldr	r0, [pc, #60]	@ (8005bc0 <EPD_test_2IN9_V2+0x38c>)
 8005b84:	f00c f9cc 	bl	8011f20 <puts>
	EPD_2IN9_V2_Init();
 8005b88:	f7ff fd2c 	bl	80055e4 <EPD_2IN9_V2_Init>
    EPD_2IN9_V2_Clear();
 8005b8c:	f7ff fd68 	bl	8005660 <EPD_2IN9_V2_Clear>
	
    printf("Goto Sleep...\r\n");
 8005b90:	480c      	ldr	r0, [pc, #48]	@ (8005bc4 <EPD_test_2IN9_V2+0x390>)
 8005b92:	f00c f9c5 	bl	8011f20 <puts>
    EPD_2IN9_V2_Sleep();
 8005b96:	f7ff fe3f 	bl	8005818 <EPD_2IN9_V2_Sleep>
    free(BlackImage);
 8005b9a:	68b8      	ldr	r0, [r7, #8]
 8005b9c:	f00b fb88 	bl	80112b0 <free>
    BlackImage = NULL;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	60bb      	str	r3, [r7, #8]
    DEV_Delay_ms(2000);//important, at least 2s
 8005ba4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005ba8:	f7fb fe44 	bl	8001834 <HAL_Delay>
    // close 5V
    printf("close 5V, Module enters 0 power consumption ...\r\n");
 8005bac:	4806      	ldr	r0, [pc, #24]	@ (8005bc8 <EPD_test_2IN9_V2+0x394>)
 8005bae:	f00c f9b7 	bl	8011f20 <puts>
    DEV_Module_Exit();
 8005bb2:	f7ff fba7 	bl	8005304 <DEV_Module_Exit>
    return 0;
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3710      	adds	r7, #16
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	08015694 	.word	0x08015694
 8005bc4:	080156a0 	.word	0x080156a0
 8005bc8:	080156b0 	.word	0x080156b0

08005bcc <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UBYTE *image, UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b085      	sub	sp, #20
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	4608      	mov	r0, r1
 8005bd6:	4611      	mov	r1, r2
 8005bd8:	461a      	mov	r2, r3
 8005bda:	4603      	mov	r3, r0
 8005bdc:	817b      	strh	r3, [r7, #10]
 8005bde:	460b      	mov	r3, r1
 8005be0:	813b      	strh	r3, [r7, #8]
 8005be2:	4613      	mov	r3, r2
 8005be4:	80fb      	strh	r3, [r7, #6]
    Paint.Image = NULL;
 8005be6:	4b23      	ldr	r3, [pc, #140]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005be8:	2200      	movs	r2, #0
 8005bea:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 8005bec:	4a21      	ldr	r2, [pc, #132]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6013      	str	r3, [r2, #0]

    Paint.WidthMemory = Width;
 8005bf2:	4a20      	ldr	r2, [pc, #128]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005bf4:	897b      	ldrh	r3, [r7, #10]
 8005bf6:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8005bf8:	4a1e      	ldr	r2, [pc, #120]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005bfa:	893b      	ldrh	r3, [r7, #8]
 8005bfc:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 8005bfe:	4a1d      	ldr	r2, [pc, #116]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005c00:	8b3b      	ldrh	r3, [r7, #24]
 8005c02:	8193      	strh	r3, [r2, #12]
	Paint.Scale = 2;
 8005c04:	4b1b      	ldr	r3, [pc, #108]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005c06:	2202      	movs	r2, #2
 8005c08:	82da      	strh	r2, [r3, #22]
		
    Paint.WidthByte = (Width % 8 == 0)? (Width / 8 ): (Width / 8 + 1);
 8005c0a:	897b      	ldrh	r3, [r7, #10]
 8005c0c:	f003 0307 	and.w	r3, r3, #7
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d103      	bne.n	8005c1e <Paint_NewImage+0x52>
 8005c16:	897b      	ldrh	r3, [r7, #10]
 8005c18:	08db      	lsrs	r3, r3, #3
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	e004      	b.n	8005c28 <Paint_NewImage+0x5c>
 8005c1e:	897b      	ldrh	r3, [r7, #10]
 8005c20:	08db      	lsrs	r3, r3, #3
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	3301      	adds	r3, #1
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	4a12      	ldr	r2, [pc, #72]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005c2a:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 8005c2c:	4a11      	ldr	r2, [pc, #68]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005c2e:	893b      	ldrh	r3, [r7, #8]
 8005c30:	8293      	strh	r3, [r2, #20]
//    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
//    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);
   
    Paint.Rotate = Rotate;
 8005c32:	4a10      	ldr	r2, [pc, #64]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005c34:	88fb      	ldrh	r3, [r7, #6]
 8005c36:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8005c38:	4b0e      	ldr	r3, [pc, #56]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 8005c3e:	88fb      	ldrh	r3, [r7, #6]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d002      	beq.n	8005c4a <Paint_NewImage+0x7e>
 8005c44:	88fb      	ldrh	r3, [r7, #6]
 8005c46:	2bb4      	cmp	r3, #180	@ 0xb4
 8005c48:	d106      	bne.n	8005c58 <Paint_NewImage+0x8c>
        Paint.Width = Width;
 8005c4a:	4a0a      	ldr	r2, [pc, #40]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005c4c:	897b      	ldrh	r3, [r7, #10]
 8005c4e:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8005c50:	4a08      	ldr	r2, [pc, #32]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005c52:	893b      	ldrh	r3, [r7, #8]
 8005c54:	80d3      	strh	r3, [r2, #6]
 8005c56:	e006      	b.n	8005c66 <Paint_NewImage+0x9a>
    } else {
        Paint.Width = Height;
 8005c58:	4a06      	ldr	r2, [pc, #24]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005c5a:	893b      	ldrh	r3, [r7, #8]
 8005c5c:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 8005c5e:	4a05      	ldr	r2, [pc, #20]	@ (8005c74 <Paint_NewImage+0xa8>)
 8005c60:	897b      	ldrh	r3, [r7, #10]
 8005c62:	80d3      	strh	r3, [r2, #6]
    }
}
 8005c64:	bf00      	nop
 8005c66:	bf00      	nop
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	2000090c 	.word	0x2000090c

08005c78 <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(UBYTE *image)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 8005c80:	4a04      	ldr	r2, [pc, #16]	@ (8005c94 <Paint_SelectImage+0x1c>)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6013      	str	r3, [r2, #0]
}
 8005c86:	bf00      	nop
 8005c88:	370c      	adds	r7, #12
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr
 8005c92:	bf00      	nop
 8005c94:	2000090c 	.word	0x2000090c

08005c98 <Paint_SetPixel>:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b08a      	sub	sp, #40	@ 0x28
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	80fb      	strh	r3, [r7, #6]
 8005ca2:	460b      	mov	r3, r1
 8005ca4:	80bb      	strh	r3, [r7, #4]
 8005ca6:	4613      	mov	r3, r2
 8005ca8:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8005caa:	4b9f      	ldr	r3, [pc, #636]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005cac:	889b      	ldrh	r3, [r3, #4]
 8005cae:	88fa      	ldrh	r2, [r7, #6]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d804      	bhi.n	8005cbe <Paint_SetPixel+0x26>
 8005cb4:	4b9c      	ldr	r3, [pc, #624]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005cb6:	88db      	ldrh	r3, [r3, #6]
 8005cb8:	88ba      	ldrh	r2, [r7, #4]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d903      	bls.n	8005cc6 <Paint_SetPixel+0x2e>
        Debug("Exceeding display boundaries\r\n");
 8005cbe:	489b      	ldr	r0, [pc, #620]	@ (8005f2c <Paint_SetPixel+0x294>)
 8005cc0:	f00c f92e 	bl	8011f20 <puts>
        return;
 8005cc4:	e12d      	b.n	8005f22 <Paint_SetPixel+0x28a>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 8005cc6:	4b98      	ldr	r3, [pc, #608]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005cc8:	89db      	ldrh	r3, [r3, #14]
 8005cca:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8005cce:	d02b      	beq.n	8005d28 <Paint_SetPixel+0x90>
 8005cd0:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8005cd4:	f300 8122 	bgt.w	8005f1c <Paint_SetPixel+0x284>
 8005cd8:	2bb4      	cmp	r3, #180	@ 0xb4
 8005cda:	d016      	beq.n	8005d0a <Paint_SetPixel+0x72>
 8005cdc:	2bb4      	cmp	r3, #180	@ 0xb4
 8005cde:	f300 811d 	bgt.w	8005f1c <Paint_SetPixel+0x284>
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d002      	beq.n	8005cec <Paint_SetPixel+0x54>
 8005ce6:	2b5a      	cmp	r3, #90	@ 0x5a
 8005ce8:	d005      	beq.n	8005cf6 <Paint_SetPixel+0x5e>
    case 270:
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;
    default:
        return;
 8005cea:	e117      	b.n	8005f1c <Paint_SetPixel+0x284>
        X = Xpoint;
 8005cec:	88fb      	ldrh	r3, [r7, #6]
 8005cee:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Ypoint;  
 8005cf0:	88bb      	ldrh	r3, [r7, #4]
 8005cf2:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005cf4:	e022      	b.n	8005d3c <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Ypoint - 1;
 8005cf6:	4b8c      	ldr	r3, [pc, #560]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005cf8:	891a      	ldrh	r2, [r3, #8]
 8005cfa:	88bb      	ldrh	r3, [r7, #4]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	3b01      	subs	r3, #1
 8005d02:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Xpoint;
 8005d04:	88fb      	ldrh	r3, [r7, #6]
 8005d06:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005d08:	e018      	b.n	8005d3c <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Xpoint - 1;
 8005d0a:	4b87      	ldr	r3, [pc, #540]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005d0c:	891a      	ldrh	r2, [r3, #8]
 8005d0e:	88fb      	ldrh	r3, [r7, #6]
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	3b01      	subs	r3, #1
 8005d16:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Ypoint - 1;
 8005d18:	4b83      	ldr	r3, [pc, #524]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005d1a:	895a      	ldrh	r2, [r3, #10]
 8005d1c:	88bb      	ldrh	r3, [r7, #4]
 8005d1e:	1ad3      	subs	r3, r2, r3
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	3b01      	subs	r3, #1
 8005d24:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005d26:	e009      	b.n	8005d3c <Paint_SetPixel+0xa4>
        X = Ypoint;
 8005d28:	88bb      	ldrh	r3, [r7, #4]
 8005d2a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Xpoint - 1;
 8005d2c:	4b7e      	ldr	r3, [pc, #504]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005d2e:	895a      	ldrh	r2, [r3, #10]
 8005d30:	88fb      	ldrh	r3, [r7, #6]
 8005d32:	1ad3      	subs	r3, r2, r3
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	3b01      	subs	r3, #1
 8005d38:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005d3a:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 8005d3c:	4b7a      	ldr	r3, [pc, #488]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005d3e:	8a1b      	ldrh	r3, [r3, #16]
 8005d40:	2b03      	cmp	r3, #3
 8005d42:	f200 80ed 	bhi.w	8005f20 <Paint_SetPixel+0x288>
 8005d46:	a201      	add	r2, pc, #4	@ (adr r2, 8005d4c <Paint_SetPixel+0xb4>)
 8005d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d4c:	08005d9b 	.word	0x08005d9b
 8005d50:	08005d5d 	.word	0x08005d5d
 8005d54:	08005d6d 	.word	0x08005d6d
 8005d58:	08005d7d 	.word	0x08005d7d
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 8005d5c:	4b72      	ldr	r3, [pc, #456]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005d5e:	891a      	ldrh	r2, [r3, #8]
 8005d60:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	3b01      	subs	r3, #1
 8005d68:	84fb      	strh	r3, [r7, #38]	@ 0x26
        break;
 8005d6a:	e017      	b.n	8005d9c <Paint_SetPixel+0x104>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 8005d6c:	4b6e      	ldr	r3, [pc, #440]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005d6e:	895a      	ldrh	r2, [r3, #10]
 8005d70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d72:	1ad3      	subs	r3, r2, r3
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	3b01      	subs	r3, #1
 8005d78:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005d7a:	e00f      	b.n	8005d9c <Paint_SetPixel+0x104>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8005d7c:	4b6a      	ldr	r3, [pc, #424]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005d7e:	891a      	ldrh	r2, [r3, #8]
 8005d80:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	3b01      	subs	r3, #1
 8005d88:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Y - 1;
 8005d8a:	4b67      	ldr	r3, [pc, #412]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005d8c:	895a      	ldrh	r2, [r3, #10]
 8005d8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	3b01      	subs	r3, #1
 8005d96:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005d98:	e000      	b.n	8005d9c <Paint_SetPixel+0x104>
        break;
 8005d9a:	bf00      	nop
    default:
        return;
    }

    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8005d9c:	4b62      	ldr	r3, [pc, #392]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005d9e:	891b      	ldrh	r3, [r3, #8]
 8005da0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d804      	bhi.n	8005db0 <Paint_SetPixel+0x118>
 8005da6:	4b60      	ldr	r3, [pc, #384]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005da8:	895b      	ldrh	r3, [r3, #10]
 8005daa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d903      	bls.n	8005db8 <Paint_SetPixel+0x120>
        Debug("Exceeding display boundaries\r\n");
 8005db0:	485e      	ldr	r0, [pc, #376]	@ (8005f2c <Paint_SetPixel+0x294>)
 8005db2:	f00c f8b5 	bl	8011f20 <puts>
        return;
 8005db6:	e0b4      	b.n	8005f22 <Paint_SetPixel+0x28a>
    }
    
    if(Paint.Scale == 2){
 8005db8:	4b5b      	ldr	r3, [pc, #364]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005dba:	8adb      	ldrh	r3, [r3, #22]
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d139      	bne.n	8005e34 <Paint_SetPixel+0x19c>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 8005dc0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005dc2:	08db      	lsrs	r3, r3, #3
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	4619      	mov	r1, r3
 8005dc8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005dca:	4a57      	ldr	r2, [pc, #348]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005dcc:	8a52      	ldrh	r2, [r2, #18]
 8005dce:	fb02 f303 	mul.w	r3, r2, r3
 8005dd2:	440b      	add	r3, r1
 8005dd4:	613b      	str	r3, [r7, #16]
        UBYTE Rdata = Paint.Image[Addr];
 8005dd6:	4b54      	ldr	r3, [pc, #336]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	4413      	add	r3, r2
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	73fb      	strb	r3, [r7, #15]
        if(Color == BLACK)
 8005de2:	887b      	ldrh	r3, [r7, #2]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d113      	bne.n	8005e10 <Paint_SetPixel+0x178>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 8005de8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005dea:	f003 0307 	and.w	r3, r3, #7
 8005dee:	2280      	movs	r2, #128	@ 0x80
 8005df0:	fa42 f303 	asr.w	r3, r2, r3
 8005df4:	b25b      	sxtb	r3, r3
 8005df6:	43db      	mvns	r3, r3
 8005df8:	b25a      	sxtb	r2, r3
 8005dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dfe:	4013      	ands	r3, r2
 8005e00:	b259      	sxtb	r1, r3
 8005e02:	4b49      	ldr	r3, [pc, #292]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	4413      	add	r3, r2
 8005e0a:	b2ca      	uxtb	r2, r1
 8005e0c:	701a      	strb	r2, [r3, #0]
 8005e0e:	e088      	b.n	8005f22 <Paint_SetPixel+0x28a>
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 8005e10:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e12:	f003 0307 	and.w	r3, r3, #7
 8005e16:	2280      	movs	r2, #128	@ 0x80
 8005e18:	fa42 f303 	asr.w	r3, r2, r3
 8005e1c:	b25a      	sxtb	r2, r3
 8005e1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	b259      	sxtb	r1, r3
 8005e26:	4b40      	ldr	r3, [pc, #256]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	b2ca      	uxtb	r2, r1
 8005e30:	701a      	strb	r2, [r3, #0]
 8005e32:	e076      	b.n	8005f22 <Paint_SetPixel+0x28a>
    }else if(Paint.Scale == 4){
 8005e34:	4b3c      	ldr	r3, [pc, #240]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005e36:	8adb      	ldrh	r3, [r3, #22]
 8005e38:	2b04      	cmp	r3, #4
 8005e3a:	d137      	bne.n	8005eac <Paint_SetPixel+0x214>
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 8005e3c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e3e:	089b      	lsrs	r3, r3, #2
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	4619      	mov	r1, r3
 8005e44:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e46:	4a38      	ldr	r2, [pc, #224]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005e48:	8a52      	ldrh	r2, [r2, #18]
 8005e4a:	fb02 f303 	mul.w	r3, r2, r3
 8005e4e:	440b      	add	r3, r1
 8005e50:	61bb      	str	r3, [r7, #24]
        Color = Color % 4;//Guaranteed color scale is 4  --- 0~3
 8005e52:	887b      	ldrh	r3, [r7, #2]
 8005e54:	f003 0303 	and.w	r3, r3, #3
 8005e58:	807b      	strh	r3, [r7, #2]
        UBYTE Rdata = Paint.Image[Addr];
 8005e5a:	4b33      	ldr	r3, [pc, #204]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	4413      	add	r3, r2
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	75fb      	strb	r3, [r7, #23]
        
        Rdata = Rdata & (~(0xC0 >> ((X % 4)*2)));
 8005e66:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e68:	f003 0303 	and.w	r3, r3, #3
 8005e6c:	005b      	lsls	r3, r3, #1
 8005e6e:	22c0      	movs	r2, #192	@ 0xc0
 8005e70:	fa42 f303 	asr.w	r3, r2, r3
 8005e74:	b25b      	sxtb	r3, r3
 8005e76:	43db      	mvns	r3, r3
 8005e78:	b25a      	sxtb	r2, r3
 8005e7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005e7e:	4013      	ands	r3, r2
 8005e80:	b25b      	sxtb	r3, r3
 8005e82:	75fb      	strb	r3, [r7, #23]
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4)*2));
 8005e84:	887b      	ldrh	r3, [r7, #2]
 8005e86:	019a      	lsls	r2, r3, #6
 8005e88:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e8a:	f003 0303 	and.w	r3, r3, #3
 8005e8e:	005b      	lsls	r3, r3, #1
 8005e90:	fa42 f303 	asr.w	r3, r2, r3
 8005e94:	b25a      	sxtb	r2, r3
 8005e96:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	b259      	sxtb	r1, r3
 8005e9e:	4b22      	ldr	r3, [pc, #136]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	b2ca      	uxtb	r2, r1
 8005ea8:	701a      	strb	r2, [r3, #0]
 8005eaa:	e03a      	b.n	8005f22 <Paint_SetPixel+0x28a>
    }else if(Paint.Scale == 7){
 8005eac:	4b1e      	ldr	r3, [pc, #120]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005eae:	8adb      	ldrh	r3, [r3, #22]
 8005eb0:	2b07      	cmp	r3, #7
 8005eb2:	d136      	bne.n	8005f22 <Paint_SetPixel+0x28a>
		UDOUBLE Addr = X / 2  + Y * Paint.WidthByte;
 8005eb4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005eb6:	085b      	lsrs	r3, r3, #1
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	4619      	mov	r1, r3
 8005ebc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005ebe:	4a1a      	ldr	r2, [pc, #104]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005ec0:	8a52      	ldrh	r2, [r2, #18]
 8005ec2:	fb02 f303 	mul.w	r3, r2, r3
 8005ec6:	440b      	add	r3, r1
 8005ec8:	623b      	str	r3, [r7, #32]
		UBYTE Rdata = Paint.Image[Addr];
 8005eca:	4b17      	ldr	r3, [pc, #92]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	6a3b      	ldr	r3, [r7, #32]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	781b      	ldrb	r3, [r3, #0]
 8005ed4:	77fb      	strb	r3, [r7, #31]
		Rdata = Rdata & (~(0xF0 >> ((X % 2)*4)));//Clear first, then set value
 8005ed6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005ed8:	f003 0301 	and.w	r3, r3, #1
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	22f0      	movs	r2, #240	@ 0xf0
 8005ee0:	fa42 f303 	asr.w	r3, r2, r3
 8005ee4:	b25b      	sxtb	r3, r3
 8005ee6:	43db      	mvns	r3, r3
 8005ee8:	b25a      	sxtb	r2, r3
 8005eea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005eee:	4013      	ands	r3, r2
 8005ef0:	b25b      	sxtb	r3, r3
 8005ef2:	77fb      	strb	r3, [r7, #31]
		Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2)*4));
 8005ef4:	887b      	ldrh	r3, [r7, #2]
 8005ef6:	011a      	lsls	r2, r3, #4
 8005ef8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005efa:	f003 0301 	and.w	r3, r3, #1
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	fa42 f303 	asr.w	r3, r2, r3
 8005f04:	b25a      	sxtb	r2, r3
 8005f06:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	b259      	sxtb	r1, r3
 8005f0e:	4b06      	ldr	r3, [pc, #24]	@ (8005f28 <Paint_SetPixel+0x290>)
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	6a3b      	ldr	r3, [r7, #32]
 8005f14:	4413      	add	r3, r2
 8005f16:	b2ca      	uxtb	r2, r1
 8005f18:	701a      	strb	r2, [r3, #0]
 8005f1a:	e002      	b.n	8005f22 <Paint_SetPixel+0x28a>
        return;
 8005f1c:	bf00      	nop
 8005f1e:	e000      	b.n	8005f22 <Paint_SetPixel+0x28a>
        return;
 8005f20:	bf00      	nop
		//printf("Add =  %d ,data = %d\r\n",Addr,Rdata);
		}
}
 8005f22:	3728      	adds	r7, #40	@ 0x28
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	2000090c 	.word	0x2000090c
 8005f2c:	0801580c 	.word	0x0801580c

08005f30 <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b089      	sub	sp, #36	@ 0x24
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	4603      	mov	r3, r0
 8005f38:	80fb      	strh	r3, [r7, #6]
	if(Paint.Scale == 2) {
 8005f3a:	4b4c      	ldr	r3, [pc, #304]	@ (800606c <Paint_Clear+0x13c>)
 8005f3c:	8adb      	ldrh	r3, [r3, #22]
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d125      	bne.n	8005f8e <Paint_Clear+0x5e>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8005f42:	2300      	movs	r3, #0
 8005f44:	83fb      	strh	r3, [r7, #30]
 8005f46:	e01c      	b.n	8005f82 <Paint_Clear+0x52>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8005f48:	2300      	movs	r3, #0
 8005f4a:	83bb      	strh	r3, [r7, #28]
 8005f4c:	e011      	b.n	8005f72 <Paint_Clear+0x42>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 8005f4e:	8bba      	ldrh	r2, [r7, #28]
 8005f50:	8bfb      	ldrh	r3, [r7, #30]
 8005f52:	4946      	ldr	r1, [pc, #280]	@ (800606c <Paint_Clear+0x13c>)
 8005f54:	8a49      	ldrh	r1, [r1, #18]
 8005f56:	fb01 f303 	mul.w	r3, r1, r3
 8005f5a:	4413      	add	r3, r2
 8005f5c:	60bb      	str	r3, [r7, #8]
				Paint.Image[Addr] = Color;
 8005f5e:	4b43      	ldr	r3, [pc, #268]	@ (800606c <Paint_Clear+0x13c>)
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	4413      	add	r3, r2
 8005f66:	88fa      	ldrh	r2, [r7, #6]
 8005f68:	b2d2      	uxtb	r2, r2
 8005f6a:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8005f6c:	8bbb      	ldrh	r3, [r7, #28]
 8005f6e:	3301      	adds	r3, #1
 8005f70:	83bb      	strh	r3, [r7, #28]
 8005f72:	4b3e      	ldr	r3, [pc, #248]	@ (800606c <Paint_Clear+0x13c>)
 8005f74:	8a5b      	ldrh	r3, [r3, #18]
 8005f76:	8bba      	ldrh	r2, [r7, #28]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d3e8      	bcc.n	8005f4e <Paint_Clear+0x1e>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8005f7c:	8bfb      	ldrh	r3, [r7, #30]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	83fb      	strh	r3, [r7, #30]
 8005f82:	4b3a      	ldr	r3, [pc, #232]	@ (800606c <Paint_Clear+0x13c>)
 8005f84:	8a9b      	ldrh	r3, [r3, #20]
 8005f86:	8bfa      	ldrh	r2, [r7, #30]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d3dd      	bcc.n	8005f48 <Paint_Clear+0x18>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
				Paint.Image[Addr] = (Color<<4)|Color;
			}
		}		
	}
}
 8005f8c:	e068      	b.n	8006060 <Paint_Clear+0x130>
    }else if(Paint.Scale == 4) {
 8005f8e:	4b37      	ldr	r3, [pc, #220]	@ (800606c <Paint_Clear+0x13c>)
 8005f90:	8adb      	ldrh	r3, [r3, #22]
 8005f92:	2b04      	cmp	r3, #4
 8005f94:	d135      	bne.n	8006002 <Paint_Clear+0xd2>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8005f96:	2300      	movs	r3, #0
 8005f98:	837b      	strh	r3, [r7, #26]
 8005f9a:	e02c      	b.n	8005ff6 <Paint_Clear+0xc6>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	833b      	strh	r3, [r7, #24]
 8005fa0:	e021      	b.n	8005fe6 <Paint_Clear+0xb6>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 8005fa2:	8b3a      	ldrh	r2, [r7, #24]
 8005fa4:	8b7b      	ldrh	r3, [r7, #26]
 8005fa6:	4931      	ldr	r1, [pc, #196]	@ (800606c <Paint_Clear+0x13c>)
 8005fa8:	8a49      	ldrh	r1, [r1, #18]
 8005faa:	fb01 f303 	mul.w	r3, r1, r3
 8005fae:	4413      	add	r3, r2
 8005fb0:	60fb      	str	r3, [r7, #12]
				Paint.Image[Addr] = (Color<<6)|(Color<<4)|(Color<<2)|Color;
 8005fb2:	88fb      	ldrh	r3, [r7, #6]
 8005fb4:	019b      	lsls	r3, r3, #6
 8005fb6:	b25a      	sxtb	r2, r3
 8005fb8:	88fb      	ldrh	r3, [r7, #6]
 8005fba:	011b      	lsls	r3, r3, #4
 8005fbc:	b25b      	sxtb	r3, r3
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	b25a      	sxtb	r2, r3
 8005fc2:	88fb      	ldrh	r3, [r7, #6]
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	b25b      	sxtb	r3, r3
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	b25a      	sxtb	r2, r3
 8005fcc:	88fb      	ldrh	r3, [r7, #6]
 8005fce:	b25b      	sxtb	r3, r3
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	b259      	sxtb	r1, r3
 8005fd4:	4b25      	ldr	r3, [pc, #148]	@ (800606c <Paint_Clear+0x13c>)
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	4413      	add	r3, r2
 8005fdc:	b2ca      	uxtb	r2, r1
 8005fde:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8005fe0:	8b3b      	ldrh	r3, [r7, #24]
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	833b      	strh	r3, [r7, #24]
 8005fe6:	4b21      	ldr	r3, [pc, #132]	@ (800606c <Paint_Clear+0x13c>)
 8005fe8:	8a5b      	ldrh	r3, [r3, #18]
 8005fea:	8b3a      	ldrh	r2, [r7, #24]
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d3d8      	bcc.n	8005fa2 <Paint_Clear+0x72>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8005ff0:	8b7b      	ldrh	r3, [r7, #26]
 8005ff2:	3301      	adds	r3, #1
 8005ff4:	837b      	strh	r3, [r7, #26]
 8005ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800606c <Paint_Clear+0x13c>)
 8005ff8:	8a9b      	ldrh	r3, [r3, #20]
 8005ffa:	8b7a      	ldrh	r2, [r7, #26]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d3cd      	bcc.n	8005f9c <Paint_Clear+0x6c>
}
 8006000:	e02e      	b.n	8006060 <Paint_Clear+0x130>
	}else if(Paint.Scale == 7) {
 8006002:	4b1a      	ldr	r3, [pc, #104]	@ (800606c <Paint_Clear+0x13c>)
 8006004:	8adb      	ldrh	r3, [r3, #22]
 8006006:	2b07      	cmp	r3, #7
 8006008:	d12a      	bne.n	8006060 <Paint_Clear+0x130>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800600a:	2300      	movs	r3, #0
 800600c:	82fb      	strh	r3, [r7, #22]
 800600e:	e022      	b.n	8006056 <Paint_Clear+0x126>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8006010:	2300      	movs	r3, #0
 8006012:	82bb      	strh	r3, [r7, #20]
 8006014:	e017      	b.n	8006046 <Paint_Clear+0x116>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 8006016:	8aba      	ldrh	r2, [r7, #20]
 8006018:	8afb      	ldrh	r3, [r7, #22]
 800601a:	4914      	ldr	r1, [pc, #80]	@ (800606c <Paint_Clear+0x13c>)
 800601c:	8a49      	ldrh	r1, [r1, #18]
 800601e:	fb01 f303 	mul.w	r3, r1, r3
 8006022:	4413      	add	r3, r2
 8006024:	613b      	str	r3, [r7, #16]
				Paint.Image[Addr] = (Color<<4)|Color;
 8006026:	88fb      	ldrh	r3, [r7, #6]
 8006028:	011b      	lsls	r3, r3, #4
 800602a:	b25a      	sxtb	r2, r3
 800602c:	88fb      	ldrh	r3, [r7, #6]
 800602e:	b25b      	sxtb	r3, r3
 8006030:	4313      	orrs	r3, r2
 8006032:	b259      	sxtb	r1, r3
 8006034:	4b0d      	ldr	r3, [pc, #52]	@ (800606c <Paint_Clear+0x13c>)
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	4413      	add	r3, r2
 800603c:	b2ca      	uxtb	r2, r1
 800603e:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8006040:	8abb      	ldrh	r3, [r7, #20]
 8006042:	3301      	adds	r3, #1
 8006044:	82bb      	strh	r3, [r7, #20]
 8006046:	4b09      	ldr	r3, [pc, #36]	@ (800606c <Paint_Clear+0x13c>)
 8006048:	8a5b      	ldrh	r3, [r3, #18]
 800604a:	8aba      	ldrh	r2, [r7, #20]
 800604c:	429a      	cmp	r2, r3
 800604e:	d3e2      	bcc.n	8006016 <Paint_Clear+0xe6>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8006050:	8afb      	ldrh	r3, [r7, #22]
 8006052:	3301      	adds	r3, #1
 8006054:	82fb      	strh	r3, [r7, #22]
 8006056:	4b05      	ldr	r3, [pc, #20]	@ (800606c <Paint_Clear+0x13c>)
 8006058:	8a9b      	ldrh	r3, [r3, #20]
 800605a:	8afa      	ldrh	r2, [r7, #22]
 800605c:	429a      	cmp	r2, r3
 800605e:	d3d7      	bcc.n	8006010 <Paint_Clear+0xe0>
}
 8006060:	bf00      	nop
 8006062:	3724      	adds	r7, #36	@ 0x24
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr
 800606c:	2000090c 	.word	0x2000090c

08006070 <Paint_ClearWindows>:
    Xend   : x end point
    Yend   : y end point
    Color  : Painted colors
******************************************************************************/
void Paint_ClearWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend, UWORD Color)
{
 8006070:	b590      	push	{r4, r7, lr}
 8006072:	b085      	sub	sp, #20
 8006074:	af00      	add	r7, sp, #0
 8006076:	4604      	mov	r4, r0
 8006078:	4608      	mov	r0, r1
 800607a:	4611      	mov	r1, r2
 800607c:	461a      	mov	r2, r3
 800607e:	4623      	mov	r3, r4
 8006080:	80fb      	strh	r3, [r7, #6]
 8006082:	4603      	mov	r3, r0
 8006084:	80bb      	strh	r3, [r7, #4]
 8006086:	460b      	mov	r3, r1
 8006088:	807b      	strh	r3, [r7, #2]
 800608a:	4613      	mov	r3, r2
 800608c:	803b      	strh	r3, [r7, #0]
    UWORD X, Y;
    for (Y = Ystart; Y < Yend; Y++) {
 800608e:	88bb      	ldrh	r3, [r7, #4]
 8006090:	81bb      	strh	r3, [r7, #12]
 8006092:	e012      	b.n	80060ba <Paint_ClearWindows+0x4a>
        for (X = Xstart; X < Xend; X++) {//8 pixel =  1 byte
 8006094:	88fb      	ldrh	r3, [r7, #6]
 8006096:	81fb      	strh	r3, [r7, #14]
 8006098:	e008      	b.n	80060ac <Paint_ClearWindows+0x3c>
            Paint_SetPixel(X, Y, Color);
 800609a:	8c3a      	ldrh	r2, [r7, #32]
 800609c:	89b9      	ldrh	r1, [r7, #12]
 800609e:	89fb      	ldrh	r3, [r7, #14]
 80060a0:	4618      	mov	r0, r3
 80060a2:	f7ff fdf9 	bl	8005c98 <Paint_SetPixel>
        for (X = Xstart; X < Xend; X++) {//8 pixel =  1 byte
 80060a6:	89fb      	ldrh	r3, [r7, #14]
 80060a8:	3301      	adds	r3, #1
 80060aa:	81fb      	strh	r3, [r7, #14]
 80060ac:	89fa      	ldrh	r2, [r7, #14]
 80060ae:	887b      	ldrh	r3, [r7, #2]
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d3f2      	bcc.n	800609a <Paint_ClearWindows+0x2a>
    for (Y = Ystart; Y < Yend; Y++) {
 80060b4:	89bb      	ldrh	r3, [r7, #12]
 80060b6:	3301      	adds	r3, #1
 80060b8:	81bb      	strh	r3, [r7, #12]
 80060ba:	89ba      	ldrh	r2, [r7, #12]
 80060bc:	883b      	ldrh	r3, [r7, #0]
 80060be:	429a      	cmp	r2, r3
 80060c0:	d3e8      	bcc.n	8006094 <Paint_ClearWindows+0x24>
        }
    }
}
 80060c2:	bf00      	nop
 80060c4:	bf00      	nop
 80060c6:	3714      	adds	r7, #20
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd90      	pop	{r4, r7, pc}

080060cc <Paint_DrawPoint>:
    Dot_Pixel	: point size
    Dot_Style	: point Style
******************************************************************************/
void Paint_DrawPoint(UWORD Xpoint, UWORD Ypoint, UWORD Color,
                     DOT_PIXEL Dot_Pixel, DOT_STYLE Dot_Style)
{
 80060cc:	b590      	push	{r4, r7, lr}
 80060ce:	b085      	sub	sp, #20
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	4604      	mov	r4, r0
 80060d4:	4608      	mov	r0, r1
 80060d6:	4611      	mov	r1, r2
 80060d8:	461a      	mov	r2, r3
 80060da:	4623      	mov	r3, r4
 80060dc:	80fb      	strh	r3, [r7, #6]
 80060de:	4603      	mov	r3, r0
 80060e0:	80bb      	strh	r3, [r7, #4]
 80060e2:	460b      	mov	r3, r1
 80060e4:	807b      	strh	r3, [r7, #2]
 80060e6:	4613      	mov	r3, r2
 80060e8:	707b      	strb	r3, [r7, #1]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 80060ea:	4b4a      	ldr	r3, [pc, #296]	@ (8006214 <Paint_DrawPoint+0x148>)
 80060ec:	889b      	ldrh	r3, [r3, #4]
 80060ee:	88fa      	ldrh	r2, [r7, #6]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d804      	bhi.n	80060fe <Paint_DrawPoint+0x32>
 80060f4:	4b47      	ldr	r3, [pc, #284]	@ (8006214 <Paint_DrawPoint+0x148>)
 80060f6:	88db      	ldrh	r3, [r3, #6]
 80060f8:	88ba      	ldrh	r2, [r7, #4]
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d911      	bls.n	8006122 <Paint_DrawPoint+0x56>
        Debug("Paint_DrawPoint Input exceeds the normal display range\r\n");
 80060fe:	4846      	ldr	r0, [pc, #280]	@ (8006218 <Paint_DrawPoint+0x14c>)
 8006100:	f00b ff0e 	bl	8011f20 <puts>
				printf("Xpoint = %d , Paint.Width = %d  \r\n ",Xpoint,Paint.Width);
 8006104:	88fb      	ldrh	r3, [r7, #6]
 8006106:	4a43      	ldr	r2, [pc, #268]	@ (8006214 <Paint_DrawPoint+0x148>)
 8006108:	8892      	ldrh	r2, [r2, #4]
 800610a:	4619      	mov	r1, r3
 800610c:	4843      	ldr	r0, [pc, #268]	@ (800621c <Paint_DrawPoint+0x150>)
 800610e:	f00b fe9f 	bl	8011e50 <iprintf>
				printf("Ypoint = %d , Paint.Height = %d  \r\n ",Ypoint,Paint.Height);
 8006112:	88bb      	ldrh	r3, [r7, #4]
 8006114:	4a3f      	ldr	r2, [pc, #252]	@ (8006214 <Paint_DrawPoint+0x148>)
 8006116:	88d2      	ldrh	r2, [r2, #6]
 8006118:	4619      	mov	r1, r3
 800611a:	4841      	ldr	r0, [pc, #260]	@ (8006220 <Paint_DrawPoint+0x154>)
 800611c:	f00b fe98 	bl	8011e50 <iprintf>
        return;
 8006120:	e074      	b.n	800620c <Paint_DrawPoint+0x140>
    }

    int16_t XDir_Num , YDir_Num;
    if (Dot_Style == DOT_FILL_AROUND) {
 8006122:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006126:	2b01      	cmp	r3, #1
 8006128:	d144      	bne.n	80061b4 <Paint_DrawPoint+0xe8>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++) {
 800612a:	2300      	movs	r3, #0
 800612c:	81fb      	strh	r3, [r7, #14]
 800612e:	e039      	b.n	80061a4 <Paint_DrawPoint+0xd8>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 8006130:	2300      	movs	r3, #0
 8006132:	81bb      	strh	r3, [r7, #12]
 8006134:	e029      	b.n	800618a <Paint_DrawPoint+0xbe>
                if(Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 8006136:	88fa      	ldrh	r2, [r7, #6]
 8006138:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800613c:	441a      	add	r2, r3
 800613e:	787b      	ldrb	r3, [r7, #1]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	2b00      	cmp	r3, #0
 8006144:	db28      	blt.n	8006198 <Paint_DrawPoint+0xcc>
 8006146:	88ba      	ldrh	r2, [r7, #4]
 8006148:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800614c:	441a      	add	r2, r3
 800614e:	787b      	ldrb	r3, [r7, #1]
 8006150:	1ad3      	subs	r3, r2, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	db20      	blt.n	8006198 <Paint_DrawPoint+0xcc>
                    break;
                // printf("x = %d, y = %d\r\n", Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel);
                Paint_SetPixel(Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel, Color);
 8006156:	89fa      	ldrh	r2, [r7, #14]
 8006158:	88fb      	ldrh	r3, [r7, #6]
 800615a:	4413      	add	r3, r2
 800615c:	b29a      	uxth	r2, r3
 800615e:	787b      	ldrb	r3, [r7, #1]
 8006160:	b29b      	uxth	r3, r3
 8006162:	1ad3      	subs	r3, r2, r3
 8006164:	b298      	uxth	r0, r3
 8006166:	89ba      	ldrh	r2, [r7, #12]
 8006168:	88bb      	ldrh	r3, [r7, #4]
 800616a:	4413      	add	r3, r2
 800616c:	b29a      	uxth	r2, r3
 800616e:	787b      	ldrb	r3, [r7, #1]
 8006170:	b29b      	uxth	r3, r3
 8006172:	1ad3      	subs	r3, r2, r3
 8006174:	b29b      	uxth	r3, r3
 8006176:	887a      	ldrh	r2, [r7, #2]
 8006178:	4619      	mov	r1, r3
 800617a:	f7ff fd8d 	bl	8005c98 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 800617e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006182:	b29b      	uxth	r3, r3
 8006184:	3301      	adds	r3, #1
 8006186:	b29b      	uxth	r3, r3
 8006188:	81bb      	strh	r3, [r7, #12]
 800618a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800618e:	787b      	ldrb	r3, [r7, #1]
 8006190:	005b      	lsls	r3, r3, #1
 8006192:	3b01      	subs	r3, #1
 8006194:	429a      	cmp	r2, r3
 8006196:	dbce      	blt.n	8006136 <Paint_DrawPoint+0x6a>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++) {
 8006198:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800619c:	b29b      	uxth	r3, r3
 800619e:	3301      	adds	r3, #1
 80061a0:	b29b      	uxth	r3, r3
 80061a2:	81fb      	strh	r3, [r7, #14]
 80061a4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80061a8:	787b      	ldrb	r3, [r7, #1]
 80061aa:	005b      	lsls	r3, r3, #1
 80061ac:	3b01      	subs	r3, #1
 80061ae:	429a      	cmp	r2, r3
 80061b0:	dbbe      	blt.n	8006130 <Paint_DrawPoint+0x64>
 80061b2:	e02b      	b.n	800620c <Paint_DrawPoint+0x140>
            }
        }
    } else {
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 80061b4:	2300      	movs	r3, #0
 80061b6:	81fb      	strh	r3, [r7, #14]
 80061b8:	e023      	b.n	8006202 <Paint_DrawPoint+0x136>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 80061ba:	2300      	movs	r3, #0
 80061bc:	81bb      	strh	r3, [r7, #12]
 80061be:	e015      	b.n	80061ec <Paint_DrawPoint+0x120>
                Paint_SetPixel(Xpoint + XDir_Num - 1, Ypoint + YDir_Num - 1, Color);
 80061c0:	89fa      	ldrh	r2, [r7, #14]
 80061c2:	88fb      	ldrh	r3, [r7, #6]
 80061c4:	4413      	add	r3, r2
 80061c6:	b29b      	uxth	r3, r3
 80061c8:	3b01      	subs	r3, #1
 80061ca:	b298      	uxth	r0, r3
 80061cc:	89ba      	ldrh	r2, [r7, #12]
 80061ce:	88bb      	ldrh	r3, [r7, #4]
 80061d0:	4413      	add	r3, r2
 80061d2:	b29b      	uxth	r3, r3
 80061d4:	3b01      	subs	r3, #1
 80061d6:	b29b      	uxth	r3, r3
 80061d8:	887a      	ldrh	r2, [r7, #2]
 80061da:	4619      	mov	r1, r3
 80061dc:	f7ff fd5c 	bl	8005c98 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 80061e0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	3301      	adds	r3, #1
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	81bb      	strh	r3, [r7, #12]
 80061ec:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80061f0:	787b      	ldrb	r3, [r7, #1]
 80061f2:	429a      	cmp	r2, r3
 80061f4:	dbe4      	blt.n	80061c0 <Paint_DrawPoint+0xf4>
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 80061f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	3301      	adds	r3, #1
 80061fe:	b29b      	uxth	r3, r3
 8006200:	81fb      	strh	r3, [r7, #14]
 8006202:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006206:	787b      	ldrb	r3, [r7, #1]
 8006208:	429a      	cmp	r2, r3
 800620a:	dbd6      	blt.n	80061ba <Paint_DrawPoint+0xee>
            }
        }
    }
}
 800620c:	3714      	adds	r7, #20
 800620e:	46bd      	mov	sp, r7
 8006210:	bd90      	pop	{r4, r7, pc}
 8006212:	bf00      	nop
 8006214:	2000090c 	.word	0x2000090c
 8006218:	08015834 	.word	0x08015834
 800621c:	08015874 	.word	0x08015874
 8006220:	08015898 	.word	0x08015898

08006224 <Paint_DrawLine>:
    Line_width : Line width
    Line_Style: Solid and dotted lines
******************************************************************************/
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                    UWORD Color, DOT_PIXEL Line_width, LINE_STYLE Line_Style)
{
 8006224:	b590      	push	{r4, r7, lr}
 8006226:	b08d      	sub	sp, #52	@ 0x34
 8006228:	af02      	add	r7, sp, #8
 800622a:	4604      	mov	r4, r0
 800622c:	4608      	mov	r0, r1
 800622e:	4611      	mov	r1, r2
 8006230:	461a      	mov	r2, r3
 8006232:	4623      	mov	r3, r4
 8006234:	80fb      	strh	r3, [r7, #6]
 8006236:	4603      	mov	r3, r0
 8006238:	80bb      	strh	r3, [r7, #4]
 800623a:	460b      	mov	r3, r1
 800623c:	807b      	strh	r3, [r7, #2]
 800623e:	4613      	mov	r3, r2
 8006240:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 8006242:	4b4b      	ldr	r3, [pc, #300]	@ (8006370 <Paint_DrawLine+0x14c>)
 8006244:	889b      	ldrh	r3, [r3, #4]
 8006246:	88fa      	ldrh	r2, [r7, #6]
 8006248:	429a      	cmp	r2, r3
 800624a:	d80e      	bhi.n	800626a <Paint_DrawLine+0x46>
 800624c:	4b48      	ldr	r3, [pc, #288]	@ (8006370 <Paint_DrawLine+0x14c>)
 800624e:	88db      	ldrh	r3, [r3, #6]
 8006250:	88ba      	ldrh	r2, [r7, #4]
 8006252:	429a      	cmp	r2, r3
 8006254:	d809      	bhi.n	800626a <Paint_DrawLine+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 8006256:	4b46      	ldr	r3, [pc, #280]	@ (8006370 <Paint_DrawLine+0x14c>)
 8006258:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800625a:	887a      	ldrh	r2, [r7, #2]
 800625c:	429a      	cmp	r2, r3
 800625e:	d804      	bhi.n	800626a <Paint_DrawLine+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 8006260:	4b43      	ldr	r3, [pc, #268]	@ (8006370 <Paint_DrawLine+0x14c>)
 8006262:	88db      	ldrh	r3, [r3, #6]
 8006264:	883a      	ldrh	r2, [r7, #0]
 8006266:	429a      	cmp	r2, r3
 8006268:	d903      	bls.n	8006272 <Paint_DrawLine+0x4e>
        Debug("Paint_DrawLine Input exceeds the normal display range\r\n");
 800626a:	4842      	ldr	r0, [pc, #264]	@ (8006374 <Paint_DrawLine+0x150>)
 800626c:	f00b fe58 	bl	8011f20 <puts>
        return;
 8006270:	e07a      	b.n	8006368 <Paint_DrawLine+0x144>
    }

    UWORD Xpoint = Xstart;
 8006272:	88fb      	ldrh	r3, [r7, #6]
 8006274:	84fb      	strh	r3, [r7, #38]	@ 0x26
    UWORD Ypoint = Ystart;
 8006276:	88bb      	ldrh	r3, [r7, #4]
 8006278:	84bb      	strh	r3, [r7, #36]	@ 0x24
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 800627a:	887a      	ldrh	r2, [r7, #2]
 800627c:	88fb      	ldrh	r3, [r7, #6]
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	2b00      	cmp	r3, #0
 8006282:	bfb8      	it	lt
 8006284:	425b      	neglt	r3, r3
 8006286:	61bb      	str	r3, [r7, #24]
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 8006288:	883a      	ldrh	r2, [r7, #0]
 800628a:	88bb      	ldrh	r3, [r7, #4]
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	2b00      	cmp	r3, #0
 8006290:	bfb8      	it	lt
 8006292:	425b      	neglt	r3, r3
 8006294:	425b      	negs	r3, r3
 8006296:	617b      	str	r3, [r7, #20]

    // Increment direction, 1 is positive, -1 is counter;
    int XAddway = Xstart < Xend ? 1 : -1;
 8006298:	88fa      	ldrh	r2, [r7, #6]
 800629a:	887b      	ldrh	r3, [r7, #2]
 800629c:	429a      	cmp	r2, r3
 800629e:	d201      	bcs.n	80062a4 <Paint_DrawLine+0x80>
 80062a0:	2301      	movs	r3, #1
 80062a2:	e001      	b.n	80062a8 <Paint_DrawLine+0x84>
 80062a4:	f04f 33ff 	mov.w	r3, #4294967295
 80062a8:	613b      	str	r3, [r7, #16]
    int YAddway = Ystart < Yend ? 1 : -1;
 80062aa:	88ba      	ldrh	r2, [r7, #4]
 80062ac:	883b      	ldrh	r3, [r7, #0]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d201      	bcs.n	80062b6 <Paint_DrawLine+0x92>
 80062b2:	2301      	movs	r3, #1
 80062b4:	e001      	b.n	80062ba <Paint_DrawLine+0x96>
 80062b6:	f04f 33ff 	mov.w	r3, #4294967295
 80062ba:	60fb      	str	r3, [r7, #12]

    //Cumulative error
    int Esp = dx + dy;
 80062bc:	69ba      	ldr	r2, [r7, #24]
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	4413      	add	r3, r2
 80062c2:	623b      	str	r3, [r7, #32]
    char Dotted_Len = 0;
 80062c4:	2300      	movs	r3, #0
 80062c6:	77fb      	strb	r3, [r7, #31]

    for (;;) {
        Dotted_Len++;
 80062c8:	7ffb      	ldrb	r3, [r7, #31]
 80062ca:	3301      	adds	r3, #1
 80062cc:	77fb      	strb	r3, [r7, #31]
        //Painted dotted line, 2 point is really virtual
        if (Line_Style == LINE_STYLE_DOTTED && Dotted_Len % 3 == 0) {
 80062ce:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d117      	bne.n	8006306 <Paint_DrawLine+0xe2>
 80062d6:	7ffa      	ldrb	r2, [r7, #31]
 80062d8:	4b27      	ldr	r3, [pc, #156]	@ (8006378 <Paint_DrawLine+0x154>)
 80062da:	fba3 1302 	umull	r1, r3, r3, r2
 80062de:	0859      	lsrs	r1, r3, #1
 80062e0:	460b      	mov	r3, r1
 80062e2:	005b      	lsls	r3, r3, #1
 80062e4:	440b      	add	r3, r1
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d10b      	bne.n	8006306 <Paint_DrawLine+0xe2>
            //Debug("LINE_DOTTED\r\n");
            Paint_DrawPoint(Xpoint, Ypoint, IMAGE_BACKGROUND, Line_width, DOT_STYLE_DFT);
 80062ee:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80062f2:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80062f4:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 80062f6:	2201      	movs	r2, #1
 80062f8:	9200      	str	r2, [sp, #0]
 80062fa:	22ff      	movs	r2, #255	@ 0xff
 80062fc:	f7ff fee6 	bl	80060cc <Paint_DrawPoint>
            Dotted_Len = 0;
 8006300:	2300      	movs	r3, #0
 8006302:	77fb      	strb	r3, [r7, #31]
 8006304:	e008      	b.n	8006318 <Paint_DrawLine+0xf4>
        } else {
            Paint_DrawPoint(Xpoint, Ypoint, Color, Line_width, DOT_STYLE_DFT);
 8006306:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800630a:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800630c:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800630e:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8006310:	2401      	movs	r4, #1
 8006312:	9400      	str	r4, [sp, #0]
 8006314:	f7ff feda 	bl	80060cc <Paint_DrawPoint>
        }
        if (2 * Esp >= dy) {
 8006318:	6a3b      	ldr	r3, [r7, #32]
 800631a:	005b      	lsls	r3, r3, #1
 800631c:	697a      	ldr	r2, [r7, #20]
 800631e:	429a      	cmp	r2, r3
 8006320:	dc0c      	bgt.n	800633c <Paint_DrawLine+0x118>
            if (Xpoint == Xend)
 8006322:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006324:	887b      	ldrh	r3, [r7, #2]
 8006326:	429a      	cmp	r2, r3
 8006328:	d01b      	beq.n	8006362 <Paint_DrawLine+0x13e>
                break;
            Esp += dy;
 800632a:	6a3a      	ldr	r2, [r7, #32]
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	4413      	add	r3, r2
 8006330:	623b      	str	r3, [r7, #32]
            Xpoint += XAddway;
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	b29a      	uxth	r2, r3
 8006336:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006338:	4413      	add	r3, r2
 800633a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }
        if (2 * Esp <= dx) {
 800633c:	6a3b      	ldr	r3, [r7, #32]
 800633e:	005b      	lsls	r3, r3, #1
 8006340:	69ba      	ldr	r2, [r7, #24]
 8006342:	429a      	cmp	r2, r3
 8006344:	dbc0      	blt.n	80062c8 <Paint_DrawLine+0xa4>
            if (Ypoint == Yend)
 8006346:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006348:	883b      	ldrh	r3, [r7, #0]
 800634a:	429a      	cmp	r2, r3
 800634c:	d00b      	beq.n	8006366 <Paint_DrawLine+0x142>
                break;
            Esp += dx;
 800634e:	6a3a      	ldr	r2, [r7, #32]
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	4413      	add	r3, r2
 8006354:	623b      	str	r3, [r7, #32]
            Ypoint += YAddway;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	b29a      	uxth	r2, r3
 800635a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800635c:	4413      	add	r3, r2
 800635e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        Dotted_Len++;
 8006360:	e7b2      	b.n	80062c8 <Paint_DrawLine+0xa4>
                break;
 8006362:	bf00      	nop
 8006364:	e000      	b.n	8006368 <Paint_DrawLine+0x144>
                break;
 8006366:	bf00      	nop
        }
    }
}
 8006368:	372c      	adds	r7, #44	@ 0x2c
 800636a:	46bd      	mov	sp, r7
 800636c:	bd90      	pop	{r4, r7, pc}
 800636e:	bf00      	nop
 8006370:	2000090c 	.word	0x2000090c
 8006374:	080158c0 	.word	0x080158c0
 8006378:	aaaaaaab 	.word	0xaaaaaaab

0800637c <Paint_DrawRectangle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the rectangle
******************************************************************************/
void Paint_DrawRectangle(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                         UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 800637c:	b590      	push	{r4, r7, lr}
 800637e:	b089      	sub	sp, #36	@ 0x24
 8006380:	af04      	add	r7, sp, #16
 8006382:	4604      	mov	r4, r0
 8006384:	4608      	mov	r0, r1
 8006386:	4611      	mov	r1, r2
 8006388:	461a      	mov	r2, r3
 800638a:	4623      	mov	r3, r4
 800638c:	80fb      	strh	r3, [r7, #6]
 800638e:	4603      	mov	r3, r0
 8006390:	80bb      	strh	r3, [r7, #4]
 8006392:	460b      	mov	r3, r1
 8006394:	807b      	strh	r3, [r7, #2]
 8006396:	4613      	mov	r3, r2
 8006398:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800639a:	4b38      	ldr	r3, [pc, #224]	@ (800647c <Paint_DrawRectangle+0x100>)
 800639c:	889b      	ldrh	r3, [r3, #4]
 800639e:	88fa      	ldrh	r2, [r7, #6]
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d80e      	bhi.n	80063c2 <Paint_DrawRectangle+0x46>
 80063a4:	4b35      	ldr	r3, [pc, #212]	@ (800647c <Paint_DrawRectangle+0x100>)
 80063a6:	88db      	ldrh	r3, [r3, #6]
 80063a8:	88ba      	ldrh	r2, [r7, #4]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d809      	bhi.n	80063c2 <Paint_DrawRectangle+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 80063ae:	4b33      	ldr	r3, [pc, #204]	@ (800647c <Paint_DrawRectangle+0x100>)
 80063b0:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80063b2:	887a      	ldrh	r2, [r7, #2]
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d804      	bhi.n	80063c2 <Paint_DrawRectangle+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 80063b8:	4b30      	ldr	r3, [pc, #192]	@ (800647c <Paint_DrawRectangle+0x100>)
 80063ba:	88db      	ldrh	r3, [r3, #6]
 80063bc:	883a      	ldrh	r2, [r7, #0]
 80063be:	429a      	cmp	r2, r3
 80063c0:	d903      	bls.n	80063ca <Paint_DrawRectangle+0x4e>
        Debug("Input exceeds the normal display range\r\n");
 80063c2:	482f      	ldr	r0, [pc, #188]	@ (8006480 <Paint_DrawRectangle+0x104>)
 80063c4:	f00b fdac 	bl	8011f20 <puts>
        return;
 80063c8:	e054      	b.n	8006474 <Paint_DrawRectangle+0xf8>
    }

    if (Draw_Fill) {
 80063ca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d018      	beq.n	8006404 <Paint_DrawRectangle+0x88>
        UWORD Ypoint;
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 80063d2:	88bb      	ldrh	r3, [r7, #4]
 80063d4:	81fb      	strh	r3, [r7, #14]
 80063d6:	e010      	b.n	80063fa <Paint_DrawRectangle+0x7e>
            Paint_DrawLine(Xstart, Ypoint, Xend, Ypoint, Color , Line_width, LINE_STYLE_SOLID);
 80063d8:	89fc      	ldrh	r4, [r7, #14]
 80063da:	887a      	ldrh	r2, [r7, #2]
 80063dc:	89f9      	ldrh	r1, [r7, #14]
 80063de:	88f8      	ldrh	r0, [r7, #6]
 80063e0:	2300      	movs	r3, #0
 80063e2:	9302      	str	r3, [sp, #8]
 80063e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063e8:	9301      	str	r3, [sp, #4]
 80063ea:	8c3b      	ldrh	r3, [r7, #32]
 80063ec:	9300      	str	r3, [sp, #0]
 80063ee:	4623      	mov	r3, r4
 80063f0:	f7ff ff18 	bl	8006224 <Paint_DrawLine>
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 80063f4:	89fb      	ldrh	r3, [r7, #14]
 80063f6:	3301      	adds	r3, #1
 80063f8:	81fb      	strh	r3, [r7, #14]
 80063fa:	89fa      	ldrh	r2, [r7, #14]
 80063fc:	883b      	ldrh	r3, [r7, #0]
 80063fe:	429a      	cmp	r2, r3
 8006400:	d3ea      	bcc.n	80063d8 <Paint_DrawRectangle+0x5c>
 8006402:	e037      	b.n	8006474 <Paint_DrawRectangle+0xf8>
        }
    } else {
        Paint_DrawLine(Xstart, Ystart, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 8006404:	88bc      	ldrh	r4, [r7, #4]
 8006406:	887a      	ldrh	r2, [r7, #2]
 8006408:	88b9      	ldrh	r1, [r7, #4]
 800640a:	88f8      	ldrh	r0, [r7, #6]
 800640c:	2300      	movs	r3, #0
 800640e:	9302      	str	r3, [sp, #8]
 8006410:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006414:	9301      	str	r3, [sp, #4]
 8006416:	8c3b      	ldrh	r3, [r7, #32]
 8006418:	9300      	str	r3, [sp, #0]
 800641a:	4623      	mov	r3, r4
 800641c:	f7ff ff02 	bl	8006224 <Paint_DrawLine>
        Paint_DrawLine(Xstart, Ystart, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 8006420:	883c      	ldrh	r4, [r7, #0]
 8006422:	88fa      	ldrh	r2, [r7, #6]
 8006424:	88b9      	ldrh	r1, [r7, #4]
 8006426:	88f8      	ldrh	r0, [r7, #6]
 8006428:	2300      	movs	r3, #0
 800642a:	9302      	str	r3, [sp, #8]
 800642c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006430:	9301      	str	r3, [sp, #4]
 8006432:	8c3b      	ldrh	r3, [r7, #32]
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	4623      	mov	r3, r4
 8006438:	f7ff fef4 	bl	8006224 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 800643c:	88bc      	ldrh	r4, [r7, #4]
 800643e:	887a      	ldrh	r2, [r7, #2]
 8006440:	8839      	ldrh	r1, [r7, #0]
 8006442:	8878      	ldrh	r0, [r7, #2]
 8006444:	2300      	movs	r3, #0
 8006446:	9302      	str	r3, [sp, #8]
 8006448:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800644c:	9301      	str	r3, [sp, #4]
 800644e:	8c3b      	ldrh	r3, [r7, #32]
 8006450:	9300      	str	r3, [sp, #0]
 8006452:	4623      	mov	r3, r4
 8006454:	f7ff fee6 	bl	8006224 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 8006458:	883c      	ldrh	r4, [r7, #0]
 800645a:	88fa      	ldrh	r2, [r7, #6]
 800645c:	8839      	ldrh	r1, [r7, #0]
 800645e:	8878      	ldrh	r0, [r7, #2]
 8006460:	2300      	movs	r3, #0
 8006462:	9302      	str	r3, [sp, #8]
 8006464:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006468:	9301      	str	r3, [sp, #4]
 800646a:	8c3b      	ldrh	r3, [r7, #32]
 800646c:	9300      	str	r3, [sp, #0]
 800646e:	4623      	mov	r3, r4
 8006470:	f7ff fed8 	bl	8006224 <Paint_DrawLine>
    }
}
 8006474:	3714      	adds	r7, #20
 8006476:	46bd      	mov	sp, r7
 8006478:	bd90      	pop	{r4, r7, pc}
 800647a:	bf00      	nop
 800647c:	2000090c 	.word	0x2000090c
 8006480:	08015900 	.word	0x08015900

08006484 <Paint_DrawCircle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the Circle
******************************************************************************/
void Paint_DrawCircle(UWORD X_Center, UWORD Y_Center, UWORD Radius,
                      UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 8006484:	b590      	push	{r4, r7, lr}
 8006486:	b087      	sub	sp, #28
 8006488:	af02      	add	r7, sp, #8
 800648a:	4604      	mov	r4, r0
 800648c:	4608      	mov	r0, r1
 800648e:	4611      	mov	r1, r2
 8006490:	461a      	mov	r2, r3
 8006492:	4623      	mov	r3, r4
 8006494:	80fb      	strh	r3, [r7, #6]
 8006496:	4603      	mov	r3, r0
 8006498:	80bb      	strh	r3, [r7, #4]
 800649a:	460b      	mov	r3, r1
 800649c:	807b      	strh	r3, [r7, #2]
 800649e:	4613      	mov	r3, r2
 80064a0:	803b      	strh	r3, [r7, #0]
    if (X_Center > Paint.Width || Y_Center >= Paint.Height) {
 80064a2:	4b67      	ldr	r3, [pc, #412]	@ (8006640 <Paint_DrawCircle+0x1bc>)
 80064a4:	889b      	ldrh	r3, [r3, #4]
 80064a6:	88fa      	ldrh	r2, [r7, #6]
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d804      	bhi.n	80064b6 <Paint_DrawCircle+0x32>
 80064ac:	4b64      	ldr	r3, [pc, #400]	@ (8006640 <Paint_DrawCircle+0x1bc>)
 80064ae:	88db      	ldrh	r3, [r3, #6]
 80064b0:	88ba      	ldrh	r2, [r7, #4]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d303      	bcc.n	80064be <Paint_DrawCircle+0x3a>
        Debug("Paint_DrawCircle Input exceeds the normal display range\r\n");
 80064b6:	4863      	ldr	r0, [pc, #396]	@ (8006644 <Paint_DrawCircle+0x1c0>)
 80064b8:	f00b fd32 	bl	8011f20 <puts>
        return;
 80064bc:	e16b      	b.n	8006796 <Paint_DrawCircle+0x312>
    }

    //Draw a circle from(0, R) as a starting point
    int16_t XCurrent, YCurrent;
    XCurrent = 0;
 80064be:	2300      	movs	r3, #0
 80064c0:	81fb      	strh	r3, [r7, #14]
    YCurrent = Radius;
 80064c2:	887b      	ldrh	r3, [r7, #2]
 80064c4:	81bb      	strh	r3, [r7, #12]

    //Cumulative error,judge the next point of the logo
    int16_t Esp = 3 - (Radius << 1 );
 80064c6:	887b      	ldrh	r3, [r7, #2]
 80064c8:	005b      	lsls	r3, r3, #1
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	f1c3 0303 	rsb	r3, r3, #3
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	817b      	strh	r3, [r7, #10]

    int16_t sCountY;
    if (Draw_Fill == DRAW_FILL_FULL) {
 80064d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80064d8:	2b01      	cmp	r3, #1
 80064da:	f040 8155 	bne.w	8006788 <Paint_DrawCircle+0x304>
        while (XCurrent <= YCurrent ) { //Realistic circles
 80064de:	e0a6      	b.n	800662e <Paint_DrawCircle+0x1aa>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 80064e0:	89fb      	ldrh	r3, [r7, #14]
 80064e2:	813b      	strh	r3, [r7, #8]
 80064e4:	e075      	b.n	80065d2 <Paint_DrawCircle+0x14e>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//1
 80064e6:	89fa      	ldrh	r2, [r7, #14]
 80064e8:	88fb      	ldrh	r3, [r7, #6]
 80064ea:	4413      	add	r3, r2
 80064ec:	b298      	uxth	r0, r3
 80064ee:	893a      	ldrh	r2, [r7, #8]
 80064f0:	88bb      	ldrh	r3, [r7, #4]
 80064f2:	4413      	add	r3, r2
 80064f4:	b299      	uxth	r1, r3
 80064f6:	883a      	ldrh	r2, [r7, #0]
 80064f8:	2301      	movs	r3, #1
 80064fa:	9300      	str	r3, [sp, #0]
 80064fc:	2301      	movs	r3, #1
 80064fe:	f7ff fde5 	bl	80060cc <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//2
 8006502:	89fb      	ldrh	r3, [r7, #14]
 8006504:	88fa      	ldrh	r2, [r7, #6]
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	b298      	uxth	r0, r3
 800650a:	893a      	ldrh	r2, [r7, #8]
 800650c:	88bb      	ldrh	r3, [r7, #4]
 800650e:	4413      	add	r3, r2
 8006510:	b299      	uxth	r1, r3
 8006512:	883a      	ldrh	r2, [r7, #0]
 8006514:	2301      	movs	r3, #1
 8006516:	9300      	str	r3, [sp, #0]
 8006518:	2301      	movs	r3, #1
 800651a:	f7ff fdd7 	bl	80060cc <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//3
 800651e:	893b      	ldrh	r3, [r7, #8]
 8006520:	88fa      	ldrh	r2, [r7, #6]
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	b298      	uxth	r0, r3
 8006526:	89fa      	ldrh	r2, [r7, #14]
 8006528:	88bb      	ldrh	r3, [r7, #4]
 800652a:	4413      	add	r3, r2
 800652c:	b299      	uxth	r1, r3
 800652e:	883a      	ldrh	r2, [r7, #0]
 8006530:	2301      	movs	r3, #1
 8006532:	9300      	str	r3, [sp, #0]
 8006534:	2301      	movs	r3, #1
 8006536:	f7ff fdc9 	bl	80060cc <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//4
 800653a:	893b      	ldrh	r3, [r7, #8]
 800653c:	88fa      	ldrh	r2, [r7, #6]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	b298      	uxth	r0, r3
 8006542:	89fb      	ldrh	r3, [r7, #14]
 8006544:	88ba      	ldrh	r2, [r7, #4]
 8006546:	1ad3      	subs	r3, r2, r3
 8006548:	b299      	uxth	r1, r3
 800654a:	883a      	ldrh	r2, [r7, #0]
 800654c:	2301      	movs	r3, #1
 800654e:	9300      	str	r3, [sp, #0]
 8006550:	2301      	movs	r3, #1
 8006552:	f7ff fdbb 	bl	80060cc <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//5
 8006556:	89fb      	ldrh	r3, [r7, #14]
 8006558:	88fa      	ldrh	r2, [r7, #6]
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	b298      	uxth	r0, r3
 800655e:	893b      	ldrh	r3, [r7, #8]
 8006560:	88ba      	ldrh	r2, [r7, #4]
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	b299      	uxth	r1, r3
 8006566:	883a      	ldrh	r2, [r7, #0]
 8006568:	2301      	movs	r3, #1
 800656a:	9300      	str	r3, [sp, #0]
 800656c:	2301      	movs	r3, #1
 800656e:	f7ff fdad 	bl	80060cc <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//6
 8006572:	89fa      	ldrh	r2, [r7, #14]
 8006574:	88fb      	ldrh	r3, [r7, #6]
 8006576:	4413      	add	r3, r2
 8006578:	b298      	uxth	r0, r3
 800657a:	893b      	ldrh	r3, [r7, #8]
 800657c:	88ba      	ldrh	r2, [r7, #4]
 800657e:	1ad3      	subs	r3, r2, r3
 8006580:	b299      	uxth	r1, r3
 8006582:	883a      	ldrh	r2, [r7, #0]
 8006584:	2301      	movs	r3, #1
 8006586:	9300      	str	r3, [sp, #0]
 8006588:	2301      	movs	r3, #1
 800658a:	f7ff fd9f 	bl	80060cc <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//7
 800658e:	893a      	ldrh	r2, [r7, #8]
 8006590:	88fb      	ldrh	r3, [r7, #6]
 8006592:	4413      	add	r3, r2
 8006594:	b298      	uxth	r0, r3
 8006596:	89fb      	ldrh	r3, [r7, #14]
 8006598:	88ba      	ldrh	r2, [r7, #4]
 800659a:	1ad3      	subs	r3, r2, r3
 800659c:	b299      	uxth	r1, r3
 800659e:	883a      	ldrh	r2, [r7, #0]
 80065a0:	2301      	movs	r3, #1
 80065a2:	9300      	str	r3, [sp, #0]
 80065a4:	2301      	movs	r3, #1
 80065a6:	f7ff fd91 	bl	80060cc <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);
 80065aa:	893a      	ldrh	r2, [r7, #8]
 80065ac:	88fb      	ldrh	r3, [r7, #6]
 80065ae:	4413      	add	r3, r2
 80065b0:	b298      	uxth	r0, r3
 80065b2:	89fa      	ldrh	r2, [r7, #14]
 80065b4:	88bb      	ldrh	r3, [r7, #4]
 80065b6:	4413      	add	r3, r2
 80065b8:	b299      	uxth	r1, r3
 80065ba:	883a      	ldrh	r2, [r7, #0]
 80065bc:	2301      	movs	r3, #1
 80065be:	9300      	str	r3, [sp, #0]
 80065c0:	2301      	movs	r3, #1
 80065c2:	f7ff fd83 	bl	80060cc <Paint_DrawPoint>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 80065c6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	3301      	adds	r3, #1
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	813b      	strh	r3, [r7, #8]
 80065d2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80065d6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80065da:	429a      	cmp	r2, r3
 80065dc:	dd83      	ble.n	80064e6 <Paint_DrawCircle+0x62>
            }
            if (Esp < 0 )
 80065de:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	da09      	bge.n	80065fa <Paint_DrawCircle+0x176>
                Esp += 4 * XCurrent + 6;
 80065e6:	89fb      	ldrh	r3, [r7, #14]
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	897b      	ldrh	r3, [r7, #10]
 80065ee:	4413      	add	r3, r2
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	3306      	adds	r3, #6
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	817b      	strh	r3, [r7, #10]
 80065f8:	e013      	b.n	8006622 <Paint_DrawCircle+0x19e>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 80065fa:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80065fe:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006602:	1ad3      	subs	r3, r2, r3
 8006604:	b29b      	uxth	r3, r3
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	b29a      	uxth	r2, r3
 800660a:	897b      	ldrh	r3, [r7, #10]
 800660c:	4413      	add	r3, r2
 800660e:	b29b      	uxth	r3, r3
 8006610:	330a      	adds	r3, #10
 8006612:	b29b      	uxth	r3, r3
 8006614:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 8006616:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800661a:	b29b      	uxth	r3, r3
 800661c:	3b01      	subs	r3, #1
 800661e:	b29b      	uxth	r3, r3
 8006620:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 8006622:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006626:	b29b      	uxth	r3, r3
 8006628:	3301      	adds	r3, #1
 800662a:	b29b      	uxth	r3, r3
 800662c:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) { //Realistic circles
 800662e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006632:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006636:	429a      	cmp	r2, r3
 8006638:	f77f af52 	ble.w	80064e0 <Paint_DrawCircle+0x5c>
 800663c:	e0ab      	b.n	8006796 <Paint_DrawCircle+0x312>
 800663e:	bf00      	nop
 8006640:	2000090c 	.word	0x2000090c
 8006644:	08015930 	.word	0x08015930
        }
    } else { //Draw a hollow circle
        while (XCurrent <= YCurrent ) {
            Paint_DrawPoint(X_Center + XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//1
 8006648:	89fa      	ldrh	r2, [r7, #14]
 800664a:	88fb      	ldrh	r3, [r7, #6]
 800664c:	4413      	add	r3, r2
 800664e:	b298      	uxth	r0, r3
 8006650:	89ba      	ldrh	r2, [r7, #12]
 8006652:	88bb      	ldrh	r3, [r7, #4]
 8006654:	4413      	add	r3, r2
 8006656:	b299      	uxth	r1, r3
 8006658:	f897 3020 	ldrb.w	r3, [r7, #32]
 800665c:	883a      	ldrh	r2, [r7, #0]
 800665e:	2401      	movs	r4, #1
 8006660:	9400      	str	r4, [sp, #0]
 8006662:	f7ff fd33 	bl	80060cc <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//2
 8006666:	89fb      	ldrh	r3, [r7, #14]
 8006668:	88fa      	ldrh	r2, [r7, #6]
 800666a:	1ad3      	subs	r3, r2, r3
 800666c:	b298      	uxth	r0, r3
 800666e:	89ba      	ldrh	r2, [r7, #12]
 8006670:	88bb      	ldrh	r3, [r7, #4]
 8006672:	4413      	add	r3, r2
 8006674:	b299      	uxth	r1, r3
 8006676:	f897 3020 	ldrb.w	r3, [r7, #32]
 800667a:	883a      	ldrh	r2, [r7, #0]
 800667c:	2401      	movs	r4, #1
 800667e:	9400      	str	r4, [sp, #0]
 8006680:	f7ff fd24 	bl	80060cc <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//3
 8006684:	89bb      	ldrh	r3, [r7, #12]
 8006686:	88fa      	ldrh	r2, [r7, #6]
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	b298      	uxth	r0, r3
 800668c:	89fa      	ldrh	r2, [r7, #14]
 800668e:	88bb      	ldrh	r3, [r7, #4]
 8006690:	4413      	add	r3, r2
 8006692:	b299      	uxth	r1, r3
 8006694:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006698:	883a      	ldrh	r2, [r7, #0]
 800669a:	2401      	movs	r4, #1
 800669c:	9400      	str	r4, [sp, #0]
 800669e:	f7ff fd15 	bl	80060cc <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//4
 80066a2:	89bb      	ldrh	r3, [r7, #12]
 80066a4:	88fa      	ldrh	r2, [r7, #6]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	b298      	uxth	r0, r3
 80066aa:	89fb      	ldrh	r3, [r7, #14]
 80066ac:	88ba      	ldrh	r2, [r7, #4]
 80066ae:	1ad3      	subs	r3, r2, r3
 80066b0:	b299      	uxth	r1, r3
 80066b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80066b6:	883a      	ldrh	r2, [r7, #0]
 80066b8:	2401      	movs	r4, #1
 80066ba:	9400      	str	r4, [sp, #0]
 80066bc:	f7ff fd06 	bl	80060cc <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//5
 80066c0:	89fb      	ldrh	r3, [r7, #14]
 80066c2:	88fa      	ldrh	r2, [r7, #6]
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	b298      	uxth	r0, r3
 80066c8:	89bb      	ldrh	r3, [r7, #12]
 80066ca:	88ba      	ldrh	r2, [r7, #4]
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	b299      	uxth	r1, r3
 80066d0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80066d4:	883a      	ldrh	r2, [r7, #0]
 80066d6:	2401      	movs	r4, #1
 80066d8:	9400      	str	r4, [sp, #0]
 80066da:	f7ff fcf7 	bl	80060cc <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//6
 80066de:	89fa      	ldrh	r2, [r7, #14]
 80066e0:	88fb      	ldrh	r3, [r7, #6]
 80066e2:	4413      	add	r3, r2
 80066e4:	b298      	uxth	r0, r3
 80066e6:	89bb      	ldrh	r3, [r7, #12]
 80066e8:	88ba      	ldrh	r2, [r7, #4]
 80066ea:	1ad3      	subs	r3, r2, r3
 80066ec:	b299      	uxth	r1, r3
 80066ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80066f2:	883a      	ldrh	r2, [r7, #0]
 80066f4:	2401      	movs	r4, #1
 80066f6:	9400      	str	r4, [sp, #0]
 80066f8:	f7ff fce8 	bl	80060cc <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//7
 80066fc:	89ba      	ldrh	r2, [r7, #12]
 80066fe:	88fb      	ldrh	r3, [r7, #6]
 8006700:	4413      	add	r3, r2
 8006702:	b298      	uxth	r0, r3
 8006704:	89fb      	ldrh	r3, [r7, #14]
 8006706:	88ba      	ldrh	r2, [r7, #4]
 8006708:	1ad3      	subs	r3, r2, r3
 800670a:	b299      	uxth	r1, r3
 800670c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006710:	883a      	ldrh	r2, [r7, #0]
 8006712:	2401      	movs	r4, #1
 8006714:	9400      	str	r4, [sp, #0]
 8006716:	f7ff fcd9 	bl	80060cc <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//0
 800671a:	89ba      	ldrh	r2, [r7, #12]
 800671c:	88fb      	ldrh	r3, [r7, #6]
 800671e:	4413      	add	r3, r2
 8006720:	b298      	uxth	r0, r3
 8006722:	89fa      	ldrh	r2, [r7, #14]
 8006724:	88bb      	ldrh	r3, [r7, #4]
 8006726:	4413      	add	r3, r2
 8006728:	b299      	uxth	r1, r3
 800672a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800672e:	883a      	ldrh	r2, [r7, #0]
 8006730:	2401      	movs	r4, #1
 8006732:	9400      	str	r4, [sp, #0]
 8006734:	f7ff fcca 	bl	80060cc <Paint_DrawPoint>

            if (Esp < 0 )
 8006738:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800673c:	2b00      	cmp	r3, #0
 800673e:	da09      	bge.n	8006754 <Paint_DrawCircle+0x2d0>
                Esp += 4 * XCurrent + 6;
 8006740:	89fb      	ldrh	r3, [r7, #14]
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	b29a      	uxth	r2, r3
 8006746:	897b      	ldrh	r3, [r7, #10]
 8006748:	4413      	add	r3, r2
 800674a:	b29b      	uxth	r3, r3
 800674c:	3306      	adds	r3, #6
 800674e:	b29b      	uxth	r3, r3
 8006750:	817b      	strh	r3, [r7, #10]
 8006752:	e013      	b.n	800677c <Paint_DrawCircle+0x2f8>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 8006754:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006758:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800675c:	1ad3      	subs	r3, r2, r3
 800675e:	b29b      	uxth	r3, r3
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	b29a      	uxth	r2, r3
 8006764:	897b      	ldrh	r3, [r7, #10]
 8006766:	4413      	add	r3, r2
 8006768:	b29b      	uxth	r3, r3
 800676a:	330a      	adds	r3, #10
 800676c:	b29b      	uxth	r3, r3
 800676e:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 8006770:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006774:	b29b      	uxth	r3, r3
 8006776:	3b01      	subs	r3, #1
 8006778:	b29b      	uxth	r3, r3
 800677a:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 800677c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006780:	b29b      	uxth	r3, r3
 8006782:	3301      	adds	r3, #1
 8006784:	b29b      	uxth	r3, r3
 8006786:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) {
 8006788:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800678c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006790:	429a      	cmp	r2, r3
 8006792:	f77f af59 	ble.w	8006648 <Paint_DrawCircle+0x1c4>
        }
    }
}
 8006796:	3714      	adds	r7, #20
 8006798:	46bd      	mov	sp, r7
 800679a:	bd90      	pop	{r4, r7, pc}

0800679c <Paint_DrawChar>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sEpdFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b088      	sub	sp, #32
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	607b      	str	r3, [r7, #4]
 80067a4:	4603      	mov	r3, r0
 80067a6:	81fb      	strh	r3, [r7, #14]
 80067a8:	460b      	mov	r3, r1
 80067aa:	81bb      	strh	r3, [r7, #12]
 80067ac:	4613      	mov	r3, r2
 80067ae:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 80067b0:	4b4c      	ldr	r3, [pc, #304]	@ (80068e4 <Paint_DrawChar+0x148>)
 80067b2:	889b      	ldrh	r3, [r3, #4]
 80067b4:	89fa      	ldrh	r2, [r7, #14]
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d804      	bhi.n	80067c4 <Paint_DrawChar+0x28>
 80067ba:	4b4a      	ldr	r3, [pc, #296]	@ (80068e4 <Paint_DrawChar+0x148>)
 80067bc:	88db      	ldrh	r3, [r3, #6]
 80067be:	89ba      	ldrh	r2, [r7, #12]
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d903      	bls.n	80067cc <Paint_DrawChar+0x30>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 80067c4:	4848      	ldr	r0, [pc, #288]	@ (80068e8 <Paint_DrawChar+0x14c>)
 80067c6:	f00b fbab 	bl	8011f20 <puts>
        return;
 80067ca:	e087      	b.n	80068dc <Paint_DrawChar+0x140>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 80067cc:	7afb      	ldrb	r3, [r7, #11]
 80067ce:	3b20      	subs	r3, #32
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	88d2      	ldrh	r2, [r2, #6]
 80067d4:	fb02 f303 	mul.w	r3, r2, r3
 80067d8:	687a      	ldr	r2, [r7, #4]
 80067da:	8892      	ldrh	r2, [r2, #4]
 80067dc:	08d2      	lsrs	r2, r2, #3
 80067de:	b292      	uxth	r2, r2
 80067e0:	4611      	mov	r1, r2
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	8892      	ldrh	r2, [r2, #4]
 80067e6:	f002 0207 	and.w	r2, r2, #7
 80067ea:	b292      	uxth	r2, r2
 80067ec:	2a00      	cmp	r2, #0
 80067ee:	bf14      	ite	ne
 80067f0:	2201      	movne	r2, #1
 80067f2:	2200      	moveq	r2, #0
 80067f4:	b2d2      	uxtb	r2, r2
 80067f6:	440a      	add	r2, r1
 80067f8:	fb02 f303 	mul.w	r3, r2, r3
 80067fc:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	4413      	add	r3, r2
 8006806:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 8006808:	2300      	movs	r3, #0
 800680a:	83fb      	strh	r3, [r7, #30]
 800680c:	e061      	b.n	80068d2 <Paint_DrawChar+0x136>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 800680e:	2300      	movs	r3, #0
 8006810:	83bb      	strh	r3, [r7, #28]
 8006812:	e04c      	b.n	80068ae <Paint_DrawChar+0x112>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8006814:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006816:	2bff      	cmp	r3, #255	@ 0xff
 8006818:	d118      	bne.n	800684c <Paint_DrawChar+0xb0>
                if (*ptr & (0x80 >> (Column % 8)))
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	4619      	mov	r1, r3
 8006820:	8bbb      	ldrh	r3, [r7, #28]
 8006822:	f003 0307 	and.w	r3, r3, #7
 8006826:	2280      	movs	r2, #128	@ 0x80
 8006828:	fa42 f303 	asr.w	r3, r2, r3
 800682c:	400b      	ands	r3, r1
 800682e:	2b00      	cmp	r3, #0
 8006830:	d031      	beq.n	8006896 <Paint_DrawChar+0xfa>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8006832:	89fa      	ldrh	r2, [r7, #14]
 8006834:	8bbb      	ldrh	r3, [r7, #28]
 8006836:	4413      	add	r3, r2
 8006838:	b298      	uxth	r0, r3
 800683a:	89ba      	ldrh	r2, [r7, #12]
 800683c:	8bfb      	ldrh	r3, [r7, #30]
 800683e:	4413      	add	r3, r2
 8006840:	b29b      	uxth	r3, r3
 8006842:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006844:	4619      	mov	r1, r3
 8006846:	f7ff fa27 	bl	8005c98 <Paint_SetPixel>
 800684a:	e024      	b.n	8006896 <Paint_DrawChar+0xfa>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	781b      	ldrb	r3, [r3, #0]
 8006850:	4619      	mov	r1, r3
 8006852:	8bbb      	ldrh	r3, [r7, #28]
 8006854:	f003 0307 	and.w	r3, r3, #7
 8006858:	2280      	movs	r2, #128	@ 0x80
 800685a:	fa42 f303 	asr.w	r3, r2, r3
 800685e:	400b      	ands	r3, r1
 8006860:	2b00      	cmp	r3, #0
 8006862:	d00c      	beq.n	800687e <Paint_DrawChar+0xe2>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8006864:	89fa      	ldrh	r2, [r7, #14]
 8006866:	8bbb      	ldrh	r3, [r7, #28]
 8006868:	4413      	add	r3, r2
 800686a:	b298      	uxth	r0, r3
 800686c:	89ba      	ldrh	r2, [r7, #12]
 800686e:	8bfb      	ldrh	r3, [r7, #30]
 8006870:	4413      	add	r3, r2
 8006872:	b29b      	uxth	r3, r3
 8006874:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006876:	4619      	mov	r1, r3
 8006878:	f7ff fa0e 	bl	8005c98 <Paint_SetPixel>
 800687c:	e00b      	b.n	8006896 <Paint_DrawChar+0xfa>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 800687e:	89fa      	ldrh	r2, [r7, #14]
 8006880:	8bbb      	ldrh	r3, [r7, #28]
 8006882:	4413      	add	r3, r2
 8006884:	b298      	uxth	r0, r3
 8006886:	89ba      	ldrh	r2, [r7, #12]
 8006888:	8bfb      	ldrh	r3, [r7, #30]
 800688a:	4413      	add	r3, r2
 800688c:	b29b      	uxth	r3, r3
 800688e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8006890:	4619      	mov	r1, r3
 8006892:	f7ff fa01 	bl	8005c98 <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 8006896:	8bbb      	ldrh	r3, [r7, #28]
 8006898:	f003 0307 	and.w	r3, r3, #7
 800689c:	b29b      	uxth	r3, r3
 800689e:	2b07      	cmp	r3, #7
 80068a0:	d102      	bne.n	80068a8 <Paint_DrawChar+0x10c>
                ptr++;
 80068a2:	69bb      	ldr	r3, [r7, #24]
 80068a4:	3301      	adds	r3, #1
 80068a6:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 80068a8:	8bbb      	ldrh	r3, [r7, #28]
 80068aa:	3301      	adds	r3, #1
 80068ac:	83bb      	strh	r3, [r7, #28]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	889b      	ldrh	r3, [r3, #4]
 80068b2:	8bba      	ldrh	r2, [r7, #28]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d3ad      	bcc.n	8006814 <Paint_DrawChar+0x78>
        }// Write a line
        if (Font->Width % 8 != 0)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	889b      	ldrh	r3, [r3, #4]
 80068bc:	f003 0307 	and.w	r3, r3, #7
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d002      	beq.n	80068cc <Paint_DrawChar+0x130>
            ptr++;
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	3301      	adds	r3, #1
 80068ca:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 80068cc:	8bfb      	ldrh	r3, [r7, #30]
 80068ce:	3301      	adds	r3, #1
 80068d0:	83fb      	strh	r3, [r7, #30]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	88db      	ldrh	r3, [r3, #6]
 80068d6:	8bfa      	ldrh	r2, [r7, #30]
 80068d8:	429a      	cmp	r2, r3
 80068da:	d398      	bcc.n	800680e <Paint_DrawChar+0x72>
    }// Write all
}
 80068dc:	3720      	adds	r7, #32
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	bf00      	nop
 80068e4:	2000090c 	.word	0x2000090c
 80068e8:	08015970 	.word	0x08015970

080068ec <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sEpdFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b088      	sub	sp, #32
 80068f0:	af02      	add	r7, sp, #8
 80068f2:	60ba      	str	r2, [r7, #8]
 80068f4:	607b      	str	r3, [r7, #4]
 80068f6:	4603      	mov	r3, r0
 80068f8:	81fb      	strh	r3, [r7, #14]
 80068fa:	460b      	mov	r3, r1
 80068fc:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 80068fe:	89fb      	ldrh	r3, [r7, #14]
 8006900:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 8006902:	89bb      	ldrh	r3, [r7, #12]
 8006904:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 8006906:	4b21      	ldr	r3, [pc, #132]	@ (800698c <Paint_DrawString_EN+0xa0>)
 8006908:	889b      	ldrh	r3, [r3, #4]
 800690a:	89fa      	ldrh	r2, [r7, #14]
 800690c:	429a      	cmp	r2, r3
 800690e:	d804      	bhi.n	800691a <Paint_DrawString_EN+0x2e>
 8006910:	4b1e      	ldr	r3, [pc, #120]	@ (800698c <Paint_DrawString_EN+0xa0>)
 8006912:	88db      	ldrh	r3, [r3, #6]
 8006914:	89ba      	ldrh	r2, [r7, #12]
 8006916:	429a      	cmp	r2, r3
 8006918:	d931      	bls.n	800697e <Paint_DrawString_EN+0x92>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 800691a:	481d      	ldr	r0, [pc, #116]	@ (8006990 <Paint_DrawString_EN+0xa4>)
 800691c:	f00b fb00 	bl	8011f20 <puts>
        return;
 8006920:	e031      	b.n	8006986 <Paint_DrawString_EN+0x9a>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 8006922:	8afb      	ldrh	r3, [r7, #22]
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	8892      	ldrh	r2, [r2, #4]
 8006928:	4413      	add	r3, r2
 800692a:	4a18      	ldr	r2, [pc, #96]	@ (800698c <Paint_DrawString_EN+0xa0>)
 800692c:	8892      	ldrh	r2, [r2, #4]
 800692e:	4293      	cmp	r3, r2
 8006930:	dd06      	ble.n	8006940 <Paint_DrawString_EN+0x54>
            Xpoint = Xstart;
 8006932:	89fb      	ldrh	r3, [r7, #14]
 8006934:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	88da      	ldrh	r2, [r3, #6]
 800693a:	8abb      	ldrh	r3, [r7, #20]
 800693c:	4413      	add	r3, r2
 800693e:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 8006940:	8abb      	ldrh	r3, [r7, #20]
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	88d2      	ldrh	r2, [r2, #6]
 8006946:	4413      	add	r3, r2
 8006948:	4a10      	ldr	r2, [pc, #64]	@ (800698c <Paint_DrawString_EN+0xa0>)
 800694a:	88d2      	ldrh	r2, [r2, #6]
 800694c:	4293      	cmp	r3, r2
 800694e:	dd03      	ble.n	8006958 <Paint_DrawString_EN+0x6c>
            Xpoint = Xstart;
 8006950:	89fb      	ldrh	r3, [r7, #14]
 8006952:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 8006954:	89bb      	ldrh	r3, [r7, #12]
 8006956:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	781a      	ldrb	r2, [r3, #0]
 800695c:	8ab9      	ldrh	r1, [r7, #20]
 800695e:	8af8      	ldrh	r0, [r7, #22]
 8006960:	8c3b      	ldrh	r3, [r7, #32]
 8006962:	9301      	str	r3, [sp, #4]
 8006964:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006966:	9300      	str	r3, [sp, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f7ff ff17 	bl	800679c <Paint_DrawChar>

        //The next character of the address
        pString ++;
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	3301      	adds	r3, #1
 8006972:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	889a      	ldrh	r2, [r3, #4]
 8006978:	8afb      	ldrh	r3, [r7, #22]
 800697a:	4413      	add	r3, r2
 800697c:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	781b      	ldrb	r3, [r3, #0]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d1cd      	bne.n	8006922 <Paint_DrawString_EN+0x36>
    }
}
 8006986:	3718      	adds	r7, #24
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}
 800698c:	2000090c 	.word	0x2000090c
 8006990:	080159b0 	.word	0x080159b0

08006994 <Paint_DrawString_CN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_CN(UWORD Xstart, UWORD Ystart, const char * pString, cFONT* font,
                        UWORD Color_Foreground, UWORD Color_Background)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b08c      	sub	sp, #48	@ 0x30
 8006998:	af00      	add	r7, sp, #0
 800699a:	60ba      	str	r2, [r7, #8]
 800699c:	607b      	str	r3, [r7, #4]
 800699e:	4603      	mov	r3, r0
 80069a0:	81fb      	strh	r3, [r7, #14]
 80069a2:	460b      	mov	r3, r1
 80069a4:	81bb      	strh	r3, [r7, #12]
    const char* p_text = pString;
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int x = Xstart, y = Ystart;
 80069aa:	89fb      	ldrh	r3, [r7, #14]
 80069ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069ae:	89bb      	ldrh	r3, [r7, #12]
 80069b0:	613b      	str	r3, [r7, #16]
    int i, j,Num;

    /* Send the string character by character on EPD */
    while (*p_text != 0) {
 80069b2:	e166      	b.n	8006c82 <Paint_DrawString_CN+0x2ee>
        if(*p_text <= 0x7F) {  //ASCII < 126
 80069b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	b25b      	sxtb	r3, r3
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	f2c0 80aa 	blt.w	8006b14 <Paint_DrawString_CN+0x180>
            for(Num = 0; Num < font->size; Num++) {
 80069c0:	2300      	movs	r3, #0
 80069c2:	61fb      	str	r3, [r7, #28]
 80069c4:	e095      	b.n	8006af2 <Paint_DrawString_CN+0x15e>
                if(*p_text== font->table[Num].index[0]) {
 80069c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069c8:	781a      	ldrb	r2, [r3, #0]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6819      	ldr	r1, [r3, #0]
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	20a6      	movs	r0, #166	@ 0xa6
 80069d2:	fb00 f303 	mul.w	r3, r0, r3
 80069d6:	440b      	add	r3, r1
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	429a      	cmp	r2, r3
 80069dc:	f040 8086 	bne.w	8006aec <Paint_DrawString_CN+0x158>
                    const char* ptr = &font->table[Num].matrix[0];
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	69fb      	ldr	r3, [r7, #28]
 80069e6:	21a6      	movs	r1, #166	@ 0xa6
 80069e8:	fb01 f303 	mul.w	r3, r1, r3
 80069ec:	4413      	add	r3, r2
 80069ee:	3302      	adds	r3, #2
 80069f0:	61bb      	str	r3, [r7, #24]

                    for (j = 0; j < font->Height; j++) {
 80069f2:	2300      	movs	r3, #0
 80069f4:	623b      	str	r3, [r7, #32]
 80069f6:	e072      	b.n	8006ade <Paint_DrawString_CN+0x14a>
                        for (i = 0; i < font->Width; i++) {
 80069f8:	2300      	movs	r3, #0
 80069fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80069fc:	e05c      	b.n	8006ab8 <Paint_DrawString_CN+0x124>
                            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 80069fe:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006a00:	2bff      	cmp	r3, #255	@ 0xff
 8006a02:	d11c      	bne.n	8006a3e <Paint_DrawString_CN+0xaa>
                                if (*ptr & (0x80 >> (i % 8))) {
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	4619      	mov	r1, r3
 8006a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a0c:	f003 0307 	and.w	r3, r3, #7
 8006a10:	2280      	movs	r2, #128	@ 0x80
 8006a12:	fa42 f303 	asr.w	r3, r2, r3
 8006a16:	400b      	ands	r3, r1
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d03d      	beq.n	8006a98 <Paint_DrawString_CN+0x104>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a1e:	b29a      	uxth	r2, r3
 8006a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	4413      	add	r3, r2
 8006a26:	b298      	uxth	r0, r3
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	b29a      	uxth	r2, r3
 8006a2c:	6a3b      	ldr	r3, [r7, #32]
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	4413      	add	r3, r2
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006a36:	4619      	mov	r1, r3
 8006a38:	f7ff f92e 	bl	8005c98 <Paint_SetPixel>
 8006a3c:	e02c      	b.n	8006a98 <Paint_DrawString_CN+0x104>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            } else {
                                if (*ptr & (0x80 >> (i % 8))) {
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	4619      	mov	r1, r3
 8006a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a46:	f003 0307 	and.w	r3, r3, #7
 8006a4a:	2280      	movs	r2, #128	@ 0x80
 8006a4c:	fa42 f303 	asr.w	r3, r2, r3
 8006a50:	400b      	ands	r3, r1
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d010      	beq.n	8006a78 <Paint_DrawString_CN+0xe4>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a58:	b29a      	uxth	r2, r3
 8006a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	4413      	add	r3, r2
 8006a60:	b298      	uxth	r0, r3
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	b29a      	uxth	r2, r3
 8006a66:	6a3b      	ldr	r3, [r7, #32]
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	4413      	add	r3, r2
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006a70:	4619      	mov	r1, r3
 8006a72:	f7ff f911 	bl	8005c98 <Paint_SetPixel>
 8006a76:	e00f      	b.n	8006a98 <Paint_DrawString_CN+0x104>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                } else {
                                    Paint_SetPixel(x + i, y + j, Color_Background);
 8006a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a7a:	b29a      	uxth	r2, r3
 8006a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	4413      	add	r3, r2
 8006a82:	b298      	uxth	r0, r3
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	6a3b      	ldr	r3, [r7, #32]
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	4413      	add	r3, r2
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8006a92:	4619      	mov	r1, r3
 8006a94:	f7ff f900 	bl	8005c98 <Paint_SetPixel>
                                    // Paint_DrawPoint(x + i, y + j, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            }
                            if (i % 8 == 7) {
 8006a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9a:	425a      	negs	r2, r3
 8006a9c:	f003 0307 	and.w	r3, r3, #7
 8006aa0:	f002 0207 	and.w	r2, r2, #7
 8006aa4:	bf58      	it	pl
 8006aa6:	4253      	negpl	r3, r2
 8006aa8:	2b07      	cmp	r3, #7
 8006aaa:	d102      	bne.n	8006ab2 <Paint_DrawString_CN+0x11e>
                                ptr++;
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	3301      	adds	r3, #1
 8006ab0:	61bb      	str	r3, [r7, #24]
                        for (i = 0; i < font->Width; i++) {
 8006ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab4:	3301      	adds	r3, #1
 8006ab6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	891b      	ldrh	r3, [r3, #8]
 8006abc:	461a      	mov	r2, r3
 8006abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	db9c      	blt.n	80069fe <Paint_DrawString_CN+0x6a>
                            }
                        }
                        if (font->Width % 8 != 0) {
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	891b      	ldrh	r3, [r3, #8]
 8006ac8:	f003 0307 	and.w	r3, r3, #7
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d002      	beq.n	8006ad8 <Paint_DrawString_CN+0x144>
                            ptr++;
 8006ad2:	69bb      	ldr	r3, [r7, #24]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	61bb      	str	r3, [r7, #24]
                    for (j = 0; j < font->Height; j++) {
 8006ad8:	6a3b      	ldr	r3, [r7, #32]
 8006ada:	3301      	adds	r3, #1
 8006adc:	623b      	str	r3, [r7, #32]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	895b      	ldrh	r3, [r3, #10]
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	6a3b      	ldr	r3, [r7, #32]
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	db86      	blt.n	80069f8 <Paint_DrawString_CN+0x64>
                        }
                    }
                    break;
 8006aea:	e009      	b.n	8006b00 <Paint_DrawString_CN+0x16c>
            for(Num = 0; Num < font->size; Num++) {
 8006aec:	69fb      	ldr	r3, [r7, #28]
 8006aee:	3301      	adds	r3, #1
 8006af0:	61fb      	str	r3, [r7, #28]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	889b      	ldrh	r3, [r3, #4]
 8006af6:	461a      	mov	r2, r3
 8006af8:	69fb      	ldr	r3, [r7, #28]
 8006afa:	4293      	cmp	r3, r2
 8006afc:	f6ff af63 	blt.w	80069c6 <Paint_DrawString_CN+0x32>
                }
            }
            /* Point on the next character */
            p_text += 1;
 8006b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b02:	3301      	adds	r3, #1
 8006b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Decrement the column position by 16 */
            x += font->ASCII_Width;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	88db      	ldrh	r3, [r3, #6]
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b0e:	4413      	add	r3, r2
 8006b10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b12:	e0b6      	b.n	8006c82 <Paint_DrawString_CN+0x2ee>
        } else {        //Chinese
            for(Num = 0; Num < font->size; Num++) {
 8006b14:	2300      	movs	r3, #0
 8006b16:	61fb      	str	r3, [r7, #28]
 8006b18:	e0a3      	b.n	8006c62 <Paint_DrawString_CN+0x2ce>
                if((*p_text== font->table[Num].index[0]) && (*(p_text+1) == font->table[Num].index[1])) {
 8006b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b1c:	781a      	ldrb	r2, [r3, #0]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6819      	ldr	r1, [r3, #0]
 8006b22:	69fb      	ldr	r3, [r7, #28]
 8006b24:	20a6      	movs	r0, #166	@ 0xa6
 8006b26:	fb00 f303 	mul.w	r3, r0, r3
 8006b2a:	440b      	add	r3, r1
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	f040 8094 	bne.w	8006c5c <Paint_DrawString_CN+0x2c8>
 8006b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b36:	3301      	adds	r3, #1
 8006b38:	781a      	ldrb	r2, [r3, #0]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6819      	ldr	r1, [r3, #0]
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	20a6      	movs	r0, #166	@ 0xa6
 8006b42:	fb00 f303 	mul.w	r3, r0, r3
 8006b46:	440b      	add	r3, r1
 8006b48:	785b      	ldrb	r3, [r3, #1]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	f040 8086 	bne.w	8006c5c <Paint_DrawString_CN+0x2c8>
                    const char* ptr = &font->table[Num].matrix[0];
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	21a6      	movs	r1, #166	@ 0xa6
 8006b58:	fb01 f303 	mul.w	r3, r1, r3
 8006b5c:	4413      	add	r3, r2
 8006b5e:	3302      	adds	r3, #2
 8006b60:	617b      	str	r3, [r7, #20]

                    for (j = 0; j < font->Height; j++) {
 8006b62:	2300      	movs	r3, #0
 8006b64:	623b      	str	r3, [r7, #32]
 8006b66:	e072      	b.n	8006c4e <Paint_DrawString_CN+0x2ba>
                        for (i = 0; i < font->Width; i++) {
 8006b68:	2300      	movs	r3, #0
 8006b6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b6c:	e05c      	b.n	8006c28 <Paint_DrawString_CN+0x294>
                            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8006b6e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006b70:	2bff      	cmp	r3, #255	@ 0xff
 8006b72:	d11c      	bne.n	8006bae <Paint_DrawString_CN+0x21a>
                                if (*ptr & (0x80 >> (i % 8))) {
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	781b      	ldrb	r3, [r3, #0]
 8006b78:	4619      	mov	r1, r3
 8006b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7c:	f003 0307 	and.w	r3, r3, #7
 8006b80:	2280      	movs	r2, #128	@ 0x80
 8006b82:	fa42 f303 	asr.w	r3, r2, r3
 8006b86:	400b      	ands	r3, r1
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d03d      	beq.n	8006c08 <Paint_DrawString_CN+0x274>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b8e:	b29a      	uxth	r2, r3
 8006b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	4413      	add	r3, r2
 8006b96:	b298      	uxth	r0, r3
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	b29a      	uxth	r2, r3
 8006b9c:	6a3b      	ldr	r3, [r7, #32]
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	4413      	add	r3, r2
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006ba6:	4619      	mov	r1, r3
 8006ba8:	f7ff f876 	bl	8005c98 <Paint_SetPixel>
 8006bac:	e02c      	b.n	8006c08 <Paint_DrawString_CN+0x274>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            } else {
                                if (*ptr & (0x80 >> (i % 8))) {
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	4619      	mov	r1, r3
 8006bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb6:	f003 0307 	and.w	r3, r3, #7
 8006bba:	2280      	movs	r2, #128	@ 0x80
 8006bbc:	fa42 f303 	asr.w	r3, r2, r3
 8006bc0:	400b      	ands	r3, r1
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d010      	beq.n	8006be8 <Paint_DrawString_CN+0x254>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc8:	b29a      	uxth	r2, r3
 8006bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	4413      	add	r3, r2
 8006bd0:	b298      	uxth	r0, r3
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	b29a      	uxth	r2, r3
 8006bd6:	6a3b      	ldr	r3, [r7, #32]
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	4413      	add	r3, r2
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006be0:	4619      	mov	r1, r3
 8006be2:	f7ff f859 	bl	8005c98 <Paint_SetPixel>
 8006be6:	e00f      	b.n	8006c08 <Paint_DrawString_CN+0x274>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                } else {
                                    Paint_SetPixel(x + i, y + j, Color_Background);
 8006be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bea:	b29a      	uxth	r2, r3
 8006bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	4413      	add	r3, r2
 8006bf2:	b298      	uxth	r0, r3
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	b29a      	uxth	r2, r3
 8006bf8:	6a3b      	ldr	r3, [r7, #32]
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	4413      	add	r3, r2
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8006c02:	4619      	mov	r1, r3
 8006c04:	f7ff f848 	bl	8005c98 <Paint_SetPixel>
                                    // Paint_DrawPoint(x + i, y + j, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            }
                            if (i % 8 == 7) {
 8006c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0a:	425a      	negs	r2, r3
 8006c0c:	f003 0307 	and.w	r3, r3, #7
 8006c10:	f002 0207 	and.w	r2, r2, #7
 8006c14:	bf58      	it	pl
 8006c16:	4253      	negpl	r3, r2
 8006c18:	2b07      	cmp	r3, #7
 8006c1a:	d102      	bne.n	8006c22 <Paint_DrawString_CN+0x28e>
                                ptr++;
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	617b      	str	r3, [r7, #20]
                        for (i = 0; i < font->Width; i++) {
 8006c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c24:	3301      	adds	r3, #1
 8006c26:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	891b      	ldrh	r3, [r3, #8]
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c30:	4293      	cmp	r3, r2
 8006c32:	db9c      	blt.n	8006b6e <Paint_DrawString_CN+0x1da>
                            }
                        }
                        if (font->Width % 8 != 0) {
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	891b      	ldrh	r3, [r3, #8]
 8006c38:	f003 0307 	and.w	r3, r3, #7
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d002      	beq.n	8006c48 <Paint_DrawString_CN+0x2b4>
                            ptr++;
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	3301      	adds	r3, #1
 8006c46:	617b      	str	r3, [r7, #20]
                    for (j = 0; j < font->Height; j++) {
 8006c48:	6a3b      	ldr	r3, [r7, #32]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	623b      	str	r3, [r7, #32]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	895b      	ldrh	r3, [r3, #10]
 8006c52:	461a      	mov	r2, r3
 8006c54:	6a3b      	ldr	r3, [r7, #32]
 8006c56:	4293      	cmp	r3, r2
 8006c58:	db86      	blt.n	8006b68 <Paint_DrawString_CN+0x1d4>
                        }
                    }
                    break;
 8006c5a:	e009      	b.n	8006c70 <Paint_DrawString_CN+0x2dc>
            for(Num = 0; Num < font->size; Num++) {
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	3301      	adds	r3, #1
 8006c60:	61fb      	str	r3, [r7, #28]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	889b      	ldrh	r3, [r3, #4]
 8006c66:	461a      	mov	r2, r3
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	f6ff af55 	blt.w	8006b1a <Paint_DrawString_CN+0x186>
                }
            }
            /* Point on the next character */
            p_text += 2;
 8006c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c72:	3302      	adds	r3, #2
 8006c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Decrement the column position by 16 */
            x += font->Width;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	891b      	ldrh	r3, [r3, #8]
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c7e:	4413      	add	r3, r2
 8006c80:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (*p_text != 0) {
 8006c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c84:	781b      	ldrb	r3, [r3, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f47f ae94 	bne.w	80069b4 <Paint_DrawString_CN+0x20>
        }
    }
}
 8006c8c:	bf00      	nop
 8006c8e:	bf00      	nop
 8006c90:	3730      	adds	r7, #48	@ 0x30
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
	...

08006c98 <Paint_DrawNum>:
    Color_Background : Select the background color
******************************************************************************/
#define  ARRAY_LEN 255
void Paint_DrawNum(UWORD Xpoint, UWORD Ypoint, int32_t Nummber,
                   sEpdFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 8006c98:	b590      	push	{r4, r7, lr}
 8006c9a:	f5ad 7d09 	sub.w	sp, sp, #548	@ 0x224
 8006c9e:	af02      	add	r7, sp, #8
 8006ca0:	4604      	mov	r4, r0
 8006ca2:	4608      	mov	r0, r1
 8006ca4:	f507 7106 	add.w	r1, r7, #536	@ 0x218
 8006ca8:	f5a1 7104 	sub.w	r1, r1, #528	@ 0x210
 8006cac:	600a      	str	r2, [r1, #0]
 8006cae:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006cb2:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8006cb6:	6013      	str	r3, [r2, #0]
 8006cb8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006cbc:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 8006cc0:	4622      	mov	r2, r4
 8006cc2:	801a      	strh	r2, [r3, #0]
 8006cc4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006cc8:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8006ccc:	4602      	mov	r2, r0
 8006cce:	801a      	strh	r2, [r3, #0]

    int16_t Num_Bit = 0, Str_Bit = 0;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	f8a7 3214 	strh.w	r3, [r7, #532]	@ 0x214
    uint8_t Str_Array[ARRAY_LEN] = {0}, Num_Array[ARRAY_LEN] = {0};
 8006cdc:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006ce0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	601a      	str	r2, [r3, #0]
 8006ce8:	3304      	adds	r3, #4
 8006cea:	22fb      	movs	r2, #251	@ 0xfb
 8006cec:	2100      	movs	r1, #0
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f00b fa16 	bl	8012120 <memset>
 8006cf4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006cf8:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	601a      	str	r2, [r3, #0]
 8006d00:	3304      	adds	r3, #4
 8006d02:	22fb      	movs	r2, #251	@ 0xfb
 8006d04:	2100      	movs	r1, #0
 8006d06:	4618      	mov	r0, r3
 8006d08:	f00b fa0a 	bl	8012120 <memset>
    uint8_t *pStr = Str_Array;
 8006d0c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006d10:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8006d14:	4b46      	ldr	r3, [pc, #280]	@ (8006e30 <Paint_DrawNum+0x198>)
 8006d16:	889b      	ldrh	r3, [r3, #4]
 8006d18:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006d1c:	f2a2 220a 	subw	r2, r2, #522	@ 0x20a
 8006d20:	8812      	ldrh	r2, [r2, #0]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d808      	bhi.n	8006d38 <Paint_DrawNum+0xa0>
 8006d26:	4b42      	ldr	r3, [pc, #264]	@ (8006e30 <Paint_DrawNum+0x198>)
 8006d28:	88db      	ldrh	r3, [r3, #6]
 8006d2a:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006d2e:	f5a2 7203 	sub.w	r2, r2, #524	@ 0x20c
 8006d32:	8812      	ldrh	r2, [r2, #0]
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d903      	bls.n	8006d40 <Paint_DrawNum+0xa8>
        Debug("Paint_DisNum Input exceeds the normal display range\r\n");
 8006d38:	483e      	ldr	r0, [pc, #248]	@ (8006e34 <Paint_DrawNum+0x19c>)
 8006d3a:	f00b f8f1 	bl	8011f20 <puts>
 8006d3e:	e072      	b.n	8006e26 <Paint_DrawNum+0x18e>
        return;
    }

    //Converts a number to a string
    do {
        Num_Array[Num_Bit] = Nummber % 10 + '0';
 8006d40:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006d44:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	4b3b      	ldr	r3, [pc, #236]	@ (8006e38 <Paint_DrawNum+0x1a0>)
 8006d4c:	fb83 1302 	smull	r1, r3, r3, r2
 8006d50:	1099      	asrs	r1, r3, #2
 8006d52:	17d3      	asrs	r3, r2, #31
 8006d54:	1ac9      	subs	r1, r1, r3
 8006d56:	460b      	mov	r3, r1
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	440b      	add	r3, r1
 8006d5c:	005b      	lsls	r3, r3, #1
 8006d5e:	1ad1      	subs	r1, r2, r3
 8006d60:	b2ca      	uxtb	r2, r1
 8006d62:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006d66:	3230      	adds	r2, #48	@ 0x30
 8006d68:	b2d1      	uxtb	r1, r2
 8006d6a:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006d6e:	f5a2 7202 	sub.w	r2, r2, #520	@ 0x208
 8006d72:	54d1      	strb	r1, [r2, r3]
        Num_Bit++;
 8006d74:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
        Nummber /= 10;
 8006d82:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006d86:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 8006d8a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006d8e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4928      	ldr	r1, [pc, #160]	@ (8006e38 <Paint_DrawNum+0x1a0>)
 8006d96:	fb81 0103 	smull	r0, r1, r1, r3
 8006d9a:	1089      	asrs	r1, r1, #2
 8006d9c:	17db      	asrs	r3, r3, #31
 8006d9e:	1acb      	subs	r3, r1, r3
 8006da0:	6013      	str	r3, [r2, #0]
    } while(Nummber);
 8006da2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006da6:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1c7      	bne.n	8006d40 <Paint_DrawNum+0xa8>
    

    //The string is inverted
    while (Num_Bit > 0) {
 8006db0:	e01c      	b.n	8006dec <Paint_DrawNum+0x154>
        Str_Array[Str_Bit] = Num_Array[Num_Bit - 1];
 8006db2:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006db6:	1e5a      	subs	r2, r3, #1
 8006db8:	f9b7 3214 	ldrsh.w	r3, [r7, #532]	@ 0x214
 8006dbc:	f507 7106 	add.w	r1, r7, #536	@ 0x218
 8006dc0:	f5a1 7102 	sub.w	r1, r1, #520	@ 0x208
 8006dc4:	5c89      	ldrb	r1, [r1, r2]
 8006dc6:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006dca:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8006dce:	54d1      	strb	r1, [r2, r3]
        Str_Bit ++;
 8006dd0:	f9b7 3214 	ldrsh.w	r3, [r7, #532]	@ 0x214
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	f8a7 3214 	strh.w	r3, [r7, #532]	@ 0x214
        Num_Bit --;
 8006dde:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	3b01      	subs	r3, #1
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
    while (Num_Bit > 0) {
 8006dec:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	dcde      	bgt.n	8006db2 <Paint_DrawNum+0x11a>
    }

    //show
    Paint_DrawString_EN(Xpoint, Ypoint, (const char*)pStr, Font, Color_Background, Color_Foreground);
 8006df4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006df8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8006dfc:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006e00:	f5a2 7203 	sub.w	r2, r2, #524	@ 0x20c
 8006e04:	8811      	ldrh	r1, [r2, #0]
 8006e06:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006e0a:	f2a2 220a 	subw	r2, r2, #522	@ 0x20a
 8006e0e:	8810      	ldrh	r0, [r2, #0]
 8006e10:	f8b7 2228 	ldrh.w	r2, [r7, #552]	@ 0x228
 8006e14:	9201      	str	r2, [sp, #4]
 8006e16:	f8b7 222c 	ldrh.w	r2, [r7, #556]	@ 0x22c
 8006e1a:	9200      	str	r2, [sp, #0]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 8006e22:	f7ff fd63 	bl	80068ec <Paint_DrawString_EN>
}
 8006e26:	f507 7707 	add.w	r7, r7, #540	@ 0x21c
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd90      	pop	{r4, r7, pc}
 8006e2e:	bf00      	nop
 8006e30:	2000090c 	.word	0x2000090c
 8006e34:	080159f4 	.word	0x080159f4
 8006e38:	66666667 	.word	0x66666667

08006e3c <Paint_DrawTime>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawTime(UWORD Xstart, UWORD Ystart, PAINT_TIME *pTime, sEpdFONT* Font,
                    UWORD Color_Foreground, UWORD Color_Background)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b08a      	sub	sp, #40	@ 0x28
 8006e40:	af02      	add	r7, sp, #8
 8006e42:	60ba      	str	r2, [r7, #8]
 8006e44:	607b      	str	r3, [r7, #4]
 8006e46:	4603      	mov	r3, r0
 8006e48:	81fb      	strh	r3, [r7, #14]
 8006e4a:	460b      	mov	r3, r1
 8006e4c:	81bb      	strh	r3, [r7, #12]
    uint8_t value[10] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9'};
 8006e4e:	4a76      	ldr	r2, [pc, #472]	@ (8007028 <Paint_DrawTime+0x1ec>)
 8006e50:	f107 0314 	add.w	r3, r7, #20
 8006e54:	ca07      	ldmia	r2, {r0, r1, r2}
 8006e56:	c303      	stmia	r3!, {r0, r1}
 8006e58:	801a      	strh	r2, [r3, #0]

    UWORD Dx = Font->Width;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	889b      	ldrh	r3, [r3, #4]
 8006e5e:	83fb      	strh	r3, [r7, #30]

    //Write data into the cache
    Paint_DrawChar(Xstart                           , Ystart, value[pTime->Hour / 10], Font, Color_Background, Color_Foreground);
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	791b      	ldrb	r3, [r3, #4]
 8006e64:	4a71      	ldr	r2, [pc, #452]	@ (800702c <Paint_DrawTime+0x1f0>)
 8006e66:	fba2 2303 	umull	r2, r3, r2, r3
 8006e6a:	08db      	lsrs	r3, r3, #3
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	3320      	adds	r3, #32
 8006e70:	443b      	add	r3, r7
 8006e72:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006e76:	89b9      	ldrh	r1, [r7, #12]
 8006e78:	89f8      	ldrh	r0, [r7, #14]
 8006e7a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006e7c:	9301      	str	r3, [sp, #4]
 8006e7e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006e80:	9300      	str	r3, [sp, #0]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f7ff fc8a 	bl	800679c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx                      , Ystart, value[pTime->Hour % 10], Font, Color_Background, Color_Foreground);
 8006e88:	89fa      	ldrh	r2, [r7, #14]
 8006e8a:	8bfb      	ldrh	r3, [r7, #30]
 8006e8c:	4413      	add	r3, r2
 8006e8e:	b298      	uxth	r0, r3
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	791a      	ldrb	r2, [r3, #4]
 8006e94:	4b65      	ldr	r3, [pc, #404]	@ (800702c <Paint_DrawTime+0x1f0>)
 8006e96:	fba3 1302 	umull	r1, r3, r3, r2
 8006e9a:	08d9      	lsrs	r1, r3, #3
 8006e9c:	460b      	mov	r3, r1
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	440b      	add	r3, r1
 8006ea2:	005b      	lsls	r3, r3, #1
 8006ea4:	1ad3      	subs	r3, r2, r3
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	3320      	adds	r3, #32
 8006eaa:	443b      	add	r3, r7
 8006eac:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006eb0:	89b9      	ldrh	r1, [r7, #12]
 8006eb2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006eb4:	9301      	str	r3, [sp, #4]
 8006eb6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006eb8:	9300      	str	r3, [sp, #0]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f7ff fc6e 	bl	800679c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx  + Dx / 4 + Dx / 2   , Ystart, ':'                    , Font, Color_Background, Color_Foreground);
 8006ec0:	89fa      	ldrh	r2, [r7, #14]
 8006ec2:	8bfb      	ldrh	r3, [r7, #30]
 8006ec4:	4413      	add	r3, r2
 8006ec6:	b29a      	uxth	r2, r3
 8006ec8:	8bfb      	ldrh	r3, [r7, #30]
 8006eca:	089b      	lsrs	r3, r3, #2
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	4413      	add	r3, r2
 8006ed0:	b29a      	uxth	r2, r3
 8006ed2:	8bfb      	ldrh	r3, [r7, #30]
 8006ed4:	085b      	lsrs	r3, r3, #1
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	4413      	add	r3, r2
 8006eda:	b298      	uxth	r0, r3
 8006edc:	89b9      	ldrh	r1, [r7, #12]
 8006ede:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006ee0:	9301      	str	r3, [sp, #4]
 8006ee2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006ee4:	9300      	str	r3, [sp, #0]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	223a      	movs	r2, #58	@ 0x3a
 8006eea:	f7ff fc57 	bl	800679c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 2 + Dx / 2         , Ystart, value[pTime->Min / 10] , Font, Color_Background, Color_Foreground);
 8006eee:	8bfb      	ldrh	r3, [r7, #30]
 8006ef0:	005b      	lsls	r3, r3, #1
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	89fb      	ldrh	r3, [r7, #14]
 8006ef6:	4413      	add	r3, r2
 8006ef8:	b29a      	uxth	r2, r3
 8006efa:	8bfb      	ldrh	r3, [r7, #30]
 8006efc:	085b      	lsrs	r3, r3, #1
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	4413      	add	r3, r2
 8006f02:	b298      	uxth	r0, r3
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	795b      	ldrb	r3, [r3, #5]
 8006f08:	4a48      	ldr	r2, [pc, #288]	@ (800702c <Paint_DrawTime+0x1f0>)
 8006f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f0e:	08db      	lsrs	r3, r3, #3
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	3320      	adds	r3, #32
 8006f14:	443b      	add	r3, r7
 8006f16:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006f1a:	89b9      	ldrh	r1, [r7, #12]
 8006f1c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f1e:	9301      	str	r3, [sp, #4]
 8006f20:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006f22:	9300      	str	r3, [sp, #0]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f7ff fc39 	bl	800679c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 3 + Dx / 2         , Ystart, value[pTime->Min % 10] , Font, Color_Background, Color_Foreground);
 8006f2a:	8bfb      	ldrh	r3, [r7, #30]
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	0052      	lsls	r2, r2, #1
 8006f30:	4413      	add	r3, r2
 8006f32:	b29a      	uxth	r2, r3
 8006f34:	89fb      	ldrh	r3, [r7, #14]
 8006f36:	4413      	add	r3, r2
 8006f38:	b29a      	uxth	r2, r3
 8006f3a:	8bfb      	ldrh	r3, [r7, #30]
 8006f3c:	085b      	lsrs	r3, r3, #1
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	4413      	add	r3, r2
 8006f42:	b298      	uxth	r0, r3
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	795a      	ldrb	r2, [r3, #5]
 8006f48:	4b38      	ldr	r3, [pc, #224]	@ (800702c <Paint_DrawTime+0x1f0>)
 8006f4a:	fba3 1302 	umull	r1, r3, r3, r2
 8006f4e:	08d9      	lsrs	r1, r3, #3
 8006f50:	460b      	mov	r3, r1
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	440b      	add	r3, r1
 8006f56:	005b      	lsls	r3, r3, #1
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	b2db      	uxtb	r3, r3
 8006f5c:	3320      	adds	r3, #32
 8006f5e:	443b      	add	r3, r7
 8006f60:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006f64:	89b9      	ldrh	r1, [r7, #12]
 8006f66:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f68:	9301      	str	r3, [sp, #4]
 8006f6a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	f7ff fc14 	bl	800679c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 4 + Dx / 2 - Dx / 4, Ystart, ':'                    , Font, Color_Background, Color_Foreground);
 8006f74:	8bfb      	ldrh	r3, [r7, #30]
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	b29a      	uxth	r2, r3
 8006f7a:	89fb      	ldrh	r3, [r7, #14]
 8006f7c:	4413      	add	r3, r2
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	8bfb      	ldrh	r3, [r7, #30]
 8006f82:	085b      	lsrs	r3, r3, #1
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	4413      	add	r3, r2
 8006f88:	b29a      	uxth	r2, r3
 8006f8a:	8bfb      	ldrh	r3, [r7, #30]
 8006f8c:	089b      	lsrs	r3, r3, #2
 8006f8e:	b29b      	uxth	r3, r3
 8006f90:	1ad3      	subs	r3, r2, r3
 8006f92:	b298      	uxth	r0, r3
 8006f94:	89b9      	ldrh	r1, [r7, #12]
 8006f96:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f98:	9301      	str	r3, [sp, #4]
 8006f9a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006f9c:	9300      	str	r3, [sp, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	223a      	movs	r2, #58	@ 0x3a
 8006fa2:	f7ff fbfb 	bl	800679c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 5                  , Ystart, value[pTime->Sec / 10] , Font, Color_Background, Color_Foreground);
 8006fa6:	8bfb      	ldrh	r3, [r7, #30]
 8006fa8:	461a      	mov	r2, r3
 8006faa:	0092      	lsls	r2, r2, #2
 8006fac:	4413      	add	r3, r2
 8006fae:	b29a      	uxth	r2, r3
 8006fb0:	89fb      	ldrh	r3, [r7, #14]
 8006fb2:	4413      	add	r3, r2
 8006fb4:	b298      	uxth	r0, r3
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	799b      	ldrb	r3, [r3, #6]
 8006fba:	4a1c      	ldr	r2, [pc, #112]	@ (800702c <Paint_DrawTime+0x1f0>)
 8006fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8006fc0:	08db      	lsrs	r3, r3, #3
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	3320      	adds	r3, #32
 8006fc6:	443b      	add	r3, r7
 8006fc8:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006fcc:	89b9      	ldrh	r1, [r7, #12]
 8006fce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006fd0:	9301      	str	r3, [sp, #4]
 8006fd2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006fd4:	9300      	str	r3, [sp, #0]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f7ff fbe0 	bl	800679c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 6                  , Ystart, value[pTime->Sec % 10] , Font, Color_Background, Color_Foreground);
 8006fdc:	8bfb      	ldrh	r3, [r7, #30]
 8006fde:	461a      	mov	r2, r3
 8006fe0:	0052      	lsls	r2, r2, #1
 8006fe2:	4413      	add	r3, r2
 8006fe4:	005b      	lsls	r3, r3, #1
 8006fe6:	b29a      	uxth	r2, r3
 8006fe8:	89fb      	ldrh	r3, [r7, #14]
 8006fea:	4413      	add	r3, r2
 8006fec:	b298      	uxth	r0, r3
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	799a      	ldrb	r2, [r3, #6]
 8006ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800702c <Paint_DrawTime+0x1f0>)
 8006ff4:	fba3 1302 	umull	r1, r3, r3, r2
 8006ff8:	08d9      	lsrs	r1, r3, #3
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	009b      	lsls	r3, r3, #2
 8006ffe:	440b      	add	r3, r1
 8007000:	005b      	lsls	r3, r3, #1
 8007002:	1ad3      	subs	r3, r2, r3
 8007004:	b2db      	uxtb	r3, r3
 8007006:	3320      	adds	r3, #32
 8007008:	443b      	add	r3, r7
 800700a:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800700e:	89b9      	ldrh	r1, [r7, #12]
 8007010:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007012:	9301      	str	r3, [sp, #4]
 8007014:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007016:	9300      	str	r3, [sp, #0]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f7ff fbbf 	bl	800679c <Paint_DrawChar>
}
 800701e:	bf00      	nop
 8007020:	3720      	adds	r7, #32
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}
 8007026:	bf00      	nop
 8007028:	08015a30 	.word	0x08015a30
 800702c:	cccccccd 	.word	0xcccccccd

08007030 <Paint_DrawBitMap>:
info:
    Use a computer to convert the image into a corresponding array,
    and then embed the array directly into Imagedata.cpp as a .c file.
******************************************************************************/
void Paint_DrawBitMap(const unsigned char* image_buffer)
{
 8007030:	b480      	push	{r7}
 8007032:	b085      	sub	sp, #20
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
    UWORD x, y;
    UDOUBLE Addr = 0;
 8007038:	2300      	movs	r3, #0
 800703a:	60bb      	str	r3, [r7, #8]

    for (y = 0; y < Paint.HeightByte; y++) {
 800703c:	2300      	movs	r3, #0
 800703e:	81bb      	strh	r3, [r7, #12]
 8007040:	e01e      	b.n	8007080 <Paint_DrawBitMap+0x50>
        for (x = 0; x < Paint.WidthByte; x++) {//8 pixel =  1 byte
 8007042:	2300      	movs	r3, #0
 8007044:	81fb      	strh	r3, [r7, #14]
 8007046:	e013      	b.n	8007070 <Paint_DrawBitMap+0x40>
            Addr = x + y * Paint.WidthByte;
 8007048:	89fa      	ldrh	r2, [r7, #14]
 800704a:	89bb      	ldrh	r3, [r7, #12]
 800704c:	4912      	ldr	r1, [pc, #72]	@ (8007098 <Paint_DrawBitMap+0x68>)
 800704e:	8a49      	ldrh	r1, [r1, #18]
 8007050:	fb01 f303 	mul.w	r3, r1, r3
 8007054:	4413      	add	r3, r2
 8007056:	60bb      	str	r3, [r7, #8]
            Paint.Image[Addr] = (unsigned char)image_buffer[Addr];
 8007058:	687a      	ldr	r2, [r7, #4]
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	441a      	add	r2, r3
 800705e:	4b0e      	ldr	r3, [pc, #56]	@ (8007098 <Paint_DrawBitMap+0x68>)
 8007060:	6819      	ldr	r1, [r3, #0]
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	440b      	add	r3, r1
 8007066:	7812      	ldrb	r2, [r2, #0]
 8007068:	701a      	strb	r2, [r3, #0]
        for (x = 0; x < Paint.WidthByte; x++) {//8 pixel =  1 byte
 800706a:	89fb      	ldrh	r3, [r7, #14]
 800706c:	3301      	adds	r3, #1
 800706e:	81fb      	strh	r3, [r7, #14]
 8007070:	4b09      	ldr	r3, [pc, #36]	@ (8007098 <Paint_DrawBitMap+0x68>)
 8007072:	8a5b      	ldrh	r3, [r3, #18]
 8007074:	89fa      	ldrh	r2, [r7, #14]
 8007076:	429a      	cmp	r2, r3
 8007078:	d3e6      	bcc.n	8007048 <Paint_DrawBitMap+0x18>
    for (y = 0; y < Paint.HeightByte; y++) {
 800707a:	89bb      	ldrh	r3, [r7, #12]
 800707c:	3301      	adds	r3, #1
 800707e:	81bb      	strh	r3, [r7, #12]
 8007080:	4b05      	ldr	r3, [pc, #20]	@ (8007098 <Paint_DrawBitMap+0x68>)
 8007082:	8a9b      	ldrh	r3, [r3, #20]
 8007084:	89ba      	ldrh	r2, [r7, #12]
 8007086:	429a      	cmp	r2, r3
 8007088:	d3db      	bcc.n	8007042 <Paint_DrawBitMap+0x12>
        }
    }
}
 800708a:	bf00      	nop
 800708c:	bf00      	nop
 800708e:	3714      	adds	r7, #20
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr
 8007098:	2000090c 	.word	0x2000090c

0800709c <SSD1315_RegisterBusIO>:
  * @param  pObj Component object pointer.
  * @param  pIO  Component IO structure pointer.
  * @retval Component status.
  */
int32_t SSD1315_RegisterBusIO(SSD1315_Object_t *pObj, SSD1315_IO_t *pIO)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d103      	bne.n	80070b4 <SSD1315_RegisterBusIO+0x18>
  {
    ret = SSD1315_ERROR;
 80070ac:	f04f 33ff 	mov.w	r3, #4294967295
 80070b0:	60fb      	str	r3, [r7, #12]
 80070b2:	e01c      	b.n	80070ee <SSD1315_RegisterBusIO+0x52>
  }
  else
  {
    pObj->IO.Init           = pIO->Init;
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit         = pIO->DeInit;
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	685a      	ldr	r2, [r3, #4]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	605a      	str	r2, [r3, #4]
    pObj->IO.WriteReg       = pIO->WriteReg;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	689a      	ldr	r2, [r3, #8]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	609a      	str	r2, [r3, #8]
    pObj->IO.ReadReg        = pIO->ReadReg;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	68da      	ldr	r2, [r3, #12]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	60da      	str	r2, [r3, #12]
    pObj->IO.GetTick        = pIO->GetTick;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	691a      	ldr	r2, [r3, #16]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	611a      	str	r2, [r3, #16]

    pObj->Ctx.ReadReg       = SSD1315_ReadRegWrap;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4a0c      	ldr	r2, [pc, #48]	@ (8007110 <SSD1315_RegisterBusIO+0x74>)
 80070e0:	619a      	str	r2, [r3, #24]
    pObj->Ctx.WriteReg      = SSD1315_WriteRegWrap;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	4a0b      	ldr	r2, [pc, #44]	@ (8007114 <SSD1315_RegisterBusIO+0x78>)
 80070e6:	615a      	str	r2, [r3, #20]
    pObj->Ctx.handle    = pObj;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	61da      	str	r2, [r3, #28]
  }

  if (pObj->IO.Init != NULL)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d004      	beq.n	8007100 <SSD1315_RegisterBusIO+0x64>
  {
      ret = pObj->IO.Init();
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4798      	blx	r3
 80070fc:	60f8      	str	r0, [r7, #12]
 80070fe:	e002      	b.n	8007106 <SSD1315_RegisterBusIO+0x6a>
  }
  else
  {
     ret = SSD1315_ERROR;
 8007100:	f04f 33ff 	mov.w	r3, #4294967295
 8007104:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8007106:	68fb      	ldr	r3, [r7, #12]
}
 8007108:	4618      	mov	r0, r3
 800710a:	3710      	adds	r7, #16
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}
 8007110:	08007fa1 	.word	0x08007fa1
 8007114:	08007fcf 	.word	0x08007fcf

08007118 <SSD1315_Init>:
  * @param  ColorCoding RGB mode.
  * @param  Orientation Display orientation.
  * @retval Component status.
  */
int32_t SSD1315_Init(SSD1315_Object_t *pObj, uint32_t ColorCoding, uint32_t Orientation)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af00      	add	r7, sp, #0
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
  int32_t ret = SSD1315_OK;
 8007124:	2300      	movs	r3, #0
 8007126:	617b      	str	r3, [r7, #20]
  uint8_t data;

  if((pObj == NULL) || (Orientation > SSD1315_ORIENTATION_LANDSCAPE))
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d002      	beq.n	8007134 <SSD1315_Init+0x1c>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d003      	beq.n	800713c <SSD1315_Init+0x24>
  {
    ret = SSD1315_ERROR;
 8007134:	f04f 33ff 	mov.w	r3, #4294967295
 8007138:	617b      	str	r3, [r7, #20]
 800713a:	e0ab      	b.n	8007294 <SSD1315_Init+0x17c>
  }
  else
  {
    if (pObj->IsInitialized == 0)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007142:	2b00      	cmp	r3, #0
 8007144:	f040 80a3 	bne.w	800728e <SSD1315_Init+0x176>
    {
      pObj->IsInitialized = 1;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2201      	movs	r2, #1
 800714c:	f883 2020 	strb.w	r2, [r3, #32]
	  pObj->Orientation = Orientation;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	687a      	ldr	r2, [r7, #4]
 8007154:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)SSD1315_IO_Delay(pObj, 100);
 8007156:	2164      	movs	r1, #100	@ 0x64
 8007158:	68f8      	ldr	r0, [r7, #12]
 800715a:	f000 ff6b 	bl	8008034 <SSD1315_IO_Delay>
      /* Driving ability setting */
      data = SSD1315_READWRITE_CMD;
 800715e:	2380      	movs	r3, #128	@ 0x80
 8007160:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f103 0014 	add.w	r0, r3, #20
 8007168:	f107 0213 	add.w	r2, r7, #19
 800716c:	2301      	movs	r3, #1
 800716e:	2101      	movs	r1, #1
 8007170:	f000 ff7a 	bl	8008068 <ssd1315_write_reg>
 8007174:	4602      	mov	r2, r0
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	4413      	add	r3, r2
 800717a:	617b      	str	r3, [r7, #20]
      data = SSD1315_CHARGE_PUMP_SETTING;
 800717c:	238d      	movs	r3, #141	@ 0x8d
 800717e:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	f103 0014 	add.w	r0, r3, #20
 8007186:	f107 0213 	add.w	r2, r7, #19
 800718a:	2301      	movs	r3, #1
 800718c:	2101      	movs	r1, #1
 800718e:	f000 ff6b 	bl	8008068 <ssd1315_write_reg>
 8007192:	4602      	mov	r2, r0
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	4413      	add	r3, r2
 8007198:	617b      	str	r3, [r7, #20]
      data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 800719a:	2314      	movs	r3, #20
 800719c:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f103 0014 	add.w	r0, r3, #20
 80071a4:	f107 0213 	add.w	r2, r7, #19
 80071a8:	2301      	movs	r3, #1
 80071aa:	2101      	movs	r1, #1
 80071ac:	f000 ff5c 	bl	8008068 <ssd1315_write_reg>
 80071b0:	4602      	mov	r2, r0
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	4413      	add	r3, r2
 80071b6:	617b      	str	r3, [r7, #20]
      data = SSD1315_MEMORY_ADRESS_MODE;
 80071b8:	2320      	movs	r3, #32
 80071ba:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f103 0014 	add.w	r0, r3, #20
 80071c2:	f107 0213 	add.w	r2, r7, #19
 80071c6:	2301      	movs	r3, #1
 80071c8:	2101      	movs	r1, #1
 80071ca:	f000 ff4d 	bl	8008068 <ssd1315_write_reg>
 80071ce:	4602      	mov	r2, r0
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	4413      	add	r3, r2
 80071d4:	617b      	str	r3, [r7, #20]
      data = SSD1315_LOWER_COLUMN_START_ADRESS;
 80071d6:	2300      	movs	r3, #0
 80071d8:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f103 0014 	add.w	r0, r3, #20
 80071e0:	f107 0213 	add.w	r2, r7, #19
 80071e4:	2301      	movs	r3, #1
 80071e6:	2101      	movs	r1, #1
 80071e8:	f000 ff3e 	bl	8008068 <ssd1315_write_reg>
 80071ec:	4602      	mov	r2, r0
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	4413      	add	r3, r2
 80071f2:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_START_LINE_1;
 80071f4:	2340      	movs	r3, #64	@ 0x40
 80071f6:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f103 0014 	add.w	r0, r3, #20
 80071fe:	f107 0213 	add.w	r2, r7, #19
 8007202:	2301      	movs	r3, #1
 8007204:	2101      	movs	r1, #1
 8007206:	f000 ff2f 	bl	8008068 <ssd1315_write_reg>
 800720a:	4602      	mov	r2, r0
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	4413      	add	r3, r2
 8007210:	617b      	str	r3, [r7, #20]
      data = SSD1315_REMAPPED_MODE;
 8007212:	23c8      	movs	r3, #200	@ 0xc8
 8007214:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f103 0014 	add.w	r0, r3, #20
 800721c:	f107 0213 	add.w	r2, r7, #19
 8007220:	2301      	movs	r3, #1
 8007222:	2101      	movs	r1, #1
 8007224:	f000 ff20 	bl	8008068 <ssd1315_write_reg>
 8007228:	4602      	mov	r2, r0
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	4413      	add	r3, r2
 800722e:	617b      	str	r3, [r7, #20]
      data = SSD1315_CONTRAST_CONTROL;
 8007230:	23a1      	movs	r3, #161	@ 0xa1
 8007232:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f103 0014 	add.w	r0, r3, #20
 800723a:	f107 0213 	add.w	r2, r7, #19
 800723e:	2301      	movs	r3, #1
 8007240:	2101      	movs	r1, #1
 8007242:	f000 ff11 	bl	8008068 <ssd1315_write_reg>
 8007246:	4602      	mov	r2, r0
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	4413      	add	r3, r2
 800724c:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_ON;
 800724e:	23af      	movs	r3, #175	@ 0xaf
 8007250:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f103 0014 	add.w	r0, r3, #20
 8007258:	f107 0213 	add.w	r2, r7, #19
 800725c:	2301      	movs	r3, #1
 800725e:	2101      	movs	r1, #1
 8007260:	f000 ff02 	bl	8008068 <ssd1315_write_reg>
 8007264:	4602      	mov	r2, r0
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	4413      	add	r3, r2
 800726a:	617b      	str	r3, [r7, #20]
      ssd1315_Clear(SSD1315_COLOR_BLACK); 
 800726c:	2000      	movs	r0, #0
 800726e:	f000 fec5 	bl	8007ffc <ssd1315_Clear>
      ret += ssd1315_write_reg(&pObj->Ctx, 1, PhysFrameBuffer,  SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	f103 0014 	add.w	r0, r3, #20
 8007278:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800727c:	4a0b      	ldr	r2, [pc, #44]	@ (80072ac <SSD1315_Init+0x194>)
 800727e:	2101      	movs	r1, #1
 8007280:	f000 fef2 	bl	8008068 <ssd1315_write_reg>
 8007284:	4602      	mov	r2, r0
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	4413      	add	r3, r2
 800728a:	617b      	str	r3, [r7, #20]
 800728c:	e002      	b.n	8007294 <SSD1315_Init+0x17c>
    }
    else
    {
      ret = SSD1315_ERROR;
 800728e:	f04f 33ff 	mov.w	r3, #4294967295
 8007292:	617b      	str	r3, [r7, #20]
    }
  }
  if(ret != SSD1315_OK)
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d002      	beq.n	80072a0 <SSD1315_Init+0x188>
  {
    ret = SSD1315_ERROR;
 800729a:	f04f 33ff 	mov.w	r3, #4294967295
 800729e:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80072a0:	697b      	ldr	r3, [r7, #20]
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3718      	adds	r7, #24
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	20000930 	.word	0x20000930

080072b0 <SSD1315_DeInit>:
  * @brief  De-Initialize the ssd1315 LCD Component.
  * @param  pObj Component object.
  * @retval Component status.
  */
int32_t SSD1315_DeInit(SSD1315_Object_t *pObj)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 80072b8:	2300      	movs	r3, #0
 80072ba:	60fb      	str	r3, [r7, #12]

  if(pObj->IsInitialized != 0U)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d00a      	beq.n	80072dc <SSD1315_DeInit+0x2c>
  {
    ret += SSD1315_DisplayOff(pObj);
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 f85e 	bl	8007388 <SSD1315_DisplayOff>
 80072cc:	4602      	mov	r2, r0
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	4413      	add	r3, r2
 80072d2:	60fb      	str	r3, [r7, #12]

    pObj->IsInitialized = 0;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2020 	strb.w	r2, [r3, #32]
  }

  if(ret != SSD1315_OK)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d002      	beq.n	80072e8 <SSD1315_DeInit+0x38>
  {
    ret = SSD1315_ERROR;
 80072e2:	f04f 33ff 	mov.w	r3, #4294967295
 80072e6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80072e8:	68fb      	ldr	r3, [r7, #12]
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3710      	adds	r7, #16
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}

080072f2 <SSD1315_ReadID>:
  * @param  pObj Component object.
  * @param  Id Component ID.
  * @retval The component status.
  */
int32_t SSD1315_ReadID(SSD1315_Object_t *pObj, uint32_t *Id)
{
 80072f2:	b480      	push	{r7}
 80072f4:	b083      	sub	sp, #12
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	6078      	str	r0, [r7, #4]
 80072fa:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Id;
  return SSD1315_ERROR;
 80072fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007300:	4618      	mov	r0, r3
 8007302:	370c      	adds	r7, #12
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr

0800730c <SSD1315_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOn(SSD1315_Object_t *pObj)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b084      	sub	sp, #16
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8007314:	2300      	movs	r3, #0
 8007316:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  data = SSD1315_CHARGE_PUMP_SETTING;
 8007318:	238d      	movs	r3, #141	@ 0x8d
 800731a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f103 0014 	add.w	r0, r3, #20
 8007322:	f107 020b 	add.w	r2, r7, #11
 8007326:	2301      	movs	r3, #1
 8007328:	2101      	movs	r1, #1
 800732a:	f000 fe9d 	bl	8008068 <ssd1315_write_reg>
 800732e:	4602      	mov	r2, r0
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	4413      	add	r3, r2
 8007334:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 8007336:	2314      	movs	r3, #20
 8007338:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f103 0014 	add.w	r0, r3, #20
 8007340:	f107 020b 	add.w	r2, r7, #11
 8007344:	2301      	movs	r3, #1
 8007346:	2101      	movs	r1, #1
 8007348:	f000 fe8e 	bl	8008068 <ssd1315_write_reg>
 800734c:	4602      	mov	r2, r0
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	4413      	add	r3, r2
 8007352:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_ON;
 8007354:	23af      	movs	r3, #175	@ 0xaf
 8007356:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f103 0014 	add.w	r0, r3, #20
 800735e:	f107 020b 	add.w	r2, r7, #11
 8007362:	2301      	movs	r3, #1
 8007364:	2101      	movs	r1, #1
 8007366:	f000 fe7f 	bl	8008068 <ssd1315_write_reg>
 800736a:	4602      	mov	r2, r0
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	4413      	add	r3, r2
 8007370:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d002      	beq.n	800737e <SSD1315_DisplayOn+0x72>
  {
    ret = SSD1315_ERROR;
 8007378:	f04f 33ff 	mov.w	r3, #4294967295
 800737c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800737e:	68fb      	ldr	r3, [r7, #12]
}
 8007380:	4618      	mov	r0, r3
 8007382:	3710      	adds	r7, #16
 8007384:	46bd      	mov	sp, r7
 8007386:	bd80      	pop	{r7, pc}

08007388 <SSD1315_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOff(SSD1315_Object_t *pObj)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b084      	sub	sp, #16
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8007390:	2300      	movs	r3, #0
 8007392:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  
  data = SSD1315_CHARGE_PUMP_SETTING;
 8007394:	238d      	movs	r3, #141	@ 0x8d
 8007396:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f103 0014 	add.w	r0, r3, #20
 800739e:	f107 020b 	add.w	r2, r7, #11
 80073a2:	2301      	movs	r3, #1
 80073a4:	2101      	movs	r1, #1
 80073a6:	f000 fe5f 	bl	8008068 <ssd1315_write_reg>
 80073aa:	4602      	mov	r2, r0
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	4413      	add	r3, r2
 80073b0:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_1;
 80073b2:	2310      	movs	r3, #16
 80073b4:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f103 0014 	add.w	r0, r3, #20
 80073bc:	f107 020b 	add.w	r2, r7, #11
 80073c0:	2301      	movs	r3, #1
 80073c2:	2101      	movs	r1, #1
 80073c4:	f000 fe50 	bl	8008068 <ssd1315_write_reg>
 80073c8:	4602      	mov	r2, r0
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	4413      	add	r3, r2
 80073ce:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_OFF;
 80073d0:	23ae      	movs	r3, #174	@ 0xae
 80073d2:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f103 0014 	add.w	r0, r3, #20
 80073da:	f107 020b 	add.w	r2, r7, #11
 80073de:	2301      	movs	r3, #1
 80073e0:	2101      	movs	r1, #1
 80073e2:	f000 fe41 	bl	8008068 <ssd1315_write_reg>
 80073e6:	4602      	mov	r2, r0
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	4413      	add	r3, r2
 80073ec:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d002      	beq.n	80073fa <SSD1315_DisplayOff+0x72>
  {
    ret = SSD1315_ERROR;
 80073f4:	f04f 33ff 	mov.w	r3, #4294967295
 80073f8:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80073fa:	68fb      	ldr	r3, [r7, #12]
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3710      	adds	r7, #16
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}

08007404 <SSD1315_SetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be set.
  * @retval Component status.
  */
int32_t SSD1315_SetBrightness(SSD1315_Object_t *pObj, uint32_t Brightness)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 800740e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007412:	4618      	mov	r0, r3
 8007414:	370c      	adds	r7, #12
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr

0800741e <SSD1315_GetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be returned.
  * @retval Component status.
  */
int32_t SSD1315_GetBrightness(SSD1315_Object_t *pObj, uint32_t *Brightness)
{
 800741e:	b480      	push	{r7}
 8007420:	b083      	sub	sp, #12
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
 8007426:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 8007428:	f04f 33ff 	mov.w	r3, #4294967295
}
 800742c:	4618      	mov	r0, r3
 800742e:	370c      	adds	r7, #12
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <SSD1315_SetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_SetOrientation(SSD1315_Object_t *pObj, uint32_t Orientation)
{
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 8007442:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007446:	4618      	mov	r0, r3
 8007448:	370c      	adds	r7, #12
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr

08007452 <SSD1315_GetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_GetOrientation(SSD1315_Object_t *pObj, uint32_t *Orientation)
{
 8007452:	b480      	push	{r7}
 8007454:	b083      	sub	sp, #12
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
 800745a:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 800745c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007460:	4618      	mov	r0, r3
 8007462:	370c      	adds	r7, #12
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <SSD1315_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status.
  */
int32_t SSD1315_SetCursor(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 800746c:	b480      	push	{r7}
 800746e:	b085      	sub	sp, #20
 8007470:	af00      	add	r7, sp, #0
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	60b9      	str	r1, [r7, #8]
 8007476:	607a      	str	r2, [r7, #4]
 /* Feature not supported */
 (void)pObj;
 (void)Xpos;
 (void)Ypos;
 return SSD1315_ERROR;
 8007478:	f04f 33ff 	mov.w	r3, #4294967295
}
 800747c:	4618      	mov	r0, r3
 800747e:	3714      	adds	r7, #20
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr

08007488 <SSD1315_Refresh>:
  * @param  pObj Component object.
  * @retval The component status.
  */

int32_t SSD1315_Refresh(SSD1315_Object_t *pObj)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b084      	sub	sp, #16
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK; 
 8007490:	2300      	movs	r3, #0
 8007492:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  data = SSD1315_DISPLAY_START_LINE_1;
 8007494:	2340      	movs	r3, #64	@ 0x40
 8007496:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f103 0014 	add.w	r0, r3, #20
 800749e:	f107 020b 	add.w	r2, r7, #11
 80074a2:	2301      	movs	r3, #1
 80074a4:	2101      	movs	r1, #1
 80074a6:	f000 fddf 	bl	8008068 <ssd1315_write_reg>
 80074aa:	4602      	mov	r2, r0
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	4413      	add	r3, r2
 80074b0:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_COLUMN_ADRESS;
 80074b2:	2321      	movs	r3, #33	@ 0x21
 80074b4:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f103 0014 	add.w	r0, r3, #20
 80074bc:	f107 020b 	add.w	r2, r7, #11
 80074c0:	2301      	movs	r3, #1
 80074c2:	2101      	movs	r1, #1
 80074c4:	f000 fdd0 	bl	8008068 <ssd1315_write_reg>
 80074c8:	4602      	mov	r2, r0
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	4413      	add	r3, r2
 80074ce:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 80074d0:	2300      	movs	r3, #0
 80074d2:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f103 0014 	add.w	r0, r3, #20
 80074da:	f107 020b 	add.w	r2, r7, #11
 80074de:	2301      	movs	r3, #1
 80074e0:	2101      	movs	r1, #1
 80074e2:	f000 fdc1 	bl	8008068 <ssd1315_write_reg>
 80074e6:	4602      	mov	r2, r0
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	4413      	add	r3, r2
 80074ec:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_64;
 80074ee:	237f      	movs	r3, #127	@ 0x7f
 80074f0:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f103 0014 	add.w	r0, r3, #20
 80074f8:	f107 020b 	add.w	r2, r7, #11
 80074fc:	2301      	movs	r3, #1
 80074fe:	2101      	movs	r1, #1
 8007500:	f000 fdb2 	bl	8008068 <ssd1315_write_reg>
 8007504:	4602      	mov	r2, r0
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	4413      	add	r3, r2
 800750a:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_PAGE_ADRESS;
 800750c:	2322      	movs	r3, #34	@ 0x22
 800750e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f103 0014 	add.w	r0, r3, #20
 8007516:	f107 020b 	add.w	r2, r7, #11
 800751a:	2301      	movs	r3, #1
 800751c:	2101      	movs	r1, #1
 800751e:	f000 fda3 	bl	8008068 <ssd1315_write_reg>
 8007522:	4602      	mov	r2, r0
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	4413      	add	r3, r2
 8007528:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 800752a:	2300      	movs	r3, #0
 800752c:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f103 0014 	add.w	r0, r3, #20
 8007534:	f107 020b 	add.w	r2, r7, #11
 8007538:	2301      	movs	r3, #1
 800753a:	2101      	movs	r1, #1
 800753c:	f000 fd94 	bl	8008068 <ssd1315_write_reg>
 8007540:	4602      	mov	r2, r0
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	4413      	add	r3, r2
 8007546:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS_15;
 8007548:	230f      	movs	r3, #15
 800754a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f103 0014 	add.w	r0, r3, #20
 8007552:	f107 020b 	add.w	r2, r7, #11
 8007556:	2301      	movs	r3, #1
 8007558:	2101      	movs	r1, #1
 800755a:	f000 fd85 	bl	8008068 <ssd1315_write_reg>
 800755e:	4602      	mov	r2, r0
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	4413      	add	r3, r2
 8007564:	60fb      	str	r3, [r7, #12]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,PhysFrameBuffer, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f103 0014 	add.w	r0, r3, #20
 800756c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007570:	4a09      	ldr	r2, [pc, #36]	@ (8007598 <SSD1315_Refresh+0x110>)
 8007572:	2101      	movs	r1, #1
 8007574:	f000 fd78 	bl	8008068 <ssd1315_write_reg>
 8007578:	4602      	mov	r2, r0
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	4413      	add	r3, r2
 800757e:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d002      	beq.n	800758c <SSD1315_Refresh+0x104>
  {
    ret = SSD1315_ERROR;
 8007586:	f04f 33ff 	mov.w	r3, #4294967295
 800758a:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800758c:	68fb      	ldr	r3, [r7, #12]
}
 800758e:	4618      	mov	r0, r3
 8007590:	3710      	adds	r7, #16
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
 8007596:	bf00      	nop
 8007598:	20000930 	.word	0x20000930

0800759c <SSD1315_DrawBitmap>:
  * @param  pBmp Bmp picture address.
  * @retval The component status.
  */

int32_t SSD1315_DrawBitmap(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b08e      	sub	sp, #56	@ 0x38
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	60f8      	str	r0, [r7, #12]
 80075a4:	60b9      	str	r1, [r7, #8]
 80075a6:	607a      	str	r2, [r7, #4]
 80075a8:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80075aa:	2300      	movs	r3, #0
 80075ac:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index = 0, size = 0;
 80075ae:	2300      	movs	r3, #0
 80075b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075b2:	2300      	movs	r3, #0
 80075b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0;
 80075b6:	2300      	movs	r3, #0
 80075b8:	623b      	str	r3, [r7, #32]
 80075ba:	2300      	movs	r3, #0
 80075bc:	61fb      	str	r3, [r7, #28]
  uint32_t x = 0, y  = 0, y0 = 0;
 80075be:	2300      	movs	r3, #0
 80075c0:	61bb      	str	r3, [r7, #24]
 80075c2:	2300      	movs	r3, #0
 80075c4:	617b      	str	r3, [r7, #20]
 80075c6:	2300      	movs	r3, #0
 80075c8:	613b      	str	r3, [r7, #16]
  uint32_t XposBMP = 0, YposBMP  = 0;
 80075ca:	2300      	movs	r3, #0
 80075cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80075ce:	2300      	movs	r3, #0
 80075d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Read bitmap size */
  size = pBmp[2] + (pBmp[3] << 8) + (pBmp[4] << 16)  + (pBmp[5] << 24);
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	3302      	adds	r3, #2
 80075d6:	781b      	ldrb	r3, [r3, #0]
 80075d8:	461a      	mov	r2, r3
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	3303      	adds	r3, #3
 80075de:	781b      	ldrb	r3, [r3, #0]
 80075e0:	021b      	lsls	r3, r3, #8
 80075e2:	441a      	add	r2, r3
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	3304      	adds	r3, #4
 80075e8:	781b      	ldrb	r3, [r3, #0]
 80075ea:	041b      	lsls	r3, r3, #16
 80075ec:	441a      	add	r2, r3
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	3305      	adds	r3, #5
 80075f2:	781b      	ldrb	r3, [r3, #0]
 80075f4:	061b      	lsls	r3, r3, #24
 80075f6:	4413      	add	r3, r2
 80075f8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Get bitmap data address offset */
  index = pBmp[10] + (pBmp[11] << 8) + (pBmp[12] << 16)  + (pBmp[13] << 24);
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	330a      	adds	r3, #10
 80075fe:	781b      	ldrb	r3, [r3, #0]
 8007600:	461a      	mov	r2, r3
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	330b      	adds	r3, #11
 8007606:	781b      	ldrb	r3, [r3, #0]
 8007608:	021b      	lsls	r3, r3, #8
 800760a:	441a      	add	r2, r3
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	330c      	adds	r3, #12
 8007610:	781b      	ldrb	r3, [r3, #0]
 8007612:	041b      	lsls	r3, r3, #16
 8007614:	441a      	add	r2, r3
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	330d      	adds	r3, #13
 800761a:	781b      	ldrb	r3, [r3, #0]
 800761c:	061b      	lsls	r3, r3, #24
 800761e:	4413      	add	r3, r2
 8007620:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	3312      	adds	r3, #18
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	461a      	mov	r2, r3
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	3313      	adds	r3, #19
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	021b      	lsls	r3, r3, #8
 8007632:	441a      	add	r2, r3
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	3314      	adds	r3, #20
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	041b      	lsls	r3, r3, #16
 800763c:	441a      	add	r2, r3
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	3315      	adds	r3, #21
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	061b      	lsls	r3, r3, #24
 8007646:	4413      	add	r3, r2
 8007648:	61fb      	str	r3, [r7, #28]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	3316      	adds	r3, #22
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	461a      	mov	r2, r3
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	3317      	adds	r3, #23
 8007656:	781b      	ldrb	r3, [r3, #0]
 8007658:	021b      	lsls	r3, r3, #8
 800765a:	441a      	add	r2, r3
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	3318      	adds	r3, #24
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	041b      	lsls	r3, r3, #16
 8007664:	441a      	add	r2, r3
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	3319      	adds	r3, #25
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	061b      	lsls	r3, r3, #24
 800766e:	4413      	add	r3, r2
 8007670:	623b      	str	r3, [r7, #32]

  /* Size conversion */
  size = (size - index)/2;
 8007672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007676:	1ad3      	subs	r3, r2, r3
 8007678:	085b      	lsrs	r3, r3, #1
 800767a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Apply offset to bypass header */
  pBmp += index;
 800767c:	683a      	ldr	r2, [r7, #0]
 800767e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007680:	4413      	add	r3, r2
 8007682:	603b      	str	r3, [r7, #0]

  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d116      	bne.n	80076b8 <SSD1315_DrawBitmap+0x11c>
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	2b00      	cmp	r3, #0
 800768e:	bf0c      	ite	eq
 8007690:	2301      	moveq	r3, #1
 8007692:	2300      	movne	r3, #0
 8007694:	b2da      	uxtb	r2, r3
 8007696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007698:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800769c:	bf0c      	ite	eq
 800769e:	2301      	moveq	r3, #1
 80076a0:	2300      	movne	r3, #0
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	4013      	ands	r3, r2
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d005      	beq.n	80076b8 <SSD1315_DrawBitmap+0x11c>
  {
    memcpy(PhysFrameBuffer, pBmp, size);
 80076ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076ae:	6839      	ldr	r1, [r7, #0]
 80076b0:	4843      	ldr	r0, [pc, #268]	@ (80077c0 <SSD1315_DrawBitmap+0x224>)
 80076b2:	f00a fdda 	bl	801226a <memcpy>
 80076b6:	e078      	b.n	80077aa <SSD1315_DrawBitmap+0x20e>
  }
  else
  {
    x=Xpos+width;
 80076b8:	68ba      	ldr	r2, [r7, #8]
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	4413      	add	r3, r2
 80076be:	61bb      	str	r3, [r7, #24]
    y=Ypos+height;
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	6a3b      	ldr	r3, [r7, #32]
 80076c4:	4413      	add	r3, r2
 80076c6:	617b      	str	r3, [r7, #20]
    y0 = Ypos;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	613b      	str	r3, [r7, #16]

    for(; Xpos < x; Xpos++, XposBMP++)
 80076cc:	e069      	b.n	80077a2 <SSD1315_DrawBitmap+0x206>
    {
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	607b      	str	r3, [r7, #4]
 80076d2:	2300      	movs	r3, #0
 80076d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076d6:	e05a      	b.n	800778e <SSD1315_DrawBitmap+0x1f2>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f003 0307 	and.w	r3, r3, #7
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d121      	bne.n	8007726 <SSD1315_DrawBitmap+0x18a>
 80076e2:	697a      	ldr	r2, [r7, #20]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	2b07      	cmp	r3, #7
 80076ea:	d91c      	bls.n	8007726 <SSD1315_DrawBitmap+0x18a>
 80076ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ee:	f003 0307 	and.w	r3, r3, #7
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d117      	bne.n	8007726 <SSD1315_DrawBitmap+0x18a>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pBmp[XposBMP+((YposBMP/8)*width)];
 80076f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076f8:	08db      	lsrs	r3, r3, #3
 80076fa:	69fa      	ldr	r2, [r7, #28]
 80076fc:	fb03 f202 	mul.w	r2, r3, r2
 8007700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007702:	4413      	add	r3, r2
 8007704:	683a      	ldr	r2, [r7, #0]
 8007706:	441a      	add	r2, r3
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	08db      	lsrs	r3, r3, #3
 800770c:	01d9      	lsls	r1, r3, #7
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	440b      	add	r3, r1
 8007712:	7811      	ldrb	r1, [r2, #0]
 8007714:	4a2a      	ldr	r2, [pc, #168]	@ (80077c0 <SSD1315_DrawBitmap+0x224>)
 8007716:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	3307      	adds	r3, #7
 800771c:	607b      	str	r3, [r7, #4]
          YposBMP+=7;
 800771e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007720:	3307      	adds	r3, #7
 8007722:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007724:	e02d      	b.n	8007782 <SSD1315_DrawBitmap+0x1e6>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pBmp[XposBMP+((YposBMP/8)*width)]&(1<<(YposBMP%8))) != 0)
 8007726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007728:	08db      	lsrs	r3, r3, #3
 800772a:	69fa      	ldr	r2, [r7, #28]
 800772c:	fb03 f202 	mul.w	r2, r3, r2
 8007730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007732:	4413      	add	r3, r2
 8007734:	683a      	ldr	r2, [r7, #0]
 8007736:	4413      	add	r3, r2
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	461a      	mov	r2, r3
 800773c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800773e:	f003 0307 	and.w	r3, r3, #7
 8007742:	fa42 f303 	asr.w	r3, r2, r3
 8007746:	f003 0301 	and.w	r3, r3, #1
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00c      	beq.n	8007768 <SSD1315_DrawBitmap+0x1cc>
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 800774e:	23ff      	movs	r3, #255	@ 0xff
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	68b9      	ldr	r1, [r7, #8]
 8007754:	68f8      	ldr	r0, [r7, #12]
 8007756:	f000 fa3d 	bl	8007bd4 <SSD1315_SetPixel>
 800775a:	4603      	mov	r3, r0
 800775c:	2b00      	cmp	r3, #0
 800775e:	d010      	beq.n	8007782 <SSD1315_DrawBitmap+0x1e6>
              {
                ret = SSD1315_ERROR;
 8007760:	f04f 33ff 	mov.w	r3, #4294967295
 8007764:	637b      	str	r3, [r7, #52]	@ 0x34
                break;
 8007766:	e016      	b.n	8007796 <SSD1315_DrawBitmap+0x1fa>
              }
            }
            else
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 8007768:	2300      	movs	r3, #0
 800776a:	687a      	ldr	r2, [r7, #4]
 800776c:	68b9      	ldr	r1, [r7, #8]
 800776e:	68f8      	ldr	r0, [r7, #12]
 8007770:	f000 fa30 	bl	8007bd4 <SSD1315_SetPixel>
 8007774:	4603      	mov	r3, r0
 8007776:	2b00      	cmp	r3, #0
 8007778:	d003      	beq.n	8007782 <SSD1315_DrawBitmap+0x1e6>
                {
                  ret = SSD1315_ERROR;
 800777a:	f04f 33ff 	mov.w	r3, #4294967295
 800777e:	637b      	str	r3, [r7, #52]	@ 0x34
                  break;
 8007780:	e009      	b.n	8007796 <SSD1315_DrawBitmap+0x1fa>
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	3301      	adds	r3, #1
 8007786:	607b      	str	r3, [r7, #4]
 8007788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800778a:	3301      	adds	r3, #1
 800778c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	429a      	cmp	r2, r3
 8007794:	d3a0      	bcc.n	80076d8 <SSD1315_DrawBitmap+0x13c>
    for(; Xpos < x; Xpos++, XposBMP++)
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	3301      	adds	r3, #1
 800779a:	60bb      	str	r3, [r7, #8]
 800779c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779e:	3301      	adds	r3, #1
 80077a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80077a2:	68ba      	ldr	r2, [r7, #8]
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d391      	bcc.n	80076ce <SSD1315_DrawBitmap+0x132>
            }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 80077aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d002      	beq.n	80077b6 <SSD1315_DrawBitmap+0x21a>
   {
     ret = SSD1315_ERROR;
 80077b0:	f04f 33ff 	mov.w	r3, #4294967295
 80077b4:	637b      	str	r3, [r7, #52]	@ 0x34
   }
  return ret;
 80077b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3738      	adds	r7, #56	@ 0x38
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}
 80077c0:	20000930 	.word	0x20000930

080077c4 <SSD1315_ShiftBitmap>:
  * @param  Yshift specifies number of pixel to shift on Y position.
  * @param  pbmp Bmp picture address in the internal Flash.
  * @retval The component status.
  */
int32_t SSD1315_ShiftBitmap(SSD1315_Object_t *pObj,uint16_t Xpos, uint16_t Ypos, int16_t Xshift, int16_t Yshift, uint8_t *pbmp)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b090      	sub	sp, #64	@ 0x40
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	4608      	mov	r0, r1
 80077ce:	4611      	mov	r1, r2
 80077d0:	461a      	mov	r2, r3
 80077d2:	4603      	mov	r3, r0
 80077d4:	817b      	strh	r3, [r7, #10]
 80077d6:	460b      	mov	r3, r1
 80077d8:	813b      	strh	r3, [r7, #8]
 80077da:	4613      	mov	r3, r2
 80077dc:	80fb      	strh	r3, [r7, #6]
  int32_t  ret = SSD1315_OK;
 80077de:	2300      	movs	r3, #0
 80077e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t index = 0, size = 0;
 80077e2:	2300      	movs	r3, #0
 80077e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077e6:	2300      	movs	r3, #0
 80077e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0, original_width  = 0;
 80077ea:	2300      	movs	r3, #0
 80077ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 80077ee:	2300      	movs	r3, #0
 80077f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80077f2:	2300      	movs	r3, #0
 80077f4:	623b      	str	r3, [r7, #32]
  uint32_t x = 0, y  = 0, y0 = 0;
 80077f6:	2300      	movs	r3, #0
 80077f8:	61fb      	str	r3, [r7, #28]
 80077fa:	2300      	movs	r3, #0
 80077fc:	61bb      	str	r3, [r7, #24]
 80077fe:	2300      	movs	r3, #0
 8007800:	617b      	str	r3, [r7, #20]
  uint32_t XposBMP = 0, YposBMP  = 0, original_YposBMP = 0;
 8007802:	2300      	movs	r3, #0
 8007804:	633b      	str	r3, [r7, #48]	@ 0x30
 8007806:	2300      	movs	r3, #0
 8007808:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800780a:	2300      	movs	r3, #0
 800780c:	613b      	str	r3, [r7, #16]
  
  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 800780e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007810:	3302      	adds	r3, #2
 8007812:	881b      	ldrh	r3, [r3, #0]
 8007814:	b29b      	uxth	r3, r3
 8007816:	627b      	str	r3, [r7, #36]	@ 0x24
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 8007818:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800781a:	3304      	adds	r3, #4
 800781c:	881b      	ldrh	r3, [r3, #0]
 800781e:	b29b      	uxth	r3, r3
 8007820:	041b      	lsls	r3, r3, #16
 8007822:	461a      	mov	r2, r3
 8007824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007826:	4313      	orrs	r3, r2
 8007828:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 800782a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800782c:	330a      	adds	r3, #10
 800782e:	881b      	ldrh	r3, [r3, #0]
 8007830:	b29b      	uxth	r3, r3
 8007832:	62bb      	str	r3, [r7, #40]	@ 0x28
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 8007834:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007836:	330c      	adds	r3, #12
 8007838:	881b      	ldrh	r3, [r3, #0]
 800783a:	b29b      	uxth	r3, r3
 800783c:	041b      	lsls	r3, r3, #16
 800783e:	461a      	mov	r2, r3
 8007840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007842:	4313      	orrs	r3, r2
 8007844:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  /* Read bitmap width */
  width = *(uint16_t *) (pbmp + 18);
 8007846:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007848:	3312      	adds	r3, #18
 800784a:	881b      	ldrh	r3, [r3, #0]
 800784c:	637b      	str	r3, [r7, #52]	@ 0x34
  width |= (*(uint16_t *) (pbmp + 20)) << 16;
 800784e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007850:	3314      	adds	r3, #20
 8007852:	881b      	ldrh	r3, [r3, #0]
 8007854:	041b      	lsls	r3, r3, #16
 8007856:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007858:	4313      	orrs	r3, r2
 800785a:	637b      	str	r3, [r7, #52]	@ 0x34
  original_width = width;
 800785c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800785e:	623b      	str	r3, [r7, #32]
  if( Xshift>=0)
 8007860:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007864:	2b00      	cmp	r3, #0
 8007866:	db09      	blt.n	800787c <SSD1315_ShiftBitmap+0xb8>
  {
    Xpos = Xpos + Xshift;
 8007868:	88fa      	ldrh	r2, [r7, #6]
 800786a:	897b      	ldrh	r3, [r7, #10]
 800786c:	4413      	add	r3, r2
 800786e:	817b      	strh	r3, [r7, #10]
    width = width - Xshift;
 8007870:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007874:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007876:	1ad3      	subs	r3, r2, r3
 8007878:	637b      	str	r3, [r7, #52]	@ 0x34
 800787a:	e008      	b.n	800788e <SSD1315_ShiftBitmap+0xca>
  }
  else
  {
    width = width + Xshift;
 800787c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007880:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007882:	4413      	add	r3, r2
 8007884:	637b      	str	r3, [r7, #52]	@ 0x34
    XposBMP = -Xshift;
 8007886:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800788a:	425b      	negs	r3, r3
 800788c:	633b      	str	r3, [r7, #48]	@ 0x30
  }
  
  /* Read bitmap height */
  height = *(uint16_t *) (pbmp + 22);
 800788e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007890:	3316      	adds	r3, #22
 8007892:	881b      	ldrh	r3, [r3, #0]
 8007894:	63bb      	str	r3, [r7, #56]	@ 0x38
  height |= (*(uint16_t *) (pbmp + 24)) << 16;
 8007896:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007898:	3318      	adds	r3, #24
 800789a:	881b      	ldrh	r3, [r3, #0]
 800789c:	041b      	lsls	r3, r3, #16
 800789e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80078a0:	4313      	orrs	r3, r2
 80078a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if( Yshift>=0)
 80078a4:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	db0a      	blt.n	80078c2 <SSD1315_ShiftBitmap+0xfe>
  {
    height = height - Yshift;
 80078ac:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 80078b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80078b2:	1ad3      	subs	r3, r2, r3
 80078b4:	63bb      	str	r3, [r7, #56]	@ 0x38
    Ypos = Ypos + Yshift;
 80078b6:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80078ba:	893b      	ldrh	r3, [r7, #8]
 80078bc:	4413      	add	r3, r2
 80078be:	813b      	strh	r3, [r7, #8]
 80078c0:	e008      	b.n	80078d4 <SSD1315_ShiftBitmap+0x110>
  }
  else
  {
    height = height + Yshift;
 80078c2:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 80078c6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80078c8:	4413      	add	r3, r2
 80078ca:	63bb      	str	r3, [r7, #56]	@ 0x38
    YposBMP = -Yshift;
 80078cc:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 80078d0:	425b      	negs	r3, r3
 80078d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  original_YposBMP = YposBMP;
 80078d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078d6:	613b      	str	r3, [r7, #16]
  
  /* Size conversion */
  size = (size - index)/2;
 80078d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078dc:	1ad3      	subs	r3, r2, r3
 80078de:	085b      	lsrs	r3, r3, #1
 80078e0:	627b      	str	r3, [r7, #36]	@ 0x24
  size = size - ((Xshift*height/8)+(Yshift*width/8 ));
 80078e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80078e8:	fb02 f303 	mul.w	r3, r2, r3
 80078ec:	08da      	lsrs	r2, r3, #3
 80078ee:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 80078f2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80078f4:	fb01 f303 	mul.w	r3, r1, r3
 80078f8:	08db      	lsrs	r3, r3, #3
 80078fa:	4413      	add	r3, r2
 80078fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Apply offset to bypass header */
  pbmp += index;
 8007902:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007906:	4413      	add	r3, r2
 8007908:	64fb      	str	r3, [r7, #76]	@ 0x4c
  
  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 800790a:	897b      	ldrh	r3, [r7, #10]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d116      	bne.n	800793e <SSD1315_ShiftBitmap+0x17a>
 8007910:	897b      	ldrh	r3, [r7, #10]
 8007912:	2b00      	cmp	r3, #0
 8007914:	bf0c      	ite	eq
 8007916:	2301      	moveq	r3, #1
 8007918:	2300      	movne	r3, #0
 800791a:	b2da      	uxtb	r2, r3
 800791c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800791e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007922:	bf0c      	ite	eq
 8007924:	2301      	moveq	r3, #1
 8007926:	2300      	movne	r3, #0
 8007928:	b2db      	uxtb	r3, r3
 800792a:	4013      	ands	r3, r2
 800792c:	b2db      	uxtb	r3, r3
 800792e:	2b00      	cmp	r3, #0
 8007930:	d005      	beq.n	800793e <SSD1315_ShiftBitmap+0x17a>
  {
    memcpy(PhysFrameBuffer, pbmp, size);
 8007932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007934:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007936:	4845      	ldr	r0, [pc, #276]	@ (8007a4c <SSD1315_ShiftBitmap+0x288>)
 8007938:	f00a fc97 	bl	801226a <memcpy>
 800793c:	e07a      	b.n	8007a34 <SSD1315_ShiftBitmap+0x270>
  }
  else
  {
    x=Xpos+width;
 800793e:	897b      	ldrh	r3, [r7, #10]
 8007940:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007942:	4413      	add	r3, r2
 8007944:	61fb      	str	r3, [r7, #28]
    y=Ypos+height;
 8007946:	893b      	ldrh	r3, [r7, #8]
 8007948:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800794a:	4413      	add	r3, r2
 800794c:	61bb      	str	r3, [r7, #24]
    y0 = Ypos;
 800794e:	893b      	ldrh	r3, [r7, #8]
 8007950:	617b      	str	r3, [r7, #20]
    
    for(; Xpos < x; Xpos++, XposBMP++)
 8007952:	e06b      	b.n	8007a2c <SSD1315_ShiftBitmap+0x268>
    {
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	813b      	strh	r3, [r7, #8]
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800795c:	e05c      	b.n	8007a18 <SSD1315_ShiftBitmap+0x254>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 800795e:	893b      	ldrh	r3, [r7, #8]
 8007960:	f003 0307 	and.w	r3, r3, #7
 8007964:	b29b      	uxth	r3, r3
 8007966:	2b00      	cmp	r3, #0
 8007968:	d122      	bne.n	80079b0 <SSD1315_ShiftBitmap+0x1ec>
 800796a:	893b      	ldrh	r3, [r7, #8]
 800796c:	69ba      	ldr	r2, [r7, #24]
 800796e:	1ad3      	subs	r3, r2, r3
 8007970:	2b07      	cmp	r3, #7
 8007972:	d91d      	bls.n	80079b0 <SSD1315_ShiftBitmap+0x1ec>
 8007974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007976:	f003 0307 	and.w	r3, r3, #7
 800797a:	2b00      	cmp	r3, #0
 800797c:	d118      	bne.n	80079b0 <SSD1315_ShiftBitmap+0x1ec>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pbmp[XposBMP+((YposBMP/8)*original_width)];
 800797e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007980:	08db      	lsrs	r3, r3, #3
 8007982:	6a3a      	ldr	r2, [r7, #32]
 8007984:	fb03 f202 	mul.w	r2, r3, r2
 8007988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798a:	4413      	add	r3, r2
 800798c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800798e:	441a      	add	r2, r3
 8007990:	8979      	ldrh	r1, [r7, #10]
 8007992:	893b      	ldrh	r3, [r7, #8]
 8007994:	08db      	lsrs	r3, r3, #3
 8007996:	b29b      	uxth	r3, r3
 8007998:	01db      	lsls	r3, r3, #7
 800799a:	440b      	add	r3, r1
 800799c:	7811      	ldrb	r1, [r2, #0]
 800799e:	4a2b      	ldr	r2, [pc, #172]	@ (8007a4c <SSD1315_ShiftBitmap+0x288>)
 80079a0:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 80079a2:	893b      	ldrh	r3, [r7, #8]
 80079a4:	3307      	adds	r3, #7
 80079a6:	813b      	strh	r3, [r7, #8]
          YposBMP+=7;
 80079a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079aa:	3307      	adds	r3, #7
 80079ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079ae:	e02d      	b.n	8007a0c <SSD1315_ShiftBitmap+0x248>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pbmp[XposBMP+((YposBMP/8)*original_width)]&(1<<(YposBMP%8))) != 0)
 80079b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079b2:	08db      	lsrs	r3, r3, #3
 80079b4:	6a3a      	ldr	r2, [r7, #32]
 80079b6:	fb03 f202 	mul.w	r2, r3, r2
 80079ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079bc:	4413      	add	r3, r2
 80079be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80079c0:	4413      	add	r3, r2
 80079c2:	781b      	ldrb	r3, [r3, #0]
 80079c4:	461a      	mov	r2, r3
 80079c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079c8:	f003 0307 	and.w	r3, r3, #7
 80079cc:	fa42 f303 	asr.w	r3, r2, r3
 80079d0:	f003 0301 	and.w	r3, r3, #1
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d00c      	beq.n	80079f2 <SSD1315_ShiftBitmap+0x22e>
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 80079d8:	8979      	ldrh	r1, [r7, #10]
 80079da:	893a      	ldrh	r2, [r7, #8]
 80079dc:	23ff      	movs	r3, #255	@ 0xff
 80079de:	68f8      	ldr	r0, [r7, #12]
 80079e0:	f000 f8f8 	bl	8007bd4 <SSD1315_SetPixel>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d010      	beq.n	8007a0c <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 80079ea:	f04f 33ff 	mov.w	r3, #4294967295
 80079ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 80079f0:	e016      	b.n	8007a20 <SSD1315_ShiftBitmap+0x25c>
            }
          }
          else
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 80079f2:	8979      	ldrh	r1, [r7, #10]
 80079f4:	893a      	ldrh	r2, [r7, #8]
 80079f6:	2300      	movs	r3, #0
 80079f8:	68f8      	ldr	r0, [r7, #12]
 80079fa:	f000 f8eb 	bl	8007bd4 <SSD1315_SetPixel>
 80079fe:	4603      	mov	r3, r0
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d003      	beq.n	8007a0c <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 8007a04:	f04f 33ff 	mov.w	r3, #4294967295
 8007a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 8007a0a:	e009      	b.n	8007a20 <SSD1315_ShiftBitmap+0x25c>
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 8007a0c:	893b      	ldrh	r3, [r7, #8]
 8007a0e:	3301      	adds	r3, #1
 8007a10:	813b      	strh	r3, [r7, #8]
 8007a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a14:	3301      	adds	r3, #1
 8007a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a18:	893b      	ldrh	r3, [r7, #8]
 8007a1a:	69ba      	ldr	r2, [r7, #24]
 8007a1c:	429a      	cmp	r2, r3
 8007a1e:	d89e      	bhi.n	800795e <SSD1315_ShiftBitmap+0x19a>
    for(; Xpos < x; Xpos++, XposBMP++)
 8007a20:	897b      	ldrh	r3, [r7, #10]
 8007a22:	3301      	adds	r3, #1
 8007a24:	817b      	strh	r3, [r7, #10]
 8007a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a28:	3301      	adds	r3, #1
 8007a2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a2c:	897b      	ldrh	r3, [r7, #10]
 8007a2e:	69fa      	ldr	r2, [r7, #28]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d88f      	bhi.n	8007954 <SSD1315_ShiftBitmap+0x190>
          }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 8007a34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d002      	beq.n	8007a40 <SSD1315_ShiftBitmap+0x27c>
  {
    ret = SSD1315_ERROR;
 8007a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8007a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  return ret;
 8007a40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3740      	adds	r7, #64	@ 0x40
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}
 8007a4a:	bf00      	nop
 8007a4c:	20000930 	.word	0x20000930

08007a50 <SSD1315_FillRGBRect>:
  * @param  Width Rectangle width.
  * @param  Height Rectangle height.
  * @retval The component status.
  */
int32_t SSD1315_FillRGBRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b088      	sub	sp, #32
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	607a      	str	r2, [r7, #4]
 8007a5c:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t color, j;
  for(i = 0; i < Height; i++)
 8007a62:	2300      	movs	r3, #0
 8007a64:	61bb      	str	r3, [r7, #24]
 8007a66:	e032      	b.n	8007ace <SSD1315_FillRGBRect+0x7e>
  {
    for(j = 0; j < Width; j++)
 8007a68:	2300      	movs	r3, #0
 8007a6a:	617b      	str	r3, [r7, #20]
 8007a6c:	e028      	b.n	8007ac0 <SSD1315_FillRGBRect+0x70>
    {
      color = *pData | (*(pData + 1) << 8) | (*(pData + 2) << 16) | (*(pData + 3) << 24);
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	461a      	mov	r2, r3
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	3301      	adds	r3, #1
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	021b      	lsls	r3, r3, #8
 8007a7c:	431a      	orrs	r2, r3
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	3302      	adds	r3, #2
 8007a82:	781b      	ldrb	r3, [r3, #0]
 8007a84:	041b      	lsls	r3, r3, #16
 8007a86:	431a      	orrs	r2, r3
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	3303      	adds	r3, #3
 8007a8c:	781b      	ldrb	r3, [r3, #0]
 8007a8e:	061b      	lsls	r3, r3, #24
 8007a90:	4313      	orrs	r3, r2
 8007a92:	613b      	str	r3, [r7, #16]
      if(SSD1315_SetPixel (pObj, Xpos + j, Ypos + i, color)!= SSD1315_OK)
 8007a94:	68ba      	ldr	r2, [r7, #8]
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	18d1      	adds	r1, r2, r3
 8007a9a:	687a      	ldr	r2, [r7, #4]
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	441a      	add	r2, r3
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	68f8      	ldr	r0, [r7, #12]
 8007aa4:	f000 f896 	bl	8007bd4 <SSD1315_SetPixel>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d002      	beq.n	8007ab4 <SSD1315_FillRGBRect+0x64>
      {
        ret = SSD1315_ERROR;
 8007aae:	f04f 33ff 	mov.w	r3, #4294967295
 8007ab2:	61fb      	str	r3, [r7, #28]
      }
      pData += 4;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	3304      	adds	r3, #4
 8007ab8:	603b      	str	r3, [r7, #0]
    for(j = 0; j < Width; j++)
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	3301      	adds	r3, #1
 8007abe:	617b      	str	r3, [r7, #20]
 8007ac0:	697a      	ldr	r2, [r7, #20]
 8007ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d3d2      	bcc.n	8007a6e <SSD1315_FillRGBRect+0x1e>
  for(i = 0; i < Height; i++)
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	3301      	adds	r3, #1
 8007acc:	61bb      	str	r3, [r7, #24]
 8007ace:	69ba      	ldr	r2, [r7, #24]
 8007ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad2:	429a      	cmp	r2, r3
 8007ad4:	d3c8      	bcc.n	8007a68 <SSD1315_FillRGBRect+0x18>
    }
  }

  return ret;
 8007ad6:	69fb      	ldr	r3, [r7, #28]
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3720      	adds	r7, #32
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}

08007ae0 <SSD1315_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawHLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b086      	sub	sp, #24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	607a      	str	r2, [r7, #4]
 8007aec:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8007aee:	2300      	movs	r3, #0
 8007af0:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 8007af2:	2300      	movs	r3, #0
 8007af4:	613b      	str	r3, [r7, #16]

  /* Sent a complete horizontal line */
  for (i = Xpos; i < (Xpos+Length); i++)
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	613b      	str	r3, [r7, #16]
 8007afa:	e008      	b.n	8007b0e <SSD1315_DrawHLine+0x2e>
  {
    SSD1315_SetPixel(pObj,i, Ypos, Color);
 8007afc:	6a3b      	ldr	r3, [r7, #32]
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	6939      	ldr	r1, [r7, #16]
 8007b02:	68f8      	ldr	r0, [r7, #12]
 8007b04:	f000 f866 	bl	8007bd4 <SSD1315_SetPixel>
  for (i = Xpos; i < (Xpos+Length); i++)
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	3301      	adds	r3, #1
 8007b0c:	613b      	str	r3, [r7, #16]
 8007b0e:	68ba      	ldr	r2, [r7, #8]
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	4413      	add	r3, r2
 8007b14:	693a      	ldr	r2, [r7, #16]
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d3f0      	bcc.n	8007afc <SSD1315_DrawHLine+0x1c>
  }
  if(ret != SSD1315_OK)
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d002      	beq.n	8007b26 <SSD1315_DrawHLine+0x46>
  {
    ret = SSD1315_ERROR;
 8007b20:	f04f 33ff 	mov.w	r3, #4294967295
 8007b24:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8007b26:	697b      	ldr	r3, [r7, #20]
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3718      	adds	r7, #24
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <SSD1315_DrawVLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawVLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b086      	sub	sp, #24
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	607a      	str	r2, [r7, #4]
 8007b3c:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 8007b42:	2300      	movs	r3, #0
 8007b44:	613b      	str	r3, [r7, #16]
  
  for (i = Ypos; i < (Ypos+Length); i++)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	613b      	str	r3, [r7, #16]
 8007b4a:	e008      	b.n	8007b5e <SSD1315_DrawVLine+0x2e>
  {
    SSD1315_SetPixel(pObj,Xpos, i, Color);
 8007b4c:	6a3b      	ldr	r3, [r7, #32]
 8007b4e:	693a      	ldr	r2, [r7, #16]
 8007b50:	68b9      	ldr	r1, [r7, #8]
 8007b52:	68f8      	ldr	r0, [r7, #12]
 8007b54:	f000 f83e 	bl	8007bd4 <SSD1315_SetPixel>
  for (i = Ypos; i < (Ypos+Length); i++)
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	3301      	adds	r3, #1
 8007b5c:	613b      	str	r3, [r7, #16]
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	4413      	add	r3, r2
 8007b64:	693a      	ldr	r2, [r7, #16]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d3f0      	bcc.n	8007b4c <SSD1315_DrawVLine+0x1c>
  }
  if(ret != SSD1315_OK)
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d002      	beq.n	8007b76 <SSD1315_DrawVLine+0x46>
  {
    ret = SSD1315_ERROR;
 8007b70:	f04f 33ff 	mov.w	r3, #4294967295
 8007b74:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8007b76:	697b      	ldr	r3, [r7, #20]
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3718      	adds	r7, #24
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}

08007b80 <SSD1315_FillRect>:
  * @param  Height Rectangle height.
  * @param  Color Draw color.
  * @retval Component status.
  */
int32_t SSD1315_FillRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b088      	sub	sp, #32
 8007b84:	af02      	add	r7, sp, #8
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	607a      	str	r2, [r7, #4]
 8007b8c:	603b      	str	r3, [r7, #0]
  int32_t ret = SSD1315_OK;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	617b      	str	r3, [r7, #20]
  uint32_t i;

  for(i = 0U; i < Height; i++)
 8007b92:	2300      	movs	r3, #0
 8007b94:	613b      	str	r3, [r7, #16]
 8007b96:	e013      	b.n	8007bc0 <SSD1315_FillRect+0x40>
  {
    if (SSD1315_DrawHLine(pObj, Xpos, (i + Ypos), Width, Color) != SSD1315_OK)
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	441a      	add	r2, r3
 8007b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba0:	9300      	str	r3, [sp, #0]
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	68b9      	ldr	r1, [r7, #8]
 8007ba6:	68f8      	ldr	r0, [r7, #12]
 8007ba8:	f7ff ff9a 	bl	8007ae0 <SSD1315_DrawHLine>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d003      	beq.n	8007bba <SSD1315_FillRect+0x3a>
    {
      ret = SSD1315_ERROR;
 8007bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8007bb6:	617b      	str	r3, [r7, #20]
      break;
 8007bb8:	e006      	b.n	8007bc8 <SSD1315_FillRect+0x48>
  for(i = 0U; i < Height; i++)
 8007bba:	693b      	ldr	r3, [r7, #16]
 8007bbc:	3301      	adds	r3, #1
 8007bbe:	613b      	str	r3, [r7, #16]
 8007bc0:	693a      	ldr	r2, [r7, #16]
 8007bc2:	6a3b      	ldr	r3, [r7, #32]
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d3e7      	bcc.n	8007b98 <SSD1315_FillRect+0x18>
    }
  }

  return ret;
 8007bc8:	697b      	ldr	r3, [r7, #20]
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3718      	adds	r7, #24
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
	...

08007bd4 <SSD1315_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color.
  * @retval The component status.
  */
int32_t SSD1315_SetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b087      	sub	sp, #28
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	60f8      	str	r0, [r7, #12]
 8007bdc:	60b9      	str	r1, [r7, #8]
 8007bde:	607a      	str	r2, [r7, #4]
 8007be0:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8007be2:	2300      	movs	r3, #0
 8007be4:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  /* Set color */
  if (Color == SSD1315_COLOR_WHITE)
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	2bff      	cmp	r3, #255	@ 0xff
 8007bea:	d117      	bne.n	8007c1c <SSD1315_SetPixel+0x48>
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] |= 1 << (Ypos % 8);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	08db      	lsrs	r3, r3, #3
 8007bf0:	01d9      	lsls	r1, r3, #7
 8007bf2:	68ba      	ldr	r2, [r7, #8]
 8007bf4:	440a      	add	r2, r1
 8007bf6:	491c      	ldr	r1, [pc, #112]	@ (8007c68 <SSD1315_SetPixel+0x94>)
 8007bf8:	5c8a      	ldrb	r2, [r1, r2]
 8007bfa:	b251      	sxtb	r1, r2
 8007bfc:	687a      	ldr	r2, [r7, #4]
 8007bfe:	f002 0207 	and.w	r2, r2, #7
 8007c02:	2001      	movs	r0, #1
 8007c04:	fa00 f202 	lsl.w	r2, r0, r2
 8007c08:	b252      	sxtb	r2, r2
 8007c0a:	430a      	orrs	r2, r1
 8007c0c:	b251      	sxtb	r1, r2
 8007c0e:	01da      	lsls	r2, r3, #7
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	4413      	add	r3, r2
 8007c14:	b2c9      	uxtb	r1, r1
 8007c16:	4a14      	ldr	r2, [pc, #80]	@ (8007c68 <SSD1315_SetPixel+0x94>)
 8007c18:	54d1      	strb	r1, [r2, r3]
 8007c1a:	e018      	b.n	8007c4e <SSD1315_SetPixel+0x7a>
  }
  else
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] &= ~(1 << (Ypos % 8));
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	08db      	lsrs	r3, r3, #3
 8007c20:	01d9      	lsls	r1, r3, #7
 8007c22:	68ba      	ldr	r2, [r7, #8]
 8007c24:	440a      	add	r2, r1
 8007c26:	4910      	ldr	r1, [pc, #64]	@ (8007c68 <SSD1315_SetPixel+0x94>)
 8007c28:	5c8a      	ldrb	r2, [r1, r2]
 8007c2a:	b251      	sxtb	r1, r2
 8007c2c:	687a      	ldr	r2, [r7, #4]
 8007c2e:	f002 0207 	and.w	r2, r2, #7
 8007c32:	2001      	movs	r0, #1
 8007c34:	fa00 f202 	lsl.w	r2, r0, r2
 8007c38:	b252      	sxtb	r2, r2
 8007c3a:	43d2      	mvns	r2, r2
 8007c3c:	b252      	sxtb	r2, r2
 8007c3e:	400a      	ands	r2, r1
 8007c40:	b251      	sxtb	r1, r2
 8007c42:	01da      	lsls	r2, r3, #7
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	4413      	add	r3, r2
 8007c48:	b2c9      	uxtb	r1, r1
 8007c4a:	4a07      	ldr	r2, [pc, #28]	@ (8007c68 <SSD1315_SetPixel+0x94>)
 8007c4c:	54d1      	strb	r1, [r2, r3]
  }
  if(ret != SSD1315_OK)
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d002      	beq.n	8007c5a <SSD1315_SetPixel+0x86>
  {
    ret = SSD1315_ERROR;
 8007c54:	f04f 33ff 	mov.w	r3, #4294967295
 8007c58:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8007c5a:	697b      	ldr	r3, [r7, #20]
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	371c      	adds	r7, #28
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr
 8007c68:	20000930 	.word	0x20000930

08007c6c <SSD1315_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the LCD pixel color.
  * @retval The component status.
  */
int32_t SSD1315_GetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b087      	sub	sp, #28
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	60f8      	str	r0, [r7, #12]
 8007c74:	60b9      	str	r1, [r7, #8]
 8007c76:	607a      	str	r2, [r7, #4]
 8007c78:	603b      	str	r3, [r7, #0]
   int32_t  ret = SSD1315_OK;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  if ((Xpos >= SSD1315_LCD_PIXEL_WIDTH) || (Ypos >= SSD1315_LCD_PIXEL_HEIGHT)) 
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c82:	d802      	bhi.n	8007c8a <SSD1315_GetPixel+0x1e>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2b3f      	cmp	r3, #63	@ 0x3f
 8007c88:	d903      	bls.n	8007c92 <SSD1315_GetPixel+0x26>
  {
    *Color = 0;
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	601a      	str	r2, [r3, #0]
 8007c90:	e01c      	b.n	8007ccc <SSD1315_GetPixel+0x60>
  }
  else
  {
    *Color = PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] & (1 << Ypos%8);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	08db      	lsrs	r3, r3, #3
 8007c96:	01da      	lsls	r2, r3, #7
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	4413      	add	r3, r2
 8007c9c:	4a0f      	ldr	r2, [pc, #60]	@ (8007cdc <SSD1315_GetPixel+0x70>)
 8007c9e:	5cd3      	ldrb	r3, [r2, r3]
 8007ca0:	4619      	mov	r1, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f003 0307 	and.w	r3, r3, #7
 8007ca8:	2201      	movs	r2, #1
 8007caa:	fa02 f303 	lsl.w	r3, r2, r3
 8007cae:	400b      	ands	r3, r1
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	601a      	str	r2, [r3, #0]
    if (*Color != 0)
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d003      	beq.n	8007cc6 <SSD1315_GetPixel+0x5a>
    {
      *Color = 1;
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	601a      	str	r2, [r3, #0]
 8007cc4:	e002      	b.n	8007ccc <SSD1315_GetPixel+0x60>
    }
    else
    {
      *Color = 0;
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	601a      	str	r2, [r3, #0]
    }
  }
  
  return ret;
 8007ccc:	697b      	ldr	r3, [r7, #20]
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	371c      	adds	r7, #28
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop
 8007cdc:	20000930 	.word	0x20000930

08007ce0 <SSD1315_GetXSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Width.
  * @retval The component status.
  */
int32_t SSD1315_GetXSize(SSD1315_Object_t *pObj, uint32_t *XSize)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b085      	sub	sp, #20
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8007cea:	2300      	movs	r3, #0
 8007cec:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d103      	bne.n	8007cfe <SSD1315_GetXSize+0x1e>
  {
    *XSize = 128;
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	2280      	movs	r2, #128	@ 0x80
 8007cfa:	601a      	str	r2, [r3, #0]
 8007cfc:	e002      	b.n	8007d04 <SSD1315_GetXSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 8007cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8007d02:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8007d04:	68fb      	ldr	r3, [r7, #12]
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3714      	adds	r7, #20
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d10:	4770      	bx	lr

08007d12 <SSD1315_GetYSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Height.
  * @retval The component status.
  */
int32_t SSD1315_GetYSize(SSD1315_Object_t *pObj, uint32_t *YSize)
{
 8007d12:	b480      	push	{r7}
 8007d14:	b085      	sub	sp, #20
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	6078      	str	r0, [r7, #4]
 8007d1a:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d103      	bne.n	8007d30 <SSD1315_GetYSize+0x1e>
  {
    *YSize = 64;
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	2240      	movs	r2, #64	@ 0x40
 8007d2c:	601a      	str	r2, [r3, #0]
 8007d2e:	e002      	b.n	8007d36 <SSD1315_GetYSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 8007d30:	f04f 33ff 	mov.w	r3, #4294967295
 8007d34:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8007d36:	68fb      	ldr	r3, [r7, #12]
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3714      	adds	r7, #20
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr

08007d44 <SSD1315_SetPage>:
  * @param  pObj Component object.
  * @param  Page specifies the Page position (0-7).
  * @retval The component status.
  */
int32_t SSD1315_SetPage(SSD1315_Object_t *pObj, uint16_t Page)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b084      	sub	sp, #16
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	460b      	mov	r3, r1
 8007d4e:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 8007d50:	2300      	movs	r3, #0
 8007d52:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Set Page position  */
  data = (SSD1315_SET_PAGE_START_ADRESS | Page);
 8007d54:	887b      	ldrh	r3, [r7, #2]
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f103 0014 	add.w	r0, r3, #20
 8007d66:	f107 020b 	add.w	r2, r7, #11
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	2101      	movs	r1, #1
 8007d6e:	f000 f97b 	bl	8008068 <ssd1315_write_reg>
 8007d72:	4602      	mov	r2, r0
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	4413      	add	r3, r2
 8007d78:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d002      	beq.n	8007d86 <SSD1315_SetPage+0x42>
  {
    ret = SSD1315_ERROR;
 8007d80:	f04f 33ff 	mov.w	r3, #4294967295
 8007d84:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8007d86:	68fb      	ldr	r3, [r7, #12]
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3710      	adds	r7, #16
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <SSD1315_SetColumn>:
  * @param  pObj Component object.
  * @param  Column specifies the Column position (0-127).
  * @retval The component status.
  */
int32_t SSD1315_SetColumn(SSD1315_Object_t *pObj, uint16_t Column)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b084      	sub	sp, #16
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	460b      	mov	r3, r1
 8007d9a:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  /* Set Column position  */

  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8007da0:	2300      	movs	r3, #0
 8007da2:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f103 0014 	add.w	r0, r3, #20
 8007daa:	f107 020b 	add.w	r2, r7, #11
 8007dae:	2301      	movs	r3, #1
 8007db0:	2101      	movs	r1, #1
 8007db2:	f000 f959 	bl	8008068 <ssd1315_write_reg>
 8007db6:	4602      	mov	r2, r0
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	4413      	add	r3, r2
 8007dbc:	60fb      	str	r3, [r7, #12]
  data = (SSD1315_LOWER_COLUMN_START_ADRESS | Column);
 8007dbe:	887b      	ldrh	r3, [r7, #2]
 8007dc0:	b2db      	uxtb	r3, r3
 8007dc2:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f103 0014 	add.w	r0, r3, #20
 8007dca:	f107 020b 	add.w	r2, r7, #11
 8007dce:	2301      	movs	r3, #1
 8007dd0:	2101      	movs	r1, #1
 8007dd2:	f000 f949 	bl	8008068 <ssd1315_write_reg>
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	4413      	add	r3, r2
 8007ddc:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_32;
 8007dde:	231f      	movs	r3, #31
 8007de0:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f103 0014 	add.w	r0, r3, #20
 8007de8:	f107 020b 	add.w	r2, r7, #11
 8007dec:	2301      	movs	r3, #1
 8007dee:	2101      	movs	r1, #1
 8007df0:	f000 f93a 	bl	8008068 <ssd1315_write_reg>
 8007df4:	4602      	mov	r2, r0
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	4413      	add	r3, r2
 8007dfa:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d002      	beq.n	8007e08 <SSD1315_SetColumn+0x78>
  {
    ret = SSD1315_ERROR;
 8007e02:	f04f 33ff 	mov.w	r3, #4294967295
 8007e06:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8007e08:	68fb      	ldr	r3, [r7, #12]
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3710      	adds	r7, #16
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}

08007e12 <SSD1315_ScrollingSetup>:
            @arg  0..7
  * @param  Frequency SSD1315_SCROLL_FREQ_2FRAMES to SSD1315_SCROLL_FREQ_256FRAMES
  * @retval The component status.
  */
int32_t SSD1315_ScrollingSetup(SSD1315_Object_t *pObj, uint16_t ScrollMode, uint16_t StartPage, uint16_t EndPage, uint16_t Frequency)
{
 8007e12:	b580      	push	{r7, lr}
 8007e14:	b086      	sub	sp, #24
 8007e16:	af00      	add	r7, sp, #0
 8007e18:	60f8      	str	r0, [r7, #12]
 8007e1a:	4608      	mov	r0, r1
 8007e1c:	4611      	mov	r1, r2
 8007e1e:	461a      	mov	r2, r3
 8007e20:	4603      	mov	r3, r0
 8007e22:	817b      	strh	r3, [r7, #10]
 8007e24:	460b      	mov	r3, r1
 8007e26:	813b      	strh	r3, [r7, #8]
 8007e28:	4613      	mov	r3, r2
 8007e2a:	80fb      	strh	r3, [r7, #6]
  int32_t ret = SSD1315_OK;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	617b      	str	r3, [r7, #20]
  uint8_t data;

  /* Scrolling setup sequence */
  data = ScrollMode;                                     /* Right/Left Horizontal Scroll */
 8007e30:	897b      	ldrh	r3, [r7, #10]
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	f103 0014 	add.w	r0, r3, #20
 8007e3c:	f107 0213 	add.w	r2, r7, #19
 8007e40:	2301      	movs	r3, #1
 8007e42:	2101      	movs	r1, #1
 8007e44:	f000 f910 	bl	8008068 <ssd1315_write_reg>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	4413      	add	r3, r2
 8007e4e:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8007e50:	2300      	movs	r3, #0
 8007e52:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f103 0014 	add.w	r0, r3, #20
 8007e5a:	f107 0213 	add.w	r2, r7, #19
 8007e5e:	2301      	movs	r3, #1
 8007e60:	2101      	movs	r1, #1
 8007e62:	f000 f901 	bl	8008068 <ssd1315_write_reg>
 8007e66:	4602      	mov	r2, r0
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	617b      	str	r3, [r7, #20]
  data = StartPage;                                      /* start page address*/
 8007e6e:	893b      	ldrh	r3, [r7, #8]
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f103 0014 	add.w	r0, r3, #20
 8007e7a:	f107 0213 	add.w	r2, r7, #19
 8007e7e:	2301      	movs	r3, #1
 8007e80:	2101      	movs	r1, #1
 8007e82:	f000 f8f1 	bl	8008068 <ssd1315_write_reg>
 8007e86:	4602      	mov	r2, r0
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	4413      	add	r3, r2
 8007e8c:	617b      	str	r3, [r7, #20]
  data = Frequency;                                      /* Frequency*/
 8007e8e:	8c3b      	ldrh	r3, [r7, #32]
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f103 0014 	add.w	r0, r3, #20
 8007e9a:	f107 0213 	add.w	r2, r7, #19
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	2101      	movs	r1, #1
 8007ea2:	f000 f8e1 	bl	8008068 <ssd1315_write_reg>
 8007ea6:	4602      	mov	r2, r0
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	4413      	add	r3, r2
 8007eac:	617b      	str	r3, [r7, #20]
  data = EndPage;                                        /* End page address*/
 8007eae:	88fb      	ldrh	r3, [r7, #6]
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f103 0014 	add.w	r0, r3, #20
 8007eba:	f107 0213 	add.w	r2, r7, #19
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	2101      	movs	r1, #1
 8007ec2:	f000 f8d1 	bl	8008068 <ssd1315_write_reg>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	4413      	add	r3, r2
 8007ecc:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;           
 8007ece:	2300      	movs	r3, #0
 8007ed0:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	f103 0014 	add.w	r0, r3, #20
 8007ed8:	f107 0213 	add.w	r2, r7, #19
 8007edc:	2301      	movs	r3, #1
 8007ede:	2101      	movs	r1, #1
 8007ee0:	f000 f8c2 	bl	8008068 <ssd1315_write_reg>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	4413      	add	r3, r2
 8007eea:	617b      	str	r3, [r7, #20]
  data = SSD1315_CONTRAST_CONTROL_2;
 8007eec:	23ff      	movs	r3, #255	@ 0xff
 8007eee:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f103 0014 	add.w	r0, r3, #20
 8007ef6:	f107 0213 	add.w	r2, r7, #19
 8007efa:	2301      	movs	r3, #1
 8007efc:	2101      	movs	r1, #1
 8007efe:	f000 f8b3 	bl	8008068 <ssd1315_write_reg>
 8007f02:	4602      	mov	r2, r0
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	4413      	add	r3, r2
 8007f08:	617b      	str	r3, [r7, #20]

  if (ret != SSD1315_OK)
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d002      	beq.n	8007f16 <SSD1315_ScrollingSetup+0x104>
  {
    ret = SSD1315_ERROR;
 8007f10:	f04f 33ff 	mov.w	r3, #4294967295
 8007f14:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8007f16:	697b      	ldr	r3, [r7, #20]
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3718      	adds	r7, #24
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}

08007f20 <SSD1315_ScrollingStart>:
  * @brief  Start Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStart(SSD1315_Object_t *pObj)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b084      	sub	sp, #16
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Start scrolling sequence */
  data = SSD1315_ACTIVATE_SCROLL;
 8007f2c:	232f      	movs	r3, #47	@ 0x2f
 8007f2e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f103 0014 	add.w	r0, r3, #20
 8007f36:	f107 020b 	add.w	r2, r7, #11
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	2101      	movs	r1, #1
 8007f3e:	f000 f893 	bl	8008068 <ssd1315_write_reg>
 8007f42:	4602      	mov	r2, r0
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	4413      	add	r3, r2
 8007f48:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d002      	beq.n	8007f56 <SSD1315_ScrollingStart+0x36>
  {
    ret = SSD1315_ERROR;
 8007f50:	f04f 33ff 	mov.w	r3, #4294967295
 8007f54:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8007f56:	68fb      	ldr	r3, [r7, #12]
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3710      	adds	r7, #16
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}

08007f60 <SSD1315_ScrollingStop>:
  * @brief  Stop Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStop(SSD1315_Object_t *pObj)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Stop scrolling  sequence */
  data = SSD1315_DESACTIVATE_SCROLL;
 8007f6c:	232e      	movs	r3, #46	@ 0x2e
 8007f6e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f103 0014 	add.w	r0, r3, #20
 8007f76:	f107 020b 	add.w	r2, r7, #11
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	2101      	movs	r1, #1
 8007f7e:	f000 f873 	bl	8008068 <ssd1315_write_reg>
 8007f82:	4602      	mov	r2, r0
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	4413      	add	r3, r2
 8007f88:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d002      	beq.n	8007f96 <SSD1315_ScrollingStop+0x36>
  {
    ret = SSD1315_ERROR;
 8007f90:	f04f 33ff 	mov.w	r3, #4294967295
 8007f94:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8007f96:	68fb      	ldr	r3, [r7, #12]
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3710      	adds	r7, #16
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <SSD1315_ReadRegWrap>:
  * @param  pData The target register value to be red.
  * @param  Length Buffer size to be red.
  * @retval error status.
  */
static int32_t SSD1315_ReadRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b086      	sub	sp, #24
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	607a      	str	r2, [r7, #4]
 8007faa:	461a      	mov	r2, r3
 8007fac:	460b      	mov	r3, r1
 8007fae:	817b      	strh	r3, [r7, #10]
 8007fb0:	4613      	mov	r3, r2
 8007fb2:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData, Length);
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	68db      	ldr	r3, [r3, #12]
 8007fbc:	893a      	ldrh	r2, [r7, #8]
 8007fbe:	8978      	ldrh	r0, [r7, #10]
 8007fc0:	6879      	ldr	r1, [r7, #4]
 8007fc2:	4798      	blx	r3
 8007fc4:	4603      	mov	r3, r0
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3718      	adds	r7, #24
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}

08007fce <SSD1315_WriteRegWrap>:
  * @param  pData The target register value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t SSD1315_WriteRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8007fce:	b580      	push	{r7, lr}
 8007fd0:	b086      	sub	sp, #24
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	60f8      	str	r0, [r7, #12]
 8007fd6:	607a      	str	r2, [r7, #4]
 8007fd8:	461a      	mov	r2, r3
 8007fda:	460b      	mov	r3, r1
 8007fdc:	817b      	strh	r3, [r7, #10]
 8007fde:	4613      	mov	r3, r2
 8007fe0:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	893a      	ldrh	r2, [r7, #8]
 8007fec:	8978      	ldrh	r0, [r7, #10]
 8007fee:	6879      	ldr	r1, [r7, #4]
 8007ff0:	4798      	blx	r3
 8007ff2:	4603      	mov	r3, r0
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3718      	adds	r7, #24
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}

08007ffc <ssd1315_Clear>:
  * @brief  Clear Display screen.
  * @param  ColorCode the color use to clear the screen (SSD1315_COLOR_WHITE or SSD1315_COLOR_BLACK).
  * @retval None
  */
static void ssd1315_Clear(uint16_t ColorCode)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b082      	sub	sp, #8
 8008000:	af00      	add	r7, sp, #0
 8008002:	4603      	mov	r3, r0
 8008004:	80fb      	strh	r3, [r7, #6]
  /* Check color */
  if (ColorCode == SSD1315_COLOR_WHITE) 
 8008006:	88fb      	ldrh	r3, [r7, #6]
 8008008:	2bff      	cmp	r3, #255	@ 0xff
 800800a:	d106      	bne.n	800801a <ssd1315_Clear+0x1e>
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_WHITE, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 800800c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008010:	21ff      	movs	r1, #255	@ 0xff
 8008012:	4807      	ldr	r0, [pc, #28]	@ (8008030 <ssd1315_Clear+0x34>)
 8008014:	f00a f884 	bl	8012120 <memset>
  }
  else
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
  }
}
 8008018:	e005      	b.n	8008026 <ssd1315_Clear+0x2a>
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 800801a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800801e:	2100      	movs	r1, #0
 8008020:	4803      	ldr	r0, [pc, #12]	@ (8008030 <ssd1315_Clear+0x34>)
 8008022:	f00a f87d 	bl	8012120 <memset>
}
 8008026:	bf00      	nop
 8008028:	3708      	adds	r7, #8
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
 800802e:	bf00      	nop
 8008030:	20000930 	.word	0x20000930

08008034 <SSD1315_IO_Delay>:
  * @brief  SSD1315 delay.
  * @param  Delay Delay in ms.
  * @retval Component error status.
  */
static int32_t SSD1315_IO_Delay(SSD1315_Object_t *pObj, uint32_t Delay)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	691b      	ldr	r3, [r3, #16]
 8008042:	4798      	blx	r3
 8008044:	4603      	mov	r3, r0
 8008046:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8008048:	bf00      	nop
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	691b      	ldr	r3, [r3, #16]
 800804e:	4798      	blx	r3
 8008050:	4603      	mov	r3, r0
 8008052:	461a      	mov	r2, r3
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	1ad3      	subs	r3, r2, r3
 8008058:	683a      	ldr	r2, [r7, #0]
 800805a:	429a      	cmp	r2, r3
 800805c:	d8f5      	bhi.n	800804a <SSD1315_IO_Delay+0x16>
  {
  }
  return SSD1315_OK;
 800805e:	2300      	movs	r3, #0
}
 8008060:	4618      	mov	r0, r3
 8008062:	3710      	adds	r7, #16
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}

08008068 <ssd1315_write_reg>:
  * @param  uint8_t reg: register to write
  * @param  uint8_t* data: pointer to data to write in register reg
  *
*/
int32_t ssd1315_write_reg(ssd1315_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 8008068:	b590      	push	{r4, r7, lr}
 800806a:	b085      	sub	sp, #20
 800806c:	af00      	add	r7, sp, #0
 800806e:	60f8      	str	r0, [r7, #12]
 8008070:	607a      	str	r2, [r7, #4]
 8008072:	461a      	mov	r2, r3
 8008074:	460b      	mov	r3, r1
 8008076:	817b      	strh	r3, [r7, #10]
 8008078:	4613      	mov	r3, r2
 800807a:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681c      	ldr	r4, [r3, #0]
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6898      	ldr	r0, [r3, #8]
 8008084:	893b      	ldrh	r3, [r7, #8]
 8008086:	8979      	ldrh	r1, [r7, #10]
 8008088:	687a      	ldr	r2, [r7, #4]
 800808a:	47a0      	blx	r4
 800808c:	4603      	mov	r3, r0
}
 800808e:	4618      	mov	r0, r3
 8008090:	3714      	adds	r7, #20
 8008092:	46bd      	mov	sp, r7
 8008094:	bd90      	pop	{r4, r7, pc}

08008096 <LL_AHB2_GRP1_EnableClock>:
{
 8008096:	b480      	push	{r7}
 8008098:	b085      	sub	sp, #20
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800809e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80080a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	4313      	orrs	r3, r2
 80080ac:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80080ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	4013      	ands	r3, r2
 80080b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80080ba:	68fb      	ldr	r3, [r7, #12]
}
 80080bc:	bf00      	nop
 80080be:	3714      	adds	r7, #20
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <BSP_PWM_LED_IRQHandler>:
/**
  * @brief  BSP PWM LED interrupt handler.
  * @retval None
  */
void BSP_PWM_LED_IRQHandler(void)
{
 80080c8:	b480      	push	{r7}
 80080ca:	af00      	add	r7, sp, #0
  __HAL_TIM_CLEAR_FLAG(&PwmLed_TimerHandle, TIM_IT_UPDATE);
 80080cc:	4b07      	ldr	r3, [pc, #28]	@ (80080ec <BSP_PWM_LED_IRQHandler+0x24>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f06f 0201 	mvn.w	r2, #1
 80080d4:	611a      	str	r2, [r3, #16]
  CycleCount++;
 80080d6:	4b06      	ldr	r3, [pc, #24]	@ (80080f0 <BSP_PWM_LED_IRQHandler+0x28>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	3301      	adds	r3, #1
 80080dc:	4a04      	ldr	r2, [pc, #16]	@ (80080f0 <BSP_PWM_LED_IRQHandler+0x28>)
 80080de:	6013      	str	r3, [r2, #0]
}
 80080e0:	bf00      	nop
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop
 80080ec:	20000d40 	.word	0x20000d40
 80080f0:	20000d8c 	.word	0x20000d8c

080080f4 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b088      	sub	sp, #32
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	4603      	mov	r3, r0
 80080fc:	460a      	mov	r2, r1
 80080fe:	71fb      	strb	r3, [r7, #7]
 8008100:	4613      	mov	r3, r2
 8008102:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 8008104:	f107 030c 	add.w	r3, r7, #12
 8008108:	2200      	movs	r2, #0
 800810a:	601a      	str	r2, [r3, #0]
 800810c:	605a      	str	r2, [r3, #4]
 800810e:	609a      	str	r2, [r3, #8]
 8008110:	60da      	str	r2, [r3, #12]
 8008112:	611a      	str	r2, [r3, #16]
  static BSP_EXTI_LineCallback button_callback[BUTTONn] = {BUTTON_USER1_EXTI_Callback, BUTTON_USER2_EXTI_Callback};
  static uint32_t button_interrupt_priority[BUTTONn] = {BSP_BUTTON_USERx_IT_PRIORITY, BSP_BUTTON_USERx_IT_PRIORITY};
  static const uint32_t button_exti_line[BUTTONn] = {BUTTON_USER1_EXTI_LINE, BUTTON_USER2_EXTI_LINE};

  /* Enable the BUTTON Clock */
  BUTTON_USERx_GPIO_CLK_ENABLE(Button);
 8008114:	79fb      	ldrb	r3, [r7, #7]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d103      	bne.n	8008122 <BSP_PB_Init+0x2e>
 800811a:	2004      	movs	r0, #4
 800811c:	f7ff ffbb 	bl	8008096 <LL_AHB2_GRP1_EnableClock>
 8008120:	e005      	b.n	800812e <BSP_PB_Init+0x3a>
 8008122:	79fb      	ldrb	r3, [r7, #7]
 8008124:	2b01      	cmp	r3, #1
 8008126:	d102      	bne.n	800812e <BSP_PB_Init+0x3a>
 8008128:	2004      	movs	r0, #4
 800812a:	f7ff ffb4 	bl	8008096 <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 800812e:	79fb      	ldrb	r3, [r7, #7]
 8008130:	4a29      	ldr	r2, [pc, #164]	@ (80081d8 <BSP_PB_Init+0xe4>)
 8008132:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008136:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8008138:	2301      	movs	r3, #1
 800813a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800813c:	2302      	movs	r3, #2
 800813e:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8008140:	79bb      	ldrb	r3, [r7, #6]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d10c      	bne.n	8008160 <BSP_PB_Init+0x6c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8008146:	2300      	movs	r3, #0
 8008148:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800814a:	79fb      	ldrb	r3, [r7, #7]
 800814c:	4a23      	ldr	r2, [pc, #140]	@ (80081dc <BSP_PB_Init+0xe8>)
 800814e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008152:	f107 020c 	add.w	r2, r7, #12
 8008156:	4611      	mov	r1, r2
 8008158:	4618      	mov	r0, r3
 800815a:	f001 fab9 	bl	80096d0 <HAL_GPIO_Init>
 800815e:	e035      	b.n	80081cc <BSP_PB_Init+0xd8>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8008160:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8008164:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8008166:	79fb      	ldrb	r3, [r7, #7]
 8008168:	4a1c      	ldr	r2, [pc, #112]	@ (80081dc <BSP_PB_Init+0xe8>)
 800816a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800816e:	f107 020c 	add.w	r2, r7, #12
 8008172:	4611      	mov	r1, r2
 8008174:	4618      	mov	r0, r3
 8008176:	f001 faab 	bl	80096d0 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], button_exti_line[Button]);
 800817a:	79fb      	ldrb	r3, [r7, #7]
 800817c:	00db      	lsls	r3, r3, #3
 800817e:	4a18      	ldr	r2, [pc, #96]	@ (80081e0 <BSP_PB_Init+0xec>)
 8008180:	441a      	add	r2, r3
 8008182:	79fb      	ldrb	r3, [r7, #7]
 8008184:	4917      	ldr	r1, [pc, #92]	@ (80081e4 <BSP_PB_Init+0xf0>)
 8008186:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800818a:	4619      	mov	r1, r3
 800818c:	4610      	mov	r0, r2
 800818e:	f001 fa8b 	bl	80096a8 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8008192:	79fb      	ldrb	r3, [r7, #7]
 8008194:	00db      	lsls	r3, r3, #3
 8008196:	4a12      	ldr	r2, [pc, #72]	@ (80081e0 <BSP_PB_Init+0xec>)
 8008198:	1898      	adds	r0, r3, r2
 800819a:	79fb      	ldrb	r3, [r7, #7]
 800819c:	4a12      	ldr	r2, [pc, #72]	@ (80081e8 <BSP_PB_Init+0xf4>)
 800819e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081a2:	461a      	mov	r2, r3
 80081a4:	2100      	movs	r1, #0
 80081a6:	f001 fa65 	bl	8009674 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 80081aa:	79fb      	ldrb	r3, [r7, #7]
 80081ac:	4a0f      	ldr	r2, [pc, #60]	@ (80081ec <BSP_PB_Init+0xf8>)
 80081ae:	56d0      	ldrsb	r0, [r2, r3]
 80081b0:	79fb      	ldrb	r3, [r7, #7]
 80081b2:	4a0f      	ldr	r2, [pc, #60]	@ (80081f0 <BSP_PB_Init+0xfc>)
 80081b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081b8:	2200      	movs	r2, #0
 80081ba:	4619      	mov	r1, r3
 80081bc:	f000 ff81 	bl	80090c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80081c0:	79fb      	ldrb	r3, [r7, #7]
 80081c2:	4a0a      	ldr	r2, [pc, #40]	@ (80081ec <BSP_PB_Init+0xf8>)
 80081c4:	56d3      	ldrsb	r3, [r2, r3]
 80081c6:	4618      	mov	r0, r3
 80081c8:	f000 ff95 	bl	80090f6 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80081cc:	2300      	movs	r3, #0
}
 80081ce:	4618      	mov	r0, r3
 80081d0:	3720      	adds	r7, #32
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}
 80081d6:	bf00      	nop
 80081d8:	0801a8f0 	.word	0x0801a8f0
 80081dc:	200001f0 	.word	0x200001f0
 80081e0:	20000d30 	.word	0x20000d30
 80081e4:	0801a8f8 	.word	0x0801a8f8
 80081e8:	200001f8 	.word	0x200001f8
 80081ec:	0801a8f4 	.word	0x0801a8f4
 80081f0:	20000200 	.word	0x20000200

080081f4 <BSP_PB_Callback>:
  *           @arg BUTTON_SW1
  *           @arg BUTTON_SW2
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b083      	sub	sp, #12
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	4603      	mov	r3, r0
 80081fc:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80081fe:	bf00      	nop
 8008200:	370c      	adds	r7, #12
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr

0800820a <BUTTON_USER1_EXTI_Callback>:
/**
  * @brief  BUTTON1 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER1_EXTI_Callback(void)
{
 800820a:	b580      	push	{r7, lr}
 800820c:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER1);
 800820e:	2000      	movs	r0, #0
 8008210:	f7ff fff0 	bl	80081f4 <BSP_PB_Callback>
}
 8008214:	bf00      	nop
 8008216:	bd80      	pop	{r7, pc}

08008218 <BUTTON_USER2_EXTI_Callback>:
/**
  * @brief  BUTTON2 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER2_EXTI_Callback(void)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER2);
 800821c:	2001      	movs	r0, #1
 800821e:	f7ff ffe9 	bl	80081f4 <BSP_PB_Callback>
}
 8008222:	bf00      	nop
 8008224:	bd80      	pop	{r7, pc}

08008226 <LL_AHB2_GRP1_EnableClock>:
{
 8008226:	b480      	push	{r7}
 8008228:	b085      	sub	sp, #20
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800822e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008232:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008234:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	4313      	orrs	r3, r2
 800823c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800823e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008242:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	4013      	ands	r3, r2
 8008248:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800824a:	68fb      	ldr	r3, [r7, #12]
}
 800824c:	bf00      	nop
 800824e:	3714      	adds	r7, #20
 8008250:	46bd      	mov	sp, r7
 8008252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008256:	4770      	bx	lr

08008258 <LL_APB2_GRP1_EnableClock>:
{
 8008258:	b480      	push	{r7}
 800825a:	b085      	sub	sp, #20
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8008260:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008264:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008266:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4313      	orrs	r3, r2
 800826e:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8008270:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008274:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	4013      	ands	r3, r2
 800827a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800827c:	68fb      	ldr	r3, [r7, #12]
}
 800827e:	bf00      	nop
 8008280:	3714      	adds	r7, #20
 8008282:	46bd      	mov	sp, r7
 8008284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008288:	4770      	bx	lr
	...

0800828c <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b082      	sub	sp, #8
 8008290:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8008292:	2300      	movs	r3, #0
 8008294:	607b      	str	r3, [r7, #4]

  hbus_spi1.Instance  = BUS_SPI1_INSTANCE;
 8008296:	4b11      	ldr	r3, [pc, #68]	@ (80082dc <BSP_SPI1_Init+0x50>)
 8008298:	4a11      	ldr	r2, [pc, #68]	@ (80082e0 <BSP_SPI1_Init+0x54>)
 800829a:	601a      	str	r2, [r3, #0]

  if (HAL_SPI_GetState(&hbus_spi1) == HAL_SPI_STATE_RESET)
 800829c:	480f      	ldr	r0, [pc, #60]	@ (80082dc <BSP_SPI1_Init+0x50>)
 800829e:	f004 f94b 	bl	800c538 <HAL_SPI_GetState>
 80082a2:	4603      	mov	r3, r0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d114      	bne.n	80082d2 <BSP_SPI1_Init+0x46>
  {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0)
    /* Init the SPI Msp */
    SPI1_MspInit(&hbus_spi1);
 80082a8:	480c      	ldr	r0, [pc, #48]	@ (80082dc <BSP_SPI1_Init+0x50>)
 80082aa:	f000 f862 	bl	8008372 <SPI1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    /* Init the SPI */
    if (MX_SPI1_Init(&hbus_spi1, SPI_GetPrescaler( HAL_RCC_GetPCLK1Freq(), BUS_SPI1_BAUDRATE)) != HAL_OK)
 80082ae:	f002 fed1 	bl	800b054 <HAL_RCC_GetPCLK1Freq>
 80082b2:	4603      	mov	r3, r0
 80082b4:	490b      	ldr	r1, [pc, #44]	@ (80082e4 <BSP_SPI1_Init+0x58>)
 80082b6:	4618      	mov	r0, r3
 80082b8:	f000 f88c 	bl	80083d4 <SPI_GetPrescaler>
 80082bc:	4603      	mov	r3, r0
 80082be:	4619      	mov	r1, r3
 80082c0:	4806      	ldr	r0, [pc, #24]	@ (80082dc <BSP_SPI1_Init+0x50>)
 80082c2:	f7fa fe0f 	bl	8002ee4 <MX_SPI1_Init>
 80082c6:	4603      	mov	r3, r0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d002      	beq.n	80082d2 <BSP_SPI1_Init+0x46>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 80082cc:	f06f 0307 	mvn.w	r3, #7
 80082d0:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 80082d2:	687b      	ldr	r3, [r7, #4]
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3708      	adds	r7, #8
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}
 80082dc:	20000d90 	.word	0x20000d90
 80082e0:	40013000 	.word	0x40013000
 80082e4:	00bebc20 	.word	0x00bebc20

080082e8 <BSP_SPI1_Send>:
  * @param  pData  Pointer to data buffer to send
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_Send(uint8_t *pData, uint16_t Length)
{  
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	460b      	mov	r3, r1
 80082f2:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 80082f4:	2300      	movs	r3, #0
 80082f6:	60fb      	str	r3, [r7, #12]
  
  if(HAL_SPI_Transmit(&hbus_spi1, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 80082f8:	887a      	ldrh	r2, [r7, #2]
 80082fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80082fe:	6879      	ldr	r1, [r7, #4]
 8008300:	4806      	ldr	r0, [pc, #24]	@ (800831c <BSP_SPI1_Send+0x34>)
 8008302:	f003 fd84 	bl	800be0e <HAL_SPI_Transmit>
 8008306:	4603      	mov	r3, r0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d101      	bne.n	8008310 <BSP_SPI1_Send+0x28>
  {
    ret = BSP_ERROR_NONE;
 800830c:	2300      	movs	r3, #0
 800830e:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008310:	68fb      	ldr	r3, [r7, #12]
}
 8008312:	4618      	mov	r0, r3
 8008314:	3710      	adds	r7, #16
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	20000d90 	.word	0x20000d90

08008320 <BSP_SPI1_Recv>:
  * @param  pData  Pointer to data buffer to receive
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t  BSP_SPI1_Recv(uint8_t *pData, uint16_t Length)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b086      	sub	sp, #24
 8008324:	af02      	add	r7, sp, #8
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	460b      	mov	r3, r1
 800832a:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 800832c:	f06f 0305 	mvn.w	r3, #5
 8008330:	60fb      	str	r3, [r7, #12]
  uint32_t tx_data = 0xFFFFFFFFU;
 8008332:	f04f 33ff 	mov.w	r3, #4294967295
 8008336:	60bb      	str	r3, [r7, #8]

  if(HAL_SPI_TransmitReceive(&hbus_spi1, (uint8_t*)&tx_data, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 8008338:	887b      	ldrh	r3, [r7, #2]
 800833a:	f107 0108 	add.w	r1, r7, #8
 800833e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008342:	9200      	str	r2, [sp, #0]
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	4806      	ldr	r0, [pc, #24]	@ (8008360 <BSP_SPI1_Recv+0x40>)
 8008348:	f003 fed7 	bl	800c0fa <HAL_SPI_TransmitReceive>
 800834c:	4603      	mov	r3, r0
 800834e:	2b00      	cmp	r3, #0
 8008350:	d101      	bne.n	8008356 <BSP_SPI1_Recv+0x36>
  {
    ret = BSP_ERROR_NONE;
 8008352:	2300      	movs	r3, #0
 8008354:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008356:	68fb      	ldr	r3, [r7, #12]
}
 8008358:	4618      	mov	r0, r3
 800835a:	3710      	adds	r7, #16
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}
 8008360:	20000d90 	.word	0x20000d90

08008364 <BSP_GetTick>:
/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8008368:	f000 fd40 	bl	8008dec <HAL_GetTick>
 800836c:	4603      	mov	r3, r0
}
 800836e:	4618      	mov	r0, r3
 8008370:	bd80      	pop	{r7, pc}

08008372 <SPI1_MspInit>:
  * @brief  Initializes SPI MSP.
  * @param  hspi  SPI handler
  * @retval None
  */
static void SPI1_MspInit(SPI_HandleTypeDef* hspi)
{
 8008372:	b580      	push	{r7, lr}
 8008374:	b088      	sub	sp, #32
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock  */
  BUS_SPI1_CLOCK_ENABLE();
 800837a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800837e:	f7ff ff6b 	bl	8008258 <LL_APB2_GRP1_EnableClock>

  /* enable SPIx gpio clock */
  BUS_SPI1_GPIO_CLKA_ENABLE();
 8008382:	2001      	movs	r0, #1
 8008384:	f7ff ff4f 	bl	8008226 <LL_AHB2_GRP1_EnableClock>

  /* configure SPIx SCK, MOSI */
  GPIO_InitStructure.Pin       = BUS_SPI1_MOSI_PIN;
 8008388:	2380      	movs	r3, #128	@ 0x80
 800838a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 800838c:	2302      	movs	r3, #2
 800838e:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 8008390:	2302      	movs	r3, #2
 8008392:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 8008394:	2300      	movs	r3, #0
 8008396:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 8008398:	2305      	movs	r3, #5
 800839a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 800839c:	f107 030c 	add.w	r3, r7, #12
 80083a0:	4619      	mov	r1, r3
 80083a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80083a6:	f001 f993 	bl	80096d0 <HAL_GPIO_Init>
  
  GPIO_InitStructure.Pin       = BUS_SPI1_SCK_PIN;
 80083aa:	2302      	movs	r3, #2
 80083ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 80083ae:	2302      	movs	r3, #2
 80083b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 80083b2:	2302      	movs	r3, #2
 80083b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 80083b6:	2300      	movs	r3, #0
 80083b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 80083ba:	2305      	movs	r3, #5
 80083bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 80083be:	f107 030c 	add.w	r3, r7, #12
 80083c2:	4619      	mov	r1, r3
 80083c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80083c8:	f001 f982 	bl	80096d0 <HAL_GPIO_Init>

}
 80083cc:	bf00      	nop
 80083ce:	3720      	adds	r7, #32
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}

080083d4 <SPI_GetPrescaler>:
  * @param  clock_src_freq : SPI source clock in HZ.
  * @param  baudfreq_mbps : SPI baud freq in mbps.
  * @retval Prescaler divisor
  */
static uint32_t SPI_GetPrescaler( uint32_t clock_src_freq, uint32_t baudfreq_mbps )
{
 80083d4:	b480      	push	{r7}
 80083d6:	b087      	sub	sp, #28
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
 80083dc:	6039      	str	r1, [r7, #0]
  uint32_t divisor = 0;
 80083de:	2300      	movs	r3, #0
 80083e0:	617b      	str	r3, [r7, #20]
  uint32_t spi_clk = clock_src_freq;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	613b      	str	r3, [r7, #16]
  uint32_t presc = 0;
 80083e6:	2300      	movs	r3, #0
 80083e8:	60fb      	str	r3, [r7, #12]
    SPI_BAUDRATEPRESCALER_64,
    SPI_BAUDRATEPRESCALER_128,
    SPI_BAUDRATEPRESCALER_256,
  };

  while( spi_clk > baudfreq_mbps)
 80083ea:	e00d      	b.n	8008408 <SPI_GetPrescaler+0x34>
  {
    presc = baudfreq[divisor];
 80083ec:	4a0d      	ldr	r2, [pc, #52]	@ (8008424 <SPI_GetPrescaler+0x50>)
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80083f4:	60fb      	str	r3, [r7, #12]
    if (++divisor > 7U)
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	3301      	adds	r3, #1
 80083fa:	617b      	str	r3, [r7, #20]
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	2b07      	cmp	r3, #7
 8008400:	d807      	bhi.n	8008412 <SPI_GetPrescaler+0x3e>
      break;

    spi_clk= ( spi_clk >> 1);
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	085b      	lsrs	r3, r3, #1
 8008406:	613b      	str	r3, [r7, #16]
  while( spi_clk > baudfreq_mbps)
 8008408:	693a      	ldr	r2, [r7, #16]
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	429a      	cmp	r2, r3
 800840e:	d8ed      	bhi.n	80083ec <SPI_GetPrescaler+0x18>
 8008410:	e000      	b.n	8008414 <SPI_GetPrescaler+0x40>
      break;
 8008412:	bf00      	nop
  }

  return presc;
 8008414:	68fb      	ldr	r3, [r7, #12]
}
 8008416:	4618      	mov	r0, r3
 8008418:	371c      	adds	r7, #28
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr
 8008422:	bf00      	nop
 8008424:	0801a900 	.word	0x0801a900

08008428 <LL_AHB2_GRP1_EnableClock>:
{
 8008428:	b480      	push	{r7}
 800842a:	b085      	sub	sp, #20
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8008430:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008434:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008436:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	4313      	orrs	r3, r2
 800843e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8008440:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008444:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4013      	ands	r3, r2
 800844a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800844c:	68fb      	ldr	r3, [r7, #12]
}
 800844e:	bf00      	nop
 8008450:	3714      	adds	r7, #20
 8008452:	46bd      	mov	sp, r7
 8008454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008458:	4770      	bx	lr
	...

0800845c <BSP_LCD_Init>:
  * @param  Instance LCD Instance
  * @param  Orientation LCD_ORIENTATION_LANDSCAPE
  * @retval BSP status
  */
int32_t BSP_LCD_Init(uint32_t Instance, uint32_t Orientation)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b084      	sub	sp, #16
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8008466:	2300      	movs	r3, #0
 8008468:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR )
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d003      	beq.n	8008478 <BSP_LCD_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8008470:	f06f 0301 	mvn.w	r3, #1
 8008474:	60fb      	str	r3, [r7, #12]
 8008476:	e032      	b.n	80084de <BSP_LCD_Init+0x82>
  }
  else
  {
    if(Orientation == LCD_ORIENTATION_LANDSCAPE)
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d113      	bne.n	80084a6 <BSP_LCD_Init+0x4a>
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_WIDTH;
 800847e:	491a      	ldr	r1, [pc, #104]	@ (80084e8 <BSP_LCD_Init+0x8c>)
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	4613      	mov	r3, r2
 8008484:	005b      	lsls	r3, r3, #1
 8008486:	4413      	add	r3, r2
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	440b      	add	r3, r1
 800848c:	2280      	movs	r2, #128	@ 0x80
 800848e:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_HEIGHT;
 8008490:	4915      	ldr	r1, [pc, #84]	@ (80084e8 <BSP_LCD_Init+0x8c>)
 8008492:	687a      	ldr	r2, [r7, #4]
 8008494:	4613      	mov	r3, r2
 8008496:	005b      	lsls	r3, r3, #1
 8008498:	4413      	add	r3, r2
 800849a:	009b      	lsls	r3, r3, #2
 800849c:	440b      	add	r3, r1
 800849e:	3304      	adds	r3, #4
 80084a0:	2240      	movs	r2, #64	@ 0x40
 80084a2:	601a      	str	r2, [r3, #0]
 80084a4:	e012      	b.n	80084cc <BSP_LCD_Init+0x70>
    }
    else
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_HEIGHT;
 80084a6:	4910      	ldr	r1, [pc, #64]	@ (80084e8 <BSP_LCD_Init+0x8c>)
 80084a8:	687a      	ldr	r2, [r7, #4]
 80084aa:	4613      	mov	r3, r2
 80084ac:	005b      	lsls	r3, r3, #1
 80084ae:	4413      	add	r3, r2
 80084b0:	009b      	lsls	r3, r3, #2
 80084b2:	440b      	add	r3, r1
 80084b4:	2240      	movs	r2, #64	@ 0x40
 80084b6:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_WIDTH;
 80084b8:	490b      	ldr	r1, [pc, #44]	@ (80084e8 <BSP_LCD_Init+0x8c>)
 80084ba:	687a      	ldr	r2, [r7, #4]
 80084bc:	4613      	mov	r3, r2
 80084be:	005b      	lsls	r3, r3, #1
 80084c0:	4413      	add	r3, r2
 80084c2:	009b      	lsls	r3, r3, #2
 80084c4:	440b      	add	r3, r1
 80084c6:	3304      	adds	r3, #4
 80084c8:	2280      	movs	r2, #128	@ 0x80
 80084ca:	601a      	str	r2, [r3, #0]
    }
    
    /* registers the function and initialize the controller */
    if(SSD1315_Probe(Orientation) != BSP_ERROR_NONE)
 80084cc:	6838      	ldr	r0, [r7, #0]
 80084ce:	f000 fb27 	bl	8008b20 <SSD1315_Probe>
 80084d2:	4603      	mov	r3, r0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d002      	beq.n	80084de <BSP_LCD_Init+0x82>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80084d8:	f06f 0306 	mvn.w	r3, #6
 80084dc:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80084de:	68fb      	ldr	r3, [r7, #12]
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3710      	adds	r7, #16
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}
 80084e8:	20000df8 	.word	0x20000df8

080084ec <BSP_LCD_GetPixelFormat>:
  * @param  Instance LCD Instance
  * @param  PixelFormat Active LCD Pixel Format
  * @retval BSP status
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b085      	sub	sp, #20
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
 80084f4:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80084f6:	2300      	movs	r3, #0
 80084f8:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d003      	beq.n	8008508 <BSP_LCD_GetPixelFormat+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8008500:	f06f 0301 	mvn.w	r3, #1
 8008504:	60fb      	str	r3, [r7, #12]
 8008506:	e002      	b.n	800850e <BSP_LCD_GetPixelFormat+0x22>
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8008508:	f06f 030a 	mvn.w	r3, #10
 800850c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800850e:	68fb      	ldr	r3, [r7, #12]
}
 8008510:	4618      	mov	r0, r3
 8008512:	3714      	adds	r7, #20
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr

0800851c <BSP_LCD_GetXSize>:
  * @param  Instance LCD Instance
  * @param  pXSize pointer to Used LCD X size
  * @retval BSP status
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *pXSize)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8008526:	2300      	movs	r3, #0
 8008528:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d003      	beq.n	8008538 <BSP_LCD_GetXSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8008530:	f06f 0301 	mvn.w	r3, #1
 8008534:	60fb      	str	r3, [r7, #12]
 8008536:	e01d      	b.n	8008574 <BSP_LCD_GetXSize+0x58>
  }
  else if(LcdDrv->GetXSize != NULL)
 8008538:	4b11      	ldr	r3, [pc, #68]	@ (8008580 <BSP_LCD_GetXSize+0x64>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800853e:	2b00      	cmp	r3, #0
 8008540:	d00e      	beq.n	8008560 <BSP_LCD_GetXSize+0x44>
  {
    if(LcdDrv->GetXSize(LcdCompObj, pXSize) < 0)
 8008542:	4b0f      	ldr	r3, [pc, #60]	@ (8008580 <BSP_LCD_GetXSize+0x64>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008548:	4a0e      	ldr	r2, [pc, #56]	@ (8008584 <BSP_LCD_GetXSize+0x68>)
 800854a:	6812      	ldr	r2, [r2, #0]
 800854c:	6839      	ldr	r1, [r7, #0]
 800854e:	4610      	mov	r0, r2
 8008550:	4798      	blx	r3
 8008552:	4603      	mov	r3, r0
 8008554:	2b00      	cmp	r3, #0
 8008556:	da0d      	bge.n	8008574 <BSP_LCD_GetXSize+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8008558:	f06f 0304 	mvn.w	r3, #4
 800855c:	60fb      	str	r3, [r7, #12]
 800855e:	e009      	b.n	8008574 <BSP_LCD_GetXSize+0x58>
    }
  }
  else
  {
    *pXSize = LcdCtx[Instance].Width;
 8008560:	4909      	ldr	r1, [pc, #36]	@ (8008588 <BSP_LCD_GetXSize+0x6c>)
 8008562:	687a      	ldr	r2, [r7, #4]
 8008564:	4613      	mov	r3, r2
 8008566:	005b      	lsls	r3, r3, #1
 8008568:	4413      	add	r3, r2
 800856a:	009b      	lsls	r3, r3, #2
 800856c:	440b      	add	r3, r1
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	601a      	str	r2, [r3, #0]
  }
  
  return ret;
 8008574:	68fb      	ldr	r3, [r7, #12]
}
 8008576:	4618      	mov	r0, r3
 8008578:	3710      	adds	r7, #16
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop
 8008580:	20000e04 	.word	0x20000e04
 8008584:	20000df4 	.word	0x20000df4
 8008588:	20000df8 	.word	0x20000df8

0800858c <BSP_LCD_GetYSize>:
  * @param  Instance LCD Instance
  * @param  pYSize pointer to Used LCD Y size
  * @retval BSP status
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *pYSize)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b084      	sub	sp, #16
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8008596:	2300      	movs	r3, #0
 8008598:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d003      	beq.n	80085a8 <BSP_LCD_GetYSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80085a0:	f06f 0301 	mvn.w	r3, #1
 80085a4:	60fb      	str	r3, [r7, #12]
 80085a6:	e01e      	b.n	80085e6 <BSP_LCD_GetYSize+0x5a>
  }
  else if(LcdDrv->GetYSize != NULL)
 80085a8:	4b11      	ldr	r3, [pc, #68]	@ (80085f0 <BSP_LCD_GetYSize+0x64>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d00e      	beq.n	80085d0 <BSP_LCD_GetYSize+0x44>
  {
    if(LcdDrv->GetYSize(LcdCompObj, pYSize) < 0)
 80085b2:	4b0f      	ldr	r3, [pc, #60]	@ (80085f0 <BSP_LCD_GetYSize+0x64>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80085b8:	4a0e      	ldr	r2, [pc, #56]	@ (80085f4 <BSP_LCD_GetYSize+0x68>)
 80085ba:	6812      	ldr	r2, [r2, #0]
 80085bc:	6839      	ldr	r1, [r7, #0]
 80085be:	4610      	mov	r0, r2
 80085c0:	4798      	blx	r3
 80085c2:	4603      	mov	r3, r0
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	da0e      	bge.n	80085e6 <BSP_LCD_GetYSize+0x5a>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80085c8:	f06f 0304 	mvn.w	r3, #4
 80085cc:	60fb      	str	r3, [r7, #12]
 80085ce:	e00a      	b.n	80085e6 <BSP_LCD_GetYSize+0x5a>
    }
  }
  else
  {
    *pYSize = LcdCtx[Instance].Height;
 80085d0:	4909      	ldr	r1, [pc, #36]	@ (80085f8 <BSP_LCD_GetYSize+0x6c>)
 80085d2:	687a      	ldr	r2, [r7, #4]
 80085d4:	4613      	mov	r3, r2
 80085d6:	005b      	lsls	r3, r3, #1
 80085d8:	4413      	add	r3, r2
 80085da:	009b      	lsls	r3, r3, #2
 80085dc:	440b      	add	r3, r1
 80085de:	3304      	adds	r3, #4
 80085e0:	681a      	ldr	r2, [r3, #0]
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	601a      	str	r2, [r3, #0]
  }

  return ret;
 80085e6:	68fb      	ldr	r3, [r7, #12]
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3710      	adds	r7, #16
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}
 80085f0:	20000e04 	.word	0x20000e04
 80085f4:	20000df4 	.word	0x20000df4
 80085f8:	20000df8 	.word	0x20000df8

080085fc <BSP_LCD_DisplayOn>:
  * @brief  Switch On the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_DisplayOn(uint32_t Instance)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b084      	sub	sp, #16
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8008604:	2300      	movs	r3, #0
 8008606:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d003      	beq.n	8008616 <BSP_LCD_DisplayOn+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800860e:	f06f 0301 	mvn.w	r3, #1
 8008612:	60fb      	str	r3, [r7, #12]
 8008614:	e015      	b.n	8008642 <BSP_LCD_DisplayOn+0x46>
  }
  else if(LcdDrv->DisplayOn != NULL)
 8008616:	4b0d      	ldr	r3, [pc, #52]	@ (800864c <BSP_LCD_DisplayOn+0x50>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d00d      	beq.n	800863c <BSP_LCD_DisplayOn+0x40>
  {
    if(LcdDrv->DisplayOn(LcdCompObj) < 0)
 8008620:	4b0a      	ldr	r3, [pc, #40]	@ (800864c <BSP_LCD_DisplayOn+0x50>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	68db      	ldr	r3, [r3, #12]
 8008626:	4a0a      	ldr	r2, [pc, #40]	@ (8008650 <BSP_LCD_DisplayOn+0x54>)
 8008628:	6812      	ldr	r2, [r2, #0]
 800862a:	4610      	mov	r0, r2
 800862c:	4798      	blx	r3
 800862e:	4603      	mov	r3, r0
 8008630:	2b00      	cmp	r3, #0
 8008632:	da06      	bge.n	8008642 <BSP_LCD_DisplayOn+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8008634:	f06f 0304 	mvn.w	r3, #4
 8008638:	60fb      	str	r3, [r7, #12]
 800863a:	e002      	b.n	8008642 <BSP_LCD_DisplayOn+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800863c:	f06f 030a 	mvn.w	r3, #10
 8008640:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8008642:	68fb      	ldr	r3, [r7, #12]
}
 8008644:	4618      	mov	r0, r3
 8008646:	3710      	adds	r7, #16
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}
 800864c:	20000e04 	.word	0x20000e04
 8008650:	20000df4 	.word	0x20000df4

08008654 <BSP_LCD_Refresh>:
  * @brief  Refresh the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_Refresh(uint32_t Instance)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b084      	sub	sp, #16
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 800865c:	2300      	movs	r3, #0
 800865e:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d003      	beq.n	800866e <BSP_LCD_Refresh+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8008666:	f06f 0301 	mvn.w	r3, #1
 800866a:	60fb      	str	r3, [r7, #12]
 800866c:	e015      	b.n	800869a <BSP_LCD_Refresh+0x46>
  }
  else if(LcdDrv->Refresh != NULL)
 800866e:	4b0d      	ldr	r3, [pc, #52]	@ (80086a4 <BSP_LCD_Refresh+0x50>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008674:	2b00      	cmp	r3, #0
 8008676:	d00d      	beq.n	8008694 <BSP_LCD_Refresh+0x40>
  {
    if(LcdDrv->Refresh(LcdCompObj) < 0)
 8008678:	4b0a      	ldr	r3, [pc, #40]	@ (80086a4 <BSP_LCD_Refresh+0x50>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800867e:	4a0a      	ldr	r2, [pc, #40]	@ (80086a8 <BSP_LCD_Refresh+0x54>)
 8008680:	6812      	ldr	r2, [r2, #0]
 8008682:	4610      	mov	r0, r2
 8008684:	4798      	blx	r3
 8008686:	4603      	mov	r3, r0
 8008688:	2b00      	cmp	r3, #0
 800868a:	da06      	bge.n	800869a <BSP_LCD_Refresh+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800868c:	f06f 0304 	mvn.w	r3, #4
 8008690:	60fb      	str	r3, [r7, #12]
 8008692:	e002      	b.n	800869a <BSP_LCD_Refresh+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8008694:	f06f 030a 	mvn.w	r3, #10
 8008698:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800869a:	68fb      	ldr	r3, [r7, #12]
}
 800869c:	4618      	mov	r0, r3
 800869e:	3710      	adds	r7, #16
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}
 80086a4:	20000e04 	.word	0x20000e04
 80086a8:	20000df4 	.word	0x20000df4

080086ac <BSP_LCD_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Pointer to Bmp picture address in the internal Flash
  * @retval BSP status
  */
int32_t BSP_LCD_DrawBitmap(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 80086ac:	b590      	push	{r4, r7, lr}
 80086ae:	b087      	sub	sp, #28
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	60f8      	str	r0, [r7, #12]
 80086b4:	60b9      	str	r1, [r7, #8]
 80086b6:	607a      	str	r2, [r7, #4]
 80086b8:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80086ba:	2300      	movs	r3, #0
 80086bc:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d003      	beq.n	80086cc <BSP_LCD_DrawBitmap+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80086c4:	f06f 0301 	mvn.w	r3, #1
 80086c8:	617b      	str	r3, [r7, #20]
 80086ca:	e017      	b.n	80086fc <BSP_LCD_DrawBitmap+0x50>
  }
  else if(LcdDrv->DrawBitmap != NULL)
 80086cc:	4b0e      	ldr	r3, [pc, #56]	@ (8008708 <BSP_LCD_DrawBitmap+0x5c>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d00f      	beq.n	80086f6 <BSP_LCD_DrawBitmap+0x4a>
  {
    /* Draw the bitmap on LCD */
    if (LcdDrv->DrawBitmap(LcdCompObj, Xpos, Ypos, pBmp) < 0)
 80086d6:	4b0c      	ldr	r3, [pc, #48]	@ (8008708 <BSP_LCD_DrawBitmap+0x5c>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80086dc:	4b0b      	ldr	r3, [pc, #44]	@ (800870c <BSP_LCD_DrawBitmap+0x60>)
 80086de:	6818      	ldr	r0, [r3, #0]
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	68b9      	ldr	r1, [r7, #8]
 80086e6:	47a0      	blx	r4
 80086e8:	4603      	mov	r3, r0
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	da06      	bge.n	80086fc <BSP_LCD_DrawBitmap+0x50>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80086ee:	f06f 0304 	mvn.w	r3, #4
 80086f2:	617b      	str	r3, [r7, #20]
 80086f4:	e002      	b.n	80086fc <BSP_LCD_DrawBitmap+0x50>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80086f6:	f06f 030a 	mvn.w	r3, #10
 80086fa:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80086fc:	697b      	ldr	r3, [r7, #20]
}
 80086fe:	4618      	mov	r0, r3
 8008700:	371c      	adds	r7, #28
 8008702:	46bd      	mov	sp, r7
 8008704:	bd90      	pop	{r4, r7, pc}
 8008706:	bf00      	nop
 8008708:	20000e04 	.word	0x20000e04
 800870c:	20000df4 	.word	0x20000df4

08008710 <BSP_LCD_FillRGBRect>:
  * @param  Width width of the rectangle to fill.
  * @param  Height height of the rectangle to fill.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8008710:	b590      	push	{r4, r7, lr}
 8008712:	b089      	sub	sp, #36	@ 0x24
 8008714:	af02      	add	r7, sp, #8
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	607a      	str	r2, [r7, #4]
 800871c:	603b      	str	r3, [r7, #0]
   int32_t ret = BSP_ERROR_NONE;
 800871e:	2300      	movs	r3, #0
 8008720:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d003      	beq.n	8008730 <BSP_LCD_FillRGBRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8008728:	f06f 0301 	mvn.w	r3, #1
 800872c:	617b      	str	r3, [r7, #20]
 800872e:	e01b      	b.n	8008768 <BSP_LCD_FillRGBRect+0x58>
  }
  else if(LcdDrv->FillRGBRect != NULL)
 8008730:	4b10      	ldr	r3, [pc, #64]	@ (8008774 <BSP_LCD_FillRGBRect+0x64>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008736:	2b00      	cmp	r3, #0
 8008738:	d013      	beq.n	8008762 <BSP_LCD_FillRGBRect+0x52>
  {
    /* shift bitmap on LCD */
    if (LcdDrv->FillRGBRect(LcdCompObj, Xpos, Ypos, pData, Width, Height) < 0)
 800873a:	4b0e      	ldr	r3, [pc, #56]	@ (8008774 <BSP_LCD_FillRGBRect+0x64>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 8008740:	4b0d      	ldr	r3, [pc, #52]	@ (8008778 <BSP_LCD_FillRGBRect+0x68>)
 8008742:	6818      	ldr	r0, [r3, #0]
 8008744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008746:	9301      	str	r3, [sp, #4]
 8008748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800874a:	9300      	str	r3, [sp, #0]
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	687a      	ldr	r2, [r7, #4]
 8008750:	68b9      	ldr	r1, [r7, #8]
 8008752:	47a0      	blx	r4
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	da06      	bge.n	8008768 <BSP_LCD_FillRGBRect+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800875a:	f06f 0304 	mvn.w	r3, #4
 800875e:	617b      	str	r3, [r7, #20]
 8008760:	e002      	b.n	8008768 <BSP_LCD_FillRGBRect+0x58>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8008762:	f06f 030a 	mvn.w	r3, #10
 8008766:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8008768:	697b      	ldr	r3, [r7, #20]
}
 800876a:	4618      	mov	r0, r3
 800876c:	371c      	adds	r7, #28
 800876e:	46bd      	mov	sp, r7
 8008770:	bd90      	pop	{r4, r7, pc}
 8008772:	bf00      	nop
 8008774:	20000e04 	.word	0x20000e04
 8008778:	20000df4 	.word	0x20000df4

0800877c <BSP_LCD_DrawHLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawHLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 800877c:	b590      	push	{r4, r7, lr}
 800877e:	b089      	sub	sp, #36	@ 0x24
 8008780:	af02      	add	r7, sp, #8
 8008782:	60f8      	str	r0, [r7, #12]
 8008784:	60b9      	str	r1, [r7, #8]
 8008786:	607a      	str	r2, [r7, #4]
 8008788:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800878a:	2300      	movs	r3, #0
 800878c:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d003      	beq.n	800879c <BSP_LCD_DrawHLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8008794:	f06f 0301 	mvn.w	r3, #1
 8008798:	617b      	str	r3, [r7, #20]
 800879a:	e019      	b.n	80087d0 <BSP_LCD_DrawHLine+0x54>
  }

  else if(LcdDrv->DrawHLine != NULL)
 800879c:	4b0f      	ldr	r3, [pc, #60]	@ (80087dc <BSP_LCD_DrawHLine+0x60>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d011      	beq.n	80087ca <BSP_LCD_DrawHLine+0x4e>
  {
    /* Draw the horizontal line on LCD */
    if (LcdDrv->DrawHLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 80087a6:	4b0d      	ldr	r3, [pc, #52]	@ (80087dc <BSP_LCD_DrawHLine+0x60>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80087ac:	4b0c      	ldr	r3, [pc, #48]	@ (80087e0 <BSP_LCD_DrawHLine+0x64>)
 80087ae:	6818      	ldr	r0, [r3, #0]
 80087b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b2:	9300      	str	r3, [sp, #0]
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	68b9      	ldr	r1, [r7, #8]
 80087ba:	47a0      	blx	r4
 80087bc:	4603      	mov	r3, r0
 80087be:	2b00      	cmp	r3, #0
 80087c0:	da06      	bge.n	80087d0 <BSP_LCD_DrawHLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80087c2:	f06f 0304 	mvn.w	r3, #4
 80087c6:	617b      	str	r3, [r7, #20]
 80087c8:	e002      	b.n	80087d0 <BSP_LCD_DrawHLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80087ca:	f06f 030a 	mvn.w	r3, #10
 80087ce:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80087d0:	697b      	ldr	r3, [r7, #20]
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	371c      	adds	r7, #28
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd90      	pop	{r4, r7, pc}
 80087da:	bf00      	nop
 80087dc:	20000e04 	.word	0x20000e04
 80087e0:	20000df4 	.word	0x20000df4

080087e4 <BSP_LCD_DrawVLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawVLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80087e4:	b590      	push	{r4, r7, lr}
 80087e6:	b089      	sub	sp, #36	@ 0x24
 80087e8:	af02      	add	r7, sp, #8
 80087ea:	60f8      	str	r0, [r7, #12]
 80087ec:	60b9      	str	r1, [r7, #8]
 80087ee:	607a      	str	r2, [r7, #4]
 80087f0:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80087f2:	2300      	movs	r3, #0
 80087f4:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d003      	beq.n	8008804 <BSP_LCD_DrawVLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80087fc:	f06f 0301 	mvn.w	r3, #1
 8008800:	617b      	str	r3, [r7, #20]
 8008802:	e019      	b.n	8008838 <BSP_LCD_DrawVLine+0x54>
  }
  else if(LcdDrv->DrawVLine != NULL)
 8008804:	4b0f      	ldr	r3, [pc, #60]	@ (8008844 <BSP_LCD_DrawVLine+0x60>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800880a:	2b00      	cmp	r3, #0
 800880c:	d011      	beq.n	8008832 <BSP_LCD_DrawVLine+0x4e>
  {
    /* Draw the vertical line on LCD */
    if (LcdDrv->DrawVLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 800880e:	4b0d      	ldr	r3, [pc, #52]	@ (8008844 <BSP_LCD_DrawVLine+0x60>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	6d1c      	ldr	r4, [r3, #80]	@ 0x50
 8008814:	4b0c      	ldr	r3, [pc, #48]	@ (8008848 <BSP_LCD_DrawVLine+0x64>)
 8008816:	6818      	ldr	r0, [r3, #0]
 8008818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800881a:	9300      	str	r3, [sp, #0]
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	687a      	ldr	r2, [r7, #4]
 8008820:	68b9      	ldr	r1, [r7, #8]
 8008822:	47a0      	blx	r4
 8008824:	4603      	mov	r3, r0
 8008826:	2b00      	cmp	r3, #0
 8008828:	da06      	bge.n	8008838 <BSP_LCD_DrawVLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800882a:	f06f 0304 	mvn.w	r3, #4
 800882e:	617b      	str	r3, [r7, #20]
 8008830:	e002      	b.n	8008838 <BSP_LCD_DrawVLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8008832:	f06f 030a 	mvn.w	r3, #10
 8008836:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8008838:	697b      	ldr	r3, [r7, #20]
}
 800883a:	4618      	mov	r0, r3
 800883c:	371c      	adds	r7, #28
 800883e:	46bd      	mov	sp, r7
 8008840:	bd90      	pop	{r4, r7, pc}
 8008842:	bf00      	nop
 8008844:	20000e04 	.word	0x20000e04
 8008848:	20000df4 	.word	0x20000df4

0800884c <BSP_LCD_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Color of rectangle
  * @retval BSP status
  */
int32_t BSP_LCD_FillRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 800884c:	b590      	push	{r4, r7, lr}
 800884e:	b089      	sub	sp, #36	@ 0x24
 8008850:	af02      	add	r7, sp, #8
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	60b9      	str	r1, [r7, #8]
 8008856:	607a      	str	r2, [r7, #4]
 8008858:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800885a:	2300      	movs	r3, #0
 800885c:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d003      	beq.n	800886c <BSP_LCD_FillRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8008864:	f06f 0301 	mvn.w	r3, #1
 8008868:	617b      	str	r3, [r7, #20]
 800886a:	e012      	b.n	8008892 <BSP_LCD_FillRect+0x46>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, Xpos, Ypos, Width, Height, Color) < 0)
 800886c:	4b0b      	ldr	r3, [pc, #44]	@ (800889c <BSP_LCD_FillRect+0x50>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 8008872:	4b0b      	ldr	r3, [pc, #44]	@ (80088a0 <BSP_LCD_FillRect+0x54>)
 8008874:	6818      	ldr	r0, [r3, #0]
 8008876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008878:	9301      	str	r3, [sp, #4]
 800887a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800887c:	9300      	str	r3, [sp, #0]
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	68b9      	ldr	r1, [r7, #8]
 8008884:	47a0      	blx	r4
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	da02      	bge.n	8008892 <BSP_LCD_FillRect+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800888c:	f06f 0304 	mvn.w	r3, #4
 8008890:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8008892:	697b      	ldr	r3, [r7, #20]
}
 8008894:	4618      	mov	r0, r3
 8008896:	371c      	adds	r7, #28
 8008898:	46bd      	mov	sp, r7
 800889a:	bd90      	pop	{r4, r7, pc}
 800889c:	20000e04 	.word	0x20000e04
 80088a0:	20000df4 	.word	0x20000df4

080088a4 <BSP_LCD_Clear>:
  * @param  Instance LCD Instance
  * @param  Color to set
  * @retval BSP status
  */
int32_t BSP_LCD_Clear(uint32_t Instance, uint32_t Color)
{
 80088a4:	b5b0      	push	{r4, r5, r7, lr}
 80088a6:	b086      	sub	sp, #24
 80088a8:	af02      	add	r7, sp, #8
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80088ae:	2300      	movs	r3, #0
 80088b0:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d003      	beq.n	80088c0 <BSP_LCD_Clear+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80088b8:	f06f 0301 	mvn.w	r3, #1
 80088bc:	60fb      	str	r3, [r7, #12]
 80088be:	e022      	b.n	8008906 <BSP_LCD_Clear+0x62>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, 0, 0, LcdCtx[Instance].Width, LcdCtx[Instance].Height, Color) < 0)
 80088c0:	4b13      	ldr	r3, [pc, #76]	@ (8008910 <BSP_LCD_Clear+0x6c>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 80088c6:	4b13      	ldr	r3, [pc, #76]	@ (8008914 <BSP_LCD_Clear+0x70>)
 80088c8:	6818      	ldr	r0, [r3, #0]
 80088ca:	4913      	ldr	r1, [pc, #76]	@ (8008918 <BSP_LCD_Clear+0x74>)
 80088cc:	687a      	ldr	r2, [r7, #4]
 80088ce:	4613      	mov	r3, r2
 80088d0:	005b      	lsls	r3, r3, #1
 80088d2:	4413      	add	r3, r2
 80088d4:	009b      	lsls	r3, r3, #2
 80088d6:	440b      	add	r3, r1
 80088d8:	6819      	ldr	r1, [r3, #0]
 80088da:	4d0f      	ldr	r5, [pc, #60]	@ (8008918 <BSP_LCD_Clear+0x74>)
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	4613      	mov	r3, r2
 80088e0:	005b      	lsls	r3, r3, #1
 80088e2:	4413      	add	r3, r2
 80088e4:	009b      	lsls	r3, r3, #2
 80088e6:	442b      	add	r3, r5
 80088e8:	3304      	adds	r3, #4
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	683a      	ldr	r2, [r7, #0]
 80088ee:	9201      	str	r2, [sp, #4]
 80088f0:	9300      	str	r3, [sp, #0]
 80088f2:	460b      	mov	r3, r1
 80088f4:	2200      	movs	r2, #0
 80088f6:	2100      	movs	r1, #0
 80088f8:	47a0      	blx	r4
 80088fa:	4603      	mov	r3, r0
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	da02      	bge.n	8008906 <BSP_LCD_Clear+0x62>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8008900:	f06f 0304 	mvn.w	r3, #4
 8008904:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8008906:	68fb      	ldr	r3, [r7, #12]
}
 8008908:	4618      	mov	r0, r3
 800890a:	3710      	adds	r7, #16
 800890c:	46bd      	mov	sp, r7
 800890e:	bdb0      	pop	{r4, r5, r7, pc}
 8008910:	20000e04 	.word	0x20000e04
 8008914:	20000df4 	.word	0x20000df4
 8008918:	20000df8 	.word	0x20000df8

0800891c <BSP_LCD_ReadPixel>:
  * @param  Ypos Y position
  * @param  Color pointer to RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_ReadPixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 800891c:	b590      	push	{r4, r7, lr}
 800891e:	b087      	sub	sp, #28
 8008920:	af00      	add	r7, sp, #0
 8008922:	60f8      	str	r0, [r7, #12]
 8008924:	60b9      	str	r1, [r7, #8]
 8008926:	607a      	str	r2, [r7, #4]
 8008928:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800892a:	2300      	movs	r3, #0
 800892c:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d003      	beq.n	800893c <BSP_LCD_ReadPixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8008934:	f06f 0301 	mvn.w	r3, #1
 8008938:	617b      	str	r3, [r7, #20]
 800893a:	e00e      	b.n	800895a <BSP_LCD_ReadPixel+0x3e>
  }
  else
  {
    if(LcdDrv->GetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 800893c:	4b09      	ldr	r3, [pc, #36]	@ (8008964 <BSP_LCD_ReadPixel+0x48>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
 8008942:	4b09      	ldr	r3, [pc, #36]	@ (8008968 <BSP_LCD_ReadPixel+0x4c>)
 8008944:	6818      	ldr	r0, [r3, #0]
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	68b9      	ldr	r1, [r7, #8]
 800894c:	47a0      	blx	r4
 800894e:	4603      	mov	r3, r0
 8008950:	2b00      	cmp	r3, #0
 8008952:	da02      	bge.n	800895a <BSP_LCD_ReadPixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8008954:	f06f 0304 	mvn.w	r3, #4
 8008958:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800895a:	697b      	ldr	r3, [r7, #20]
}
 800895c:	4618      	mov	r0, r3
 800895e:	371c      	adds	r7, #28
 8008960:	46bd      	mov	sp, r7
 8008962:	bd90      	pop	{r4, r7, pc}
 8008964:	20000e04 	.word	0x20000e04
 8008968:	20000df4 	.word	0x20000df4

0800896c <BSP_LCD_WritePixel>:
  * @param  Ypos Y position
  * @param  Color RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 800896c:	b590      	push	{r4, r7, lr}
 800896e:	b087      	sub	sp, #28
 8008970:	af00      	add	r7, sp, #0
 8008972:	60f8      	str	r0, [r7, #12]
 8008974:	60b9      	str	r1, [r7, #8]
 8008976:	607a      	str	r2, [r7, #4]
 8008978:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800897a:	2300      	movs	r3, #0
 800897c:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d003      	beq.n	800898c <BSP_LCD_WritePixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8008984:	f06f 0301 	mvn.w	r3, #1
 8008988:	617b      	str	r3, [r7, #20]
 800898a:	e00e      	b.n	80089aa <BSP_LCD_WritePixel+0x3e>
  }
  else
  {
    if(LcdDrv->SetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 800898c:	4b09      	ldr	r3, [pc, #36]	@ (80089b4 <BSP_LCD_WritePixel+0x48>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	6ddc      	ldr	r4, [r3, #92]	@ 0x5c
 8008992:	4b09      	ldr	r3, [pc, #36]	@ (80089b8 <BSP_LCD_WritePixel+0x4c>)
 8008994:	6818      	ldr	r0, [r3, #0]
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	68b9      	ldr	r1, [r7, #8]
 800899c:	47a0      	blx	r4
 800899e:	4603      	mov	r3, r0
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	da02      	bge.n	80089aa <BSP_LCD_WritePixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80089a4:	f06f 0304 	mvn.w	r3, #4
 80089a8:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 80089aa:	697b      	ldr	r3, [r7, #20]
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	371c      	adds	r7, #28
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd90      	pop	{r4, r7, pc}
 80089b4:	20000e04 	.word	0x20000e04
 80089b8:	20000df4 	.word	0x20000df4

080089bc <BSP_LCD_WriteReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_WriteReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b084      	sub	sp, #16
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	4603      	mov	r3, r0
 80089c4:	6039      	str	r1, [r7, #0]
 80089c6:	80fb      	strh	r3, [r7, #6]
 80089c8:	4613      	mov	r3, r2
 80089ca:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80089cc:	2300      	movs	r3, #0
 80089ce:	60fb      	str	r3, [r7, #12]

  /* Send Data */
  if((ret == BSP_ERROR_NONE) && (Length > 0U))
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d10d      	bne.n	80089f2 <BSP_LCD_WriteReg+0x36>
 80089d6:	88bb      	ldrh	r3, [r7, #4]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d00a      	beq.n	80089f2 <BSP_LCD_WriteReg+0x36>
  {
    if(BSP_LCD_SendData(pData, Length) != BSP_ERROR_NONE)
 80089dc:	88bb      	ldrh	r3, [r7, #4]
 80089de:	4619      	mov	r1, r3
 80089e0:	6838      	ldr	r0, [r7, #0]
 80089e2:	f000 f80b 	bl	80089fc <BSP_LCD_SendData>
 80089e6:	4603      	mov	r3, r0
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d002      	beq.n	80089f2 <BSP_LCD_WriteReg+0x36>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 80089ec:	f06f 0307 	mvn.w	r3, #7
 80089f0:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80089f2:	68fb      	ldr	r3, [r7, #12]
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3710      	adds	r7, #16
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}

080089fc <BSP_LCD_SendData>:
  * @param  pData pointer to data to write to LCD SRAM.
  * @param  Length length of data to write to LCD SRAM
  * @retval Error status
  */
int32_t BSP_LCD_SendData(uint8_t *pData, uint16_t Length)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	460b      	mov	r3, r1
 8008a06:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	60fb      	str	r3, [r7, #12]
  if(Length==1)
 8008a0c:	887b      	ldrh	r3, [r7, #2]
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d11b      	bne.n	8008a4a <BSP_LCD_SendData+0x4e>
  {
    /* Reset LCD control line CS */
    LCD_CS_LOW();
 8008a12:	2200      	movs	r2, #0
 8008a14:	2101      	movs	r1, #1
 8008a16:	4820      	ldr	r0, [pc, #128]	@ (8008a98 <BSP_LCD_SendData+0x9c>)
 8008a18:	f001 f8c0 	bl	8009b9c <HAL_GPIO_WritePin>
    LCD_DC_LOW();
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008a22:	481e      	ldr	r0, [pc, #120]	@ (8008a9c <BSP_LCD_SendData+0xa0>)
 8008a24:	f001 f8ba 	bl	8009b9c <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 8008a28:	887b      	ldrh	r3, [r7, #2]
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f7ff fc5b 	bl	80082e8 <BSP_SPI1_Send>
 8008a32:	4603      	mov	r3, r0
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d002      	beq.n	8008a3e <BSP_LCD_SendData+0x42>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 8008a38:	f06f 0307 	mvn.w	r3, #7
 8008a3c:	60fb      	str	r3, [r7, #12]
    }
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 8008a3e:	2201      	movs	r2, #1
 8008a40:	2101      	movs	r1, #1
 8008a42:	4815      	ldr	r0, [pc, #84]	@ (8008a98 <BSP_LCD_SendData+0x9c>)
 8008a44:	f001 f8aa 	bl	8009b9c <HAL_GPIO_WritePin>
 8008a48:	e020      	b.n	8008a8c <BSP_LCD_SendData+0x90>
  }
  else
  { 
    LCD_CS_LOW();
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	2101      	movs	r1, #1
 8008a4e:	4812      	ldr	r0, [pc, #72]	@ (8008a98 <BSP_LCD_SendData+0x9c>)
 8008a50:	f001 f8a4 	bl	8009b9c <HAL_GPIO_WritePin>
    LCD_DC_HIGH();
 8008a54:	2201      	movs	r2, #1
 8008a56:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008a5a:	4810      	ldr	r0, [pc, #64]	@ (8008a9c <BSP_LCD_SendData+0xa0>)
 8008a5c:	f001 f89e 	bl	8009b9c <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 8008a60:	887b      	ldrh	r3, [r7, #2]
 8008a62:	4619      	mov	r1, r3
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f7ff fc3f 	bl	80082e8 <BSP_SPI1_Send>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d002      	beq.n	8008a76 <BSP_LCD_SendData+0x7a>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 8008a70:	f06f 0307 	mvn.w	r3, #7
 8008a74:	60fb      	str	r3, [r7, #12]
    }
    LCD_DC_LOW() ;
 8008a76:	2200      	movs	r2, #0
 8008a78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008a7c:	4807      	ldr	r0, [pc, #28]	@ (8008a9c <BSP_LCD_SendData+0xa0>)
 8008a7e:	f001 f88d 	bl	8009b9c <HAL_GPIO_WritePin>
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 8008a82:	2201      	movs	r2, #1
 8008a84:	2101      	movs	r1, #1
 8008a86:	4804      	ldr	r0, [pc, #16]	@ (8008a98 <BSP_LCD_SendData+0x9c>)
 8008a88:	f001 f888 	bl	8009b9c <HAL_GPIO_WritePin>
  }
  
  return ret;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3710      	adds	r7, #16
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}
 8008a96:	bf00      	nop
 8008a98:	48001c00 	.word	0x48001c00
 8008a9c:	48000800 	.word	0x48000800

08008aa0 <BSP_LCD_ReadReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_ReadReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	6039      	str	r1, [r7, #0]
 8008aaa:	80fb      	strh	r3, [r7, #6]
 8008aac:	4613      	mov	r3, r2
 8008aae:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	60fb      	str	r3, [r7, #12]
  UNUSED(Length);
  
  /* Send Reg value to Read */
  if(BSP_LCD_WriteReg(Reg, pData, 0) != BSP_ERROR_NONE)
 8008ab4:	88fb      	ldrh	r3, [r7, #6]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	6839      	ldr	r1, [r7, #0]
 8008aba:	4618      	mov	r0, r3
 8008abc:	f7ff ff7e 	bl	80089bc <BSP_LCD_WriteReg>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d002      	beq.n	8008acc <BSP_LCD_ReadReg+0x2c>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8008ac6:	f06f 0307 	mvn.w	r3, #7
 8008aca:	60fb      	str	r3, [r7, #12]
  }
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8008acc:	2200      	movs	r2, #0
 8008ace:	2101      	movs	r1, #1
 8008ad0:	480c      	ldr	r0, [pc, #48]	@ (8008b04 <BSP_LCD_ReadReg+0x64>)
 8008ad2:	f001 f863 	bl	8009b9c <HAL_GPIO_WritePin>
  
  if (ret == BSP_ERROR_NONE)
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d109      	bne.n	8008af0 <BSP_LCD_ReadReg+0x50>
  { 
    if(BSP_SPI1_Recv(pData, 2) != BSP_ERROR_NONE)
 8008adc:	2102      	movs	r1, #2
 8008ade:	6838      	ldr	r0, [r7, #0]
 8008ae0:	f7ff fc1e 	bl	8008320 <BSP_SPI1_Recv>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d002      	beq.n	8008af0 <BSP_LCD_ReadReg+0x50>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8008aea:	f06f 0307 	mvn.w	r3, #7
 8008aee:	60fb      	str	r3, [r7, #12]
    }
  }
  /* Deselect : Chip Select high */
  LCD_CS_HIGH();
 8008af0:	2201      	movs	r2, #1
 8008af2:	2101      	movs	r1, #1
 8008af4:	4803      	ldr	r0, [pc, #12]	@ (8008b04 <BSP_LCD_ReadReg+0x64>)
 8008af6:	f001 f851 	bl	8009b9c <HAL_GPIO_WritePin>
  
  return ret;
 8008afa:	68fb      	ldr	r3, [r7, #12]
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3710      	adds	r7, #16
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}
 8008b04:	48001c00 	.word	0x48001c00

08008b08 <LCD_MspInit>:
/**
  * @brief  Initialize the BSP LTDC Msp.
  * @retval None
  */
static void LCD_MspInit(void)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	af00      	add	r7, sp, #0
  /* turn LCD on = drive pin low (active low) */
  LCD_CS_LOW();
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	2101      	movs	r1, #1
 8008b10:	4802      	ldr	r0, [pc, #8]	@ (8008b1c <LCD_MspInit+0x14>)
 8008b12:	f001 f843 	bl	8009b9c <HAL_GPIO_WritePin>
}
 8008b16:	bf00      	nop
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	bf00      	nop
 8008b1c:	48001c00 	.word	0x48001c00

08008b20 <SSD1315_Probe>:
  * @brief  Register Bus IOs for instance 0 if SSD1315 ID is OK
  * @param  Orientation
  * @retval BSP status
  */
static int32_t SSD1315_Probe(uint32_t Orientation)
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b088      	sub	sp, #32
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
  int32_t                 ret = BSP_ERROR_NONE;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	61fb      	str	r3, [r7, #28]
  SSD1315_IO_t            IOCtx;
  static SSD1315_Object_t SSD1315Obj;
  
  /* Configure the lcd driver : map to LCD_IO function*/
  IOCtx.Init             = LCD_IO_Init;
 8008b2c:	4b18      	ldr	r3, [pc, #96]	@ (8008b90 <SSD1315_Probe+0x70>)
 8008b2e:	60bb      	str	r3, [r7, #8]
  IOCtx.DeInit           = LCD_IO_DeInit;
 8008b30:	4b18      	ldr	r3, [pc, #96]	@ (8008b94 <SSD1315_Probe+0x74>)
 8008b32:	60fb      	str	r3, [r7, #12]
  IOCtx.ReadReg          = BSP_LCD_ReadReg;
 8008b34:	4b18      	ldr	r3, [pc, #96]	@ (8008b98 <SSD1315_Probe+0x78>)
 8008b36:	617b      	str	r3, [r7, #20]
  IOCtx.WriteReg         = BSP_LCD_WriteReg;
 8008b38:	4b18      	ldr	r3, [pc, #96]	@ (8008b9c <SSD1315_Probe+0x7c>)
 8008b3a:	613b      	str	r3, [r7, #16]
  IOCtx.GetTick          = BSP_GetTick;
 8008b3c:	4b18      	ldr	r3, [pc, #96]	@ (8008ba0 <SSD1315_Probe+0x80>)
 8008b3e:	61bb      	str	r3, [r7, #24]
  
  if(SSD1315_RegisterBusIO(&SSD1315Obj, &IOCtx) != SSD1315_OK)
 8008b40:	f107 0308 	add.w	r3, r7, #8
 8008b44:	4619      	mov	r1, r3
 8008b46:	4817      	ldr	r0, [pc, #92]	@ (8008ba4 <SSD1315_Probe+0x84>)
 8008b48:	f7fe faa8 	bl	800709c <SSD1315_RegisterBusIO>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d003      	beq.n	8008b5a <SSD1315_Probe+0x3a>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8008b52:	f06f 0306 	mvn.w	r3, #6
 8008b56:	61fb      	str	r3, [r7, #28]
 8008b58:	e015      	b.n	8008b86 <SSD1315_Probe+0x66>
  }
  else
  {
    LcdCompObj = &SSD1315Obj;
 8008b5a:	4b13      	ldr	r3, [pc, #76]	@ (8008ba8 <SSD1315_Probe+0x88>)
 8008b5c:	4a11      	ldr	r2, [pc, #68]	@ (8008ba4 <SSD1315_Probe+0x84>)
 8008b5e:	601a      	str	r2, [r3, #0]
    
    LCD_MspInit();
 8008b60:	f7ff ffd2 	bl	8008b08 <LCD_MspInit>
    
    /* LCD Initialization */
    LcdDrv = (SSD1315_Drv_t *)&SSD1315_Driver;
 8008b64:	4b11      	ldr	r3, [pc, #68]	@ (8008bac <SSD1315_Probe+0x8c>)
 8008b66:	4a12      	ldr	r2, [pc, #72]	@ (8008bb0 <SSD1315_Probe+0x90>)
 8008b68:	601a      	str	r2, [r3, #0]
    if(LcdDrv->Init(LcdCompObj, SSD1315_FORMAT_DEFAULT, Orientation) != SSD1315_OK)
 8008b6a:	4b10      	ldr	r3, [pc, #64]	@ (8008bac <SSD1315_Probe+0x8c>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a0d      	ldr	r2, [pc, #52]	@ (8008ba8 <SSD1315_Probe+0x88>)
 8008b72:	6810      	ldr	r0, [r2, #0]
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	2100      	movs	r1, #0
 8008b78:	4798      	blx	r3
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d002      	beq.n	8008b86 <SSD1315_Probe+0x66>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8008b80:	f06f 0304 	mvn.w	r3, #4
 8008b84:	61fb      	str	r3, [r7, #28]
    }
  }
  
  return ret;
 8008b86:	69fb      	ldr	r3, [r7, #28]
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3720      	adds	r7, #32
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	08008bb5 	.word	0x08008bb5
 8008b94:	08008c79 	.word	0x08008c79
 8008b98:	08008aa1 	.word	0x08008aa1
 8008b9c:	080089bd 	.word	0x080089bd
 8008ba0:	08008365 	.word	0x08008365
 8008ba4:	20000e08 	.word	0x20000e08
 8008ba8:	20000df4 	.word	0x20000df4
 8008bac:	20000e04 	.word	0x20000e04
 8008bb0:	20000188 	.word	0x20000188

08008bb4 <LCD_IO_Init>:
/**
  * @brief  Initializes LCD low level.
  * @retval BSP status
  */
static int32_t LCD_IO_Init(void)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b086      	sub	sp, #24
 8008bb8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	617b      	str	r3, [r7, #20]
  
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Configure the LCD Chip Select pin --------------------------------------*/
  LCD_CS_GPIO_CLK_ENABLE();
 8008bbe:	2080      	movs	r0, #128	@ 0x80
 8008bc0:	f7ff fc32 	bl	8008428 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_CS_PIN;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_CS_GPIO_PORT, &GPIO_InitStruct);
 8008bd4:	463b      	mov	r3, r7
 8008bd6:	4619      	mov	r1, r3
 8008bd8:	4825      	ldr	r0, [pc, #148]	@ (8008c70 <LCD_IO_Init+0xbc>)
 8008bda:	f000 fd79 	bl	80096d0 <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_CS_LOW();
 8008bde:	2200      	movs	r2, #0
 8008be0:	2101      	movs	r1, #1
 8008be2:	4823      	ldr	r0, [pc, #140]	@ (8008c70 <LCD_IO_Init+0xbc>)
 8008be4:	f000 ffda 	bl	8009b9c <HAL_GPIO_WritePin>
  
  /* Configure the LCD Data/Control pin -------------------------------------*/
  LCD_DC_GPIO_CLK_ENABLE();
 8008be8:	2004      	movs	r0, #4
 8008bea:	f7ff fc1d 	bl	8008428 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_DC_PIN;
 8008bee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008bf2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_DC_GPIO_PORT, &GPIO_InitStruct);
 8008c00:	463b      	mov	r3, r7
 8008c02:	4619      	mov	r1, r3
 8008c04:	481b      	ldr	r0, [pc, #108]	@ (8008c74 <LCD_IO_Init+0xc0>)
 8008c06:	f000 fd63 	bl	80096d0 <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_DC_LOW();
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008c10:	4818      	ldr	r0, [pc, #96]	@ (8008c74 <LCD_IO_Init+0xc0>)
 8008c12:	f000 ffc3 	bl	8009b9c <HAL_GPIO_WritePin>
  
  /* Configure the LCD Reset pin --------------------------------------------*/
  LCD_RST_GPIO_CLK_ENABLE();
 8008c16:	2004      	movs	r0, #4
 8008c18:	f7ff fc06 	bl	8008428 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_RST_PIN;
 8008c1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008c20:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8008c22:	2301      	movs	r3, #1
 8008c24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8008c26:	2300      	movs	r3, #0
 8008c28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_RST_GPIO_PORT, &GPIO_InitStruct);
 8008c2e:	463b      	mov	r3, r7
 8008c30:	4619      	mov	r1, r3
 8008c32:	4810      	ldr	r0, [pc, #64]	@ (8008c74 <LCD_IO_Init+0xc0>)
 8008c34:	f000 fd4c 	bl	80096d0 <HAL_GPIO_Init>
  
  if (BSP_SPI1_Init() != BSP_ERROR_NONE)
 8008c38:	f7ff fb28 	bl	800828c <BSP_SPI1_Init>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d002      	beq.n	8008c48 <LCD_IO_Init+0x94>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8008c42:	f06f 0307 	mvn.w	r3, #7
 8008c46:	617b      	str	r3, [r7, #20]
  }
  LCD_RST_LOW();
 8008c48:	2200      	movs	r2, #0
 8008c4a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008c4e:	4809      	ldr	r0, [pc, #36]	@ (8008c74 <LCD_IO_Init+0xc0>)
 8008c50:	f000 ffa4 	bl	8009b9c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8008c54:	2001      	movs	r0, #1
 8008c56:	f7f8 fded 	bl	8001834 <HAL_Delay>
  LCD_RST_HIGH();
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008c60:	4804      	ldr	r0, [pc, #16]	@ (8008c74 <LCD_IO_Init+0xc0>)
 8008c62:	f000 ff9b 	bl	8009b9c <HAL_GPIO_WritePin>
  return ret;
 8008c66:	697b      	ldr	r3, [r7, #20]
}
 8008c68:	4618      	mov	r0, r3
 8008c6a:	3718      	adds	r7, #24
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}
 8008c70:	48001c00 	.word	0x48001c00
 8008c74:	48000800 	.word	0x48000800

08008c78 <LCD_IO_DeInit>:
/**
  * @brief  DeInitializes LCD low level
  * @retval BSP status
  */
static int32_t LCD_IO_DeInit(void)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(LCD_CS_GPIO_PORT, LCD_CS_PIN);
 8008c7c:	2101      	movs	r1, #1
 8008c7e:	4808      	ldr	r0, [pc, #32]	@ (8008ca0 <LCD_IO_DeInit+0x28>)
 8008c80:	f000 fe96 	bl	80099b0 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(LCD_DC_GPIO_PORT, LCD_DC_PIN);
 8008c84:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008c88:	4806      	ldr	r0, [pc, #24]	@ (8008ca4 <LCD_IO_DeInit+0x2c>)
 8008c8a:	f000 fe91 	bl	80099b0 <HAL_GPIO_DeInit>
  /* Uninitialize LCD Reset Pin */  
  HAL_GPIO_DeInit(LCD_RST_GPIO_PORT, LCD_RST_PIN);
 8008c8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008c92:	4804      	ldr	r0, [pc, #16]	@ (8008ca4 <LCD_IO_DeInit+0x2c>)
 8008c94:	f000 fe8c 	bl	80099b0 <HAL_GPIO_DeInit>

  return BSP_ERROR_NONE;
 8008c98:	2300      	movs	r3, #0
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	bd80      	pop	{r7, pc}
 8008c9e:	bf00      	nop
 8008ca0:	48001c00 	.word	0x48001c00
 8008ca4:	48000800 	.word	0x48000800

08008ca8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8008cac:	4b07      	ldr	r3, [pc, #28]	@ (8008ccc <SystemInit+0x24>)
 8008cae:	2200      	movs	r2, #0
 8008cb0:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8008cb2:	4b06      	ldr	r3, [pc, #24]	@ (8008ccc <SystemInit+0x24>)
 8008cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cb8:	4a04      	ldr	r2, [pc, #16]	@ (8008ccc <SystemInit+0x24>)
 8008cba:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008cbe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  RCC->CR &= 0xFFFBFFFFU;

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
#endif
}
 8008cc2:	bf00      	nop
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr
 8008ccc:	e000ed00 	.word	0xe000ed00

08008cd0 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8008cd4:	4b05      	ldr	r3, [pc, #20]	@ (8008cec <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	4a04      	ldr	r2, [pc, #16]	@ (8008cec <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8008cda:	f043 0301 	orr.w	r3, r3, #1
 8008cde:	6053      	str	r3, [r2, #4]
}
 8008ce0:	bf00      	nop
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce8:	4770      	bx	lr
 8008cea:	bf00      	nop
 8008cec:	e0042000 	.word	0xe0042000

08008cf0 <LL_DBGMCU_EnableDBGStopMode>:
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8008cf4:	4b05      	ldr	r3, [pc, #20]	@ (8008d0c <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	4a04      	ldr	r2, [pc, #16]	@ (8008d0c <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8008cfa:	f043 0302 	orr.w	r3, r3, #2
 8008cfe:	6053      	str	r3, [r2, #4]
}
 8008d00:	bf00      	nop
 8008d02:	46bd      	mov	sp, r7
 8008d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d08:	4770      	bx	lr
 8008d0a:	bf00      	nop
 8008d0c:	e0042000 	.word	0xe0042000

08008d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b082      	sub	sp, #8
 8008d14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008d16:	2300      	movs	r3, #0
 8008d18:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d4c <HAL_Init+0x3c>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4a0b      	ldr	r2, [pc, #44]	@ (8008d4c <HAL_Init+0x3c>)
 8008d20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d24:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008d26:	2003      	movs	r0, #3
 8008d28:	f000 f9c0 	bl	80090ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008d2c:	2000      	movs	r0, #0
 8008d2e:	f000 f80f 	bl	8008d50 <HAL_InitTick>
 8008d32:	4603      	mov	r3, r0
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d002      	beq.n	8008d3e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	71fb      	strb	r3, [r7, #7]
 8008d3c:	e001      	b.n	8008d42 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008d3e:	f7fa fa2a 	bl	8003196 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008d42:	79fb      	ldrb	r3, [r7, #7]
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3708      	adds	r7, #8
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}
 8008d4c:	58004000 	.word	0x58004000

08008d50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8008d5c:	4b17      	ldr	r3, [pc, #92]	@ (8008dbc <HAL_InitTick+0x6c>)
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d024      	beq.n	8008dae <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8008d64:	f002 f962 	bl	800b02c <HAL_RCC_GetHCLKFreq>
 8008d68:	4602      	mov	r2, r0
 8008d6a:	4b14      	ldr	r3, [pc, #80]	@ (8008dbc <HAL_InitTick+0x6c>)
 8008d6c:	781b      	ldrb	r3, [r3, #0]
 8008d6e:	4619      	mov	r1, r3
 8008d70:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008d74:	fbb3 f3f1 	udiv	r3, r3, r1
 8008d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	f000 f9d6 	bl	800912e <HAL_SYSTICK_Config>
 8008d82:	4603      	mov	r3, r0
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d10f      	bne.n	8008da8 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2b0f      	cmp	r3, #15
 8008d8c:	d809      	bhi.n	8008da2 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008d8e:	2200      	movs	r2, #0
 8008d90:	6879      	ldr	r1, [r7, #4]
 8008d92:	f04f 30ff 	mov.w	r0, #4294967295
 8008d96:	f000 f994 	bl	80090c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008d9a:	4a09      	ldr	r2, [pc, #36]	@ (8008dc0 <HAL_InitTick+0x70>)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6013      	str	r3, [r2, #0]
 8008da0:	e007      	b.n	8008db2 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	73fb      	strb	r3, [r7, #15]
 8008da6:	e004      	b.n	8008db2 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008da8:	2301      	movs	r3, #1
 8008daa:	73fb      	strb	r3, [r7, #15]
 8008dac:	e001      	b.n	8008db2 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008dae:	2301      	movs	r3, #1
 8008db0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}
 8008dbc:	20000210 	.word	0x20000210
 8008dc0:	2000020c 	.word	0x2000020c

08008dc4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008dc8:	4b06      	ldr	r3, [pc, #24]	@ (8008de4 <HAL_IncTick+0x20>)
 8008dca:	781b      	ldrb	r3, [r3, #0]
 8008dcc:	461a      	mov	r2, r3
 8008dce:	4b06      	ldr	r3, [pc, #24]	@ (8008de8 <HAL_IncTick+0x24>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4413      	add	r3, r2
 8008dd4:	4a04      	ldr	r2, [pc, #16]	@ (8008de8 <HAL_IncTick+0x24>)
 8008dd6:	6013      	str	r3, [r2, #0]
}
 8008dd8:	bf00      	nop
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr
 8008de2:	bf00      	nop
 8008de4:	20000210 	.word	0x20000210
 8008de8:	20000e30 	.word	0x20000e30

08008dec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008dec:	b480      	push	{r7}
 8008dee:	af00      	add	r7, sp, #0
  return uwTick;
 8008df0:	4b03      	ldr	r3, [pc, #12]	@ (8008e00 <HAL_GetTick+0x14>)
 8008df2:	681b      	ldr	r3, [r3, #0]
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	46bd      	mov	sp, r7
 8008df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfc:	4770      	bx	lr
 8008dfe:	bf00      	nop
 8008e00:	20000e30 	.word	0x20000e30

08008e04 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8008e04:	b480      	push	{r7}
 8008e06:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8008e08:	4b03      	ldr	r3, [pc, #12]	@ (8008e18 <HAL_GetTickPrio+0x14>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e14:	4770      	bx	lr
 8008e16:	bf00      	nop
 8008e18:	2000020c 	.word	0x2000020c

08008e1c <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8008e20:	4b03      	ldr	r3, [pc, #12]	@ (8008e30 <HAL_GetTickFreq+0x14>)
 8008e22:	781b      	ldrb	r3, [r3, #0]
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	46bd      	mov	sp, r7
 8008e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2c:	4770      	bx	lr
 8008e2e:	bf00      	nop
 8008e30:	20000210 	.word	0x20000210

08008e34 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8008e38:	f7ff ff4a 	bl	8008cd0 <LL_DBGMCU_EnableDBGSleepMode>
}
 8008e3c:	bf00      	nop
 8008e3e:	bd80      	pop	{r7, pc}

08008e40 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8008e44:	f7ff ff54 	bl	8008cf0 <LL_DBGMCU_EnableDBGStopMode>
}
 8008e48:	bf00      	nop
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b085      	sub	sp, #20
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f003 0307 	and.w	r3, r3, #7
 8008e5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8008e90 <__NVIC_SetPriorityGrouping+0x44>)
 8008e5e:	68db      	ldr	r3, [r3, #12]
 8008e60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008e62:	68ba      	ldr	r2, [r7, #8]
 8008e64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008e68:	4013      	ands	r3, r2
 8008e6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008e74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008e78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008e7e:	4a04      	ldr	r2, [pc, #16]	@ (8008e90 <__NVIC_SetPriorityGrouping+0x44>)
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	60d3      	str	r3, [r2, #12]
}
 8008e84:	bf00      	nop
 8008e86:	3714      	adds	r7, #20
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8e:	4770      	bx	lr
 8008e90:	e000ed00 	.word	0xe000ed00

08008e94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008e94:	b480      	push	{r7}
 8008e96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008e98:	4b04      	ldr	r3, [pc, #16]	@ (8008eac <__NVIC_GetPriorityGrouping+0x18>)
 8008e9a:	68db      	ldr	r3, [r3, #12]
 8008e9c:	0a1b      	lsrs	r3, r3, #8
 8008e9e:	f003 0307 	and.w	r3, r3, #7
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr
 8008eac:	e000ed00 	.word	0xe000ed00

08008eb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008eb0:	b480      	push	{r7}
 8008eb2:	b083      	sub	sp, #12
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	db0b      	blt.n	8008eda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008ec2:	79fb      	ldrb	r3, [r7, #7]
 8008ec4:	f003 021f 	and.w	r2, r3, #31
 8008ec8:	4907      	ldr	r1, [pc, #28]	@ (8008ee8 <__NVIC_EnableIRQ+0x38>)
 8008eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ece:	095b      	lsrs	r3, r3, #5
 8008ed0:	2001      	movs	r0, #1
 8008ed2:	fa00 f202 	lsl.w	r2, r0, r2
 8008ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008eda:	bf00      	nop
 8008edc:	370c      	adds	r7, #12
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee4:	4770      	bx	lr
 8008ee6:	bf00      	nop
 8008ee8:	e000e100 	.word	0xe000e100

08008eec <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	db12      	blt.n	8008f24 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008efe:	79fb      	ldrb	r3, [r7, #7]
 8008f00:	f003 021f 	and.w	r2, r3, #31
 8008f04:	490a      	ldr	r1, [pc, #40]	@ (8008f30 <__NVIC_DisableIRQ+0x44>)
 8008f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008f0a:	095b      	lsrs	r3, r3, #5
 8008f0c:	2001      	movs	r0, #1
 8008f0e:	fa00 f202 	lsl.w	r2, r0, r2
 8008f12:	3320      	adds	r3, #32
 8008f14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8008f18:	f3bf 8f4f 	dsb	sy
}
 8008f1c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008f1e:	f3bf 8f6f 	isb	sy
}
 8008f22:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8008f24:	bf00      	nop
 8008f26:	370c      	adds	r7, #12
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr
 8008f30:	e000e100 	.word	0xe000e100

08008f34 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b083      	sub	sp, #12
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	db0c      	blt.n	8008f60 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008f46:	79fb      	ldrb	r3, [r7, #7]
 8008f48:	f003 021f 	and.w	r2, r3, #31
 8008f4c:	4907      	ldr	r1, [pc, #28]	@ (8008f6c <__NVIC_SetPendingIRQ+0x38>)
 8008f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008f52:	095b      	lsrs	r3, r3, #5
 8008f54:	2001      	movs	r0, #1
 8008f56:	fa00 f202 	lsl.w	r2, r0, r2
 8008f5a:	3340      	adds	r3, #64	@ 0x40
 8008f5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008f60:	bf00      	nop
 8008f62:	370c      	adds	r7, #12
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr
 8008f6c:	e000e100 	.word	0xe000e100

08008f70 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	4603      	mov	r3, r0
 8008f78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	db0c      	blt.n	8008f9c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008f82:	79fb      	ldrb	r3, [r7, #7]
 8008f84:	f003 021f 	and.w	r2, r3, #31
 8008f88:	4907      	ldr	r1, [pc, #28]	@ (8008fa8 <__NVIC_ClearPendingIRQ+0x38>)
 8008f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008f8e:	095b      	lsrs	r3, r3, #5
 8008f90:	2001      	movs	r0, #1
 8008f92:	fa00 f202 	lsl.w	r2, r0, r2
 8008f96:	3360      	adds	r3, #96	@ 0x60
 8008f98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008f9c:	bf00      	nop
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr
 8008fa8:	e000e100 	.word	0xe000e100

08008fac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b083      	sub	sp, #12
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	6039      	str	r1, [r7, #0]
 8008fb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	db0a      	blt.n	8008fd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	b2da      	uxtb	r2, r3
 8008fc4:	490c      	ldr	r1, [pc, #48]	@ (8008ff8 <__NVIC_SetPriority+0x4c>)
 8008fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008fca:	0112      	lsls	r2, r2, #4
 8008fcc:	b2d2      	uxtb	r2, r2
 8008fce:	440b      	add	r3, r1
 8008fd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008fd4:	e00a      	b.n	8008fec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	b2da      	uxtb	r2, r3
 8008fda:	4908      	ldr	r1, [pc, #32]	@ (8008ffc <__NVIC_SetPriority+0x50>)
 8008fdc:	79fb      	ldrb	r3, [r7, #7]
 8008fde:	f003 030f 	and.w	r3, r3, #15
 8008fe2:	3b04      	subs	r3, #4
 8008fe4:	0112      	lsls	r2, r2, #4
 8008fe6:	b2d2      	uxtb	r2, r2
 8008fe8:	440b      	add	r3, r1
 8008fea:	761a      	strb	r2, [r3, #24]
}
 8008fec:	bf00      	nop
 8008fee:	370c      	adds	r7, #12
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff6:	4770      	bx	lr
 8008ff8:	e000e100 	.word	0xe000e100
 8008ffc:	e000ed00 	.word	0xe000ed00

08009000 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009000:	b480      	push	{r7}
 8009002:	b089      	sub	sp, #36	@ 0x24
 8009004:	af00      	add	r7, sp, #0
 8009006:	60f8      	str	r0, [r7, #12]
 8009008:	60b9      	str	r1, [r7, #8]
 800900a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f003 0307 	and.w	r3, r3, #7
 8009012:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009014:	69fb      	ldr	r3, [r7, #28]
 8009016:	f1c3 0307 	rsb	r3, r3, #7
 800901a:	2b04      	cmp	r3, #4
 800901c:	bf28      	it	cs
 800901e:	2304      	movcs	r3, #4
 8009020:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009022:	69fb      	ldr	r3, [r7, #28]
 8009024:	3304      	adds	r3, #4
 8009026:	2b06      	cmp	r3, #6
 8009028:	d902      	bls.n	8009030 <NVIC_EncodePriority+0x30>
 800902a:	69fb      	ldr	r3, [r7, #28]
 800902c:	3b03      	subs	r3, #3
 800902e:	e000      	b.n	8009032 <NVIC_EncodePriority+0x32>
 8009030:	2300      	movs	r3, #0
 8009032:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009034:	f04f 32ff 	mov.w	r2, #4294967295
 8009038:	69bb      	ldr	r3, [r7, #24]
 800903a:	fa02 f303 	lsl.w	r3, r2, r3
 800903e:	43da      	mvns	r2, r3
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	401a      	ands	r2, r3
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009048:	f04f 31ff 	mov.w	r1, #4294967295
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	fa01 f303 	lsl.w	r3, r1, r3
 8009052:	43d9      	mvns	r1, r3
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009058:	4313      	orrs	r3, r2
         );
}
 800905a:	4618      	mov	r0, r3
 800905c:	3724      	adds	r7, #36	@ 0x24
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr
	...

08009068 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b082      	sub	sp, #8
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	3b01      	subs	r3, #1
 8009074:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009078:	d301      	bcc.n	800907e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800907a:	2301      	movs	r3, #1
 800907c:	e00f      	b.n	800909e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800907e:	4a0a      	ldr	r2, [pc, #40]	@ (80090a8 <SysTick_Config+0x40>)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	3b01      	subs	r3, #1
 8009084:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009086:	210f      	movs	r1, #15
 8009088:	f04f 30ff 	mov.w	r0, #4294967295
 800908c:	f7ff ff8e 	bl	8008fac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009090:	4b05      	ldr	r3, [pc, #20]	@ (80090a8 <SysTick_Config+0x40>)
 8009092:	2200      	movs	r2, #0
 8009094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009096:	4b04      	ldr	r3, [pc, #16]	@ (80090a8 <SysTick_Config+0x40>)
 8009098:	2207      	movs	r2, #7
 800909a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800909c:	2300      	movs	r3, #0
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3708      	adds	r7, #8
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	bf00      	nop
 80090a8:	e000e010 	.word	0xe000e010

080090ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b082      	sub	sp, #8
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f7ff fec9 	bl	8008e4c <__NVIC_SetPriorityGrouping>
}
 80090ba:	bf00      	nop
 80090bc:	3708      	adds	r7, #8
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b086      	sub	sp, #24
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	4603      	mov	r3, r0
 80090ca:	60b9      	str	r1, [r7, #8]
 80090cc:	607a      	str	r2, [r7, #4]
 80090ce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80090d0:	f7ff fee0 	bl	8008e94 <__NVIC_GetPriorityGrouping>
 80090d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80090d6:	687a      	ldr	r2, [r7, #4]
 80090d8:	68b9      	ldr	r1, [r7, #8]
 80090da:	6978      	ldr	r0, [r7, #20]
 80090dc:	f7ff ff90 	bl	8009000 <NVIC_EncodePriority>
 80090e0:	4602      	mov	r2, r0
 80090e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80090e6:	4611      	mov	r1, r2
 80090e8:	4618      	mov	r0, r3
 80090ea:	f7ff ff5f 	bl	8008fac <__NVIC_SetPriority>
}
 80090ee:	bf00      	nop
 80090f0:	3718      	adds	r7, #24
 80090f2:	46bd      	mov	sp, r7
 80090f4:	bd80      	pop	{r7, pc}

080090f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80090f6:	b580      	push	{r7, lr}
 80090f8:	b082      	sub	sp, #8
 80090fa:	af00      	add	r7, sp, #0
 80090fc:	4603      	mov	r3, r0
 80090fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009104:	4618      	mov	r0, r3
 8009106:	f7ff fed3 	bl	8008eb0 <__NVIC_EnableIRQ>
}
 800910a:	bf00      	nop
 800910c:	3708      	adds	r7, #8
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}

08009112 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8009112:	b580      	push	{r7, lr}
 8009114:	b082      	sub	sp, #8
 8009116:	af00      	add	r7, sp, #0
 8009118:	4603      	mov	r3, r0
 800911a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800911c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009120:	4618      	mov	r0, r3
 8009122:	f7ff fee3 	bl	8008eec <__NVIC_DisableIRQ>
}
 8009126:	bf00      	nop
 8009128:	3708      	adds	r7, #8
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}

0800912e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800912e:	b580      	push	{r7, lr}
 8009130:	b082      	sub	sp, #8
 8009132:	af00      	add	r7, sp, #0
 8009134:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f7ff ff96 	bl	8009068 <SysTick_Config>
 800913c:	4603      	mov	r3, r0
}
 800913e:	4618      	mov	r0, r3
 8009140:	3708      	adds	r7, #8
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}

08009146 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8009146:	b580      	push	{r7, lr}
 8009148:	b082      	sub	sp, #8
 800914a:	af00      	add	r7, sp, #0
 800914c:	4603      	mov	r3, r0
 800914e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8009150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009154:	4618      	mov	r0, r3
 8009156:	f7ff feed 	bl	8008f34 <__NVIC_SetPendingIRQ>
}
 800915a:	bf00      	nop
 800915c:	3708      	adds	r7, #8
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}

08009162 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8009162:	b580      	push	{r7, lr}
 8009164:	b082      	sub	sp, #8
 8009166:	af00      	add	r7, sp, #0
 8009168:	4603      	mov	r3, r0
 800916a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 800916c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009170:	4618      	mov	r0, r3
 8009172:	f7ff fefd 	bl	8008f70 <__NVIC_ClearPendingIRQ>
}
 8009176:	bf00      	nop
 8009178:	3708      	adds	r7, #8
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}
	...

08009180 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b084      	sub	sp, #16
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d101      	bne.n	8009192 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800918e:	2301      	movs	r3, #1
 8009190:	e08e      	b.n	80092b0 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	461a      	mov	r2, r3
 8009198:	4b47      	ldr	r3, [pc, #284]	@ (80092b8 <HAL_DMA_Init+0x138>)
 800919a:	429a      	cmp	r2, r3
 800919c:	d80f      	bhi.n	80091be <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	461a      	mov	r2, r3
 80091a4:	4b45      	ldr	r3, [pc, #276]	@ (80092bc <HAL_DMA_Init+0x13c>)
 80091a6:	4413      	add	r3, r2
 80091a8:	4a45      	ldr	r2, [pc, #276]	@ (80092c0 <HAL_DMA_Init+0x140>)
 80091aa:	fba2 2303 	umull	r2, r3, r2, r3
 80091ae:	091b      	lsrs	r3, r3, #4
 80091b0:	009a      	lsls	r2, r3, #2
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	4a42      	ldr	r2, [pc, #264]	@ (80092c4 <HAL_DMA_Init+0x144>)
 80091ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80091bc:	e00e      	b.n	80091dc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	461a      	mov	r2, r3
 80091c4:	4b40      	ldr	r3, [pc, #256]	@ (80092c8 <HAL_DMA_Init+0x148>)
 80091c6:	4413      	add	r3, r2
 80091c8:	4a3d      	ldr	r2, [pc, #244]	@ (80092c0 <HAL_DMA_Init+0x140>)
 80091ca:	fba2 2303 	umull	r2, r3, r2, r3
 80091ce:	091b      	lsrs	r3, r3, #4
 80091d0:	009a      	lsls	r2, r3, #2
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	4a3c      	ldr	r2, [pc, #240]	@ (80092cc <HAL_DMA_Init+0x14c>)
 80091da:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2202      	movs	r2, #2
 80091e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80091f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8009200:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	691b      	ldr	r3, [r3, #16]
 8009206:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800920c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	699b      	ldr	r3, [r3, #24]
 8009212:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009218:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6a1b      	ldr	r3, [r3, #32]
 800921e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009220:	68fa      	ldr	r2, [r7, #12]
 8009222:	4313      	orrs	r3, r2
 8009224:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	68fa      	ldr	r2, [r7, #12]
 800922c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f000 f9bc 	bl	80095ac <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	689b      	ldr	r3, [r3, #8]
 8009238:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800923c:	d102      	bne.n	8009244 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2200      	movs	r2, #0
 8009242:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	685a      	ldr	r2, [r3, #4]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800924c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8009250:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009256:	687a      	ldr	r2, [r7, #4]
 8009258:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800925a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d010      	beq.n	8009286 <HAL_DMA_Init+0x106>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	2b04      	cmp	r3, #4
 800926a:	d80c      	bhi.n	8009286 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f000 f9db 	bl	8009628 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009276:	2200      	movs	r2, #0
 8009278:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009282:	605a      	str	r2, [r3, #4]
 8009284:	e008      	b.n	8009298 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2200      	movs	r2, #0
 800929c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2201      	movs	r2, #1
 80092a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2200      	movs	r2, #0
 80092aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80092ae:	2300      	movs	r3, #0
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3710      	adds	r7, #16
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}
 80092b8:	40020407 	.word	0x40020407
 80092bc:	bffdfff8 	.word	0xbffdfff8
 80092c0:	cccccccd 	.word	0xcccccccd
 80092c4:	40020000 	.word	0x40020000
 80092c8:	bffdfbf8 	.word	0xbffdfbf8
 80092cc:	40020400 	.word	0x40020400

080092d0 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80092d0:	b480      	push	{r7}
 80092d2:	b083      	sub	sp, #12
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d101      	bne.n	80092e2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80092de:	2301      	movs	r3, #1
 80092e0:	e04f      	b.n	8009382 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80092e8:	b2db      	uxtb	r3, r3
 80092ea:	2b02      	cmp	r3, #2
 80092ec:	d008      	beq.n	8009300 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2204      	movs	r2, #4
 80092f2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2200      	movs	r2, #0
 80092f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80092fc:	2301      	movs	r3, #1
 80092fe:	e040      	b.n	8009382 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	681a      	ldr	r2, [r3, #0]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f022 020e 	bic.w	r2, r2, #14
 800930e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009314:	681a      	ldr	r2, [r3, #0]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800931a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800931e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f022 0201 	bic.w	r2, r2, #1
 800932e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009334:	f003 021c 	and.w	r2, r3, #28
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800933c:	2101      	movs	r1, #1
 800933e:	fa01 f202 	lsl.w	r2, r1, r2
 8009342:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009348:	687a      	ldr	r2, [r7, #4]
 800934a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800934c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009352:	2b00      	cmp	r3, #0
 8009354:	d00c      	beq.n	8009370 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009360:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009364:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800936a:	687a      	ldr	r2, [r7, #4]
 800936c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800936e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2201      	movs	r2, #1
 8009374:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2200      	movs	r2, #0
 800937c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8009380:	2300      	movs	r3, #0
}
 8009382:	4618      	mov	r0, r3
 8009384:	370c      	adds	r7, #12
 8009386:	46bd      	mov	sp, r7
 8009388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938c:	4770      	bx	lr

0800938e <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800938e:	b580      	push	{r7, lr}
 8009390:	b084      	sub	sp, #16
 8009392:	af00      	add	r7, sp, #0
 8009394:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009396:	2300      	movs	r3, #0
 8009398:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80093a0:	b2db      	uxtb	r3, r3
 80093a2:	2b02      	cmp	r3, #2
 80093a4:	d005      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2204      	movs	r2, #4
 80093aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80093ac:	2301      	movs	r3, #1
 80093ae:	73fb      	strb	r3, [r7, #15]
 80093b0:	e047      	b.n	8009442 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	681a      	ldr	r2, [r3, #0]
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f022 020e 	bic.w	r2, r2, #14
 80093c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	681a      	ldr	r2, [r3, #0]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f022 0201 	bic.w	r2, r2, #1
 80093d0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093d6:	681a      	ldr	r2, [r3, #0]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80093e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093e6:	f003 021c 	and.w	r2, r3, #28
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093ee:	2101      	movs	r1, #1
 80093f0:	fa01 f202 	lsl.w	r2, r1, r2
 80093f4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093fa:	687a      	ldr	r2, [r7, #4]
 80093fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80093fe:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009404:	2b00      	cmp	r3, #0
 8009406:	d00c      	beq.n	8009422 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800940c:	681a      	ldr	r2, [r3, #0]
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009412:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009416:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800941c:	687a      	ldr	r2, [r7, #4]
 800941e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009420:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2201      	movs	r2, #1
 8009426:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009436:	2b00      	cmp	r3, #0
 8009438:	d003      	beq.n	8009442 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	4798      	blx	r3
    }
  }
  return status;
 8009442:	7bfb      	ldrb	r3, [r7, #15]
}
 8009444:	4618      	mov	r0, r3
 8009446:	3710      	adds	r7, #16
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009468:	f003 031c 	and.w	r3, r3, #28
 800946c:	2204      	movs	r2, #4
 800946e:	409a      	lsls	r2, r3
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	4013      	ands	r3, r2
 8009474:	2b00      	cmp	r3, #0
 8009476:	d026      	beq.n	80094c6 <HAL_DMA_IRQHandler+0x7a>
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	f003 0304 	and.w	r3, r3, #4
 800947e:	2b00      	cmp	r3, #0
 8009480:	d021      	beq.n	80094c6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f003 0320 	and.w	r3, r3, #32
 800948c:	2b00      	cmp	r3, #0
 800948e:	d107      	bne.n	80094a0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	681a      	ldr	r2, [r3, #0]
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f022 0204 	bic.w	r2, r2, #4
 800949e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094a4:	f003 021c 	and.w	r2, r3, #28
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094ac:	2104      	movs	r1, #4
 80094ae:	fa01 f202 	lsl.w	r2, r1, r2
 80094b2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d071      	beq.n	80095a0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80094c4:	e06c      	b.n	80095a0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094ca:	f003 031c 	and.w	r3, r3, #28
 80094ce:	2202      	movs	r2, #2
 80094d0:	409a      	lsls	r2, r3
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	4013      	ands	r3, r2
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d02e      	beq.n	8009538 <HAL_DMA_IRQHandler+0xec>
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	f003 0302 	and.w	r3, r3, #2
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d029      	beq.n	8009538 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f003 0320 	and.w	r3, r3, #32
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d10b      	bne.n	800950a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	681a      	ldr	r2, [r3, #0]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f022 020a 	bic.w	r2, r2, #10
 8009500:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2201      	movs	r2, #1
 8009506:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800950e:	f003 021c 	and.w	r2, r3, #28
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009516:	2102      	movs	r1, #2
 8009518:	fa01 f202 	lsl.w	r2, r1, r2
 800951c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2200      	movs	r2, #0
 8009522:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800952a:	2b00      	cmp	r3, #0
 800952c:	d038      	beq.n	80095a0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009536:	e033      	b.n	80095a0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800953c:	f003 031c 	and.w	r3, r3, #28
 8009540:	2208      	movs	r2, #8
 8009542:	409a      	lsls	r2, r3
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	4013      	ands	r3, r2
 8009548:	2b00      	cmp	r3, #0
 800954a:	d02a      	beq.n	80095a2 <HAL_DMA_IRQHandler+0x156>
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	f003 0308 	and.w	r3, r3, #8
 8009552:	2b00      	cmp	r3, #0
 8009554:	d025      	beq.n	80095a2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681a      	ldr	r2, [r3, #0]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f022 020e 	bic.w	r2, r2, #14
 8009564:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800956a:	f003 021c 	and.w	r2, r3, #28
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009572:	2101      	movs	r1, #1
 8009574:	fa01 f202 	lsl.w	r2, r1, r2
 8009578:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2201      	movs	r2, #1
 800957e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2201      	movs	r2, #1
 8009584:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2200      	movs	r2, #0
 800958c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009594:	2b00      	cmp	r3, #0
 8009596:	d004      	beq.n	80095a2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80095a0:	bf00      	nop
 80095a2:	bf00      	nop
}
 80095a4:	3710      	adds	r7, #16
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}
	...

080095ac <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80095ac:	b480      	push	{r7}
 80095ae:	b085      	sub	sp, #20
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	461a      	mov	r2, r3
 80095ba:	4b17      	ldr	r3, [pc, #92]	@ (8009618 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80095bc:	429a      	cmp	r2, r3
 80095be:	d80a      	bhi.n	80095d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095c4:	089b      	lsrs	r3, r3, #2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80095cc:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	6493      	str	r3, [r2, #72]	@ 0x48
 80095d4:	e007      	b.n	80095e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095da:	089b      	lsrs	r3, r3, #2
 80095dc:	009a      	lsls	r2, r3, #2
 80095de:	4b0f      	ldr	r3, [pc, #60]	@ (800961c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80095e0:	4413      	add	r3, r2
 80095e2:	687a      	ldr	r2, [r7, #4]
 80095e4:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	b2db      	uxtb	r3, r3
 80095ec:	3b08      	subs	r3, #8
 80095ee:	4a0c      	ldr	r2, [pc, #48]	@ (8009620 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80095f0:	fba2 2303 	umull	r2, r3, r2, r3
 80095f4:	091b      	lsrs	r3, r3, #4
 80095f6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	4a0a      	ldr	r2, [pc, #40]	@ (8009624 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80095fc:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	f003 031f 	and.w	r3, r3, #31
 8009604:	2201      	movs	r2, #1
 8009606:	409a      	lsls	r2, r3
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800960c:	bf00      	nop
 800960e:	3714      	adds	r7, #20
 8009610:	46bd      	mov	sp, r7
 8009612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009616:	4770      	bx	lr
 8009618:	40020407 	.word	0x40020407
 800961c:	4002081c 	.word	0x4002081c
 8009620:	cccccccd 	.word	0xcccccccd
 8009624:	40020880 	.word	0x40020880

08009628 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009628:	b480      	push	{r7}
 800962a:	b085      	sub	sp, #20
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	685b      	ldr	r3, [r3, #4]
 8009634:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009638:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800963a:	68fa      	ldr	r2, [r7, #12]
 800963c:	4b0b      	ldr	r3, [pc, #44]	@ (800966c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800963e:	4413      	add	r3, r2
 8009640:	009b      	lsls	r3, r3, #2
 8009642:	461a      	mov	r2, r3
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	4a09      	ldr	r2, [pc, #36]	@ (8009670 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 800964c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	3b01      	subs	r3, #1
 8009652:	f003 0303 	and.w	r3, r3, #3
 8009656:	2201      	movs	r2, #1
 8009658:	409a      	lsls	r2, r3
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800965e:	bf00      	nop
 8009660:	3714      	adds	r7, #20
 8009662:	46bd      	mov	sp, r7
 8009664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009668:	4770      	bx	lr
 800966a:	bf00      	nop
 800966c:	1000823f 	.word	0x1000823f
 8009670:	40020940 	.word	0x40020940

08009674 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8009674:	b480      	push	{r7}
 8009676:	b087      	sub	sp, #28
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	460b      	mov	r3, r1
 800967e:	607a      	str	r2, [r7, #4]
 8009680:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009682:	2300      	movs	r3, #0
 8009684:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8009686:	7afb      	ldrb	r3, [r7, #11]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d103      	bne.n	8009694 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	605a      	str	r2, [r3, #4]
      break;
 8009692:	e002      	b.n	800969a <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8009694:	2301      	movs	r3, #1
 8009696:	75fb      	strb	r3, [r7, #23]
      break;
 8009698:	bf00      	nop
  }

  return status;
 800969a:	7dfb      	ldrb	r3, [r7, #23]
}
 800969c:	4618      	mov	r0, r3
 800969e:	371c      	adds	r7, #28
 80096a0:	46bd      	mov	sp, r7
 80096a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a6:	4770      	bx	lr

080096a8 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b083      	sub	sp, #12
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d101      	bne.n	80096bc <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80096b8:	2301      	movs	r3, #1
 80096ba:	e003      	b.n	80096c4 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	683a      	ldr	r2, [r7, #0]
 80096c0:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80096c2:	2300      	movs	r3, #0
  }
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	370c      	adds	r7, #12
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr

080096d0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80096d0:	b480      	push	{r7}
 80096d2:	b087      	sub	sp, #28
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
 80096d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80096da:	2300      	movs	r3, #0
 80096dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80096de:	e14c      	b.n	800997a <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	681a      	ldr	r2, [r3, #0]
 80096e4:	2101      	movs	r1, #1
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	fa01 f303 	lsl.w	r3, r1, r3
 80096ec:	4013      	ands	r3, r2
 80096ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	f000 813e 	beq.w	8009974 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	685b      	ldr	r3, [r3, #4]
 80096fc:	f003 0303 	and.w	r3, r3, #3
 8009700:	2b01      	cmp	r3, #1
 8009702:	d005      	beq.n	8009710 <HAL_GPIO_Init+0x40>
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	685b      	ldr	r3, [r3, #4]
 8009708:	f003 0303 	and.w	r3, r3, #3
 800970c:	2b02      	cmp	r3, #2
 800970e:	d130      	bne.n	8009772 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	689b      	ldr	r3, [r3, #8]
 8009714:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	005b      	lsls	r3, r3, #1
 800971a:	2203      	movs	r2, #3
 800971c:	fa02 f303 	lsl.w	r3, r2, r3
 8009720:	43db      	mvns	r3, r3
 8009722:	693a      	ldr	r2, [r7, #16]
 8009724:	4013      	ands	r3, r2
 8009726:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	68da      	ldr	r2, [r3, #12]
 800972c:	697b      	ldr	r3, [r7, #20]
 800972e:	005b      	lsls	r3, r3, #1
 8009730:	fa02 f303 	lsl.w	r3, r2, r3
 8009734:	693a      	ldr	r2, [r7, #16]
 8009736:	4313      	orrs	r3, r2
 8009738:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	693a      	ldr	r2, [r7, #16]
 800973e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009746:	2201      	movs	r2, #1
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	fa02 f303 	lsl.w	r3, r2, r3
 800974e:	43db      	mvns	r3, r3
 8009750:	693a      	ldr	r2, [r7, #16]
 8009752:	4013      	ands	r3, r2
 8009754:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	091b      	lsrs	r3, r3, #4
 800975c:	f003 0201 	and.w	r2, r3, #1
 8009760:	697b      	ldr	r3, [r7, #20]
 8009762:	fa02 f303 	lsl.w	r3, r2, r3
 8009766:	693a      	ldr	r2, [r7, #16]
 8009768:	4313      	orrs	r3, r2
 800976a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	693a      	ldr	r2, [r7, #16]
 8009770:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	f003 0303 	and.w	r3, r3, #3
 800977a:	2b03      	cmp	r3, #3
 800977c:	d017      	beq.n	80097ae <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	68db      	ldr	r3, [r3, #12]
 8009782:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	005b      	lsls	r3, r3, #1
 8009788:	2203      	movs	r2, #3
 800978a:	fa02 f303 	lsl.w	r3, r2, r3
 800978e:	43db      	mvns	r3, r3
 8009790:	693a      	ldr	r2, [r7, #16]
 8009792:	4013      	ands	r3, r2
 8009794:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	689a      	ldr	r2, [r3, #8]
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	005b      	lsls	r3, r3, #1
 800979e:	fa02 f303 	lsl.w	r3, r2, r3
 80097a2:	693a      	ldr	r2, [r7, #16]
 80097a4:	4313      	orrs	r3, r2
 80097a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	693a      	ldr	r2, [r7, #16]
 80097ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	f003 0303 	and.w	r3, r3, #3
 80097b6:	2b02      	cmp	r3, #2
 80097b8:	d123      	bne.n	8009802 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	08da      	lsrs	r2, r3, #3
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	3208      	adds	r2, #8
 80097c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80097c8:	697b      	ldr	r3, [r7, #20]
 80097ca:	f003 0307 	and.w	r3, r3, #7
 80097ce:	009b      	lsls	r3, r3, #2
 80097d0:	220f      	movs	r2, #15
 80097d2:	fa02 f303 	lsl.w	r3, r2, r3
 80097d6:	43db      	mvns	r3, r3
 80097d8:	693a      	ldr	r2, [r7, #16]
 80097da:	4013      	ands	r3, r2
 80097dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	691a      	ldr	r2, [r3, #16]
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	f003 0307 	and.w	r3, r3, #7
 80097e8:	009b      	lsls	r3, r3, #2
 80097ea:	fa02 f303 	lsl.w	r3, r2, r3
 80097ee:	693a      	ldr	r2, [r7, #16]
 80097f0:	4313      	orrs	r3, r2
 80097f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	08da      	lsrs	r2, r3, #3
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	3208      	adds	r2, #8
 80097fc:	6939      	ldr	r1, [r7, #16]
 80097fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	005b      	lsls	r3, r3, #1
 800980c:	2203      	movs	r2, #3
 800980e:	fa02 f303 	lsl.w	r3, r2, r3
 8009812:	43db      	mvns	r3, r3
 8009814:	693a      	ldr	r2, [r7, #16]
 8009816:	4013      	ands	r3, r2
 8009818:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	f003 0203 	and.w	r2, r3, #3
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	005b      	lsls	r3, r3, #1
 8009826:	fa02 f303 	lsl.w	r3, r2, r3
 800982a:	693a      	ldr	r2, [r7, #16]
 800982c:	4313      	orrs	r3, r2
 800982e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	693a      	ldr	r2, [r7, #16]
 8009834:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	685b      	ldr	r3, [r3, #4]
 800983a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800983e:	2b00      	cmp	r3, #0
 8009840:	f000 8098 	beq.w	8009974 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8009844:	4a54      	ldr	r2, [pc, #336]	@ (8009998 <HAL_GPIO_Init+0x2c8>)
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	089b      	lsrs	r3, r3, #2
 800984a:	3302      	adds	r3, #2
 800984c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009850:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8009852:	697b      	ldr	r3, [r7, #20]
 8009854:	f003 0303 	and.w	r3, r3, #3
 8009858:	009b      	lsls	r3, r3, #2
 800985a:	220f      	movs	r2, #15
 800985c:	fa02 f303 	lsl.w	r3, r2, r3
 8009860:	43db      	mvns	r3, r3
 8009862:	693a      	ldr	r2, [r7, #16]
 8009864:	4013      	ands	r3, r2
 8009866:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800986e:	d019      	beq.n	80098a4 <HAL_GPIO_Init+0x1d4>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	4a4a      	ldr	r2, [pc, #296]	@ (800999c <HAL_GPIO_Init+0x2cc>)
 8009874:	4293      	cmp	r3, r2
 8009876:	d013      	beq.n	80098a0 <HAL_GPIO_Init+0x1d0>
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	4a49      	ldr	r2, [pc, #292]	@ (80099a0 <HAL_GPIO_Init+0x2d0>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d00d      	beq.n	800989c <HAL_GPIO_Init+0x1cc>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	4a48      	ldr	r2, [pc, #288]	@ (80099a4 <HAL_GPIO_Init+0x2d4>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d007      	beq.n	8009898 <HAL_GPIO_Init+0x1c8>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	4a47      	ldr	r2, [pc, #284]	@ (80099a8 <HAL_GPIO_Init+0x2d8>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d101      	bne.n	8009894 <HAL_GPIO_Init+0x1c4>
 8009890:	2304      	movs	r3, #4
 8009892:	e008      	b.n	80098a6 <HAL_GPIO_Init+0x1d6>
 8009894:	2307      	movs	r3, #7
 8009896:	e006      	b.n	80098a6 <HAL_GPIO_Init+0x1d6>
 8009898:	2303      	movs	r3, #3
 800989a:	e004      	b.n	80098a6 <HAL_GPIO_Init+0x1d6>
 800989c:	2302      	movs	r3, #2
 800989e:	e002      	b.n	80098a6 <HAL_GPIO_Init+0x1d6>
 80098a0:	2301      	movs	r3, #1
 80098a2:	e000      	b.n	80098a6 <HAL_GPIO_Init+0x1d6>
 80098a4:	2300      	movs	r3, #0
 80098a6:	697a      	ldr	r2, [r7, #20]
 80098a8:	f002 0203 	and.w	r2, r2, #3
 80098ac:	0092      	lsls	r2, r2, #2
 80098ae:	4093      	lsls	r3, r2
 80098b0:	693a      	ldr	r2, [r7, #16]
 80098b2:	4313      	orrs	r3, r2
 80098b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80098b6:	4938      	ldr	r1, [pc, #224]	@ (8009998 <HAL_GPIO_Init+0x2c8>)
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	089b      	lsrs	r3, r3, #2
 80098bc:	3302      	adds	r3, #2
 80098be:	693a      	ldr	r2, [r7, #16]
 80098c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80098c4:	4b39      	ldr	r3, [pc, #228]	@ (80099ac <HAL_GPIO_Init+0x2dc>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	43db      	mvns	r3, r3
 80098ce:	693a      	ldr	r2, [r7, #16]
 80098d0:	4013      	ands	r3, r2
 80098d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	685b      	ldr	r3, [r3, #4]
 80098d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d003      	beq.n	80098e8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80098e0:	693a      	ldr	r2, [r7, #16]
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	4313      	orrs	r3, r2
 80098e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80098e8:	4a30      	ldr	r2, [pc, #192]	@ (80099ac <HAL_GPIO_Init+0x2dc>)
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80098ee:	4b2f      	ldr	r3, [pc, #188]	@ (80099ac <HAL_GPIO_Init+0x2dc>)
 80098f0:	685b      	ldr	r3, [r3, #4]
 80098f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	43db      	mvns	r3, r3
 80098f8:	693a      	ldr	r2, [r7, #16]
 80098fa:	4013      	ands	r3, r2
 80098fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	685b      	ldr	r3, [r3, #4]
 8009902:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009906:	2b00      	cmp	r3, #0
 8009908:	d003      	beq.n	8009912 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800990a:	693a      	ldr	r2, [r7, #16]
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	4313      	orrs	r3, r2
 8009910:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009912:	4a26      	ldr	r2, [pc, #152]	@ (80099ac <HAL_GPIO_Init+0x2dc>)
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8009918:	4b24      	ldr	r3, [pc, #144]	@ (80099ac <HAL_GPIO_Init+0x2dc>)
 800991a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800991e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	43db      	mvns	r3, r3
 8009924:	693a      	ldr	r2, [r7, #16]
 8009926:	4013      	ands	r3, r2
 8009928:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	685b      	ldr	r3, [r3, #4]
 800992e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009932:	2b00      	cmp	r3, #0
 8009934:	d003      	beq.n	800993e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8009936:	693a      	ldr	r2, [r7, #16]
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	4313      	orrs	r3, r2
 800993c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800993e:	4a1b      	ldr	r2, [pc, #108]	@ (80099ac <HAL_GPIO_Init+0x2dc>)
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8009946:	4b19      	ldr	r3, [pc, #100]	@ (80099ac <HAL_GPIO_Init+0x2dc>)
 8009948:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800994c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	43db      	mvns	r3, r3
 8009952:	693a      	ldr	r2, [r7, #16]
 8009954:	4013      	ands	r3, r2
 8009956:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	685b      	ldr	r3, [r3, #4]
 800995c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009960:	2b00      	cmp	r3, #0
 8009962:	d003      	beq.n	800996c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8009964:	693a      	ldr	r2, [r7, #16]
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	4313      	orrs	r3, r2
 800996a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800996c:	4a0f      	ldr	r2, [pc, #60]	@ (80099ac <HAL_GPIO_Init+0x2dc>)
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	3301      	adds	r3, #1
 8009978:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	681a      	ldr	r2, [r3, #0]
 800997e:	697b      	ldr	r3, [r7, #20]
 8009980:	fa22 f303 	lsr.w	r3, r2, r3
 8009984:	2b00      	cmp	r3, #0
 8009986:	f47f aeab 	bne.w	80096e0 <HAL_GPIO_Init+0x10>
  }
}
 800998a:	bf00      	nop
 800998c:	bf00      	nop
 800998e:	371c      	adds	r7, #28
 8009990:	46bd      	mov	sp, r7
 8009992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009996:	4770      	bx	lr
 8009998:	40010000 	.word	0x40010000
 800999c:	48000400 	.word	0x48000400
 80099a0:	48000800 	.word	0x48000800
 80099a4:	48000c00 	.word	0x48000c00
 80099a8:	48001000 	.word	0x48001000
 80099ac:	58000800 	.word	0x58000800

080099b0 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b087      	sub	sp, #28
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
 80099b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80099ba:	2300      	movs	r3, #0
 80099bc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80099be:	e0bb      	b.n	8009b38 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80099c0:	2201      	movs	r2, #1
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	fa02 f303 	lsl.w	r3, r2, r3
 80099c8:	683a      	ldr	r2, [r7, #0]
 80099ca:	4013      	ands	r3, r2
 80099cc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80099ce:	693b      	ldr	r3, [r7, #16]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	f000 80ae 	beq.w	8009b32 <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80099d6:	4a5f      	ldr	r2, [pc, #380]	@ (8009b54 <HAL_GPIO_DeInit+0x1a4>)
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	089b      	lsrs	r3, r3, #2
 80099dc:	3302      	adds	r3, #2
 80099de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80099e2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	f003 0303 	and.w	r3, r3, #3
 80099ea:	009b      	lsls	r3, r3, #2
 80099ec:	220f      	movs	r2, #15
 80099ee:	fa02 f303 	lsl.w	r3, r2, r3
 80099f2:	68fa      	ldr	r2, [r7, #12]
 80099f4:	4013      	ands	r3, r2
 80099f6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80099fe:	d019      	beq.n	8009a34 <HAL_GPIO_DeInit+0x84>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	4a55      	ldr	r2, [pc, #340]	@ (8009b58 <HAL_GPIO_DeInit+0x1a8>)
 8009a04:	4293      	cmp	r3, r2
 8009a06:	d013      	beq.n	8009a30 <HAL_GPIO_DeInit+0x80>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	4a54      	ldr	r2, [pc, #336]	@ (8009b5c <HAL_GPIO_DeInit+0x1ac>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d00d      	beq.n	8009a2c <HAL_GPIO_DeInit+0x7c>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	4a53      	ldr	r2, [pc, #332]	@ (8009b60 <HAL_GPIO_DeInit+0x1b0>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d007      	beq.n	8009a28 <HAL_GPIO_DeInit+0x78>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	4a52      	ldr	r2, [pc, #328]	@ (8009b64 <HAL_GPIO_DeInit+0x1b4>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d101      	bne.n	8009a24 <HAL_GPIO_DeInit+0x74>
 8009a20:	2304      	movs	r3, #4
 8009a22:	e008      	b.n	8009a36 <HAL_GPIO_DeInit+0x86>
 8009a24:	2307      	movs	r3, #7
 8009a26:	e006      	b.n	8009a36 <HAL_GPIO_DeInit+0x86>
 8009a28:	2303      	movs	r3, #3
 8009a2a:	e004      	b.n	8009a36 <HAL_GPIO_DeInit+0x86>
 8009a2c:	2302      	movs	r3, #2
 8009a2e:	e002      	b.n	8009a36 <HAL_GPIO_DeInit+0x86>
 8009a30:	2301      	movs	r3, #1
 8009a32:	e000      	b.n	8009a36 <HAL_GPIO_DeInit+0x86>
 8009a34:	2300      	movs	r3, #0
 8009a36:	697a      	ldr	r2, [r7, #20]
 8009a38:	f002 0203 	and.w	r2, r2, #3
 8009a3c:	0092      	lsls	r2, r2, #2
 8009a3e:	4093      	lsls	r3, r2
 8009a40:	68fa      	ldr	r2, [r7, #12]
 8009a42:	429a      	cmp	r2, r3
 8009a44:	d136      	bne.n	8009ab4 <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8009a46:	4b48      	ldr	r3, [pc, #288]	@ (8009b68 <HAL_GPIO_DeInit+0x1b8>)
 8009a48:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8009a4c:	693b      	ldr	r3, [r7, #16]
 8009a4e:	43db      	mvns	r3, r3
 8009a50:	4945      	ldr	r1, [pc, #276]	@ (8009b68 <HAL_GPIO_DeInit+0x1b8>)
 8009a52:	4013      	ands	r3, r2
 8009a54:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8009a58:	4b43      	ldr	r3, [pc, #268]	@ (8009b68 <HAL_GPIO_DeInit+0x1b8>)
 8009a5a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8009a5e:	693b      	ldr	r3, [r7, #16]
 8009a60:	43db      	mvns	r3, r3
 8009a62:	4941      	ldr	r1, [pc, #260]	@ (8009b68 <HAL_GPIO_DeInit+0x1b8>)
 8009a64:	4013      	ands	r3, r2
 8009a66:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8009a6a:	4b3f      	ldr	r3, [pc, #252]	@ (8009b68 <HAL_GPIO_DeInit+0x1b8>)
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	43db      	mvns	r3, r3
 8009a72:	493d      	ldr	r1, [pc, #244]	@ (8009b68 <HAL_GPIO_DeInit+0x1b8>)
 8009a74:	4013      	ands	r3, r2
 8009a76:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8009a78:	4b3b      	ldr	r3, [pc, #236]	@ (8009b68 <HAL_GPIO_DeInit+0x1b8>)
 8009a7a:	685a      	ldr	r2, [r3, #4]
 8009a7c:	693b      	ldr	r3, [r7, #16]
 8009a7e:	43db      	mvns	r3, r3
 8009a80:	4939      	ldr	r1, [pc, #228]	@ (8009b68 <HAL_GPIO_DeInit+0x1b8>)
 8009a82:	4013      	ands	r3, r2
 8009a84:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	f003 0303 	and.w	r3, r3, #3
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	220f      	movs	r2, #15
 8009a90:	fa02 f303 	lsl.w	r3, r2, r3
 8009a94:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8009a96:	4a2f      	ldr	r2, [pc, #188]	@ (8009b54 <HAL_GPIO_DeInit+0x1a4>)
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	089b      	lsrs	r3, r3, #2
 8009a9c:	3302      	adds	r3, #2
 8009a9e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	43da      	mvns	r2, r3
 8009aa6:	482b      	ldr	r0, [pc, #172]	@ (8009b54 <HAL_GPIO_DeInit+0x1a4>)
 8009aa8:	697b      	ldr	r3, [r7, #20]
 8009aaa:	089b      	lsrs	r3, r3, #2
 8009aac:	400a      	ands	r2, r1
 8009aae:	3302      	adds	r3, #2
 8009ab0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681a      	ldr	r2, [r3, #0]
 8009ab8:	697b      	ldr	r3, [r7, #20]
 8009aba:	005b      	lsls	r3, r3, #1
 8009abc:	2103      	movs	r1, #3
 8009abe:	fa01 f303 	lsl.w	r3, r1, r3
 8009ac2:	431a      	orrs	r2, r3
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8009ac8:	697b      	ldr	r3, [r7, #20]
 8009aca:	08da      	lsrs	r2, r3, #3
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	3208      	adds	r2, #8
 8009ad0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	f003 0307 	and.w	r3, r3, #7
 8009ada:	009b      	lsls	r3, r3, #2
 8009adc:	220f      	movs	r2, #15
 8009ade:	fa02 f303 	lsl.w	r3, r2, r3
 8009ae2:	43db      	mvns	r3, r3
 8009ae4:	697a      	ldr	r2, [r7, #20]
 8009ae6:	08d2      	lsrs	r2, r2, #3
 8009ae8:	4019      	ands	r1, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	3208      	adds	r2, #8
 8009aee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	68da      	ldr	r2, [r3, #12]
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	005b      	lsls	r3, r3, #1
 8009afa:	2103      	movs	r1, #3
 8009afc:	fa01 f303 	lsl.w	r3, r1, r3
 8009b00:	43db      	mvns	r3, r3
 8009b02:	401a      	ands	r2, r3
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	685a      	ldr	r2, [r3, #4]
 8009b0c:	2101      	movs	r1, #1
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	fa01 f303 	lsl.w	r3, r1, r3
 8009b14:	43db      	mvns	r3, r3
 8009b16:	401a      	ands	r2, r3
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	689a      	ldr	r2, [r3, #8]
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	005b      	lsls	r3, r3, #1
 8009b24:	2103      	movs	r1, #3
 8009b26:	fa01 f303 	lsl.w	r3, r1, r3
 8009b2a:	43db      	mvns	r3, r3
 8009b2c:	401a      	ands	r2, r3
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	609a      	str	r2, [r3, #8]
    }

    position++;
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	3301      	adds	r3, #1
 8009b36:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8009b38:	683a      	ldr	r2, [r7, #0]
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	fa22 f303 	lsr.w	r3, r2, r3
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f47f af3d 	bne.w	80099c0 <HAL_GPIO_DeInit+0x10>
  }
}
 8009b46:	bf00      	nop
 8009b48:	bf00      	nop
 8009b4a:	371c      	adds	r7, #28
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr
 8009b54:	40010000 	.word	0x40010000
 8009b58:	48000400 	.word	0x48000400
 8009b5c:	48000800 	.word	0x48000800
 8009b60:	48000c00 	.word	0x48000c00
 8009b64:	48001000 	.word	0x48001000
 8009b68:	58000800 	.word	0x58000800

08009b6c <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b085      	sub	sp, #20
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
 8009b74:	460b      	mov	r3, r1
 8009b76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	691a      	ldr	r2, [r3, #16]
 8009b7c:	887b      	ldrh	r3, [r7, #2]
 8009b7e:	4013      	ands	r3, r2
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d002      	beq.n	8009b8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009b84:	2301      	movs	r3, #1
 8009b86:	73fb      	strb	r3, [r7, #15]
 8009b88:	e001      	b.n	8009b8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009b8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3714      	adds	r7, #20
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr

08009b9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b083      	sub	sp, #12
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
 8009ba4:	460b      	mov	r3, r1
 8009ba6:	807b      	strh	r3, [r7, #2]
 8009ba8:	4613      	mov	r3, r2
 8009baa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009bac:	787b      	ldrb	r3, [r7, #1]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d003      	beq.n	8009bba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009bb2:	887a      	ldrh	r2, [r7, #2]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009bb8:	e002      	b.n	8009bc0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009bba:	887a      	ldrh	r2, [r7, #2]
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009bc0:	bf00      	nop
 8009bc2:	370c      	adds	r7, #12
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bca:	4770      	bx	lr

08009bcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b082      	sub	sp, #8
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8009bd6:	4b08      	ldr	r3, [pc, #32]	@ (8009bf8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009bd8:	68da      	ldr	r2, [r3, #12]
 8009bda:	88fb      	ldrh	r3, [r7, #6]
 8009bdc:	4013      	ands	r3, r2
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d006      	beq.n	8009bf0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009be2:	4a05      	ldr	r2, [pc, #20]	@ (8009bf8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009be4:	88fb      	ldrh	r3, [r7, #6]
 8009be6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009be8:	88fb      	ldrh	r3, [r7, #6]
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7f7 fe85 	bl	80018fa <HAL_GPIO_EXTI_Callback>
  }
}
 8009bf0:	bf00      	nop
 8009bf2:	3708      	adds	r7, #8
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}
 8009bf8:	58000800 	.word	0x58000800

08009bfc <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b082      	sub	sp, #8
 8009c00:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8009c02:	4b0a      	ldr	r3, [pc, #40]	@ (8009c2c <HAL_HSEM_IRQHandler+0x30>)
 8009c04:	68db      	ldr	r3, [r3, #12]
 8009c06:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8009c08:	4b08      	ldr	r3, [pc, #32]	@ (8009c2c <HAL_HSEM_IRQHandler+0x30>)
 8009c0a:	681a      	ldr	r2, [r3, #0]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	43db      	mvns	r3, r3
 8009c10:	4906      	ldr	r1, [pc, #24]	@ (8009c2c <HAL_HSEM_IRQHandler+0x30>)
 8009c12:	4013      	ands	r3, r2
 8009c14:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8009c16:	4a05      	ldr	r2, [pc, #20]	@ (8009c2c <HAL_HSEM_IRQHandler+0x30>)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f000 f807 	bl	8009c30 <HAL_HSEM_FreeCallback>
}
 8009c22:	bf00      	nop
 8009c24:	3708      	adds	r7, #8
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}
 8009c2a:	bf00      	nop
 8009c2c:	58001500 	.word	0x58001500

08009c30 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8009c30:	b480      	push	{r7}
 8009c32:	b083      	sub	sp, #12
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8009c38:	bf00      	nop
 8009c3a:	370c      	adds	r7, #12
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c42:	4770      	bx	lr

08009c44 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b084      	sub	sp, #16
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d01e      	beq.n	8009c94 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8009c56:	4b13      	ldr	r3, [pc, #76]	@ (8009ca4 <HAL_IPCC_Init+0x60>)
 8009c58:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009c60:	b2db      	uxtb	r3, r3
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d102      	bne.n	8009c6c <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f7f9 faa6 	bl	80031b8 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8009c6c:	68b8      	ldr	r0, [r7, #8]
 8009c6e:	f000 f85b 	bl	8009d28 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 f82c 	bl	8009cdc <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2200      	movs	r2, #0
 8009c88:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8009c92:	e001      	b.n	8009c98 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8009c94:	2301      	movs	r3, #1
 8009c96:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8009c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3710      	adds	r7, #16
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}
 8009ca2:	bf00      	nop
 8009ca4:	58000c00 	.word	0x58000c00

08009ca8 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b085      	sub	sp, #20
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	60f8      	str	r0, [r7, #12]
 8009cb0:	60b9      	str	r1, [r7, #8]
 8009cb2:	4613      	mov	r3, r2
 8009cb4:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8009cb6:	bf00      	nop
 8009cb8:	3714      	adds	r7, #20
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr

08009cc2 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8009cc2:	b480      	push	{r7}
 8009cc4:	b085      	sub	sp, #20
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	60f8      	str	r0, [r7, #12]
 8009cca:	60b9      	str	r1, [r7, #8]
 8009ccc:	4613      	mov	r3, r2
 8009cce:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8009cd0:	bf00      	nop
 8009cd2:	3714      	adds	r7, #20
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr

08009cdc <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8009cdc:	b480      	push	{r7}
 8009cde:	b085      	sub	sp, #20
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	60fb      	str	r3, [r7, #12]
 8009ce8:	e00f      	b.n	8009d0a <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8009cea:	687a      	ldr	r2, [r7, #4]
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	009b      	lsls	r3, r3, #2
 8009cf0:	4413      	add	r3, r2
 8009cf2:	4a0b      	ldr	r2, [pc, #44]	@ (8009d20 <IPCC_SetDefaultCallbacks+0x44>)
 8009cf4:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8009cf6:	687a      	ldr	r2, [r7, #4]
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	3306      	adds	r3, #6
 8009cfc:	009b      	lsls	r3, r3, #2
 8009cfe:	4413      	add	r3, r2
 8009d00:	4a08      	ldr	r2, [pc, #32]	@ (8009d24 <IPCC_SetDefaultCallbacks+0x48>)
 8009d02:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	3301      	adds	r3, #1
 8009d08:	60fb      	str	r3, [r7, #12]
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	2b05      	cmp	r3, #5
 8009d0e:	d9ec      	bls.n	8009cea <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8009d10:	bf00      	nop
 8009d12:	bf00      	nop
 8009d14:	3714      	adds	r7, #20
 8009d16:	46bd      	mov	sp, r7
 8009d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1c:	4770      	bx	lr
 8009d1e:	bf00      	nop
 8009d20:	08009ca9 	.word	0x08009ca9
 8009d24:	08009cc3 	.word	0x08009cc3

08009d28 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b083      	sub	sp, #12
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2200      	movs	r2, #0
 8009d34:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8009d3c:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	223f      	movs	r2, #63	@ 0x3f
 8009d42:	609a      	str	r2, [r3, #8]
}
 8009d44:	bf00      	nop
 8009d46:	370c      	adds	r7, #12
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr

08009d50 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009d50:	b480      	push	{r7}
 8009d52:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009d54:	4b05      	ldr	r3, [pc, #20]	@ (8009d6c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4a04      	ldr	r2, [pc, #16]	@ (8009d6c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009d5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d5e:	6013      	str	r3, [r2, #0]
}
 8009d60:	bf00      	nop
 8009d62:	46bd      	mov	sp, r7
 8009d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d68:	4770      	bx	lr
 8009d6a:	bf00      	nop
 8009d6c:	58000400 	.word	0x58000400

08009d70 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009d70:	b480      	push	{r7}
 8009d72:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8009d74:	4b04      	ldr	r3, [pc, #16]	@ (8009d88 <HAL_PWREx_GetVoltageRange+0x18>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d84:	4770      	bx	lr
 8009d86:	bf00      	nop
 8009d88:	58000400 	.word	0x58000400

08009d8c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b086      	sub	sp, #24
 8009d90:	af02      	add	r7, sp, #8
 8009d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8009d94:	f7ff f82a 	bl	8008dec <HAL_GetTick>
 8009d98:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d101      	bne.n	8009da4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8009da0:	2301      	movs	r3, #1
 8009da2:	e063      	b.n	8009e6c <HAL_QSPI_Init+0xe0>
  assert_param(IS_QSPI_SSHIFT(hqspi->Init.SampleShifting));
  assert_param(IS_QSPI_FLASH_SIZE(hqspi->Init.FlashSize));
  assert_param(IS_QSPI_CS_HIGH_TIME(hqspi->Init.ChipSelectHighTime));
  assert_param(IS_QSPI_CLOCK_MODE(hqspi->Init.ClockMode));

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8009daa:	b2db      	uxtb	r3, r3
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d10b      	bne.n	8009dc8 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2200      	movs	r2, #0
 8009db4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f7f9 fb77 	bl	80034ac <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8009dbe:	f241 3188 	movw	r1, #5000	@ 0x1388
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 f858 	bl	8009e78 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	689b      	ldr	r3, [r3, #8]
 8009dd6:	3b01      	subs	r3, #1
 8009dd8:	021a      	lsls	r2, r3, #8
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	430a      	orrs	r2, r1
 8009de0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009de6:	9300      	str	r3, [sp, #0]
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	2200      	movs	r2, #0
 8009dec:	2120      	movs	r1, #32
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 f850 	bl	8009e94 <QSPI_WaitFlagStateUntilTimeout>
 8009df4:	4603      	mov	r3, r0
 8009df6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8009df8:	7afb      	ldrb	r3, [r7, #11]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d131      	bne.n	8009e62 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009e08:	f023 0310 	bic.w	r3, r3, #16
 8009e0c:	687a      	ldr	r2, [r7, #4]
 8009e0e:	6852      	ldr	r2, [r2, #4]
 8009e10:	0611      	lsls	r1, r2, #24
 8009e12:	687a      	ldr	r2, [r7, #4]
 8009e14:	68d2      	ldr	r2, [r2, #12]
 8009e16:	4311      	orrs	r1, r2
 8009e18:	687a      	ldr	r2, [r7, #4]
 8009e1a:	6812      	ldr	r2, [r2, #0]
 8009e1c:	430b      	orrs	r3, r1
 8009e1e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	685a      	ldr	r2, [r3, #4]
 8009e26:	4b13      	ldr	r3, [pc, #76]	@ (8009e74 <HAL_QSPI_Init+0xe8>)
 8009e28:	4013      	ands	r3, r2
 8009e2a:	687a      	ldr	r2, [r7, #4]
 8009e2c:	6912      	ldr	r2, [r2, #16]
 8009e2e:	0411      	lsls	r1, r2, #16
 8009e30:	687a      	ldr	r2, [r7, #4]
 8009e32:	6952      	ldr	r2, [r2, #20]
 8009e34:	4311      	orrs	r1, r2
 8009e36:	687a      	ldr	r2, [r7, #4]
 8009e38:	6992      	ldr	r2, [r2, #24]
 8009e3a:	4311      	orrs	r1, r2
 8009e3c:	687a      	ldr	r2, [r7, #4]
 8009e3e:	6812      	ldr	r2, [r2, #0]
 8009e40:	430b      	orrs	r3, r1
 8009e42:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	681a      	ldr	r2, [r3, #0]
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f042 0201 	orr.w	r2, r2, #1
 8009e52:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2200      	movs	r2, #0
 8009e58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2201      	movs	r2, #1
 8009e5e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	2200      	movs	r2, #0
 8009e66:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8009e6a:	7afb      	ldrb	r3, [r7, #11]
}
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	3710      	adds	r7, #16
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bd80      	pop	{r7, pc}
 8009e74:	ffe0f8fe 	.word	0xffe0f8fe

08009e78 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b083      	sub	sp, #12
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
 8009e80:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	683a      	ldr	r2, [r7, #0]
 8009e86:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8009e88:	bf00      	nop
 8009e8a:	370c      	adds	r7, #12
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e92:	4770      	bx	lr

08009e94 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b084      	sub	sp, #16
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	60f8      	str	r0, [r7, #12]
 8009e9c:	60b9      	str	r1, [r7, #8]
 8009e9e:	603b      	str	r3, [r7, #0]
 8009ea0:	4613      	mov	r3, r2
 8009ea2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8009ea4:	e01a      	b.n	8009edc <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ea6:	69bb      	ldr	r3, [r7, #24]
 8009ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eac:	d016      	beq.n	8009edc <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009eae:	f7fe ff9d 	bl	8008dec <HAL_GetTick>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	1ad3      	subs	r3, r2, r3
 8009eb8:	69ba      	ldr	r2, [r7, #24]
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d302      	bcc.n	8009ec4 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8009ebe:	69bb      	ldr	r3, [r7, #24]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d10b      	bne.n	8009edc <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2204      	movs	r2, #4
 8009ec8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ed0:	f043 0201 	orr.w	r2, r3, #1
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8009ed8:	2301      	movs	r3, #1
 8009eda:	e00e      	b.n	8009efa <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	689a      	ldr	r2, [r3, #8]
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	4013      	ands	r3, r2
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	bf14      	ite	ne
 8009eea:	2301      	movne	r3, #1
 8009eec:	2300      	moveq	r3, #0
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	461a      	mov	r2, r3
 8009ef2:	79fb      	ldrb	r3, [r7, #7]
 8009ef4:	429a      	cmp	r2, r3
 8009ef6:	d1d6      	bne.n	8009ea6 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009ef8:	2300      	movs	r3, #0
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3710      	adds	r7, #16
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}

08009f02 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8009f02:	b480      	push	{r7}
 8009f04:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8009f06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009f10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f14:	d101      	bne.n	8009f1a <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8009f16:	2301      	movs	r3, #1
 8009f18:	e000      	b.n	8009f1c <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8009f1a:	2300      	movs	r3, #0
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f24:	4770      	bx	lr

08009f26 <LL_RCC_HSE_Enable>:
{
 8009f26:	b480      	push	{r7}
 8009f28:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8009f2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009f38:	6013      	str	r3, [r2, #0]
}
 8009f3a:	bf00      	nop
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr

08009f44 <LL_RCC_HSE_Disable>:
{
 8009f44:	b480      	push	{r7}
 8009f46:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8009f48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009f52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009f56:	6013      	str	r3, [r2, #0]
}
 8009f58:	bf00      	nop
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f60:	4770      	bx	lr

08009f62 <LL_RCC_HSE_IsReady>:
{
 8009f62:	b480      	push	{r7}
 8009f64:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8009f66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f74:	d101      	bne.n	8009f7a <LL_RCC_HSE_IsReady+0x18>
 8009f76:	2301      	movs	r3, #1
 8009f78:	e000      	b.n	8009f7c <LL_RCC_HSE_IsReady+0x1a>
 8009f7a:	2300      	movs	r3, #0
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f84:	4770      	bx	lr

08009f86 <LL_RCC_HSI_Enable>:
{
 8009f86:	b480      	push	{r7}
 8009f88:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8009f8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f98:	6013      	str	r3, [r2, #0]
}
 8009f9a:	bf00      	nop
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa2:	4770      	bx	lr

08009fa4 <LL_RCC_HSI_Disable>:
{
 8009fa4:	b480      	push	{r7}
 8009fa6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8009fa8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009fb2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009fb6:	6013      	str	r3, [r2, #0]
}
 8009fb8:	bf00      	nop
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc0:	4770      	bx	lr

08009fc2 <LL_RCC_HSI_IsReady>:
{
 8009fc2:	b480      	push	{r7}
 8009fc4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8009fc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009fd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009fd4:	d101      	bne.n	8009fda <LL_RCC_HSI_IsReady+0x18>
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	e000      	b.n	8009fdc <LL_RCC_HSI_IsReady+0x1a>
 8009fda:	2300      	movs	r3, #0
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe4:	4770      	bx	lr

08009fe6 <LL_RCC_HSI_SetCalibTrimming>:
{
 8009fe6:	b480      	push	{r7}
 8009fe8:	b083      	sub	sp, #12
 8009fea:	af00      	add	r7, sp, #0
 8009fec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8009fee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	061b      	lsls	r3, r3, #24
 8009ffc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a000:	4313      	orrs	r3, r2
 800a002:	604b      	str	r3, [r1, #4]
}
 800a004:	bf00      	nop
 800a006:	370c      	adds	r7, #12
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <LL_RCC_HSI48_Enable>:
{
 800a010:	b480      	push	{r7}
 800a012:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800a014:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a018:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a01c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a020:	f043 0301 	orr.w	r3, r3, #1
 800a024:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800a028:	bf00      	nop
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr

0800a032 <LL_RCC_HSI48_Disable>:
{
 800a032:	b480      	push	{r7}
 800a034:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800a036:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a03a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a03e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a042:	f023 0301 	bic.w	r3, r3, #1
 800a046:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800a04a:	bf00      	nop
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr

0800a054 <LL_RCC_HSI48_IsReady>:
{
 800a054:	b480      	push	{r7}
 800a056:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800a058:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a05c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a060:	f003 0302 	and.w	r3, r3, #2
 800a064:	2b02      	cmp	r3, #2
 800a066:	d101      	bne.n	800a06c <LL_RCC_HSI48_IsReady+0x18>
 800a068:	2301      	movs	r3, #1
 800a06a:	e000      	b.n	800a06e <LL_RCC_HSI48_IsReady+0x1a>
 800a06c:	2300      	movs	r3, #0
}
 800a06e:	4618      	mov	r0, r3
 800a070:	46bd      	mov	sp, r7
 800a072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a076:	4770      	bx	lr

0800a078 <LL_RCC_LSE_Enable>:
{
 800a078:	b480      	push	{r7}
 800a07a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800a07c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a084:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a088:	f043 0301 	orr.w	r3, r3, #1
 800a08c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a090:	bf00      	nop
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr

0800a09a <LL_RCC_LSE_Disable>:
{
 800a09a:	b480      	push	{r7}
 800a09c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800a09e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a0aa:	f023 0301 	bic.w	r3, r3, #1
 800a0ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a0b2:	bf00      	nop
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ba:	4770      	bx	lr

0800a0bc <LL_RCC_LSE_EnableBypass>:
{
 800a0bc:	b480      	push	{r7}
 800a0be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800a0c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a0cc:	f043 0304 	orr.w	r3, r3, #4
 800a0d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a0d4:	bf00      	nop
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0dc:	4770      	bx	lr

0800a0de <LL_RCC_LSE_DisableBypass>:
{
 800a0de:	b480      	push	{r7}
 800a0e0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800a0e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a0ee:	f023 0304 	bic.w	r3, r3, #4
 800a0f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a0f6:	bf00      	nop
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fe:	4770      	bx	lr

0800a100 <LL_RCC_LSE_IsReady>:
{
 800a100:	b480      	push	{r7}
 800a102:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a10c:	f003 0302 	and.w	r3, r3, #2
 800a110:	2b02      	cmp	r3, #2
 800a112:	d101      	bne.n	800a118 <LL_RCC_LSE_IsReady+0x18>
 800a114:	2301      	movs	r3, #1
 800a116:	e000      	b.n	800a11a <LL_RCC_LSE_IsReady+0x1a>
 800a118:	2300      	movs	r3, #0
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	46bd      	mov	sp, r7
 800a11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a122:	4770      	bx	lr

0800a124 <LL_RCC_LSI1_Enable>:
{
 800a124:	b480      	push	{r7}
 800a126:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800a128:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a12c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a130:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a134:	f043 0301 	orr.w	r3, r3, #1
 800a138:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800a13c:	bf00      	nop
 800a13e:	46bd      	mov	sp, r7
 800a140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a144:	4770      	bx	lr

0800a146 <LL_RCC_LSI1_Disable>:
{
 800a146:	b480      	push	{r7}
 800a148:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800a14a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a14e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a152:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a156:	f023 0301 	bic.w	r3, r3, #1
 800a15a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800a15e:	bf00      	nop
 800a160:	46bd      	mov	sp, r7
 800a162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a166:	4770      	bx	lr

0800a168 <LL_RCC_LSI1_IsReady>:
{
 800a168:	b480      	push	{r7}
 800a16a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800a16c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a170:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a174:	f003 0302 	and.w	r3, r3, #2
 800a178:	2b02      	cmp	r3, #2
 800a17a:	d101      	bne.n	800a180 <LL_RCC_LSI1_IsReady+0x18>
 800a17c:	2301      	movs	r3, #1
 800a17e:	e000      	b.n	800a182 <LL_RCC_LSI1_IsReady+0x1a>
 800a180:	2300      	movs	r3, #0
}
 800a182:	4618      	mov	r0, r3
 800a184:	46bd      	mov	sp, r7
 800a186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18a:	4770      	bx	lr

0800a18c <LL_RCC_LSI2_Enable>:
{
 800a18c:	b480      	push	{r7}
 800a18e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800a190:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a194:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a198:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a19c:	f043 0304 	orr.w	r3, r3, #4
 800a1a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800a1a4:	bf00      	nop
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ac:	4770      	bx	lr

0800a1ae <LL_RCC_LSI2_Disable>:
{
 800a1ae:	b480      	push	{r7}
 800a1b0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800a1b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a1ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a1be:	f023 0304 	bic.w	r3, r3, #4
 800a1c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800a1c6:	bf00      	nop
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ce:	4770      	bx	lr

0800a1d0 <LL_RCC_LSI2_IsReady>:
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800a1d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a1dc:	f003 0308 	and.w	r3, r3, #8
 800a1e0:	2b08      	cmp	r3, #8
 800a1e2:	d101      	bne.n	800a1e8 <LL_RCC_LSI2_IsReady+0x18>
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	e000      	b.n	800a1ea <LL_RCC_LSI2_IsReady+0x1a>
 800a1e8:	2300      	movs	r3, #0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f2:	4770      	bx	lr

0800a1f4 <LL_RCC_LSI2_SetTrimming>:
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b083      	sub	sp, #12
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800a1fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a200:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a204:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	021b      	lsls	r3, r3, #8
 800a20c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a210:	4313      	orrs	r3, r2
 800a212:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800a216:	bf00      	nop
 800a218:	370c      	adds	r7, #12
 800a21a:	46bd      	mov	sp, r7
 800a21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a220:	4770      	bx	lr

0800a222 <LL_RCC_MSI_Enable>:
{
 800a222:	b480      	push	{r7}
 800a224:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800a226:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a230:	f043 0301 	orr.w	r3, r3, #1
 800a234:	6013      	str	r3, [r2, #0]
}
 800a236:	bf00      	nop
 800a238:	46bd      	mov	sp, r7
 800a23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23e:	4770      	bx	lr

0800a240 <LL_RCC_MSI_Disable>:
{
 800a240:	b480      	push	{r7}
 800a242:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800a244:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a24e:	f023 0301 	bic.w	r3, r3, #1
 800a252:	6013      	str	r3, [r2, #0]
}
 800a254:	bf00      	nop
 800a256:	46bd      	mov	sp, r7
 800a258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25c:	4770      	bx	lr

0800a25e <LL_RCC_MSI_IsReady>:
{
 800a25e:	b480      	push	{r7}
 800a260:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800a262:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f003 0302 	and.w	r3, r3, #2
 800a26c:	2b02      	cmp	r3, #2
 800a26e:	d101      	bne.n	800a274 <LL_RCC_MSI_IsReady+0x16>
 800a270:	2301      	movs	r3, #1
 800a272:	e000      	b.n	800a276 <LL_RCC_MSI_IsReady+0x18>
 800a274:	2300      	movs	r3, #0
}
 800a276:	4618      	mov	r0, r3
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr

0800a280 <LL_RCC_MSI_SetRange>:
{
 800a280:	b480      	push	{r7}
 800a282:	b083      	sub	sp, #12
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800a288:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a292:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	4313      	orrs	r3, r2
 800a29a:	600b      	str	r3, [r1, #0]
}
 800a29c:	bf00      	nop
 800a29e:	370c      	adds	r7, #12
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a6:	4770      	bx	lr

0800a2a8 <LL_RCC_MSI_GetRange>:
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b083      	sub	sp, #12
 800a2ac:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800a2ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a2b8:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2bb0      	cmp	r3, #176	@ 0xb0
 800a2be:	d901      	bls.n	800a2c4 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800a2c0:	23b0      	movs	r3, #176	@ 0xb0
 800a2c2:	607b      	str	r3, [r7, #4]
  return msiRange;
 800a2c4:	687b      	ldr	r3, [r7, #4]
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	370c      	adds	r7, #12
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d0:	4770      	bx	lr

0800a2d2 <LL_RCC_MSI_SetCalibTrimming>:
{
 800a2d2:	b480      	push	{r7}
 800a2d4:	b083      	sub	sp, #12
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800a2da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2de:	685b      	ldr	r3, [r3, #4]
 800a2e0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	021b      	lsls	r3, r3, #8
 800a2e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	604b      	str	r3, [r1, #4]
}
 800a2f0:	bf00      	nop
 800a2f2:	370c      	adds	r7, #12
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fa:	4770      	bx	lr

0800a2fc <LL_RCC_SetSysClkSource>:
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	b083      	sub	sp, #12
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800a304:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a308:	689b      	ldr	r3, [r3, #8]
 800a30a:	f023 0203 	bic.w	r2, r3, #3
 800a30e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	4313      	orrs	r3, r2
 800a316:	608b      	str	r3, [r1, #8]
}
 800a318:	bf00      	nop
 800a31a:	370c      	adds	r7, #12
 800a31c:	46bd      	mov	sp, r7
 800a31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a322:	4770      	bx	lr

0800a324 <LL_RCC_GetSysClkSource>:
{
 800a324:	b480      	push	{r7}
 800a326:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800a328:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a32c:	689b      	ldr	r3, [r3, #8]
 800a32e:	f003 030c 	and.w	r3, r3, #12
}
 800a332:	4618      	mov	r0, r3
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr

0800a33c <LL_RCC_SetAHBPrescaler>:
{
 800a33c:	b480      	push	{r7}
 800a33e:	b083      	sub	sp, #12
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800a344:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a348:	689b      	ldr	r3, [r3, #8]
 800a34a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a34e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	4313      	orrs	r3, r2
 800a356:	608b      	str	r3, [r1, #8]
}
 800a358:	bf00      	nop
 800a35a:	370c      	adds	r7, #12
 800a35c:	46bd      	mov	sp, r7
 800a35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a362:	4770      	bx	lr

0800a364 <LL_C2_RCC_SetAHBPrescaler>:
{
 800a364:	b480      	push	{r7}
 800a366:	b083      	sub	sp, #12
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800a36c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a370:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a374:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a378:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	4313      	orrs	r3, r2
 800a380:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800a384:	bf00      	nop
 800a386:	370c      	adds	r7, #12
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr

0800a390 <LL_RCC_SetAHB4Prescaler>:
{
 800a390:	b480      	push	{r7}
 800a392:	b083      	sub	sp, #12
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800a398:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a39c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a3a0:	f023 020f 	bic.w	r2, r3, #15
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	091b      	lsrs	r3, r3, #4
 800a3a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a3ac:	4313      	orrs	r3, r2
 800a3ae:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800a3b2:	bf00      	nop
 800a3b4:	370c      	adds	r7, #12
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr

0800a3be <LL_RCC_SetAPB1Prescaler>:
{
 800a3be:	b480      	push	{r7}
 800a3c0:	b083      	sub	sp, #12
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800a3c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3ca:	689b      	ldr	r3, [r3, #8]
 800a3cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a3d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	608b      	str	r3, [r1, #8]
}
 800a3da:	bf00      	nop
 800a3dc:	370c      	adds	r7, #12
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e4:	4770      	bx	lr

0800a3e6 <LL_RCC_SetAPB2Prescaler>:
{
 800a3e6:	b480      	push	{r7}
 800a3e8:	b083      	sub	sp, #12
 800a3ea:	af00      	add	r7, sp, #0
 800a3ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800a3ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3f2:	689b      	ldr	r3, [r3, #8]
 800a3f4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a3f8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	4313      	orrs	r3, r2
 800a400:	608b      	str	r3, [r1, #8]
}
 800a402:	bf00      	nop
 800a404:	370c      	adds	r7, #12
 800a406:	46bd      	mov	sp, r7
 800a408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40c:	4770      	bx	lr

0800a40e <LL_RCC_GetAHBPrescaler>:
{
 800a40e:	b480      	push	{r7}
 800a410:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800a412:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a416:	689b      	ldr	r3, [r3, #8]
 800a418:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a41c:	4618      	mov	r0, r3
 800a41e:	46bd      	mov	sp, r7
 800a420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a424:	4770      	bx	lr

0800a426 <LL_RCC_GetAHB4Prescaler>:
{
 800a426:	b480      	push	{r7}
 800a428:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800a42a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a42e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a432:	011b      	lsls	r3, r3, #4
 800a434:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a438:	4618      	mov	r0, r3
 800a43a:	46bd      	mov	sp, r7
 800a43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a440:	4770      	bx	lr

0800a442 <LL_RCC_GetAPB1Prescaler>:
{
 800a442:	b480      	push	{r7}
 800a444:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800a446:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a44a:	689b      	ldr	r3, [r3, #8]
 800a44c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800a450:	4618      	mov	r0, r3
 800a452:	46bd      	mov	sp, r7
 800a454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a458:	4770      	bx	lr

0800a45a <LL_RCC_GetAPB2Prescaler>:
{
 800a45a:	b480      	push	{r7}
 800a45c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800a45e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a462:	689b      	ldr	r3, [r3, #8]
 800a464:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800a468:	4618      	mov	r0, r3
 800a46a:	46bd      	mov	sp, r7
 800a46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a470:	4770      	bx	lr

0800a472 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800a472:	b480      	push	{r7}
 800a474:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800a476:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a480:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a484:	6013      	str	r3, [r2, #0]
}
 800a486:	bf00      	nop
 800a488:	46bd      	mov	sp, r7
 800a48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48e:	4770      	bx	lr

0800a490 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800a490:	b480      	push	{r7}
 800a492:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800a494:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a49e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a4a2:	6013      	str	r3, [r2, #0]
}
 800a4a4:	bf00      	nop
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ac:	4770      	bx	lr

0800a4ae <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800a4ae:	b480      	push	{r7}
 800a4b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800a4b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a4bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a4c0:	d101      	bne.n	800a4c6 <LL_RCC_PLL_IsReady+0x18>
 800a4c2:	2301      	movs	r3, #1
 800a4c4:	e000      	b.n	800a4c8 <LL_RCC_PLL_IsReady+0x1a>
 800a4c6:	2300      	movs	r3, #0
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d0:	4770      	bx	lr

0800a4d2 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800a4d2:	b480      	push	{r7}
 800a4d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800a4d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4da:	68db      	ldr	r3, [r3, #12]
 800a4dc:	0a1b      	lsrs	r3, r3, #8
 800a4de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ea:	4770      	bx	lr

0800a4ec <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800a4f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4f4:	68db      	ldr	r3, [r3, #12]
 800a4f6:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a502:	4770      	bx	lr

0800a504 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800a504:	b480      	push	{r7}
 800a506:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800a508:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a50c:	68db      	ldr	r3, [r3, #12]
 800a50e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800a512:	4618      	mov	r0, r3
 800a514:	46bd      	mov	sp, r7
 800a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51a:	4770      	bx	lr

0800a51c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800a51c:	b480      	push	{r7}
 800a51e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800a520:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a524:	68db      	ldr	r3, [r3, #12]
 800a526:	f003 0303 	and.w	r3, r3, #3
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	46bd      	mov	sp, r7
 800a52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a532:	4770      	bx	lr

0800a534 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800a534:	b480      	push	{r7}
 800a536:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800a538:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a53c:	689b      	ldr	r3, [r3, #8]
 800a53e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a542:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a546:	d101      	bne.n	800a54c <LL_RCC_IsActiveFlag_HPRE+0x18>
 800a548:	2301      	movs	r3, #1
 800a54a:	e000      	b.n	800a54e <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800a54c:	2300      	movs	r3, #0
}
 800a54e:	4618      	mov	r0, r3
 800a550:	46bd      	mov	sp, r7
 800a552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a556:	4770      	bx	lr

0800a558 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800a558:	b480      	push	{r7}
 800a55a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800a55c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a560:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a564:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a568:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a56c:	d101      	bne.n	800a572 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800a56e:	2301      	movs	r3, #1
 800a570:	e000      	b.n	800a574 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800a572:	2300      	movs	r3, #0
}
 800a574:	4618      	mov	r0, r3
 800a576:	46bd      	mov	sp, r7
 800a578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57c:	4770      	bx	lr

0800a57e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800a57e:	b480      	push	{r7}
 800a580:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800a582:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a586:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a58a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a58e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a592:	d101      	bne.n	800a598 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800a594:	2301      	movs	r3, #1
 800a596:	e000      	b.n	800a59a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800a598:	2300      	movs	r3, #0
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	46bd      	mov	sp, r7
 800a59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a2:	4770      	bx	lr

0800a5a4 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800a5a4:	b480      	push	{r7}
 800a5a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800a5a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a5b6:	d101      	bne.n	800a5bc <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	e000      	b.n	800a5be <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800a5bc:	2300      	movs	r3, #0
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c6:	4770      	bx	lr

0800a5c8 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800a5c8:	b480      	push	{r7}
 800a5ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800a5cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5d0:	689b      	ldr	r3, [r3, #8]
 800a5d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a5d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a5da:	d101      	bne.n	800a5e0 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800a5dc:	2301      	movs	r3, #1
 800a5de:	e000      	b.n	800a5e2 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800a5e0:	2300      	movs	r3, #0
}
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr

0800a5ec <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a5ec:	b590      	push	{r4, r7, lr}
 800a5ee:	b08d      	sub	sp, #52	@ 0x34
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d101      	bne.n	800a5fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	e363      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f003 0320 	and.w	r3, r3, #32
 800a606:	2b00      	cmp	r3, #0
 800a608:	f000 808d 	beq.w	800a726 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a60c:	f7ff fe8a 	bl	800a324 <LL_RCC_GetSysClkSource>
 800a610:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a612:	f7ff ff83 	bl	800a51c <LL_RCC_PLL_GetMainSource>
 800a616:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800a618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d005      	beq.n	800a62a <HAL_RCC_OscConfig+0x3e>
 800a61e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a620:	2b0c      	cmp	r3, #12
 800a622:	d147      	bne.n	800a6b4 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800a624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a626:	2b01      	cmp	r3, #1
 800a628:	d144      	bne.n	800a6b4 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	69db      	ldr	r3, [r3, #28]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d101      	bne.n	800a636 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800a632:	2301      	movs	r3, #1
 800a634:	e347      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800a63a:	f7ff fe35 	bl	800a2a8 <LL_RCC_MSI_GetRange>
 800a63e:	4603      	mov	r3, r0
 800a640:	429c      	cmp	r4, r3
 800a642:	d914      	bls.n	800a66e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a648:	4618      	mov	r0, r3
 800a64a:	f000 fd2f 	bl	800b0ac <RCC_SetFlashLatencyFromMSIRange>
 800a64e:	4603      	mov	r3, r0
 800a650:	2b00      	cmp	r3, #0
 800a652:	d001      	beq.n	800a658 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800a654:	2301      	movs	r3, #1
 800a656:	e336      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a65c:	4618      	mov	r0, r3
 800a65e:	f7ff fe0f 	bl	800a280 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6a1b      	ldr	r3, [r3, #32]
 800a666:	4618      	mov	r0, r3
 800a668:	f7ff fe33 	bl	800a2d2 <LL_RCC_MSI_SetCalibTrimming>
 800a66c:	e013      	b.n	800a696 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a672:	4618      	mov	r0, r3
 800a674:	f7ff fe04 	bl	800a280 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6a1b      	ldr	r3, [r3, #32]
 800a67c:	4618      	mov	r0, r3
 800a67e:	f7ff fe28 	bl	800a2d2 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a686:	4618      	mov	r0, r3
 800a688:	f000 fd10 	bl	800b0ac <RCC_SetFlashLatencyFromMSIRange>
 800a68c:	4603      	mov	r3, r0
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d001      	beq.n	800a696 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800a692:	2301      	movs	r3, #1
 800a694:	e317      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800a696:	f000 fcc9 	bl	800b02c <HAL_RCC_GetHCLKFreq>
 800a69a:	4603      	mov	r3, r0
 800a69c:	4aa4      	ldr	r2, [pc, #656]	@ (800a930 <HAL_RCC_OscConfig+0x344>)
 800a69e:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a6a0:	4ba4      	ldr	r3, [pc, #656]	@ (800a934 <HAL_RCC_OscConfig+0x348>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	f7fe fb53 	bl	8008d50 <HAL_InitTick>
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d039      	beq.n	800a724 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	e308      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	69db      	ldr	r3, [r3, #28]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d01e      	beq.n	800a6fa <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a6bc:	f7ff fdb1 	bl	800a222 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a6c0:	f7fe fb94 	bl	8008dec <HAL_GetTick>
 800a6c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800a6c6:	e008      	b.n	800a6da <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a6c8:	f7fe fb90 	bl	8008dec <HAL_GetTick>
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d0:	1ad3      	subs	r3, r2, r3
 800a6d2:	2b02      	cmp	r3, #2
 800a6d4:	d901      	bls.n	800a6da <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800a6d6:	2303      	movs	r3, #3
 800a6d8:	e2f5      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800a6da:	f7ff fdc0 	bl	800a25e <LL_RCC_MSI_IsReady>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d0f1      	beq.n	800a6c8 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	f7ff fdc9 	bl	800a280 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	6a1b      	ldr	r3, [r3, #32]
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	f7ff fded 	bl	800a2d2 <LL_RCC_MSI_SetCalibTrimming>
 800a6f8:	e015      	b.n	800a726 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a6fa:	f7ff fda1 	bl	800a240 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a6fe:	f7fe fb75 	bl	8008dec <HAL_GetTick>
 800a702:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800a704:	e008      	b.n	800a718 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a706:	f7fe fb71 	bl	8008dec <HAL_GetTick>
 800a70a:	4602      	mov	r2, r0
 800a70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a70e:	1ad3      	subs	r3, r2, r3
 800a710:	2b02      	cmp	r3, #2
 800a712:	d901      	bls.n	800a718 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800a714:	2303      	movs	r3, #3
 800a716:	e2d6      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800a718:	f7ff fda1 	bl	800a25e <LL_RCC_MSI_IsReady>
 800a71c:	4603      	mov	r3, r0
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d1f1      	bne.n	800a706 <HAL_RCC_OscConfig+0x11a>
 800a722:	e000      	b.n	800a726 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800a724:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f003 0301 	and.w	r3, r3, #1
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d047      	beq.n	800a7c2 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a732:	f7ff fdf7 	bl	800a324 <LL_RCC_GetSysClkSource>
 800a736:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a738:	f7ff fef0 	bl	800a51c <LL_RCC_PLL_GetMainSource>
 800a73c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800a73e:	6a3b      	ldr	r3, [r7, #32]
 800a740:	2b08      	cmp	r3, #8
 800a742:	d005      	beq.n	800a750 <HAL_RCC_OscConfig+0x164>
 800a744:	6a3b      	ldr	r3, [r7, #32]
 800a746:	2b0c      	cmp	r3, #12
 800a748:	d108      	bne.n	800a75c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800a74a:	69fb      	ldr	r3, [r7, #28]
 800a74c:	2b03      	cmp	r3, #3
 800a74e:	d105      	bne.n	800a75c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	685b      	ldr	r3, [r3, #4]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d134      	bne.n	800a7c2 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800a758:	2301      	movs	r3, #1
 800a75a:	e2b4      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	685b      	ldr	r3, [r3, #4]
 800a760:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a764:	d102      	bne.n	800a76c <HAL_RCC_OscConfig+0x180>
 800a766:	f7ff fbde 	bl	8009f26 <LL_RCC_HSE_Enable>
 800a76a:	e001      	b.n	800a770 <HAL_RCC_OscConfig+0x184>
 800a76c:	f7ff fbea 	bl	8009f44 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	685b      	ldr	r3, [r3, #4]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d012      	beq.n	800a79e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a778:	f7fe fb38 	bl	8008dec <HAL_GetTick>
 800a77c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800a77e:	e008      	b.n	800a792 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a780:	f7fe fb34 	bl	8008dec <HAL_GetTick>
 800a784:	4602      	mov	r2, r0
 800a786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a788:	1ad3      	subs	r3, r2, r3
 800a78a:	2b64      	cmp	r3, #100	@ 0x64
 800a78c:	d901      	bls.n	800a792 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800a78e:	2303      	movs	r3, #3
 800a790:	e299      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800a792:	f7ff fbe6 	bl	8009f62 <LL_RCC_HSE_IsReady>
 800a796:	4603      	mov	r3, r0
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d0f1      	beq.n	800a780 <HAL_RCC_OscConfig+0x194>
 800a79c:	e011      	b.n	800a7c2 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a79e:	f7fe fb25 	bl	8008dec <HAL_GetTick>
 800a7a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800a7a4:	e008      	b.n	800a7b8 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a7a6:	f7fe fb21 	bl	8008dec <HAL_GetTick>
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ae:	1ad3      	subs	r3, r2, r3
 800a7b0:	2b64      	cmp	r3, #100	@ 0x64
 800a7b2:	d901      	bls.n	800a7b8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800a7b4:	2303      	movs	r3, #3
 800a7b6:	e286      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800a7b8:	f7ff fbd3 	bl	8009f62 <LL_RCC_HSE_IsReady>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d1f1      	bne.n	800a7a6 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f003 0302 	and.w	r3, r3, #2
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d04c      	beq.n	800a868 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a7ce:	f7ff fda9 	bl	800a324 <LL_RCC_GetSysClkSource>
 800a7d2:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a7d4:	f7ff fea2 	bl	800a51c <LL_RCC_PLL_GetMainSource>
 800a7d8:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800a7da:	69bb      	ldr	r3, [r7, #24]
 800a7dc:	2b04      	cmp	r3, #4
 800a7de:	d005      	beq.n	800a7ec <HAL_RCC_OscConfig+0x200>
 800a7e0:	69bb      	ldr	r3, [r7, #24]
 800a7e2:	2b0c      	cmp	r3, #12
 800a7e4:	d10e      	bne.n	800a804 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	2b02      	cmp	r3, #2
 800a7ea:	d10b      	bne.n	800a804 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	68db      	ldr	r3, [r3, #12]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d101      	bne.n	800a7f8 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	e266      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	691b      	ldr	r3, [r3, #16]
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	f7ff fbf2 	bl	8009fe6 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800a802:	e031      	b.n	800a868 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	68db      	ldr	r3, [r3, #12]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d019      	beq.n	800a840 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a80c:	f7ff fbbb 	bl	8009f86 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a810:	f7fe faec 	bl	8008dec <HAL_GetTick>
 800a814:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800a816:	e008      	b.n	800a82a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a818:	f7fe fae8 	bl	8008dec <HAL_GetTick>
 800a81c:	4602      	mov	r2, r0
 800a81e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a820:	1ad3      	subs	r3, r2, r3
 800a822:	2b02      	cmp	r3, #2
 800a824:	d901      	bls.n	800a82a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a826:	2303      	movs	r3, #3
 800a828:	e24d      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800a82a:	f7ff fbca 	bl	8009fc2 <LL_RCC_HSI_IsReady>
 800a82e:	4603      	mov	r3, r0
 800a830:	2b00      	cmp	r3, #0
 800a832:	d0f1      	beq.n	800a818 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	691b      	ldr	r3, [r3, #16]
 800a838:	4618      	mov	r0, r3
 800a83a:	f7ff fbd4 	bl	8009fe6 <LL_RCC_HSI_SetCalibTrimming>
 800a83e:	e013      	b.n	800a868 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a840:	f7ff fbb0 	bl	8009fa4 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a844:	f7fe fad2 	bl	8008dec <HAL_GetTick>
 800a848:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800a84a:	e008      	b.n	800a85e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a84c:	f7fe face 	bl	8008dec <HAL_GetTick>
 800a850:	4602      	mov	r2, r0
 800a852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a854:	1ad3      	subs	r3, r2, r3
 800a856:	2b02      	cmp	r3, #2
 800a858:	d901      	bls.n	800a85e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800a85a:	2303      	movs	r3, #3
 800a85c:	e233      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800a85e:	f7ff fbb0 	bl	8009fc2 <LL_RCC_HSI_IsReady>
 800a862:	4603      	mov	r3, r0
 800a864:	2b00      	cmp	r3, #0
 800a866:	d1f1      	bne.n	800a84c <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f003 0308 	and.w	r3, r3, #8
 800a870:	2b00      	cmp	r3, #0
 800a872:	d106      	bne.n	800a882 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	f000 80a3 	beq.w	800a9c8 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	695b      	ldr	r3, [r3, #20]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d076      	beq.n	800a978 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f003 0310 	and.w	r3, r3, #16
 800a892:	2b00      	cmp	r3, #0
 800a894:	d046      	beq.n	800a924 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800a896:	f7ff fc67 	bl	800a168 <LL_RCC_LSI1_IsReady>
 800a89a:	4603      	mov	r3, r0
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d113      	bne.n	800a8c8 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800a8a0:	f7ff fc40 	bl	800a124 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a8a4:	f7fe faa2 	bl	8008dec <HAL_GetTick>
 800a8a8:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800a8aa:	e008      	b.n	800a8be <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a8ac:	f7fe fa9e 	bl	8008dec <HAL_GetTick>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b4:	1ad3      	subs	r3, r2, r3
 800a8b6:	2b02      	cmp	r3, #2
 800a8b8:	d901      	bls.n	800a8be <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800a8ba:	2303      	movs	r3, #3
 800a8bc:	e203      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800a8be:	f7ff fc53 	bl	800a168 <LL_RCC_LSI1_IsReady>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d0f1      	beq.n	800a8ac <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800a8c8:	f7ff fc60 	bl	800a18c <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8cc:	f7fe fa8e 	bl	8008dec <HAL_GetTick>
 800a8d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800a8d2:	e008      	b.n	800a8e6 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a8d4:	f7fe fa8a 	bl	8008dec <HAL_GetTick>
 800a8d8:	4602      	mov	r2, r0
 800a8da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8dc:	1ad3      	subs	r3, r2, r3
 800a8de:	2b03      	cmp	r3, #3
 800a8e0:	d901      	bls.n	800a8e6 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800a8e2:	2303      	movs	r3, #3
 800a8e4:	e1ef      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800a8e6:	f7ff fc73 	bl	800a1d0 <LL_RCC_LSI2_IsReady>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d0f1      	beq.n	800a8d4 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	699b      	ldr	r3, [r3, #24]
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f7ff fc7d 	bl	800a1f4 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800a8fa:	f7ff fc24 	bl	800a146 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8fe:	f7fe fa75 	bl	8008dec <HAL_GetTick>
 800a902:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800a904:	e008      	b.n	800a918 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a906:	f7fe fa71 	bl	8008dec <HAL_GetTick>
 800a90a:	4602      	mov	r2, r0
 800a90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a90e:	1ad3      	subs	r3, r2, r3
 800a910:	2b02      	cmp	r3, #2
 800a912:	d901      	bls.n	800a918 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800a914:	2303      	movs	r3, #3
 800a916:	e1d6      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800a918:	f7ff fc26 	bl	800a168 <LL_RCC_LSI1_IsReady>
 800a91c:	4603      	mov	r3, r0
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d1f1      	bne.n	800a906 <HAL_RCC_OscConfig+0x31a>
 800a922:	e051      	b.n	800a9c8 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800a924:	f7ff fbfe 	bl	800a124 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a928:	f7fe fa60 	bl	8008dec <HAL_GetTick>
 800a92c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800a92e:	e00c      	b.n	800a94a <HAL_RCC_OscConfig+0x35e>
 800a930:	20000208 	.word	0x20000208
 800a934:	2000020c 	.word	0x2000020c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a938:	f7fe fa58 	bl	8008dec <HAL_GetTick>
 800a93c:	4602      	mov	r2, r0
 800a93e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a940:	1ad3      	subs	r3, r2, r3
 800a942:	2b02      	cmp	r3, #2
 800a944:	d901      	bls.n	800a94a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800a946:	2303      	movs	r3, #3
 800a948:	e1bd      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800a94a:	f7ff fc0d 	bl	800a168 <LL_RCC_LSI1_IsReady>
 800a94e:	4603      	mov	r3, r0
 800a950:	2b00      	cmp	r3, #0
 800a952:	d0f1      	beq.n	800a938 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800a954:	f7ff fc2b 	bl	800a1ae <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800a958:	e008      	b.n	800a96c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a95a:	f7fe fa47 	bl	8008dec <HAL_GetTick>
 800a95e:	4602      	mov	r2, r0
 800a960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a962:	1ad3      	subs	r3, r2, r3
 800a964:	2b03      	cmp	r3, #3
 800a966:	d901      	bls.n	800a96c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800a968:	2303      	movs	r3, #3
 800a96a:	e1ac      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800a96c:	f7ff fc30 	bl	800a1d0 <LL_RCC_LSI2_IsReady>
 800a970:	4603      	mov	r3, r0
 800a972:	2b00      	cmp	r3, #0
 800a974:	d1f1      	bne.n	800a95a <HAL_RCC_OscConfig+0x36e>
 800a976:	e027      	b.n	800a9c8 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800a978:	f7ff fc19 	bl	800a1ae <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a97c:	f7fe fa36 	bl	8008dec <HAL_GetTick>
 800a980:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800a982:	e008      	b.n	800a996 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a984:	f7fe fa32 	bl	8008dec <HAL_GetTick>
 800a988:	4602      	mov	r2, r0
 800a98a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a98c:	1ad3      	subs	r3, r2, r3
 800a98e:	2b03      	cmp	r3, #3
 800a990:	d901      	bls.n	800a996 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800a992:	2303      	movs	r3, #3
 800a994:	e197      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800a996:	f7ff fc1b 	bl	800a1d0 <LL_RCC_LSI2_IsReady>
 800a99a:	4603      	mov	r3, r0
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d1f1      	bne.n	800a984 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800a9a0:	f7ff fbd1 	bl	800a146 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9a4:	f7fe fa22 	bl	8008dec <HAL_GetTick>
 800a9a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800a9aa:	e008      	b.n	800a9be <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a9ac:	f7fe fa1e 	bl	8008dec <HAL_GetTick>
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9b4:	1ad3      	subs	r3, r2, r3
 800a9b6:	2b02      	cmp	r3, #2
 800a9b8:	d901      	bls.n	800a9be <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800a9ba:	2303      	movs	r3, #3
 800a9bc:	e183      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800a9be:	f7ff fbd3 	bl	800a168 <LL_RCC_LSI1_IsReady>
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d1f1      	bne.n	800a9ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f003 0304 	and.w	r3, r3, #4
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d05b      	beq.n	800aa8c <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a9d4:	4ba7      	ldr	r3, [pc, #668]	@ (800ac74 <HAL_RCC_OscConfig+0x688>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d114      	bne.n	800aa0a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800a9e0:	f7ff f9b6 	bl	8009d50 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a9e4:	f7fe fa02 	bl	8008dec <HAL_GetTick>
 800a9e8:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a9ea:	e008      	b.n	800a9fe <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a9ec:	f7fe f9fe 	bl	8008dec <HAL_GetTick>
 800a9f0:	4602      	mov	r2, r0
 800a9f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9f4:	1ad3      	subs	r3, r2, r3
 800a9f6:	2b02      	cmp	r3, #2
 800a9f8:	d901      	bls.n	800a9fe <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800a9fa:	2303      	movs	r3, #3
 800a9fc:	e163      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a9fe:	4b9d      	ldr	r3, [pc, #628]	@ (800ac74 <HAL_RCC_OscConfig+0x688>)
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d0f0      	beq.n	800a9ec <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	689b      	ldr	r3, [r3, #8]
 800aa0e:	2b01      	cmp	r3, #1
 800aa10:	d102      	bne.n	800aa18 <HAL_RCC_OscConfig+0x42c>
 800aa12:	f7ff fb31 	bl	800a078 <LL_RCC_LSE_Enable>
 800aa16:	e00c      	b.n	800aa32 <HAL_RCC_OscConfig+0x446>
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	2b05      	cmp	r3, #5
 800aa1e:	d104      	bne.n	800aa2a <HAL_RCC_OscConfig+0x43e>
 800aa20:	f7ff fb4c 	bl	800a0bc <LL_RCC_LSE_EnableBypass>
 800aa24:	f7ff fb28 	bl	800a078 <LL_RCC_LSE_Enable>
 800aa28:	e003      	b.n	800aa32 <HAL_RCC_OscConfig+0x446>
 800aa2a:	f7ff fb36 	bl	800a09a <LL_RCC_LSE_Disable>
 800aa2e:	f7ff fb56 	bl	800a0de <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	689b      	ldr	r3, [r3, #8]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d014      	beq.n	800aa64 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa3a:	f7fe f9d7 	bl	8008dec <HAL_GetTick>
 800aa3e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800aa40:	e00a      	b.n	800aa58 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aa42:	f7fe f9d3 	bl	8008dec <HAL_GetTick>
 800aa46:	4602      	mov	r2, r0
 800aa48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa4a:	1ad3      	subs	r3, r2, r3
 800aa4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa50:	4293      	cmp	r3, r2
 800aa52:	d901      	bls.n	800aa58 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800aa54:	2303      	movs	r3, #3
 800aa56:	e136      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800aa58:	f7ff fb52 	bl	800a100 <LL_RCC_LSE_IsReady>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d0ef      	beq.n	800aa42 <HAL_RCC_OscConfig+0x456>
 800aa62:	e013      	b.n	800aa8c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa64:	f7fe f9c2 	bl	8008dec <HAL_GetTick>
 800aa68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800aa6a:	e00a      	b.n	800aa82 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aa6c:	f7fe f9be 	bl	8008dec <HAL_GetTick>
 800aa70:	4602      	mov	r2, r0
 800aa72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa74:	1ad3      	subs	r3, r2, r3
 800aa76:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d901      	bls.n	800aa82 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800aa7e:	2303      	movs	r3, #3
 800aa80:	e121      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800aa82:	f7ff fb3d 	bl	800a100 <LL_RCC_LSE_IsReady>
 800aa86:	4603      	mov	r3, r0
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d1ef      	bne.n	800aa6c <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d02c      	beq.n	800aaf2 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d014      	beq.n	800aaca <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800aaa0:	f7ff fab6 	bl	800a010 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aaa4:	f7fe f9a2 	bl	8008dec <HAL_GetTick>
 800aaa8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800aaaa:	e008      	b.n	800aabe <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aaac:	f7fe f99e 	bl	8008dec <HAL_GetTick>
 800aab0:	4602      	mov	r2, r0
 800aab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aab4:	1ad3      	subs	r3, r2, r3
 800aab6:	2b02      	cmp	r3, #2
 800aab8:	d901      	bls.n	800aabe <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800aaba:	2303      	movs	r3, #3
 800aabc:	e103      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800aabe:	f7ff fac9 	bl	800a054 <LL_RCC_HSI48_IsReady>
 800aac2:	4603      	mov	r3, r0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d0f1      	beq.n	800aaac <HAL_RCC_OscConfig+0x4c0>
 800aac8:	e013      	b.n	800aaf2 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800aaca:	f7ff fab2 	bl	800a032 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aace:	f7fe f98d 	bl	8008dec <HAL_GetTick>
 800aad2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800aad4:	e008      	b.n	800aae8 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aad6:	f7fe f989 	bl	8008dec <HAL_GetTick>
 800aada:	4602      	mov	r2, r0
 800aadc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aade:	1ad3      	subs	r3, r2, r3
 800aae0:	2b02      	cmp	r3, #2
 800aae2:	d901      	bls.n	800aae8 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800aae4:	2303      	movs	r3, #3
 800aae6:	e0ee      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800aae8:	f7ff fab4 	bl	800a054 <LL_RCC_HSI48_IsReady>
 800aaec:	4603      	mov	r3, r0
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d1f1      	bne.n	800aad6 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	f000 80e4 	beq.w	800acc4 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aafc:	f7ff fc12 	bl	800a324 <LL_RCC_GetSysClkSource>
 800ab00:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800ab02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab06:	68db      	ldr	r3, [r3, #12]
 800ab08:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab0e:	2b02      	cmp	r3, #2
 800ab10:	f040 80b4 	bne.w	800ac7c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	f003 0203 	and.w	r2, r3, #3
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab1e:	429a      	cmp	r2, r3
 800ab20:	d123      	bne.n	800ab6a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab2c:	429a      	cmp	r2, r3
 800ab2e:	d11c      	bne.n	800ab6a <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	0a1b      	lsrs	r3, r3, #8
 800ab34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ab3c:	429a      	cmp	r2, r3
 800ab3e:	d114      	bne.n	800ab6a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800ab4a:	429a      	cmp	r2, r3
 800ab4c:	d10d      	bne.n	800ab6a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d106      	bne.n	800ab6a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800ab66:	429a      	cmp	r2, r3
 800ab68:	d05d      	beq.n	800ac26 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ab6a:	693b      	ldr	r3, [r7, #16]
 800ab6c:	2b0c      	cmp	r3, #12
 800ab6e:	d058      	beq.n	800ac22 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800ab70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d001      	beq.n	800ab82 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800ab7e:	2301      	movs	r3, #1
 800ab80:	e0a1      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800ab82:	f7ff fc85 	bl	800a490 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800ab86:	f7fe f931 	bl	8008dec <HAL_GetTick>
 800ab8a:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ab8c:	e008      	b.n	800aba0 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab8e:	f7fe f92d 	bl	8008dec <HAL_GetTick>
 800ab92:	4602      	mov	r2, r0
 800ab94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab96:	1ad3      	subs	r3, r2, r3
 800ab98:	2b02      	cmp	r3, #2
 800ab9a:	d901      	bls.n	800aba0 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800ab9c:	2303      	movs	r3, #3
 800ab9e:	e092      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aba0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d1ef      	bne.n	800ab8e <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800abae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800abb2:	68da      	ldr	r2, [r3, #12]
 800abb4:	4b30      	ldr	r3, [pc, #192]	@ (800ac78 <HAL_RCC_OscConfig+0x68c>)
 800abb6:	4013      	ands	r3, r2
 800abb8:	687a      	ldr	r2, [r7, #4]
 800abba:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800abbc:	687a      	ldr	r2, [r7, #4]
 800abbe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800abc0:	4311      	orrs	r1, r2
 800abc2:	687a      	ldr	r2, [r7, #4]
 800abc4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800abc6:	0212      	lsls	r2, r2, #8
 800abc8:	4311      	orrs	r1, r2
 800abca:	687a      	ldr	r2, [r7, #4]
 800abcc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800abce:	4311      	orrs	r1, r2
 800abd0:	687a      	ldr	r2, [r7, #4]
 800abd2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800abd4:	4311      	orrs	r1, r2
 800abd6:	687a      	ldr	r2, [r7, #4]
 800abd8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800abda:	430a      	orrs	r2, r1
 800abdc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800abe0:	4313      	orrs	r3, r2
 800abe2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800abe4:	f7ff fc45 	bl	800a472 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800abe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800abec:	68db      	ldr	r3, [r3, #12]
 800abee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800abf2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800abf6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800abf8:	f7fe f8f8 	bl	8008dec <HAL_GetTick>
 800abfc:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800abfe:	e008      	b.n	800ac12 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac00:	f7fe f8f4 	bl	8008dec <HAL_GetTick>
 800ac04:	4602      	mov	r2, r0
 800ac06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac08:	1ad3      	subs	r3, r2, r3
 800ac0a:	2b02      	cmp	r3, #2
 800ac0c:	d901      	bls.n	800ac12 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800ac0e:	2303      	movs	r3, #3
 800ac10:	e059      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d0ef      	beq.n	800ac00 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ac20:	e050      	b.n	800acc4 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800ac22:	2301      	movs	r3, #1
 800ac24:	e04f      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d147      	bne.n	800acc4 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800ac34:	f7ff fc1d 	bl	800a472 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ac38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ac3c:	68db      	ldr	r3, [r3, #12]
 800ac3e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ac42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac46:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ac48:	f7fe f8d0 	bl	8008dec <HAL_GetTick>
 800ac4c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac4e:	e008      	b.n	800ac62 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac50:	f7fe f8cc 	bl	8008dec <HAL_GetTick>
 800ac54:	4602      	mov	r2, r0
 800ac56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac58:	1ad3      	subs	r3, r2, r3
 800ac5a:	2b02      	cmp	r3, #2
 800ac5c:	d901      	bls.n	800ac62 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800ac5e:	2303      	movs	r3, #3
 800ac60:	e031      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d0ef      	beq.n	800ac50 <HAL_RCC_OscConfig+0x664>
 800ac70:	e028      	b.n	800acc4 <HAL_RCC_OscConfig+0x6d8>
 800ac72:	bf00      	nop
 800ac74:	58000400 	.word	0x58000400
 800ac78:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ac7c:	693b      	ldr	r3, [r7, #16]
 800ac7e:	2b0c      	cmp	r3, #12
 800ac80:	d01e      	beq.n	800acc0 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac82:	f7ff fc05 	bl	800a490 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac86:	f7fe f8b1 	bl	8008dec <HAL_GetTick>
 800ac8a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac8c:	e008      	b.n	800aca0 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac8e:	f7fe f8ad 	bl	8008dec <HAL_GetTick>
 800ac92:	4602      	mov	r2, r0
 800ac94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac96:	1ad3      	subs	r3, r2, r3
 800ac98:	2b02      	cmp	r3, #2
 800ac9a:	d901      	bls.n	800aca0 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800ac9c:	2303      	movs	r3, #3
 800ac9e:	e012      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aca0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d1ef      	bne.n	800ac8e <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800acae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800acb2:	68da      	ldr	r2, [r3, #12]
 800acb4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800acb8:	4b05      	ldr	r3, [pc, #20]	@ (800acd0 <HAL_RCC_OscConfig+0x6e4>)
 800acba:	4013      	ands	r3, r2
 800acbc:	60cb      	str	r3, [r1, #12]
 800acbe:	e001      	b.n	800acc4 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800acc0:	2301      	movs	r3, #1
 800acc2:	e000      	b.n	800acc6 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800acc4:	2300      	movs	r3, #0
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3734      	adds	r7, #52	@ 0x34
 800acca:	46bd      	mov	sp, r7
 800accc:	bd90      	pop	{r4, r7, pc}
 800acce:	bf00      	nop
 800acd0:	eefefffc 	.word	0xeefefffc

0800acd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b084      	sub	sp, #16
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
 800acdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d101      	bne.n	800ace8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ace4:	2301      	movs	r3, #1
 800ace6:	e12d      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ace8:	4b98      	ldr	r3, [pc, #608]	@ (800af4c <HAL_RCC_ClockConfig+0x278>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	f003 0307 	and.w	r3, r3, #7
 800acf0:	683a      	ldr	r2, [r7, #0]
 800acf2:	429a      	cmp	r2, r3
 800acf4:	d91b      	bls.n	800ad2e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800acf6:	4b95      	ldr	r3, [pc, #596]	@ (800af4c <HAL_RCC_ClockConfig+0x278>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	f023 0207 	bic.w	r2, r3, #7
 800acfe:	4993      	ldr	r1, [pc, #588]	@ (800af4c <HAL_RCC_ClockConfig+0x278>)
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	4313      	orrs	r3, r2
 800ad04:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad06:	f7fe f871 	bl	8008dec <HAL_GetTick>
 800ad0a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad0c:	e008      	b.n	800ad20 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800ad0e:	f7fe f86d 	bl	8008dec <HAL_GetTick>
 800ad12:	4602      	mov	r2, r0
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	1ad3      	subs	r3, r2, r3
 800ad18:	2b02      	cmp	r3, #2
 800ad1a:	d901      	bls.n	800ad20 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800ad1c:	2303      	movs	r3, #3
 800ad1e:	e111      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad20:	4b8a      	ldr	r3, [pc, #552]	@ (800af4c <HAL_RCC_ClockConfig+0x278>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	f003 0307 	and.w	r3, r3, #7
 800ad28:	683a      	ldr	r2, [r7, #0]
 800ad2a:	429a      	cmp	r2, r3
 800ad2c:	d1ef      	bne.n	800ad0e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f003 0302 	and.w	r3, r3, #2
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d016      	beq.n	800ad68 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	689b      	ldr	r3, [r3, #8]
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f7ff fafc 	bl	800a33c <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ad44:	f7fe f852 	bl	8008dec <HAL_GetTick>
 800ad48:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800ad4a:	e008      	b.n	800ad5e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ad4c:	f7fe f84e 	bl	8008dec <HAL_GetTick>
 800ad50:	4602      	mov	r2, r0
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	1ad3      	subs	r3, r2, r3
 800ad56:	2b02      	cmp	r3, #2
 800ad58:	d901      	bls.n	800ad5e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800ad5a:	2303      	movs	r3, #3
 800ad5c:	e0f2      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800ad5e:	f7ff fbe9 	bl	800a534 <LL_RCC_IsActiveFlag_HPRE>
 800ad62:	4603      	mov	r3, r0
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d0f1      	beq.n	800ad4c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	f003 0320 	and.w	r3, r3, #32
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d016      	beq.n	800ada2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	695b      	ldr	r3, [r3, #20]
 800ad78:	4618      	mov	r0, r3
 800ad7a:	f7ff faf3 	bl	800a364 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ad7e:	f7fe f835 	bl	8008dec <HAL_GetTick>
 800ad82:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800ad84:	e008      	b.n	800ad98 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ad86:	f7fe f831 	bl	8008dec <HAL_GetTick>
 800ad8a:	4602      	mov	r2, r0
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	1ad3      	subs	r3, r2, r3
 800ad90:	2b02      	cmp	r3, #2
 800ad92:	d901      	bls.n	800ad98 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800ad94:	2303      	movs	r3, #3
 800ad96:	e0d5      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800ad98:	f7ff fbde 	bl	800a558 <LL_RCC_IsActiveFlag_C2HPRE>
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d0f1      	beq.n	800ad86 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d016      	beq.n	800addc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	699b      	ldr	r3, [r3, #24]
 800adb2:	4618      	mov	r0, r3
 800adb4:	f7ff faec 	bl	800a390 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800adb8:	f7fe f818 	bl	8008dec <HAL_GetTick>
 800adbc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800adbe:	e008      	b.n	800add2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800adc0:	f7fe f814 	bl	8008dec <HAL_GetTick>
 800adc4:	4602      	mov	r2, r0
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	1ad3      	subs	r3, r2, r3
 800adca:	2b02      	cmp	r3, #2
 800adcc:	d901      	bls.n	800add2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800adce:	2303      	movs	r3, #3
 800add0:	e0b8      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800add2:	f7ff fbd4 	bl	800a57e <LL_RCC_IsActiveFlag_SHDHPRE>
 800add6:	4603      	mov	r3, r0
 800add8:	2b00      	cmp	r3, #0
 800adda:	d0f1      	beq.n	800adc0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	f003 0304 	and.w	r3, r3, #4
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d016      	beq.n	800ae16 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	68db      	ldr	r3, [r3, #12]
 800adec:	4618      	mov	r0, r3
 800adee:	f7ff fae6 	bl	800a3be <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800adf2:	f7fd fffb 	bl	8008dec <HAL_GetTick>
 800adf6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800adf8:	e008      	b.n	800ae0c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800adfa:	f7fd fff7 	bl	8008dec <HAL_GetTick>
 800adfe:	4602      	mov	r2, r0
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	1ad3      	subs	r3, r2, r3
 800ae04:	2b02      	cmp	r3, #2
 800ae06:	d901      	bls.n	800ae0c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800ae08:	2303      	movs	r3, #3
 800ae0a:	e09b      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800ae0c:	f7ff fbca 	bl	800a5a4 <LL_RCC_IsActiveFlag_PPRE1>
 800ae10:	4603      	mov	r3, r0
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d0f1      	beq.n	800adfa <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f003 0308 	and.w	r3, r3, #8
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d017      	beq.n	800ae52 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	691b      	ldr	r3, [r3, #16]
 800ae26:	00db      	lsls	r3, r3, #3
 800ae28:	4618      	mov	r0, r3
 800ae2a:	f7ff fadc 	bl	800a3e6 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ae2e:	f7fd ffdd 	bl	8008dec <HAL_GetTick>
 800ae32:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800ae34:	e008      	b.n	800ae48 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ae36:	f7fd ffd9 	bl	8008dec <HAL_GetTick>
 800ae3a:	4602      	mov	r2, r0
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	1ad3      	subs	r3, r2, r3
 800ae40:	2b02      	cmp	r3, #2
 800ae42:	d901      	bls.n	800ae48 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800ae44:	2303      	movs	r3, #3
 800ae46:	e07d      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800ae48:	f7ff fbbe 	bl	800a5c8 <LL_RCC_IsActiveFlag_PPRE2>
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d0f1      	beq.n	800ae36 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	f003 0301 	and.w	r3, r3, #1
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d043      	beq.n	800aee6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	685b      	ldr	r3, [r3, #4]
 800ae62:	2b02      	cmp	r3, #2
 800ae64:	d106      	bne.n	800ae74 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800ae66:	f7ff f87c 	bl	8009f62 <LL_RCC_HSE_IsReady>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d11e      	bne.n	800aeae <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ae70:	2301      	movs	r3, #1
 800ae72:	e067      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	685b      	ldr	r3, [r3, #4]
 800ae78:	2b03      	cmp	r3, #3
 800ae7a:	d106      	bne.n	800ae8a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800ae7c:	f7ff fb17 	bl	800a4ae <LL_RCC_PLL_IsReady>
 800ae80:	4603      	mov	r3, r0
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d113      	bne.n	800aeae <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ae86:	2301      	movs	r3, #1
 800ae88:	e05c      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	685b      	ldr	r3, [r3, #4]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d106      	bne.n	800aea0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800ae92:	f7ff f9e4 	bl	800a25e <LL_RCC_MSI_IsReady>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d108      	bne.n	800aeae <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	e051      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800aea0:	f7ff f88f 	bl	8009fc2 <LL_RCC_HSI_IsReady>
 800aea4:	4603      	mov	r3, r0
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d101      	bne.n	800aeae <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800aeaa:	2301      	movs	r3, #1
 800aeac:	e04a      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	685b      	ldr	r3, [r3, #4]
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	f7ff fa22 	bl	800a2fc <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aeb8:	f7fd ff98 	bl	8008dec <HAL_GetTick>
 800aebc:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aebe:	e00a      	b.n	800aed6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aec0:	f7fd ff94 	bl	8008dec <HAL_GetTick>
 800aec4:	4602      	mov	r2, r0
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	1ad3      	subs	r3, r2, r3
 800aeca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aece:	4293      	cmp	r3, r2
 800aed0:	d901      	bls.n	800aed6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800aed2:	2303      	movs	r3, #3
 800aed4:	e036      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aed6:	f7ff fa25 	bl	800a324 <LL_RCC_GetSysClkSource>
 800aeda:	4602      	mov	r2, r0
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	685b      	ldr	r3, [r3, #4]
 800aee0:	009b      	lsls	r3, r3, #2
 800aee2:	429a      	cmp	r2, r3
 800aee4:	d1ec      	bne.n	800aec0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800aee6:	4b19      	ldr	r3, [pc, #100]	@ (800af4c <HAL_RCC_ClockConfig+0x278>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	f003 0307 	and.w	r3, r3, #7
 800aeee:	683a      	ldr	r2, [r7, #0]
 800aef0:	429a      	cmp	r2, r3
 800aef2:	d21b      	bcs.n	800af2c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aef4:	4b15      	ldr	r3, [pc, #84]	@ (800af4c <HAL_RCC_ClockConfig+0x278>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f023 0207 	bic.w	r2, r3, #7
 800aefc:	4913      	ldr	r1, [pc, #76]	@ (800af4c <HAL_RCC_ClockConfig+0x278>)
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	4313      	orrs	r3, r2
 800af02:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800af04:	f7fd ff72 	bl	8008dec <HAL_GetTick>
 800af08:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800af0a:	e008      	b.n	800af1e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800af0c:	f7fd ff6e 	bl	8008dec <HAL_GetTick>
 800af10:	4602      	mov	r2, r0
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	1ad3      	subs	r3, r2, r3
 800af16:	2b02      	cmp	r3, #2
 800af18:	d901      	bls.n	800af1e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800af1a:	2303      	movs	r3, #3
 800af1c:	e012      	b.n	800af44 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800af1e:	4b0b      	ldr	r3, [pc, #44]	@ (800af4c <HAL_RCC_ClockConfig+0x278>)
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	f003 0307 	and.w	r3, r3, #7
 800af26:	683a      	ldr	r2, [r7, #0]
 800af28:	429a      	cmp	r2, r3
 800af2a:	d1ef      	bne.n	800af0c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800af2c:	f000 f87e 	bl	800b02c <HAL_RCC_GetHCLKFreq>
 800af30:	4603      	mov	r3, r0
 800af32:	4a07      	ldr	r2, [pc, #28]	@ (800af50 <HAL_RCC_ClockConfig+0x27c>)
 800af34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800af36:	f7fd ff65 	bl	8008e04 <HAL_GetTickPrio>
 800af3a:	4603      	mov	r3, r0
 800af3c:	4618      	mov	r0, r3
 800af3e:	f7fd ff07 	bl	8008d50 <HAL_InitTick>
 800af42:	4603      	mov	r3, r0
}
 800af44:	4618      	mov	r0, r3
 800af46:	3710      	adds	r7, #16
 800af48:	46bd      	mov	sp, r7
 800af4a:	bd80      	pop	{r7, pc}
 800af4c:	58004000 	.word	0x58004000
 800af50:	20000208 	.word	0x20000208

0800af54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800af54:	b590      	push	{r4, r7, lr}
 800af56:	b085      	sub	sp, #20
 800af58:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800af5a:	f7ff f9e3 	bl	800a324 <LL_RCC_GetSysClkSource>
 800af5e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d10a      	bne.n	800af7c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800af66:	f7ff f99f 	bl	800a2a8 <LL_RCC_MSI_GetRange>
 800af6a:	4603      	mov	r3, r0
 800af6c:	091b      	lsrs	r3, r3, #4
 800af6e:	f003 030f 	and.w	r3, r3, #15
 800af72:	4a2b      	ldr	r2, [pc, #172]	@ (800b020 <HAL_RCC_GetSysClockFreq+0xcc>)
 800af74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af78:	60fb      	str	r3, [r7, #12]
 800af7a:	e04b      	b.n	800b014 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2b04      	cmp	r3, #4
 800af80:	d102      	bne.n	800af88 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800af82:	4b28      	ldr	r3, [pc, #160]	@ (800b024 <HAL_RCC_GetSysClockFreq+0xd0>)
 800af84:	60fb      	str	r3, [r7, #12]
 800af86:	e045      	b.n	800b014 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2b08      	cmp	r3, #8
 800af8c:	d10a      	bne.n	800afa4 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800af8e:	f7fe ffb8 	bl	8009f02 <LL_RCC_HSE_IsEnabledDiv2>
 800af92:	4603      	mov	r3, r0
 800af94:	2b01      	cmp	r3, #1
 800af96:	d102      	bne.n	800af9e <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800af98:	4b22      	ldr	r3, [pc, #136]	@ (800b024 <HAL_RCC_GetSysClockFreq+0xd0>)
 800af9a:	60fb      	str	r3, [r7, #12]
 800af9c:	e03a      	b.n	800b014 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800af9e:	4b22      	ldr	r3, [pc, #136]	@ (800b028 <HAL_RCC_GetSysClockFreq+0xd4>)
 800afa0:	60fb      	str	r3, [r7, #12]
 800afa2:	e037      	b.n	800b014 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800afa4:	f7ff faba 	bl	800a51c <LL_RCC_PLL_GetMainSource>
 800afa8:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	2b02      	cmp	r3, #2
 800afae:	d003      	beq.n	800afb8 <HAL_RCC_GetSysClockFreq+0x64>
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	2b03      	cmp	r3, #3
 800afb4:	d003      	beq.n	800afbe <HAL_RCC_GetSysClockFreq+0x6a>
 800afb6:	e00d      	b.n	800afd4 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800afb8:	4b1a      	ldr	r3, [pc, #104]	@ (800b024 <HAL_RCC_GetSysClockFreq+0xd0>)
 800afba:	60bb      	str	r3, [r7, #8]
        break;
 800afbc:	e015      	b.n	800afea <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800afbe:	f7fe ffa0 	bl	8009f02 <LL_RCC_HSE_IsEnabledDiv2>
 800afc2:	4603      	mov	r3, r0
 800afc4:	2b01      	cmp	r3, #1
 800afc6:	d102      	bne.n	800afce <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800afc8:	4b16      	ldr	r3, [pc, #88]	@ (800b024 <HAL_RCC_GetSysClockFreq+0xd0>)
 800afca:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800afcc:	e00d      	b.n	800afea <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800afce:	4b16      	ldr	r3, [pc, #88]	@ (800b028 <HAL_RCC_GetSysClockFreq+0xd4>)
 800afd0:	60bb      	str	r3, [r7, #8]
        break;
 800afd2:	e00a      	b.n	800afea <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800afd4:	f7ff f968 	bl	800a2a8 <LL_RCC_MSI_GetRange>
 800afd8:	4603      	mov	r3, r0
 800afda:	091b      	lsrs	r3, r3, #4
 800afdc:	f003 030f 	and.w	r3, r3, #15
 800afe0:	4a0f      	ldr	r2, [pc, #60]	@ (800b020 <HAL_RCC_GetSysClockFreq+0xcc>)
 800afe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800afe6:	60bb      	str	r3, [r7, #8]
        break;
 800afe8:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800afea:	f7ff fa72 	bl	800a4d2 <LL_RCC_PLL_GetN>
 800afee:	4602      	mov	r2, r0
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	fb03 f402 	mul.w	r4, r3, r2
 800aff6:	f7ff fa85 	bl	800a504 <LL_RCC_PLL_GetDivider>
 800affa:	4603      	mov	r3, r0
 800affc:	091b      	lsrs	r3, r3, #4
 800affe:	3301      	adds	r3, #1
 800b000:	fbb4 f4f3 	udiv	r4, r4, r3
 800b004:	f7ff fa72 	bl	800a4ec <LL_RCC_PLL_GetR>
 800b008:	4603      	mov	r3, r0
 800b00a:	0f5b      	lsrs	r3, r3, #29
 800b00c:	3301      	adds	r3, #1
 800b00e:	fbb4 f3f3 	udiv	r3, r4, r3
 800b012:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800b014:	68fb      	ldr	r3, [r7, #12]
}
 800b016:	4618      	mov	r0, r3
 800b018:	3714      	adds	r7, #20
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bd90      	pop	{r4, r7, pc}
 800b01e:	bf00      	nop
 800b020:	0801a9ac 	.word	0x0801a9ac
 800b024:	00f42400 	.word	0x00f42400
 800b028:	01e84800 	.word	0x01e84800

0800b02c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b02c:	b598      	push	{r3, r4, r7, lr}
 800b02e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800b030:	f7ff ff90 	bl	800af54 <HAL_RCC_GetSysClockFreq>
 800b034:	4604      	mov	r4, r0
 800b036:	f7ff f9ea 	bl	800a40e <LL_RCC_GetAHBPrescaler>
 800b03a:	4603      	mov	r3, r0
 800b03c:	091b      	lsrs	r3, r3, #4
 800b03e:	f003 030f 	and.w	r3, r3, #15
 800b042:	4a03      	ldr	r2, [pc, #12]	@ (800b050 <HAL_RCC_GetHCLKFreq+0x24>)
 800b044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b048:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	bd98      	pop	{r3, r4, r7, pc}
 800b050:	0801a94c 	.word	0x0801a94c

0800b054 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b054:	b598      	push	{r3, r4, r7, lr}
 800b056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800b058:	f7ff ffe8 	bl	800b02c <HAL_RCC_GetHCLKFreq>
 800b05c:	4604      	mov	r4, r0
 800b05e:	f7ff f9f0 	bl	800a442 <LL_RCC_GetAPB1Prescaler>
 800b062:	4603      	mov	r3, r0
 800b064:	0a1b      	lsrs	r3, r3, #8
 800b066:	f003 0307 	and.w	r3, r3, #7
 800b06a:	4a04      	ldr	r2, [pc, #16]	@ (800b07c <HAL_RCC_GetPCLK1Freq+0x28>)
 800b06c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b070:	f003 031f 	and.w	r3, r3, #31
 800b074:	fa24 f303 	lsr.w	r3, r4, r3
}
 800b078:	4618      	mov	r0, r3
 800b07a:	bd98      	pop	{r3, r4, r7, pc}
 800b07c:	0801a98c 	.word	0x0801a98c

0800b080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b080:	b598      	push	{r3, r4, r7, lr}
 800b082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800b084:	f7ff ffd2 	bl	800b02c <HAL_RCC_GetHCLKFreq>
 800b088:	4604      	mov	r4, r0
 800b08a:	f7ff f9e6 	bl	800a45a <LL_RCC_GetAPB2Prescaler>
 800b08e:	4603      	mov	r3, r0
 800b090:	0adb      	lsrs	r3, r3, #11
 800b092:	f003 0307 	and.w	r3, r3, #7
 800b096:	4a04      	ldr	r2, [pc, #16]	@ (800b0a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b09c:	f003 031f 	and.w	r3, r3, #31
 800b0a0:	fa24 f303 	lsr.w	r3, r4, r3
}
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	bd98      	pop	{r3, r4, r7, pc}
 800b0a8:	0801a98c 	.word	0x0801a98c

0800b0ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800b0ac:	b590      	push	{r4, r7, lr}
 800b0ae:	b085      	sub	sp, #20
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2bb0      	cmp	r3, #176	@ 0xb0
 800b0b8:	d903      	bls.n	800b0c2 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800b0ba:	4b15      	ldr	r3, [pc, #84]	@ (800b110 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800b0bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0be:	60fb      	str	r3, [r7, #12]
 800b0c0:	e007      	b.n	800b0d2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	091b      	lsrs	r3, r3, #4
 800b0c6:	f003 030f 	and.w	r3, r3, #15
 800b0ca:	4a11      	ldr	r2, [pc, #68]	@ (800b110 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800b0cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0d0:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800b0d2:	f7ff f9a8 	bl	800a426 <LL_RCC_GetAHB4Prescaler>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	091b      	lsrs	r3, r3, #4
 800b0da:	f003 030f 	and.w	r3, r3, #15
 800b0de:	4a0d      	ldr	r2, [pc, #52]	@ (800b114 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800b0e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0e4:	68fa      	ldr	r2, [r7, #12]
 800b0e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0ea:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	4a0a      	ldr	r2, [pc, #40]	@ (800b118 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800b0f0:	fba2 2303 	umull	r2, r3, r2, r3
 800b0f4:	0c9c      	lsrs	r4, r3, #18
 800b0f6:	f7fe fe3b 	bl	8009d70 <HAL_PWREx_GetVoltageRange>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	4619      	mov	r1, r3
 800b0fe:	4620      	mov	r0, r4
 800b100:	f000 f80c 	bl	800b11c <RCC_SetFlashLatency>
 800b104:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800b106:	4618      	mov	r0, r3
 800b108:	3714      	adds	r7, #20
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd90      	pop	{r4, r7, pc}
 800b10e:	bf00      	nop
 800b110:	0801a9ac 	.word	0x0801a9ac
 800b114:	0801a94c 	.word	0x0801a94c
 800b118:	431bde83 	.word	0x431bde83

0800b11c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800b11c:	b590      	push	{r4, r7, lr}
 800b11e:	b093      	sub	sp, #76	@ 0x4c
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
 800b124:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800b126:	4b37      	ldr	r3, [pc, #220]	@ (800b204 <RCC_SetFlashLatency+0xe8>)
 800b128:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800b12c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b12e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800b132:	4a35      	ldr	r2, [pc, #212]	@ (800b208 <RCC_SetFlashLatency+0xec>)
 800b134:	f107 031c 	add.w	r3, r7, #28
 800b138:	ca07      	ldmia	r2, {r0, r1, r2}
 800b13a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800b13e:	4b33      	ldr	r3, [pc, #204]	@ (800b20c <RCC_SetFlashLatency+0xf0>)
 800b140:	f107 040c 	add.w	r4, r7, #12
 800b144:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b146:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800b14a:	2300      	movs	r3, #0
 800b14c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b154:	d11a      	bne.n	800b18c <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800b156:	2300      	movs	r3, #0
 800b158:	643b      	str	r3, [r7, #64]	@ 0x40
 800b15a:	e013      	b.n	800b184 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800b15c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b15e:	009b      	lsls	r3, r3, #2
 800b160:	3348      	adds	r3, #72	@ 0x48
 800b162:	443b      	add	r3, r7
 800b164:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800b168:	687a      	ldr	r2, [r7, #4]
 800b16a:	429a      	cmp	r2, r3
 800b16c:	d807      	bhi.n	800b17e <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800b16e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b170:	009b      	lsls	r3, r3, #2
 800b172:	3348      	adds	r3, #72	@ 0x48
 800b174:	443b      	add	r3, r7
 800b176:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800b17a:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800b17c:	e020      	b.n	800b1c0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800b17e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b180:	3301      	adds	r3, #1
 800b182:	643b      	str	r3, [r7, #64]	@ 0x40
 800b184:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b186:	2b03      	cmp	r3, #3
 800b188:	d9e8      	bls.n	800b15c <RCC_SetFlashLatency+0x40>
 800b18a:	e019      	b.n	800b1c0 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800b18c:	2300      	movs	r3, #0
 800b18e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b190:	e013      	b.n	800b1ba <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800b192:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b194:	009b      	lsls	r3, r3, #2
 800b196:	3348      	adds	r3, #72	@ 0x48
 800b198:	443b      	add	r3, r7
 800b19a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800b19e:	687a      	ldr	r2, [r7, #4]
 800b1a0:	429a      	cmp	r2, r3
 800b1a2:	d807      	bhi.n	800b1b4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800b1a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1a6:	009b      	lsls	r3, r3, #2
 800b1a8:	3348      	adds	r3, #72	@ 0x48
 800b1aa:	443b      	add	r3, r7
 800b1ac:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800b1b0:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800b1b2:	e005      	b.n	800b1c0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800b1b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1b6:	3301      	adds	r3, #1
 800b1b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b1ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1bc:	2b02      	cmp	r3, #2
 800b1be:	d9e8      	bls.n	800b192 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800b1c0:	4b13      	ldr	r3, [pc, #76]	@ (800b210 <RCC_SetFlashLatency+0xf4>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f023 0207 	bic.w	r2, r3, #7
 800b1c8:	4911      	ldr	r1, [pc, #68]	@ (800b210 <RCC_SetFlashLatency+0xf4>)
 800b1ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1cc:	4313      	orrs	r3, r2
 800b1ce:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b1d0:	f7fd fe0c 	bl	8008dec <HAL_GetTick>
 800b1d4:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800b1d6:	e008      	b.n	800b1ea <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b1d8:	f7fd fe08 	bl	8008dec <HAL_GetTick>
 800b1dc:	4602      	mov	r2, r0
 800b1de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1e0:	1ad3      	subs	r3, r2, r3
 800b1e2:	2b02      	cmp	r3, #2
 800b1e4:	d901      	bls.n	800b1ea <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800b1e6:	2303      	movs	r3, #3
 800b1e8:	e007      	b.n	800b1fa <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800b1ea:	4b09      	ldr	r3, [pc, #36]	@ (800b210 <RCC_SetFlashLatency+0xf4>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	f003 0307 	and.w	r3, r3, #7
 800b1f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b1f4:	429a      	cmp	r2, r3
 800b1f6:	d1ef      	bne.n	800b1d8 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800b1f8:	2300      	movs	r3, #0
}
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	374c      	adds	r7, #76	@ 0x4c
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd90      	pop	{r4, r7, pc}
 800b202:	bf00      	nop
 800b204:	08015a3c 	.word	0x08015a3c
 800b208:	08015a4c 	.word	0x08015a4c
 800b20c:	08015a58 	.word	0x08015a58
 800b210:	58004000 	.word	0x58004000

0800b214 <LL_RCC_LSE_IsEnabled>:
{
 800b214:	b480      	push	{r7}
 800b216:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800b218:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b21c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b220:	f003 0301 	and.w	r3, r3, #1
 800b224:	2b01      	cmp	r3, #1
 800b226:	d101      	bne.n	800b22c <LL_RCC_LSE_IsEnabled+0x18>
 800b228:	2301      	movs	r3, #1
 800b22a:	e000      	b.n	800b22e <LL_RCC_LSE_IsEnabled+0x1a>
 800b22c:	2300      	movs	r3, #0
}
 800b22e:	4618      	mov	r0, r3
 800b230:	46bd      	mov	sp, r7
 800b232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b236:	4770      	bx	lr

0800b238 <LL_RCC_LSE_IsReady>:
{
 800b238:	b480      	push	{r7}
 800b23a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800b23c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b240:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b244:	f003 0302 	and.w	r3, r3, #2
 800b248:	2b02      	cmp	r3, #2
 800b24a:	d101      	bne.n	800b250 <LL_RCC_LSE_IsReady+0x18>
 800b24c:	2301      	movs	r3, #1
 800b24e:	e000      	b.n	800b252 <LL_RCC_LSE_IsReady+0x1a>
 800b250:	2300      	movs	r3, #0
}
 800b252:	4618      	mov	r0, r3
 800b254:	46bd      	mov	sp, r7
 800b256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25a:	4770      	bx	lr

0800b25c <LL_RCC_SetRFWKPClockSource>:
{
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800b264:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b268:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b26c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b270:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	4313      	orrs	r3, r2
 800b278:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800b27c:	bf00      	nop
 800b27e:	370c      	adds	r7, #12
 800b280:	46bd      	mov	sp, r7
 800b282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b286:	4770      	bx	lr

0800b288 <LL_RCC_SetSMPSClockSource>:
{
 800b288:	b480      	push	{r7}
 800b28a:	b083      	sub	sp, #12
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800b290:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b296:	f023 0203 	bic.w	r2, r3, #3
 800b29a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	4313      	orrs	r3, r2
 800b2a2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800b2a4:	bf00      	nop
 800b2a6:	370c      	adds	r7, #12
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr

0800b2b0 <LL_RCC_SetSMPSPrescaler>:
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b083      	sub	sp, #12
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800b2b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b2bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2be:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b2c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	4313      	orrs	r3, r2
 800b2ca:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800b2cc:	bf00      	nop
 800b2ce:	370c      	adds	r7, #12
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d6:	4770      	bx	lr

0800b2d8 <LL_RCC_SetUSARTClockSource>:
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b083      	sub	sp, #12
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800b2e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b2e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2e8:	f023 0203 	bic.w	r2, r3, #3
 800b2ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b2f8:	bf00      	nop
 800b2fa:	370c      	adds	r7, #12
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b302:	4770      	bx	lr

0800b304 <LL_RCC_SetLPUARTClockSource>:
{
 800b304:	b480      	push	{r7}
 800b306:	b083      	sub	sp, #12
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800b30c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b314:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b318:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	4313      	orrs	r3, r2
 800b320:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b324:	bf00      	nop
 800b326:	370c      	adds	r7, #12
 800b328:	46bd      	mov	sp, r7
 800b32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32e:	4770      	bx	lr

0800b330 <LL_RCC_SetI2CClockSource>:
{
 800b330:	b480      	push	{r7}
 800b332:	b083      	sub	sp, #12
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800b338:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b33c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	091b      	lsrs	r3, r3, #4
 800b344:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800b348:	43db      	mvns	r3, r3
 800b34a:	401a      	ands	r2, r3
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	011b      	lsls	r3, r3, #4
 800b350:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800b354:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b358:	4313      	orrs	r3, r2
 800b35a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b35e:	bf00      	nop
 800b360:	370c      	adds	r7, #12
 800b362:	46bd      	mov	sp, r7
 800b364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b368:	4770      	bx	lr

0800b36a <LL_RCC_SetLPTIMClockSource>:
{
 800b36a:	b480      	push	{r7}
 800b36c:	b083      	sub	sp, #12
 800b36e:	af00      	add	r7, sp, #0
 800b370:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800b372:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b376:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	0c1b      	lsrs	r3, r3, #16
 800b37e:	041b      	lsls	r3, r3, #16
 800b380:	43db      	mvns	r3, r3
 800b382:	401a      	ands	r2, r3
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	041b      	lsls	r3, r3, #16
 800b388:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b38c:	4313      	orrs	r3, r2
 800b38e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b392:	bf00      	nop
 800b394:	370c      	adds	r7, #12
 800b396:	46bd      	mov	sp, r7
 800b398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39c:	4770      	bx	lr

0800b39e <LL_RCC_SetSAIClockSource>:
{
 800b39e:	b480      	push	{r7}
 800b3a0:	b083      	sub	sp, #12
 800b3a2:	af00      	add	r7, sp, #0
 800b3a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800b3a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b3aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b3b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	4313      	orrs	r3, r2
 800b3ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b3be:	bf00      	nop
 800b3c0:	370c      	adds	r7, #12
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c8:	4770      	bx	lr

0800b3ca <LL_RCC_SetRNGClockSource>:
{
 800b3ca:	b480      	push	{r7}
 800b3cc:	b083      	sub	sp, #12
 800b3ce:	af00      	add	r7, sp, #0
 800b3d0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800b3d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b3d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3da:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800b3de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	4313      	orrs	r3, r2
 800b3e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b3ea:	bf00      	nop
 800b3ec:	370c      	adds	r7, #12
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f4:	4770      	bx	lr

0800b3f6 <LL_RCC_SetCLK48ClockSource>:
{
 800b3f6:	b480      	push	{r7}
 800b3f8:	b083      	sub	sp, #12
 800b3fa:	af00      	add	r7, sp, #0
 800b3fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800b3fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b406:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b40a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	4313      	orrs	r3, r2
 800b412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b416:	bf00      	nop
 800b418:	370c      	adds	r7, #12
 800b41a:	46bd      	mov	sp, r7
 800b41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b420:	4770      	bx	lr

0800b422 <LL_RCC_SetUSBClockSource>:
{
 800b422:	b580      	push	{r7, lr}
 800b424:	b082      	sub	sp, #8
 800b426:	af00      	add	r7, sp, #0
 800b428:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f7ff ffe3 	bl	800b3f6 <LL_RCC_SetCLK48ClockSource>
}
 800b430:	bf00      	nop
 800b432:	3708      	adds	r7, #8
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}

0800b438 <LL_RCC_SetADCClockSource>:
{
 800b438:	b480      	push	{r7}
 800b43a:	b083      	sub	sp, #12
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800b440:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b448:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b44c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	4313      	orrs	r3, r2
 800b454:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b458:	bf00      	nop
 800b45a:	370c      	adds	r7, #12
 800b45c:	46bd      	mov	sp, r7
 800b45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b462:	4770      	bx	lr

0800b464 <LL_RCC_SetRTCClockSource>:
{
 800b464:	b480      	push	{r7}
 800b466:	b083      	sub	sp, #12
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800b46c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b474:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b478:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	4313      	orrs	r3, r2
 800b480:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800b484:	bf00      	nop
 800b486:	370c      	adds	r7, #12
 800b488:	46bd      	mov	sp, r7
 800b48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48e:	4770      	bx	lr

0800b490 <LL_RCC_GetRTCClockSource>:
{
 800b490:	b480      	push	{r7}
 800b492:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800b494:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b49c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a8:	4770      	bx	lr

0800b4aa <LL_RCC_ForceBackupDomainReset>:
{
 800b4aa:	b480      	push	{r7}
 800b4ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b4ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b4b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b4ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b4be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b4c2:	bf00      	nop
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ca:	4770      	bx	lr

0800b4cc <LL_RCC_ReleaseBackupDomainReset>:
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b4d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b4d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b4dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b4e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b4e4:	bf00      	nop
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ec:	4770      	bx	lr

0800b4ee <LL_RCC_PLLSAI1_Enable>:
{
 800b4ee:	b480      	push	{r7}
 800b4f0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800b4f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b4fc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b500:	6013      	str	r3, [r2, #0]
}
 800b502:	bf00      	nop
 800b504:	46bd      	mov	sp, r7
 800b506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50a:	4770      	bx	lr

0800b50c <LL_RCC_PLLSAI1_Disable>:
{
 800b50c:	b480      	push	{r7}
 800b50e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800b510:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b51a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b51e:	6013      	str	r3, [r2, #0]
}
 800b520:	bf00      	nop
 800b522:	46bd      	mov	sp, r7
 800b524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b528:	4770      	bx	lr

0800b52a <LL_RCC_PLLSAI1_IsReady>:
{
 800b52a:	b480      	push	{r7}
 800b52c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800b52e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b538:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b53c:	d101      	bne.n	800b542 <LL_RCC_PLLSAI1_IsReady+0x18>
 800b53e:	2301      	movs	r3, #1
 800b540:	e000      	b.n	800b544 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800b542:	2300      	movs	r3, #0
}
 800b544:	4618      	mov	r0, r3
 800b546:	46bd      	mov	sp, r7
 800b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54c:	4770      	bx	lr

0800b54e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b54e:	b580      	push	{r7, lr}
 800b550:	b088      	sub	sp, #32
 800b552:	af00      	add	r7, sp, #0
 800b554:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800b556:	2300      	movs	r3, #0
 800b558:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800b55a:	2300      	movs	r3, #0
 800b55c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b566:	2b00      	cmp	r3, #0
 800b568:	d034      	beq.n	800b5d4 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b56e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b572:	d021      	beq.n	800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800b574:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b578:	d81b      	bhi.n	800b5b2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b57a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b57e:	d01d      	beq.n	800b5bc <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800b580:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b584:	d815      	bhi.n	800b5b2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b586:	2b00      	cmp	r3, #0
 800b588:	d00b      	beq.n	800b5a2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800b58a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b58e:	d110      	bne.n	800b5b2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800b590:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b594:	68db      	ldr	r3, [r3, #12]
 800b596:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b59a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b59e:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800b5a0:	e00d      	b.n	800b5be <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	3304      	adds	r3, #4
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	f000 f947 	bl	800b83a <RCCEx_PLLSAI1_ConfigNP>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800b5b0:	e005      	b.n	800b5be <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800b5b2:	2301      	movs	r3, #1
 800b5b4:	77fb      	strb	r3, [r7, #31]
        break;
 800b5b6:	e002      	b.n	800b5be <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800b5b8:	bf00      	nop
 800b5ba:	e000      	b.n	800b5be <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800b5bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b5be:	7ffb      	ldrb	r3, [r7, #31]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d105      	bne.n	800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	f7ff fee8 	bl	800b39e <LL_RCC_SetSAIClockSource>
 800b5ce:	e001      	b.n	800b5d4 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5d0:	7ffb      	ldrb	r3, [r7, #31]
 800b5d2:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d046      	beq.n	800b66e <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800b5e0:	f7ff ff56 	bl	800b490 <LL_RCC_GetRTCClockSource>
 800b5e4:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5ea:	69ba      	ldr	r2, [r7, #24]
 800b5ec:	429a      	cmp	r2, r3
 800b5ee:	d03c      	beq.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800b5f0:	f7fe fbae 	bl	8009d50 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800b5f4:	69bb      	ldr	r3, [r7, #24]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d105      	bne.n	800b606 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5fe:	4618      	mov	r0, r3
 800b600:	f7ff ff30 	bl	800b464 <LL_RCC_SetRTCClockSource>
 800b604:	e02e      	b.n	800b664 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800b606:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b60a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b60e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800b610:	f7ff ff4b 	bl	800b4aa <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800b614:	f7ff ff5a 	bl	800b4cc <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800b618:	697b      	ldr	r3, [r7, #20]
 800b61a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b622:	4313      	orrs	r3, r2
 800b624:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800b626:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800b630:	f7ff fdf0 	bl	800b214 <LL_RCC_LSE_IsEnabled>
 800b634:	4603      	mov	r3, r0
 800b636:	2b01      	cmp	r3, #1
 800b638:	d114      	bne.n	800b664 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b63a:	f7fd fbd7 	bl	8008dec <HAL_GetTick>
 800b63e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800b640:	e00b      	b.n	800b65a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b642:	f7fd fbd3 	bl	8008dec <HAL_GetTick>
 800b646:	4602      	mov	r2, r0
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	1ad3      	subs	r3, r2, r3
 800b64c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b650:	4293      	cmp	r3, r2
 800b652:	d902      	bls.n	800b65a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800b654:	2303      	movs	r3, #3
 800b656:	77fb      	strb	r3, [r7, #31]
              break;
 800b658:	e004      	b.n	800b664 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800b65a:	f7ff fded 	bl	800b238 <LL_RCC_LSE_IsReady>
 800b65e:	4603      	mov	r3, r0
 800b660:	2b01      	cmp	r3, #1
 800b662:	d1ee      	bne.n	800b642 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800b664:	7ffb      	ldrb	r3, [r7, #31]
 800b666:	77bb      	strb	r3, [r7, #30]
 800b668:	e001      	b.n	800b66e <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b66a:	7ffb      	ldrb	r3, [r7, #31]
 800b66c:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	f003 0301 	and.w	r3, r3, #1
 800b676:	2b00      	cmp	r3, #0
 800b678:	d004      	beq.n	800b684 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	699b      	ldr	r3, [r3, #24]
 800b67e:	4618      	mov	r0, r3
 800b680:	f7ff fe2a 	bl	800b2d8 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f003 0302 	and.w	r3, r3, #2
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d004      	beq.n	800b69a <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	69db      	ldr	r3, [r3, #28]
 800b694:	4618      	mov	r0, r3
 800b696:	f7ff fe35 	bl	800b304 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	f003 0310 	and.w	r3, r3, #16
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d004      	beq.n	800b6b0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	f7ff fe5d 	bl	800b36a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f003 0320 	and.w	r3, r3, #32
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d004      	beq.n	800b6c6 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	f7ff fe52 	bl	800b36a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	f003 0304 	and.w	r3, r3, #4
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d004      	beq.n	800b6dc <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6a1b      	ldr	r3, [r3, #32]
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f7ff fe2a 	bl	800b330 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f003 0308 	and.w	r3, r3, #8
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d004      	beq.n	800b6f2 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	f7ff fe1f 	bl	800b330 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d022      	beq.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b702:	4618      	mov	r0, r3
 800b704:	f7ff fe8d 	bl	800b422 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b70c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b710:	d107      	bne.n	800b722 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800b712:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b716:	68db      	ldr	r3, [r3, #12]
 800b718:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b71c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b720:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b726:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b72a:	d10b      	bne.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	3304      	adds	r3, #4
 800b730:	4618      	mov	r0, r3
 800b732:	f000 f8dd 	bl	800b8f0 <RCCEx_PLLSAI1_ConfigNQ>
 800b736:	4603      	mov	r3, r0
 800b738:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800b73a:	7ffb      	ldrb	r3, [r7, #31]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d001      	beq.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800b740:	7ffb      	ldrb	r3, [r7, #31]
 800b742:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d02b      	beq.n	800b7a8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b758:	d008      	beq.n	800b76c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b75e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b762:	d003      	beq.n	800b76c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d105      	bne.n	800b778 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b770:	4618      	mov	r0, r3
 800b772:	f7ff fe2a 	bl	800b3ca <LL_RCC_SetRNGClockSource>
 800b776:	e00a      	b.n	800b78e <HAL_RCCEx_PeriphCLKConfig+0x240>
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b77c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b780:	60fb      	str	r3, [r7, #12]
 800b782:	2000      	movs	r0, #0
 800b784:	f7ff fe21 	bl	800b3ca <LL_RCC_SetRNGClockSource>
 800b788:	68f8      	ldr	r0, [r7, #12]
 800b78a:	f7ff fe34 	bl	800b3f6 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b792:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800b796:	d107      	bne.n	800b7a8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800b798:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b79c:	68db      	ldr	r3, [r3, #12]
 800b79e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b7a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b7a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d022      	beq.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f7ff fe3d 	bl	800b438 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b7c6:	d107      	bne.n	800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b7c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7cc:	68db      	ldr	r3, [r3, #12]
 800b7ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b7d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b7d6:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b7e0:	d10b      	bne.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	3304      	adds	r3, #4
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	f000 f8dd 	bl	800b9a6 <RCCEx_PLLSAI1_ConfigNR>
 800b7ec:	4603      	mov	r3, r0
 800b7ee:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800b7f0:	7ffb      	ldrb	r3, [r7, #31]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d001      	beq.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800b7f6:	7ffb      	ldrb	r3, [r7, #31]
 800b7f8:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b802:	2b00      	cmp	r3, #0
 800b804:	d004      	beq.n	800b810 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b80a:	4618      	mov	r0, r3
 800b80c:	f7ff fd26 	bl	800b25c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d009      	beq.n	800b830 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b820:	4618      	mov	r0, r3
 800b822:	f7ff fd45 	bl	800b2b0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b82a:	4618      	mov	r0, r3
 800b82c:	f7ff fd2c 	bl	800b288 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800b830:	7fbb      	ldrb	r3, [r7, #30]
}
 800b832:	4618      	mov	r0, r3
 800b834:	3720      	adds	r7, #32
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}

0800b83a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b83a:	b580      	push	{r7, lr}
 800b83c:	b084      	sub	sp, #16
 800b83e:	af00      	add	r7, sp, #0
 800b840:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b842:	2300      	movs	r3, #0
 800b844:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b846:	f7ff fe61 	bl	800b50c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b84a:	f7fd facf 	bl	8008dec <HAL_GetTick>
 800b84e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b850:	e009      	b.n	800b866 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b852:	f7fd facb 	bl	8008dec <HAL_GetTick>
 800b856:	4602      	mov	r2, r0
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	1ad3      	subs	r3, r2, r3
 800b85c:	2b02      	cmp	r3, #2
 800b85e:	d902      	bls.n	800b866 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800b860:	2303      	movs	r3, #3
 800b862:	73fb      	strb	r3, [r7, #15]
      break;
 800b864:	e004      	b.n	800b870 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b866:	f7ff fe60 	bl	800b52a <LL_RCC_PLLSAI1_IsReady>
 800b86a:	4603      	mov	r3, r0
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d1f0      	bne.n	800b852 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800b870:	7bfb      	ldrb	r3, [r7, #15]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d137      	bne.n	800b8e6 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b876:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b87a:	691b      	ldr	r3, [r3, #16]
 800b87c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	021b      	lsls	r3, r3, #8
 800b886:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b88a:	4313      	orrs	r3, r2
 800b88c:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800b88e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b892:	691b      	ldr	r3, [r3, #16]
 800b894:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	685b      	ldr	r3, [r3, #4]
 800b89c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b8a0:	4313      	orrs	r3, r2
 800b8a2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b8a4:	f7ff fe23 	bl	800b4ee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b8a8:	f7fd faa0 	bl	8008dec <HAL_GetTick>
 800b8ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b8ae:	e009      	b.n	800b8c4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b8b0:	f7fd fa9c 	bl	8008dec <HAL_GetTick>
 800b8b4:	4602      	mov	r2, r0
 800b8b6:	68bb      	ldr	r3, [r7, #8]
 800b8b8:	1ad3      	subs	r3, r2, r3
 800b8ba:	2b02      	cmp	r3, #2
 800b8bc:	d902      	bls.n	800b8c4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800b8be:	2303      	movs	r3, #3
 800b8c0:	73fb      	strb	r3, [r7, #15]
        break;
 800b8c2:	e004      	b.n	800b8ce <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b8c4:	f7ff fe31 	bl	800b52a <LL_RCC_PLLSAI1_IsReady>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	2b01      	cmp	r3, #1
 800b8cc:	d1f0      	bne.n	800b8b0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800b8ce:	7bfb      	ldrb	r3, [r7, #15]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d108      	bne.n	800b8e6 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b8d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8d8:	691a      	ldr	r2, [r3, #16]
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	691b      	ldr	r3, [r3, #16]
 800b8de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b8e2:	4313      	orrs	r3, r2
 800b8e4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b8e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	3710      	adds	r7, #16
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b084      	sub	sp, #16
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b8fc:	f7ff fe06 	bl	800b50c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b900:	f7fd fa74 	bl	8008dec <HAL_GetTick>
 800b904:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b906:	e009      	b.n	800b91c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b908:	f7fd fa70 	bl	8008dec <HAL_GetTick>
 800b90c:	4602      	mov	r2, r0
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	1ad3      	subs	r3, r2, r3
 800b912:	2b02      	cmp	r3, #2
 800b914:	d902      	bls.n	800b91c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800b916:	2303      	movs	r3, #3
 800b918:	73fb      	strb	r3, [r7, #15]
      break;
 800b91a:	e004      	b.n	800b926 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b91c:	f7ff fe05 	bl	800b52a <LL_RCC_PLLSAI1_IsReady>
 800b920:	4603      	mov	r3, r0
 800b922:	2b00      	cmp	r3, #0
 800b924:	d1f0      	bne.n	800b908 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800b926:	7bfb      	ldrb	r3, [r7, #15]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d137      	bne.n	800b99c <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b92c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b930:	691b      	ldr	r3, [r3, #16]
 800b932:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	021b      	lsls	r3, r3, #8
 800b93c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b940:	4313      	orrs	r3, r2
 800b942:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800b944:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b948:	691b      	ldr	r3, [r3, #16]
 800b94a:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	689b      	ldr	r3, [r3, #8]
 800b952:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b956:	4313      	orrs	r3, r2
 800b958:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b95a:	f7ff fdc8 	bl	800b4ee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b95e:	f7fd fa45 	bl	8008dec <HAL_GetTick>
 800b962:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b964:	e009      	b.n	800b97a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b966:	f7fd fa41 	bl	8008dec <HAL_GetTick>
 800b96a:	4602      	mov	r2, r0
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	1ad3      	subs	r3, r2, r3
 800b970:	2b02      	cmp	r3, #2
 800b972:	d902      	bls.n	800b97a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800b974:	2303      	movs	r3, #3
 800b976:	73fb      	strb	r3, [r7, #15]
        break;
 800b978:	e004      	b.n	800b984 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b97a:	f7ff fdd6 	bl	800b52a <LL_RCC_PLLSAI1_IsReady>
 800b97e:	4603      	mov	r3, r0
 800b980:	2b01      	cmp	r3, #1
 800b982:	d1f0      	bne.n	800b966 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800b984:	7bfb      	ldrb	r3, [r7, #15]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d108      	bne.n	800b99c <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b98a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b98e:	691a      	ldr	r2, [r3, #16]
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	691b      	ldr	r3, [r3, #16]
 800b994:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b998:	4313      	orrs	r3, r2
 800b99a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b99c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b99e:	4618      	mov	r0, r3
 800b9a0:	3710      	adds	r7, #16
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bd80      	pop	{r7, pc}

0800b9a6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b9a6:	b580      	push	{r7, lr}
 800b9a8:	b084      	sub	sp, #16
 800b9aa:	af00      	add	r7, sp, #0
 800b9ac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b9b2:	f7ff fdab 	bl	800b50c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b9b6:	f7fd fa19 	bl	8008dec <HAL_GetTick>
 800b9ba:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b9bc:	e009      	b.n	800b9d2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b9be:	f7fd fa15 	bl	8008dec <HAL_GetTick>
 800b9c2:	4602      	mov	r2, r0
 800b9c4:	68bb      	ldr	r3, [r7, #8]
 800b9c6:	1ad3      	subs	r3, r2, r3
 800b9c8:	2b02      	cmp	r3, #2
 800b9ca:	d902      	bls.n	800b9d2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800b9cc:	2303      	movs	r3, #3
 800b9ce:	73fb      	strb	r3, [r7, #15]
      break;
 800b9d0:	e004      	b.n	800b9dc <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b9d2:	f7ff fdaa 	bl	800b52a <LL_RCC_PLLSAI1_IsReady>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d1f0      	bne.n	800b9be <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800b9dc:	7bfb      	ldrb	r3, [r7, #15]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d137      	bne.n	800ba52 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b9e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b9e6:	691b      	ldr	r3, [r3, #16]
 800b9e8:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	021b      	lsls	r3, r3, #8
 800b9f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b9f6:	4313      	orrs	r3, r2
 800b9f8:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800b9fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b9fe:	691b      	ldr	r3, [r3, #16]
 800ba00:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	68db      	ldr	r3, [r3, #12]
 800ba08:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ba0c:	4313      	orrs	r3, r2
 800ba0e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800ba10:	f7ff fd6d 	bl	800b4ee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ba14:	f7fd f9ea 	bl	8008dec <HAL_GetTick>
 800ba18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800ba1a:	e009      	b.n	800ba30 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ba1c:	f7fd f9e6 	bl	8008dec <HAL_GetTick>
 800ba20:	4602      	mov	r2, r0
 800ba22:	68bb      	ldr	r3, [r7, #8]
 800ba24:	1ad3      	subs	r3, r2, r3
 800ba26:	2b02      	cmp	r3, #2
 800ba28:	d902      	bls.n	800ba30 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800ba2a:	2303      	movs	r3, #3
 800ba2c:	73fb      	strb	r3, [r7, #15]
        break;
 800ba2e:	e004      	b.n	800ba3a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800ba30:	f7ff fd7b 	bl	800b52a <LL_RCC_PLLSAI1_IsReady>
 800ba34:	4603      	mov	r3, r0
 800ba36:	2b01      	cmp	r3, #1
 800ba38:	d1f0      	bne.n	800ba1c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800ba3a:	7bfb      	ldrb	r3, [r7, #15]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d108      	bne.n	800ba52 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800ba40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba44:	691a      	ldr	r2, [r3, #16]
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	691b      	ldr	r3, [r3, #16]
 800ba4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ba4e:	4313      	orrs	r3, r2
 800ba50:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800ba52:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba54:	4618      	mov	r0, r3
 800ba56:	3710      	adds	r7, #16
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd80      	pop	{r7, pc}

0800ba5c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b084      	sub	sp, #16
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d101      	bne.n	800ba6e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	e09f      	b.n	800bbae <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800ba74:	b2db      	uxtb	r3, r3
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d106      	bne.n	800ba88 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800ba82:	6878      	ldr	r0, [r7, #4]
 800ba84:	f7f7 fbac 	bl	80031e0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2202      	movs	r2, #2
 800ba8c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800ba90:	4b49      	ldr	r3, [pc, #292]	@ (800bbb8 <HAL_RTC_Init+0x15c>)
 800ba92:	68db      	ldr	r3, [r3, #12]
 800ba94:	f003 0310 	and.w	r3, r3, #16
 800ba98:	2b10      	cmp	r3, #16
 800ba9a:	d07e      	beq.n	800bb9a <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	22ca      	movs	r2, #202	@ 0xca
 800baa2:	625a      	str	r2, [r3, #36]	@ 0x24
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	2253      	movs	r2, #83	@ 0x53
 800baaa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	f000 f8ab 	bl	800bc08 <RTC_EnterInitMode>
 800bab2:	4603      	mov	r3, r0
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d00a      	beq.n	800bace <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	22ff      	movs	r2, #255	@ 0xff
 800babe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2204      	movs	r2, #4
 800bac4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 800bac8:	2301      	movs	r3, #1
 800baca:	73fb      	strb	r3, [r7, #15]
 800bacc:	e067      	b.n	800bb9e <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	689b      	ldr	r3, [r3, #8]
 800bad4:	687a      	ldr	r2, [r7, #4]
 800bad6:	6812      	ldr	r2, [r2, #0]
 800bad8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800badc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bae0:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	6899      	ldr	r1, [r3, #8]
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	685a      	ldr	r2, [r3, #4]
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	691b      	ldr	r3, [r3, #16]
 800baf0:	431a      	orrs	r2, r3
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	699b      	ldr	r3, [r3, #24]
 800baf6:	431a      	orrs	r2, r3
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	430a      	orrs	r2, r1
 800bafe:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	687a      	ldr	r2, [r7, #4]
 800bb06:	68d2      	ldr	r2, [r2, #12]
 800bb08:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	6919      	ldr	r1, [r3, #16]
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	689b      	ldr	r3, [r3, #8]
 800bb14:	041a      	lsls	r2, r3, #16
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	430a      	orrs	r2, r1
 800bb1c:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	68da      	ldr	r2, [r3, #12]
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bb2c:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	f022 0203 	bic.w	r2, r2, #3
 800bb3c:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	69da      	ldr	r2, [r3, #28]
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	695b      	ldr	r3, [r3, #20]
 800bb4c:	431a      	orrs	r2, r3
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	430a      	orrs	r2, r1
 800bb54:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	689b      	ldr	r3, [r3, #8]
 800bb5c:	f003 0320 	and.w	r3, r3, #32
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d113      	bne.n	800bb8c <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f000 f829 	bl	800bbbc <HAL_RTC_WaitForSynchro>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d00d      	beq.n	800bb8c <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	22ff      	movs	r2, #255	@ 0xff
 800bb76:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	2204      	movs	r2, #4
 800bb7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2200      	movs	r2, #0
 800bb84:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 800bb88:	2301      	movs	r3, #1
 800bb8a:	e010      	b.n	800bbae <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	22ff      	movs	r2, #255	@ 0xff
 800bb92:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 800bb94:	2300      	movs	r3, #0
 800bb96:	73fb      	strb	r3, [r7, #15]
 800bb98:	e001      	b.n	800bb9e <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800bb9e:	7bfb      	ldrb	r3, [r7, #15]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d103      	bne.n	800bbac <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2201      	movs	r2, #1
 800bba8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800bbac:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbae:	4618      	mov	r0, r3
 800bbb0:	3710      	adds	r7, #16
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bd80      	pop	{r7, pc}
 800bbb6:	bf00      	nop
 800bbb8:	40002800 	.word	0x40002800

0800bbbc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800bbbc:	b580      	push	{r7, lr}
 800bbbe:	b084      	sub	sp, #16
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	68da      	ldr	r2, [r3, #12]
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800bbd2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800bbd4:	f7fd f90a 	bl	8008dec <HAL_GetTick>
 800bbd8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bbda:	e009      	b.n	800bbf0 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bbdc:	f7fd f906 	bl	8008dec <HAL_GetTick>
 800bbe0:	4602      	mov	r2, r0
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	1ad3      	subs	r3, r2, r3
 800bbe6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bbea:	d901      	bls.n	800bbf0 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800bbec:	2303      	movs	r3, #3
 800bbee:	e007      	b.n	800bc00 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	68db      	ldr	r3, [r3, #12]
 800bbf6:	f003 0320 	and.w	r3, r3, #32
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d0ee      	beq.n	800bbdc <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800bbfe:	2300      	movs	r3, #0
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3710      	adds	r7, #16
 800bc04:	46bd      	mov	sp, r7
 800bc06:	bd80      	pop	{r7, pc}

0800bc08 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b084      	sub	sp, #16
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	68db      	ldr	r3, [r3, #12]
 800bc16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d119      	bne.n	800bc52 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f04f 32ff 	mov.w	r2, #4294967295
 800bc26:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800bc28:	f7fd f8e0 	bl	8008dec <HAL_GetTick>
 800bc2c:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800bc2e:	e009      	b.n	800bc44 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800bc30:	f7fd f8dc 	bl	8008dec <HAL_GetTick>
 800bc34:	4602      	mov	r2, r0
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	1ad3      	subs	r3, r2, r3
 800bc3a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bc3e:	d901      	bls.n	800bc44 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800bc40:	2303      	movs	r3, #3
 800bc42:	e007      	b.n	800bc54 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	68db      	ldr	r3, [r3, #12]
 800bc4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d0ee      	beq.n	800bc30 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800bc52:	2300      	movs	r3, #0
}
 800bc54:	4618      	mov	r0, r3
 800bc56:	3710      	adds	r7, #16
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	bd80      	pop	{r7, pc}

0800bc5c <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800bc5c:	b480      	push	{r7}
 800bc5e:	b083      	sub	sp, #12
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bc6a:	2b01      	cmp	r3, #1
 800bc6c:	d101      	bne.n	800bc72 <HAL_RTCEx_EnableBypassShadow+0x16>
 800bc6e:	2302      	movs	r3, #2
 800bc70:	e024      	b.n	800bcbc <HAL_RTCEx_EnableBypassShadow+0x60>
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	2201      	movs	r2, #1
 800bc76:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2202      	movs	r2, #2
 800bc7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	22ca      	movs	r2, #202	@ 0xca
 800bc88:	625a      	str	r2, [r3, #36]	@ 0x24
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	2253      	movs	r2, #83	@ 0x53
 800bc90:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	689a      	ldr	r2, [r3, #8]
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	f042 0220 	orr.w	r2, r2, #32
 800bca0:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	22ff      	movs	r2, #255	@ 0xff
 800bca8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2201      	movs	r2, #1
 800bcae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800bcba:	2300      	movs	r3, #0
}
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	370c      	adds	r7, #12
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc6:	4770      	bx	lr

0800bcc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b084      	sub	sp, #16
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d101      	bne.n	800bcda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	e095      	b.n	800be06 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d108      	bne.n	800bcf4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	685b      	ldr	r3, [r3, #4]
 800bce6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bcea:	d009      	beq.n	800bd00 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	2200      	movs	r2, #0
 800bcf0:	61da      	str	r2, [r3, #28]
 800bcf2:	e005      	b.n	800bd00 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2200      	movs	r2, #0
 800bd04:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bd0c:	b2db      	uxtb	r3, r3
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d106      	bne.n	800bd20 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2200      	movs	r2, #0
 800bd16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bd1a:	6878      	ldr	r0, [r7, #4]
 800bd1c:	f7f7 fb76 	bl	800340c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2202      	movs	r2, #2
 800bd24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	681a      	ldr	r2, [r3, #0]
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bd36:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	68db      	ldr	r3, [r3, #12]
 800bd3c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bd40:	d902      	bls.n	800bd48 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bd42:	2300      	movs	r3, #0
 800bd44:	60fb      	str	r3, [r7, #12]
 800bd46:	e002      	b.n	800bd4e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bd48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bd4c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	68db      	ldr	r3, [r3, #12]
 800bd52:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800bd56:	d007      	beq.n	800bd68 <HAL_SPI_Init+0xa0>
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	68db      	ldr	r3, [r3, #12]
 800bd5c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bd60:	d002      	beq.n	800bd68 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2200      	movs	r2, #0
 800bd66:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	685b      	ldr	r3, [r3, #4]
 800bd6c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	689b      	ldr	r3, [r3, #8]
 800bd74:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800bd78:	431a      	orrs	r2, r3
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	691b      	ldr	r3, [r3, #16]
 800bd7e:	f003 0302 	and.w	r3, r3, #2
 800bd82:	431a      	orrs	r2, r3
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	695b      	ldr	r3, [r3, #20]
 800bd88:	f003 0301 	and.w	r3, r3, #1
 800bd8c:	431a      	orrs	r2, r3
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	699b      	ldr	r3, [r3, #24]
 800bd92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bd96:	431a      	orrs	r2, r3
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	69db      	ldr	r3, [r3, #28]
 800bd9c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bda0:	431a      	orrs	r2, r3
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	6a1b      	ldr	r3, [r3, #32]
 800bda6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bdaa:	ea42 0103 	orr.w	r1, r2, r3
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdb2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	430a      	orrs	r2, r1
 800bdbc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	699b      	ldr	r3, [r3, #24]
 800bdc2:	0c1b      	lsrs	r3, r3, #16
 800bdc4:	f003 0204 	and.w	r2, r3, #4
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdcc:	f003 0310 	and.w	r3, r3, #16
 800bdd0:	431a      	orrs	r2, r3
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bdd6:	f003 0308 	and.w	r3, r3, #8
 800bdda:	431a      	orrs	r2, r3
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	68db      	ldr	r3, [r3, #12]
 800bde0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800bde4:	ea42 0103 	orr.w	r1, r2, r3
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	430a      	orrs	r2, r1
 800bdf4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2201      	movs	r2, #1
 800be00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800be04:	2300      	movs	r3, #0
}
 800be06:	4618      	mov	r0, r3
 800be08:	3710      	adds	r7, #16
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bd80      	pop	{r7, pc}

0800be0e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800be0e:	b580      	push	{r7, lr}
 800be10:	b088      	sub	sp, #32
 800be12:	af00      	add	r7, sp, #0
 800be14:	60f8      	str	r0, [r7, #12]
 800be16:	60b9      	str	r1, [r7, #8]
 800be18:	603b      	str	r3, [r7, #0]
 800be1a:	4613      	mov	r3, r2
 800be1c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800be1e:	f7fc ffe5 	bl	8008dec <HAL_GetTick>
 800be22:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800be24:	88fb      	ldrh	r3, [r7, #6]
 800be26:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800be2e:	b2db      	uxtb	r3, r3
 800be30:	2b01      	cmp	r3, #1
 800be32:	d001      	beq.n	800be38 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800be34:	2302      	movs	r3, #2
 800be36:	e15c      	b.n	800c0f2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d002      	beq.n	800be44 <HAL_SPI_Transmit+0x36>
 800be3e:	88fb      	ldrh	r3, [r7, #6]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d101      	bne.n	800be48 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800be44:	2301      	movs	r3, #1
 800be46:	e154      	b.n	800c0f2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800be4e:	2b01      	cmp	r3, #1
 800be50:	d101      	bne.n	800be56 <HAL_SPI_Transmit+0x48>
 800be52:	2302      	movs	r3, #2
 800be54:	e14d      	b.n	800c0f2 <HAL_SPI_Transmit+0x2e4>
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	2201      	movs	r2, #1
 800be5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	2203      	movs	r2, #3
 800be62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	2200      	movs	r2, #0
 800be6a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	68ba      	ldr	r2, [r7, #8]
 800be70:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	88fa      	ldrh	r2, [r7, #6]
 800be76:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	88fa      	ldrh	r2, [r7, #6]
 800be7c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	2200      	movs	r2, #0
 800be82:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	2200      	movs	r2, #0
 800be88:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	2200      	movs	r2, #0
 800be90:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	2200      	movs	r2, #0
 800be98:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	2200      	movs	r2, #0
 800be9e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	689b      	ldr	r3, [r3, #8]
 800bea4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bea8:	d10f      	bne.n	800beca <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	681a      	ldr	r2, [r3, #0]
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800beb8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	681a      	ldr	r2, [r3, #0]
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bec8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bed4:	2b40      	cmp	r3, #64	@ 0x40
 800bed6:	d007      	beq.n	800bee8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	681a      	ldr	r2, [r3, #0]
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bee6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	68db      	ldr	r3, [r3, #12]
 800beec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bef0:	d952      	bls.n	800bf98 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	685b      	ldr	r3, [r3, #4]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d002      	beq.n	800bf00 <HAL_SPI_Transmit+0xf2>
 800befa:	8b7b      	ldrh	r3, [r7, #26]
 800befc:	2b01      	cmp	r3, #1
 800befe:	d145      	bne.n	800bf8c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf04:	881a      	ldrh	r2, [r3, #0]
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf10:	1c9a      	adds	r2, r3, #2
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf1a:	b29b      	uxth	r3, r3
 800bf1c:	3b01      	subs	r3, #1
 800bf1e:	b29a      	uxth	r2, r3
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bf24:	e032      	b.n	800bf8c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	689b      	ldr	r3, [r3, #8]
 800bf2c:	f003 0302 	and.w	r3, r3, #2
 800bf30:	2b02      	cmp	r3, #2
 800bf32:	d112      	bne.n	800bf5a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf38:	881a      	ldrh	r2, [r3, #0]
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf44:	1c9a      	adds	r2, r3, #2
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf4e:	b29b      	uxth	r3, r3
 800bf50:	3b01      	subs	r3, #1
 800bf52:	b29a      	uxth	r2, r3
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bf58:	e018      	b.n	800bf8c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bf5a:	f7fc ff47 	bl	8008dec <HAL_GetTick>
 800bf5e:	4602      	mov	r2, r0
 800bf60:	69fb      	ldr	r3, [r7, #28]
 800bf62:	1ad3      	subs	r3, r2, r3
 800bf64:	683a      	ldr	r2, [r7, #0]
 800bf66:	429a      	cmp	r2, r3
 800bf68:	d803      	bhi.n	800bf72 <HAL_SPI_Transmit+0x164>
 800bf6a:	683b      	ldr	r3, [r7, #0]
 800bf6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf70:	d102      	bne.n	800bf78 <HAL_SPI_Transmit+0x16a>
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d109      	bne.n	800bf8c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	2201      	movs	r2, #1
 800bf7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	2200      	movs	r2, #0
 800bf84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800bf88:	2303      	movs	r3, #3
 800bf8a:	e0b2      	b.n	800c0f2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf90:	b29b      	uxth	r3, r3
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d1c7      	bne.n	800bf26 <HAL_SPI_Transmit+0x118>
 800bf96:	e083      	b.n	800c0a0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	685b      	ldr	r3, [r3, #4]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d002      	beq.n	800bfa6 <HAL_SPI_Transmit+0x198>
 800bfa0:	8b7b      	ldrh	r3, [r7, #26]
 800bfa2:	2b01      	cmp	r3, #1
 800bfa4:	d177      	bne.n	800c096 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bfaa:	b29b      	uxth	r3, r3
 800bfac:	2b01      	cmp	r3, #1
 800bfae:	d912      	bls.n	800bfd6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfb4:	881a      	ldrh	r2, [r3, #0]
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfc0:	1c9a      	adds	r2, r3, #2
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bfca:	b29b      	uxth	r3, r3
 800bfcc:	3b02      	subs	r3, #2
 800bfce:	b29a      	uxth	r2, r3
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bfd4:	e05f      	b.n	800c096 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	330c      	adds	r3, #12
 800bfe0:	7812      	ldrb	r2, [r2, #0]
 800bfe2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfe8:	1c5a      	adds	r2, r3, #1
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bff2:	b29b      	uxth	r3, r3
 800bff4:	3b01      	subs	r3, #1
 800bff6:	b29a      	uxth	r2, r3
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800bffc:	e04b      	b.n	800c096 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	689b      	ldr	r3, [r3, #8]
 800c004:	f003 0302 	and.w	r3, r3, #2
 800c008:	2b02      	cmp	r3, #2
 800c00a:	d12b      	bne.n	800c064 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c010:	b29b      	uxth	r3, r3
 800c012:	2b01      	cmp	r3, #1
 800c014:	d912      	bls.n	800c03c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c01a:	881a      	ldrh	r2, [r3, #0]
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c026:	1c9a      	adds	r2, r3, #2
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c030:	b29b      	uxth	r3, r3
 800c032:	3b02      	subs	r3, #2
 800c034:	b29a      	uxth	r2, r3
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c03a:	e02c      	b.n	800c096 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	330c      	adds	r3, #12
 800c046:	7812      	ldrb	r2, [r2, #0]
 800c048:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c04e:	1c5a      	adds	r2, r3, #1
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c058:	b29b      	uxth	r3, r3
 800c05a:	3b01      	subs	r3, #1
 800c05c:	b29a      	uxth	r2, r3
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c062:	e018      	b.n	800c096 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c064:	f7fc fec2 	bl	8008dec <HAL_GetTick>
 800c068:	4602      	mov	r2, r0
 800c06a:	69fb      	ldr	r3, [r7, #28]
 800c06c:	1ad3      	subs	r3, r2, r3
 800c06e:	683a      	ldr	r2, [r7, #0]
 800c070:	429a      	cmp	r2, r3
 800c072:	d803      	bhi.n	800c07c <HAL_SPI_Transmit+0x26e>
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c07a:	d102      	bne.n	800c082 <HAL_SPI_Transmit+0x274>
 800c07c:	683b      	ldr	r3, [r7, #0]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d109      	bne.n	800c096 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	2201      	movs	r2, #1
 800c086:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	2200      	movs	r2, #0
 800c08e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c092:	2303      	movs	r3, #3
 800c094:	e02d      	b.n	800c0f2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c09a:	b29b      	uxth	r3, r3
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d1ae      	bne.n	800bffe <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c0a0:	69fa      	ldr	r2, [r7, #28]
 800c0a2:	6839      	ldr	r1, [r7, #0]
 800c0a4:	68f8      	ldr	r0, [r7, #12]
 800c0a6:	f000 fb73 	bl	800c790 <SPI_EndRxTxTransaction>
 800c0aa:	4603      	mov	r3, r0
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d002      	beq.n	800c0b6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	2220      	movs	r2, #32
 800c0b4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	689b      	ldr	r3, [r3, #8]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d10a      	bne.n	800c0d4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c0be:	2300      	movs	r3, #0
 800c0c0:	617b      	str	r3, [r7, #20]
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	68db      	ldr	r3, [r3, #12]
 800c0c8:	617b      	str	r3, [r7, #20]
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	689b      	ldr	r3, [r3, #8]
 800c0d0:	617b      	str	r3, [r7, #20]
 800c0d2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	2201      	movs	r2, #1
 800c0d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d001      	beq.n	800c0f0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	e000      	b.n	800c0f2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800c0f0:	2300      	movs	r3, #0
  }
}
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	3720      	adds	r7, #32
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd80      	pop	{r7, pc}

0800c0fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800c0fa:	b580      	push	{r7, lr}
 800c0fc:	b08a      	sub	sp, #40	@ 0x28
 800c0fe:	af00      	add	r7, sp, #0
 800c100:	60f8      	str	r0, [r7, #12]
 800c102:	60b9      	str	r1, [r7, #8]
 800c104:	607a      	str	r2, [r7, #4]
 800c106:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c108:	2301      	movs	r3, #1
 800c10a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c10c:	f7fc fe6e 	bl	8008dec <HAL_GetTick>
 800c110:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c118:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	685b      	ldr	r3, [r3, #4]
 800c11e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800c120:	887b      	ldrh	r3, [r7, #2]
 800c122:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800c124:	887b      	ldrh	r3, [r7, #2]
 800c126:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c128:	7ffb      	ldrb	r3, [r7, #31]
 800c12a:	2b01      	cmp	r3, #1
 800c12c:	d00c      	beq.n	800c148 <HAL_SPI_TransmitReceive+0x4e>
 800c12e:	69bb      	ldr	r3, [r7, #24]
 800c130:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c134:	d106      	bne.n	800c144 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	689b      	ldr	r3, [r3, #8]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d102      	bne.n	800c144 <HAL_SPI_TransmitReceive+0x4a>
 800c13e:	7ffb      	ldrb	r3, [r7, #31]
 800c140:	2b04      	cmp	r3, #4
 800c142:	d001      	beq.n	800c148 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800c144:	2302      	movs	r3, #2
 800c146:	e1f3      	b.n	800c530 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d005      	beq.n	800c15a <HAL_SPI_TransmitReceive+0x60>
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d002      	beq.n	800c15a <HAL_SPI_TransmitReceive+0x60>
 800c154:	887b      	ldrh	r3, [r7, #2]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d101      	bne.n	800c15e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800c15a:	2301      	movs	r3, #1
 800c15c:	e1e8      	b.n	800c530 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c164:	2b01      	cmp	r3, #1
 800c166:	d101      	bne.n	800c16c <HAL_SPI_TransmitReceive+0x72>
 800c168:	2302      	movs	r3, #2
 800c16a:	e1e1      	b.n	800c530 <HAL_SPI_TransmitReceive+0x436>
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	2201      	movs	r2, #1
 800c170:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c17a:	b2db      	uxtb	r3, r3
 800c17c:	2b04      	cmp	r3, #4
 800c17e:	d003      	beq.n	800c188 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	2205      	movs	r2, #5
 800c184:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	2200      	movs	r2, #0
 800c18c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	687a      	ldr	r2, [r7, #4]
 800c192:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	887a      	ldrh	r2, [r7, #2]
 800c198:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	887a      	ldrh	r2, [r7, #2]
 800c1a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	68ba      	ldr	r2, [r7, #8]
 800c1a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	887a      	ldrh	r2, [r7, #2]
 800c1ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	887a      	ldrh	r2, [r7, #2]
 800c1b4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	2200      	movs	r2, #0
 800c1c0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	68db      	ldr	r3, [r3, #12]
 800c1c6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c1ca:	d802      	bhi.n	800c1d2 <HAL_SPI_TransmitReceive+0xd8>
 800c1cc:	8abb      	ldrh	r3, [r7, #20]
 800c1ce:	2b01      	cmp	r3, #1
 800c1d0:	d908      	bls.n	800c1e4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	685a      	ldr	r2, [r3, #4]
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c1e0:	605a      	str	r2, [r3, #4]
 800c1e2:	e007      	b.n	800c1f4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	685a      	ldr	r2, [r3, #4]
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c1f2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1fe:	2b40      	cmp	r3, #64	@ 0x40
 800c200:	d007      	beq.n	800c212 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	681a      	ldr	r2, [r3, #0]
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c210:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	68db      	ldr	r3, [r3, #12]
 800c216:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c21a:	f240 8083 	bls.w	800c324 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	685b      	ldr	r3, [r3, #4]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d002      	beq.n	800c22c <HAL_SPI_TransmitReceive+0x132>
 800c226:	8afb      	ldrh	r3, [r7, #22]
 800c228:	2b01      	cmp	r3, #1
 800c22a:	d16f      	bne.n	800c30c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c230:	881a      	ldrh	r2, [r3, #0]
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c23c:	1c9a      	adds	r2, r3, #2
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c246:	b29b      	uxth	r3, r3
 800c248:	3b01      	subs	r3, #1
 800c24a:	b29a      	uxth	r2, r3
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c250:	e05c      	b.n	800c30c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	689b      	ldr	r3, [r3, #8]
 800c258:	f003 0302 	and.w	r3, r3, #2
 800c25c:	2b02      	cmp	r3, #2
 800c25e:	d11b      	bne.n	800c298 <HAL_SPI_TransmitReceive+0x19e>
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c264:	b29b      	uxth	r3, r3
 800c266:	2b00      	cmp	r3, #0
 800c268:	d016      	beq.n	800c298 <HAL_SPI_TransmitReceive+0x19e>
 800c26a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c26c:	2b01      	cmp	r3, #1
 800c26e:	d113      	bne.n	800c298 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c274:	881a      	ldrh	r2, [r3, #0]
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c280:	1c9a      	adds	r2, r3, #2
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c28a:	b29b      	uxth	r3, r3
 800c28c:	3b01      	subs	r3, #1
 800c28e:	b29a      	uxth	r2, r3
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c294:	2300      	movs	r3, #0
 800c296:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	689b      	ldr	r3, [r3, #8]
 800c29e:	f003 0301 	and.w	r3, r3, #1
 800c2a2:	2b01      	cmp	r3, #1
 800c2a4:	d11c      	bne.n	800c2e0 <HAL_SPI_TransmitReceive+0x1e6>
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c2ac:	b29b      	uxth	r3, r3
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d016      	beq.n	800c2e0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	68da      	ldr	r2, [r3, #12]
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2bc:	b292      	uxth	r2, r2
 800c2be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2c4:	1c9a      	adds	r2, r3, #2
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c2d0:	b29b      	uxth	r3, r3
 800c2d2:	3b01      	subs	r3, #1
 800c2d4:	b29a      	uxth	r2, r3
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c2dc:	2301      	movs	r3, #1
 800c2de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c2e0:	f7fc fd84 	bl	8008dec <HAL_GetTick>
 800c2e4:	4602      	mov	r2, r0
 800c2e6:	6a3b      	ldr	r3, [r7, #32]
 800c2e8:	1ad3      	subs	r3, r2, r3
 800c2ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c2ec:	429a      	cmp	r2, r3
 800c2ee:	d80d      	bhi.n	800c30c <HAL_SPI_TransmitReceive+0x212>
 800c2f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2f6:	d009      	beq.n	800c30c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	2201      	movs	r2, #1
 800c2fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	2200      	movs	r2, #0
 800c304:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800c308:	2303      	movs	r3, #3
 800c30a:	e111      	b.n	800c530 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c310:	b29b      	uxth	r3, r3
 800c312:	2b00      	cmp	r3, #0
 800c314:	d19d      	bne.n	800c252 <HAL_SPI_TransmitReceive+0x158>
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c31c:	b29b      	uxth	r3, r3
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d197      	bne.n	800c252 <HAL_SPI_TransmitReceive+0x158>
 800c322:	e0e5      	b.n	800c4f0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	685b      	ldr	r3, [r3, #4]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d003      	beq.n	800c334 <HAL_SPI_TransmitReceive+0x23a>
 800c32c:	8afb      	ldrh	r3, [r7, #22]
 800c32e:	2b01      	cmp	r3, #1
 800c330:	f040 80d1 	bne.w	800c4d6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c338:	b29b      	uxth	r3, r3
 800c33a:	2b01      	cmp	r3, #1
 800c33c:	d912      	bls.n	800c364 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c342:	881a      	ldrh	r2, [r3, #0]
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c34e:	1c9a      	adds	r2, r3, #2
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c358:	b29b      	uxth	r3, r3
 800c35a:	3b02      	subs	r3, #2
 800c35c:	b29a      	uxth	r2, r3
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c362:	e0b8      	b.n	800c4d6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	330c      	adds	r3, #12
 800c36e:	7812      	ldrb	r2, [r2, #0]
 800c370:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c376:	1c5a      	adds	r2, r3, #1
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c380:	b29b      	uxth	r3, r3
 800c382:	3b01      	subs	r3, #1
 800c384:	b29a      	uxth	r2, r3
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c38a:	e0a4      	b.n	800c4d6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	689b      	ldr	r3, [r3, #8]
 800c392:	f003 0302 	and.w	r3, r3, #2
 800c396:	2b02      	cmp	r3, #2
 800c398:	d134      	bne.n	800c404 <HAL_SPI_TransmitReceive+0x30a>
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c39e:	b29b      	uxth	r3, r3
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d02f      	beq.n	800c404 <HAL_SPI_TransmitReceive+0x30a>
 800c3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3a6:	2b01      	cmp	r3, #1
 800c3a8:	d12c      	bne.n	800c404 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3ae:	b29b      	uxth	r3, r3
 800c3b0:	2b01      	cmp	r3, #1
 800c3b2:	d912      	bls.n	800c3da <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3b8:	881a      	ldrh	r2, [r3, #0]
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3c4:	1c9a      	adds	r2, r3, #2
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3ce:	b29b      	uxth	r3, r3
 800c3d0:	3b02      	subs	r3, #2
 800c3d2:	b29a      	uxth	r2, r3
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c3d8:	e012      	b.n	800c400 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	330c      	adds	r3, #12
 800c3e4:	7812      	ldrb	r2, [r2, #0]
 800c3e6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3ec:	1c5a      	adds	r2, r3, #1
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3f6:	b29b      	uxth	r3, r3
 800c3f8:	3b01      	subs	r3, #1
 800c3fa:	b29a      	uxth	r2, r3
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c400:	2300      	movs	r3, #0
 800c402:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	689b      	ldr	r3, [r3, #8]
 800c40a:	f003 0301 	and.w	r3, r3, #1
 800c40e:	2b01      	cmp	r3, #1
 800c410:	d148      	bne.n	800c4a4 <HAL_SPI_TransmitReceive+0x3aa>
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c418:	b29b      	uxth	r3, r3
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d042      	beq.n	800c4a4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c424:	b29b      	uxth	r3, r3
 800c426:	2b01      	cmp	r3, #1
 800c428:	d923      	bls.n	800c472 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	68da      	ldr	r2, [r3, #12]
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c434:	b292      	uxth	r2, r2
 800c436:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c43c:	1c9a      	adds	r2, r3, #2
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c448:	b29b      	uxth	r3, r3
 800c44a:	3b02      	subs	r3, #2
 800c44c:	b29a      	uxth	r2, r3
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c45a:	b29b      	uxth	r3, r3
 800c45c:	2b01      	cmp	r3, #1
 800c45e:	d81f      	bhi.n	800c4a0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	685a      	ldr	r2, [r3, #4]
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c46e:	605a      	str	r2, [r3, #4]
 800c470:	e016      	b.n	800c4a0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	f103 020c 	add.w	r2, r3, #12
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c47e:	7812      	ldrb	r2, [r2, #0]
 800c480:	b2d2      	uxtb	r2, r2
 800c482:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c488:	1c5a      	adds	r2, r3, #1
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c494:	b29b      	uxth	r3, r3
 800c496:	3b01      	subs	r3, #1
 800c498:	b29a      	uxth	r2, r3
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c4a4:	f7fc fca2 	bl	8008dec <HAL_GetTick>
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	6a3b      	ldr	r3, [r7, #32]
 800c4ac:	1ad3      	subs	r3, r2, r3
 800c4ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4b0:	429a      	cmp	r2, r3
 800c4b2:	d803      	bhi.n	800c4bc <HAL_SPI_TransmitReceive+0x3c2>
 800c4b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4ba:	d102      	bne.n	800c4c2 <HAL_SPI_TransmitReceive+0x3c8>
 800c4bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d109      	bne.n	800c4d6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	2201      	movs	r2, #1
 800c4c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800c4d2:	2303      	movs	r3, #3
 800c4d4:	e02c      	b.n	800c530 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c4da:	b29b      	uxth	r3, r3
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	f47f af55 	bne.w	800c38c <HAL_SPI_TransmitReceive+0x292>
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c4e8:	b29b      	uxth	r3, r3
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	f47f af4e 	bne.w	800c38c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c4f0:	6a3a      	ldr	r2, [r7, #32]
 800c4f2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c4f4:	68f8      	ldr	r0, [r7, #12]
 800c4f6:	f000 f94b 	bl	800c790 <SPI_EndRxTxTransaction>
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d008      	beq.n	800c512 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	2220      	movs	r2, #32
 800c504:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	2200      	movs	r2, #0
 800c50a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c50e:	2301      	movs	r3, #1
 800c510:	e00e      	b.n	800c530 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	2201      	movs	r2, #1
 800c516:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	2200      	movs	r2, #0
 800c51e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c526:	2b00      	cmp	r3, #0
 800c528:	d001      	beq.n	800c52e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800c52a:	2301      	movs	r3, #1
 800c52c:	e000      	b.n	800c530 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800c52e:	2300      	movs	r3, #0
  }
}
 800c530:	4618      	mov	r0, r3
 800c532:	3728      	adds	r7, #40	@ 0x28
 800c534:	46bd      	mov	sp, r7
 800c536:	bd80      	pop	{r7, pc}

0800c538 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800c538:	b480      	push	{r7}
 800c53a:	b083      	sub	sp, #12
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c546:	b2db      	uxtb	r3, r3
}
 800c548:	4618      	mov	r0, r3
 800c54a:	370c      	adds	r7, #12
 800c54c:	46bd      	mov	sp, r7
 800c54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c552:	4770      	bx	lr

0800c554 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b088      	sub	sp, #32
 800c558:	af00      	add	r7, sp, #0
 800c55a:	60f8      	str	r0, [r7, #12]
 800c55c:	60b9      	str	r1, [r7, #8]
 800c55e:	603b      	str	r3, [r7, #0]
 800c560:	4613      	mov	r3, r2
 800c562:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c564:	f7fc fc42 	bl	8008dec <HAL_GetTick>
 800c568:	4602      	mov	r2, r0
 800c56a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c56c:	1a9b      	subs	r3, r3, r2
 800c56e:	683a      	ldr	r2, [r7, #0]
 800c570:	4413      	add	r3, r2
 800c572:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c574:	f7fc fc3a 	bl	8008dec <HAL_GetTick>
 800c578:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c57a:	4b39      	ldr	r3, [pc, #228]	@ (800c660 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	015b      	lsls	r3, r3, #5
 800c580:	0d1b      	lsrs	r3, r3, #20
 800c582:	69fa      	ldr	r2, [r7, #28]
 800c584:	fb02 f303 	mul.w	r3, r2, r3
 800c588:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c58a:	e054      	b.n	800c636 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c592:	d050      	beq.n	800c636 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c594:	f7fc fc2a 	bl	8008dec <HAL_GetTick>
 800c598:	4602      	mov	r2, r0
 800c59a:	69bb      	ldr	r3, [r7, #24]
 800c59c:	1ad3      	subs	r3, r2, r3
 800c59e:	69fa      	ldr	r2, [r7, #28]
 800c5a0:	429a      	cmp	r2, r3
 800c5a2:	d902      	bls.n	800c5aa <SPI_WaitFlagStateUntilTimeout+0x56>
 800c5a4:	69fb      	ldr	r3, [r7, #28]
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d13d      	bne.n	800c626 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	685a      	ldr	r2, [r3, #4]
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c5b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	685b      	ldr	r3, [r3, #4]
 800c5be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c5c2:	d111      	bne.n	800c5e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	689b      	ldr	r3, [r3, #8]
 800c5c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c5cc:	d004      	beq.n	800c5d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	689b      	ldr	r3, [r3, #8]
 800c5d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c5d6:	d107      	bne.n	800c5e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	681a      	ldr	r2, [r3, #0]
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c5e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c5f0:	d10f      	bne.n	800c612 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	681a      	ldr	r2, [r3, #0]
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c600:	601a      	str	r2, [r3, #0]
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	681a      	ldr	r2, [r3, #0]
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c610:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	2201      	movs	r2, #1
 800c616:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	2200      	movs	r2, #0
 800c61e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c622:	2303      	movs	r3, #3
 800c624:	e017      	b.n	800c656 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c626:	697b      	ldr	r3, [r7, #20]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d101      	bne.n	800c630 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c62c:	2300      	movs	r3, #0
 800c62e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c630:	697b      	ldr	r3, [r7, #20]
 800c632:	3b01      	subs	r3, #1
 800c634:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	689a      	ldr	r2, [r3, #8]
 800c63c:	68bb      	ldr	r3, [r7, #8]
 800c63e:	4013      	ands	r3, r2
 800c640:	68ba      	ldr	r2, [r7, #8]
 800c642:	429a      	cmp	r2, r3
 800c644:	bf0c      	ite	eq
 800c646:	2301      	moveq	r3, #1
 800c648:	2300      	movne	r3, #0
 800c64a:	b2db      	uxtb	r3, r3
 800c64c:	461a      	mov	r2, r3
 800c64e:	79fb      	ldrb	r3, [r7, #7]
 800c650:	429a      	cmp	r2, r3
 800c652:	d19b      	bne.n	800c58c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c654:	2300      	movs	r3, #0
}
 800c656:	4618      	mov	r0, r3
 800c658:	3720      	adds	r7, #32
 800c65a:	46bd      	mov	sp, r7
 800c65c:	bd80      	pop	{r7, pc}
 800c65e:	bf00      	nop
 800c660:	20000208 	.word	0x20000208

0800c664 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b08a      	sub	sp, #40	@ 0x28
 800c668:	af00      	add	r7, sp, #0
 800c66a:	60f8      	str	r0, [r7, #12]
 800c66c:	60b9      	str	r1, [r7, #8]
 800c66e:	607a      	str	r2, [r7, #4]
 800c670:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c672:	2300      	movs	r3, #0
 800c674:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c676:	f7fc fbb9 	bl	8008dec <HAL_GetTick>
 800c67a:	4602      	mov	r2, r0
 800c67c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c67e:	1a9b      	subs	r3, r3, r2
 800c680:	683a      	ldr	r2, [r7, #0]
 800c682:	4413      	add	r3, r2
 800c684:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800c686:	f7fc fbb1 	bl	8008dec <HAL_GetTick>
 800c68a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	330c      	adds	r3, #12
 800c692:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c694:	4b3d      	ldr	r3, [pc, #244]	@ (800c78c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c696:	681a      	ldr	r2, [r3, #0]
 800c698:	4613      	mov	r3, r2
 800c69a:	009b      	lsls	r3, r3, #2
 800c69c:	4413      	add	r3, r2
 800c69e:	00da      	lsls	r2, r3, #3
 800c6a0:	1ad3      	subs	r3, r2, r3
 800c6a2:	0d1b      	lsrs	r3, r3, #20
 800c6a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6a6:	fb02 f303 	mul.w	r3, r2, r3
 800c6aa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c6ac:	e060      	b.n	800c770 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c6ae:	68bb      	ldr	r3, [r7, #8]
 800c6b0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c6b4:	d107      	bne.n	800c6c6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d104      	bne.n	800c6c6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c6bc:	69fb      	ldr	r3, [r7, #28]
 800c6be:	781b      	ldrb	r3, [r3, #0]
 800c6c0:	b2db      	uxtb	r3, r3
 800c6c2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c6c4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c6c6:	683b      	ldr	r3, [r7, #0]
 800c6c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6cc:	d050      	beq.n	800c770 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c6ce:	f7fc fb8d 	bl	8008dec <HAL_GetTick>
 800c6d2:	4602      	mov	r2, r0
 800c6d4:	6a3b      	ldr	r3, [r7, #32]
 800c6d6:	1ad3      	subs	r3, r2, r3
 800c6d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6da:	429a      	cmp	r2, r3
 800c6dc:	d902      	bls.n	800c6e4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c6de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d13d      	bne.n	800c760 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	685a      	ldr	r2, [r3, #4]
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c6f2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	685b      	ldr	r3, [r3, #4]
 800c6f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c6fc:	d111      	bne.n	800c722 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	689b      	ldr	r3, [r3, #8]
 800c702:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c706:	d004      	beq.n	800c712 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	689b      	ldr	r3, [r3, #8]
 800c70c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c710:	d107      	bne.n	800c722 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	681a      	ldr	r2, [r3, #0]
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c720:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c726:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c72a:	d10f      	bne.n	800c74c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	681a      	ldr	r2, [r3, #0]
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c73a:	601a      	str	r2, [r3, #0]
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	681a      	ldr	r2, [r3, #0]
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c74a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	2201      	movs	r2, #1
 800c750:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	2200      	movs	r2, #0
 800c758:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c75c:	2303      	movs	r3, #3
 800c75e:	e010      	b.n	800c782 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c760:	69bb      	ldr	r3, [r7, #24]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d101      	bne.n	800c76a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c766:	2300      	movs	r3, #0
 800c768:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800c76a:	69bb      	ldr	r3, [r7, #24]
 800c76c:	3b01      	subs	r3, #1
 800c76e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	689a      	ldr	r2, [r3, #8]
 800c776:	68bb      	ldr	r3, [r7, #8]
 800c778:	4013      	ands	r3, r2
 800c77a:	687a      	ldr	r2, [r7, #4]
 800c77c:	429a      	cmp	r2, r3
 800c77e:	d196      	bne.n	800c6ae <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c780:	2300      	movs	r3, #0
}
 800c782:	4618      	mov	r0, r3
 800c784:	3728      	adds	r7, #40	@ 0x28
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}
 800c78a:	bf00      	nop
 800c78c:	20000208 	.word	0x20000208

0800c790 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b086      	sub	sp, #24
 800c794:	af02      	add	r7, sp, #8
 800c796:	60f8      	str	r0, [r7, #12]
 800c798:	60b9      	str	r1, [r7, #8]
 800c79a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	9300      	str	r3, [sp, #0]
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800c7a8:	68f8      	ldr	r0, [r7, #12]
 800c7aa:	f7ff ff5b 	bl	800c664 <SPI_WaitFifoStateUntilTimeout>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d007      	beq.n	800c7c4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c7b8:	f043 0220 	orr.w	r2, r3, #32
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c7c0:	2303      	movs	r3, #3
 800c7c2:	e027      	b.n	800c814 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	9300      	str	r3, [sp, #0]
 800c7c8:	68bb      	ldr	r3, [r7, #8]
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	2180      	movs	r1, #128	@ 0x80
 800c7ce:	68f8      	ldr	r0, [r7, #12]
 800c7d0:	f7ff fec0 	bl	800c554 <SPI_WaitFlagStateUntilTimeout>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d007      	beq.n	800c7ea <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c7de:	f043 0220 	orr.w	r2, r3, #32
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c7e6:	2303      	movs	r3, #3
 800c7e8:	e014      	b.n	800c814 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	9300      	str	r3, [sp, #0]
 800c7ee:	68bb      	ldr	r3, [r7, #8]
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c7f6:	68f8      	ldr	r0, [r7, #12]
 800c7f8:	f7ff ff34 	bl	800c664 <SPI_WaitFifoStateUntilTimeout>
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d007      	beq.n	800c812 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c806:	f043 0220 	orr.w	r2, r3, #32
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c80e:	2303      	movs	r3, #3
 800c810:	e000      	b.n	800c814 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c812:	2300      	movs	r3, #0
}
 800c814:	4618      	mov	r0, r3
 800c816:	3710      	adds	r7, #16
 800c818:	46bd      	mov	sp, r7
 800c81a:	bd80      	pop	{r7, pc}

0800c81c <LL_RCC_GetUSARTClockSource>:
{
 800c81c:	b480      	push	{r7}
 800c81e:	b083      	sub	sp, #12
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800c824:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c828:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	4013      	ands	r3, r2
}
 800c830:	4618      	mov	r0, r3
 800c832:	370c      	adds	r7, #12
 800c834:	46bd      	mov	sp, r7
 800c836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83a:	4770      	bx	lr

0800c83c <LL_RCC_GetLPUARTClockSource>:
{
 800c83c:	b480      	push	{r7}
 800c83e:	b083      	sub	sp, #12
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800c844:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c848:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	4013      	ands	r3, r2
}
 800c850:	4618      	mov	r0, r3
 800c852:	370c      	adds	r7, #12
 800c854:	46bd      	mov	sp, r7
 800c856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85a:	4770      	bx	lr

0800c85c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b082      	sub	sp, #8
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d101      	bne.n	800c86e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c86a:	2301      	movs	r3, #1
 800c86c:	e042      	b.n	800c8f4 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c874:	2b00      	cmp	r3, #0
 800c876:	d106      	bne.n	800c886 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2200      	movs	r2, #0
 800c87c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c880:	6878      	ldr	r0, [r7, #4]
 800c882:	f7f6 fce5 	bl	8003250 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	2224      	movs	r2, #36	@ 0x24
 800c88a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	681a      	ldr	r2, [r3, #0]
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	f022 0201 	bic.w	r2, r2, #1
 800c89c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d002      	beq.n	800c8ac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f000 fe36 	bl	800d518 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c8ac:	6878      	ldr	r0, [r7, #4]
 800c8ae:	f000 fc0b 	bl	800d0c8 <UART_SetConfig>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	2b01      	cmp	r3, #1
 800c8b6:	d101      	bne.n	800c8bc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c8b8:	2301      	movs	r3, #1
 800c8ba:	e01b      	b.n	800c8f4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	685a      	ldr	r2, [r3, #4]
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c8ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	689a      	ldr	r2, [r3, #8]
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c8da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	681a      	ldr	r2, [r3, #0]
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	f042 0201 	orr.w	r2, r2, #1
 800c8ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c8ec:	6878      	ldr	r0, [r7, #4]
 800c8ee:	f000 feb5 	bl	800d65c <UART_CheckIdleState>
 800c8f2:	4603      	mov	r3, r0
}
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	3708      	adds	r7, #8
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	bd80      	pop	{r7, pc}

0800c8fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b08a      	sub	sp, #40	@ 0x28
 800c900:	af02      	add	r7, sp, #8
 800c902:	60f8      	str	r0, [r7, #12]
 800c904:	60b9      	str	r1, [r7, #8]
 800c906:	603b      	str	r3, [r7, #0]
 800c908:	4613      	mov	r3, r2
 800c90a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c912:	2b20      	cmp	r3, #32
 800c914:	d17b      	bne.n	800ca0e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800c916:	68bb      	ldr	r3, [r7, #8]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d002      	beq.n	800c922 <HAL_UART_Transmit+0x26>
 800c91c:	88fb      	ldrh	r3, [r7, #6]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d101      	bne.n	800c926 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800c922:	2301      	movs	r3, #1
 800c924:	e074      	b.n	800ca10 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	2200      	movs	r2, #0
 800c92a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	2221      	movs	r2, #33	@ 0x21
 800c932:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c936:	f7fc fa59 	bl	8008dec <HAL_GetTick>
 800c93a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	88fa      	ldrh	r2, [r7, #6]
 800c940:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	88fa      	ldrh	r2, [r7, #6]
 800c948:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	689b      	ldr	r3, [r3, #8]
 800c950:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c954:	d108      	bne.n	800c968 <HAL_UART_Transmit+0x6c>
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	691b      	ldr	r3, [r3, #16]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d104      	bne.n	800c968 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c95e:	2300      	movs	r3, #0
 800c960:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c962:	68bb      	ldr	r3, [r7, #8]
 800c964:	61bb      	str	r3, [r7, #24]
 800c966:	e003      	b.n	800c970 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c968:	68bb      	ldr	r3, [r7, #8]
 800c96a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c96c:	2300      	movs	r3, #0
 800c96e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c970:	e030      	b.n	800c9d4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	9300      	str	r3, [sp, #0]
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	2200      	movs	r2, #0
 800c97a:	2180      	movs	r1, #128	@ 0x80
 800c97c:	68f8      	ldr	r0, [r7, #12]
 800c97e:	f000 ff17 	bl	800d7b0 <UART_WaitOnFlagUntilTimeout>
 800c982:	4603      	mov	r3, r0
 800c984:	2b00      	cmp	r3, #0
 800c986:	d005      	beq.n	800c994 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	2220      	movs	r2, #32
 800c98c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800c990:	2303      	movs	r3, #3
 800c992:	e03d      	b.n	800ca10 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800c994:	69fb      	ldr	r3, [r7, #28]
 800c996:	2b00      	cmp	r3, #0
 800c998:	d10b      	bne.n	800c9b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c99a:	69bb      	ldr	r3, [r7, #24]
 800c99c:	881b      	ldrh	r3, [r3, #0]
 800c99e:	461a      	mov	r2, r3
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c9a8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c9aa:	69bb      	ldr	r3, [r7, #24]
 800c9ac:	3302      	adds	r3, #2
 800c9ae:	61bb      	str	r3, [r7, #24]
 800c9b0:	e007      	b.n	800c9c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c9b2:	69fb      	ldr	r3, [r7, #28]
 800c9b4:	781a      	ldrb	r2, [r3, #0]
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c9bc:	69fb      	ldr	r3, [r7, #28]
 800c9be:	3301      	adds	r3, #1
 800c9c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c9c8:	b29b      	uxth	r3, r3
 800c9ca:	3b01      	subs	r3, #1
 800c9cc:	b29a      	uxth	r2, r3
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c9da:	b29b      	uxth	r3, r3
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d1c8      	bne.n	800c972 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c9e0:	683b      	ldr	r3, [r7, #0]
 800c9e2:	9300      	str	r3, [sp, #0]
 800c9e4:	697b      	ldr	r3, [r7, #20]
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	2140      	movs	r1, #64	@ 0x40
 800c9ea:	68f8      	ldr	r0, [r7, #12]
 800c9ec:	f000 fee0 	bl	800d7b0 <UART_WaitOnFlagUntilTimeout>
 800c9f0:	4603      	mov	r3, r0
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d005      	beq.n	800ca02 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	2220      	movs	r2, #32
 800c9fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800c9fe:	2303      	movs	r3, #3
 800ca00:	e006      	b.n	800ca10 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	2220      	movs	r2, #32
 800ca06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	e000      	b.n	800ca10 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ca0e:	2302      	movs	r3, #2
  }
}
 800ca10:	4618      	mov	r0, r3
 800ca12:	3720      	adds	r7, #32
 800ca14:	46bd      	mov	sp, r7
 800ca16:	bd80      	pop	{r7, pc}

0800ca18 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b0ba      	sub	sp, #232	@ 0xe8
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	69db      	ldr	r3, [r3, #28]
 800ca26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	689b      	ldr	r3, [r3, #8]
 800ca3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ca3e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ca42:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ca46:	4013      	ands	r3, r2
 800ca48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ca4c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d11b      	bne.n	800ca8c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ca54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca58:	f003 0320 	and.w	r3, r3, #32
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d015      	beq.n	800ca8c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ca60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca64:	f003 0320 	and.w	r3, r3, #32
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d105      	bne.n	800ca78 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ca6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ca70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d009      	beq.n	800ca8c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	f000 8300 	beq.w	800d082 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ca86:	6878      	ldr	r0, [r7, #4]
 800ca88:	4798      	blx	r3
      }
      return;
 800ca8a:	e2fa      	b.n	800d082 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ca8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	f000 8123 	beq.w	800ccdc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ca96:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ca9a:	4b8d      	ldr	r3, [pc, #564]	@ (800ccd0 <HAL_UART_IRQHandler+0x2b8>)
 800ca9c:	4013      	ands	r3, r2
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d106      	bne.n	800cab0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800caa2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800caa6:	4b8b      	ldr	r3, [pc, #556]	@ (800ccd4 <HAL_UART_IRQHandler+0x2bc>)
 800caa8:	4013      	ands	r3, r2
 800caaa:	2b00      	cmp	r3, #0
 800caac:	f000 8116 	beq.w	800ccdc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cab4:	f003 0301 	and.w	r3, r3, #1
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d011      	beq.n	800cae0 <HAL_UART_IRQHandler+0xc8>
 800cabc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d00b      	beq.n	800cae0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	2201      	movs	r2, #1
 800cace:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cad6:	f043 0201 	orr.w	r2, r3, #1
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cae4:	f003 0302 	and.w	r3, r3, #2
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d011      	beq.n	800cb10 <HAL_UART_IRQHandler+0xf8>
 800caec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800caf0:	f003 0301 	and.w	r3, r3, #1
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d00b      	beq.n	800cb10 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	2202      	movs	r2, #2
 800cafe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb06:	f043 0204 	orr.w	r2, r3, #4
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cb10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb14:	f003 0304 	and.w	r3, r3, #4
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d011      	beq.n	800cb40 <HAL_UART_IRQHandler+0x128>
 800cb1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cb20:	f003 0301 	and.w	r3, r3, #1
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d00b      	beq.n	800cb40 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	2204      	movs	r2, #4
 800cb2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb36:	f043 0202 	orr.w	r2, r3, #2
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cb40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb44:	f003 0308 	and.w	r3, r3, #8
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d017      	beq.n	800cb7c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cb4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb50:	f003 0320 	and.w	r3, r3, #32
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d105      	bne.n	800cb64 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800cb58:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800cb5c:	4b5c      	ldr	r3, [pc, #368]	@ (800ccd0 <HAL_UART_IRQHandler+0x2b8>)
 800cb5e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d00b      	beq.n	800cb7c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	2208      	movs	r2, #8
 800cb6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb72:	f043 0208 	orr.w	r2, r3, #8
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cb7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d012      	beq.n	800cbae <HAL_UART_IRQHandler+0x196>
 800cb88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb8c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d00c      	beq.n	800cbae <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cb9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cba4:	f043 0220 	orr.w	r2, r3, #32
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	f000 8266 	beq.w	800d086 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cbba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbbe:	f003 0320 	and.w	r3, r3, #32
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d013      	beq.n	800cbee <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cbc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cbca:	f003 0320 	and.w	r3, r3, #32
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d105      	bne.n	800cbde <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cbd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cbd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d007      	beq.n	800cbee <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d003      	beq.n	800cbee <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cbea:	6878      	ldr	r0, [r7, #4]
 800cbec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cbf4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	689b      	ldr	r3, [r3, #8]
 800cbfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc02:	2b40      	cmp	r3, #64	@ 0x40
 800cc04:	d005      	beq.n	800cc12 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cc06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cc0a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d054      	beq.n	800ccbc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cc12:	6878      	ldr	r0, [r7, #4]
 800cc14:	f000 fe39 	bl	800d88a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	689b      	ldr	r3, [r3, #8]
 800cc1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc22:	2b40      	cmp	r3, #64	@ 0x40
 800cc24:	d146      	bne.n	800ccb4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	3308      	adds	r3, #8
 800cc2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cc34:	e853 3f00 	ldrex	r3, [r3]
 800cc38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cc3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cc40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	3308      	adds	r3, #8
 800cc4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cc52:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cc56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cc5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cc62:	e841 2300 	strex	r3, r2, [r1]
 800cc66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cc6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d1d9      	bne.n	800cc26 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d017      	beq.n	800ccac <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc82:	4a15      	ldr	r2, [pc, #84]	@ (800ccd8 <HAL_UART_IRQHandler+0x2c0>)
 800cc84:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	f7fc fb7e 	bl	800938e <HAL_DMA_Abort_IT>
 800cc92:	4603      	mov	r3, r0
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d019      	beq.n	800cccc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cca0:	687a      	ldr	r2, [r7, #4]
 800cca2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800cca6:	4610      	mov	r0, r2
 800cca8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccaa:	e00f      	b.n	800cccc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f000 f9f5 	bl	800d09c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccb2:	e00b      	b.n	800cccc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ccb4:	6878      	ldr	r0, [r7, #4]
 800ccb6:	f000 f9f1 	bl	800d09c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccba:	e007      	b.n	800cccc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ccbc:	6878      	ldr	r0, [r7, #4]
 800ccbe:	f000 f9ed 	bl	800d09c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ccca:	e1dc      	b.n	800d086 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cccc:	bf00      	nop
    return;
 800ccce:	e1da      	b.n	800d086 <HAL_UART_IRQHandler+0x66e>
 800ccd0:	10000001 	.word	0x10000001
 800ccd4:	04000120 	.word	0x04000120
 800ccd8:	0800d957 	.word	0x0800d957

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cce0:	2b01      	cmp	r3, #1
 800cce2:	f040 8170 	bne.w	800cfc6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccea:	f003 0310 	and.w	r3, r3, #16
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	f000 8169 	beq.w	800cfc6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ccf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ccf8:	f003 0310 	and.w	r3, r3, #16
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	f000 8162 	beq.w	800cfc6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	2210      	movs	r2, #16
 800cd08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	689b      	ldr	r3, [r3, #8]
 800cd10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd14:	2b40      	cmp	r3, #64	@ 0x40
 800cd16:	f040 80d8 	bne.w	800ceca <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	685b      	ldr	r3, [r3, #4]
 800cd24:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cd28:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	f000 80af 	beq.w	800ce90 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cd38:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cd3c:	429a      	cmp	r2, r3
 800cd3e:	f080 80a7 	bcs.w	800ce90 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cd48:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	f003 0320 	and.w	r3, r3, #32
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	f040 8087 	bne.w	800ce6e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cd6c:	e853 3f00 	ldrex	r3, [r3]
 800cd70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800cd74:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cd78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cd7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	461a      	mov	r2, r3
 800cd86:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800cd8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cd8e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd92:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cd96:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cd9a:	e841 2300 	strex	r3, r2, [r1]
 800cd9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800cda2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d1da      	bne.n	800cd60 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	3308      	adds	r3, #8
 800cdb0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cdb4:	e853 3f00 	ldrex	r3, [r3]
 800cdb8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cdba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cdbc:	f023 0301 	bic.w	r3, r3, #1
 800cdc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	3308      	adds	r3, #8
 800cdca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cdce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cdd2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdd4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cdd6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cdda:	e841 2300 	strex	r3, r2, [r1]
 800cdde:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cde0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d1e1      	bne.n	800cdaa <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	3308      	adds	r3, #8
 800cdec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cdf0:	e853 3f00 	ldrex	r3, [r3]
 800cdf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cdf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cdf8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cdfc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	3308      	adds	r3, #8
 800ce06:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ce0a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ce0c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce0e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ce10:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ce12:	e841 2300 	strex	r3, r2, [r1]
 800ce16:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ce18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d1e3      	bne.n	800cde6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	2220      	movs	r2, #32
 800ce22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	2200      	movs	r2, #0
 800ce2a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce34:	e853 3f00 	ldrex	r3, [r3]
 800ce38:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ce3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce3c:	f023 0310 	bic.w	r3, r3, #16
 800ce40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	461a      	mov	r2, r3
 800ce4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ce50:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce52:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ce54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ce56:	e841 2300 	strex	r3, r2, [r1]
 800ce5a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ce5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d1e4      	bne.n	800ce2c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce68:	4618      	mov	r0, r3
 800ce6a:	f7fc fa31 	bl	80092d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	2202      	movs	r2, #2
 800ce72:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ce80:	b29b      	uxth	r3, r3
 800ce82:	1ad3      	subs	r3, r2, r3
 800ce84:	b29b      	uxth	r3, r3
 800ce86:	4619      	mov	r1, r3
 800ce88:	6878      	ldr	r0, [r7, #4]
 800ce8a:	f000 f911 	bl	800d0b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ce8e:	e0fc      	b.n	800d08a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ce96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ce9a:	429a      	cmp	r2, r3
 800ce9c:	f040 80f5 	bne.w	800d08a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	f003 0320 	and.w	r3, r3, #32
 800ceae:	2b20      	cmp	r3, #32
 800ceb0:	f040 80eb 	bne.w	800d08a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	2202      	movs	r2, #2
 800ceb8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cec0:	4619      	mov	r1, r3
 800cec2:	6878      	ldr	r0, [r7, #4]
 800cec4:	f000 f8f4 	bl	800d0b0 <HAL_UARTEx_RxEventCallback>
      return;
 800cec8:	e0df      	b.n	800d08a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ced6:	b29b      	uxth	r3, r3
 800ced8:	1ad3      	subs	r3, r2, r3
 800ceda:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cee4:	b29b      	uxth	r3, r3
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	f000 80d1 	beq.w	800d08e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800ceec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	f000 80cc 	beq.w	800d08e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cefc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cefe:	e853 3f00 	ldrex	r3, [r3]
 800cf02:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cf04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cf0a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	461a      	mov	r2, r3
 800cf14:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cf18:	647b      	str	r3, [r7, #68]	@ 0x44
 800cf1a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf1c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cf1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cf20:	e841 2300 	strex	r3, r2, [r1]
 800cf24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cf26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d1e4      	bne.n	800cef6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	3308      	adds	r3, #8
 800cf32:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf36:	e853 3f00 	ldrex	r3, [r3]
 800cf3a:	623b      	str	r3, [r7, #32]
   return(result);
 800cf3c:	6a3b      	ldr	r3, [r7, #32]
 800cf3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cf42:	f023 0301 	bic.w	r3, r3, #1
 800cf46:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	3308      	adds	r3, #8
 800cf50:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cf54:	633a      	str	r2, [r7, #48]	@ 0x30
 800cf56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cf5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cf5c:	e841 2300 	strex	r3, r2, [r1]
 800cf60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cf62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d1e1      	bne.n	800cf2c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2220      	movs	r2, #32
 800cf6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	2200      	movs	r2, #0
 800cf74:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	2200      	movs	r2, #0
 800cf7a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf82:	693b      	ldr	r3, [r7, #16]
 800cf84:	e853 3f00 	ldrex	r3, [r3]
 800cf88:	60fb      	str	r3, [r7, #12]
   return(result);
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	f023 0310 	bic.w	r3, r3, #16
 800cf90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	461a      	mov	r2, r3
 800cf9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800cf9e:	61fb      	str	r3, [r7, #28]
 800cfa0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfa2:	69b9      	ldr	r1, [r7, #24]
 800cfa4:	69fa      	ldr	r2, [r7, #28]
 800cfa6:	e841 2300 	strex	r3, r2, [r1]
 800cfaa:	617b      	str	r3, [r7, #20]
   return(result);
 800cfac:	697b      	ldr	r3, [r7, #20]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d1e4      	bne.n	800cf7c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	2202      	movs	r2, #2
 800cfb6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cfb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cfbc:	4619      	mov	r1, r3
 800cfbe:	6878      	ldr	r0, [r7, #4]
 800cfc0:	f000 f876 	bl	800d0b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cfc4:	e063      	b.n	800d08e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cfc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cfca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d00e      	beq.n	800cff0 <HAL_UART_IRQHandler+0x5d8>
 800cfd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cfd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d008      	beq.n	800cff0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cfe6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cfe8:	6878      	ldr	r0, [r7, #4]
 800cfea:	f000 fcf1 	bl	800d9d0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cfee:	e051      	b.n	800d094 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cff0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d014      	beq.n	800d026 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cffc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d004:	2b00      	cmp	r3, #0
 800d006:	d105      	bne.n	800d014 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d008:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d00c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d010:	2b00      	cmp	r3, #0
 800d012:	d008      	beq.n	800d026 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d03a      	beq.n	800d092 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d020:	6878      	ldr	r0, [r7, #4]
 800d022:	4798      	blx	r3
    }
    return;
 800d024:	e035      	b.n	800d092 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d02a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d009      	beq.n	800d046 <HAL_UART_IRQHandler+0x62e>
 800d032:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d036:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d003      	beq.n	800d046 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800d03e:	6878      	ldr	r0, [r7, #4]
 800d040:	f000 fc9b 	bl	800d97a <UART_EndTransmit_IT>
    return;
 800d044:	e026      	b.n	800d094 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d04a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d009      	beq.n	800d066 <HAL_UART_IRQHandler+0x64e>
 800d052:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d056:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d003      	beq.n	800d066 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d05e:	6878      	ldr	r0, [r7, #4]
 800d060:	f000 fcca 	bl	800d9f8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d064:	e016      	b.n	800d094 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d06a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d010      	beq.n	800d094 <HAL_UART_IRQHandler+0x67c>
 800d072:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d076:	2b00      	cmp	r3, #0
 800d078:	da0c      	bge.n	800d094 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d07a:	6878      	ldr	r0, [r7, #4]
 800d07c:	f000 fcb2 	bl	800d9e4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d080:	e008      	b.n	800d094 <HAL_UART_IRQHandler+0x67c>
      return;
 800d082:	bf00      	nop
 800d084:	e006      	b.n	800d094 <HAL_UART_IRQHandler+0x67c>
    return;
 800d086:	bf00      	nop
 800d088:	e004      	b.n	800d094 <HAL_UART_IRQHandler+0x67c>
      return;
 800d08a:	bf00      	nop
 800d08c:	e002      	b.n	800d094 <HAL_UART_IRQHandler+0x67c>
      return;
 800d08e:	bf00      	nop
 800d090:	e000      	b.n	800d094 <HAL_UART_IRQHandler+0x67c>
    return;
 800d092:	bf00      	nop
  }
}
 800d094:	37e8      	adds	r7, #232	@ 0xe8
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}
 800d09a:	bf00      	nop

0800d09c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d09c:	b480      	push	{r7}
 800d09e:	b083      	sub	sp, #12
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d0a4:	bf00      	nop
 800d0a6:	370c      	adds	r7, #12
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ae:	4770      	bx	lr

0800d0b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d0b0:	b480      	push	{r7}
 800d0b2:	b083      	sub	sp, #12
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
 800d0b8:	460b      	mov	r3, r1
 800d0ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d0bc:	bf00      	nop
 800d0be:	370c      	adds	r7, #12
 800d0c0:	46bd      	mov	sp, r7
 800d0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c6:	4770      	bx	lr

0800d0c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d0c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d0cc:	b08c      	sub	sp, #48	@ 0x30
 800d0ce:	af00      	add	r7, sp, #0
 800d0d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d0d8:	697b      	ldr	r3, [r7, #20]
 800d0da:	689a      	ldr	r2, [r3, #8]
 800d0dc:	697b      	ldr	r3, [r7, #20]
 800d0de:	691b      	ldr	r3, [r3, #16]
 800d0e0:	431a      	orrs	r2, r3
 800d0e2:	697b      	ldr	r3, [r7, #20]
 800d0e4:	695b      	ldr	r3, [r3, #20]
 800d0e6:	431a      	orrs	r2, r3
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	69db      	ldr	r3, [r3, #28]
 800d0ec:	4313      	orrs	r3, r2
 800d0ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d0f0:	697b      	ldr	r3, [r7, #20]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	681a      	ldr	r2, [r3, #0]
 800d0f6:	4baf      	ldr	r3, [pc, #700]	@ (800d3b4 <UART_SetConfig+0x2ec>)
 800d0f8:	4013      	ands	r3, r2
 800d0fa:	697a      	ldr	r2, [r7, #20]
 800d0fc:	6812      	ldr	r2, [r2, #0]
 800d0fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d100:	430b      	orrs	r3, r1
 800d102:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d104:	697b      	ldr	r3, [r7, #20]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	685b      	ldr	r3, [r3, #4]
 800d10a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d10e:	697b      	ldr	r3, [r7, #20]
 800d110:	68da      	ldr	r2, [r3, #12]
 800d112:	697b      	ldr	r3, [r7, #20]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	430a      	orrs	r2, r1
 800d118:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d11a:	697b      	ldr	r3, [r7, #20]
 800d11c:	699b      	ldr	r3, [r3, #24]
 800d11e:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d120:	697b      	ldr	r3, [r7, #20]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	4aa4      	ldr	r2, [pc, #656]	@ (800d3b8 <UART_SetConfig+0x2f0>)
 800d126:	4293      	cmp	r3, r2
 800d128:	d004      	beq.n	800d134 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d12a:	697b      	ldr	r3, [r7, #20]
 800d12c:	6a1b      	ldr	r3, [r3, #32]
 800d12e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d130:	4313      	orrs	r3, r2
 800d132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d134:	697b      	ldr	r3, [r7, #20]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	689b      	ldr	r3, [r3, #8]
 800d13a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800d13e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800d142:	697a      	ldr	r2, [r7, #20]
 800d144:	6812      	ldr	r2, [r2, #0]
 800d146:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d148:	430b      	orrs	r3, r1
 800d14a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d14c:	697b      	ldr	r3, [r7, #20]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d152:	f023 010f 	bic.w	r1, r3, #15
 800d156:	697b      	ldr	r3, [r7, #20]
 800d158:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d15a:	697b      	ldr	r3, [r7, #20]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	430a      	orrs	r2, r1
 800d160:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d162:	697b      	ldr	r3, [r7, #20]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	4a95      	ldr	r2, [pc, #596]	@ (800d3bc <UART_SetConfig+0x2f4>)
 800d168:	4293      	cmp	r3, r2
 800d16a:	d125      	bne.n	800d1b8 <UART_SetConfig+0xf0>
 800d16c:	2003      	movs	r0, #3
 800d16e:	f7ff fb55 	bl	800c81c <LL_RCC_GetUSARTClockSource>
 800d172:	4603      	mov	r3, r0
 800d174:	2b03      	cmp	r3, #3
 800d176:	d81b      	bhi.n	800d1b0 <UART_SetConfig+0xe8>
 800d178:	a201      	add	r2, pc, #4	@ (adr r2, 800d180 <UART_SetConfig+0xb8>)
 800d17a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d17e:	bf00      	nop
 800d180:	0800d191 	.word	0x0800d191
 800d184:	0800d1a1 	.word	0x0800d1a1
 800d188:	0800d199 	.word	0x0800d199
 800d18c:	0800d1a9 	.word	0x0800d1a9
 800d190:	2301      	movs	r3, #1
 800d192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d196:	e042      	b.n	800d21e <UART_SetConfig+0x156>
 800d198:	2302      	movs	r3, #2
 800d19a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d19e:	e03e      	b.n	800d21e <UART_SetConfig+0x156>
 800d1a0:	2304      	movs	r3, #4
 800d1a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d1a6:	e03a      	b.n	800d21e <UART_SetConfig+0x156>
 800d1a8:	2308      	movs	r3, #8
 800d1aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d1ae:	e036      	b.n	800d21e <UART_SetConfig+0x156>
 800d1b0:	2310      	movs	r3, #16
 800d1b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d1b6:	e032      	b.n	800d21e <UART_SetConfig+0x156>
 800d1b8:	697b      	ldr	r3, [r7, #20]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	4a7e      	ldr	r2, [pc, #504]	@ (800d3b8 <UART_SetConfig+0x2f0>)
 800d1be:	4293      	cmp	r3, r2
 800d1c0:	d12a      	bne.n	800d218 <UART_SetConfig+0x150>
 800d1c2:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800d1c6:	f7ff fb39 	bl	800c83c <LL_RCC_GetLPUARTClockSource>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d1d0:	d01a      	beq.n	800d208 <UART_SetConfig+0x140>
 800d1d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d1d6:	d81b      	bhi.n	800d210 <UART_SetConfig+0x148>
 800d1d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d1dc:	d00c      	beq.n	800d1f8 <UART_SetConfig+0x130>
 800d1de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d1e2:	d815      	bhi.n	800d210 <UART_SetConfig+0x148>
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d003      	beq.n	800d1f0 <UART_SetConfig+0x128>
 800d1e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d1ec:	d008      	beq.n	800d200 <UART_SetConfig+0x138>
 800d1ee:	e00f      	b.n	800d210 <UART_SetConfig+0x148>
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d1f6:	e012      	b.n	800d21e <UART_SetConfig+0x156>
 800d1f8:	2302      	movs	r3, #2
 800d1fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d1fe:	e00e      	b.n	800d21e <UART_SetConfig+0x156>
 800d200:	2304      	movs	r3, #4
 800d202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d206:	e00a      	b.n	800d21e <UART_SetConfig+0x156>
 800d208:	2308      	movs	r3, #8
 800d20a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d20e:	e006      	b.n	800d21e <UART_SetConfig+0x156>
 800d210:	2310      	movs	r3, #16
 800d212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d216:	e002      	b.n	800d21e <UART_SetConfig+0x156>
 800d218:	2310      	movs	r3, #16
 800d21a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d21e:	697b      	ldr	r3, [r7, #20]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	4a65      	ldr	r2, [pc, #404]	@ (800d3b8 <UART_SetConfig+0x2f0>)
 800d224:	4293      	cmp	r3, r2
 800d226:	f040 8097 	bne.w	800d358 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d22a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d22e:	2b08      	cmp	r3, #8
 800d230:	d823      	bhi.n	800d27a <UART_SetConfig+0x1b2>
 800d232:	a201      	add	r2, pc, #4	@ (adr r2, 800d238 <UART_SetConfig+0x170>)
 800d234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d238:	0800d25d 	.word	0x0800d25d
 800d23c:	0800d27b 	.word	0x0800d27b
 800d240:	0800d265 	.word	0x0800d265
 800d244:	0800d27b 	.word	0x0800d27b
 800d248:	0800d26b 	.word	0x0800d26b
 800d24c:	0800d27b 	.word	0x0800d27b
 800d250:	0800d27b 	.word	0x0800d27b
 800d254:	0800d27b 	.word	0x0800d27b
 800d258:	0800d273 	.word	0x0800d273
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d25c:	f7fd fefa 	bl	800b054 <HAL_RCC_GetPCLK1Freq>
 800d260:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d262:	e010      	b.n	800d286 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d264:	4b56      	ldr	r3, [pc, #344]	@ (800d3c0 <UART_SetConfig+0x2f8>)
 800d266:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d268:	e00d      	b.n	800d286 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d26a:	f7fd fe73 	bl	800af54 <HAL_RCC_GetSysClockFreq>
 800d26e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d270:	e009      	b.n	800d286 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d272:	f248 0306 	movw	r3, #32774	@ 0x8006
 800d276:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d278:	e005      	b.n	800d286 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800d27a:	2300      	movs	r3, #0
 800d27c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d27e:	2301      	movs	r3, #1
 800d280:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d284:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d288:	2b00      	cmp	r3, #0
 800d28a:	f000 812b 	beq.w	800d4e4 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d28e:	697b      	ldr	r3, [r7, #20]
 800d290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d292:	4a4c      	ldr	r2, [pc, #304]	@ (800d3c4 <UART_SetConfig+0x2fc>)
 800d294:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d298:	461a      	mov	r2, r3
 800d29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d29c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d2a0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d2a2:	697b      	ldr	r3, [r7, #20]
 800d2a4:	685a      	ldr	r2, [r3, #4]
 800d2a6:	4613      	mov	r3, r2
 800d2a8:	005b      	lsls	r3, r3, #1
 800d2aa:	4413      	add	r3, r2
 800d2ac:	69ba      	ldr	r2, [r7, #24]
 800d2ae:	429a      	cmp	r2, r3
 800d2b0:	d305      	bcc.n	800d2be <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d2b2:	697b      	ldr	r3, [r7, #20]
 800d2b4:	685b      	ldr	r3, [r3, #4]
 800d2b6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d2b8:	69ba      	ldr	r2, [r7, #24]
 800d2ba:	429a      	cmp	r2, r3
 800d2bc:	d903      	bls.n	800d2c6 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800d2be:	2301      	movs	r3, #1
 800d2c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d2c4:	e10e      	b.n	800d4e4 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d2c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	60bb      	str	r3, [r7, #8]
 800d2cc:	60fa      	str	r2, [r7, #12]
 800d2ce:	697b      	ldr	r3, [r7, #20]
 800d2d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2d2:	4a3c      	ldr	r2, [pc, #240]	@ (800d3c4 <UART_SetConfig+0x2fc>)
 800d2d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d2d8:	b29b      	uxth	r3, r3
 800d2da:	2200      	movs	r2, #0
 800d2dc:	603b      	str	r3, [r7, #0]
 800d2de:	607a      	str	r2, [r7, #4]
 800d2e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d2e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d2e8:	f7f3 fc36 	bl	8000b58 <__aeabi_uldivmod>
 800d2ec:	4602      	mov	r2, r0
 800d2ee:	460b      	mov	r3, r1
 800d2f0:	4610      	mov	r0, r2
 800d2f2:	4619      	mov	r1, r3
 800d2f4:	f04f 0200 	mov.w	r2, #0
 800d2f8:	f04f 0300 	mov.w	r3, #0
 800d2fc:	020b      	lsls	r3, r1, #8
 800d2fe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d302:	0202      	lsls	r2, r0, #8
 800d304:	6979      	ldr	r1, [r7, #20]
 800d306:	6849      	ldr	r1, [r1, #4]
 800d308:	0849      	lsrs	r1, r1, #1
 800d30a:	2000      	movs	r0, #0
 800d30c:	460c      	mov	r4, r1
 800d30e:	4605      	mov	r5, r0
 800d310:	eb12 0804 	adds.w	r8, r2, r4
 800d314:	eb43 0905 	adc.w	r9, r3, r5
 800d318:	697b      	ldr	r3, [r7, #20]
 800d31a:	685b      	ldr	r3, [r3, #4]
 800d31c:	2200      	movs	r2, #0
 800d31e:	469a      	mov	sl, r3
 800d320:	4693      	mov	fp, r2
 800d322:	4652      	mov	r2, sl
 800d324:	465b      	mov	r3, fp
 800d326:	4640      	mov	r0, r8
 800d328:	4649      	mov	r1, r9
 800d32a:	f7f3 fc15 	bl	8000b58 <__aeabi_uldivmod>
 800d32e:	4602      	mov	r2, r0
 800d330:	460b      	mov	r3, r1
 800d332:	4613      	mov	r3, r2
 800d334:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d336:	6a3b      	ldr	r3, [r7, #32]
 800d338:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d33c:	d308      	bcc.n	800d350 <UART_SetConfig+0x288>
 800d33e:	6a3b      	ldr	r3, [r7, #32]
 800d340:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d344:	d204      	bcs.n	800d350 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800d346:	697b      	ldr	r3, [r7, #20]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	6a3a      	ldr	r2, [r7, #32]
 800d34c:	60da      	str	r2, [r3, #12]
 800d34e:	e0c9      	b.n	800d4e4 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800d350:	2301      	movs	r3, #1
 800d352:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d356:	e0c5      	b.n	800d4e4 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	69db      	ldr	r3, [r3, #28]
 800d35c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d360:	d16d      	bne.n	800d43e <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800d362:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d366:	3b01      	subs	r3, #1
 800d368:	2b07      	cmp	r3, #7
 800d36a:	d82d      	bhi.n	800d3c8 <UART_SetConfig+0x300>
 800d36c:	a201      	add	r2, pc, #4	@ (adr r2, 800d374 <UART_SetConfig+0x2ac>)
 800d36e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d372:	bf00      	nop
 800d374:	0800d395 	.word	0x0800d395
 800d378:	0800d39d 	.word	0x0800d39d
 800d37c:	0800d3c9 	.word	0x0800d3c9
 800d380:	0800d3a3 	.word	0x0800d3a3
 800d384:	0800d3c9 	.word	0x0800d3c9
 800d388:	0800d3c9 	.word	0x0800d3c9
 800d38c:	0800d3c9 	.word	0x0800d3c9
 800d390:	0800d3ab 	.word	0x0800d3ab
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d394:	f7fd fe74 	bl	800b080 <HAL_RCC_GetPCLK2Freq>
 800d398:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d39a:	e01b      	b.n	800d3d4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d39c:	4b08      	ldr	r3, [pc, #32]	@ (800d3c0 <UART_SetConfig+0x2f8>)
 800d39e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d3a0:	e018      	b.n	800d3d4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d3a2:	f7fd fdd7 	bl	800af54 <HAL_RCC_GetSysClockFreq>
 800d3a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d3a8:	e014      	b.n	800d3d4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d3aa:	f248 0306 	movw	r3, #32774	@ 0x8006
 800d3ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d3b0:	e010      	b.n	800d3d4 <UART_SetConfig+0x30c>
 800d3b2:	bf00      	nop
 800d3b4:	cfff69f3 	.word	0xcfff69f3
 800d3b8:	40008000 	.word	0x40008000
 800d3bc:	40013800 	.word	0x40013800
 800d3c0:	00f42400 	.word	0x00f42400
 800d3c4:	0801a9ec 	.word	0x0801a9ec
      default:
        pclk = 0U;
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d3cc:	2301      	movs	r3, #1
 800d3ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d3d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d3d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	f000 8084 	beq.w	800d4e4 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d3dc:	697b      	ldr	r3, [r7, #20]
 800d3de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3e0:	4a4b      	ldr	r2, [pc, #300]	@ (800d510 <UART_SetConfig+0x448>)
 800d3e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d3e6:	461a      	mov	r2, r3
 800d3e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800d3ee:	005a      	lsls	r2, r3, #1
 800d3f0:	697b      	ldr	r3, [r7, #20]
 800d3f2:	685b      	ldr	r3, [r3, #4]
 800d3f4:	085b      	lsrs	r3, r3, #1
 800d3f6:	441a      	add	r2, r3
 800d3f8:	697b      	ldr	r3, [r7, #20]
 800d3fa:	685b      	ldr	r3, [r3, #4]
 800d3fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800d400:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d402:	6a3b      	ldr	r3, [r7, #32]
 800d404:	2b0f      	cmp	r3, #15
 800d406:	d916      	bls.n	800d436 <UART_SetConfig+0x36e>
 800d408:	6a3b      	ldr	r3, [r7, #32]
 800d40a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d40e:	d212      	bcs.n	800d436 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d410:	6a3b      	ldr	r3, [r7, #32]
 800d412:	b29b      	uxth	r3, r3
 800d414:	f023 030f 	bic.w	r3, r3, #15
 800d418:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d41a:	6a3b      	ldr	r3, [r7, #32]
 800d41c:	085b      	lsrs	r3, r3, #1
 800d41e:	b29b      	uxth	r3, r3
 800d420:	f003 0307 	and.w	r3, r3, #7
 800d424:	b29a      	uxth	r2, r3
 800d426:	8bfb      	ldrh	r3, [r7, #30]
 800d428:	4313      	orrs	r3, r2
 800d42a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d42c:	697b      	ldr	r3, [r7, #20]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	8bfa      	ldrh	r2, [r7, #30]
 800d432:	60da      	str	r2, [r3, #12]
 800d434:	e056      	b.n	800d4e4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800d436:	2301      	movs	r3, #1
 800d438:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d43c:	e052      	b.n	800d4e4 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d43e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d442:	3b01      	subs	r3, #1
 800d444:	2b07      	cmp	r3, #7
 800d446:	d822      	bhi.n	800d48e <UART_SetConfig+0x3c6>
 800d448:	a201      	add	r2, pc, #4	@ (adr r2, 800d450 <UART_SetConfig+0x388>)
 800d44a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d44e:	bf00      	nop
 800d450:	0800d471 	.word	0x0800d471
 800d454:	0800d479 	.word	0x0800d479
 800d458:	0800d48f 	.word	0x0800d48f
 800d45c:	0800d47f 	.word	0x0800d47f
 800d460:	0800d48f 	.word	0x0800d48f
 800d464:	0800d48f 	.word	0x0800d48f
 800d468:	0800d48f 	.word	0x0800d48f
 800d46c:	0800d487 	.word	0x0800d487
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d470:	f7fd fe06 	bl	800b080 <HAL_RCC_GetPCLK2Freq>
 800d474:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d476:	e010      	b.n	800d49a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d478:	4b26      	ldr	r3, [pc, #152]	@ (800d514 <UART_SetConfig+0x44c>)
 800d47a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d47c:	e00d      	b.n	800d49a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d47e:	f7fd fd69 	bl	800af54 <HAL_RCC_GetSysClockFreq>
 800d482:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d484:	e009      	b.n	800d49a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d486:	f248 0306 	movw	r3, #32774	@ 0x8006
 800d48a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d48c:	e005      	b.n	800d49a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800d48e:	2300      	movs	r3, #0
 800d490:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d492:	2301      	movs	r3, #1
 800d494:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d498:	bf00      	nop
    }

    if (pclk != 0U)
 800d49a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d021      	beq.n	800d4e4 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d4a0:	697b      	ldr	r3, [r7, #20]
 800d4a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4a4:	4a1a      	ldr	r2, [pc, #104]	@ (800d510 <UART_SetConfig+0x448>)
 800d4a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d4aa:	461a      	mov	r2, r3
 800d4ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ae:	fbb3 f2f2 	udiv	r2, r3, r2
 800d4b2:	697b      	ldr	r3, [r7, #20]
 800d4b4:	685b      	ldr	r3, [r3, #4]
 800d4b6:	085b      	lsrs	r3, r3, #1
 800d4b8:	441a      	add	r2, r3
 800d4ba:	697b      	ldr	r3, [r7, #20]
 800d4bc:	685b      	ldr	r3, [r3, #4]
 800d4be:	fbb2 f3f3 	udiv	r3, r2, r3
 800d4c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d4c4:	6a3b      	ldr	r3, [r7, #32]
 800d4c6:	2b0f      	cmp	r3, #15
 800d4c8:	d909      	bls.n	800d4de <UART_SetConfig+0x416>
 800d4ca:	6a3b      	ldr	r3, [r7, #32]
 800d4cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d4d0:	d205      	bcs.n	800d4de <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d4d2:	6a3b      	ldr	r3, [r7, #32]
 800d4d4:	b29a      	uxth	r2, r3
 800d4d6:	697b      	ldr	r3, [r7, #20]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	60da      	str	r2, [r3, #12]
 800d4dc:	e002      	b.n	800d4e4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800d4de:	2301      	movs	r3, #1
 800d4e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d4e4:	697b      	ldr	r3, [r7, #20]
 800d4e6:	2201      	movs	r2, #1
 800d4e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d4ec:	697b      	ldr	r3, [r7, #20]
 800d4ee:	2201      	movs	r2, #1
 800d4f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d4f4:	697b      	ldr	r3, [r7, #20]
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d4fa:	697b      	ldr	r3, [r7, #20]
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d500:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d504:	4618      	mov	r0, r3
 800d506:	3730      	adds	r7, #48	@ 0x30
 800d508:	46bd      	mov	sp, r7
 800d50a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d50e:	bf00      	nop
 800d510:	0801a9ec 	.word	0x0801a9ec
 800d514:	00f42400 	.word	0x00f42400

0800d518 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d518:	b480      	push	{r7}
 800d51a:	b083      	sub	sp, #12
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d524:	f003 0308 	and.w	r3, r3, #8
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d00a      	beq.n	800d542 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	685b      	ldr	r3, [r3, #4]
 800d532:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	430a      	orrs	r2, r1
 800d540:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d546:	f003 0301 	and.w	r3, r3, #1
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d00a      	beq.n	800d564 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	685b      	ldr	r3, [r3, #4]
 800d554:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	430a      	orrs	r2, r1
 800d562:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d568:	f003 0302 	and.w	r3, r3, #2
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d00a      	beq.n	800d586 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	685b      	ldr	r3, [r3, #4]
 800d576:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	430a      	orrs	r2, r1
 800d584:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d58a:	f003 0304 	and.w	r3, r3, #4
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d00a      	beq.n	800d5a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	685b      	ldr	r3, [r3, #4]
 800d598:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	430a      	orrs	r2, r1
 800d5a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5ac:	f003 0310 	and.w	r3, r3, #16
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d00a      	beq.n	800d5ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	689b      	ldr	r3, [r3, #8]
 800d5ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	430a      	orrs	r2, r1
 800d5c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5ce:	f003 0320 	and.w	r3, r3, #32
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d00a      	beq.n	800d5ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	689b      	ldr	r3, [r3, #8]
 800d5dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	430a      	orrs	r2, r1
 800d5ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d01a      	beq.n	800d62e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	685b      	ldr	r3, [r3, #4]
 800d5fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	430a      	orrs	r2, r1
 800d60c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d612:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d616:	d10a      	bne.n	800d62e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	685b      	ldr	r3, [r3, #4]
 800d61e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	430a      	orrs	r2, r1
 800d62c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d636:	2b00      	cmp	r3, #0
 800d638:	d00a      	beq.n	800d650 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	685b      	ldr	r3, [r3, #4]
 800d640:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	430a      	orrs	r2, r1
 800d64e:	605a      	str	r2, [r3, #4]
  }
}
 800d650:	bf00      	nop
 800d652:	370c      	adds	r7, #12
 800d654:	46bd      	mov	sp, r7
 800d656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65a:	4770      	bx	lr

0800d65c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b098      	sub	sp, #96	@ 0x60
 800d660:	af02      	add	r7, sp, #8
 800d662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	2200      	movs	r2, #0
 800d668:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d66c:	f7fb fbbe 	bl	8008dec <HAL_GetTick>
 800d670:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f003 0308 	and.w	r3, r3, #8
 800d67c:	2b08      	cmp	r3, #8
 800d67e:	d12f      	bne.n	800d6e0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d680:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d684:	9300      	str	r3, [sp, #0]
 800d686:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d688:	2200      	movs	r2, #0
 800d68a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f000 f88e 	bl	800d7b0 <UART_WaitOnFlagUntilTimeout>
 800d694:	4603      	mov	r3, r0
 800d696:	2b00      	cmp	r3, #0
 800d698:	d022      	beq.n	800d6e0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6a2:	e853 3f00 	ldrex	r3, [r3]
 800d6a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d6a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d6ae:	653b      	str	r3, [r7, #80]	@ 0x50
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	461a      	mov	r2, r3
 800d6b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800d6ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d6be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d6c0:	e841 2300 	strex	r3, r2, [r1]
 800d6c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d6c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d1e6      	bne.n	800d69a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	2220      	movs	r2, #32
 800d6d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d6dc:	2303      	movs	r3, #3
 800d6de:	e063      	b.n	800d7a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	f003 0304 	and.w	r3, r3, #4
 800d6ea:	2b04      	cmp	r3, #4
 800d6ec:	d149      	bne.n	800d782 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d6ee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d6f2:	9300      	str	r3, [sp, #0]
 800d6f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d6fc:	6878      	ldr	r0, [r7, #4]
 800d6fe:	f000 f857 	bl	800d7b0 <UART_WaitOnFlagUntilTimeout>
 800d702:	4603      	mov	r3, r0
 800d704:	2b00      	cmp	r3, #0
 800d706:	d03c      	beq.n	800d782 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d710:	e853 3f00 	ldrex	r3, [r3]
 800d714:	623b      	str	r3, [r7, #32]
   return(result);
 800d716:	6a3b      	ldr	r3, [r7, #32]
 800d718:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d71c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	461a      	mov	r2, r3
 800d724:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d726:	633b      	str	r3, [r7, #48]	@ 0x30
 800d728:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d72a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d72c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d72e:	e841 2300 	strex	r3, r2, [r1]
 800d732:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d736:	2b00      	cmp	r3, #0
 800d738:	d1e6      	bne.n	800d708 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	3308      	adds	r3, #8
 800d740:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d742:	693b      	ldr	r3, [r7, #16]
 800d744:	e853 3f00 	ldrex	r3, [r3]
 800d748:	60fb      	str	r3, [r7, #12]
   return(result);
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	f023 0301 	bic.w	r3, r3, #1
 800d750:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	3308      	adds	r3, #8
 800d758:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d75a:	61fa      	str	r2, [r7, #28]
 800d75c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d75e:	69b9      	ldr	r1, [r7, #24]
 800d760:	69fa      	ldr	r2, [r7, #28]
 800d762:	e841 2300 	strex	r3, r2, [r1]
 800d766:	617b      	str	r3, [r7, #20]
   return(result);
 800d768:	697b      	ldr	r3, [r7, #20]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d1e5      	bne.n	800d73a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	2220      	movs	r2, #32
 800d772:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	2200      	movs	r2, #0
 800d77a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d77e:	2303      	movs	r3, #3
 800d780:	e012      	b.n	800d7a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	2220      	movs	r2, #32
 800d786:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	2220      	movs	r2, #32
 800d78e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	2200      	movs	r2, #0
 800d796:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	2200      	movs	r2, #0
 800d79c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	2200      	movs	r2, #0
 800d7a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d7a6:	2300      	movs	r3, #0
}
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	3758      	adds	r7, #88	@ 0x58
 800d7ac:	46bd      	mov	sp, r7
 800d7ae:	bd80      	pop	{r7, pc}

0800d7b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d7b0:	b580      	push	{r7, lr}
 800d7b2:	b084      	sub	sp, #16
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	60f8      	str	r0, [r7, #12]
 800d7b8:	60b9      	str	r1, [r7, #8]
 800d7ba:	603b      	str	r3, [r7, #0]
 800d7bc:	4613      	mov	r3, r2
 800d7be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d7c0:	e04f      	b.n	800d862 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d7c2:	69bb      	ldr	r3, [r7, #24]
 800d7c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7c8:	d04b      	beq.n	800d862 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d7ca:	f7fb fb0f 	bl	8008dec <HAL_GetTick>
 800d7ce:	4602      	mov	r2, r0
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	1ad3      	subs	r3, r2, r3
 800d7d4:	69ba      	ldr	r2, [r7, #24]
 800d7d6:	429a      	cmp	r2, r3
 800d7d8:	d302      	bcc.n	800d7e0 <UART_WaitOnFlagUntilTimeout+0x30>
 800d7da:	69bb      	ldr	r3, [r7, #24]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d101      	bne.n	800d7e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d7e0:	2303      	movs	r3, #3
 800d7e2:	e04e      	b.n	800d882 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	f003 0304 	and.w	r3, r3, #4
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d037      	beq.n	800d862 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d7f2:	68bb      	ldr	r3, [r7, #8]
 800d7f4:	2b80      	cmp	r3, #128	@ 0x80
 800d7f6:	d034      	beq.n	800d862 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d7f8:	68bb      	ldr	r3, [r7, #8]
 800d7fa:	2b40      	cmp	r3, #64	@ 0x40
 800d7fc:	d031      	beq.n	800d862 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	69db      	ldr	r3, [r3, #28]
 800d804:	f003 0308 	and.w	r3, r3, #8
 800d808:	2b08      	cmp	r3, #8
 800d80a:	d110      	bne.n	800d82e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	2208      	movs	r2, #8
 800d812:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d814:	68f8      	ldr	r0, [r7, #12]
 800d816:	f000 f838 	bl	800d88a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	2208      	movs	r2, #8
 800d81e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	2200      	movs	r2, #0
 800d826:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d82a:	2301      	movs	r3, #1
 800d82c:	e029      	b.n	800d882 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	69db      	ldr	r3, [r3, #28]
 800d834:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d838:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d83c:	d111      	bne.n	800d862 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d846:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d848:	68f8      	ldr	r0, [r7, #12]
 800d84a:	f000 f81e 	bl	800d88a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	2220      	movs	r2, #32
 800d852:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	2200      	movs	r2, #0
 800d85a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d85e:	2303      	movs	r3, #3
 800d860:	e00f      	b.n	800d882 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	69da      	ldr	r2, [r3, #28]
 800d868:	68bb      	ldr	r3, [r7, #8]
 800d86a:	4013      	ands	r3, r2
 800d86c:	68ba      	ldr	r2, [r7, #8]
 800d86e:	429a      	cmp	r2, r3
 800d870:	bf0c      	ite	eq
 800d872:	2301      	moveq	r3, #1
 800d874:	2300      	movne	r3, #0
 800d876:	b2db      	uxtb	r3, r3
 800d878:	461a      	mov	r2, r3
 800d87a:	79fb      	ldrb	r3, [r7, #7]
 800d87c:	429a      	cmp	r2, r3
 800d87e:	d0a0      	beq.n	800d7c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d880:	2300      	movs	r3, #0
}
 800d882:	4618      	mov	r0, r3
 800d884:	3710      	adds	r7, #16
 800d886:	46bd      	mov	sp, r7
 800d888:	bd80      	pop	{r7, pc}

0800d88a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d88a:	b480      	push	{r7}
 800d88c:	b095      	sub	sp, #84	@ 0x54
 800d88e:	af00      	add	r7, sp, #0
 800d890:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d89a:	e853 3f00 	ldrex	r3, [r3]
 800d89e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d8a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d8a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	461a      	mov	r2, r3
 800d8ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8b0:	643b      	str	r3, [r7, #64]	@ 0x40
 800d8b2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d8b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d8b8:	e841 2300 	strex	r3, r2, [r1]
 800d8bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d8be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d1e6      	bne.n	800d892 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	3308      	adds	r3, #8
 800d8ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8cc:	6a3b      	ldr	r3, [r7, #32]
 800d8ce:	e853 3f00 	ldrex	r3, [r3]
 800d8d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800d8d4:	69fb      	ldr	r3, [r7, #28]
 800d8d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d8da:	f023 0301 	bic.w	r3, r3, #1
 800d8de:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	3308      	adds	r3, #8
 800d8e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d8ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d8ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8f0:	e841 2300 	strex	r3, r2, [r1]
 800d8f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d8f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d1e3      	bne.n	800d8c4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d900:	2b01      	cmp	r3, #1
 800d902:	d118      	bne.n	800d936 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	e853 3f00 	ldrex	r3, [r3]
 800d910:	60bb      	str	r3, [r7, #8]
   return(result);
 800d912:	68bb      	ldr	r3, [r7, #8]
 800d914:	f023 0310 	bic.w	r3, r3, #16
 800d918:	647b      	str	r3, [r7, #68]	@ 0x44
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	461a      	mov	r2, r3
 800d920:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d922:	61bb      	str	r3, [r7, #24]
 800d924:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d926:	6979      	ldr	r1, [r7, #20]
 800d928:	69ba      	ldr	r2, [r7, #24]
 800d92a:	e841 2300 	strex	r3, r2, [r1]
 800d92e:	613b      	str	r3, [r7, #16]
   return(result);
 800d930:	693b      	ldr	r3, [r7, #16]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d1e6      	bne.n	800d904 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	2220      	movs	r2, #32
 800d93a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	2200      	movs	r2, #0
 800d942:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2200      	movs	r2, #0
 800d948:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d94a:	bf00      	nop
 800d94c:	3754      	adds	r7, #84	@ 0x54
 800d94e:	46bd      	mov	sp, r7
 800d950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d954:	4770      	bx	lr

0800d956 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d956:	b580      	push	{r7, lr}
 800d958:	b084      	sub	sp, #16
 800d95a:	af00      	add	r7, sp, #0
 800d95c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d962:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	2200      	movs	r2, #0
 800d968:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d96c:	68f8      	ldr	r0, [r7, #12]
 800d96e:	f7ff fb95 	bl	800d09c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d972:	bf00      	nop
 800d974:	3710      	adds	r7, #16
 800d976:	46bd      	mov	sp, r7
 800d978:	bd80      	pop	{r7, pc}

0800d97a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d97a:	b580      	push	{r7, lr}
 800d97c:	b088      	sub	sp, #32
 800d97e:	af00      	add	r7, sp, #0
 800d980:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	e853 3f00 	ldrex	r3, [r3]
 800d98e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d990:	68bb      	ldr	r3, [r7, #8]
 800d992:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d996:	61fb      	str	r3, [r7, #28]
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	461a      	mov	r2, r3
 800d99e:	69fb      	ldr	r3, [r7, #28]
 800d9a0:	61bb      	str	r3, [r7, #24]
 800d9a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9a4:	6979      	ldr	r1, [r7, #20]
 800d9a6:	69ba      	ldr	r2, [r7, #24]
 800d9a8:	e841 2300 	strex	r3, r2, [r1]
 800d9ac:	613b      	str	r3, [r7, #16]
   return(result);
 800d9ae:	693b      	ldr	r3, [r7, #16]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d1e6      	bne.n	800d982 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2220      	movs	r2, #32
 800d9b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2200      	movs	r2, #0
 800d9c0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d9c2:	6878      	ldr	r0, [r7, #4]
 800d9c4:	f7f4 fe30 	bl	8002628 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d9c8:	bf00      	nop
 800d9ca:	3720      	adds	r7, #32
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	bd80      	pop	{r7, pc}

0800d9d0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d9d0:	b480      	push	{r7}
 800d9d2:	b083      	sub	sp, #12
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d9d8:	bf00      	nop
 800d9da:	370c      	adds	r7, #12
 800d9dc:	46bd      	mov	sp, r7
 800d9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e2:	4770      	bx	lr

0800d9e4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d9e4:	b480      	push	{r7}
 800d9e6:	b083      	sub	sp, #12
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d9ec:	bf00      	nop
 800d9ee:	370c      	adds	r7, #12
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f6:	4770      	bx	lr

0800d9f8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d9f8:	b480      	push	{r7}
 800d9fa:	b083      	sub	sp, #12
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800da00:	bf00      	nop
 800da02:	370c      	adds	r7, #12
 800da04:	46bd      	mov	sp, r7
 800da06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0a:	4770      	bx	lr

0800da0c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800da0c:	b480      	push	{r7}
 800da0e:	b085      	sub	sp, #20
 800da10:	af00      	add	r7, sp, #0
 800da12:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800da1a:	2b01      	cmp	r3, #1
 800da1c:	d101      	bne.n	800da22 <HAL_UARTEx_DisableFifoMode+0x16>
 800da1e:	2302      	movs	r3, #2
 800da20:	e027      	b.n	800da72 <HAL_UARTEx_DisableFifoMode+0x66>
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	2201      	movs	r2, #1
 800da26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	2224      	movs	r2, #36	@ 0x24
 800da2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	681a      	ldr	r2, [r3, #0]
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	f022 0201 	bic.w	r2, r2, #1
 800da48:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800da50:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	2200      	movs	r2, #0
 800da56:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	68fa      	ldr	r2, [r7, #12]
 800da5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	2220      	movs	r2, #32
 800da64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	2200      	movs	r2, #0
 800da6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800da70:	2300      	movs	r3, #0
}
 800da72:	4618      	mov	r0, r3
 800da74:	3714      	adds	r7, #20
 800da76:	46bd      	mov	sp, r7
 800da78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da7c:	4770      	bx	lr

0800da7e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800da7e:	b580      	push	{r7, lr}
 800da80:	b084      	sub	sp, #16
 800da82:	af00      	add	r7, sp, #0
 800da84:	6078      	str	r0, [r7, #4]
 800da86:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800da8e:	2b01      	cmp	r3, #1
 800da90:	d101      	bne.n	800da96 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800da92:	2302      	movs	r3, #2
 800da94:	e02d      	b.n	800daf2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	2201      	movs	r2, #1
 800da9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	2224      	movs	r2, #36	@ 0x24
 800daa2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	681a      	ldr	r2, [r3, #0]
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	f022 0201 	bic.w	r2, r2, #1
 800dabc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	689b      	ldr	r3, [r3, #8]
 800dac4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	683a      	ldr	r2, [r7, #0]
 800dace:	430a      	orrs	r2, r1
 800dad0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dad2:	6878      	ldr	r0, [r7, #4]
 800dad4:	f000 f850 	bl	800db78 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	68fa      	ldr	r2, [r7, #12]
 800dade:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	2220      	movs	r2, #32
 800dae4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	2200      	movs	r2, #0
 800daec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800daf0:	2300      	movs	r3, #0
}
 800daf2:	4618      	mov	r0, r3
 800daf4:	3710      	adds	r7, #16
 800daf6:	46bd      	mov	sp, r7
 800daf8:	bd80      	pop	{r7, pc}

0800dafa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dafa:	b580      	push	{r7, lr}
 800dafc:	b084      	sub	sp, #16
 800dafe:	af00      	add	r7, sp, #0
 800db00:	6078      	str	r0, [r7, #4]
 800db02:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800db0a:	2b01      	cmp	r3, #1
 800db0c:	d101      	bne.n	800db12 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800db0e:	2302      	movs	r3, #2
 800db10:	e02d      	b.n	800db6e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	2201      	movs	r2, #1
 800db16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	2224      	movs	r2, #36	@ 0x24
 800db1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	681a      	ldr	r2, [r3, #0]
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	f022 0201 	bic.w	r2, r2, #1
 800db38:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	689b      	ldr	r3, [r3, #8]
 800db40:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	683a      	ldr	r2, [r7, #0]
 800db4a:	430a      	orrs	r2, r1
 800db4c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800db4e:	6878      	ldr	r0, [r7, #4]
 800db50:	f000 f812 	bl	800db78 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	68fa      	ldr	r2, [r7, #12]
 800db5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	2220      	movs	r2, #32
 800db60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	2200      	movs	r2, #0
 800db68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800db6c:	2300      	movs	r3, #0
}
 800db6e:	4618      	mov	r0, r3
 800db70:	3710      	adds	r7, #16
 800db72:	46bd      	mov	sp, r7
 800db74:	bd80      	pop	{r7, pc}
	...

0800db78 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800db78:	b480      	push	{r7}
 800db7a:	b085      	sub	sp, #20
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800db84:	2b00      	cmp	r3, #0
 800db86:	d108      	bne.n	800db9a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	2201      	movs	r2, #1
 800db8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	2201      	movs	r2, #1
 800db94:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800db98:	e031      	b.n	800dbfe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800db9a:	2308      	movs	r3, #8
 800db9c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800db9e:	2308      	movs	r3, #8
 800dba0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	689b      	ldr	r3, [r3, #8]
 800dba8:	0e5b      	lsrs	r3, r3, #25
 800dbaa:	b2db      	uxtb	r3, r3
 800dbac:	f003 0307 	and.w	r3, r3, #7
 800dbb0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	689b      	ldr	r3, [r3, #8]
 800dbb8:	0f5b      	lsrs	r3, r3, #29
 800dbba:	b2db      	uxtb	r3, r3
 800dbbc:	f003 0307 	and.w	r3, r3, #7
 800dbc0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dbc2:	7bbb      	ldrb	r3, [r7, #14]
 800dbc4:	7b3a      	ldrb	r2, [r7, #12]
 800dbc6:	4911      	ldr	r1, [pc, #68]	@ (800dc0c <UARTEx_SetNbDataToProcess+0x94>)
 800dbc8:	5c8a      	ldrb	r2, [r1, r2]
 800dbca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800dbce:	7b3a      	ldrb	r2, [r7, #12]
 800dbd0:	490f      	ldr	r1, [pc, #60]	@ (800dc10 <UARTEx_SetNbDataToProcess+0x98>)
 800dbd2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dbd4:	fb93 f3f2 	sdiv	r3, r3, r2
 800dbd8:	b29a      	uxth	r2, r3
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dbe0:	7bfb      	ldrb	r3, [r7, #15]
 800dbe2:	7b7a      	ldrb	r2, [r7, #13]
 800dbe4:	4909      	ldr	r1, [pc, #36]	@ (800dc0c <UARTEx_SetNbDataToProcess+0x94>)
 800dbe6:	5c8a      	ldrb	r2, [r1, r2]
 800dbe8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800dbec:	7b7a      	ldrb	r2, [r7, #13]
 800dbee:	4908      	ldr	r1, [pc, #32]	@ (800dc10 <UARTEx_SetNbDataToProcess+0x98>)
 800dbf0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dbf2:	fb93 f3f2 	sdiv	r3, r3, r2
 800dbf6:	b29a      	uxth	r2, r3
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800dbfe:	bf00      	nop
 800dc00:	3714      	adds	r7, #20
 800dc02:	46bd      	mov	sp, r7
 800dc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc08:	4770      	bx	lr
 800dc0a:	bf00      	nop
 800dc0c:	0801aa04 	.word	0x0801aa04
 800dc10:	0801aa0c 	.word	0x0801aa0c

0800dc14 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800dc14:	b580      	push	{r7, lr}
 800dc16:	b088      	sub	sp, #32
 800dc18:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800dc1e:	f107 0308 	add.w	r3, r7, #8
 800dc22:	2218      	movs	r2, #24
 800dc24:	2100      	movs	r1, #0
 800dc26:	4618      	mov	r0, r3
 800dc28:	f001 ff12 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800dc2c:	233f      	movs	r3, #63	@ 0x3f
 800dc2e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800dc30:	2381      	movs	r3, #129	@ 0x81
 800dc32:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800dc34:	1dfb      	adds	r3, r7, #7
 800dc36:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800dc38:	2301      	movs	r3, #1
 800dc3a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800dc3c:	f107 0308 	add.w	r3, r7, #8
 800dc40:	2100      	movs	r1, #0
 800dc42:	4618      	mov	r0, r3
 800dc44:	f001 fbd0 	bl	800f3e8 <hci_send_req>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	da01      	bge.n	800dc52 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800dc4e:	23ff      	movs	r3, #255	@ 0xff
 800dc50:	e000      	b.n	800dc54 <aci_gap_set_non_discoverable+0x40>
  return status;
 800dc52:	79fb      	ldrb	r3, [r7, #7]
}
 800dc54:	4618      	mov	r0, r3
 800dc56:	3720      	adds	r7, #32
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}

0800dc5c <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800dc5c:	b5b0      	push	{r4, r5, r7, lr}
 800dc5e:	b0ce      	sub	sp, #312	@ 0x138
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	4605      	mov	r5, r0
 800dc64:	460c      	mov	r4, r1
 800dc66:	4610      	mov	r0, r2
 800dc68:	4619      	mov	r1, r3
 800dc6a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc6e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800dc72:	462a      	mov	r2, r5
 800dc74:	701a      	strb	r2, [r3, #0]
 800dc76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc7a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dc7e:	4622      	mov	r2, r4
 800dc80:	801a      	strh	r2, [r3, #0]
 800dc82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc86:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800dc8a:	4602      	mov	r2, r0
 800dc8c:	801a      	strh	r2, [r3, #0]
 800dc8e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc92:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800dc96:	460a      	mov	r2, r1
 800dc98:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800dc9a:	f107 0310 	add.w	r3, r7, #16
 800dc9e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800dca2:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800dca6:	3308      	adds	r3, #8
 800dca8:	f107 0210 	add.w	r2, r7, #16
 800dcac:	4413      	add	r3, r2
 800dcae:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800dcb2:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800dcb6:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800dcba:	4413      	add	r3, r2
 800dcbc:	3309      	adds	r3, #9
 800dcbe:	f107 0210 	add.w	r2, r7, #16
 800dcc2:	4413      	add	r3, r2
 800dcc4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800dcc8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dccc:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800dcda:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dcde:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dce2:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800dce6:	7812      	ldrb	r2, [r2, #0]
 800dce8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800dcea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dcee:	3301      	adds	r3, #1
 800dcf0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800dcf4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dcf8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dcfc:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800dd00:	8812      	ldrh	r2, [r2, #0]
 800dd02:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800dd06:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dd0a:	3302      	adds	r3, #2
 800dd0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800dd10:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dd14:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dd18:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800dd1c:	8812      	ldrh	r2, [r2, #0]
 800dd1e:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800dd22:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dd26:	3302      	adds	r3, #2
 800dd28:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800dd2c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dd30:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dd34:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800dd38:	7812      	ldrb	r2, [r2, #0]
 800dd3a:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800dd3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dd40:	3301      	adds	r3, #1
 800dd42:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800dd46:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dd4a:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800dd4e:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800dd50:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dd54:	3301      	adds	r3, #1
 800dd56:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800dd5a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dd5e:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800dd62:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800dd64:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dd68:	3301      	adds	r3, #1
 800dd6a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800dd6e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dd72:	3308      	adds	r3, #8
 800dd74:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800dd78:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	f001 fe57 	bl	800fa30 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800dd82:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800dd86:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800dd8a:	4413      	add	r3, r2
 800dd8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800dd90:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dd94:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800dd98:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800dd9a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dd9e:	3301      	adds	r3, #1
 800dda0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800dda4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dda8:	3301      	adds	r3, #1
 800ddaa:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800ddae:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f001 fe3c 	bl	800fa30 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800ddb8:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800ddbc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800ddc0:	4413      	add	r3, r2
 800ddc2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800ddc6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ddca:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800ddce:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800ddd0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ddd4:	3302      	adds	r3, #2
 800ddd6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800ddda:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ddde:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800dde2:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800dde4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dde8:	3302      	adds	r3, #2
 800ddea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ddee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ddf2:	2218      	movs	r2, #24
 800ddf4:	2100      	movs	r1, #0
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	f001 fe2a 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ddfc:	233f      	movs	r3, #63	@ 0x3f
 800ddfe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800de02:	2383      	movs	r3, #131	@ 0x83
 800de04:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800de08:	f107 0310 	add.w	r3, r7, #16
 800de0c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800de10:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800de14:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800de18:	f107 030f 	add.w	r3, r7, #15
 800de1c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800de20:	2301      	movs	r3, #1
 800de22:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800de26:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800de2a:	2100      	movs	r1, #0
 800de2c:	4618      	mov	r0, r3
 800de2e:	f001 fadb 	bl	800f3e8 <hci_send_req>
 800de32:	4603      	mov	r3, r0
 800de34:	2b00      	cmp	r3, #0
 800de36:	da01      	bge.n	800de3c <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800de38:	23ff      	movs	r3, #255	@ 0xff
 800de3a:	e004      	b.n	800de46 <aci_gap_set_discoverable+0x1ea>
  return status;
 800de3c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800de40:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800de44:	781b      	ldrb	r3, [r3, #0]
}
 800de46:	4618      	mov	r0, r3
 800de48:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800de4c:	46bd      	mov	sp, r7
 800de4e:	bdb0      	pop	{r4, r5, r7, pc}

0800de50 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b0cc      	sub	sp, #304	@ 0x130
 800de54:	af00      	add	r7, sp, #0
 800de56:	4602      	mov	r2, r0
 800de58:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800de5c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800de60:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800de62:	f107 0310 	add.w	r3, r7, #16
 800de66:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800de6a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800de6e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800de72:	2200      	movs	r2, #0
 800de74:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800de76:	2300      	movs	r3, #0
 800de78:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800de7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800de80:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800de84:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800de88:	7812      	ldrb	r2, [r2, #0]
 800de8a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800de8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800de90:	3301      	adds	r3, #1
 800de92:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800de96:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800de9a:	2218      	movs	r2, #24
 800de9c:	2100      	movs	r1, #0
 800de9e:	4618      	mov	r0, r3
 800dea0:	f001 fdd6 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800dea4:	233f      	movs	r3, #63	@ 0x3f
 800dea6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800deaa:	2385      	movs	r3, #133	@ 0x85
 800deac:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800deb0:	f107 0310 	add.w	r3, r7, #16
 800deb4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800deb8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800debc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800dec0:	f107 030f 	add.w	r3, r7, #15
 800dec4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800dec8:	2301      	movs	r3, #1
 800deca:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800dece:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ded2:	2100      	movs	r1, #0
 800ded4:	4618      	mov	r0, r3
 800ded6:	f001 fa87 	bl	800f3e8 <hci_send_req>
 800deda:	4603      	mov	r3, r0
 800dedc:	2b00      	cmp	r3, #0
 800dede:	da01      	bge.n	800dee4 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800dee0:	23ff      	movs	r3, #255	@ 0xff
 800dee2:	e004      	b.n	800deee <aci_gap_set_io_capability+0x9e>
  return status;
 800dee4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dee8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800deec:	781b      	ldrb	r3, [r3, #0]
}
 800deee:	4618      	mov	r0, r3
 800def0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800def4:	46bd      	mov	sp, r7
 800def6:	bd80      	pop	{r7, pc}

0800def8 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800def8:	b5b0      	push	{r4, r5, r7, lr}
 800defa:	b0cc      	sub	sp, #304	@ 0x130
 800defc:	af00      	add	r7, sp, #0
 800defe:	4605      	mov	r5, r0
 800df00:	460c      	mov	r4, r1
 800df02:	4610      	mov	r0, r2
 800df04:	4619      	mov	r1, r3
 800df06:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800df0a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800df0e:	462a      	mov	r2, r5
 800df10:	701a      	strb	r2, [r3, #0]
 800df12:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800df16:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800df1a:	4622      	mov	r2, r4
 800df1c:	701a      	strb	r2, [r3, #0]
 800df1e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800df22:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800df26:	4602      	mov	r2, r0
 800df28:	701a      	strb	r2, [r3, #0]
 800df2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800df2e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800df32:	460a      	mov	r2, r1
 800df34:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800df36:	f107 0310 	add.w	r3, r7, #16
 800df3a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800df3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800df42:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800df46:	2200      	movs	r2, #0
 800df48:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800df4a:	2300      	movs	r3, #0
 800df4c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800df50:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800df54:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800df58:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800df5c:	7812      	ldrb	r2, [r2, #0]
 800df5e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800df60:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800df64:	3301      	adds	r3, #1
 800df66:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800df6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800df6e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800df72:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800df76:	7812      	ldrb	r2, [r2, #0]
 800df78:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800df7a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800df7e:	3301      	adds	r3, #1
 800df80:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800df84:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800df88:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800df8c:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800df90:	7812      	ldrb	r2, [r2, #0]
 800df92:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800df94:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800df98:	3301      	adds	r3, #1
 800df9a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800df9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dfa2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800dfa6:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800dfaa:	7812      	ldrb	r2, [r2, #0]
 800dfac:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800dfae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dfb2:	3301      	adds	r3, #1
 800dfb4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800dfb8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dfbc:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800dfc0:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800dfc2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dfc6:	3301      	adds	r3, #1
 800dfc8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800dfcc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dfd0:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800dfd4:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800dfd6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dfda:	3301      	adds	r3, #1
 800dfdc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800dfe0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dfe4:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800dfe8:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800dfea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dfee:	3301      	adds	r3, #1
 800dff0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800dff4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dff8:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800dffc:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800e000:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e004:	3304      	adds	r3, #4
 800e006:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800e00a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e00e:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800e012:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800e014:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e018:	3301      	adds	r3, #1
 800e01a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e01e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e022:	2218      	movs	r2, #24
 800e024:	2100      	movs	r1, #0
 800e026:	4618      	mov	r0, r3
 800e028:	f001 fd12 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e02c:	233f      	movs	r3, #63	@ 0x3f
 800e02e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800e032:	2386      	movs	r3, #134	@ 0x86
 800e034:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e038:	f107 0310 	add.w	r3, r7, #16
 800e03c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e040:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e044:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e048:	f107 030f 	add.w	r3, r7, #15
 800e04c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e050:	2301      	movs	r3, #1
 800e052:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e056:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e05a:	2100      	movs	r1, #0
 800e05c:	4618      	mov	r0, r3
 800e05e:	f001 f9c3 	bl	800f3e8 <hci_send_req>
 800e062:	4603      	mov	r3, r0
 800e064:	2b00      	cmp	r3, #0
 800e066:	da01      	bge.n	800e06c <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800e068:	23ff      	movs	r3, #255	@ 0xff
 800e06a:	e004      	b.n	800e076 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800e06c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e070:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e074:	781b      	ldrb	r3, [r3, #0]
}
 800e076:	4618      	mov	r0, r3
 800e078:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e07c:	46bd      	mov	sp, r7
 800e07e:	bdb0      	pop	{r4, r5, r7, pc}

0800e080 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b0cc      	sub	sp, #304	@ 0x130
 800e084:	af00      	add	r7, sp, #0
 800e086:	4602      	mov	r2, r0
 800e088:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e08c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e090:	6019      	str	r1, [r3, #0]
 800e092:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e096:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e09a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800e09c:	f107 0310 	add.w	r3, r7, #16
 800e0a0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e0a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e0a8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800e0b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e0ba:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e0be:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e0c2:	8812      	ldrh	r2, [r2, #0]
 800e0c4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e0c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e0ca:	3302      	adds	r3, #2
 800e0cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 800e0d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e0d4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e0d8:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800e0dc:	6812      	ldr	r2, [r2, #0]
 800e0de:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800e0e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e0e6:	3304      	adds	r3, #4
 800e0e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e0ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e0f0:	2218      	movs	r2, #24
 800e0f2:	2100      	movs	r1, #0
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	f001 fcab 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e0fa:	233f      	movs	r3, #63	@ 0x3f
 800e0fc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800e100:	2388      	movs	r3, #136	@ 0x88
 800e102:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e106:	f107 0310 	add.w	r3, r7, #16
 800e10a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e10e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e112:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e116:	f107 030f 	add.w	r3, r7, #15
 800e11a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e11e:	2301      	movs	r3, #1
 800e120:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e124:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e128:	2100      	movs	r1, #0
 800e12a:	4618      	mov	r0, r3
 800e12c:	f001 f95c 	bl	800f3e8 <hci_send_req>
 800e130:	4603      	mov	r3, r0
 800e132:	2b00      	cmp	r3, #0
 800e134:	da01      	bge.n	800e13a <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800e136:	23ff      	movs	r3, #255	@ 0xff
 800e138:	e004      	b.n	800e144 <aci_gap_pass_key_resp+0xc4>
  return status;
 800e13a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e13e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e142:	781b      	ldrb	r3, [r3, #0]
}
 800e144:	4618      	mov	r0, r3
 800e146:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e14a:	46bd      	mov	sp, r7
 800e14c:	bd80      	pop	{r7, pc}

0800e14e <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800e14e:	b590      	push	{r4, r7, lr}
 800e150:	b0cd      	sub	sp, #308	@ 0x134
 800e152:	af00      	add	r7, sp, #0
 800e154:	4604      	mov	r4, r0
 800e156:	4608      	mov	r0, r1
 800e158:	4611      	mov	r1, r2
 800e15a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e15e:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800e162:	6013      	str	r3, [r2, #0]
 800e164:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e168:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e16c:	4622      	mov	r2, r4
 800e16e:	701a      	strb	r2, [r3, #0]
 800e170:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e174:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e178:	4602      	mov	r2, r0
 800e17a:	701a      	strb	r2, [r3, #0]
 800e17c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e180:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800e184:	460a      	mov	r2, r1
 800e186:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800e188:	f107 0310 	add.w	r3, r7, #16
 800e18c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800e190:	f107 0308 	add.w	r3, r7, #8
 800e194:	2207      	movs	r2, #7
 800e196:	2100      	movs	r1, #0
 800e198:	4618      	mov	r0, r3
 800e19a:	f001 fc59 	bl	800fa50 <Osal_MemSet>
  int index_input = 0;
 800e19e:	2300      	movs	r3, #0
 800e1a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800e1a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e1a8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e1ac:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e1b0:	7812      	ldrb	r2, [r2, #0]
 800e1b2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e1b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e1b8:	3301      	adds	r3, #1
 800e1ba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 800e1be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e1c2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e1c6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e1ca:	7812      	ldrb	r2, [r2, #0]
 800e1cc:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800e1ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e1d2:	3301      	adds	r3, #1
 800e1d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 800e1d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e1dc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e1e0:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800e1e4:	7812      	ldrb	r2, [r2, #0]
 800e1e6:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800e1e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e1ec:	3301      	adds	r3, #1
 800e1ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e1f2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e1f6:	2218      	movs	r2, #24
 800e1f8:	2100      	movs	r1, #0
 800e1fa:	4618      	mov	r0, r3
 800e1fc:	f001 fc28 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e200:	233f      	movs	r3, #63	@ 0x3f
 800e202:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800e206:	238a      	movs	r3, #138	@ 0x8a
 800e208:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e20c:	f107 0310 	add.w	r3, r7, #16
 800e210:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e214:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e218:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800e21c:	f107 0308 	add.w	r3, r7, #8
 800e220:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800e224:	2307      	movs	r3, #7
 800e226:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e22a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e22e:	2100      	movs	r1, #0
 800e230:	4618      	mov	r0, r3
 800e232:	f001 f8d9 	bl	800f3e8 <hci_send_req>
 800e236:	4603      	mov	r3, r0
 800e238:	2b00      	cmp	r3, #0
 800e23a:	da01      	bge.n	800e240 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800e23c:	23ff      	movs	r3, #255	@ 0xff
 800e23e:	e02e      	b.n	800e29e <aci_gap_init+0x150>
  if ( resp.Status )
 800e240:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e244:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e248:	781b      	ldrb	r3, [r3, #0]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d005      	beq.n	800e25a <aci_gap_init+0x10c>
    return resp.Status;
 800e24e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e252:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e256:	781b      	ldrb	r3, [r3, #0]
 800e258:	e021      	b.n	800e29e <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800e25a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e25e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e262:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e266:	b29a      	uxth	r2, r3
 800e268:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e26c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800e274:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e278:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e27c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800e280:	b29a      	uxth	r2, r3
 800e282:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800e286:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800e288:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e28c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e290:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800e294:	b29a      	uxth	r2, r3
 800e296:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800e29a:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800e29c:	2300      	movs	r3, #0
}
 800e29e:	4618      	mov	r0, r3
 800e2a0:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800e2a4:	46bd      	mov	sp, r7
 800e2a6:	bd90      	pop	{r4, r7, pc}

0800e2a8 <aci_gap_peripheral_security_req>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_peripheral_security_req( uint16_t Connection_Handle )
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b0cc      	sub	sp, #304	@ 0x130
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	4602      	mov	r2, r0
 800e2b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e2b4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e2b8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_peripheral_security_req_cp0 *cp0 = (aci_gap_peripheral_security_req_cp0*)(cmd_buffer);
 800e2ba:	f107 0310 	add.w	r3, r7, #16
 800e2be:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e2c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e2c6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800e2d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e2d8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e2dc:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e2e0:	8812      	ldrh	r2, [r2, #0]
 800e2e2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e2e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e2e8:	3302      	adds	r3, #2
 800e2ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e2ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e2f2:	2218      	movs	r2, #24
 800e2f4:	2100      	movs	r1, #0
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	f001 fbaa 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e2fc:	233f      	movs	r3, #63	@ 0x3f
 800e2fe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08d;
 800e302:	238d      	movs	r3, #141	@ 0x8d
 800e304:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800e308:	230f      	movs	r3, #15
 800e30a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800e30e:	f107 0310 	add.w	r3, r7, #16
 800e312:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e316:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e31a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e31e:	f107 030f 	add.w	r3, r7, #15
 800e322:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e326:	2301      	movs	r3, #1
 800e328:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e32c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e330:	2100      	movs	r1, #0
 800e332:	4618      	mov	r0, r3
 800e334:	f001 f858 	bl	800f3e8 <hci_send_req>
 800e338:	4603      	mov	r3, r0
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	da01      	bge.n	800e342 <aci_gap_peripheral_security_req+0x9a>
    return BLE_STATUS_TIMEOUT;
 800e33e:	23ff      	movs	r3, #255	@ 0xff
 800e340:	e004      	b.n	800e34c <aci_gap_peripheral_security_req+0xa4>
  return status;
 800e342:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e346:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e34a:	781b      	ldrb	r3, [r3, #0]
}
 800e34c:	4618      	mov	r0, r3
 800e34e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e352:	46bd      	mov	sp, r7
 800e354:	bd80      	pop	{r7, pc}

0800e356 <aci_gap_update_adv_data>:

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800e356:	b580      	push	{r7, lr}
 800e358:	b0cc      	sub	sp, #304	@ 0x130
 800e35a:	af00      	add	r7, sp, #0
 800e35c:	4602      	mov	r2, r0
 800e35e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e362:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e366:	6019      	str	r1, [r3, #0]
 800e368:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e36c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e370:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800e372:	f107 0310 	add.w	r3, r7, #16
 800e376:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e37a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e37e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e382:	2200      	movs	r2, #0
 800e384:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e386:	2300      	movs	r3, #0
 800e388:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800e38c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e390:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e394:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e398:	7812      	ldrb	r2, [r2, #0]
 800e39a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e39c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e3a0:	3301      	adds	r3, #1
 800e3a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800e3a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e3aa:	1c58      	adds	r0, r3, #1
 800e3ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e3b0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e3b4:	781a      	ldrb	r2, [r3, #0]
 800e3b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e3ba:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e3be:	6819      	ldr	r1, [r3, #0]
 800e3c0:	f001 fb36 	bl	800fa30 <Osal_MemCpy>
  index_input += AdvDataLen;
 800e3c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e3c8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e3cc:	781b      	ldrb	r3, [r3, #0]
 800e3ce:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800e3d2:	4413      	add	r3, r2
 800e3d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e3d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e3dc:	2218      	movs	r2, #24
 800e3de:	2100      	movs	r1, #0
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	f001 fb35 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e3e6:	233f      	movs	r3, #63	@ 0x3f
 800e3e8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800e3ec:	238e      	movs	r3, #142	@ 0x8e
 800e3ee:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e3f2:	f107 0310 	add.w	r3, r7, #16
 800e3f6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e3fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e3fe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e402:	f107 030f 	add.w	r3, r7, #15
 800e406:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e40a:	2301      	movs	r3, #1
 800e40c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e410:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e414:	2100      	movs	r1, #0
 800e416:	4618      	mov	r0, r3
 800e418:	f000 ffe6 	bl	800f3e8 <hci_send_req>
 800e41c:	4603      	mov	r3, r0
 800e41e:	2b00      	cmp	r3, #0
 800e420:	da01      	bge.n	800e426 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800e422:	23ff      	movs	r3, #255	@ 0xff
 800e424:	e004      	b.n	800e430 <aci_gap_update_adv_data+0xda>
  return status;
 800e426:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e42a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e42e:	781b      	ldrb	r3, [r3, #0]
}
 800e430:	4618      	mov	r0, r3
 800e432:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e436:	46bd      	mov	sp, r7
 800e438:	bd80      	pop	{r7, pc}

0800e43a <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800e43a:	b580      	push	{r7, lr}
 800e43c:	b088      	sub	sp, #32
 800e43e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800e440:	2300      	movs	r3, #0
 800e442:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e444:	f107 0308 	add.w	r3, r7, #8
 800e448:	2218      	movs	r2, #24
 800e44a:	2100      	movs	r1, #0
 800e44c:	4618      	mov	r0, r3
 800e44e:	f001 faff 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e452:	233f      	movs	r3, #63	@ 0x3f
 800e454:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800e456:	2392      	movs	r3, #146	@ 0x92
 800e458:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800e45a:	1dfb      	adds	r3, r7, #7
 800e45c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800e45e:	2301      	movs	r3, #1
 800e460:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e462:	f107 0308 	add.w	r3, r7, #8
 800e466:	2100      	movs	r1, #0
 800e468:	4618      	mov	r0, r3
 800e46a:	f000 ffbd 	bl	800f3e8 <hci_send_req>
 800e46e:	4603      	mov	r3, r0
 800e470:	2b00      	cmp	r3, #0
 800e472:	da01      	bge.n	800e478 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800e474:	23ff      	movs	r3, #255	@ 0xff
 800e476:	e000      	b.n	800e47a <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800e478:	79fb      	ldrb	r3, [r7, #7]
}
 800e47a:	4618      	mov	r0, r3
 800e47c:	3720      	adds	r7, #32
 800e47e:	46bd      	mov	sp, r7
 800e480:	bd80      	pop	{r7, pc}

0800e482 <aci_gap_clear_security_db>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_clear_security_db( void )
{
 800e482:	b580      	push	{r7, lr}
 800e484:	b088      	sub	sp, #32
 800e486:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800e488:	2300      	movs	r3, #0
 800e48a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e48c:	f107 0308 	add.w	r3, r7, #8
 800e490:	2218      	movs	r2, #24
 800e492:	2100      	movs	r1, #0
 800e494:	4618      	mov	r0, r3
 800e496:	f001 fadb 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e49a:	233f      	movs	r3, #63	@ 0x3f
 800e49c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x094;
 800e49e:	2394      	movs	r3, #148	@ 0x94
 800e4a0:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800e4a2:	1dfb      	adds	r3, r7, #7
 800e4a4:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800e4a6:	2301      	movs	r3, #1
 800e4a8:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e4aa:	f107 0308 	add.w	r3, r7, #8
 800e4ae:	2100      	movs	r1, #0
 800e4b0:	4618      	mov	r0, r3
 800e4b2:	f000 ff99 	bl	800f3e8 <hci_send_req>
 800e4b6:	4603      	mov	r3, r0
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	da01      	bge.n	800e4c0 <aci_gap_clear_security_db+0x3e>
    return BLE_STATUS_TIMEOUT;
 800e4bc:	23ff      	movs	r3, #255	@ 0xff
 800e4be:	e000      	b.n	800e4c2 <aci_gap_clear_security_db+0x40>
  return status;
 800e4c0:	79fb      	ldrb	r3, [r7, #7]
}
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	3720      	adds	r7, #32
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	bd80      	pop	{r7, pc}

0800e4ca <aci_gap_allow_rebond>:

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 800e4ca:	b580      	push	{r7, lr}
 800e4cc:	b0cc      	sub	sp, #304	@ 0x130
 800e4ce:	af00      	add	r7, sp, #0
 800e4d0:	4602      	mov	r2, r0
 800e4d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e4d6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e4da:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 800e4dc:	f107 0310 	add.w	r3, r7, #16
 800e4e0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e4e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e4e8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e4ec:	2200      	movs	r2, #0
 800e4ee:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e4f0:	2300      	movs	r3, #0
 800e4f2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800e4f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e4fa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e4fe:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e502:	8812      	ldrh	r2, [r2, #0]
 800e504:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e506:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e50a:	3302      	adds	r3, #2
 800e50c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e510:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e514:	2218      	movs	r2, #24
 800e516:	2100      	movs	r1, #0
 800e518:	4618      	mov	r0, r3
 800e51a:	f001 fa99 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e51e:	233f      	movs	r3, #63	@ 0x3f
 800e520:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x095;
 800e524:	2395      	movs	r3, #149	@ 0x95
 800e526:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e52a:	f107 0310 	add.w	r3, r7, #16
 800e52e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e532:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e536:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e53a:	f107 030f 	add.w	r3, r7, #15
 800e53e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e542:	2301      	movs	r3, #1
 800e544:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e548:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e54c:	2100      	movs	r1, #0
 800e54e:	4618      	mov	r0, r3
 800e550:	f000 ff4a 	bl	800f3e8 <hci_send_req>
 800e554:	4603      	mov	r3, r0
 800e556:	2b00      	cmp	r3, #0
 800e558:	da01      	bge.n	800e55e <aci_gap_allow_rebond+0x94>
    return BLE_STATUS_TIMEOUT;
 800e55a:	23ff      	movs	r3, #255	@ 0xff
 800e55c:	e004      	b.n	800e568 <aci_gap_allow_rebond+0x9e>
  return status;
 800e55e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e562:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e566:	781b      	ldrb	r3, [r3, #0]
}
 800e568:	4618      	mov	r0, r3
 800e56a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}

0800e572 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800e572:	b580      	push	{r7, lr}
 800e574:	b0cc      	sub	sp, #304	@ 0x130
 800e576:	af00      	add	r7, sp, #0
 800e578:	4602      	mov	r2, r0
 800e57a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e57e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e582:	801a      	strh	r2, [r3, #0]
 800e584:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e588:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800e58c:	460a      	mov	r2, r1
 800e58e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800e590:	f107 0310 	add.w	r3, r7, #16
 800e594:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e598:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e59c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800e5aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e5ae:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e5b2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e5b6:	8812      	ldrh	r2, [r2, #0]
 800e5b8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e5ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e5be:	3302      	adds	r3, #2
 800e5c0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800e5c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e5c8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e5cc:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800e5d0:	7812      	ldrb	r2, [r2, #0]
 800e5d2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800e5d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e5d8:	3301      	adds	r3, #1
 800e5da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e5de:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e5e2:	2218      	movs	r2, #24
 800e5e4:	2100      	movs	r1, #0
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	f001 fa32 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e5ec:	233f      	movs	r3, #63	@ 0x3f
 800e5ee:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 800e5f2:	23a5      	movs	r3, #165	@ 0xa5
 800e5f4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e5f8:	f107 0310 	add.w	r3, r7, #16
 800e5fc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e600:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e604:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e608:	f107 030f 	add.w	r3, r7, #15
 800e60c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e610:	2301      	movs	r3, #1
 800e612:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e616:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e61a:	2100      	movs	r1, #0
 800e61c:	4618      	mov	r0, r3
 800e61e:	f000 fee3 	bl	800f3e8 <hci_send_req>
 800e622:	4603      	mov	r3, r0
 800e624:	2b00      	cmp	r3, #0
 800e626:	da01      	bge.n	800e62c <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800e628:	23ff      	movs	r3, #255	@ 0xff
 800e62a:	e004      	b.n	800e636 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800e62c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e630:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e634:	781b      	ldrb	r3, [r3, #0]
}
 800e636:	4618      	mov	r0, r3
 800e638:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e63c:	46bd      	mov	sp, r7
 800e63e:	bd80      	pop	{r7, pc}

0800e640 <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800e640:	b580      	push	{r7, lr}
 800e642:	b088      	sub	sp, #32
 800e644:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800e646:	2300      	movs	r3, #0
 800e648:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e64a:	f107 0308 	add.w	r3, r7, #8
 800e64e:	2218      	movs	r2, #24
 800e650:	2100      	movs	r1, #0
 800e652:	4618      	mov	r0, r3
 800e654:	f001 f9fc 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e658:	233f      	movs	r3, #63	@ 0x3f
 800e65a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800e65c:	f240 1301 	movw	r3, #257	@ 0x101
 800e660:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800e662:	1dfb      	adds	r3, r7, #7
 800e664:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800e666:	2301      	movs	r3, #1
 800e668:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e66a:	f107 0308 	add.w	r3, r7, #8
 800e66e:	2100      	movs	r1, #0
 800e670:	4618      	mov	r0, r3
 800e672:	f000 feb9 	bl	800f3e8 <hci_send_req>
 800e676:	4603      	mov	r3, r0
 800e678:	2b00      	cmp	r3, #0
 800e67a:	da01      	bge.n	800e680 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800e67c:	23ff      	movs	r3, #255	@ 0xff
 800e67e:	e000      	b.n	800e682 <aci_gatt_init+0x42>
  return status;
 800e680:	79fb      	ldrb	r3, [r7, #7]
}
 800e682:	4618      	mov	r0, r3
 800e684:	3720      	adds	r7, #32
 800e686:	46bd      	mov	sp, r7
 800e688:	bd80      	pop	{r7, pc}

0800e68a <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800e68a:	b590      	push	{r4, r7, lr}
 800e68c:	b0cf      	sub	sp, #316	@ 0x13c
 800e68e:	af00      	add	r7, sp, #0
 800e690:	4604      	mov	r4, r0
 800e692:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800e696:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800e69a:	6001      	str	r1, [r0, #0]
 800e69c:	4610      	mov	r0, r2
 800e69e:	4619      	mov	r1, r3
 800e6a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e6a4:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800e6a8:	4622      	mov	r2, r4
 800e6aa:	701a      	strb	r2, [r3, #0]
 800e6ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e6b0:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800e6b4:	4602      	mov	r2, r0
 800e6b6:	701a      	strb	r2, [r3, #0]
 800e6b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e6bc:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800e6c0:	460a      	mov	r2, r1
 800e6c2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800e6c4:	f107 0310 	add.w	r3, r7, #16
 800e6c8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800e6cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e6d0:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800e6d4:	781b      	ldrb	r3, [r3, #0]
 800e6d6:	2b01      	cmp	r3, #1
 800e6d8:	d00a      	beq.n	800e6f0 <aci_gatt_add_service+0x66>
 800e6da:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e6de:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800e6e2:	781b      	ldrb	r3, [r3, #0]
 800e6e4:	2b02      	cmp	r3, #2
 800e6e6:	d101      	bne.n	800e6ec <aci_gatt_add_service+0x62>
 800e6e8:	2311      	movs	r3, #17
 800e6ea:	e002      	b.n	800e6f2 <aci_gatt_add_service+0x68>
 800e6ec:	2301      	movs	r3, #1
 800e6ee:	e000      	b.n	800e6f2 <aci_gatt_add_service+0x68>
 800e6f0:	2303      	movs	r3, #3
 800e6f2:	f107 0210 	add.w	r2, r7, #16
 800e6f6:	4413      	add	r3, r2
 800e6f8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800e6fc:	f107 030c 	add.w	r3, r7, #12
 800e700:	2203      	movs	r2, #3
 800e702:	2100      	movs	r1, #0
 800e704:	4618      	mov	r0, r3
 800e706:	f001 f9a3 	bl	800fa50 <Osal_MemSet>
  int index_input = 0;
 800e70a:	2300      	movs	r3, #0
 800e70c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800e710:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e714:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800e718:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800e71c:	7812      	ldrb	r2, [r2, #0]
 800e71e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e720:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e724:	3301      	adds	r3, #1
 800e726:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800e72a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e72e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800e732:	781b      	ldrb	r3, [r3, #0]
 800e734:	2b01      	cmp	r3, #1
 800e736:	d002      	beq.n	800e73e <aci_gatt_add_service+0xb4>
 800e738:	2b02      	cmp	r3, #2
 800e73a:	d004      	beq.n	800e746 <aci_gatt_add_service+0xbc>
 800e73c:	e007      	b.n	800e74e <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800e73e:	2302      	movs	r3, #2
 800e740:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800e744:	e005      	b.n	800e752 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800e746:	2310      	movs	r3, #16
 800e748:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800e74c:	e001      	b.n	800e752 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800e74e:	2397      	movs	r3, #151	@ 0x97
 800e750:	e06c      	b.n	800e82c <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800e752:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e756:	1c58      	adds	r0, r3, #1
 800e758:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800e75c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e760:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800e764:	6819      	ldr	r1, [r3, #0]
 800e766:	f001 f963 	bl	800fa30 <Osal_MemCpy>
    index_input += size;
 800e76a:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800e76e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800e772:	4413      	add	r3, r2
 800e774:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 800e778:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e77c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800e780:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800e784:	7812      	ldrb	r2, [r2, #0]
 800e786:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800e788:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e78c:	3301      	adds	r3, #1
 800e78e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800e792:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e796:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800e79a:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800e79e:	7812      	ldrb	r2, [r2, #0]
 800e7a0:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800e7a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e7a6:	3301      	adds	r3, #1
 800e7a8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e7ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e7b0:	2218      	movs	r2, #24
 800e7b2:	2100      	movs	r1, #0
 800e7b4:	4618      	mov	r0, r3
 800e7b6:	f001 f94b 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e7ba:	233f      	movs	r3, #63	@ 0x3f
 800e7bc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800e7c0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800e7c4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e7c8:	f107 0310 	add.w	r3, r7, #16
 800e7cc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e7d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e7d4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800e7d8:	f107 030c 	add.w	r3, r7, #12
 800e7dc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800e7e0:	2303      	movs	r3, #3
 800e7e2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e7e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e7ea:	2100      	movs	r1, #0
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	f000 fdfb 	bl	800f3e8 <hci_send_req>
 800e7f2:	4603      	mov	r3, r0
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	da01      	bge.n	800e7fc <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800e7f8:	23ff      	movs	r3, #255	@ 0xff
 800e7fa:	e017      	b.n	800e82c <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800e7fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e800:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e804:	781b      	ldrb	r3, [r3, #0]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d005      	beq.n	800e816 <aci_gatt_add_service+0x18c>
    return resp.Status;
 800e80a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e80e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e812:	781b      	ldrb	r3, [r3, #0]
 800e814:	e00a      	b.n	800e82c <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 800e816:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e81a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e81e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e822:	b29a      	uxth	r2, r3
 800e824:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e828:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800e82a:	2300      	movs	r3, #0
}
 800e82c:	4618      	mov	r0, r3
 800e82e:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800e832:	46bd      	mov	sp, r7
 800e834:	bd90      	pop	{r4, r7, pc}

0800e836 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800e836:	b590      	push	{r4, r7, lr}
 800e838:	b0d1      	sub	sp, #324	@ 0x144
 800e83a:	af00      	add	r7, sp, #0
 800e83c:	4604      	mov	r4, r0
 800e83e:	4608      	mov	r0, r1
 800e840:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800e844:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800e848:	600a      	str	r2, [r1, #0]
 800e84a:	4619      	mov	r1, r3
 800e84c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e850:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800e854:	4622      	mov	r2, r4
 800e856:	801a      	strh	r2, [r3, #0]
 800e858:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e85c:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800e860:	4602      	mov	r2, r0
 800e862:	701a      	strb	r2, [r3, #0]
 800e864:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e868:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800e86c:	460a      	mov	r2, r1
 800e86e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800e870:	f107 0318 	add.w	r3, r7, #24
 800e874:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800e878:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e87c:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800e880:	781b      	ldrb	r3, [r3, #0]
 800e882:	2b01      	cmp	r3, #1
 800e884:	d00a      	beq.n	800e89c <aci_gatt_add_char+0x66>
 800e886:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e88a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800e88e:	781b      	ldrb	r3, [r3, #0]
 800e890:	2b02      	cmp	r3, #2
 800e892:	d101      	bne.n	800e898 <aci_gatt_add_char+0x62>
 800e894:	2313      	movs	r3, #19
 800e896:	e002      	b.n	800e89e <aci_gatt_add_char+0x68>
 800e898:	2303      	movs	r3, #3
 800e89a:	e000      	b.n	800e89e <aci_gatt_add_char+0x68>
 800e89c:	2305      	movs	r3, #5
 800e89e:	f107 0218 	add.w	r2, r7, #24
 800e8a2:	4413      	add	r3, r2
 800e8a4:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800e8a8:	f107 0314 	add.w	r3, r7, #20
 800e8ac:	2203      	movs	r2, #3
 800e8ae:	2100      	movs	r1, #0
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	f001 f8cd 	bl	800fa50 <Osal_MemSet>
  int index_input = 0;
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800e8bc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800e8c0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800e8c4:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800e8c8:	8812      	ldrh	r2, [r2, #0]
 800e8ca:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e8cc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e8d0:	3302      	adds	r3, #2
 800e8d2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800e8d6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800e8da:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800e8de:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800e8e2:	7812      	ldrb	r2, [r2, #0]
 800e8e4:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800e8e6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e8ea:	3301      	adds	r3, #1
 800e8ec:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800e8f0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e8f4:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800e8f8:	781b      	ldrb	r3, [r3, #0]
 800e8fa:	2b01      	cmp	r3, #1
 800e8fc:	d002      	beq.n	800e904 <aci_gatt_add_char+0xce>
 800e8fe:	2b02      	cmp	r3, #2
 800e900:	d004      	beq.n	800e90c <aci_gatt_add_char+0xd6>
 800e902:	e007      	b.n	800e914 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800e904:	2302      	movs	r3, #2
 800e906:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800e90a:	e005      	b.n	800e918 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800e90c:	2310      	movs	r3, #16
 800e90e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800e912:	e001      	b.n	800e918 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800e914:	2397      	movs	r3, #151	@ 0x97
 800e916:	e091      	b.n	800ea3c <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800e918:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800e91c:	1cd8      	adds	r0, r3, #3
 800e91e:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800e922:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e926:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800e92a:	6819      	ldr	r1, [r3, #0]
 800e92c:	f001 f880 	bl	800fa30 <Osal_MemCpy>
    index_input += size;
 800e930:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800e934:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800e938:	4413      	add	r3, r2
 800e93a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800e93e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e942:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800e946:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800e94a:	8812      	ldrh	r2, [r2, #0]
 800e94c:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800e94e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e952:	3302      	adds	r3, #2
 800e954:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800e958:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e95c:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800e960:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800e962:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e966:	3301      	adds	r3, #1
 800e968:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800e96c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e970:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800e974:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800e976:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e97a:	3301      	adds	r3, #1
 800e97c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800e980:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e984:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800e988:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800e98a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e98e:	3301      	adds	r3, #1
 800e990:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800e994:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e998:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800e99c:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800e99e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e9a2:	3301      	adds	r3, #1
 800e9a4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800e9a8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e9ac:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800e9b0:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800e9b2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e9b6:	3301      	adds	r3, #1
 800e9b8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e9bc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800e9c0:	2218      	movs	r2, #24
 800e9c2:	2100      	movs	r1, #0
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	f001 f843 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e9ca:	233f      	movs	r3, #63	@ 0x3f
 800e9cc:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800e9d0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800e9d4:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800e9d8:	f107 0318 	add.w	r3, r7, #24
 800e9dc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800e9e0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e9e4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800e9e8:	f107 0314 	add.w	r3, r7, #20
 800e9ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800e9f0:	2303      	movs	r3, #3
 800e9f2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e9f6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800e9fa:	2100      	movs	r1, #0
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	f000 fcf3 	bl	800f3e8 <hci_send_req>
 800ea02:	4603      	mov	r3, r0
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	da01      	bge.n	800ea0c <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800ea08:	23ff      	movs	r3, #255	@ 0xff
 800ea0a:	e017      	b.n	800ea3c <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800ea0c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ea10:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ea14:	781b      	ldrb	r3, [r3, #0]
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d005      	beq.n	800ea26 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800ea1a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ea1e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ea22:	781b      	ldrb	r3, [r3, #0]
 800ea24:	e00a      	b.n	800ea3c <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800ea26:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ea2a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ea2e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ea32:	b29a      	uxth	r2, r3
 800ea34:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800ea38:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800ea3a:	2300      	movs	r3, #0
}
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800ea42:	46bd      	mov	sp, r7
 800ea44:	bd90      	pop	{r4, r7, pc}

0800ea46 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800ea46:	b5b0      	push	{r4, r5, r7, lr}
 800ea48:	b0cc      	sub	sp, #304	@ 0x130
 800ea4a:	af00      	add	r7, sp, #0
 800ea4c:	4605      	mov	r5, r0
 800ea4e:	460c      	mov	r4, r1
 800ea50:	4610      	mov	r0, r2
 800ea52:	4619      	mov	r1, r3
 800ea54:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ea58:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ea5c:	462a      	mov	r2, r5
 800ea5e:	801a      	strh	r2, [r3, #0]
 800ea60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ea64:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ea68:	4622      	mov	r2, r4
 800ea6a:	801a      	strh	r2, [r3, #0]
 800ea6c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ea70:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800ea74:	4602      	mov	r2, r0
 800ea76:	701a      	strb	r2, [r3, #0]
 800ea78:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ea7c:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800ea80:	460a      	mov	r2, r1
 800ea82:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800ea84:	f107 0310 	add.w	r3, r7, #16
 800ea88:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ea8c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ea90:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ea94:	2200      	movs	r2, #0
 800ea96:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ea98:	2300      	movs	r3, #0
 800ea9a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800ea9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eaa2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800eaa6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800eaaa:	8812      	ldrh	r2, [r2, #0]
 800eaac:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800eaae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800eab2:	3302      	adds	r3, #2
 800eab4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800eab8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eabc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800eac0:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800eac4:	8812      	ldrh	r2, [r2, #0]
 800eac6:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800eac8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800eacc:	3302      	adds	r3, #2
 800eace:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800ead2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ead6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800eada:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800eade:	7812      	ldrb	r2, [r2, #0]
 800eae0:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800eae2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800eae6:	3301      	adds	r3, #1
 800eae8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800eaec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eaf0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800eaf4:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800eaf8:	7812      	ldrb	r2, [r2, #0]
 800eafa:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800eafc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800eb00:	3301      	adds	r3, #1
 800eb02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800eb06:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eb0a:	1d98      	adds	r0, r3, #6
 800eb0c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800eb10:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800eb14:	781b      	ldrb	r3, [r3, #0]
 800eb16:	461a      	mov	r2, r3
 800eb18:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800eb1c:	f000 ff88 	bl	800fa30 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800eb20:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800eb24:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800eb28:	781b      	ldrb	r3, [r3, #0]
 800eb2a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800eb2e:	4413      	add	r3, r2
 800eb30:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800eb34:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800eb38:	2218      	movs	r2, #24
 800eb3a:	2100      	movs	r1, #0
 800eb3c:	4618      	mov	r0, r3
 800eb3e:	f000 ff87 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800eb42:	233f      	movs	r3, #63	@ 0x3f
 800eb44:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800eb48:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800eb4c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800eb50:	f107 0310 	add.w	r3, r7, #16
 800eb54:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800eb58:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800eb5c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800eb60:	f107 030f 	add.w	r3, r7, #15
 800eb64:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800eb68:	2301      	movs	r3, #1
 800eb6a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800eb6e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800eb72:	2100      	movs	r1, #0
 800eb74:	4618      	mov	r0, r3
 800eb76:	f000 fc37 	bl	800f3e8 <hci_send_req>
 800eb7a:	4603      	mov	r3, r0
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	da01      	bge.n	800eb84 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800eb80:	23ff      	movs	r3, #255	@ 0xff
 800eb82:	e004      	b.n	800eb8e <aci_gatt_update_char_value+0x148>
  return status;
 800eb84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800eb88:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800eb8c:	781b      	ldrb	r3, [r3, #0]
}
 800eb8e:	4618      	mov	r0, r3
 800eb90:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800eb94:	46bd      	mov	sp, r7
 800eb96:	bdb0      	pop	{r4, r5, r7, pc}

0800eb98 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b0cc      	sub	sp, #304	@ 0x130
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	4602      	mov	r2, r0
 800eba0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800eba4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800eba8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 800ebaa:	f107 0310 	add.w	r3, r7, #16
 800ebae:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ebb2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ebb6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ebba:	2200      	movs	r2, #0
 800ebbc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800ebc4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ebc8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ebcc:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800ebd0:	8812      	ldrh	r2, [r2, #0]
 800ebd2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800ebd4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ebd8:	3302      	adds	r3, #2
 800ebda:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ebde:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ebe2:	2218      	movs	r2, #24
 800ebe4:	2100      	movs	r1, #0
 800ebe6:	4618      	mov	r0, r3
 800ebe8:	f000 ff32 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ebec:	233f      	movs	r3, #63	@ 0x3f
 800ebee:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800ebf2:	f240 1325 	movw	r3, #293	@ 0x125
 800ebf6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800ebfa:	f107 0310 	add.w	r3, r7, #16
 800ebfe:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ec02:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ec06:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ec0a:	f107 030f 	add.w	r3, r7, #15
 800ec0e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800ec12:	2301      	movs	r3, #1
 800ec14:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ec18:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ec1c:	2100      	movs	r1, #0
 800ec1e:	4618      	mov	r0, r3
 800ec20:	f000 fbe2 	bl	800f3e8 <hci_send_req>
 800ec24:	4603      	mov	r3, r0
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	da01      	bge.n	800ec2e <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 800ec2a:	23ff      	movs	r3, #255	@ 0xff
 800ec2c:	e004      	b.n	800ec38 <aci_gatt_confirm_indication+0xa0>
  return status;
 800ec2e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ec32:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ec36:	781b      	ldrb	r3, [r3, #0]
}
 800ec38:	4618      	mov	r0, r3
 800ec3a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}

0800ec42 <aci_gatt_write_resp>:
                                uint16_t Attr_Handle,
                                uint8_t Write_status,
                                uint8_t Error_Code,
                                uint8_t Attribute_Val_Length,
                                const uint8_t* Attribute_Val )
{
 800ec42:	b5b0      	push	{r4, r5, r7, lr}
 800ec44:	b0cc      	sub	sp, #304	@ 0x130
 800ec46:	af00      	add	r7, sp, #0
 800ec48:	4605      	mov	r5, r0
 800ec4a:	460c      	mov	r4, r1
 800ec4c:	4610      	mov	r0, r2
 800ec4e:	4619      	mov	r1, r3
 800ec50:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ec54:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ec58:	462a      	mov	r2, r5
 800ec5a:	801a      	strh	r2, [r3, #0]
 800ec5c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ec60:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ec64:	4622      	mov	r2, r4
 800ec66:	801a      	strh	r2, [r3, #0]
 800ec68:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ec6c:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800ec70:	4602      	mov	r2, r0
 800ec72:	701a      	strb	r2, [r3, #0]
 800ec74:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ec78:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800ec7c:	460a      	mov	r2, r1
 800ec7e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_write_resp_cp0 *cp0 = (aci_gatt_write_resp_cp0*)(cmd_buffer);
 800ec80:	f107 0310 	add.w	r3, r7, #16
 800ec84:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ec88:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ec8c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ec90:	2200      	movs	r2, #0
 800ec92:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ec94:	2300      	movs	r3, #0
 800ec96:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800ec9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ec9e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800eca2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800eca6:	8812      	ldrh	r2, [r2, #0]
 800eca8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800ecaa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ecae:	3302      	adds	r3, #2
 800ecb0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attr_Handle = Attr_Handle;
 800ecb4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ecb8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ecbc:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800ecc0:	8812      	ldrh	r2, [r2, #0]
 800ecc2:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800ecc4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ecc8:	3302      	adds	r3, #2
 800ecca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Write_status = Write_status;
 800ecce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ecd2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ecd6:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800ecda:	7812      	ldrb	r2, [r2, #0]
 800ecdc:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800ecde:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ece2:	3301      	adds	r3, #1
 800ece4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Error_Code = Error_Code;
 800ece8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ecec:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ecf0:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800ecf4:	7812      	ldrb	r2, [r2, #0]
 800ecf6:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800ecf8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ecfc:	3301      	adds	r3, #1
 800ecfe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attribute_Val_Length = Attribute_Val_Length;
 800ed02:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ed06:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800ed0a:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800ed0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ed10:	3301      	adds	r3, #1
 800ed12:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Attribute_Val, (const void*)Attribute_Val, Attribute_Val_Length );
 800ed16:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ed1a:	3307      	adds	r3, #7
 800ed1c:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800ed20:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800ed24:	4618      	mov	r0, r3
 800ed26:	f000 fe83 	bl	800fa30 <Osal_MemCpy>
  index_input += Attribute_Val_Length;
 800ed2a:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
 800ed2e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800ed32:	4413      	add	r3, r2
 800ed34:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ed38:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ed3c:	2218      	movs	r2, #24
 800ed3e:	2100      	movs	r1, #0
 800ed40:	4618      	mov	r0, r3
 800ed42:	f000 fe85 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ed46:	233f      	movs	r3, #63	@ 0x3f
 800ed48:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x126;
 800ed4c:	f44f 7393 	mov.w	r3, #294	@ 0x126
 800ed50:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800ed54:	f107 0310 	add.w	r3, r7, #16
 800ed58:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ed5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ed60:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ed64:	f107 030f 	add.w	r3, r7, #15
 800ed68:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800ed6c:	2301      	movs	r3, #1
 800ed6e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ed72:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ed76:	2100      	movs	r1, #0
 800ed78:	4618      	mov	r0, r3
 800ed7a:	f000 fb35 	bl	800f3e8 <hci_send_req>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	da01      	bge.n	800ed88 <aci_gatt_write_resp+0x146>
    return BLE_STATUS_TIMEOUT;
 800ed84:	23ff      	movs	r3, #255	@ 0xff
 800ed86:	e004      	b.n	800ed92 <aci_gatt_write_resp+0x150>
  return status;
 800ed88:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ed8c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ed90:	781b      	ldrb	r3, [r3, #0]
}
 800ed92:	4618      	mov	r0, r3
 800ed94:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ed98:	46bd      	mov	sp, r7
 800ed9a:	bdb0      	pop	{r4, r5, r7, pc}

0800ed9c <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800ed9c:	b580      	push	{r7, lr}
 800ed9e:	b0cc      	sub	sp, #304	@ 0x130
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800eda6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800edaa:	601a      	str	r2, [r3, #0]
 800edac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800edb0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800edb4:	4602      	mov	r2, r0
 800edb6:	701a      	strb	r2, [r3, #0]
 800edb8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800edbc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800edc0:	460a      	mov	r2, r1
 800edc2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800edc4:	f107 0310 	add.w	r3, r7, #16
 800edc8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800edcc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800edd0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800edd4:	2200      	movs	r2, #0
 800edd6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800edd8:	2300      	movs	r3, #0
 800edda:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800edde:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ede2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ede6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800edea:	7812      	ldrb	r2, [r2, #0]
 800edec:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800edee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800edf2:	3301      	adds	r3, #1
 800edf4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800edf8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800edfc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ee00:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800ee04:	7812      	ldrb	r2, [r2, #0]
 800ee06:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800ee08:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ee0c:	3301      	adds	r3, #1
 800ee0e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800ee12:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ee16:	1c98      	adds	r0, r3, #2
 800ee18:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ee1c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ee20:	781a      	ldrb	r2, [r3, #0]
 800ee22:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ee26:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800ee2a:	6819      	ldr	r1, [r3, #0]
 800ee2c:	f000 fe00 	bl	800fa30 <Osal_MemCpy>
  index_input += Length;
 800ee30:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ee34:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ee38:	781b      	ldrb	r3, [r3, #0]
 800ee3a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800ee3e:	4413      	add	r3, r2
 800ee40:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ee44:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ee48:	2218      	movs	r2, #24
 800ee4a:	2100      	movs	r1, #0
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	f000 fdff 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ee52:	233f      	movs	r3, #63	@ 0x3f
 800ee54:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800ee58:	230c      	movs	r3, #12
 800ee5a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800ee5e:	f107 0310 	add.w	r3, r7, #16
 800ee62:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ee66:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ee6a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ee6e:	f107 030f 	add.w	r3, r7, #15
 800ee72:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800ee76:	2301      	movs	r3, #1
 800ee78:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ee7c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ee80:	2100      	movs	r1, #0
 800ee82:	4618      	mov	r0, r3
 800ee84:	f000 fab0 	bl	800f3e8 <hci_send_req>
 800ee88:	4603      	mov	r3, r0
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	da01      	bge.n	800ee92 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800ee8e:	23ff      	movs	r3, #255	@ 0xff
 800ee90:	e004      	b.n	800ee9c <aci_hal_write_config_data+0x100>
  return status;
 800ee92:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ee96:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ee9a:	781b      	ldrb	r3, [r3, #0]
}
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800eea2:	46bd      	mov	sp, r7
 800eea4:	bd80      	pop	{r7, pc}

0800eea6 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800eea6:	b580      	push	{r7, lr}
 800eea8:	b0cc      	sub	sp, #304	@ 0x130
 800eeaa:	af00      	add	r7, sp, #0
 800eeac:	4602      	mov	r2, r0
 800eeae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800eeb2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800eeb6:	701a      	strb	r2, [r3, #0]
 800eeb8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800eebc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800eec0:	460a      	mov	r2, r1
 800eec2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800eec4:	f107 0310 	add.w	r3, r7, #16
 800eec8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800eecc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800eed0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800eed4:	2200      	movs	r2, #0
 800eed6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800eed8:	2300      	movs	r3, #0
 800eeda:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800eede:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eee2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800eee6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800eeea:	7812      	ldrb	r2, [r2, #0]
 800eeec:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800eeee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800eef2:	3301      	adds	r3, #1
 800eef4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800eef8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eefc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ef00:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800ef04:	7812      	ldrb	r2, [r2, #0]
 800ef06:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800ef08:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ef0c:	3301      	adds	r3, #1
 800ef0e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ef12:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ef16:	2218      	movs	r2, #24
 800ef18:	2100      	movs	r1, #0
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	f000 fd98 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ef20:	233f      	movs	r3, #63	@ 0x3f
 800ef22:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800ef26:	230f      	movs	r3, #15
 800ef28:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800ef2c:	f107 0310 	add.w	r3, r7, #16
 800ef30:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ef34:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ef38:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ef3c:	f107 030f 	add.w	r3, r7, #15
 800ef40:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800ef44:	2301      	movs	r3, #1
 800ef46:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ef4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ef4e:	2100      	movs	r1, #0
 800ef50:	4618      	mov	r0, r3
 800ef52:	f000 fa49 	bl	800f3e8 <hci_send_req>
 800ef56:	4603      	mov	r3, r0
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	da01      	bge.n	800ef60 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800ef5c:	23ff      	movs	r3, #255	@ 0xff
 800ef5e:	e004      	b.n	800ef6a <aci_hal_set_tx_power_level+0xc4>
  return status;
 800ef60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ef64:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ef68:	781b      	ldrb	r3, [r3, #0]
}
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ef70:	46bd      	mov	sp, r7
 800ef72:	bd80      	pop	{r7, pc}

0800ef74 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800ef74:	b580      	push	{r7, lr}
 800ef76:	b088      	sub	sp, #32
 800ef78:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ef7a:	2300      	movs	r3, #0
 800ef7c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ef7e:	f107 0308 	add.w	r3, r7, #8
 800ef82:	2218      	movs	r2, #24
 800ef84:	2100      	movs	r1, #0
 800ef86:	4618      	mov	r0, r3
 800ef88:	f000 fd62 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x03;
 800ef8c:	2303      	movs	r3, #3
 800ef8e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800ef90:	2303      	movs	r3, #3
 800ef92:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ef94:	1dfb      	adds	r3, r7, #7
 800ef96:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800ef98:	2301      	movs	r3, #1
 800ef9a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ef9c:	f107 0308 	add.w	r3, r7, #8
 800efa0:	2100      	movs	r1, #0
 800efa2:	4618      	mov	r0, r3
 800efa4:	f000 fa20 	bl	800f3e8 <hci_send_req>
 800efa8:	4603      	mov	r3, r0
 800efaa:	2b00      	cmp	r3, #0
 800efac:	da01      	bge.n	800efb2 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800efae:	23ff      	movs	r3, #255	@ 0xff
 800efb0:	e000      	b.n	800efb4 <hci_reset+0x40>
  return status;
 800efb2:	79fb      	ldrb	r3, [r7, #7]
}
 800efb4:	4618      	mov	r0, r3
 800efb6:	3720      	adds	r7, #32
 800efb8:	46bd      	mov	sp, r7
 800efba:	bd80      	pop	{r7, pc}

0800efbc <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 800efbc:	b580      	push	{r7, lr}
 800efbe:	b0ce      	sub	sp, #312	@ 0x138
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800efc6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800efca:	6019      	str	r1, [r3, #0]
 800efcc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800efd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800efd4:	601a      	str	r2, [r3, #0]
 800efd6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800efda:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800efde:	4602      	mov	r2, r0
 800efe0:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800efe2:	f107 0318 	add.w	r3, r7, #24
 800efe6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800efea:	f107 0310 	add.w	r3, r7, #16
 800efee:	2205      	movs	r2, #5
 800eff0:	2100      	movs	r1, #0
 800eff2:	4618      	mov	r0, r3
 800eff4:	f000 fd2c 	bl	800fa50 <Osal_MemSet>
  int index_input = 0;
 800eff8:	2300      	movs	r3, #0
 800effa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Connection_Handle = Connection_Handle;
 800effe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f002:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f006:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f00a:	8812      	ldrh	r2, [r2, #0]
 800f00c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800f00e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800f012:	3302      	adds	r3, #2
 800f014:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f018:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800f01c:	2218      	movs	r2, #24
 800f01e:	2100      	movs	r1, #0
 800f020:	4618      	mov	r0, r3
 800f022:	f000 fd15 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x08;
 800f026:	2308      	movs	r3, #8
 800f028:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x030;
 800f02c:	2330      	movs	r3, #48	@ 0x30
 800f02e:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800f032:	f107 0318 	add.w	r3, r7, #24
 800f036:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800f03a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800f03e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800f042:	f107 0310 	add.w	r3, r7, #16
 800f046:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800f04a:	2305      	movs	r3, #5
 800f04c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f050:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800f054:	2100      	movs	r1, #0
 800f056:	4618      	mov	r0, r3
 800f058:	f000 f9c6 	bl	800f3e8 <hci_send_req>
 800f05c:	4603      	mov	r3, r0
 800f05e:	2b00      	cmp	r3, #0
 800f060:	da01      	bge.n	800f066 <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 800f062:	23ff      	movs	r3, #255	@ 0xff
 800f064:	e023      	b.n	800f0ae <hci_le_read_phy+0xf2>
  if ( resp.Status )
 800f066:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f06a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800f06e:	781b      	ldrb	r3, [r3, #0]
 800f070:	2b00      	cmp	r3, #0
 800f072:	d005      	beq.n	800f080 <hci_le_read_phy+0xc4>
    return resp.Status;
 800f074:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f078:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800f07c:	781b      	ldrb	r3, [r3, #0]
 800f07e:	e016      	b.n	800f0ae <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 800f080:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f084:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800f088:	78da      	ldrb	r2, [r3, #3]
 800f08a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f08e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 800f096:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f09a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800f09e:	791a      	ldrb	r2, [r3, #4]
 800f0a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f0a4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800f0ac:	2300      	movs	r3, #0
}
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800f0b4:	46bd      	mov	sp, r7
 800f0b6:	bd80      	pop	{r7, pc}

0800f0b8 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800f0b8:	b590      	push	{r4, r7, lr}
 800f0ba:	b0cd      	sub	sp, #308	@ 0x134
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	4604      	mov	r4, r0
 800f0c0:	4608      	mov	r0, r1
 800f0c2:	4611      	mov	r1, r2
 800f0c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f0c8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f0cc:	4622      	mov	r2, r4
 800f0ce:	701a      	strb	r2, [r3, #0]
 800f0d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f0d4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f0d8:	4602      	mov	r2, r0
 800f0da:	701a      	strb	r2, [r3, #0]
 800f0dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f0e0:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800f0e4:	460a      	mov	r2, r1
 800f0e6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800f0e8:	f107 0310 	add.w	r3, r7, #16
 800f0ec:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f0f0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f0f4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f0f8:	2200      	movs	r2, #0
 800f0fa:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800f102:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f106:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f10a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800f10e:	7812      	ldrb	r2, [r2, #0]
 800f110:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f112:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f116:	3301      	adds	r3, #1
 800f118:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800f11c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f120:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f124:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f128:	7812      	ldrb	r2, [r2, #0]
 800f12a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800f12c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f130:	3301      	adds	r3, #1
 800f132:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800f136:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f13a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f13e:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800f142:	7812      	ldrb	r2, [r2, #0]
 800f144:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800f146:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f14a:	3301      	adds	r3, #1
 800f14c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f150:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f154:	2218      	movs	r2, #24
 800f156:	2100      	movs	r1, #0
 800f158:	4618      	mov	r0, r3
 800f15a:	f000 fc79 	bl	800fa50 <Osal_MemSet>
  rq.ogf = 0x08;
 800f15e:	2308      	movs	r3, #8
 800f160:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800f164:	2331      	movs	r3, #49	@ 0x31
 800f166:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f16a:	f107 0310 	add.w	r3, r7, #16
 800f16e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f172:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f176:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f17a:	f107 030f 	add.w	r3, r7, #15
 800f17e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f182:	2301      	movs	r3, #1
 800f184:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f188:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f18c:	2100      	movs	r1, #0
 800f18e:	4618      	mov	r0, r3
 800f190:	f000 f92a 	bl	800f3e8 <hci_send_req>
 800f194:	4603      	mov	r3, r0
 800f196:	2b00      	cmp	r3, #0
 800f198:	da01      	bge.n	800f19e <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800f19a:	23ff      	movs	r3, #255	@ 0xff
 800f19c:	e004      	b.n	800f1a8 <hci_le_set_default_phy+0xf0>
  return status;
 800f19e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f1a2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f1a6:	781b      	ldrb	r3, [r3, #0]
}
 800f1a8:	4618      	mov	r0, r3
 800f1aa:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800f1ae:	46bd      	mov	sp, r7
 800f1b0:	bd90      	pop	{r4, r7, pc}

0800f1b2 <DbgTraceGetFileName>:
 * @param  *fullPath Fullpath string (path + filename)
 * @retval char* Pointer on filename string
 */

const char *DbgTraceGetFileName(const char *fullpath)
{
 800f1b2:	b580      	push	{r7, lr}
 800f1b4:	b084      	sub	sp, #16
 800f1b6:	af00      	add	r7, sp, #0
 800f1b8:	6078      	str	r0, [r7, #4]
  const char *ret = fullpath;
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	60fb      	str	r3, [r7, #12]

  if (strrchr(fullpath, '\\') != NULL)
 800f1be:	215c      	movs	r1, #92	@ 0x5c
 800f1c0:	6878      	ldr	r0, [r7, #4]
 800f1c2:	f002 ffb5 	bl	8012130 <strrchr>
 800f1c6:	4603      	mov	r3, r0
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d007      	beq.n	800f1dc <DbgTraceGetFileName+0x2a>
  {
    ret = strrchr(fullpath, '\\') + 1;
 800f1cc:	215c      	movs	r1, #92	@ 0x5c
 800f1ce:	6878      	ldr	r0, [r7, #4]
 800f1d0:	f002 ffae 	bl	8012130 <strrchr>
 800f1d4:	4603      	mov	r3, r0
 800f1d6:	3301      	adds	r3, #1
 800f1d8:	60fb      	str	r3, [r7, #12]
 800f1da:	e00d      	b.n	800f1f8 <DbgTraceGetFileName+0x46>
  }
  else if (strrchr(fullpath, '/') != NULL)
 800f1dc:	212f      	movs	r1, #47	@ 0x2f
 800f1de:	6878      	ldr	r0, [r7, #4]
 800f1e0:	f002 ffa6 	bl	8012130 <strrchr>
 800f1e4:	4603      	mov	r3, r0
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d006      	beq.n	800f1f8 <DbgTraceGetFileName+0x46>
  {
    ret = strrchr(fullpath, '/') + 1;
 800f1ea:	212f      	movs	r1, #47	@ 0x2f
 800f1ec:	6878      	ldr	r0, [r7, #4]
 800f1ee:	f002 ff9f 	bl	8012130 <strrchr>
 800f1f2:	4603      	mov	r3, r0
 800f1f4:	3301      	adds	r3, #1
 800f1f6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800f1f8:	68fb      	ldr	r3, [r7, #12]
}
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	3710      	adds	r7, #16
 800f1fe:	46bd      	mov	sp, r7
 800f200:	bd80      	pop	{r7, pc}
	...

0800f204 <DbgTraceInit>:
#endif
}
#endif

void DbgTraceInit( void )
{
 800f204:	b580      	push	{r7, lr}
 800f206:	b082      	sub	sp, #8
 800f208:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800f20a:	f7f1 ff76 	bl	80010fa <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800f20e:	2302      	movs	r3, #2
 800f210:	9300      	str	r3, [sp, #0]
 800f212:	2300      	movs	r3, #0
 800f214:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800f218:	4903      	ldr	r1, [pc, #12]	@ (800f228 <DbgTraceInit+0x24>)
 800f21a:	4804      	ldr	r0, [pc, #16]	@ (800f22c <DbgTraceInit+0x28>)
 800f21c:	f000 ff38 	bl	8010090 <CircularQueue_Init>
#endif 
#endif
  return;
 800f220:	bf00      	nop
}
 800f222:	46bd      	mov	sp, r7
 800f224:	bd80      	pop	{r7, pc}
 800f226:	bf00      	nop
 800f228:	20000e54 	.word	0x20000e54
 800f22c:	20000e34 	.word	0x20000e34

0800f230 <_write>:
{
  return ( DbgTraceWrite(handle, buf, bufSize) );
}
*/
int _write(int fd, char *ptr, int len)
{
 800f230:	b580      	push	{r7, lr}
 800f232:	b084      	sub	sp, #16
 800f234:	af00      	add	r7, sp, #0
 800f236:	60f8      	str	r0, [r7, #12]
 800f238:	60b9      	str	r1, [r7, #8]
 800f23a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (unsigned char*)ptr, len, HAL_MAX_DELAY);
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	b29a      	uxth	r2, r3
 800f240:	f04f 33ff 	mov.w	r3, #4294967295
 800f244:	68b9      	ldr	r1, [r7, #8]
 800f246:	4804      	ldr	r0, [pc, #16]	@ (800f258 <_write+0x28>)
 800f248:	f7fd fb58 	bl	800c8fc <HAL_UART_Transmit>
	return len;
 800f24c:	687b      	ldr	r3, [r7, #4]
}
 800f24e:	4618      	mov	r0, r3
 800f250:	3710      	adds	r7, #16
 800f252:	46bd      	mov	sp, r7
 800f254:	bd80      	pop	{r7, pc}
 800f256:	bf00      	nop
 800f258:	20000664 	.word	0x20000664

0800f25c <DIS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void DIS_Init(void)
{
 800f25c:	b580      	push	{r7, lr}
 800f25e:	b088      	sub	sp, #32
 800f260:	af06      	add	r7, sp, #24
  uint16_t uuid;
  tBleStatus hciCmdResult;

  memset ( &DIS_Context, 0, sizeof(DIS_Context_t) );
 800f262:	2204      	movs	r2, #4
 800f264:	2100      	movs	r1, #0
 800f266:	4816      	ldr	r0, [pc, #88]	@ (800f2c0 <DIS_Init+0x64>)
 800f268:	f002 ff5a 	bl	8012120 <memset>
   */

  /**
   *  Add Device Information Service
   */
  uuid = DEVICE_INFORMATION_SERVICE_UUID;
 800f26c:	f641 030a 	movw	r3, #6154	@ 0x180a
 800f270:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_service(UUID_TYPE_16,
 800f272:	1d39      	adds	r1, r7, #4
 800f274:	4b12      	ldr	r3, [pc, #72]	@ (800f2c0 <DIS_Init+0x64>)
 800f276:	9300      	str	r3, [sp, #0]
 800f278:	2303      	movs	r3, #3
 800f27a:	2201      	movs	r2, #1
 800f27c:	2001      	movs	r0, #1
 800f27e:	f7ff fa04 	bl	800e68a <aci_gatt_add_service>
 800f282:	4603      	mov	r3, r0
 800f284:	71fb      	strb	r3, [r7, #7]

#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0)
  /**
   *  Add Manufacturer Name String Characteristic
   */
  uuid = MANUFACTURER_NAME_UUID;
 800f286:	f642 2329 	movw	r3, #10793	@ 0x2a29
 800f28a:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle,
 800f28c:	4b0c      	ldr	r3, [pc, #48]	@ (800f2c0 <DIS_Init+0x64>)
 800f28e:	8818      	ldrh	r0, [r3, #0]
 800f290:	1d3a      	adds	r2, r7, #4
 800f292:	4b0c      	ldr	r3, [pc, #48]	@ (800f2c4 <DIS_Init+0x68>)
 800f294:	9305      	str	r3, [sp, #20]
 800f296:	2301      	movs	r3, #1
 800f298:	9304      	str	r3, [sp, #16]
 800f29a:	230a      	movs	r3, #10
 800f29c:	9303      	str	r3, [sp, #12]
 800f29e:	2300      	movs	r3, #0
 800f2a0:	9302      	str	r3, [sp, #8]
 800f2a2:	2300      	movs	r3, #0
 800f2a4:	9301      	str	r3, [sp, #4]
 800f2a6:	2302      	movs	r3, #2
 800f2a8:	9300      	str	r3, [sp, #0]
 800f2aa:	2320      	movs	r3, #32
 800f2ac:	2101      	movs	r1, #1
 800f2ae:	f7ff fac2 	bl	800e836 <aci_gatt_add_char>
 800f2b2:	4603      	mov	r3, r0
 800f2b4:	71fb      	strb	r3, [r7, #7]
    BLE_DBG_DIS_MSG ("FAILED to add PNP ID Characteristic, Error: %02X !!\n", 
                hciCmdResult);
  }
#endif
      
  return;
 800f2b6:	bf00      	nop
}
 800f2b8:	3708      	adds	r7, #8
 800f2ba:	46bd      	mov	sp, r7
 800f2bc:	bd80      	pop	{r7, pc}
 800f2be:	bf00      	nop
 800f2c0:	200003ec 	.word	0x200003ec
 800f2c4:	200003ee 	.word	0x200003ee

0800f2c8 <DIS_UpdateChar>:
 * @brief  Characteristic update
 * @param  UUID: UUID of the characteristic
 * @retval None
 */
tBleStatus DIS_UpdateChar(uint16_t UUID, DIS_Data_t *pPData)
{
 800f2c8:	b580      	push	{r7, lr}
 800f2ca:	b086      	sub	sp, #24
 800f2cc:	af02      	add	r7, sp, #8
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	6039      	str	r1, [r7, #0]
 800f2d2:	80fb      	strh	r3, [r7, #6]
  tBleStatus return_value;

  switch(UUID)
 800f2d4:	88fb      	ldrh	r3, [r7, #6]
 800f2d6:	f642 2229 	movw	r2, #10793	@ 0x2a29
 800f2da:	4293      	cmp	r3, r2
 800f2dc:	d10f      	bne.n	800f2fe <DIS_UpdateChar+0x36>
  {
#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0)
    case MANUFACTURER_NAME_UUID:
      return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle,
 800f2de:	4b0c      	ldr	r3, [pc, #48]	@ (800f310 <DIS_UpdateChar+0x48>)
 800f2e0:	8818      	ldrh	r0, [r3, #0]
 800f2e2:	4b0b      	ldr	r3, [pc, #44]	@ (800f310 <DIS_UpdateChar+0x48>)
 800f2e4:	8859      	ldrh	r1, [r3, #2]
 800f2e6:	683b      	ldr	r3, [r7, #0]
 800f2e8:	791a      	ldrb	r2, [r3, #4]
                                                DIS_Context.ManufacturerNameStringCharHdle,
                                                0,
                                                pPData->Length,
                                                (uint8_t *)pPData->pPayload);
 800f2ea:	683b      	ldr	r3, [r7, #0]
 800f2ec:	681b      	ldr	r3, [r3, #0]
      return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle,
 800f2ee:	9300      	str	r3, [sp, #0]
 800f2f0:	4613      	mov	r3, r2
 800f2f2:	2200      	movs	r2, #0
 800f2f4:	f7ff fba7 	bl	800ea46 <aci_gatt_update_char_value>
 800f2f8:	4603      	mov	r3, r0
 800f2fa:	73fb      	strb	r3, [r7, #15]
      break;
 800f2fc:	e002      	b.n	800f304 <DIS_UpdateChar+0x3c>
                                                (uint8_t *)pPData->pPayload);
      break;
#endif

    default:
      return_value = BLE_STATUS_ERROR;
 800f2fe:	2397      	movs	r3, #151	@ 0x97
 800f300:	73fb      	strb	r3, [r7, #15]
      break;
 800f302:	bf00      	nop
  }

  return return_value;
 800f304:	7bfb      	ldrb	r3, [r7, #15]
}/* end DIS_UpdateChar() */
 800f306:	4618      	mov	r0, r3
 800f308:	3710      	adds	r7, #16
 800f30a:	46bd      	mov	sp, r7
 800f30c:	bd80      	pop	{r7, pc}
 800f30e:	bf00      	nop
 800f310:	200003ec 	.word	0x200003ec

0800f314 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b082      	sub	sp, #8
 800f318:	af00      	add	r7, sp, #0
 800f31a:	6078      	str	r0, [r7, #4]
 800f31c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800f31e:	683b      	ldr	r3, [r7, #0]
 800f320:	685b      	ldr	r3, [r3, #4]
 800f322:	4a08      	ldr	r2, [pc, #32]	@ (800f344 <hci_init+0x30>)
 800f324:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800f326:	4a08      	ldr	r2, [pc, #32]	@ (800f348 <hci_init+0x34>)
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800f32c:	4806      	ldr	r0, [pc, #24]	@ (800f348 <hci_init+0x34>)
 800f32e:	f000 f979 	bl	800f624 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800f332:	683b      	ldr	r3, [r7, #0]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	4618      	mov	r0, r3
 800f338:	f000 f8da 	bl	800f4f0 <TlInit>

  return;
 800f33c:	bf00      	nop
}
 800f33e:	3708      	adds	r7, #8
 800f340:	46bd      	mov	sp, r7
 800f342:	bd80      	pop	{r7, pc}
 800f344:	20001e7c 	.word	0x20001e7c
 800f348:	20001e54 	.word	0x20001e54

0800f34c <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800f34c:	b580      	push	{r7, lr}
 800f34e:	b084      	sub	sp, #16
 800f350:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800f352:	4822      	ldr	r0, [pc, #136]	@ (800f3dc <hci_user_evt_proc+0x90>)
 800f354:	f000 fdee 	bl	800ff34 <LST_is_empty>
 800f358:	4603      	mov	r3, r0
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d12b      	bne.n	800f3b6 <hci_user_evt_proc+0x6a>
 800f35e:	4b20      	ldr	r3, [pc, #128]	@ (800f3e0 <hci_user_evt_proc+0x94>)
 800f360:	781b      	ldrb	r3, [r3, #0]
 800f362:	2b00      	cmp	r3, #0
 800f364:	d027      	beq.n	800f3b6 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800f366:	f107 030c 	add.w	r3, r7, #12
 800f36a:	4619      	mov	r1, r3
 800f36c:	481b      	ldr	r0, [pc, #108]	@ (800f3dc <hci_user_evt_proc+0x90>)
 800f36e:	f000 fe70 	bl	8010052 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800f372:	4b1c      	ldr	r3, [pc, #112]	@ (800f3e4 <hci_user_evt_proc+0x98>)
 800f374:	69db      	ldr	r3, [r3, #28]
 800f376:	2b00      	cmp	r3, #0
 800f378:	d00c      	beq.n	800f394 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800f37e:	2301      	movs	r3, #1
 800f380:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800f382:	4b18      	ldr	r3, [pc, #96]	@ (800f3e4 <hci_user_evt_proc+0x98>)
 800f384:	69db      	ldr	r3, [r3, #28]
 800f386:	1d3a      	adds	r2, r7, #4
 800f388:	4610      	mov	r0, r2
 800f38a:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800f38c:	793a      	ldrb	r2, [r7, #4]
 800f38e:	4b14      	ldr	r3, [pc, #80]	@ (800f3e0 <hci_user_evt_proc+0x94>)
 800f390:	701a      	strb	r2, [r3, #0]
 800f392:	e002      	b.n	800f39a <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800f394:	4b12      	ldr	r3, [pc, #72]	@ (800f3e0 <hci_user_evt_proc+0x94>)
 800f396:	2201      	movs	r2, #1
 800f398:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800f39a:	4b11      	ldr	r3, [pc, #68]	@ (800f3e0 <hci_user_evt_proc+0x94>)
 800f39c:	781b      	ldrb	r3, [r3, #0]
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d004      	beq.n	800f3ac <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	4618      	mov	r0, r3
 800f3a6:	f001 f93f 	bl	8010628 <TL_MM_EvtDone>
 800f3aa:	e004      	b.n	800f3b6 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	4619      	mov	r1, r3
 800f3b0:	480a      	ldr	r0, [pc, #40]	@ (800f3dc <hci_user_evt_proc+0x90>)
 800f3b2:	f000 fde1 	bl	800ff78 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800f3b6:	4809      	ldr	r0, [pc, #36]	@ (800f3dc <hci_user_evt_proc+0x90>)
 800f3b8:	f000 fdbc 	bl	800ff34 <LST_is_empty>
 800f3bc:	4603      	mov	r3, r0
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d107      	bne.n	800f3d2 <hci_user_evt_proc+0x86>
 800f3c2:	4b07      	ldr	r3, [pc, #28]	@ (800f3e0 <hci_user_evt_proc+0x94>)
 800f3c4:	781b      	ldrb	r3, [r3, #0]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d003      	beq.n	800f3d2 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800f3ca:	4804      	ldr	r0, [pc, #16]	@ (800f3dc <hci_user_evt_proc+0x90>)
 800f3cc:	f7f5 fc89 	bl	8004ce2 <hci_notify_asynch_evt>
  }


  return;
 800f3d0:	bf00      	nop
 800f3d2:	bf00      	nop
}
 800f3d4:	3710      	adds	r7, #16
 800f3d6:	46bd      	mov	sp, r7
 800f3d8:	bd80      	pop	{r7, pc}
 800f3da:	bf00      	nop
 800f3dc:	200003f4 	.word	0x200003f4
 800f3e0:	20000400 	.word	0x20000400
 800f3e4:	20001e54 	.word	0x20001e54

0800f3e8 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800f3e8:	b580      	push	{r7, lr}
 800f3ea:	b088      	sub	sp, #32
 800f3ec:	af00      	add	r7, sp, #0
 800f3ee:	6078      	str	r0, [r7, #4]
 800f3f0:	460b      	mov	r3, r1
 800f3f2:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800f3f4:	2000      	movs	r0, #0
 800f3f6:	f000 f8d1 	bl	800f59c <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	885b      	ldrh	r3, [r3, #2]
 800f402:	b21b      	sxth	r3, r3
 800f404:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f408:	b21a      	sxth	r2, r3
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	881b      	ldrh	r3, [r3, #0]
 800f40e:	029b      	lsls	r3, r3, #10
 800f410:	b21b      	sxth	r3, r3
 800f412:	4313      	orrs	r3, r2
 800f414:	b21b      	sxth	r3, r3
 800f416:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800f418:	4b33      	ldr	r3, [pc, #204]	@ (800f4e8 <hci_send_req+0x100>)
 800f41a:	2201      	movs	r2, #1
 800f41c:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	68db      	ldr	r3, [r3, #12]
 800f422:	b2d9      	uxtb	r1, r3
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	689a      	ldr	r2, [r3, #8]
 800f428:	8bbb      	ldrh	r3, [r7, #28]
 800f42a:	4618      	mov	r0, r3
 800f42c:	f000 f890 	bl	800f550 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800f430:	e04e      	b.n	800f4d0 <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800f432:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800f436:	f7f5 fc6b 	bl	8004d10 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800f43a:	e043      	b.n	800f4c4 <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800f43c:	f107 030c 	add.w	r3, r7, #12
 800f440:	4619      	mov	r1, r3
 800f442:	482a      	ldr	r0, [pc, #168]	@ (800f4ec <hci_send_req+0x104>)
 800f444:	f000 fe05 	bl	8010052 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	7a5b      	ldrb	r3, [r3, #9]
 800f44c:	2b0f      	cmp	r3, #15
 800f44e:	d114      	bne.n	800f47a <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	330b      	adds	r3, #11
 800f454:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800f456:	693b      	ldr	r3, [r7, #16]
 800f458:	885b      	ldrh	r3, [r3, #2]
 800f45a:	b29b      	uxth	r3, r3
 800f45c:	8bba      	ldrh	r2, [r7, #28]
 800f45e:	429a      	cmp	r2, r3
 800f460:	d104      	bne.n	800f46c <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	691b      	ldr	r3, [r3, #16]
 800f466:	693a      	ldr	r2, [r7, #16]
 800f468:	7812      	ldrb	r2, [r2, #0]
 800f46a:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800f46c:	693b      	ldr	r3, [r7, #16]
 800f46e:	785b      	ldrb	r3, [r3, #1]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d027      	beq.n	800f4c4 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800f474:	2301      	movs	r3, #1
 800f476:	77fb      	strb	r3, [r7, #31]
 800f478:	e024      	b.n	800f4c4 <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	330b      	adds	r3, #11
 800f47e:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800f480:	69bb      	ldr	r3, [r7, #24]
 800f482:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800f486:	b29b      	uxth	r3, r3
 800f488:	8bba      	ldrh	r2, [r7, #28]
 800f48a:	429a      	cmp	r2, r3
 800f48c:	d114      	bne.n	800f4b8 <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	7a9b      	ldrb	r3, [r3, #10]
 800f492:	3b03      	subs	r3, #3
 800f494:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	695a      	ldr	r2, [r3, #20]
 800f49a:	7dfb      	ldrb	r3, [r7, #23]
 800f49c:	429a      	cmp	r2, r3
 800f49e:	bfa8      	it	ge
 800f4a0:	461a      	movge	r2, r3
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	6918      	ldr	r0, [r3, #16]
 800f4aa:	69bb      	ldr	r3, [r7, #24]
 800f4ac:	1cd9      	adds	r1, r3, #3
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	695b      	ldr	r3, [r3, #20]
 800f4b2:	461a      	mov	r2, r3
 800f4b4:	f002 fed9 	bl	801226a <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800f4b8:	69bb      	ldr	r3, [r7, #24]
 800f4ba:	781b      	ldrb	r3, [r3, #0]
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d001      	beq.n	800f4c4 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800f4c0:	2301      	movs	r3, #1
 800f4c2:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800f4c4:	4809      	ldr	r0, [pc, #36]	@ (800f4ec <hci_send_req+0x104>)
 800f4c6:	f000 fd35 	bl	800ff34 <LST_is_empty>
 800f4ca:	4603      	mov	r3, r0
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d0b5      	beq.n	800f43c <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800f4d0:	7ffb      	ldrb	r3, [r7, #31]
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d0ad      	beq.n	800f432 <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800f4d6:	2001      	movs	r0, #1
 800f4d8:	f000 f860 	bl	800f59c <NotifyCmdStatus>

  return 0;
 800f4dc:	2300      	movs	r3, #0
}
 800f4de:	4618      	mov	r0, r3
 800f4e0:	3720      	adds	r7, #32
 800f4e2:	46bd      	mov	sp, r7
 800f4e4:	bd80      	pop	{r7, pc}
 800f4e6:	bf00      	nop
 800f4e8:	20001e80 	.word	0x20001e80
 800f4ec:	20001e74 	.word	0x20001e74

0800f4f0 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b086      	sub	sp, #24
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800f4f8:	480f      	ldr	r0, [pc, #60]	@ (800f538 <TlInit+0x48>)
 800f4fa:	f000 fd0b 	bl	800ff14 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800f4fe:	4a0f      	ldr	r2, [pc, #60]	@ (800f53c <TlInit+0x4c>)
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800f504:	480e      	ldr	r0, [pc, #56]	@ (800f540 <TlInit+0x50>)
 800f506:	f000 fd05 	bl	800ff14 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800f50a:	4b0e      	ldr	r3, [pc, #56]	@ (800f544 <TlInit+0x54>)
 800f50c:	2201      	movs	r2, #1
 800f50e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800f510:	4b0d      	ldr	r3, [pc, #52]	@ (800f548 <TlInit+0x58>)
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d00a      	beq.n	800f52e <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800f51c:	4b0b      	ldr	r3, [pc, #44]	@ (800f54c <TlInit+0x5c>)
 800f51e:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800f520:	4b09      	ldr	r3, [pc, #36]	@ (800f548 <TlInit+0x58>)
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	f107 0208 	add.w	r2, r7, #8
 800f528:	4610      	mov	r0, r2
 800f52a:	4798      	blx	r3
  }

  return;
 800f52c:	bf00      	nop
 800f52e:	bf00      	nop
}
 800f530:	3718      	adds	r7, #24
 800f532:	46bd      	mov	sp, r7
 800f534:	bd80      	pop	{r7, pc}
 800f536:	bf00      	nop
 800f538:	20001e74 	.word	0x20001e74
 800f53c:	200003fc 	.word	0x200003fc
 800f540:	200003f4 	.word	0x200003f4
 800f544:	20000400 	.word	0x20000400
 800f548:	20001e54 	.word	0x20001e54
 800f54c:	0800f5dd 	.word	0x0800f5dd

0800f550 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b082      	sub	sp, #8
 800f554:	af00      	add	r7, sp, #0
 800f556:	4603      	mov	r3, r0
 800f558:	603a      	str	r2, [r7, #0]
 800f55a:	80fb      	strh	r3, [r7, #6]
 800f55c:	460b      	mov	r3, r1
 800f55e:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800f560:	4b0c      	ldr	r3, [pc, #48]	@ (800f594 <SendCmd+0x44>)
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	88fa      	ldrh	r2, [r7, #6]
 800f566:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800f56a:	4b0a      	ldr	r3, [pc, #40]	@ (800f594 <SendCmd+0x44>)
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	797a      	ldrb	r2, [r7, #5]
 800f570:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800f572:	4b08      	ldr	r3, [pc, #32]	@ (800f594 <SendCmd+0x44>)
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	330c      	adds	r3, #12
 800f578:	797a      	ldrb	r2, [r7, #5]
 800f57a:	6839      	ldr	r1, [r7, #0]
 800f57c:	4618      	mov	r0, r3
 800f57e:	f002 fe74 	bl	801226a <memcpy>

  hciContext.io.Send(0,0);
 800f582:	4b05      	ldr	r3, [pc, #20]	@ (800f598 <SendCmd+0x48>)
 800f584:	691b      	ldr	r3, [r3, #16]
 800f586:	2100      	movs	r1, #0
 800f588:	2000      	movs	r0, #0
 800f58a:	4798      	blx	r3

  return;
 800f58c:	bf00      	nop
}
 800f58e:	3708      	adds	r7, #8
 800f590:	46bd      	mov	sp, r7
 800f592:	bd80      	pop	{r7, pc}
 800f594:	200003fc 	.word	0x200003fc
 800f598:	20001e54 	.word	0x20001e54

0800f59c <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800f59c:	b580      	push	{r7, lr}
 800f59e:	b082      	sub	sp, #8
 800f5a0:	af00      	add	r7, sp, #0
 800f5a2:	4603      	mov	r3, r0
 800f5a4:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800f5a6:	79fb      	ldrb	r3, [r7, #7]
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d108      	bne.n	800f5be <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800f5ac:	4b0a      	ldr	r3, [pc, #40]	@ (800f5d8 <NotifyCmdStatus+0x3c>)
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d00d      	beq.n	800f5d0 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800f5b4:	4b08      	ldr	r3, [pc, #32]	@ (800f5d8 <NotifyCmdStatus+0x3c>)
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	2000      	movs	r0, #0
 800f5ba:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800f5bc:	e008      	b.n	800f5d0 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800f5be:	4b06      	ldr	r3, [pc, #24]	@ (800f5d8 <NotifyCmdStatus+0x3c>)
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d004      	beq.n	800f5d0 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800f5c6:	4b04      	ldr	r3, [pc, #16]	@ (800f5d8 <NotifyCmdStatus+0x3c>)
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	2001      	movs	r0, #1
 800f5cc:	4798      	blx	r3
  return;
 800f5ce:	bf00      	nop
 800f5d0:	bf00      	nop
}
 800f5d2:	3708      	adds	r7, #8
 800f5d4:	46bd      	mov	sp, r7
 800f5d6:	bd80      	pop	{r7, pc}
 800f5d8:	20001e7c 	.word	0x20001e7c

0800f5dc <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800f5dc:	b580      	push	{r7, lr}
 800f5de:	b082      	sub	sp, #8
 800f5e0:	af00      	add	r7, sp, #0
 800f5e2:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	7a5b      	ldrb	r3, [r3, #9]
 800f5e8:	2b0f      	cmp	r3, #15
 800f5ea:	d003      	beq.n	800f5f4 <TlEvtReceived+0x18>
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	7a5b      	ldrb	r3, [r3, #9]
 800f5f0:	2b0e      	cmp	r3, #14
 800f5f2:	d107      	bne.n	800f604 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800f5f4:	6879      	ldr	r1, [r7, #4]
 800f5f6:	4809      	ldr	r0, [pc, #36]	@ (800f61c <TlEvtReceived+0x40>)
 800f5f8:	f000 fce4 	bl	800ffc4 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800f5fc:	2000      	movs	r0, #0
 800f5fe:	f7f5 fb7c 	bl	8004cfa <hci_cmd_resp_release>
 800f602:	e006      	b.n	800f612 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800f604:	6879      	ldr	r1, [r7, #4]
 800f606:	4806      	ldr	r0, [pc, #24]	@ (800f620 <TlEvtReceived+0x44>)
 800f608:	f000 fcdc 	bl	800ffc4 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800f60c:	4804      	ldr	r0, [pc, #16]	@ (800f620 <TlEvtReceived+0x44>)
 800f60e:	f7f5 fb68 	bl	8004ce2 <hci_notify_asynch_evt>
  }

  return;
 800f612:	bf00      	nop
}
 800f614:	3708      	adds	r7, #8
 800f616:	46bd      	mov	sp, r7
 800f618:	bd80      	pop	{r7, pc}
 800f61a:	bf00      	nop
 800f61c:	20001e74 	.word	0x20001e74
 800f620:	200003f4 	.word	0x200003f4

0800f624 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800f624:	b480      	push	{r7}
 800f626:	b083      	sub	sp, #12
 800f628:	af00      	add	r7, sp, #0
 800f62a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	4a05      	ldr	r2, [pc, #20]	@ (800f644 <hci_register_io_bus+0x20>)
 800f630:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	4a04      	ldr	r2, [pc, #16]	@ (800f648 <hci_register_io_bus+0x24>)
 800f636:	611a      	str	r2, [r3, #16]

  return;
 800f638:	bf00      	nop
}
 800f63a:	370c      	adds	r7, #12
 800f63c:	46bd      	mov	sp, r7
 800f63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f642:	4770      	bx	lr
 800f644:	080103a1 	.word	0x080103a1
 800f648:	08010409 	.word	0x08010409

0800f64c <printArrtoHex>:
#endif
static tBleStatus Update_Char_Measurement(HRS_MeasVal_t *pMeasurement );
static SVCCTL_EvtAckStatus_t HeartRate_Event_Handler(void *Event);


void printArrtoHex(uint8_t* buf, uint16_t len){
 800f64c:	b580      	push	{r7, lr}
 800f64e:	b084      	sub	sp, #16
 800f650:	af00      	add	r7, sp, #0
 800f652:	6078      	str	r0, [r7, #4]
 800f654:	460b      	mov	r3, r1
 800f656:	807b      	strh	r3, [r7, #2]
    printf("Array contents in hex:\r\n");
 800f658:	4813      	ldr	r0, [pc, #76]	@ (800f6a8 <printArrtoHex+0x5c>)
 800f65a:	f002 fc61 	bl	8011f20 <puts>
    for (int i = 0; i < len; i++) {
 800f65e:	2300      	movs	r3, #0
 800f660:	60fb      	str	r3, [r7, #12]
 800f662:	e018      	b.n	800f696 <printArrtoHex+0x4a>
        printf("0x%02X ", buf[i]);
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	687a      	ldr	r2, [r7, #4]
 800f668:	4413      	add	r3, r2
 800f66a:	781b      	ldrb	r3, [r3, #0]
 800f66c:	4619      	mov	r1, r3
 800f66e:	480f      	ldr	r0, [pc, #60]	@ (800f6ac <printArrtoHex+0x60>)
 800f670:	f002 fbee 	bl	8011e50 <iprintf>
        if ((i + 1) % 16 == 0 || i == len - 1) {
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	3301      	adds	r3, #1
 800f678:	f003 030f 	and.w	r3, r3, #15
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d004      	beq.n	800f68a <printArrtoHex+0x3e>
 800f680:	887b      	ldrh	r3, [r7, #2]
 800f682:	3b01      	subs	r3, #1
 800f684:	68fa      	ldr	r2, [r7, #12]
 800f686:	429a      	cmp	r2, r3
 800f688:	d102      	bne.n	800f690 <printArrtoHex+0x44>
            printf("\r\n");
 800f68a:	4809      	ldr	r0, [pc, #36]	@ (800f6b0 <printArrtoHex+0x64>)
 800f68c:	f002 fc48 	bl	8011f20 <puts>
    for (int i = 0; i < len; i++) {
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	3301      	adds	r3, #1
 800f694:	60fb      	str	r3, [r7, #12]
 800f696:	887b      	ldrh	r3, [r7, #2]
 800f698:	68fa      	ldr	r2, [r7, #12]
 800f69a:	429a      	cmp	r2, r3
 800f69c:	dbe2      	blt.n	800f664 <printArrtoHex+0x18>
        }
    }

}
 800f69e:	bf00      	nop
 800f6a0:	bf00      	nop
 800f6a2:	3710      	adds	r7, #16
 800f6a4:	46bd      	mov	sp, r7
 800f6a6:	bd80      	pop	{r7, pc}
 800f6a8:	08015a68 	.word	0x08015a68
 800f6ac:	08015a80 	.word	0x08015a80
 800f6b0:	08015a88 	.word	0x08015a88

0800f6b4 <HeartRate_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t HeartRate_Event_Handler(void *Event)
{
 800f6b4:	b580      	push	{r7, lr}
 800f6b6:	b08e      	sub	sp, #56	@ 0x38
 800f6b8:	af02      	add	r7, sp, #8
 800f6ba:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  HRS_App_Notification_evt_t Notification;
  
  return_value = SVCCTL_EvtNotAck;
 800f6bc:	2300      	movs	r3, #0
 800f6be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	3301      	adds	r3, #1
 800f6c6:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch(event_pckt->evt)
 800f6c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6ca:	781b      	ldrb	r3, [r3, #0]
 800f6cc:	2bff      	cmp	r3, #255	@ 0xff
 800f6ce:	f040 808c 	bne.w	800f7ea <HeartRate_Event_Handler+0x136>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800f6d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6d4:	3302      	adds	r3, #2
 800f6d6:	627b      	str	r3, [r7, #36]	@ 0x24
      switch(blecore_evt->ecode)
 800f6d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6da:	881b      	ldrh	r3, [r3, #0]
 800f6dc:	b29b      	uxth	r3, r3
 800f6de:	f640 4201 	movw	r2, #3073	@ 0xc01
 800f6e2:	4293      	cmp	r3, r2
 800f6e4:	d03e      	beq.n	800f764 <HeartRate_Event_Handler+0xb0>
 800f6e6:	f640 4213 	movw	r2, #3091	@ 0xc13
 800f6ea:	4293      	cmp	r3, r2
 800f6ec:	d177      	bne.n	800f7de <HeartRate_Event_Handler+0x12a>
#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
        case ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE:
        {
          aci_gatt_write_permit_req_event_rp0 * write_perm_req;

          BLE_DBG_HRS_MSG("ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE\r\n");
 800f6ee:	4842      	ldr	r0, [pc, #264]	@ (800f7f8 <HeartRate_Event_Handler+0x144>)
 800f6f0:	f7ff fd5f 	bl	800f1b2 <DbgTraceGetFileName>
 800f6f4:	4601      	mov	r1, r0
 800f6f6:	237f      	movs	r3, #127	@ 0x7f
 800f6f8:	4a40      	ldr	r2, [pc, #256]	@ (800f7fc <HeartRate_Event_Handler+0x148>)
 800f6fa:	4841      	ldr	r0, [pc, #260]	@ (800f800 <HeartRate_Event_Handler+0x14c>)
 800f6fc:	f002 fba8 	bl	8011e50 <iprintf>
 800f700:	4840      	ldr	r0, [pc, #256]	@ (800f804 <HeartRate_Event_Handler+0x150>)
 800f702:	f002 fc0d 	bl	8011f20 <puts>
          write_perm_req = (aci_gatt_write_permit_req_event_rp0*)blecore_evt->data;
 800f706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f708:	3302      	adds	r3, #2
 800f70a:	623b      	str	r3, [r7, #32]

		  printArrtoHex(write_perm_req->Data, write_perm_req->Data_Length);
 800f70c:	6a3b      	ldr	r3, [r7, #32]
 800f70e:	1d5a      	adds	r2, r3, #5
 800f710:	6a3b      	ldr	r3, [r7, #32]
 800f712:	791b      	ldrb	r3, [r3, #4]
 800f714:	4619      	mov	r1, r3
 800f716:	4610      	mov	r0, r2
 800f718:	f7ff ff98 	bl	800f64c <printArrtoHex>

          if(write_perm_req->Attribute_Handle == (HRS_Context.ControlPointCharHdle + 1))
 800f71c:	6a3b      	ldr	r3, [r7, #32]
 800f71e:	885b      	ldrh	r3, [r3, #2]
 800f720:	b29b      	uxth	r3, r3
 800f722:	461a      	mov	r2, r3
 800f724:	4b38      	ldr	r3, [pc, #224]	@ (800f808 <HeartRate_Event_Handler+0x154>)
 800f726:	88db      	ldrh	r3, [r3, #6]
 800f728:	3301      	adds	r3, #1
 800f72a:	429a      	cmp	r2, r3
 800f72c:	d159      	bne.n	800f7e2 <HeartRate_Event_Handler+0x12e>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 800f72e:	2301      	movs	r3, #1
 800f730:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

//            if (write_perm_req->Data[0] == HRS_CNTL_POINT_RESET_ENERGY_EXPENDED)
            {
              /* received a correct value for HRM control point char */
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 800f734:	6a3b      	ldr	r3, [r7, #32]
 800f736:	881b      	ldrh	r3, [r3, #0]
 800f738:	b298      	uxth	r0, r3
 800f73a:	6a3b      	ldr	r3, [r7, #32]
 800f73c:	885b      	ldrh	r3, [r3, #2]
 800f73e:	b299      	uxth	r1, r3
 800f740:	6a3b      	ldr	r3, [r7, #32]
 800f742:	791b      	ldrb	r3, [r3, #4]
                                      write_perm_req->Attribute_Handle,
                                      0x00, /* write_status = 0 (no error))*/
                                      (uint8_t)HRS_CNTL_POINT_VALUE_IS_SUPPORTED, /* err_code */
                                      write_perm_req->Data_Length,
                                      (uint8_t *)&write_perm_req->Data[0]);
 800f744:	6a3a      	ldr	r2, [r7, #32]
 800f746:	3205      	adds	r2, #5
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 800f748:	9201      	str	r2, [sp, #4]
 800f74a:	9300      	str	r3, [sp, #0]
 800f74c:	2300      	movs	r3, #0
 800f74e:	2200      	movs	r2, #0
 800f750:	f7ff fa77 	bl	800ec42 <aci_gatt_write_resp>

              /**
               * Notify the application to Reset The Energy Expended Value
               */
              Notification.HRS_Evt_Opcode = HRS_RESET_ENERGY_EXPENDED_EVT;
 800f754:	2300      	movs	r3, #0
 800f756:	733b      	strb	r3, [r7, #12]
              HRS_Notification(&Notification);
 800f758:	f107 030c 	add.w	r3, r7, #12
 800f75c:	4618      	mov	r0, r3
 800f75e:	f7f5 fb2d 	bl	8004dbc <HRS_Notification>
                                      (uint8_t *)&write_perm_req->Data[0]);
            }
#endif
          }
        }
        break;
 800f762:	e03e      	b.n	800f7e2 <HeartRate_Event_Handler+0x12e>
#endif

        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
        {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800f764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f766:	3302      	adds	r3, #2
 800f768:	61fb      	str	r3, [r7, #28]
          if(attribute_modified->Attr_Handle == (HRS_Context.HeartRatemeasurementCharHdle + 2))
 800f76a:	69fb      	ldr	r3, [r7, #28]
 800f76c:	885b      	ldrh	r3, [r3, #2]
 800f76e:	b29b      	uxth	r3, r3
 800f770:	461a      	mov	r2, r3
 800f772:	4b25      	ldr	r3, [pc, #148]	@ (800f808 <HeartRate_Event_Handler+0x154>)
 800f774:	885b      	ldrh	r3, [r3, #2]
 800f776:	3302      	adds	r3, #2
 800f778:	429a      	cmp	r2, r3
 800f77a:	d134      	bne.n	800f7e6 <HeartRate_Event_Handler+0x132>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 800f77c:	2301      	movs	r3, #1
 800f77e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            /**
             * Notify the application to start measurement
             */
            if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800f782:	69fb      	ldr	r3, [r7, #28]
 800f784:	7a1b      	ldrb	r3, [r3, #8]
 800f786:	f003 0301 	and.w	r3, r3, #1
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d013      	beq.n	800f7b6 <HeartRate_Event_Handler+0x102>
            {
              BLE_DBG_HRS_MSG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE HRS_NOTIFICATION_ENABLED\r\n");
 800f78e:	481a      	ldr	r0, [pc, #104]	@ (800f7f8 <HeartRate_Event_Handler+0x144>)
 800f790:	f7ff fd0f 	bl	800f1b2 <DbgTraceGetFileName>
 800f794:	4601      	mov	r1, r0
 800f796:	23b5      	movs	r3, #181	@ 0xb5
 800f798:	4a18      	ldr	r2, [pc, #96]	@ (800f7fc <HeartRate_Event_Handler+0x148>)
 800f79a:	4819      	ldr	r0, [pc, #100]	@ (800f800 <HeartRate_Event_Handler+0x14c>)
 800f79c:	f002 fb58 	bl	8011e50 <iprintf>
 800f7a0:	481a      	ldr	r0, [pc, #104]	@ (800f80c <HeartRate_Event_Handler+0x158>)
 800f7a2:	f002 fbbd 	bl	8011f20 <puts>
              Notification.HRS_Evt_Opcode =HRS_NOTIFICATION_ENABLED;
 800f7a6:	2301      	movs	r3, #1
 800f7a8:	733b      	strb	r3, [r7, #12]
              HRS_Notification(&Notification);
 800f7aa:	f107 030c 	add.w	r3, r7, #12
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	f7f5 fb04 	bl	8004dbc <HRS_Notification>
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
              HRS_Notification(&Notification);
            }
#endif         
        }
        break;
 800f7b4:	e017      	b.n	800f7e6 <HeartRate_Event_Handler+0x132>
              BLE_DBG_HRS_MSG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE HRS_NOTIFICATION_DISABLED\r\n");
 800f7b6:	4810      	ldr	r0, [pc, #64]	@ (800f7f8 <HeartRate_Event_Handler+0x144>)
 800f7b8:	f7ff fcfb 	bl	800f1b2 <DbgTraceGetFileName>
 800f7bc:	4601      	mov	r1, r0
 800f7be:	23bb      	movs	r3, #187	@ 0xbb
 800f7c0:	4a0e      	ldr	r2, [pc, #56]	@ (800f7fc <HeartRate_Event_Handler+0x148>)
 800f7c2:	480f      	ldr	r0, [pc, #60]	@ (800f800 <HeartRate_Event_Handler+0x14c>)
 800f7c4:	f002 fb44 	bl	8011e50 <iprintf>
 800f7c8:	4811      	ldr	r0, [pc, #68]	@ (800f810 <HeartRate_Event_Handler+0x15c>)
 800f7ca:	f002 fba9 	bl	8011f20 <puts>
              Notification.HRS_Evt_Opcode =HRS_NOTIFICATION_DISABLED;
 800f7ce:	2302      	movs	r3, #2
 800f7d0:	733b      	strb	r3, [r7, #12]
              HRS_Notification(&Notification);
 800f7d2:	f107 030c 	add.w	r3, r7, #12
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	f7f5 faf0 	bl	8004dbc <HRS_Notification>
        break;
 800f7dc:	e003      	b.n	800f7e6 <HeartRate_Event_Handler+0x132>

        default:
          break;
 800f7de:	bf00      	nop
 800f7e0:	e004      	b.n	800f7ec <HeartRate_Event_Handler+0x138>
        break;
 800f7e2:	bf00      	nop
 800f7e4:	e002      	b.n	800f7ec <HeartRate_Event_Handler+0x138>
        break;
 800f7e6:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800f7e8:	e000      	b.n	800f7ec <HeartRate_Event_Handler+0x138>

    default:
      break;
 800f7ea:	bf00      	nop
  }

  return(return_value);
 800f7ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end HeartRate_Event_Handler */
 800f7f0:	4618      	mov	r0, r3
 800f7f2:	3730      	adds	r7, #48	@ 0x30
 800f7f4:	46bd      	mov	sp, r7
 800f7f6:	bd80      	pop	{r7, pc}
 800f7f8:	08015a8c 	.word	0x08015a8c
 800f7fc:	0801aa14 	.word	0x0801aa14
 800f800:	08015af4 	.word	0x08015af4
 800f804:	08015b10 	.word	0x08015b10
 800f808:	20000404 	.word	0x20000404
 800f80c:	08015b38 	.word	0x08015b38
 800f810:	08015b7c 	.word	0x08015b7c

0800f814 <HRS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void HRS_Init(void)
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b088      	sub	sp, #32
 800f818:	af06      	add	r7, sp, #24
  uint16_t uuid;
  tBleStatus hciCmdResult = BLE_STATUS_SUCCESS;
 800f81a:	2300      	movs	r3, #0
 800f81c:	71fb      	strb	r3, [r7, #7]

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(HeartRate_Event_Handler);
 800f81e:	4874      	ldr	r0, [pc, #464]	@ (800f9f0 <HRS_Init+0x1dc>)
 800f820:	f000 fd10 	bl	8010244 <SVCCTL_RegisterSvcHandler>
   *                                2 for hear rate measurement characteristic +
   *                                1 for client char configuration descriptor +
   *                                2 for body sensor location characteristic +
   *                                2 for control point characteristic
   */
  uuid = HEART_RATE_SERVICE_UUID;
 800f824:	f641 030d 	movw	r3, #6157	@ 0x180d
 800f828:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_service(UUID_TYPE_16,
 800f82a:	1d39      	adds	r1, r7, #4
 800f82c:	4b71      	ldr	r3, [pc, #452]	@ (800f9f4 <HRS_Init+0x1e0>)
 800f82e:	9300      	str	r3, [sp, #0]
 800f830:	2308      	movs	r3, #8
 800f832:	2201      	movs	r2, #1
 800f834:	2001      	movs	r0, #1
 800f836:	f7fe ff28 	bl	800e68a <aci_gatt_add_service>
 800f83a:	4603      	mov	r3, r0
 800f83c:	71fb      	strb	r3, [r7, #7]
                                   2+
#endif
                                   4,
                                   &(HRS_Context.HeartRateSvcHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 800f83e:	79fb      	ldrb	r3, [r7, #7]
 800f840:	2b00      	cmp	r3, #0
 800f842:	d110      	bne.n	800f866 <HRS_Init+0x52>
  {
    BLE_DBG_HRS_MSG ("Heart Rate Service (HRS) is added Successfully %04X\r\n",
 800f844:	486c      	ldr	r0, [pc, #432]	@ (800f9f8 <HRS_Init+0x1e4>)
 800f846:	f7ff fcb4 	bl	800f1b2 <DbgTraceGetFileName>
 800f84a:	4601      	mov	r1, r0
 800f84c:	f44f 73e2 	mov.w	r3, #452	@ 0x1c4
 800f850:	4a6a      	ldr	r2, [pc, #424]	@ (800f9fc <HRS_Init+0x1e8>)
 800f852:	486b      	ldr	r0, [pc, #428]	@ (800fa00 <HRS_Init+0x1ec>)
 800f854:	f002 fafc 	bl	8011e50 <iprintf>
 800f858:	4b66      	ldr	r3, [pc, #408]	@ (800f9f4 <HRS_Init+0x1e0>)
 800f85a:	881b      	ldrh	r3, [r3, #0]
 800f85c:	4619      	mov	r1, r3
 800f85e:	4869      	ldr	r0, [pc, #420]	@ (800fa04 <HRS_Init+0x1f0>)
 800f860:	f002 faf6 	bl	8011e50 <iprintf>
 800f864:	e00e      	b.n	800f884 <HRS_Init+0x70>
                        HRS_Context.HeartRateSvcHdle);
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Heart Rate Service (HRS), Error: %02X !!\r\n",
 800f866:	4864      	ldr	r0, [pc, #400]	@ (800f9f8 <HRS_Init+0x1e4>)
 800f868:	f7ff fca3 	bl	800f1b2 <DbgTraceGetFileName>
 800f86c:	4601      	mov	r1, r0
 800f86e:	f240 13c9 	movw	r3, #457	@ 0x1c9
 800f872:	4a62      	ldr	r2, [pc, #392]	@ (800f9fc <HRS_Init+0x1e8>)
 800f874:	4862      	ldr	r0, [pc, #392]	@ (800fa00 <HRS_Init+0x1ec>)
 800f876:	f002 faeb 	bl	8011e50 <iprintf>
 800f87a:	79fb      	ldrb	r3, [r7, #7]
 800f87c:	4619      	mov	r1, r3
 800f87e:	4862      	ldr	r0, [pc, #392]	@ (800fa08 <HRS_Init+0x1f4>)
 800f880:	f002 fae6 	bl	8011e50 <iprintf>
  }

  /**
   *  Add Heart Rate Measurement Characteristic
   */
  uuid = HEART_RATE_MEASURMENT_UUID;
 800f884:	f642 2337 	movw	r3, #10807	@ 0x2a37
 800f888:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 800f88a:	4b5a      	ldr	r3, [pc, #360]	@ (800f9f4 <HRS_Init+0x1e0>)
 800f88c:	8818      	ldrh	r0, [r3, #0]
 800f88e:	1d3a      	adds	r2, r7, #4
 800f890:	4b5e      	ldr	r3, [pc, #376]	@ (800fa0c <HRS_Init+0x1f8>)
 800f892:	9305      	str	r3, [sp, #20]
 800f894:	2301      	movs	r3, #1
 800f896:	9304      	str	r3, [sp, #16]
 800f898:	230a      	movs	r3, #10
 800f89a:	9303      	str	r3, [sp, #12]
 800f89c:	2300      	movs	r3, #0
 800f89e:	9302      	str	r3, [sp, #8]
 800f8a0:	2300      	movs	r3, #0
 800f8a2:	9301      	str	r3, [sp, #4]
 800f8a4:	2310      	movs	r3, #16
 800f8a6:	9300      	str	r3, [sp, #0]
 800f8a8:	2307      	movs	r3, #7
 800f8aa:	2101      	movs	r1, #1
 800f8ac:	f7fe ffc3 	bl	800e836 <aci_gatt_add_char>
 800f8b0:	4603      	mov	r3, r0
 800f8b2:	71fb      	strb	r3, [r7, #7]
                                   GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   1, /* isVariable */
                                   &(HRS_Context.HeartRatemeasurementCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 800f8b4:	79fb      	ldrb	r3, [r7, #7]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d110      	bne.n	800f8dc <HRS_Init+0xc8>
  {
    BLE_DBG_HRS_MSG ("Heart Rate Measurement Characteristic Added Successfully  %04X \r\n",
 800f8ba:	484f      	ldr	r0, [pc, #316]	@ (800f9f8 <HRS_Init+0x1e4>)
 800f8bc:	f7ff fc79 	bl	800f1b2 <DbgTraceGetFileName>
 800f8c0:	4601      	mov	r1, r0
 800f8c2:	f240 13e5 	movw	r3, #485	@ 0x1e5
 800f8c6:	4a4d      	ldr	r2, [pc, #308]	@ (800f9fc <HRS_Init+0x1e8>)
 800f8c8:	484d      	ldr	r0, [pc, #308]	@ (800fa00 <HRS_Init+0x1ec>)
 800f8ca:	f002 fac1 	bl	8011e50 <iprintf>
 800f8ce:	4b49      	ldr	r3, [pc, #292]	@ (800f9f4 <HRS_Init+0x1e0>)
 800f8d0:	885b      	ldrh	r3, [r3, #2]
 800f8d2:	4619      	mov	r1, r3
 800f8d4:	484e      	ldr	r0, [pc, #312]	@ (800fa10 <HRS_Init+0x1fc>)
 800f8d6:	f002 fabb 	bl	8011e50 <iprintf>
 800f8da:	e00e      	b.n	800f8fa <HRS_Init+0xe6>
                        HRS_Context.HeartRatemeasurementCharHdle);
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Heart Rate Measurement Characteristic, Error: %02X !!\r\n",
 800f8dc:	4846      	ldr	r0, [pc, #280]	@ (800f9f8 <HRS_Init+0x1e4>)
 800f8de:	f7ff fc68 	bl	800f1b2 <DbgTraceGetFileName>
 800f8e2:	4601      	mov	r1, r0
 800f8e4:	f44f 73f5 	mov.w	r3, #490	@ 0x1ea
 800f8e8:	4a44      	ldr	r2, [pc, #272]	@ (800f9fc <HRS_Init+0x1e8>)
 800f8ea:	4845      	ldr	r0, [pc, #276]	@ (800fa00 <HRS_Init+0x1ec>)
 800f8ec:	f002 fab0 	bl	8011e50 <iprintf>
 800f8f0:	79fb      	ldrb	r3, [r7, #7]
 800f8f2:	4619      	mov	r1, r3
 800f8f4:	4847      	ldr	r0, [pc, #284]	@ (800fa14 <HRS_Init+0x200>)
 800f8f6:	f002 faab 	bl	8011e50 <iprintf>

#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0)
  /**
   *  Add Body Sensor Location Characteristic
   */
  uuid = SENSOR_LOCATION_UUID;
 800f8fa:	f642 2338 	movw	r3, #10808	@ 0x2a38
 800f8fe:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 800f900:	4b3c      	ldr	r3, [pc, #240]	@ (800f9f4 <HRS_Init+0x1e0>)
 800f902:	8818      	ldrh	r0, [r3, #0]
 800f904:	1d3a      	adds	r2, r7, #4
 800f906:	4b44      	ldr	r3, [pc, #272]	@ (800fa18 <HRS_Init+0x204>)
 800f908:	9305      	str	r3, [sp, #20]
 800f90a:	2300      	movs	r3, #0
 800f90c:	9304      	str	r3, [sp, #16]
 800f90e:	230a      	movs	r3, #10
 800f910:	9303      	str	r3, [sp, #12]
 800f912:	2300      	movs	r3, #0
 800f914:	9302      	str	r3, [sp, #8]
 800f916:	2300      	movs	r3, #0
 800f918:	9301      	str	r3, [sp, #4]
 800f91a:	2302      	movs	r3, #2
 800f91c:	9300      	str	r3, [sp, #0]
 800f91e:	2301      	movs	r3, #1
 800f920:	2101      	movs	r1, #1
 800f922:	f7fe ff88 	bl	800e836 <aci_gatt_add_char>
 800f926:	4603      	mov	r3, r0
 800f928:	71fb      	strb	r3, [r7, #7]
                                   GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   0, /* isVariable: 0 */
                                   &(HRS_Context.BodySensorLocationCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 800f92a:	79fb      	ldrb	r3, [r7, #7]
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d110      	bne.n	800f952 <HRS_Init+0x13e>
  {
    BLE_DBG_HRS_MSG ("Sensor Location Characteristic Added Successfully  %04X \r\n",
 800f930:	4831      	ldr	r0, [pc, #196]	@ (800f9f8 <HRS_Init+0x1e4>)
 800f932:	f7ff fc3e 	bl	800f1b2 <DbgTraceGetFileName>
 800f936:	4601      	mov	r1, r0
 800f938:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f93c:	4a2f      	ldr	r2, [pc, #188]	@ (800f9fc <HRS_Init+0x1e8>)
 800f93e:	4830      	ldr	r0, [pc, #192]	@ (800fa00 <HRS_Init+0x1ec>)
 800f940:	f002 fa86 	bl	8011e50 <iprintf>
 800f944:	4b2b      	ldr	r3, [pc, #172]	@ (800f9f4 <HRS_Init+0x1e0>)
 800f946:	889b      	ldrh	r3, [r3, #4]
 800f948:	4619      	mov	r1, r3
 800f94a:	4834      	ldr	r0, [pc, #208]	@ (800fa1c <HRS_Init+0x208>)
 800f94c:	f002 fa80 	bl	8011e50 <iprintf>
 800f950:	e00e      	b.n	800f970 <HRS_Init+0x15c>
                        HRS_Context.BodySensorLocationCharHdle);
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Sensor Location Characteristic, Error: %02X !!\r\n",
 800f952:	4829      	ldr	r0, [pc, #164]	@ (800f9f8 <HRS_Init+0x1e4>)
 800f954:	f7ff fc2d 	bl	800f1b2 <DbgTraceGetFileName>
 800f958:	4601      	mov	r1, r0
 800f95a:	f240 2305 	movw	r3, #517	@ 0x205
 800f95e:	4a27      	ldr	r2, [pc, #156]	@ (800f9fc <HRS_Init+0x1e8>)
 800f960:	4827      	ldr	r0, [pc, #156]	@ (800fa00 <HRS_Init+0x1ec>)
 800f962:	f002 fa75 	bl	8011e50 <iprintf>
 800f966:	79fb      	ldrb	r3, [r7, #7]
 800f968:	4619      	mov	r1, r3
 800f96a:	482d      	ldr	r0, [pc, #180]	@ (800fa20 <HRS_Init+0x20c>)
 800f96c:	f002 fa70 	bl	8011e50 <iprintf>
  }

#endif

#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
  uuid = CONTROL_POINT_UUID;
 800f970:	f642 2339 	movw	r3, #10809	@ 0x2a39
 800f974:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 800f976:	4b1f      	ldr	r3, [pc, #124]	@ (800f9f4 <HRS_Init+0x1e0>)
 800f978:	8818      	ldrh	r0, [r3, #0]
 800f97a:	1d3a      	adds	r2, r7, #4
 800f97c:	4b29      	ldr	r3, [pc, #164]	@ (800fa24 <HRS_Init+0x210>)
 800f97e:	9305      	str	r3, [sp, #20]
 800f980:	2300      	movs	r3, #0
 800f982:	9304      	str	r3, [sp, #16]
 800f984:	230a      	movs	r3, #10
 800f986:	9303      	str	r3, [sp, #12]
 800f988:	2302      	movs	r3, #2
 800f98a:	9302      	str	r3, [sp, #8]
 800f98c:	2300      	movs	r3, #0
 800f98e:	9301      	str	r3, [sp, #4]
 800f990:	2308      	movs	r3, #8
 800f992:	9300      	str	r3, [sp, #0]
 800f994:	23f0      	movs	r3, #240	@ 0xf0
 800f996:	2101      	movs	r1, #1
 800f998:	f7fe ff4d 	bl	800e836 <aci_gatt_add_char>
 800f99c:	4603      	mov	r3, r0
 800f99e:	71fb      	strb	r3, [r7, #7]
                                   GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   0, /* isVariable: 0*/
                                   &(HRS_Context.ControlPointCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 800f9a0:	79fb      	ldrb	r3, [r7, #7]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d110      	bne.n	800f9c8 <HRS_Init+0x1b4>
  {
    BLE_DBG_HRS_MSG ("Control Point Characteristic Added Successfully  %04X \r\n",
 800f9a6:	4814      	ldr	r0, [pc, #80]	@ (800f9f8 <HRS_Init+0x1e4>)
 800f9a8:	f7ff fc03 	bl	800f1b2 <DbgTraceGetFileName>
 800f9ac:	4601      	mov	r1, r0
 800f9ae:	f240 231a 	movw	r3, #538	@ 0x21a
 800f9b2:	4a12      	ldr	r2, [pc, #72]	@ (800f9fc <HRS_Init+0x1e8>)
 800f9b4:	4812      	ldr	r0, [pc, #72]	@ (800fa00 <HRS_Init+0x1ec>)
 800f9b6:	f002 fa4b 	bl	8011e50 <iprintf>
 800f9ba:	4b0e      	ldr	r3, [pc, #56]	@ (800f9f4 <HRS_Init+0x1e0>)
 800f9bc:	88db      	ldrh	r3, [r3, #6]
 800f9be:	4619      	mov	r1, r3
 800f9c0:	4819      	ldr	r0, [pc, #100]	@ (800fa28 <HRS_Init+0x214>)
 800f9c2:	f002 fa45 	bl	8011e50 <iprintf>
  }
#endif
  
  
  
  return;
 800f9c6:	e00f      	b.n	800f9e8 <HRS_Init+0x1d4>
    BLE_DBG_HRS_MSG ("FAILED to add Control Point Characteristic, Error: %02X !!\r\n",
 800f9c8:	480b      	ldr	r0, [pc, #44]	@ (800f9f8 <HRS_Init+0x1e4>)
 800f9ca:	f7ff fbf2 	bl	800f1b2 <DbgTraceGetFileName>
 800f9ce:	4601      	mov	r1, r0
 800f9d0:	f240 231f 	movw	r3, #543	@ 0x21f
 800f9d4:	4a09      	ldr	r2, [pc, #36]	@ (800f9fc <HRS_Init+0x1e8>)
 800f9d6:	480a      	ldr	r0, [pc, #40]	@ (800fa00 <HRS_Init+0x1ec>)
 800f9d8:	f002 fa3a 	bl	8011e50 <iprintf>
 800f9dc:	79fb      	ldrb	r3, [r7, #7]
 800f9de:	4619      	mov	r1, r3
 800f9e0:	4812      	ldr	r0, [pc, #72]	@ (800fa2c <HRS_Init+0x218>)
 800f9e2:	f002 fa35 	bl	8011e50 <iprintf>
  return;
 800f9e6:	bf00      	nop
}
 800f9e8:	3708      	adds	r7, #8
 800f9ea:	46bd      	mov	sp, r7
 800f9ec:	bd80      	pop	{r7, pc}
 800f9ee:	bf00      	nop
 800f9f0:	0800f6b5 	.word	0x0800f6b5
 800f9f4:	20000404 	.word	0x20000404
 800f9f8:	08015a8c 	.word	0x08015a8c
 800f9fc:	0801aa2c 	.word	0x0801aa2c
 800fa00:	08015af4 	.word	0x08015af4
 800fa04:	08015bc0 	.word	0x08015bc0
 800fa08:	08015bf8 	.word	0x08015bf8
 800fa0c:	20000406 	.word	0x20000406
 800fa10:	08015c34 	.word	0x08015c34
 800fa14:	08015c78 	.word	0x08015c78
 800fa18:	20000408 	.word	0x20000408
 800fa1c:	08015cc0 	.word	0x08015cc0
 800fa20:	08015d00 	.word	0x08015d00
 800fa24:	2000040a 	.word	0x2000040a
 800fa28:	08015d44 	.word	0x08015d44
 800fa2c:	08015d80 	.word	0x08015d80

0800fa30 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800fa30:	b580      	push	{r7, lr}
 800fa32:	b084      	sub	sp, #16
 800fa34:	af00      	add	r7, sp, #0
 800fa36:	60f8      	str	r0, [r7, #12]
 800fa38:	60b9      	str	r1, [r7, #8]
 800fa3a:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800fa3c:	687a      	ldr	r2, [r7, #4]
 800fa3e:	68b9      	ldr	r1, [r7, #8]
 800fa40:	68f8      	ldr	r0, [r7, #12]
 800fa42:	f002 fc12 	bl	801226a <memcpy>
 800fa46:	4603      	mov	r3, r0
}
 800fa48:	4618      	mov	r0, r3
 800fa4a:	3710      	adds	r7, #16
 800fa4c:	46bd      	mov	sp, r7
 800fa4e:	bd80      	pop	{r7, pc}

0800fa50 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b084      	sub	sp, #16
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	60f8      	str	r0, [r7, #12]
 800fa58:	60b9      	str	r1, [r7, #8]
 800fa5a:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800fa5c:	687a      	ldr	r2, [r7, #4]
 800fa5e:	68b9      	ldr	r1, [r7, #8]
 800fa60:	68f8      	ldr	r0, [r7, #12]
 800fa62:	f002 fb5d 	bl	8012120 <memset>
 800fa66:	4603      	mov	r3, r0
}
 800fa68:	4618      	mov	r0, r3
 800fa6a:	3710      	adds	r7, #16
 800fa6c:	46bd      	mov	sp, r7
 800fa6e:	bd80      	pop	{r7, pc}

0800fa70 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800fa70:	b480      	push	{r7}
 800fa72:	b085      	sub	sp, #20
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	4603      	mov	r3, r0
 800fa78:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800fa7a:	4b0f      	ldr	r3, [pc, #60]	@ (800fab8 <OTP_Read+0x48>)
 800fa7c:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800fa7e:	e002      	b.n	800fa86 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	3b08      	subs	r3, #8
 800fa84:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	3307      	adds	r3, #7
 800fa8a:	781b      	ldrb	r3, [r3, #0]
 800fa8c:	79fa      	ldrb	r2, [r7, #7]
 800fa8e:	429a      	cmp	r2, r3
 800fa90:	d003      	beq.n	800fa9a <OTP_Read+0x2a>
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	4a09      	ldr	r2, [pc, #36]	@ (800fabc <OTP_Read+0x4c>)
 800fa96:	4293      	cmp	r3, r2
 800fa98:	d1f2      	bne.n	800fa80 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	3307      	adds	r3, #7
 800fa9e:	781b      	ldrb	r3, [r3, #0]
 800faa0:	79fa      	ldrb	r2, [r7, #7]
 800faa2:	429a      	cmp	r2, r3
 800faa4:	d001      	beq.n	800faaa <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800faa6:	2300      	movs	r3, #0
 800faa8:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800faaa:	68fb      	ldr	r3, [r7, #12]
}
 800faac:	4618      	mov	r0, r3
 800faae:	3714      	adds	r7, #20
 800fab0:	46bd      	mov	sp, r7
 800fab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab6:	4770      	bx	lr
 800fab8:	1fff73f8 	.word	0x1fff73f8
 800fabc:	1fff7000 	.word	0x1fff7000

0800fac0 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800fac0:	b580      	push	{r7, lr}
 800fac2:	b088      	sub	sp, #32
 800fac4:	af00      	add	r7, sp, #0
 800fac6:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800fac8:	f107 030c 	add.w	r3, r7, #12
 800facc:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800fad4:	69fb      	ldr	r3, [r7, #28]
 800fad6:	212e      	movs	r1, #46	@ 0x2e
 800fad8:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800fadc:	f000 f94c 	bl	800fd78 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800fae0:	69fb      	ldr	r3, [r7, #28]
 800fae2:	330b      	adds	r3, #11
 800fae4:	78db      	ldrb	r3, [r3, #3]
}
 800fae6:	4618      	mov	r0, r3
 800fae8:	3720      	adds	r7, #32
 800faea:	46bd      	mov	sp, r7
 800faec:	bd80      	pop	{r7, pc}

0800faee <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800faee:	b580      	push	{r7, lr}
 800faf0:	b088      	sub	sp, #32
 800faf2:	af00      	add	r7, sp, #0
 800faf4:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800faf6:	f107 030c 	add.w	r3, r7, #12
 800fafa:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800fb02:	69fb      	ldr	r3, [r7, #28]
 800fb04:	210f      	movs	r1, #15
 800fb06:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800fb0a:	f000 f935 	bl	800fd78 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800fb0e:	69fb      	ldr	r3, [r7, #28]
 800fb10:	330b      	adds	r3, #11
 800fb12:	78db      	ldrb	r3, [r3, #3]
}
 800fb14:	4618      	mov	r0, r3
 800fb16:	3720      	adds	r7, #32
 800fb18:	46bd      	mov	sp, r7
 800fb1a:	bd80      	pop	{r7, pc}

0800fb1c <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800fb1c:	b580      	push	{r7, lr}
 800fb1e:	b088      	sub	sp, #32
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800fb24:	f107 030c 	add.w	r3, r7, #12
 800fb28:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800fb2a:	69fb      	ldr	r3, [r7, #28]
 800fb2c:	687a      	ldr	r2, [r7, #4]
 800fb2e:	2110      	movs	r1, #16
 800fb30:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800fb34:	f000 f920 	bl	800fd78 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800fb38:	69fb      	ldr	r3, [r7, #28]
 800fb3a:	330b      	adds	r3, #11
 800fb3c:	78db      	ldrb	r3, [r3, #3]
}
 800fb3e:	4618      	mov	r0, r3
 800fb40:	3720      	adds	r7, #32
 800fb42:	46bd      	mov	sp, r7
 800fb44:	bd80      	pop	{r7, pc}
	...

0800fb48 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800fb48:	b480      	push	{r7}
 800fb4a:	b08b      	sub	sp, #44	@ 0x2c
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800fb50:	2300      	movs	r3, #0
 800fb52:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800fb54:	2300      	movs	r3, #0
 800fb56:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800fb58:	2300      	movs	r3, #0
 800fb5a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800fb5c:	2300      	movs	r3, #0
 800fb5e:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800fb60:	2300      	movs	r3, #0
 800fb62:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800fb64:	2300      	movs	r3, #0
 800fb66:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800fb68:	2300      	movs	r3, #0
 800fb6a:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800fb6c:	2300      	movs	r3, #0
 800fb6e:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800fb70:	4b4a      	ldr	r3, [pc, #296]	@ (800fc9c <SHCI_GetWirelessFwInfo+0x154>)
 800fb72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb74:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800fb78:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800fb7a:	693b      	ldr	r3, [r7, #16]
 800fb7c:	009b      	lsls	r3, r3, #2
 800fb7e:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800fb82:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800fb86:	681b      	ldr	r3, [r3, #0]
 800fb88:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800fb8a:	68bb      	ldr	r3, [r7, #8]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	4a44      	ldr	r2, [pc, #272]	@ (800fca0 <SHCI_GetWirelessFwInfo+0x158>)
 800fb90:	4293      	cmp	r3, r2
 800fb92:	d10f      	bne.n	800fbb4 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800fb94:	68bb      	ldr	r3, [r7, #8]
 800fb96:	695b      	ldr	r3, [r3, #20]
 800fb98:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800fb9a:	68bb      	ldr	r3, [r7, #8]
 800fb9c:	699b      	ldr	r3, [r3, #24]
 800fb9e:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800fba0:	68bb      	ldr	r3, [r7, #8]
 800fba2:	69db      	ldr	r3, [r3, #28]
 800fba4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800fba6:	68bb      	ldr	r3, [r7, #8]
 800fba8:	68db      	ldr	r3, [r3, #12]
 800fbaa:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800fbac:	68bb      	ldr	r3, [r7, #8]
 800fbae:	691b      	ldr	r3, [r3, #16]
 800fbb0:	617b      	str	r3, [r7, #20]
 800fbb2:	e01a      	b.n	800fbea <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800fbb4:	693b      	ldr	r3, [r7, #16]
 800fbb6:	009b      	lsls	r3, r3, #2
 800fbb8:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800fbbc:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800fbc0:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	691b      	ldr	r3, [r3, #16]
 800fbc8:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	695b      	ldr	r3, [r3, #20]
 800fbd0:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	699b      	ldr	r3, [r3, #24]
 800fbd8:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	685b      	ldr	r3, [r3, #4]
 800fbe0:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	689b      	ldr	r3, [r3, #8]
 800fbe8:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800fbea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbec:	0e1b      	lsrs	r3, r3, #24
 800fbee:	b2da      	uxtb	r2, r3
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800fbf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbf6:	0c1b      	lsrs	r3, r3, #16
 800fbf8:	b2da      	uxtb	r2, r3
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800fbfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc00:	0a1b      	lsrs	r3, r3, #8
 800fc02:	b2da      	uxtb	r2, r3
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800fc08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc0a:	091b      	lsrs	r3, r3, #4
 800fc0c:	b2db      	uxtb	r3, r3
 800fc0e:	f003 030f 	and.w	r3, r3, #15
 800fc12:	b2da      	uxtb	r2, r3
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800fc18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc1a:	b2db      	uxtb	r3, r3
 800fc1c:	f003 030f 	and.w	r3, r3, #15
 800fc20:	b2da      	uxtb	r2, r3
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800fc26:	6a3b      	ldr	r3, [r7, #32]
 800fc28:	0e1b      	lsrs	r3, r3, #24
 800fc2a:	b2da      	uxtb	r2, r3
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800fc30:	6a3b      	ldr	r3, [r7, #32]
 800fc32:	0c1b      	lsrs	r3, r3, #16
 800fc34:	b2da      	uxtb	r2, r3
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800fc3a:	6a3b      	ldr	r3, [r7, #32]
 800fc3c:	0a1b      	lsrs	r3, r3, #8
 800fc3e:	b2da      	uxtb	r2, r3
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800fc44:	6a3b      	ldr	r3, [r7, #32]
 800fc46:	b2da      	uxtb	r2, r3
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800fc4c:	69fb      	ldr	r3, [r7, #28]
 800fc4e:	b2da      	uxtb	r2, r3
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800fc54:	69bb      	ldr	r3, [r7, #24]
 800fc56:	0e1b      	lsrs	r3, r3, #24
 800fc58:	b2da      	uxtb	r2, r3
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800fc5e:	69bb      	ldr	r3, [r7, #24]
 800fc60:	0c1b      	lsrs	r3, r3, #16
 800fc62:	b2da      	uxtb	r2, r3
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800fc68:	69bb      	ldr	r3, [r7, #24]
 800fc6a:	0a1b      	lsrs	r3, r3, #8
 800fc6c:	b2da      	uxtb	r2, r3
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800fc72:	697b      	ldr	r3, [r7, #20]
 800fc74:	0e1b      	lsrs	r3, r3, #24
 800fc76:	b2da      	uxtb	r2, r3
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800fc7c:	697b      	ldr	r3, [r7, #20]
 800fc7e:	0c1b      	lsrs	r3, r3, #16
 800fc80:	b2da      	uxtb	r2, r3
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800fc86:	697b      	ldr	r3, [r7, #20]
 800fc88:	b2da      	uxtb	r2, r3
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800fc8e:	2300      	movs	r3, #0
}
 800fc90:	4618      	mov	r0, r3
 800fc92:	372c      	adds	r7, #44	@ 0x2c
 800fc94:	46bd      	mov	sp, r7
 800fc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc9a:	4770      	bx	lr
 800fc9c:	58004000 	.word	0x58004000
 800fca0:	a94656b9 	.word	0xa94656b9

0800fca4 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800fca4:	b580      	push	{r7, lr}
 800fca6:	b082      	sub	sp, #8
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	6078      	str	r0, [r7, #4]
 800fcac:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800fcae:	683b      	ldr	r3, [r7, #0]
 800fcb0:	685b      	ldr	r3, [r3, #4]
 800fcb2:	4a08      	ldr	r2, [pc, #32]	@ (800fcd4 <shci_init+0x30>)
 800fcb4:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800fcb6:	4a08      	ldr	r2, [pc, #32]	@ (800fcd8 <shci_init+0x34>)
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800fcbc:	4806      	ldr	r0, [pc, #24]	@ (800fcd8 <shci_init+0x34>)
 800fcbe:	f000 f915 	bl	800feec <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800fcc2:	683b      	ldr	r3, [r7, #0]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	4618      	mov	r0, r3
 800fcc8:	f000 f898 	bl	800fdfc <TlInit>

  return;
 800fccc:	bf00      	nop
}
 800fcce:	3708      	adds	r7, #8
 800fcd0:	46bd      	mov	sp, r7
 800fcd2:	bd80      	pop	{r7, pc}
 800fcd4:	20001ea4 	.word	0x20001ea4
 800fcd8:	20001e84 	.word	0x20001e84

0800fcdc <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	b084      	sub	sp, #16
 800fce0:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800fce2:	4822      	ldr	r0, [pc, #136]	@ (800fd6c <shci_user_evt_proc+0x90>)
 800fce4:	f000 f926 	bl	800ff34 <LST_is_empty>
 800fce8:	4603      	mov	r3, r0
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d12b      	bne.n	800fd46 <shci_user_evt_proc+0x6a>
 800fcee:	4b20      	ldr	r3, [pc, #128]	@ (800fd70 <shci_user_evt_proc+0x94>)
 800fcf0:	781b      	ldrb	r3, [r3, #0]
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d027      	beq.n	800fd46 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800fcf6:	f107 030c 	add.w	r3, r7, #12
 800fcfa:	4619      	mov	r1, r3
 800fcfc:	481b      	ldr	r0, [pc, #108]	@ (800fd6c <shci_user_evt_proc+0x90>)
 800fcfe:	f000 f9a8 	bl	8010052 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800fd02:	4b1c      	ldr	r3, [pc, #112]	@ (800fd74 <shci_user_evt_proc+0x98>)
 800fd04:	69db      	ldr	r3, [r3, #28]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d00c      	beq.n	800fd24 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800fd0e:	2301      	movs	r3, #1
 800fd10:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800fd12:	4b18      	ldr	r3, [pc, #96]	@ (800fd74 <shci_user_evt_proc+0x98>)
 800fd14:	69db      	ldr	r3, [r3, #28]
 800fd16:	1d3a      	adds	r2, r7, #4
 800fd18:	4610      	mov	r0, r2
 800fd1a:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800fd1c:	793a      	ldrb	r2, [r7, #4]
 800fd1e:	4b14      	ldr	r3, [pc, #80]	@ (800fd70 <shci_user_evt_proc+0x94>)
 800fd20:	701a      	strb	r2, [r3, #0]
 800fd22:	e002      	b.n	800fd2a <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800fd24:	4b12      	ldr	r3, [pc, #72]	@ (800fd70 <shci_user_evt_proc+0x94>)
 800fd26:	2201      	movs	r2, #1
 800fd28:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800fd2a:	4b11      	ldr	r3, [pc, #68]	@ (800fd70 <shci_user_evt_proc+0x94>)
 800fd2c:	781b      	ldrb	r3, [r3, #0]
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d004      	beq.n	800fd3c <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	4618      	mov	r0, r3
 800fd36:	f000 fc77 	bl	8010628 <TL_MM_EvtDone>
 800fd3a:	e004      	b.n	800fd46 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	4619      	mov	r1, r3
 800fd40:	480a      	ldr	r0, [pc, #40]	@ (800fd6c <shci_user_evt_proc+0x90>)
 800fd42:	f000 f919 	bl	800ff78 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800fd46:	4809      	ldr	r0, [pc, #36]	@ (800fd6c <shci_user_evt_proc+0x90>)
 800fd48:	f000 f8f4 	bl	800ff34 <LST_is_empty>
 800fd4c:	4603      	mov	r3, r0
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d107      	bne.n	800fd62 <shci_user_evt_proc+0x86>
 800fd52:	4b07      	ldr	r3, [pc, #28]	@ (800fd70 <shci_user_evt_proc+0x94>)
 800fd54:	781b      	ldrb	r3, [r3, #0]
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d003      	beq.n	800fd62 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800fd5a:	4804      	ldr	r0, [pc, #16]	@ (800fd6c <shci_user_evt_proc+0x90>)
 800fd5c:	f7f1 fdab 	bl	80018b6 <shci_notify_asynch_evt>
  }


  return;
 800fd60:	bf00      	nop
 800fd62:	bf00      	nop
}
 800fd64:	3710      	adds	r7, #16
 800fd66:	46bd      	mov	sp, r7
 800fd68:	bd80      	pop	{r7, pc}
 800fd6a:	bf00      	nop
 800fd6c:	20000430 	.word	0x20000430
 800fd70:	20000440 	.word	0x20000440
 800fd74:	20001e84 	.word	0x20001e84

0800fd78 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	b084      	sub	sp, #16
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	60ba      	str	r2, [r7, #8]
 800fd80:	607b      	str	r3, [r7, #4]
 800fd82:	4603      	mov	r3, r0
 800fd84:	81fb      	strh	r3, [r7, #14]
 800fd86:	460b      	mov	r3, r1
 800fd88:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800fd8a:	2000      	movs	r0, #0
 800fd8c:	f000 f868 	bl	800fe60 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800fd90:	4b17      	ldr	r3, [pc, #92]	@ (800fdf0 <shci_send+0x78>)
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	89fa      	ldrh	r2, [r7, #14]
 800fd96:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800fd9a:	4b15      	ldr	r3, [pc, #84]	@ (800fdf0 <shci_send+0x78>)
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	7b7a      	ldrb	r2, [r7, #13]
 800fda0:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800fda2:	4b13      	ldr	r3, [pc, #76]	@ (800fdf0 <shci_send+0x78>)
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	330c      	adds	r3, #12
 800fda8:	7b7a      	ldrb	r2, [r7, #13]
 800fdaa:	68b9      	ldr	r1, [r7, #8]
 800fdac:	4618      	mov	r0, r3
 800fdae:	f002 fa5c 	bl	801226a <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800fdb2:	4b10      	ldr	r3, [pc, #64]	@ (800fdf4 <shci_send+0x7c>)
 800fdb4:	2201      	movs	r2, #1
 800fdb6:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800fdb8:	4b0f      	ldr	r3, [pc, #60]	@ (800fdf8 <shci_send+0x80>)
 800fdba:	691b      	ldr	r3, [r3, #16]
 800fdbc:	2100      	movs	r1, #0
 800fdbe:	2000      	movs	r0, #0
 800fdc0:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800fdc2:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800fdc6:	f7f1 fd8d 	bl	80018e4 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	f103 0008 	add.w	r0, r3, #8
 800fdd0:	4b07      	ldr	r3, [pc, #28]	@ (800fdf0 <shci_send+0x78>)
 800fdd2:	6819      	ldr	r1, [r3, #0]
 800fdd4:	4b06      	ldr	r3, [pc, #24]	@ (800fdf0 <shci_send+0x78>)
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	789b      	ldrb	r3, [r3, #2]
 800fdda:	3303      	adds	r3, #3
 800fddc:	461a      	mov	r2, r3
 800fdde:	f002 fa44 	bl	801226a <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800fde2:	2001      	movs	r0, #1
 800fde4:	f000 f83c 	bl	800fe60 <Cmd_SetStatus>

  return;
 800fde8:	bf00      	nop
}
 800fdea:	3710      	adds	r7, #16
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd80      	pop	{r7, pc}
 800fdf0:	2000043c 	.word	0x2000043c
 800fdf4:	20001ea8 	.word	0x20001ea8
 800fdf8:	20001e84 	.word	0x20001e84

0800fdfc <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800fdfc:	b580      	push	{r7, lr}
 800fdfe:	b086      	sub	sp, #24
 800fe00:	af00      	add	r7, sp, #0
 800fe02:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800fe04:	4a10      	ldr	r2, [pc, #64]	@ (800fe48 <TlInit+0x4c>)
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800fe0a:	4810      	ldr	r0, [pc, #64]	@ (800fe4c <TlInit+0x50>)
 800fe0c:	f000 f882 	bl	800ff14 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800fe10:	2001      	movs	r0, #1
 800fe12:	f000 f825 	bl	800fe60 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800fe16:	4b0e      	ldr	r3, [pc, #56]	@ (800fe50 <TlInit+0x54>)
 800fe18:	2201      	movs	r2, #1
 800fe1a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800fe1c:	4b0d      	ldr	r3, [pc, #52]	@ (800fe54 <TlInit+0x58>)
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d00c      	beq.n	800fe3e <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800fe28:	4b0b      	ldr	r3, [pc, #44]	@ (800fe58 <TlInit+0x5c>)
 800fe2a:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800fe2c:	4b0b      	ldr	r3, [pc, #44]	@ (800fe5c <TlInit+0x60>)
 800fe2e:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800fe30:	4b08      	ldr	r3, [pc, #32]	@ (800fe54 <TlInit+0x58>)
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	f107 020c 	add.w	r2, r7, #12
 800fe38:	4610      	mov	r0, r2
 800fe3a:	4798      	blx	r3
  }

  return;
 800fe3c:	bf00      	nop
 800fe3e:	bf00      	nop
}
 800fe40:	3718      	adds	r7, #24
 800fe42:	46bd      	mov	sp, r7
 800fe44:	bd80      	pop	{r7, pc}
 800fe46:	bf00      	nop
 800fe48:	2000043c 	.word	0x2000043c
 800fe4c:	20000430 	.word	0x20000430
 800fe50:	20000440 	.word	0x20000440
 800fe54:	20001e84 	.word	0x20001e84
 800fe58:	0800feb1 	.word	0x0800feb1
 800fe5c:	0800fec9 	.word	0x0800fec9

0800fe60 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b082      	sub	sp, #8
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	4603      	mov	r3, r0
 800fe68:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800fe6a:	79fb      	ldrb	r3, [r7, #7]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d10b      	bne.n	800fe88 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800fe70:	4b0d      	ldr	r3, [pc, #52]	@ (800fea8 <Cmd_SetStatus+0x48>)
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d003      	beq.n	800fe80 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800fe78:	4b0b      	ldr	r3, [pc, #44]	@ (800fea8 <Cmd_SetStatus+0x48>)
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	2000      	movs	r0, #0
 800fe7e:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800fe80:	4b0a      	ldr	r3, [pc, #40]	@ (800feac <Cmd_SetStatus+0x4c>)
 800fe82:	2200      	movs	r2, #0
 800fe84:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800fe86:	e00b      	b.n	800fea0 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800fe88:	4b08      	ldr	r3, [pc, #32]	@ (800feac <Cmd_SetStatus+0x4c>)
 800fe8a:	2201      	movs	r2, #1
 800fe8c:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800fe8e:	4b06      	ldr	r3, [pc, #24]	@ (800fea8 <Cmd_SetStatus+0x48>)
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d004      	beq.n	800fea0 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800fe96:	4b04      	ldr	r3, [pc, #16]	@ (800fea8 <Cmd_SetStatus+0x48>)
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	2001      	movs	r0, #1
 800fe9c:	4798      	blx	r3
  return;
 800fe9e:	bf00      	nop
 800fea0:	bf00      	nop
}
 800fea2:	3708      	adds	r7, #8
 800fea4:	46bd      	mov	sp, r7
 800fea6:	bd80      	pop	{r7, pc}
 800fea8:	20001ea4 	.word	0x20001ea4
 800feac:	20000438 	.word	0x20000438

0800feb0 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800feb0:	b580      	push	{r7, lr}
 800feb2:	b082      	sub	sp, #8
 800feb4:	af00      	add	r7, sp, #0
 800feb6:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800feb8:	2000      	movs	r0, #0
 800feba:	f7f1 fd08 	bl	80018ce <shci_cmd_resp_release>

  return;
 800febe:	bf00      	nop
}
 800fec0:	3708      	adds	r7, #8
 800fec2:	46bd      	mov	sp, r7
 800fec4:	bd80      	pop	{r7, pc}
	...

0800fec8 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800fec8:	b580      	push	{r7, lr}
 800feca:	b082      	sub	sp, #8
 800fecc:	af00      	add	r7, sp, #0
 800fece:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800fed0:	6879      	ldr	r1, [r7, #4]
 800fed2:	4805      	ldr	r0, [pc, #20]	@ (800fee8 <TlUserEvtReceived+0x20>)
 800fed4:	f000 f876 	bl	800ffc4 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800fed8:	4803      	ldr	r0, [pc, #12]	@ (800fee8 <TlUserEvtReceived+0x20>)
 800feda:	f7f1 fcec 	bl	80018b6 <shci_notify_asynch_evt>

  return;
 800fede:	bf00      	nop
}
 800fee0:	3708      	adds	r7, #8
 800fee2:	46bd      	mov	sp, r7
 800fee4:	bd80      	pop	{r7, pc}
 800fee6:	bf00      	nop
 800fee8:	20000430 	.word	0x20000430

0800feec <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800feec:	b480      	push	{r7}
 800feee:	b083      	sub	sp, #12
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	4a05      	ldr	r2, [pc, #20]	@ (800ff0c <shci_register_io_bus+0x20>)
 800fef8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	4a04      	ldr	r2, [pc, #16]	@ (800ff10 <shci_register_io_bus+0x24>)
 800fefe:	611a      	str	r2, [r3, #16]

  return;
 800ff00:	bf00      	nop
}
 800ff02:	370c      	adds	r7, #12
 800ff04:	46bd      	mov	sp, r7
 800ff06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff0a:	4770      	bx	lr
 800ff0c:	080104b5 	.word	0x080104b5
 800ff10:	08010509 	.word	0x08010509

0800ff14 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800ff14:	b480      	push	{r7}
 800ff16:	b083      	sub	sp, #12
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	687a      	ldr	r2, [r7, #4]
 800ff20:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	687a      	ldr	r2, [r7, #4]
 800ff26:	605a      	str	r2, [r3, #4]
}
 800ff28:	bf00      	nop
 800ff2a:	370c      	adds	r7, #12
 800ff2c:	46bd      	mov	sp, r7
 800ff2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff32:	4770      	bx	lr

0800ff34 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800ff34:	b480      	push	{r7}
 800ff36:	b087      	sub	sp, #28
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ff3c:	f3ef 8310 	mrs	r3, PRIMASK
 800ff40:	60fb      	str	r3, [r7, #12]
  return(result);
 800ff42:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ff44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800ff46:	b672      	cpsid	i
}
 800ff48:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	687a      	ldr	r2, [r7, #4]
 800ff50:	429a      	cmp	r2, r3
 800ff52:	d102      	bne.n	800ff5a <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800ff54:	2301      	movs	r3, #1
 800ff56:	75fb      	strb	r3, [r7, #23]
 800ff58:	e001      	b.n	800ff5e <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800ff5a:	2300      	movs	r3, #0
 800ff5c:	75fb      	strb	r3, [r7, #23]
 800ff5e:	693b      	ldr	r3, [r7, #16]
 800ff60:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ff62:	68bb      	ldr	r3, [r7, #8]
 800ff64:	f383 8810 	msr	PRIMASK, r3
}
 800ff68:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800ff6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff6c:	4618      	mov	r0, r3
 800ff6e:	371c      	adds	r7, #28
 800ff70:	46bd      	mov	sp, r7
 800ff72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff76:	4770      	bx	lr

0800ff78 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800ff78:	b480      	push	{r7}
 800ff7a:	b087      	sub	sp, #28
 800ff7c:	af00      	add	r7, sp, #0
 800ff7e:	6078      	str	r0, [r7, #4]
 800ff80:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ff82:	f3ef 8310 	mrs	r3, PRIMASK
 800ff86:	60fb      	str	r3, [r7, #12]
  return(result);
 800ff88:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ff8a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ff8c:	b672      	cpsid	i
}
 800ff8e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	681a      	ldr	r2, [r3, #0]
 800ff94:	683b      	ldr	r3, [r7, #0]
 800ff96:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800ff98:	683b      	ldr	r3, [r7, #0]
 800ff9a:	687a      	ldr	r2, [r7, #4]
 800ff9c:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	683a      	ldr	r2, [r7, #0]
 800ffa2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800ffa4:	683b      	ldr	r3, [r7, #0]
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	683a      	ldr	r2, [r7, #0]
 800ffaa:	605a      	str	r2, [r3, #4]
 800ffac:	697b      	ldr	r3, [r7, #20]
 800ffae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ffb0:	693b      	ldr	r3, [r7, #16]
 800ffb2:	f383 8810 	msr	PRIMASK, r3
}
 800ffb6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ffb8:	bf00      	nop
 800ffba:	371c      	adds	r7, #28
 800ffbc:	46bd      	mov	sp, r7
 800ffbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffc2:	4770      	bx	lr

0800ffc4 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800ffc4:	b480      	push	{r7}
 800ffc6:	b087      	sub	sp, #28
 800ffc8:	af00      	add	r7, sp, #0
 800ffca:	6078      	str	r0, [r7, #4]
 800ffcc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ffce:	f3ef 8310 	mrs	r3, PRIMASK
 800ffd2:	60fb      	str	r3, [r7, #12]
  return(result);
 800ffd4:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ffd6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ffd8:	b672      	cpsid	i
}
 800ffda:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	687a      	ldr	r2, [r7, #4]
 800ffe0:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	685a      	ldr	r2, [r3, #4]
 800ffe6:	683b      	ldr	r3, [r7, #0]
 800ffe8:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	683a      	ldr	r2, [r7, #0]
 800ffee:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800fff0:	683b      	ldr	r3, [r7, #0]
 800fff2:	685b      	ldr	r3, [r3, #4]
 800fff4:	683a      	ldr	r2, [r7, #0]
 800fff6:	601a      	str	r2, [r3, #0]
 800fff8:	697b      	ldr	r3, [r7, #20]
 800fffa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fffc:	693b      	ldr	r3, [r7, #16]
 800fffe:	f383 8810 	msr	PRIMASK, r3
}
 8010002:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8010004:	bf00      	nop
 8010006:	371c      	adds	r7, #28
 8010008:	46bd      	mov	sp, r7
 801000a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801000e:	4770      	bx	lr

08010010 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 8010010:	b480      	push	{r7}
 8010012:	b087      	sub	sp, #28
 8010014:	af00      	add	r7, sp, #0
 8010016:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010018:	f3ef 8310 	mrs	r3, PRIMASK
 801001c:	60fb      	str	r3, [r7, #12]
  return(result);
 801001e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010020:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010022:	b672      	cpsid	i
}
 8010024:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	685b      	ldr	r3, [r3, #4]
 801002a:	687a      	ldr	r2, [r7, #4]
 801002c:	6812      	ldr	r2, [r2, #0]
 801002e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	687a      	ldr	r2, [r7, #4]
 8010036:	6852      	ldr	r2, [r2, #4]
 8010038:	605a      	str	r2, [r3, #4]
 801003a:	697b      	ldr	r3, [r7, #20]
 801003c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801003e:	693b      	ldr	r3, [r7, #16]
 8010040:	f383 8810 	msr	PRIMASK, r3
}
 8010044:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8010046:	bf00      	nop
 8010048:	371c      	adds	r7, #28
 801004a:	46bd      	mov	sp, r7
 801004c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010050:	4770      	bx	lr

08010052 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8010052:	b580      	push	{r7, lr}
 8010054:	b086      	sub	sp, #24
 8010056:	af00      	add	r7, sp, #0
 8010058:	6078      	str	r0, [r7, #4]
 801005a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801005c:	f3ef 8310 	mrs	r3, PRIMASK
 8010060:	60fb      	str	r3, [r7, #12]
  return(result);
 8010062:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010064:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010066:	b672      	cpsid	i
}
 8010068:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	681a      	ldr	r2, [r3, #0]
 801006e:	683b      	ldr	r3, [r7, #0]
 8010070:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	4618      	mov	r0, r3
 8010078:	f7ff ffca 	bl	8010010 <LST_remove_node>
 801007c:	697b      	ldr	r3, [r7, #20]
 801007e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010080:	693b      	ldr	r3, [r7, #16]
 8010082:	f383 8810 	msr	PRIMASK, r3
}
 8010086:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8010088:	bf00      	nop
 801008a:	3718      	adds	r7, #24
 801008c:	46bd      	mov	sp, r7
 801008e:	bd80      	pop	{r7, pc}

08010090 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 8010090:	b480      	push	{r7}
 8010092:	b085      	sub	sp, #20
 8010094:	af00      	add	r7, sp, #0
 8010096:	60f8      	str	r0, [r7, #12]
 8010098:	60b9      	str	r1, [r7, #8]
 801009a:	607a      	str	r2, [r7, #4]
 801009c:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	68ba      	ldr	r2, [r7, #8]
 80100a2:	601a      	str	r2, [r3, #0]
  q->first = 0;
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	2200      	movs	r2, #0
 80100a8:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	2200      	movs	r2, #0
 80100ae:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	2200      	movs	r2, #0
 80100b4:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	2200      	movs	r2, #0
 80100ba:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	687a      	ldr	r2, [r7, #4]
 80100c0:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	887a      	ldrh	r2, [r7, #2]
 80100c6:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 80100c8:	68fb      	ldr	r3, [r7, #12]
 80100ca:	7e3a      	ldrb	r2, [r7, #24]
 80100cc:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 80100ce:	7e3b      	ldrb	r3, [r7, #24]
 80100d0:	f003 0302 	and.w	r3, r3, #2
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d006      	beq.n	80100e6 <CircularQueue_Init+0x56>
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	891b      	ldrh	r3, [r3, #8]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d002      	beq.n	80100e6 <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 80100e0:	f04f 33ff 	mov.w	r3, #4294967295
 80100e4:	e000      	b.n	80100e8 <CircularQueue_Init+0x58>
  }
  return 0;
 80100e6:	2300      	movs	r3, #0
}
 80100e8:	4618      	mov	r0, r3
 80100ea:	3714      	adds	r7, #20
 80100ec:	46bd      	mov	sp, r7
 80100ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f2:	4770      	bx	lr

080100f4 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 80100f4:	b480      	push	{r7}
 80100f6:	af00      	add	r7, sp, #0
  return;
 80100f8:	bf00      	nop
}
 80100fa:	46bd      	mov	sp, r7
 80100fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010100:	4770      	bx	lr

08010102 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 8010102:	b480      	push	{r7}
 8010104:	af00      	add	r7, sp, #0
  return;
 8010106:	bf00      	nop
}
 8010108:	46bd      	mov	sp, r7
 801010a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801010e:	4770      	bx	lr

08010110 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 8010110:	b480      	push	{r7}
 8010112:	af00      	add	r7, sp, #0
  return;
 8010114:	bf00      	nop
}
 8010116:	46bd      	mov	sp, r7
 8010118:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011c:	4770      	bx	lr

0801011e <EDS_STM_Init>:
__WEAK void DIS_Init( void )
{
  return;
}
__WEAK void EDS_STM_Init( void )
{
 801011e:	b480      	push	{r7}
 8010120:	af00      	add	r7, sp, #0
  return;
 8010122:	bf00      	nop
}
 8010124:	46bd      	mov	sp, r7
 8010126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801012a:	4770      	bx	lr

0801012c <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 801012c:	b480      	push	{r7}
 801012e:	af00      	add	r7, sp, #0
  return;
 8010130:	bf00      	nop
}
 8010132:	46bd      	mov	sp, r7
 8010134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010138:	4770      	bx	lr

0801013a <HTS_Init>:
__WEAK void HRS_Init( void )
{
  return;
}
__WEAK void HTS_Init( void )
{
 801013a:	b480      	push	{r7}
 801013c:	af00      	add	r7, sp, #0
  return;
 801013e:	bf00      	nop
}
 8010140:	46bd      	mov	sp, r7
 8010142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010146:	4770      	bx	lr

08010148 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8010148:	b480      	push	{r7}
 801014a:	af00      	add	r7, sp, #0
  return;
 801014c:	bf00      	nop
}
 801014e:	46bd      	mov	sp, r7
 8010150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010154:	4770      	bx	lr

08010156 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 8010156:	b480      	push	{r7}
 8010158:	af00      	add	r7, sp, #0
  return;
 801015a:	bf00      	nop
}
 801015c:	46bd      	mov	sp, r7
 801015e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010162:	4770      	bx	lr

08010164 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 8010164:	b480      	push	{r7}
 8010166:	af00      	add	r7, sp, #0
  return;
 8010168:	bf00      	nop
}
 801016a:	46bd      	mov	sp, r7
 801016c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010170:	4770      	bx	lr

08010172 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 8010172:	b480      	push	{r7}
 8010174:	af00      	add	r7, sp, #0
  return;
 8010176:	bf00      	nop
}
 8010178:	46bd      	mov	sp, r7
 801017a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801017e:	4770      	bx	lr

08010180 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 8010180:	b480      	push	{r7}
 8010182:	af00      	add	r7, sp, #0
  return;
 8010184:	bf00      	nop
}
 8010186:	46bd      	mov	sp, r7
 8010188:	f85d 7b04 	ldr.w	r7, [sp], #4
 801018c:	4770      	bx	lr

0801018e <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 801018e:	b480      	push	{r7}
 8010190:	af00      	add	r7, sp, #0
  return;
 8010192:	bf00      	nop
}
 8010194:	46bd      	mov	sp, r7
 8010196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801019a:	4770      	bx	lr

0801019c <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 801019c:	b480      	push	{r7}
 801019e:	af00      	add	r7, sp, #0
  return;
 80101a0:	bf00      	nop
}
 80101a2:	46bd      	mov	sp, r7
 80101a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a8:	4770      	bx	lr

080101aa <MESH_Init>:
__WEAK void MESH_Init( void )
{
 80101aa:	b480      	push	{r7}
 80101ac:	af00      	add	r7, sp, #0
  return;
 80101ae:	bf00      	nop
}
 80101b0:	46bd      	mov	sp, r7
 80101b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b6:	4770      	bx	lr

080101b8 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 80101b8:	b480      	push	{r7}
 80101ba:	af00      	add	r7, sp, #0
  return;
 80101bc:	bf00      	nop
}
 80101be:	46bd      	mov	sp, r7
 80101c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c4:	4770      	bx	lr

080101c6 <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 80101c6:	b480      	push	{r7}
 80101c8:	af00      	add	r7, sp, #0
  return;
 80101ca:	bf00      	nop
}
 80101cc:	46bd      	mov	sp, r7
 80101ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d2:	4770      	bx	lr

080101d4 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 80101d4:	b580      	push	{r7, lr}
 80101d6:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 80101d8:	4b04      	ldr	r3, [pc, #16]	@ (80101ec <SVCCTL_Init+0x18>)
 80101da:	2200      	movs	r2, #0
 80101dc:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 80101de:	4b04      	ldr	r3, [pc, #16]	@ (80101f0 <SVCCTL_Init+0x1c>)
 80101e0:	2200      	movs	r2, #0
 80101e2:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 80101e4:	f000 f806 	bl	80101f4 <SVCCTL_SvcInit>

  return;
 80101e8:	bf00      	nop
}
 80101ea:	bd80      	pop	{r7, pc}
 80101ec:	2000040c 	.word	0x2000040c
 80101f0:	2000042c 	.word	0x2000042c

080101f4 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 80101f4:	b580      	push	{r7, lr}
 80101f6:	af00      	add	r7, sp, #0
  BAS_Init();
 80101f8:	f7ff ff7c 	bl	80100f4 <BAS_Init>

  BLS_Init();
 80101fc:	f7ff ff81 	bl	8010102 <BLS_Init>

  CRS_STM_Init();
 8010200:	f7ff ff86 	bl	8010110 <CRS_STM_Init>

  DIS_Init();
 8010204:	f7ff f82a 	bl	800f25c <DIS_Init>

  EDS_STM_Init();
 8010208:	f7ff ff89 	bl	801011e <EDS_STM_Init>

  HIDS_Init();
 801020c:	f7ff ff8e 	bl	801012c <HIDS_Init>

  HRS_Init();
 8010210:	f7ff fb00 	bl	800f814 <HRS_Init>

  HTS_Init();
 8010214:	f7ff ff91 	bl	801013a <HTS_Init>

  IAS_Init();
 8010218:	f7ff ff96 	bl	8010148 <IAS_Init>

  LLS_Init();
 801021c:	f7ff ff9b 	bl	8010156 <LLS_Init>

  TPS_Init();
 8010220:	f7ff ffa0 	bl	8010164 <TPS_Init>

  MOTENV_STM_Init();
 8010224:	f7ff ffa5 	bl	8010172 <MOTENV_STM_Init>

  P2PS_STM_Init();
 8010228:	f7ff ffaa 	bl	8010180 <P2PS_STM_Init>

  ZDD_STM_Init();
 801022c:	f7ff ffaf 	bl	801018e <ZDD_STM_Init>

  OTAS_STM_Init();
 8010230:	f7ff ffb4 	bl	801019c <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8010234:	f7ff ffc0 	bl	80101b8 <BVOPUS_STM_Init>

  MESH_Init();
 8010238:	f7ff ffb7 	bl	80101aa <MESH_Init>

  SVCCTL_InitCustomSvc();
 801023c:	f7ff ffc3 	bl	80101c6 <SVCCTL_InitCustomSvc>
  
  return;
 8010240:	bf00      	nop
}
 8010242:	bd80      	pop	{r7, pc}

08010244 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8010244:	b480      	push	{r7}
 8010246:	b083      	sub	sp, #12
 8010248:	af00      	add	r7, sp, #0
 801024a:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 801024c:	4b09      	ldr	r3, [pc, #36]	@ (8010274 <SVCCTL_RegisterSvcHandler+0x30>)
 801024e:	7f1b      	ldrb	r3, [r3, #28]
 8010250:	4619      	mov	r1, r3
 8010252:	4a08      	ldr	r2, [pc, #32]	@ (8010274 <SVCCTL_RegisterSvcHandler+0x30>)
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 801025a:	4b06      	ldr	r3, [pc, #24]	@ (8010274 <SVCCTL_RegisterSvcHandler+0x30>)
 801025c:	7f1b      	ldrb	r3, [r3, #28]
 801025e:	3301      	adds	r3, #1
 8010260:	b2da      	uxtb	r2, r3
 8010262:	4b04      	ldr	r3, [pc, #16]	@ (8010274 <SVCCTL_RegisterSvcHandler+0x30>)
 8010264:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 8010266:	bf00      	nop
}
 8010268:	370c      	adds	r7, #12
 801026a:	46bd      	mov	sp, r7
 801026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010270:	4770      	bx	lr
 8010272:	bf00      	nop
 8010274:	2000040c 	.word	0x2000040c

08010278 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8010278:	b580      	push	{r7, lr}
 801027a:	b086      	sub	sp, #24
 801027c:	af00      	add	r7, sp, #0
 801027e:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	3301      	adds	r3, #1
 8010284:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 8010286:	2300      	movs	r3, #0
 8010288:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 801028a:	693b      	ldr	r3, [r7, #16]
 801028c:	781b      	ldrb	r3, [r3, #0]
 801028e:	2bff      	cmp	r3, #255	@ 0xff
 8010290:	d125      	bne.n	80102de <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8010292:	693b      	ldr	r3, [r7, #16]
 8010294:	3302      	adds	r3, #2
 8010296:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	881b      	ldrh	r3, [r3, #0]
 801029c:	b29b      	uxth	r3, r3
 801029e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80102a2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80102a6:	d118      	bne.n	80102da <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 80102a8:	2300      	movs	r3, #0
 80102aa:	757b      	strb	r3, [r7, #21]
 80102ac:	e00d      	b.n	80102ca <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 80102ae:	7d7b      	ldrb	r3, [r7, #21]
 80102b0:	4a1a      	ldr	r2, [pc, #104]	@ (801031c <SVCCTL_UserEvtRx+0xa4>)
 80102b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80102b6:	6878      	ldr	r0, [r7, #4]
 80102b8:	4798      	blx	r3
 80102ba:	4603      	mov	r3, r0
 80102bc:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 80102be:	7dfb      	ldrb	r3, [r7, #23]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d108      	bne.n	80102d6 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 80102c4:	7d7b      	ldrb	r3, [r7, #21]
 80102c6:	3301      	adds	r3, #1
 80102c8:	757b      	strb	r3, [r7, #21]
 80102ca:	4b14      	ldr	r3, [pc, #80]	@ (801031c <SVCCTL_UserEvtRx+0xa4>)
 80102cc:	7f1b      	ldrb	r3, [r3, #28]
 80102ce:	7d7a      	ldrb	r2, [r7, #21]
 80102d0:	429a      	cmp	r2, r3
 80102d2:	d3ec      	bcc.n	80102ae <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 80102d4:	e002      	b.n	80102dc <SVCCTL_UserEvtRx+0x64>
              break;
 80102d6:	bf00      	nop
          break;
 80102d8:	e000      	b.n	80102dc <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 80102da:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 80102dc:	e000      	b.n	80102e0 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 80102de:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 80102e0:	7dfb      	ldrb	r3, [r7, #23]
 80102e2:	2b02      	cmp	r3, #2
 80102e4:	d00f      	beq.n	8010306 <SVCCTL_UserEvtRx+0x8e>
 80102e6:	2b02      	cmp	r3, #2
 80102e8:	dc10      	bgt.n	801030c <SVCCTL_UserEvtRx+0x94>
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d002      	beq.n	80102f4 <SVCCTL_UserEvtRx+0x7c>
 80102ee:	2b01      	cmp	r3, #1
 80102f0:	d006      	beq.n	8010300 <SVCCTL_UserEvtRx+0x88>
 80102f2:	e00b      	b.n	801030c <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 80102f4:	6878      	ldr	r0, [r7, #4]
 80102f6:	f7f3 fbdb 	bl	8003ab0 <SVCCTL_App_Notification>
 80102fa:	4603      	mov	r3, r0
 80102fc:	75bb      	strb	r3, [r7, #22]
      break;
 80102fe:	e008      	b.n	8010312 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8010300:	2301      	movs	r3, #1
 8010302:	75bb      	strb	r3, [r7, #22]
      break;
 8010304:	e005      	b.n	8010312 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 8010306:	2300      	movs	r3, #0
 8010308:	75bb      	strb	r3, [r7, #22]
      break;
 801030a:	e002      	b.n	8010312 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 801030c:	2301      	movs	r3, #1
 801030e:	75bb      	strb	r3, [r7, #22]
      break;
 8010310:	bf00      	nop
  }

  return (return_status);
 8010312:	7dbb      	ldrb	r3, [r7, #22]
}
 8010314:	4618      	mov	r0, r3
 8010316:	3718      	adds	r7, #24
 8010318:	46bd      	mov	sp, r7
 801031a:	bd80      	pop	{r7, pc}
 801031c:	2000040c 	.word	0x2000040c

08010320 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 8010320:	b580      	push	{r7, lr}
 8010322:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 8010324:	f7f4 fef0 	bl	8005108 <HW_IPCC_Enable>

  return;
 8010328:	bf00      	nop
}
 801032a:	bd80      	pop	{r7, pc}

0801032c <TL_Init>:


void TL_Init( void )
{
 801032c:	b580      	push	{r7, lr}
 801032e:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8010330:	4b10      	ldr	r3, [pc, #64]	@ (8010374 <TL_Init+0x48>)
 8010332:	4a11      	ldr	r2, [pc, #68]	@ (8010378 <TL_Init+0x4c>)
 8010334:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8010336:	4b0f      	ldr	r3, [pc, #60]	@ (8010374 <TL_Init+0x48>)
 8010338:	4a10      	ldr	r2, [pc, #64]	@ (801037c <TL_Init+0x50>)
 801033a:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 801033c:	4b0d      	ldr	r3, [pc, #52]	@ (8010374 <TL_Init+0x48>)
 801033e:	4a10      	ldr	r2, [pc, #64]	@ (8010380 <TL_Init+0x54>)
 8010340:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8010342:	4b0c      	ldr	r3, [pc, #48]	@ (8010374 <TL_Init+0x48>)
 8010344:	4a0f      	ldr	r2, [pc, #60]	@ (8010384 <TL_Init+0x58>)
 8010346:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8010348:	4b0a      	ldr	r3, [pc, #40]	@ (8010374 <TL_Init+0x48>)
 801034a:	4a0f      	ldr	r2, [pc, #60]	@ (8010388 <TL_Init+0x5c>)
 801034c:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 801034e:	4b09      	ldr	r3, [pc, #36]	@ (8010374 <TL_Init+0x48>)
 8010350:	4a0e      	ldr	r2, [pc, #56]	@ (801038c <TL_Init+0x60>)
 8010352:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8010354:	4b07      	ldr	r3, [pc, #28]	@ (8010374 <TL_Init+0x48>)
 8010356:	4a0e      	ldr	r2, [pc, #56]	@ (8010390 <TL_Init+0x64>)
 8010358:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 801035a:	4b06      	ldr	r3, [pc, #24]	@ (8010374 <TL_Init+0x48>)
 801035c:	4a0d      	ldr	r2, [pc, #52]	@ (8010394 <TL_Init+0x68>)
 801035e:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8010360:	4b04      	ldr	r3, [pc, #16]	@ (8010374 <TL_Init+0x48>)
 8010362:	4a0d      	ldr	r2, [pc, #52]	@ (8010398 <TL_Init+0x6c>)
 8010364:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8010366:	4b03      	ldr	r3, [pc, #12]	@ (8010374 <TL_Init+0x48>)
 8010368:	4a0c      	ldr	r2, [pc, #48]	@ (801039c <TL_Init+0x70>)
 801036a:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 801036c:	f7f4 fee0 	bl	8005130 <HW_IPCC_Init>

  return;
 8010370:	bf00      	nop
}
 8010372:	bd80      	pop	{r7, pc}
 8010374:	20030000 	.word	0x20030000
 8010378:	20030134 	.word	0x20030134
 801037c:	20030154 	.word	0x20030154
 8010380:	20030164 	.word	0x20030164
 8010384:	20030174 	.word	0x20030174
 8010388:	2003017c 	.word	0x2003017c
 801038c:	20030184 	.word	0x20030184
 8010390:	2003018c 	.word	0x2003018c
 8010394:	200301a8 	.word	0x200301a8
 8010398:	200301ac 	.word	0x200301ac
 801039c:	200301b8 	.word	0x200301b8

080103a0 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b084      	sub	sp, #16
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 80103ac:	4811      	ldr	r0, [pc, #68]	@ (80103f4 <TL_BLE_Init+0x54>)
 80103ae:	f7ff fdb1 	bl	800ff14 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 80103b2:	4b11      	ldr	r3, [pc, #68]	@ (80103f8 <TL_BLE_Init+0x58>)
 80103b4:	685b      	ldr	r3, [r3, #4]
 80103b6:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	689a      	ldr	r2, [r3, #8]
 80103bc:	68bb      	ldr	r3, [r7, #8]
 80103be:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	68da      	ldr	r2, [r3, #12]
 80103c4:	68bb      	ldr	r3, [r7, #8]
 80103c6:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 80103c8:	68bb      	ldr	r3, [r7, #8]
 80103ca:	4a0c      	ldr	r2, [pc, #48]	@ (80103fc <TL_BLE_Init+0x5c>)
 80103cc:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 80103ce:	68bb      	ldr	r3, [r7, #8]
 80103d0:	4a08      	ldr	r2, [pc, #32]	@ (80103f4 <TL_BLE_Init+0x54>)
 80103d2:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 80103d4:	f7f4 fec2 	bl	800515c <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 80103d8:	68fb      	ldr	r3, [r7, #12]
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	4a08      	ldr	r2, [pc, #32]	@ (8010400 <TL_BLE_Init+0x60>)
 80103de:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	685b      	ldr	r3, [r3, #4]
 80103e4:	4a07      	ldr	r2, [pc, #28]	@ (8010404 <TL_BLE_Init+0x64>)
 80103e6:	6013      	str	r3, [r2, #0]

  return 0;
 80103e8:	2300      	movs	r3, #0
}
 80103ea:	4618      	mov	r0, r3
 80103ec:	3710      	adds	r7, #16
 80103ee:	46bd      	mov	sp, r7
 80103f0:	bd80      	pop	{r7, pc}
 80103f2:	bf00      	nop
 80103f4:	200301d4 	.word	0x200301d4
 80103f8:	20030000 	.word	0x20030000
 80103fc:	20030a58 	.word	0x20030a58
 8010400:	20001eb4 	.word	0x20001eb4
 8010404:	20001eb8 	.word	0x20001eb8

08010408 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8010408:	b580      	push	{r7, lr}
 801040a:	b082      	sub	sp, #8
 801040c:	af00      	add	r7, sp, #0
 801040e:	6078      	str	r0, [r7, #4]
 8010410:	460b      	mov	r3, r1
 8010412:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8010414:	4b09      	ldr	r3, [pc, #36]	@ (801043c <TL_BLE_SendCmd+0x34>)
 8010416:	685b      	ldr	r3, [r3, #4]
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	2201      	movs	r2, #1
 801041c:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 801041e:	4b07      	ldr	r3, [pc, #28]	@ (801043c <TL_BLE_SendCmd+0x34>)
 8010420:	685b      	ldr	r3, [r3, #4]
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	4619      	mov	r1, r3
 8010426:	2001      	movs	r0, #1
 8010428:	f000 f96c 	bl	8010704 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 801042c:	f7f4 fea0 	bl	8005170 <HW_IPCC_BLE_SendCmd>

  return 0;
 8010430:	2300      	movs	r3, #0
}
 8010432:	4618      	mov	r0, r3
 8010434:	3708      	adds	r7, #8
 8010436:	46bd      	mov	sp, r7
 8010438:	bd80      	pop	{r7, pc}
 801043a:	bf00      	nop
 801043c:	20030000 	.word	0x20030000

08010440 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8010440:	b580      	push	{r7, lr}
 8010442:	b082      	sub	sp, #8
 8010444:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8010446:	e01c      	b.n	8010482 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8010448:	1d3b      	adds	r3, r7, #4
 801044a:	4619      	mov	r1, r3
 801044c:	4812      	ldr	r0, [pc, #72]	@ (8010498 <HW_IPCC_BLE_RxEvtNot+0x58>)
 801044e:	f7ff fe00 	bl	8010052 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	7a5b      	ldrb	r3, [r3, #9]
 8010456:	2b0f      	cmp	r3, #15
 8010458:	d003      	beq.n	8010462 <HW_IPCC_BLE_RxEvtNot+0x22>
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	7a5b      	ldrb	r3, [r3, #9]
 801045e:	2b0e      	cmp	r3, #14
 8010460:	d105      	bne.n	801046e <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	4619      	mov	r1, r3
 8010466:	2002      	movs	r0, #2
 8010468:	f000 f94c 	bl	8010704 <OutputDbgTrace>
 801046c:	e004      	b.n	8010478 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	4619      	mov	r1, r3
 8010472:	2003      	movs	r0, #3
 8010474:	f000 f946 	bl	8010704 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8010478:	4b08      	ldr	r3, [pc, #32]	@ (801049c <HW_IPCC_BLE_RxEvtNot+0x5c>)
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	687a      	ldr	r2, [r7, #4]
 801047e:	4610      	mov	r0, r2
 8010480:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8010482:	4805      	ldr	r0, [pc, #20]	@ (8010498 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8010484:	f7ff fd56 	bl	800ff34 <LST_is_empty>
 8010488:	4603      	mov	r3, r0
 801048a:	2b00      	cmp	r3, #0
 801048c:	d0dc      	beq.n	8010448 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 801048e:	bf00      	nop
}
 8010490:	3708      	adds	r7, #8
 8010492:	46bd      	mov	sp, r7
 8010494:	bd80      	pop	{r7, pc}
 8010496:	bf00      	nop
 8010498:	200301d4 	.word	0x200301d4
 801049c:	20001eb4 	.word	0x20001eb4

080104a0 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 80104a4:	4b02      	ldr	r3, [pc, #8]	@ (80104b0 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	4798      	blx	r3

  return;
 80104aa:	bf00      	nop
}
 80104ac:	bd80      	pop	{r7, pc}
 80104ae:	bf00      	nop
 80104b0:	20001eb8 	.word	0x20001eb8

080104b4 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 80104b4:	b580      	push	{r7, lr}
 80104b6:	b084      	sub	sp, #16
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 80104c0:	480d      	ldr	r0, [pc, #52]	@ (80104f8 <TL_SYS_Init+0x44>)
 80104c2:	f7ff fd27 	bl	800ff14 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 80104c6:	4b0d      	ldr	r3, [pc, #52]	@ (80104fc <TL_SYS_Init+0x48>)
 80104c8:	68db      	ldr	r3, [r3, #12]
 80104ca:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 80104cc:	68fb      	ldr	r3, [r7, #12]
 80104ce:	689a      	ldr	r2, [r3, #8]
 80104d0:	68bb      	ldr	r3, [r7, #8]
 80104d2:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 80104d4:	68bb      	ldr	r3, [r7, #8]
 80104d6:	4a08      	ldr	r2, [pc, #32]	@ (80104f8 <TL_SYS_Init+0x44>)
 80104d8:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 80104da:	f7f4 fe6b 	bl	80051b4 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 80104de:	68fb      	ldr	r3, [r7, #12]
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	4a07      	ldr	r2, [pc, #28]	@ (8010500 <TL_SYS_Init+0x4c>)
 80104e4:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	685b      	ldr	r3, [r3, #4]
 80104ea:	4a06      	ldr	r2, [pc, #24]	@ (8010504 <TL_SYS_Init+0x50>)
 80104ec:	6013      	str	r3, [r2, #0]

  return 0;
 80104ee:	2300      	movs	r3, #0
}
 80104f0:	4618      	mov	r0, r3
 80104f2:	3710      	adds	r7, #16
 80104f4:	46bd      	mov	sp, r7
 80104f6:	bd80      	pop	{r7, pc}
 80104f8:	200301dc 	.word	0x200301dc
 80104fc:	20030000 	.word	0x20030000
 8010500:	20001ebc 	.word	0x20001ebc
 8010504:	20001ec0 	.word	0x20001ec0

08010508 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8010508:	b580      	push	{r7, lr}
 801050a:	b082      	sub	sp, #8
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
 8010510:	460b      	mov	r3, r1
 8010512:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8010514:	4b09      	ldr	r3, [pc, #36]	@ (801053c <TL_SYS_SendCmd+0x34>)
 8010516:	68db      	ldr	r3, [r3, #12]
 8010518:	681b      	ldr	r3, [r3, #0]
 801051a:	2210      	movs	r2, #16
 801051c:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 801051e:	4b07      	ldr	r3, [pc, #28]	@ (801053c <TL_SYS_SendCmd+0x34>)
 8010520:	68db      	ldr	r3, [r3, #12]
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	4619      	mov	r1, r3
 8010526:	2004      	movs	r0, #4
 8010528:	f000 f8ec 	bl	8010704 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 801052c:	f7f4 fe4c 	bl	80051c8 <HW_IPCC_SYS_SendCmd>

  return 0;
 8010530:	2300      	movs	r3, #0
}
 8010532:	4618      	mov	r0, r3
 8010534:	3708      	adds	r7, #8
 8010536:	46bd      	mov	sp, r7
 8010538:	bd80      	pop	{r7, pc}
 801053a:	bf00      	nop
 801053c:	20030000 	.word	0x20030000

08010540 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8010540:	b580      	push	{r7, lr}
 8010542:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8010544:	4b07      	ldr	r3, [pc, #28]	@ (8010564 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8010546:	68db      	ldr	r3, [r3, #12]
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	4619      	mov	r1, r3
 801054c:	2005      	movs	r0, #5
 801054e:	f000 f8d9 	bl	8010704 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8010552:	4b05      	ldr	r3, [pc, #20]	@ (8010568 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	4a03      	ldr	r2, [pc, #12]	@ (8010564 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8010558:	68d2      	ldr	r2, [r2, #12]
 801055a:	6812      	ldr	r2, [r2, #0]
 801055c:	4610      	mov	r0, r2
 801055e:	4798      	blx	r3

  return;
 8010560:	bf00      	nop
}
 8010562:	bd80      	pop	{r7, pc}
 8010564:	20030000 	.word	0x20030000
 8010568:	20001ebc 	.word	0x20001ebc

0801056c <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 801056c:	b580      	push	{r7, lr}
 801056e:	b082      	sub	sp, #8
 8010570:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8010572:	e00e      	b.n	8010592 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8010574:	1d3b      	adds	r3, r7, #4
 8010576:	4619      	mov	r1, r3
 8010578:	480b      	ldr	r0, [pc, #44]	@ (80105a8 <HW_IPCC_SYS_EvtNot+0x3c>)
 801057a:	f7ff fd6a 	bl	8010052 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	4619      	mov	r1, r3
 8010582:	2006      	movs	r0, #6
 8010584:	f000 f8be 	bl	8010704 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8010588:	4b08      	ldr	r3, [pc, #32]	@ (80105ac <HW_IPCC_SYS_EvtNot+0x40>)
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	687a      	ldr	r2, [r7, #4]
 801058e:	4610      	mov	r0, r2
 8010590:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8010592:	4805      	ldr	r0, [pc, #20]	@ (80105a8 <HW_IPCC_SYS_EvtNot+0x3c>)
 8010594:	f7ff fcce 	bl	800ff34 <LST_is_empty>
 8010598:	4603      	mov	r3, r0
 801059a:	2b00      	cmp	r3, #0
 801059c:	d0ea      	beq.n	8010574 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 801059e:	bf00      	nop
}
 80105a0:	3708      	adds	r7, #8
 80105a2:	46bd      	mov	sp, r7
 80105a4:	bd80      	pop	{r7, pc}
 80105a6:	bf00      	nop
 80105a8:	200301dc 	.word	0x200301dc
 80105ac:	20001ec0 	.word	0x20001ec0

080105b0 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 80105b0:	b580      	push	{r7, lr}
 80105b2:	b082      	sub	sp, #8
 80105b4:	af00      	add	r7, sp, #0
 80105b6:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 80105b8:	4817      	ldr	r0, [pc, #92]	@ (8010618 <TL_MM_Init+0x68>)
 80105ba:	f7ff fcab 	bl	800ff14 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 80105be:	4817      	ldr	r0, [pc, #92]	@ (801061c <TL_MM_Init+0x6c>)
 80105c0:	f7ff fca8 	bl	800ff14 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 80105c4:	4b16      	ldr	r3, [pc, #88]	@ (8010620 <TL_MM_Init+0x70>)
 80105c6:	691b      	ldr	r3, [r3, #16]
 80105c8:	4a16      	ldr	r2, [pc, #88]	@ (8010624 <TL_MM_Init+0x74>)
 80105ca:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 80105cc:	4b15      	ldr	r3, [pc, #84]	@ (8010624 <TL_MM_Init+0x74>)
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	687a      	ldr	r2, [r7, #4]
 80105d2:	6892      	ldr	r2, [r2, #8]
 80105d4:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 80105d6:	4b13      	ldr	r3, [pc, #76]	@ (8010624 <TL_MM_Init+0x74>)
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	687a      	ldr	r2, [r7, #4]
 80105dc:	68d2      	ldr	r2, [r2, #12]
 80105de:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 80105e0:	4b10      	ldr	r3, [pc, #64]	@ (8010624 <TL_MM_Init+0x74>)
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	4a0c      	ldr	r2, [pc, #48]	@ (8010618 <TL_MM_Init+0x68>)
 80105e6:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 80105e8:	4b0e      	ldr	r3, [pc, #56]	@ (8010624 <TL_MM_Init+0x74>)
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	687a      	ldr	r2, [r7, #4]
 80105ee:	6812      	ldr	r2, [r2, #0]
 80105f0:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 80105f2:	4b0c      	ldr	r3, [pc, #48]	@ (8010624 <TL_MM_Init+0x74>)
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	687a      	ldr	r2, [r7, #4]
 80105f8:	6852      	ldr	r2, [r2, #4]
 80105fa:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 80105fc:	4b09      	ldr	r3, [pc, #36]	@ (8010624 <TL_MM_Init+0x74>)
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	687a      	ldr	r2, [r7, #4]
 8010602:	6912      	ldr	r2, [r2, #16]
 8010604:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8010606:	4b07      	ldr	r3, [pc, #28]	@ (8010624 <TL_MM_Init+0x74>)
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	687a      	ldr	r2, [r7, #4]
 801060c:	6952      	ldr	r2, [r2, #20]
 801060e:	619a      	str	r2, [r3, #24]

  return;
 8010610:	bf00      	nop
}
 8010612:	3708      	adds	r7, #8
 8010614:	46bd      	mov	sp, r7
 8010616:	bd80      	pop	{r7, pc}
 8010618:	200301c4 	.word	0x200301c4
 801061c:	20001eac 	.word	0x20001eac
 8010620:	20030000 	.word	0x20030000
 8010624:	20001ec4 	.word	0x20001ec4

08010628 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8010628:	b580      	push	{r7, lr}
 801062a:	b082      	sub	sp, #8
 801062c:	af00      	add	r7, sp, #0
 801062e:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8010630:	6879      	ldr	r1, [r7, #4]
 8010632:	4807      	ldr	r0, [pc, #28]	@ (8010650 <TL_MM_EvtDone+0x28>)
 8010634:	f7ff fcc6 	bl	800ffc4 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8010638:	6879      	ldr	r1, [r7, #4]
 801063a:	2000      	movs	r0, #0
 801063c:	f000 f862 	bl	8010704 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8010640:	4804      	ldr	r0, [pc, #16]	@ (8010654 <TL_MM_EvtDone+0x2c>)
 8010642:	f7f4 fde7 	bl	8005214 <HW_IPCC_MM_SendFreeBuf>

  return;
 8010646:	bf00      	nop
}
 8010648:	3708      	adds	r7, #8
 801064a:	46bd      	mov	sp, r7
 801064c:	bd80      	pop	{r7, pc}
 801064e:	bf00      	nop
 8010650:	20001eac 	.word	0x20001eac
 8010654:	08010659 	.word	0x08010659

08010658 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8010658:	b580      	push	{r7, lr}
 801065a:	b082      	sub	sp, #8
 801065c:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 801065e:	e00c      	b.n	801067a <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8010660:	1d3b      	adds	r3, r7, #4
 8010662:	4619      	mov	r1, r3
 8010664:	480a      	ldr	r0, [pc, #40]	@ (8010690 <SendFreeBuf+0x38>)
 8010666:	f7ff fcf4 	bl	8010052 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 801066a:	4b0a      	ldr	r3, [pc, #40]	@ (8010694 <SendFreeBuf+0x3c>)
 801066c:	691b      	ldr	r3, [r3, #16]
 801066e:	691b      	ldr	r3, [r3, #16]
 8010670:	687a      	ldr	r2, [r7, #4]
 8010672:	4611      	mov	r1, r2
 8010674:	4618      	mov	r0, r3
 8010676:	f7ff fca5 	bl	800ffc4 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 801067a:	4805      	ldr	r0, [pc, #20]	@ (8010690 <SendFreeBuf+0x38>)
 801067c:	f7ff fc5a 	bl	800ff34 <LST_is_empty>
 8010680:	4603      	mov	r3, r0
 8010682:	2b00      	cmp	r3, #0
 8010684:	d0ec      	beq.n	8010660 <SendFreeBuf+0x8>
  }

  return;
 8010686:	bf00      	nop
}
 8010688:	3708      	adds	r7, #8
 801068a:	46bd      	mov	sp, r7
 801068c:	bd80      	pop	{r7, pc}
 801068e:	bf00      	nop
 8010690:	20001eac 	.word	0x20001eac
 8010694:	20030000 	.word	0x20030000

08010698 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8010698:	b580      	push	{r7, lr}
 801069a:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 801069c:	4805      	ldr	r0, [pc, #20]	@ (80106b4 <TL_TRACES_Init+0x1c>)
 801069e:	f7ff fc39 	bl	800ff14 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 80106a2:	4b05      	ldr	r3, [pc, #20]	@ (80106b8 <TL_TRACES_Init+0x20>)
 80106a4:	695b      	ldr	r3, [r3, #20]
 80106a6:	4a03      	ldr	r2, [pc, #12]	@ (80106b4 <TL_TRACES_Init+0x1c>)
 80106a8:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 80106aa:	f7f4 fde9 	bl	8005280 <HW_IPCC_TRACES_Init>

  return;
 80106ae:	bf00      	nop
}
 80106b0:	bd80      	pop	{r7, pc}
 80106b2:	bf00      	nop
 80106b4:	200301cc 	.word	0x200301cc
 80106b8:	20030000 	.word	0x20030000

080106bc <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 80106bc:	b580      	push	{r7, lr}
 80106be:	b082      	sub	sp, #8
 80106c0:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 80106c2:	e008      	b.n	80106d6 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 80106c4:	1d3b      	adds	r3, r7, #4
 80106c6:	4619      	mov	r1, r3
 80106c8:	4808      	ldr	r0, [pc, #32]	@ (80106ec <HW_IPCC_TRACES_EvtNot+0x30>)
 80106ca:	f7ff fcc2 	bl	8010052 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	4618      	mov	r0, r3
 80106d2:	f000 f80d 	bl	80106f0 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 80106d6:	4805      	ldr	r0, [pc, #20]	@ (80106ec <HW_IPCC_TRACES_EvtNot+0x30>)
 80106d8:	f7ff fc2c 	bl	800ff34 <LST_is_empty>
 80106dc:	4603      	mov	r3, r0
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d0f0      	beq.n	80106c4 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 80106e2:	bf00      	nop
}
 80106e4:	3708      	adds	r7, #8
 80106e6:	46bd      	mov	sp, r7
 80106e8:	bd80      	pop	{r7, pc}
 80106ea:	bf00      	nop
 80106ec:	200301cc 	.word	0x200301cc

080106f0 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 80106f0:	b480      	push	{r7}
 80106f2:	b083      	sub	sp, #12
 80106f4:	af00      	add	r7, sp, #0
 80106f6:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 80106f8:	bf00      	nop
 80106fa:	370c      	adds	r7, #12
 80106fc:	46bd      	mov	sp, r7
 80106fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010702:	4770      	bx	lr

08010704 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8010704:	b480      	push	{r7}
 8010706:	b087      	sub	sp, #28
 8010708:	af00      	add	r7, sp, #0
 801070a:	4603      	mov	r3, r0
 801070c:	6039      	str	r1, [r7, #0]
 801070e:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_EvtSerial_t *p_cmd_rsp_packet;

  switch(packet_type)
 8010710:	79fb      	ldrb	r3, [r7, #7]
 8010712:	2b06      	cmp	r3, #6
 8010714:	d845      	bhi.n	80107a2 <OutputDbgTrace+0x9e>
 8010716:	a201      	add	r2, pc, #4	@ (adr r2, 801071c <OutputDbgTrace+0x18>)
 8010718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801071c:	08010739 	.word	0x08010739
 8010720:	0801075d 	.word	0x0801075d
 8010724:	08010763 	.word	0x08010763
 8010728:	08010777 	.word	0x08010777
 801072c:	08010783 	.word	0x08010783
 8010730:	08010789 	.word	0x08010789
 8010734:	08010797 	.word	0x08010797
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8010738:	683b      	ldr	r3, [r7, #0]
 801073a:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 801073c:	697b      	ldr	r3, [r7, #20]
 801073e:	7a5b      	ldrb	r3, [r3, #9]
 8010740:	2bff      	cmp	r3, #255	@ 0xff
 8010742:	d005      	beq.n	8010750 <OutputDbgTrace+0x4c>
 8010744:	2bff      	cmp	r3, #255	@ 0xff
 8010746:	dc05      	bgt.n	8010754 <OutputDbgTrace+0x50>
 8010748:	2b0e      	cmp	r3, #14
 801074a:	d005      	beq.n	8010758 <OutputDbgTrace+0x54>
 801074c:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 801074e:	e001      	b.n	8010754 <OutputDbgTrace+0x50>
          break;
 8010750:	bf00      	nop
 8010752:	e027      	b.n	80107a4 <OutputDbgTrace+0xa0>
          break;
 8010754:	bf00      	nop
 8010756:	e025      	b.n	80107a4 <OutputDbgTrace+0xa0>
          break;
 8010758:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 801075a:	e023      	b.n	80107a4 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 801075c:	683b      	ldr	r3, [r7, #0]
 801075e:	60fb      	str	r3, [r7, #12]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8010760:	e020      	b.n	80107a4 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8010762:	683b      	ldr	r3, [r7, #0]
 8010764:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8010766:	697b      	ldr	r3, [r7, #20]
 8010768:	7a5b      	ldrb	r3, [r3, #9]
 801076a:	2b0e      	cmp	r3, #14
 801076c:	d001      	beq.n	8010772 <OutputDbgTrace+0x6e>
 801076e:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8010770:	e000      	b.n	8010774 <OutputDbgTrace+0x70>
          break;
 8010772:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8010774:	e016      	b.n	80107a4 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8010776:	683b      	ldr	r3, [r7, #0]
 8010778:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 801077a:	697b      	ldr	r3, [r7, #20]
 801077c:	7a5b      	ldrb	r3, [r3, #9]
 801077e:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8010780:	e010      	b.n	80107a4 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8010782:	683b      	ldr	r3, [r7, #0]
 8010784:	60fb      	str	r3, [r7, #12]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8010786:	e00d      	b.n	80107a4 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 8010788:	683b      	ldr	r3, [r7, #0]
 801078a:	613b      	str	r3, [r7, #16]
      switch(p_cmd_rsp_packet->evt.evtcode)
 801078c:	693b      	ldr	r3, [r7, #16]
 801078e:	785b      	ldrb	r3, [r3, #1]
 8010790:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
          break;
 8010792:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
      break;
 8010794:	e006      	b.n	80107a4 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8010796:	683b      	ldr	r3, [r7, #0]
 8010798:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 801079a:	697b      	ldr	r3, [r7, #20]
 801079c:	7a5b      	ldrb	r3, [r3, #9]
 801079e:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 80107a0:	e000      	b.n	80107a4 <OutputDbgTrace+0xa0>

    default:
      break;
 80107a2:	bf00      	nop
  }

  return;
 80107a4:	bf00      	nop
}
 80107a6:	371c      	adds	r7, #28
 80107a8:	46bd      	mov	sp, r7
 80107aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ae:	4770      	bx	lr

080107b0 <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 80107b0:	b580      	push	{r7, lr}
 80107b2:	b082      	sub	sp, #8
 80107b4:	af00      	add	r7, sp, #0
 80107b6:	6078      	str	r0, [r7, #4]
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	4a22      	ldr	r2, [pc, #136]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 80107be:	6013      	str	r3, [r2, #0]
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	685b      	ldr	r3, [r3, #4]
 80107c4:	4a20      	ldr	r2, [pc, #128]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 80107c6:	6053      	str	r3, [r2, #4]
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	689b      	ldr	r3, [r3, #8]
 80107cc:	4a1e      	ldr	r2, [pc, #120]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 80107ce:	6093      	str	r3, [r2, #8]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	68db      	ldr	r3, [r3, #12]
 80107d4:	4a1c      	ldr	r2, [pc, #112]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 80107d6:	60d3      	str	r3, [r2, #12]
  FuncDriver.FillRect       = pDrv->FillRect;
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	691b      	ldr	r3, [r3, #16]
 80107dc:	4a1a      	ldr	r2, [pc, #104]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 80107de:	6113      	str	r3, [r2, #16]
  FuncDriver.GetPixel       = pDrv->GetPixel;
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	695b      	ldr	r3, [r3, #20]
 80107e4:	4a18      	ldr	r2, [pc, #96]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 80107e6:	6153      	str	r3, [r2, #20]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	699b      	ldr	r3, [r3, #24]
 80107ec:	4a16      	ldr	r2, [pc, #88]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 80107ee:	6193      	str	r3, [r2, #24]
  FuncDriver.GetXSize       = pDrv->GetXSize;
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	69db      	ldr	r3, [r3, #28]
 80107f4:	4a14      	ldr	r2, [pc, #80]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 80107f6:	61d3      	str	r3, [r2, #28]
  FuncDriver.GetYSize       = pDrv->GetYSize;
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	6a1b      	ldr	r3, [r3, #32]
 80107fc:	4a12      	ldr	r2, [pc, #72]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 80107fe:	6213      	str	r3, [r2, #32]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010804:	4a10      	ldr	r2, [pc, #64]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 8010806:	6253      	str	r3, [r2, #36]	@ 0x24
  FuncDriver.GetFormat      = pDrv->GetFormat;
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801080c:	4a0e      	ldr	r2, [pc, #56]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 801080e:	6293      	str	r3, [r2, #40]	@ 0x28

  DrawProp->LcdLayer = 0;
 8010810:	4b0e      	ldr	r3, [pc, #56]	@ (801084c <UTIL_LCD_SetFuncDriver+0x9c>)
 8010812:	2200      	movs	r2, #0
 8010814:	60da      	str	r2, [r3, #12]
  DrawProp->LcdDevice = 0;
 8010816:	4b0d      	ldr	r3, [pc, #52]	@ (801084c <UTIL_LCD_SetFuncDriver+0x9c>)
 8010818:	2200      	movs	r2, #0
 801081a:	611a      	str	r2, [r3, #16]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 801081c:	4b0a      	ldr	r3, [pc, #40]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 801081e:	69db      	ldr	r3, [r3, #28]
 8010820:	4a0b      	ldr	r2, [pc, #44]	@ (8010850 <UTIL_LCD_SetFuncDriver+0xa0>)
 8010822:	4611      	mov	r1, r2
 8010824:	2000      	movs	r0, #0
 8010826:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 8010828:	4b07      	ldr	r3, [pc, #28]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 801082a:	6a1b      	ldr	r3, [r3, #32]
 801082c:	4a09      	ldr	r2, [pc, #36]	@ (8010854 <UTIL_LCD_SetFuncDriver+0xa4>)
 801082e:	4611      	mov	r1, r2
 8010830:	2000      	movs	r0, #0
 8010832:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 8010834:	4b04      	ldr	r3, [pc, #16]	@ (8010848 <UTIL_LCD_SetFuncDriver+0x98>)
 8010836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010838:	4a07      	ldr	r2, [pc, #28]	@ (8010858 <UTIL_LCD_SetFuncDriver+0xa8>)
 801083a:	4611      	mov	r1, r2
 801083c:	2000      	movs	r0, #0
 801083e:	4798      	blx	r3
}
 8010840:	bf00      	nop
 8010842:	3708      	adds	r7, #8
 8010844:	46bd      	mov	sp, r7
 8010846:	bd80      	pop	{r7, pc}
 8010848:	20001f08 	.word	0x20001f08
 801084c:	20001ec8 	.word	0x20001ec8
 8010850:	20001edc 	.word	0x20001edc
 8010854:	20001ee0 	.word	0x20001ee0
 8010858:	20001ee4 	.word	0x20001ee4

0801085c <UTIL_LCD_SetDevice>:
/**
  * @brief  Set the LCD instance to be used.
  * @param  Device  LCD instance
  */
void UTIL_LCD_SetDevice(uint32_t Device)
{
 801085c:	b580      	push	{r7, lr}
 801085e:	b082      	sub	sp, #8
 8010860:	af00      	add	r7, sp, #0
 8010862:	6078      	str	r0, [r7, #4]
  DrawProp->LcdDevice = Device;
 8010864:	4a09      	ldr	r2, [pc, #36]	@ (801088c <UTIL_LCD_SetDevice+0x30>)
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	6113      	str	r3, [r2, #16]
  FuncDriver.GetXSize(Device, &DrawProp->LcdXsize);
 801086a:	4b09      	ldr	r3, [pc, #36]	@ (8010890 <UTIL_LCD_SetDevice+0x34>)
 801086c:	69db      	ldr	r3, [r3, #28]
 801086e:	4a09      	ldr	r2, [pc, #36]	@ (8010894 <UTIL_LCD_SetDevice+0x38>)
 8010870:	4611      	mov	r1, r2
 8010872:	6878      	ldr	r0, [r7, #4]
 8010874:	4798      	blx	r3
  FuncDriver.GetYSize(Device, &DrawProp->LcdYsize);
 8010876:	4b06      	ldr	r3, [pc, #24]	@ (8010890 <UTIL_LCD_SetDevice+0x34>)
 8010878:	6a1b      	ldr	r3, [r3, #32]
 801087a:	4a07      	ldr	r2, [pc, #28]	@ (8010898 <UTIL_LCD_SetDevice+0x3c>)
 801087c:	4611      	mov	r1, r2
 801087e:	6878      	ldr	r0, [r7, #4]
 8010880:	4798      	blx	r3
}
 8010882:	bf00      	nop
 8010884:	3708      	adds	r7, #8
 8010886:	46bd      	mov	sp, r7
 8010888:	bd80      	pop	{r7, pc}
 801088a:	bf00      	nop
 801088c:	20001ec8 	.word	0x20001ec8
 8010890:	20001f08 	.word	0x20001f08
 8010894:	20001edc 	.word	0x20001edc
 8010898:	20001ee0 	.word	0x20001ee0

0801089c <UTIL_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
 801089c:	b480      	push	{r7}
 801089e:	b083      	sub	sp, #12
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 80108a4:	4b06      	ldr	r3, [pc, #24]	@ (80108c0 <UTIL_LCD_SetTextColor+0x24>)
 80108a6:	68db      	ldr	r3, [r3, #12]
 80108a8:	4a05      	ldr	r2, [pc, #20]	@ (80108c0 <UTIL_LCD_SetTextColor+0x24>)
 80108aa:	015b      	lsls	r3, r3, #5
 80108ac:	4413      	add	r3, r2
 80108ae:	687a      	ldr	r2, [r7, #4]
 80108b0:	601a      	str	r2, [r3, #0]
}
 80108b2:	bf00      	nop
 80108b4:	370c      	adds	r7, #12
 80108b6:	46bd      	mov	sp, r7
 80108b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108bc:	4770      	bx	lr
 80108be:	bf00      	nop
 80108c0:	20001ec8 	.word	0x20001ec8

080108c4 <UTIL_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
 80108c4:	b480      	push	{r7}
 80108c6:	b083      	sub	sp, #12
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 80108cc:	4b06      	ldr	r3, [pc, #24]	@ (80108e8 <UTIL_LCD_SetBackColor+0x24>)
 80108ce:	68db      	ldr	r3, [r3, #12]
 80108d0:	4a05      	ldr	r2, [pc, #20]	@ (80108e8 <UTIL_LCD_SetBackColor+0x24>)
 80108d2:	015b      	lsls	r3, r3, #5
 80108d4:	4413      	add	r3, r2
 80108d6:	3304      	adds	r3, #4
 80108d8:	687a      	ldr	r2, [r7, #4]
 80108da:	601a      	str	r2, [r3, #0]
}
 80108dc:	bf00      	nop
 80108de:	370c      	adds	r7, #12
 80108e0:	46bd      	mov	sp, r7
 80108e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108e6:	4770      	bx	lr
 80108e8:	20001ec8 	.word	0x20001ec8

080108ec <UTIL_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
 80108ec:	b480      	push	{r7}
 80108ee:	b083      	sub	sp, #12
 80108f0:	af00      	add	r7, sp, #0
 80108f2:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 80108f4:	4b06      	ldr	r3, [pc, #24]	@ (8010910 <UTIL_LCD_SetFont+0x24>)
 80108f6:	68db      	ldr	r3, [r3, #12]
 80108f8:	4a05      	ldr	r2, [pc, #20]	@ (8010910 <UTIL_LCD_SetFont+0x24>)
 80108fa:	015b      	lsls	r3, r3, #5
 80108fc:	4413      	add	r3, r2
 80108fe:	3308      	adds	r3, #8
 8010900:	687a      	ldr	r2, [r7, #4]
 8010902:	601a      	str	r2, [r3, #0]
}
 8010904:	bf00      	nop
 8010906:	370c      	adds	r7, #12
 8010908:	46bd      	mov	sp, r7
 801090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801090e:	4770      	bx	lr
 8010910:	20001ec8 	.word	0x20001ec8

08010914 <UTIL_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *UTIL_LCD_GetFont(void)
{
 8010914:	b480      	push	{r7}
 8010916:	af00      	add	r7, sp, #0
  return DrawProp[DrawProp->LcdLayer].pFont;
 8010918:	4b05      	ldr	r3, [pc, #20]	@ (8010930 <UTIL_LCD_GetFont+0x1c>)
 801091a:	68db      	ldr	r3, [r3, #12]
 801091c:	4a04      	ldr	r2, [pc, #16]	@ (8010930 <UTIL_LCD_GetFont+0x1c>)
 801091e:	015b      	lsls	r3, r3, #5
 8010920:	4413      	add	r3, r2
 8010922:	3308      	adds	r3, #8
 8010924:	681b      	ldr	r3, [r3, #0]
}
 8010926:	4618      	mov	r0, r3
 8010928:	46bd      	mov	sp, r7
 801092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801092e:	4770      	bx	lr
 8010930:	20001ec8 	.word	0x20001ec8

08010934 <UTIL_LCD_FillRGBRect>:
  * @param  Xpos    X position
  * @param  Ypos    Y position
  * @param  Length  Line length
  */
void UTIL_LCD_FillRGBRect(uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8010934:	b590      	push	{r4, r7, lr}
 8010936:	b087      	sub	sp, #28
 8010938:	af02      	add	r7, sp, #8
 801093a:	60f8      	str	r0, [r7, #12]
 801093c:	60b9      	str	r1, [r7, #8]
 801093e:	607a      	str	r2, [r7, #4]
 8010940:	603b      	str	r3, [r7, #0]
  /* Write RGB rectangle data */
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 8010942:	4b08      	ldr	r3, [pc, #32]	@ (8010964 <UTIL_LCD_FillRGBRect+0x30>)
 8010944:	685c      	ldr	r4, [r3, #4]
 8010946:	4b08      	ldr	r3, [pc, #32]	@ (8010968 <UTIL_LCD_FillRGBRect+0x34>)
 8010948:	6918      	ldr	r0, [r3, #16]
 801094a:	6a3b      	ldr	r3, [r7, #32]
 801094c:	9301      	str	r3, [sp, #4]
 801094e:	683b      	ldr	r3, [r7, #0]
 8010950:	9300      	str	r3, [sp, #0]
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	68ba      	ldr	r2, [r7, #8]
 8010956:	68f9      	ldr	r1, [r7, #12]
 8010958:	47a0      	blx	r4
}
 801095a:	bf00      	nop
 801095c:	3714      	adds	r7, #20
 801095e:	46bd      	mov	sp, r7
 8010960:	bd90      	pop	{r4, r7, pc}
 8010962:	bf00      	nop
 8010964:	20001f08 	.word	0x20001f08
 8010968:	20001ec8 	.word	0x20001ec8

0801096c <UTIL_LCD_DisplayChar>:
  * @param  Ypos Line where to display the character shape.
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
 801096c:	b580      	push	{r7, lr}
 801096e:	b084      	sub	sp, #16
 8010970:	af00      	add	r7, sp, #0
 8010972:	60f8      	str	r0, [r7, #12]
 8010974:	60b9      	str	r1, [r7, #8]
 8010976:	4613      	mov	r3, r2
 8010978:	71fb      	strb	r3, [r7, #7]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 801097a:	4b16      	ldr	r3, [pc, #88]	@ (80109d4 <UTIL_LCD_DisplayChar+0x68>)
 801097c:	68db      	ldr	r3, [r3, #12]
 801097e:	4a15      	ldr	r2, [pc, #84]	@ (80109d4 <UTIL_LCD_DisplayChar+0x68>)
 8010980:	015b      	lsls	r3, r3, #5
 8010982:	4413      	add	r3, r2
 8010984:	3308      	adds	r3, #8
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	681a      	ldr	r2, [r3, #0]
 801098a:	79fb      	ldrb	r3, [r7, #7]
 801098c:	3b20      	subs	r3, #32
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 801098e:	4911      	ldr	r1, [pc, #68]	@ (80109d4 <UTIL_LCD_DisplayChar+0x68>)
 8010990:	68c9      	ldr	r1, [r1, #12]
 8010992:	4810      	ldr	r0, [pc, #64]	@ (80109d4 <UTIL_LCD_DisplayChar+0x68>)
 8010994:	0149      	lsls	r1, r1, #5
 8010996:	4401      	add	r1, r0
 8010998:	3108      	adds	r1, #8
 801099a:	6809      	ldr	r1, [r1, #0]
 801099c:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 801099e:	fb03 f101 	mul.w	r1, r3, r1
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 80109a2:	4b0c      	ldr	r3, [pc, #48]	@ (80109d4 <UTIL_LCD_DisplayChar+0x68>)
 80109a4:	68db      	ldr	r3, [r3, #12]
 80109a6:	480b      	ldr	r0, [pc, #44]	@ (80109d4 <UTIL_LCD_DisplayChar+0x68>)
 80109a8:	015b      	lsls	r3, r3, #5
 80109aa:	4403      	add	r3, r0
 80109ac:	3308      	adds	r3, #8
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	889b      	ldrh	r3, [r3, #4]
 80109b2:	3307      	adds	r3, #7
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	da00      	bge.n	80109ba <UTIL_LCD_DisplayChar+0x4e>
 80109b8:	3307      	adds	r3, #7
 80109ba:	10db      	asrs	r3, r3, #3
 80109bc:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 80109c0:	4413      	add	r3, r2
 80109c2:	461a      	mov	r2, r3
 80109c4:	68b9      	ldr	r1, [r7, #8]
 80109c6:	68f8      	ldr	r0, [r7, #12]
 80109c8:	f000 f8b4 	bl	8010b34 <DrawChar>
}
 80109cc:	bf00      	nop
 80109ce:	3710      	adds	r7, #16
 80109d0:	46bd      	mov	sp, r7
 80109d2:	bd80      	pop	{r7, pc}
 80109d4:	20001ec8 	.word	0x20001ec8

080109d8 <UTIL_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void UTIL_LCD_DisplayStringAt(uint32_t Xpos, uint32_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 80109d8:	b580      	push	{r7, lr}
 80109da:	b08a      	sub	sp, #40	@ 0x28
 80109dc:	af00      	add	r7, sp, #0
 80109de:	60f8      	str	r0, [r7, #12]
 80109e0:	60b9      	str	r1, [r7, #8]
 80109e2:	607a      	str	r2, [r7, #4]
 80109e4:	70fb      	strb	r3, [r7, #3]
  uint32_t refcolumn = 1, i = 0;
 80109e6:	2301      	movs	r3, #1
 80109e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80109ea:	2300      	movs	r3, #0
 80109ec:	623b      	str	r3, [r7, #32]
  uint32_t size = 0, xsize = 0;
 80109ee:	2300      	movs	r3, #0
 80109f0:	61fb      	str	r3, [r7, #28]
 80109f2:	2300      	movs	r3, #0
 80109f4:	617b      	str	r3, [r7, #20]
  uint8_t  *ptr = Text;
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	61bb      	str	r3, [r7, #24]

  /* Get the text size */
  while (*ptr++) size ++ ;
 80109fa:	e002      	b.n	8010a02 <UTIL_LCD_DisplayStringAt+0x2a>
 80109fc:	69fb      	ldr	r3, [r7, #28]
 80109fe:	3301      	adds	r3, #1
 8010a00:	61fb      	str	r3, [r7, #28]
 8010a02:	69bb      	ldr	r3, [r7, #24]
 8010a04:	1c5a      	adds	r2, r3, #1
 8010a06:	61ba      	str	r2, [r7, #24]
 8010a08:	781b      	ldrb	r3, [r3, #0]
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d1f6      	bne.n	80109fc <UTIL_LCD_DisplayStringAt+0x24>

  /* Characters number per line */
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 8010a0e:	4b48      	ldr	r3, [pc, #288]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010a10:	695b      	ldr	r3, [r3, #20]
 8010a12:	4a47      	ldr	r2, [pc, #284]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010a14:	68d2      	ldr	r2, [r2, #12]
 8010a16:	4946      	ldr	r1, [pc, #280]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010a18:	0152      	lsls	r2, r2, #5
 8010a1a:	440a      	add	r2, r1
 8010a1c:	3208      	adds	r2, #8
 8010a1e:	6812      	ldr	r2, [r2, #0]
 8010a20:	8892      	ldrh	r2, [r2, #4]
 8010a22:	fbb3 f3f2 	udiv	r3, r3, r2
 8010a26:	617b      	str	r3, [r7, #20]

  switch (Mode)
 8010a28:	78fb      	ldrb	r3, [r7, #3]
 8010a2a:	2b03      	cmp	r3, #3
 8010a2c:	d018      	beq.n	8010a60 <UTIL_LCD_DisplayStringAt+0x88>
 8010a2e:	2b03      	cmp	r3, #3
 8010a30:	dc2a      	bgt.n	8010a88 <UTIL_LCD_DisplayStringAt+0xb0>
 8010a32:	2b01      	cmp	r3, #1
 8010a34:	d002      	beq.n	8010a3c <UTIL_LCD_DisplayStringAt+0x64>
 8010a36:	2b02      	cmp	r3, #2
 8010a38:	d015      	beq.n	8010a66 <UTIL_LCD_DisplayStringAt+0x8e>
 8010a3a:	e025      	b.n	8010a88 <UTIL_LCD_DisplayStringAt+0xb0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 8010a3c:	697a      	ldr	r2, [r7, #20]
 8010a3e:	69fb      	ldr	r3, [r7, #28]
 8010a40:	1ad3      	subs	r3, r2, r3
 8010a42:	4a3b      	ldr	r2, [pc, #236]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010a44:	68d2      	ldr	r2, [r2, #12]
 8010a46:	493a      	ldr	r1, [pc, #232]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010a48:	0152      	lsls	r2, r2, #5
 8010a4a:	440a      	add	r2, r1
 8010a4c:	3208      	adds	r2, #8
 8010a4e:	6812      	ldr	r2, [r2, #0]
 8010a50:	8892      	ldrh	r2, [r2, #4]
 8010a52:	fb02 f303 	mul.w	r3, r2, r3
 8010a56:	085b      	lsrs	r3, r3, #1
 8010a58:	68fa      	ldr	r2, [r7, #12]
 8010a5a:	4413      	add	r3, r2
 8010a5c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8010a5e:	e016      	b.n	8010a8e <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8010a64:	e013      	b.n	8010a8e <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 8010a66:	697a      	ldr	r2, [r7, #20]
 8010a68:	69fb      	ldr	r3, [r7, #28]
 8010a6a:	1ad3      	subs	r3, r2, r3
 8010a6c:	4a30      	ldr	r2, [pc, #192]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010a6e:	68d2      	ldr	r2, [r2, #12]
 8010a70:	492f      	ldr	r1, [pc, #188]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010a72:	0152      	lsls	r2, r2, #5
 8010a74:	440a      	add	r2, r1
 8010a76:	3208      	adds	r2, #8
 8010a78:	6812      	ldr	r2, [r2, #0]
 8010a7a:	8892      	ldrh	r2, [r2, #4]
 8010a7c:	fb03 f202 	mul.w	r2, r3, r2
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	1ad3      	subs	r3, r2, r3
 8010a84:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8010a86:	e002      	b.n	8010a8e <UTIL_LCD_DisplayStringAt+0xb6>
    }
  default:
    {
      refcolumn = Xpos;
 8010a88:	68fb      	ldr	r3, [r7, #12]
 8010a8a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8010a8c:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8010a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d003      	beq.n	8010a9c <UTIL_LCD_DisplayStringAt+0xc4>
 8010a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010a9a:	d31b      	bcc.n	8010ad4 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    refcolumn = 1;
 8010a9c:	2301      	movs	r3, #1
 8010a9e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8010aa0:	e018      	b.n	8010ad4 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    /* Display one character on LCD */
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	781b      	ldrb	r3, [r3, #0]
 8010aa6:	461a      	mov	r2, r3
 8010aa8:	68b9      	ldr	r1, [r7, #8]
 8010aaa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010aac:	f7ff ff5e 	bl	801096c <UTIL_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 8010ab0:	4b1f      	ldr	r3, [pc, #124]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010ab2:	68db      	ldr	r3, [r3, #12]
 8010ab4:	4a1e      	ldr	r2, [pc, #120]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010ab6:	015b      	lsls	r3, r3, #5
 8010ab8:	4413      	add	r3, r2
 8010aba:	3308      	adds	r3, #8
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	889b      	ldrh	r3, [r3, #4]
 8010ac0:	461a      	mov	r2, r3
 8010ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ac4:	4413      	add	r3, r2
 8010ac6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Point on the next character */
    Text++;
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	3301      	adds	r3, #1
 8010acc:	607b      	str	r3, [r7, #4]
    i++;
 8010ace:	6a3b      	ldr	r3, [r7, #32]
 8010ad0:	3301      	adds	r3, #1
 8010ad2:	623b      	str	r3, [r7, #32]
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	781b      	ldrb	r3, [r3, #0]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	bf14      	ite	ne
 8010adc:	2301      	movne	r3, #1
 8010ade:	2300      	moveq	r3, #0
 8010ae0:	b2da      	uxtb	r2, r3
 8010ae2:	4b13      	ldr	r3, [pc, #76]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010ae4:	6959      	ldr	r1, [r3, #20]
 8010ae6:	4b12      	ldr	r3, [pc, #72]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010ae8:	68db      	ldr	r3, [r3, #12]
 8010aea:	4811      	ldr	r0, [pc, #68]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010aec:	015b      	lsls	r3, r3, #5
 8010aee:	4403      	add	r3, r0
 8010af0:	3308      	adds	r3, #8
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	889b      	ldrh	r3, [r3, #4]
 8010af6:	4618      	mov	r0, r3
 8010af8:	6a3b      	ldr	r3, [r7, #32]
 8010afa:	fb00 f303 	mul.w	r3, r0, r3
 8010afe:	1acb      	subs	r3, r1, r3
 8010b00:	b29b      	uxth	r3, r3
 8010b02:	490b      	ldr	r1, [pc, #44]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010b04:	68c9      	ldr	r1, [r1, #12]
 8010b06:	480a      	ldr	r0, [pc, #40]	@ (8010b30 <UTIL_LCD_DisplayStringAt+0x158>)
 8010b08:	0149      	lsls	r1, r1, #5
 8010b0a:	4401      	add	r1, r0
 8010b0c:	3108      	adds	r1, #8
 8010b0e:	6809      	ldr	r1, [r1, #0]
 8010b10:	8889      	ldrh	r1, [r1, #4]
 8010b12:	428b      	cmp	r3, r1
 8010b14:	bf2c      	ite	cs
 8010b16:	2301      	movcs	r3, #1
 8010b18:	2300      	movcc	r3, #0
 8010b1a:	b2db      	uxtb	r3, r3
 8010b1c:	4013      	ands	r3, r2
 8010b1e:	b2db      	uxtb	r3, r3
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d1be      	bne.n	8010aa2 <UTIL_LCD_DisplayStringAt+0xca>
  }
}
 8010b24:	bf00      	nop
 8010b26:	bf00      	nop
 8010b28:	3728      	adds	r7, #40	@ 0x28
 8010b2a:	46bd      	mov	sp, r7
 8010b2c:	bd80      	pop	{r7, pc}
 8010b2e:	bf00      	nop
 8010b30:	20001ec8 	.word	0x20001ec8

08010b34 <DrawChar>:
  * @param  Xpos  Line where to display the character shape
  * @param  Ypos  Start column address
  * @param  pData Pointer to the character data
  */
static void DrawChar(uint32_t Xpos, uint32_t Ypos, const uint8_t *pData)
{
 8010b34:	b580      	push	{r7, lr}
 8010b36:	b0b2      	sub	sp, #200	@ 0xc8
 8010b38:	af02      	add	r7, sp, #8
 8010b3a:	60f8      	str	r0, [r7, #12]
 8010b3c:	60b9      	str	r1, [r7, #8]
 8010b3e:	607a      	str	r2, [r7, #4]
  uint32_t i = 0, j = 0, offset;
 8010b40:	2300      	movs	r3, #0
 8010b42:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8010b46:	2300      	movs	r3, #0
 8010b48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t height, width;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
 8010b4c:	4ba5      	ldr	r3, [pc, #660]	@ (8010de4 <DrawChar+0x2b0>)
 8010b4e:	68db      	ldr	r3, [r3, #12]
 8010b50:	4aa4      	ldr	r2, [pc, #656]	@ (8010de4 <DrawChar+0x2b0>)
 8010b52:	015b      	lsls	r3, r3, #5
 8010b54:	4413      	add	r3, r2
 8010b56:	3308      	adds	r3, #8
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	88db      	ldrh	r3, [r3, #6]
 8010b5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
 8010b60:	4ba0      	ldr	r3, [pc, #640]	@ (8010de4 <DrawChar+0x2b0>)
 8010b62:	68db      	ldr	r3, [r3, #12]
 8010b64:	4a9f      	ldr	r2, [pc, #636]	@ (8010de4 <DrawChar+0x2b0>)
 8010b66:	015b      	lsls	r3, r3, #5
 8010b68:	4413      	add	r3, r2
 8010b6a:	3308      	adds	r3, #8
 8010b6c:	681b      	ldr	r3, [r3, #0]
 8010b6e:	889b      	ldrh	r3, [r3, #4]
 8010b70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 8010b74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b78:	3307      	adds	r3, #7
 8010b7a:	f023 0207 	bic.w	r2, r3, #7
 8010b7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b82:	1ad3      	subs	r3, r2, r3
 8010b84:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  for(i = 0; i < height; i++)
 8010b88:	2300      	movs	r3, #0
 8010b8a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8010b8e:	e11c      	b.n	8010dca <DrawChar+0x296>
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 8010b90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b94:	3307      	adds	r3, #7
 8010b96:	08db      	lsrs	r3, r3, #3
 8010b98:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8010b9c:	fb02 f303 	mul.w	r3, r2, r3
 8010ba0:	687a      	ldr	r2, [r7, #4]
 8010ba2:	4413      	add	r3, r2
 8010ba4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    switch(((width + 7)/8))
 8010ba8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010bac:	3307      	adds	r3, #7
 8010bae:	08db      	lsrs	r3, r3, #3
 8010bb0:	2b01      	cmp	r3, #1
 8010bb2:	d002      	beq.n	8010bba <DrawChar+0x86>
 8010bb4:	2b02      	cmp	r3, #2
 8010bb6:	d006      	beq.n	8010bc6 <DrawChar+0x92>
 8010bb8:	e011      	b.n	8010bde <DrawChar+0xaa>
    {

    case 1:
      line =  pchar[0];
 8010bba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010bbe:	781b      	ldrb	r3, [r3, #0]
 8010bc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8010bc4:	e01d      	b.n	8010c02 <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8010bc6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010bca:	781b      	ldrb	r3, [r3, #0]
 8010bcc:	021b      	lsls	r3, r3, #8
 8010bce:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8010bd2:	3201      	adds	r2, #1
 8010bd4:	7812      	ldrb	r2, [r2, #0]
 8010bd6:	4313      	orrs	r3, r2
 8010bd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8010bdc:	e011      	b.n	8010c02 <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8010bde:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010be2:	781b      	ldrb	r3, [r3, #0]
 8010be4:	041a      	lsls	r2, r3, #16
 8010be6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010bea:	3301      	adds	r3, #1
 8010bec:	781b      	ldrb	r3, [r3, #0]
 8010bee:	021b      	lsls	r3, r3, #8
 8010bf0:	4313      	orrs	r3, r2
 8010bf2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8010bf6:	3202      	adds	r2, #2
 8010bf8:	7812      	ldrb	r2, [r2, #0]
 8010bfa:	4313      	orrs	r3, r2
 8010bfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8010c00:	bf00      	nop
    }

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8010c02:	4b78      	ldr	r3, [pc, #480]	@ (8010de4 <DrawChar+0x2b0>)
 8010c04:	68db      	ldr	r3, [r3, #12]
 8010c06:	4a77      	ldr	r2, [pc, #476]	@ (8010de4 <DrawChar+0x2b0>)
 8010c08:	015b      	lsls	r3, r3, #5
 8010c0a:	4413      	add	r3, r2
 8010c0c:	331c      	adds	r3, #28
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	2b02      	cmp	r3, #2
 8010c12:	f040 808c 	bne.w	8010d2e <DrawChar+0x1fa>
    {
      for (j = 0; j < width; j++)
 8010c16:	2300      	movs	r3, #0
 8010c18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010c1c:	e074      	b.n	8010d08 <DrawChar+0x1d4>
      {
        if(line & (1 << (width- j + offset- 1)))
 8010c1e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8010c22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010c26:	1ad2      	subs	r2, r2, r3
 8010c28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010c2c:	4413      	add	r3, r2
 8010c2e:	3b01      	subs	r3, #1
 8010c30:	2201      	movs	r2, #1
 8010c32:	fa02 f303 	lsl.w	r3, r2, r3
 8010c36:	461a      	mov	r2, r3
 8010c38:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010c3c:	4013      	ands	r3, r2
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d02d      	beq.n	8010c9e <DrawChar+0x16a>
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 8010c42:	4b68      	ldr	r3, [pc, #416]	@ (8010de4 <DrawChar+0x2b0>)
 8010c44:	68db      	ldr	r3, [r3, #12]
 8010c46:	4a67      	ldr	r2, [pc, #412]	@ (8010de4 <DrawChar+0x2b0>)
 8010c48:	015b      	lsls	r3, r3, #5
 8010c4a:	4413      	add	r3, r2
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	08db      	lsrs	r3, r3, #3
 8010c50:	b29b      	uxth	r3, r3
 8010c52:	f003 031f 	and.w	r3, r3, #31
 8010c56:	b29a      	uxth	r2, r3
 8010c58:	4b62      	ldr	r3, [pc, #392]	@ (8010de4 <DrawChar+0x2b0>)
 8010c5a:	68db      	ldr	r3, [r3, #12]
 8010c5c:	4961      	ldr	r1, [pc, #388]	@ (8010de4 <DrawChar+0x2b0>)
 8010c5e:	015b      	lsls	r3, r3, #5
 8010c60:	440b      	add	r3, r1
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	0a9b      	lsrs	r3, r3, #10
 8010c66:	b29b      	uxth	r3, r3
 8010c68:	015b      	lsls	r3, r3, #5
 8010c6a:	b29b      	uxth	r3, r3
 8010c6c:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8010c70:	b29b      	uxth	r3, r3
 8010c72:	4313      	orrs	r3, r2
 8010c74:	b29a      	uxth	r2, r3
 8010c76:	4b5b      	ldr	r3, [pc, #364]	@ (8010de4 <DrawChar+0x2b0>)
 8010c78:	68db      	ldr	r3, [r3, #12]
 8010c7a:	495a      	ldr	r1, [pc, #360]	@ (8010de4 <DrawChar+0x2b0>)
 8010c7c:	015b      	lsls	r3, r3, #5
 8010c7e:	440b      	add	r3, r1
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	0cdb      	lsrs	r3, r3, #19
 8010c84:	b29b      	uxth	r3, r3
 8010c86:	02db      	lsls	r3, r3, #11
 8010c88:	b29b      	uxth	r3, r3
 8010c8a:	4313      	orrs	r3, r2
 8010c8c:	b29a      	uxth	r2, r3
 8010c8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010c92:	005b      	lsls	r3, r3, #1
 8010c94:	33c0      	adds	r3, #192	@ 0xc0
 8010c96:	443b      	add	r3, r7
 8010c98:	f823 2c4c 	strh.w	r2, [r3, #-76]
 8010c9c:	e02f      	b.n	8010cfe <DrawChar+0x1ca>
        }
        else
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 8010c9e:	4b51      	ldr	r3, [pc, #324]	@ (8010de4 <DrawChar+0x2b0>)
 8010ca0:	68db      	ldr	r3, [r3, #12]
 8010ca2:	4a50      	ldr	r2, [pc, #320]	@ (8010de4 <DrawChar+0x2b0>)
 8010ca4:	015b      	lsls	r3, r3, #5
 8010ca6:	4413      	add	r3, r2
 8010ca8:	3304      	adds	r3, #4
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	08db      	lsrs	r3, r3, #3
 8010cae:	b29b      	uxth	r3, r3
 8010cb0:	f003 031f 	and.w	r3, r3, #31
 8010cb4:	b29a      	uxth	r2, r3
 8010cb6:	4b4b      	ldr	r3, [pc, #300]	@ (8010de4 <DrawChar+0x2b0>)
 8010cb8:	68db      	ldr	r3, [r3, #12]
 8010cba:	494a      	ldr	r1, [pc, #296]	@ (8010de4 <DrawChar+0x2b0>)
 8010cbc:	015b      	lsls	r3, r3, #5
 8010cbe:	440b      	add	r3, r1
 8010cc0:	3304      	adds	r3, #4
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	0a9b      	lsrs	r3, r3, #10
 8010cc6:	b29b      	uxth	r3, r3
 8010cc8:	015b      	lsls	r3, r3, #5
 8010cca:	b29b      	uxth	r3, r3
 8010ccc:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8010cd0:	b29b      	uxth	r3, r3
 8010cd2:	4313      	orrs	r3, r2
 8010cd4:	b29a      	uxth	r2, r3
 8010cd6:	4b43      	ldr	r3, [pc, #268]	@ (8010de4 <DrawChar+0x2b0>)
 8010cd8:	68db      	ldr	r3, [r3, #12]
 8010cda:	4942      	ldr	r1, [pc, #264]	@ (8010de4 <DrawChar+0x2b0>)
 8010cdc:	015b      	lsls	r3, r3, #5
 8010cde:	440b      	add	r3, r1
 8010ce0:	3304      	adds	r3, #4
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	0cdb      	lsrs	r3, r3, #19
 8010ce6:	b29b      	uxth	r3, r3
 8010ce8:	02db      	lsls	r3, r3, #11
 8010cea:	b29b      	uxth	r3, r3
 8010cec:	4313      	orrs	r3, r2
 8010cee:	b29a      	uxth	r2, r3
 8010cf0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010cf4:	005b      	lsls	r3, r3, #1
 8010cf6:	33c0      	adds	r3, #192	@ 0xc0
 8010cf8:	443b      	add	r3, r7
 8010cfa:	f823 2c4c 	strh.w	r2, [r3, #-76]
      for (j = 0; j < width; j++)
 8010cfe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010d02:	3301      	adds	r3, #1
 8010d04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010d08:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8010d0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010d10:	429a      	cmp	r2, r3
 8010d12:	d384      	bcc.n	8010c1e <DrawChar+0xea>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
 8010d14:	68b9      	ldr	r1, [r7, #8]
 8010d16:	1c4b      	adds	r3, r1, #1
 8010d18:	60bb      	str	r3, [r7, #8]
 8010d1a:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8010d1e:	2301      	movs	r3, #1
 8010d20:	9300      	str	r3, [sp, #0]
 8010d22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010d26:	68f8      	ldr	r0, [r7, #12]
 8010d28:	f7ff fe04 	bl	8010934 <UTIL_LCD_FillRGBRect>
 8010d2c:	e048      	b.n	8010dc0 <DrawChar+0x28c>
    }
    else
    {
      for (j = 0; j < width; j++)
 8010d2e:	2300      	movs	r3, #0
 8010d30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010d34:	e032      	b.n	8010d9c <DrawChar+0x268>
      {
        if(line & (1 << (width- j + offset- 1)))
 8010d36:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8010d3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010d3e:	1ad2      	subs	r2, r2, r3
 8010d40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010d44:	4413      	add	r3, r2
 8010d46:	3b01      	subs	r3, #1
 8010d48:	2201      	movs	r2, #1
 8010d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8010d4e:	461a      	mov	r2, r3
 8010d50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010d54:	4013      	ands	r3, r2
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d00d      	beq.n	8010d76 <DrawChar+0x242>
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 8010d5a:	4b22      	ldr	r3, [pc, #136]	@ (8010de4 <DrawChar+0x2b0>)
 8010d5c:	68db      	ldr	r3, [r3, #12]
 8010d5e:	4a21      	ldr	r2, [pc, #132]	@ (8010de4 <DrawChar+0x2b0>)
 8010d60:	015b      	lsls	r3, r3, #5
 8010d62:	4413      	add	r3, r2
 8010d64:	681a      	ldr	r2, [r3, #0]
 8010d66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010d6a:	009b      	lsls	r3, r3, #2
 8010d6c:	33c0      	adds	r3, #192	@ 0xc0
 8010d6e:	443b      	add	r3, r7
 8010d70:	f843 2cac 	str.w	r2, [r3, #-172]
 8010d74:	e00d      	b.n	8010d92 <DrawChar+0x25e>
        }
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 8010d76:	4b1b      	ldr	r3, [pc, #108]	@ (8010de4 <DrawChar+0x2b0>)
 8010d78:	68db      	ldr	r3, [r3, #12]
 8010d7a:	4a1a      	ldr	r2, [pc, #104]	@ (8010de4 <DrawChar+0x2b0>)
 8010d7c:	015b      	lsls	r3, r3, #5
 8010d7e:	4413      	add	r3, r2
 8010d80:	3304      	adds	r3, #4
 8010d82:	681a      	ldr	r2, [r3, #0]
 8010d84:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010d88:	009b      	lsls	r3, r3, #2
 8010d8a:	33c0      	adds	r3, #192	@ 0xc0
 8010d8c:	443b      	add	r3, r7
 8010d8e:	f843 2cac 	str.w	r2, [r3, #-172]
      for (j = 0; j < width; j++)
 8010d92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010d96:	3301      	adds	r3, #1
 8010d98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010d9c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8010da0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010da4:	429a      	cmp	r2, r3
 8010da6:	d3c6      	bcc.n	8010d36 <DrawChar+0x202>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 8010da8:	68b9      	ldr	r1, [r7, #8]
 8010daa:	1c4b      	adds	r3, r1, #1
 8010dac:	60bb      	str	r3, [r7, #8]
 8010dae:	f107 0214 	add.w	r2, r7, #20
 8010db2:	2301      	movs	r3, #1
 8010db4:	9300      	str	r3, [sp, #0]
 8010db6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010dba:	68f8      	ldr	r0, [r7, #12]
 8010dbc:	f7ff fdba 	bl	8010934 <UTIL_LCD_FillRGBRect>
  for(i = 0; i < height; i++)
 8010dc0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8010dc4:	3301      	adds	r3, #1
 8010dc6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8010dca:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8010dce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8010dd2:	429a      	cmp	r2, r3
 8010dd4:	f4ff aedc 	bcc.w	8010b90 <DrawChar+0x5c>
    }
  }
}
 8010dd8:	bf00      	nop
 8010dda:	bf00      	nop
 8010ddc:	37c0      	adds	r7, #192	@ 0xc0
 8010dde:	46bd      	mov	sp, r7
 8010de0:	bd80      	pop	{r7, pc}
 8010de2:	bf00      	nop
 8010de4:	20001ec8 	.word	0x20001ec8

08010de8 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8010de8:	b480      	push	{r7}
 8010dea:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8010dec:	4b05      	ldr	r3, [pc, #20]	@ (8010e04 <UTIL_LPM_Init+0x1c>)
 8010dee:	2200      	movs	r2, #0
 8010df0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8010df2:	4b05      	ldr	r3, [pc, #20]	@ (8010e08 <UTIL_LPM_Init+0x20>)
 8010df4:	2200      	movs	r2, #0
 8010df6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8010df8:	bf00      	nop
 8010dfa:	46bd      	mov	sp, r7
 8010dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e00:	4770      	bx	lr
 8010e02:	bf00      	nop
 8010e04:	20001f34 	.word	0x20001f34
 8010e08:	20001f38 	.word	0x20001f38

08010e0c <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8010e0c:	b480      	push	{r7}
 8010e0e:	b087      	sub	sp, #28
 8010e10:	af00      	add	r7, sp, #0
 8010e12:	6078      	str	r0, [r7, #4]
 8010e14:	460b      	mov	r3, r1
 8010e16:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010e18:	f3ef 8310 	mrs	r3, PRIMASK
 8010e1c:	613b      	str	r3, [r7, #16]
  return(result);
 8010e1e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8010e20:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010e22:	b672      	cpsid	i
}
 8010e24:	bf00      	nop
  
  switch(state)
 8010e26:	78fb      	ldrb	r3, [r7, #3]
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d008      	beq.n	8010e3e <UTIL_LPM_SetOffMode+0x32>
 8010e2c:	2b01      	cmp	r3, #1
 8010e2e:	d10e      	bne.n	8010e4e <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8010e30:	4b0d      	ldr	r3, [pc, #52]	@ (8010e68 <UTIL_LPM_SetOffMode+0x5c>)
 8010e32:	681a      	ldr	r2, [r3, #0]
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	4313      	orrs	r3, r2
 8010e38:	4a0b      	ldr	r2, [pc, #44]	@ (8010e68 <UTIL_LPM_SetOffMode+0x5c>)
 8010e3a:	6013      	str	r3, [r2, #0]
      break;
 8010e3c:	e008      	b.n	8010e50 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	43da      	mvns	r2, r3
 8010e42:	4b09      	ldr	r3, [pc, #36]	@ (8010e68 <UTIL_LPM_SetOffMode+0x5c>)
 8010e44:	681b      	ldr	r3, [r3, #0]
 8010e46:	4013      	ands	r3, r2
 8010e48:	4a07      	ldr	r2, [pc, #28]	@ (8010e68 <UTIL_LPM_SetOffMode+0x5c>)
 8010e4a:	6013      	str	r3, [r2, #0]
      break;
 8010e4c:	e000      	b.n	8010e50 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8010e4e:	bf00      	nop
 8010e50:	697b      	ldr	r3, [r7, #20]
 8010e52:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	f383 8810 	msr	PRIMASK, r3
}
 8010e5a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8010e5c:	bf00      	nop
 8010e5e:	371c      	adds	r7, #28
 8010e60:	46bd      	mov	sp, r7
 8010e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e66:	4770      	bx	lr
 8010e68:	20001f38 	.word	0x20001f38

08010e6c <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8010e6c:	b580      	push	{r7, lr}
 8010e6e:	b090      	sub	sp, #64	@ 0x40
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8010e74:	4b73      	ldr	r3, [pc, #460]	@ (8011044 <UTIL_SEQ_Run+0x1d8>)
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 8010e7a:	4b72      	ldr	r3, [pc, #456]	@ (8011044 <UTIL_SEQ_Run+0x1d8>)
 8010e7c:	681a      	ldr	r2, [r3, #0]
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	4013      	ands	r3, r2
 8010e82:	4a70      	ldr	r2, [pc, #448]	@ (8011044 <UTIL_SEQ_Run+0x1d8>)
 8010e84:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 8010e86:	4b70      	ldr	r3, [pc, #448]	@ (8011048 <UTIL_SEQ_Run+0x1dc>)
 8010e88:	681b      	ldr	r3, [r3, #0]
 8010e8a:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8010e8c:	4b6f      	ldr	r3, [pc, #444]	@ (801104c <UTIL_SEQ_Run+0x1e0>)
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 8010e92:	4b6f      	ldr	r3, [pc, #444]	@ (8011050 <UTIL_SEQ_Run+0x1e4>)
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 8010e98:	4b6e      	ldr	r3, [pc, #440]	@ (8011054 <UTIL_SEQ_Run+0x1e8>)
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8010e9e:	e08d      	b.n	8010fbc <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 8010ea0:	2300      	movs	r3, #0
 8010ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8010ea4:	e002      	b.n	8010eac <UTIL_SEQ_Run+0x40>
    {
      counter++;
 8010ea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ea8:	3301      	adds	r3, #1
 8010eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8010eac:	4a6a      	ldr	r2, [pc, #424]	@ (8011058 <UTIL_SEQ_Run+0x1ec>)
 8010eae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010eb0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8010eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010eb6:	401a      	ands	r2, r3
 8010eb8:	4b62      	ldr	r3, [pc, #392]	@ (8011044 <UTIL_SEQ_Run+0x1d8>)
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	4013      	ands	r3, r2
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d0f1      	beq.n	8010ea6 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8010ec2:	4a65      	ldr	r2, [pc, #404]	@ (8011058 <UTIL_SEQ_Run+0x1ec>)
 8010ec4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ec6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8010eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ecc:	401a      	ands	r2, r3
 8010ece:	4b5d      	ldr	r3, [pc, #372]	@ (8011044 <UTIL_SEQ_Run+0x1d8>)
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	4013      	ands	r3, r2
 8010ed4:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8010ed6:	4a60      	ldr	r2, [pc, #384]	@ (8011058 <UTIL_SEQ_Run+0x1ec>)
 8010ed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010eda:	00db      	lsls	r3, r3, #3
 8010edc:	4413      	add	r3, r2
 8010ede:	685a      	ldr	r2, [r3, #4]
 8010ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ee2:	4013      	ands	r3, r2
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	d106      	bne.n	8010ef6 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8010ee8:	4a5b      	ldr	r2, [pc, #364]	@ (8011058 <UTIL_SEQ_Run+0x1ec>)
 8010eea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010eec:	00db      	lsls	r3, r3, #3
 8010eee:	4413      	add	r3, r2
 8010ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8010ef4:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8010ef6:	4a58      	ldr	r2, [pc, #352]	@ (8011058 <UTIL_SEQ_Run+0x1ec>)
 8010ef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010efa:	00db      	lsls	r3, r3, #3
 8010efc:	4413      	add	r3, r2
 8010efe:	685a      	ldr	r2, [r3, #4]
 8010f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f02:	4013      	ands	r3, r2
 8010f04:	4618      	mov	r0, r3
 8010f06:	f000 f9b3 	bl	8011270 <SEQ_BitPosition>
 8010f0a:	4603      	mov	r3, r0
 8010f0c:	461a      	mov	r2, r3
 8010f0e:	4b53      	ldr	r3, [pc, #332]	@ (801105c <UTIL_SEQ_Run+0x1f0>)
 8010f10:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8010f12:	4a51      	ldr	r2, [pc, #324]	@ (8011058 <UTIL_SEQ_Run+0x1ec>)
 8010f14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f16:	00db      	lsls	r3, r3, #3
 8010f18:	4413      	add	r3, r2
 8010f1a:	685a      	ldr	r2, [r3, #4]
 8010f1c:	4b4f      	ldr	r3, [pc, #316]	@ (801105c <UTIL_SEQ_Run+0x1f0>)
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	2101      	movs	r1, #1
 8010f22:	fa01 f303 	lsl.w	r3, r1, r3
 8010f26:	43db      	mvns	r3, r3
 8010f28:	401a      	ands	r2, r3
 8010f2a:	494b      	ldr	r1, [pc, #300]	@ (8011058 <UTIL_SEQ_Run+0x1ec>)
 8010f2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f2e:	00db      	lsls	r3, r3, #3
 8010f30:	440b      	add	r3, r1
 8010f32:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010f34:	f3ef 8310 	mrs	r3, PRIMASK
 8010f38:	61bb      	str	r3, [r7, #24]
  return(result);
 8010f3a:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8010f3c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8010f3e:	b672      	cpsid	i
}
 8010f40:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8010f42:	4b46      	ldr	r3, [pc, #280]	@ (801105c <UTIL_SEQ_Run+0x1f0>)
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	2201      	movs	r2, #1
 8010f48:	fa02 f303 	lsl.w	r3, r2, r3
 8010f4c:	43da      	mvns	r2, r3
 8010f4e:	4b3e      	ldr	r3, [pc, #248]	@ (8011048 <UTIL_SEQ_Run+0x1dc>)
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	4013      	ands	r3, r2
 8010f54:	4a3c      	ldr	r2, [pc, #240]	@ (8011048 <UTIL_SEQ_Run+0x1dc>)
 8010f56:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8010f58:	2301      	movs	r3, #1
 8010f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f5c:	e013      	b.n	8010f86 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8010f5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f60:	3b01      	subs	r3, #1
 8010f62:	4a3d      	ldr	r2, [pc, #244]	@ (8011058 <UTIL_SEQ_Run+0x1ec>)
 8010f64:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8010f68:	4b3c      	ldr	r3, [pc, #240]	@ (801105c <UTIL_SEQ_Run+0x1f0>)
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	2201      	movs	r2, #1
 8010f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8010f72:	43da      	mvns	r2, r3
 8010f74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f76:	3b01      	subs	r3, #1
 8010f78:	400a      	ands	r2, r1
 8010f7a:	4937      	ldr	r1, [pc, #220]	@ (8011058 <UTIL_SEQ_Run+0x1ec>)
 8010f7c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8010f80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f82:	3b01      	subs	r3, #1
 8010f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d1e8      	bne.n	8010f5e <UTIL_SEQ_Run+0xf2>
 8010f8c:	6a3b      	ldr	r3, [r7, #32]
 8010f8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010f90:	697b      	ldr	r3, [r7, #20]
 8010f92:	f383 8810 	msr	PRIMASK, r3
}
 8010f96:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8010f98:	4b30      	ldr	r3, [pc, #192]	@ (801105c <UTIL_SEQ_Run+0x1f0>)
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	4a30      	ldr	r2, [pc, #192]	@ (8011060 <UTIL_SEQ_Run+0x1f4>)
 8010f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010fa2:	4798      	blx	r3

    local_taskset = TaskSet;
 8010fa4:	4b28      	ldr	r3, [pc, #160]	@ (8011048 <UTIL_SEQ_Run+0x1dc>)
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 8010faa:	4b28      	ldr	r3, [pc, #160]	@ (801104c <UTIL_SEQ_Run+0x1e0>)
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 8010fb0:	4b27      	ldr	r3, [pc, #156]	@ (8011050 <UTIL_SEQ_Run+0x1e4>)
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 8010fb6:	4b27      	ldr	r3, [pc, #156]	@ (8011054 <UTIL_SEQ_Run+0x1e8>)
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8010fbc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fc0:	401a      	ands	r2, r3
 8010fc2:	4b20      	ldr	r3, [pc, #128]	@ (8011044 <UTIL_SEQ_Run+0x1d8>)
 8010fc4:	681b      	ldr	r3, [r3, #0]
 8010fc6:	4013      	ands	r3, r2
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d005      	beq.n	8010fd8 <UTIL_SEQ_Run+0x16c>
 8010fcc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fd0:	4013      	ands	r3, r2
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	f43f af64 	beq.w	8010ea0 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8010fd8:	4b20      	ldr	r3, [pc, #128]	@ (801105c <UTIL_SEQ_Run+0x1f0>)
 8010fda:	f04f 32ff 	mov.w	r2, #4294967295
 8010fde:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8010fe0:	f000 f938 	bl	8011254 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010fe4:	f3ef 8310 	mrs	r3, PRIMASK
 8010fe8:	613b      	str	r3, [r7, #16]
  return(result);
 8010fea:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8010fec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8010fee:	b672      	cpsid	i
}
 8010ff0:	bf00      	nop
  local_taskset = TaskSet;
 8010ff2:	4b15      	ldr	r3, [pc, #84]	@ (8011048 <UTIL_SEQ_Run+0x1dc>)
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8010ff8:	4b14      	ldr	r3, [pc, #80]	@ (801104c <UTIL_SEQ_Run+0x1e0>)
 8010ffa:	681b      	ldr	r3, [r3, #0]
 8010ffc:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 8010ffe:	4b14      	ldr	r3, [pc, #80]	@ (8011050 <UTIL_SEQ_Run+0x1e4>)
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8011004:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011008:	401a      	ands	r2, r3
 801100a:	4b0e      	ldr	r3, [pc, #56]	@ (8011044 <UTIL_SEQ_Run+0x1d8>)
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	4013      	ands	r3, r2
 8011010:	2b00      	cmp	r3, #0
 8011012:	d107      	bne.n	8011024 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 8011014:	4b0f      	ldr	r3, [pc, #60]	@ (8011054 <UTIL_SEQ_Run+0x1e8>)
 8011016:	681a      	ldr	r2, [r3, #0]
 8011018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801101a:	4013      	ands	r3, r2
 801101c:	2b00      	cmp	r3, #0
 801101e:	d101      	bne.n	8011024 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 8011020:	f7f0 fc35 	bl	800188e <UTIL_SEQ_Idle>
 8011024:	69fb      	ldr	r3, [r7, #28]
 8011026:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	f383 8810 	msr	PRIMASK, r3
}
 801102e:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 8011030:	f000 f917 	bl	8011262 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8011034:	4a03      	ldr	r2, [pc, #12]	@ (8011044 <UTIL_SEQ_Run+0x1d8>)
 8011036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011038:	6013      	str	r3, [r2, #0]

  return;
 801103a:	bf00      	nop
}
 801103c:	3740      	adds	r7, #64	@ 0x40
 801103e:	46bd      	mov	sp, r7
 8011040:	bd80      	pop	{r7, pc}
 8011042:	bf00      	nop
 8011044:	20000220 	.word	0x20000220
 8011048:	20001f3c 	.word	0x20001f3c
 801104c:	20001f40 	.word	0x20001f40
 8011050:	2000021c 	.word	0x2000021c
 8011054:	20001f44 	.word	0x20001f44
 8011058:	20001fcc 	.word	0x20001fcc
 801105c:	20001f48 	.word	0x20001f48
 8011060:	20001f4c 	.word	0x20001f4c

08011064 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8011064:	b580      	push	{r7, lr}
 8011066:	b088      	sub	sp, #32
 8011068:	af00      	add	r7, sp, #0
 801106a:	60f8      	str	r0, [r7, #12]
 801106c:	60b9      	str	r1, [r7, #8]
 801106e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011070:	f3ef 8310 	mrs	r3, PRIMASK
 8011074:	617b      	str	r3, [r7, #20]
  return(result);
 8011076:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8011078:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801107a:	b672      	cpsid	i
}
 801107c:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801107e:	68f8      	ldr	r0, [r7, #12]
 8011080:	f000 f8f6 	bl	8011270 <SEQ_BitPosition>
 8011084:	4603      	mov	r3, r0
 8011086:	4619      	mov	r1, r3
 8011088:	4a06      	ldr	r2, [pc, #24]	@ (80110a4 <UTIL_SEQ_RegTask+0x40>)
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8011090:	69fb      	ldr	r3, [r7, #28]
 8011092:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011094:	69bb      	ldr	r3, [r7, #24]
 8011096:	f383 8810 	msr	PRIMASK, r3
}
 801109a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801109c:	bf00      	nop
}
 801109e:	3720      	adds	r7, #32
 80110a0:	46bd      	mov	sp, r7
 80110a2:	bd80      	pop	{r7, pc}
 80110a4:	20001f4c 	.word	0x20001f4c

080110a8 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 80110a8:	b480      	push	{r7}
 80110aa:	b087      	sub	sp, #28
 80110ac:	af00      	add	r7, sp, #0
 80110ae:	6078      	str	r0, [r7, #4]
 80110b0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80110b2:	f3ef 8310 	mrs	r3, PRIMASK
 80110b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80110b8:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80110ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80110bc:	b672      	cpsid	i
}
 80110be:	bf00      	nop

  TaskSet |= TaskId_bm;
 80110c0:	4b0d      	ldr	r3, [pc, #52]	@ (80110f8 <UTIL_SEQ_SetTask+0x50>)
 80110c2:	681a      	ldr	r2, [r3, #0]
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	4313      	orrs	r3, r2
 80110c8:	4a0b      	ldr	r2, [pc, #44]	@ (80110f8 <UTIL_SEQ_SetTask+0x50>)
 80110ca:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 80110cc:	4a0b      	ldr	r2, [pc, #44]	@ (80110fc <UTIL_SEQ_SetTask+0x54>)
 80110ce:	683b      	ldr	r3, [r7, #0]
 80110d0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	431a      	orrs	r2, r3
 80110d8:	4908      	ldr	r1, [pc, #32]	@ (80110fc <UTIL_SEQ_SetTask+0x54>)
 80110da:	683b      	ldr	r3, [r7, #0]
 80110dc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 80110e0:	697b      	ldr	r3, [r7, #20]
 80110e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80110e4:	693b      	ldr	r3, [r7, #16]
 80110e6:	f383 8810 	msr	PRIMASK, r3
}
 80110ea:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80110ec:	bf00      	nop
}
 80110ee:	371c      	adds	r7, #28
 80110f0:	46bd      	mov	sp, r7
 80110f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f6:	4770      	bx	lr
 80110f8:	20001f3c 	.word	0x20001f3c
 80110fc:	20001fcc 	.word	0x20001fcc

08011100 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8011100:	b480      	push	{r7}
 8011102:	b087      	sub	sp, #28
 8011104:	af00      	add	r7, sp, #0
 8011106:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011108:	f3ef 8310 	mrs	r3, PRIMASK
 801110c:	60fb      	str	r3, [r7, #12]
  return(result);
 801110e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8011110:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011112:	b672      	cpsid	i
}
 8011114:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	43da      	mvns	r2, r3
 801111a:	4b08      	ldr	r3, [pc, #32]	@ (801113c <UTIL_SEQ_PauseTask+0x3c>)
 801111c:	681b      	ldr	r3, [r3, #0]
 801111e:	4013      	ands	r3, r2
 8011120:	4a06      	ldr	r2, [pc, #24]	@ (801113c <UTIL_SEQ_PauseTask+0x3c>)
 8011122:	6013      	str	r3, [r2, #0]
 8011124:	697b      	ldr	r3, [r7, #20]
 8011126:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011128:	693b      	ldr	r3, [r7, #16]
 801112a:	f383 8810 	msr	PRIMASK, r3
}
 801112e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8011130:	bf00      	nop
}
 8011132:	371c      	adds	r7, #28
 8011134:	46bd      	mov	sp, r7
 8011136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801113a:	4770      	bx	lr
 801113c:	2000021c 	.word	0x2000021c

08011140 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8011140:	b480      	push	{r7}
 8011142:	b087      	sub	sp, #28
 8011144:	af00      	add	r7, sp, #0
 8011146:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011148:	f3ef 8310 	mrs	r3, PRIMASK
 801114c:	60fb      	str	r3, [r7, #12]
  return(result);
 801114e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8011150:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011152:	b672      	cpsid	i
}
 8011154:	bf00      	nop

  TaskMask |= TaskId_bm;
 8011156:	4b09      	ldr	r3, [pc, #36]	@ (801117c <UTIL_SEQ_ResumeTask+0x3c>)
 8011158:	681a      	ldr	r2, [r3, #0]
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	4313      	orrs	r3, r2
 801115e:	4a07      	ldr	r2, [pc, #28]	@ (801117c <UTIL_SEQ_ResumeTask+0x3c>)
 8011160:	6013      	str	r3, [r2, #0]
 8011162:	697b      	ldr	r3, [r7, #20]
 8011164:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011166:	693b      	ldr	r3, [r7, #16]
 8011168:	f383 8810 	msr	PRIMASK, r3
}
 801116c:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801116e:	bf00      	nop
}
 8011170:	371c      	adds	r7, #28
 8011172:	46bd      	mov	sp, r7
 8011174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011178:	4770      	bx	lr
 801117a:	bf00      	nop
 801117c:	2000021c 	.word	0x2000021c

08011180 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8011180:	b480      	push	{r7}
 8011182:	b087      	sub	sp, #28
 8011184:	af00      	add	r7, sp, #0
 8011186:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011188:	f3ef 8310 	mrs	r3, PRIMASK
 801118c:	60fb      	str	r3, [r7, #12]
  return(result);
 801118e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8011190:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011192:	b672      	cpsid	i
}
 8011194:	bf00      	nop

  EvtSet |= EvtId_bm;
 8011196:	4b09      	ldr	r3, [pc, #36]	@ (80111bc <UTIL_SEQ_SetEvt+0x3c>)
 8011198:	681a      	ldr	r2, [r3, #0]
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	4313      	orrs	r3, r2
 801119e:	4a07      	ldr	r2, [pc, #28]	@ (80111bc <UTIL_SEQ_SetEvt+0x3c>)
 80111a0:	6013      	str	r3, [r2, #0]
 80111a2:	697b      	ldr	r3, [r7, #20]
 80111a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80111a6:	693b      	ldr	r3, [r7, #16]
 80111a8:	f383 8810 	msr	PRIMASK, r3
}
 80111ac:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80111ae:	bf00      	nop
}
 80111b0:	371c      	adds	r7, #28
 80111b2:	46bd      	mov	sp, r7
 80111b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111b8:	4770      	bx	lr
 80111ba:	bf00      	nop
 80111bc:	20001f40 	.word	0x20001f40

080111c0 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 80111c0:	b580      	push	{r7, lr}
 80111c2:	b088      	sub	sp, #32
 80111c4:	af00      	add	r7, sp, #0
 80111c6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 80111c8:	4b1f      	ldr	r3, [pc, #124]	@ (8011248 <UTIL_SEQ_WaitEvt+0x88>)
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 80111ce:	4b1e      	ldr	r3, [pc, #120]	@ (8011248 <UTIL_SEQ_WaitEvt+0x88>)
 80111d0:	681b      	ldr	r3, [r3, #0]
 80111d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111d6:	d102      	bne.n	80111de <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 80111d8:	2300      	movs	r3, #0
 80111da:	61fb      	str	r3, [r7, #28]
 80111dc:	e005      	b.n	80111ea <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 80111de:	4b1a      	ldr	r3, [pc, #104]	@ (8011248 <UTIL_SEQ_WaitEvt+0x88>)
 80111e0:	681b      	ldr	r3, [r3, #0]
 80111e2:	2201      	movs	r2, #1
 80111e4:	fa02 f303 	lsl.w	r3, r2, r3
 80111e8:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 80111ea:	4b18      	ldr	r3, [pc, #96]	@ (801124c <UTIL_SEQ_WaitEvt+0x8c>)
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 80111f0:	4a16      	ldr	r2, [pc, #88]	@ (801124c <UTIL_SEQ_WaitEvt+0x8c>)
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 80111f6:	e003      	b.n	8011200 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80111f8:	6879      	ldr	r1, [r7, #4]
 80111fa:	69f8      	ldr	r0, [r7, #28]
 80111fc:	f7f0 fb4e 	bl	800189c <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 8011200:	4b13      	ldr	r3, [pc, #76]	@ (8011250 <UTIL_SEQ_WaitEvt+0x90>)
 8011202:	681a      	ldr	r2, [r3, #0]
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	4013      	ands	r3, r2
 8011208:	2b00      	cmp	r3, #0
 801120a:	d0f5      	beq.n	80111f8 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 801120c:	4a0e      	ldr	r2, [pc, #56]	@ (8011248 <UTIL_SEQ_WaitEvt+0x88>)
 801120e:	69bb      	ldr	r3, [r7, #24]
 8011210:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011212:	f3ef 8310 	mrs	r3, PRIMASK
 8011216:	60bb      	str	r3, [r7, #8]
  return(result);
 8011218:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801121a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801121c:	b672      	cpsid	i
}
 801121e:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	43da      	mvns	r2, r3
 8011224:	4b0a      	ldr	r3, [pc, #40]	@ (8011250 <UTIL_SEQ_WaitEvt+0x90>)
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	4013      	ands	r3, r2
 801122a:	4a09      	ldr	r2, [pc, #36]	@ (8011250 <UTIL_SEQ_WaitEvt+0x90>)
 801122c:	6013      	str	r3, [r2, #0]
 801122e:	693b      	ldr	r3, [r7, #16]
 8011230:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011232:	68fb      	ldr	r3, [r7, #12]
 8011234:	f383 8810 	msr	PRIMASK, r3
}
 8011238:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 801123a:	4a04      	ldr	r2, [pc, #16]	@ (801124c <UTIL_SEQ_WaitEvt+0x8c>)
 801123c:	697b      	ldr	r3, [r7, #20]
 801123e:	6013      	str	r3, [r2, #0]
  return;
 8011240:	bf00      	nop
}
 8011242:	3720      	adds	r7, #32
 8011244:	46bd      	mov	sp, r7
 8011246:	bd80      	pop	{r7, pc}
 8011248:	20001f48 	.word	0x20001f48
 801124c:	20001f44 	.word	0x20001f44
 8011250:	20001f40 	.word	0x20001f40

08011254 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8011254:	b480      	push	{r7}
 8011256:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8011258:	bf00      	nop
}
 801125a:	46bd      	mov	sp, r7
 801125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011260:	4770      	bx	lr

08011262 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8011262:	b480      	push	{r7}
 8011264:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8011266:	bf00      	nop
}
 8011268:	46bd      	mov	sp, r7
 801126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801126e:	4770      	bx	lr

08011270 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8011270:	b480      	push	{r7}
 8011272:	b085      	sub	sp, #20
 8011274:	af00      	add	r7, sp, #0
 8011276:	6078      	str	r0, [r7, #4]
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 801127c:	68fb      	ldr	r3, [r7, #12]
 801127e:	2b00      	cmp	r3, #0
 8011280:	d101      	bne.n	8011286 <SEQ_BitPosition+0x16>
    return 32U;
 8011282:	2320      	movs	r3, #32
 8011284:	e003      	b.n	801128e <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	fab3 f383 	clz	r3, r3
 801128c:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 801128e:	f1c3 031f 	rsb	r3, r3, #31
 8011292:	b2db      	uxtb	r3, r3
}
 8011294:	4618      	mov	r0, r3
 8011296:	3714      	adds	r7, #20
 8011298:	46bd      	mov	sp, r7
 801129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801129e:	4770      	bx	lr

080112a0 <malloc>:
 80112a0:	4b02      	ldr	r3, [pc, #8]	@ (80112ac <malloc+0xc>)
 80112a2:	4601      	mov	r1, r0
 80112a4:	6818      	ldr	r0, [r3, #0]
 80112a6:	f000 b82d 	b.w	8011304 <_malloc_r>
 80112aa:	bf00      	nop
 80112ac:	20000230 	.word	0x20000230

080112b0 <free>:
 80112b0:	4b02      	ldr	r3, [pc, #8]	@ (80112bc <free+0xc>)
 80112b2:	4601      	mov	r1, r0
 80112b4:	6818      	ldr	r0, [r3, #0]
 80112b6:	f001 be33 	b.w	8012f20 <_free_r>
 80112ba:	bf00      	nop
 80112bc:	20000230 	.word	0x20000230

080112c0 <sbrk_aligned>:
 80112c0:	b570      	push	{r4, r5, r6, lr}
 80112c2:	4e0f      	ldr	r6, [pc, #60]	@ (8011300 <sbrk_aligned+0x40>)
 80112c4:	460c      	mov	r4, r1
 80112c6:	6831      	ldr	r1, [r6, #0]
 80112c8:	4605      	mov	r5, r0
 80112ca:	b911      	cbnz	r1, 80112d2 <sbrk_aligned+0x12>
 80112cc:	f000 ff7e 	bl	80121cc <_sbrk_r>
 80112d0:	6030      	str	r0, [r6, #0]
 80112d2:	4621      	mov	r1, r4
 80112d4:	4628      	mov	r0, r5
 80112d6:	f000 ff79 	bl	80121cc <_sbrk_r>
 80112da:	1c43      	adds	r3, r0, #1
 80112dc:	d103      	bne.n	80112e6 <sbrk_aligned+0x26>
 80112de:	f04f 34ff 	mov.w	r4, #4294967295
 80112e2:	4620      	mov	r0, r4
 80112e4:	bd70      	pop	{r4, r5, r6, pc}
 80112e6:	1cc4      	adds	r4, r0, #3
 80112e8:	f024 0403 	bic.w	r4, r4, #3
 80112ec:	42a0      	cmp	r0, r4
 80112ee:	d0f8      	beq.n	80112e2 <sbrk_aligned+0x22>
 80112f0:	1a21      	subs	r1, r4, r0
 80112f2:	4628      	mov	r0, r5
 80112f4:	f000 ff6a 	bl	80121cc <_sbrk_r>
 80112f8:	3001      	adds	r0, #1
 80112fa:	d1f2      	bne.n	80112e2 <sbrk_aligned+0x22>
 80112fc:	e7ef      	b.n	80112de <sbrk_aligned+0x1e>
 80112fe:	bf00      	nop
 8011300:	20001fd4 	.word	0x20001fd4

08011304 <_malloc_r>:
 8011304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011308:	1ccd      	adds	r5, r1, #3
 801130a:	f025 0503 	bic.w	r5, r5, #3
 801130e:	3508      	adds	r5, #8
 8011310:	2d0c      	cmp	r5, #12
 8011312:	bf38      	it	cc
 8011314:	250c      	movcc	r5, #12
 8011316:	2d00      	cmp	r5, #0
 8011318:	4606      	mov	r6, r0
 801131a:	db01      	blt.n	8011320 <_malloc_r+0x1c>
 801131c:	42a9      	cmp	r1, r5
 801131e:	d904      	bls.n	801132a <_malloc_r+0x26>
 8011320:	230c      	movs	r3, #12
 8011322:	6033      	str	r3, [r6, #0]
 8011324:	2000      	movs	r0, #0
 8011326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801132a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011400 <_malloc_r+0xfc>
 801132e:	f000 f869 	bl	8011404 <__malloc_lock>
 8011332:	f8d8 3000 	ldr.w	r3, [r8]
 8011336:	461c      	mov	r4, r3
 8011338:	bb44      	cbnz	r4, 801138c <_malloc_r+0x88>
 801133a:	4629      	mov	r1, r5
 801133c:	4630      	mov	r0, r6
 801133e:	f7ff ffbf 	bl	80112c0 <sbrk_aligned>
 8011342:	1c43      	adds	r3, r0, #1
 8011344:	4604      	mov	r4, r0
 8011346:	d158      	bne.n	80113fa <_malloc_r+0xf6>
 8011348:	f8d8 4000 	ldr.w	r4, [r8]
 801134c:	4627      	mov	r7, r4
 801134e:	2f00      	cmp	r7, #0
 8011350:	d143      	bne.n	80113da <_malloc_r+0xd6>
 8011352:	2c00      	cmp	r4, #0
 8011354:	d04b      	beq.n	80113ee <_malloc_r+0xea>
 8011356:	6823      	ldr	r3, [r4, #0]
 8011358:	4639      	mov	r1, r7
 801135a:	4630      	mov	r0, r6
 801135c:	eb04 0903 	add.w	r9, r4, r3
 8011360:	f000 ff34 	bl	80121cc <_sbrk_r>
 8011364:	4581      	cmp	r9, r0
 8011366:	d142      	bne.n	80113ee <_malloc_r+0xea>
 8011368:	6821      	ldr	r1, [r4, #0]
 801136a:	1a6d      	subs	r5, r5, r1
 801136c:	4629      	mov	r1, r5
 801136e:	4630      	mov	r0, r6
 8011370:	f7ff ffa6 	bl	80112c0 <sbrk_aligned>
 8011374:	3001      	adds	r0, #1
 8011376:	d03a      	beq.n	80113ee <_malloc_r+0xea>
 8011378:	6823      	ldr	r3, [r4, #0]
 801137a:	442b      	add	r3, r5
 801137c:	6023      	str	r3, [r4, #0]
 801137e:	f8d8 3000 	ldr.w	r3, [r8]
 8011382:	685a      	ldr	r2, [r3, #4]
 8011384:	bb62      	cbnz	r2, 80113e0 <_malloc_r+0xdc>
 8011386:	f8c8 7000 	str.w	r7, [r8]
 801138a:	e00f      	b.n	80113ac <_malloc_r+0xa8>
 801138c:	6822      	ldr	r2, [r4, #0]
 801138e:	1b52      	subs	r2, r2, r5
 8011390:	d420      	bmi.n	80113d4 <_malloc_r+0xd0>
 8011392:	2a0b      	cmp	r2, #11
 8011394:	d917      	bls.n	80113c6 <_malloc_r+0xc2>
 8011396:	1961      	adds	r1, r4, r5
 8011398:	42a3      	cmp	r3, r4
 801139a:	6025      	str	r5, [r4, #0]
 801139c:	bf18      	it	ne
 801139e:	6059      	strne	r1, [r3, #4]
 80113a0:	6863      	ldr	r3, [r4, #4]
 80113a2:	bf08      	it	eq
 80113a4:	f8c8 1000 	streq.w	r1, [r8]
 80113a8:	5162      	str	r2, [r4, r5]
 80113aa:	604b      	str	r3, [r1, #4]
 80113ac:	4630      	mov	r0, r6
 80113ae:	f000 f82f 	bl	8011410 <__malloc_unlock>
 80113b2:	f104 000b 	add.w	r0, r4, #11
 80113b6:	1d23      	adds	r3, r4, #4
 80113b8:	f020 0007 	bic.w	r0, r0, #7
 80113bc:	1ac2      	subs	r2, r0, r3
 80113be:	bf1c      	itt	ne
 80113c0:	1a1b      	subne	r3, r3, r0
 80113c2:	50a3      	strne	r3, [r4, r2]
 80113c4:	e7af      	b.n	8011326 <_malloc_r+0x22>
 80113c6:	6862      	ldr	r2, [r4, #4]
 80113c8:	42a3      	cmp	r3, r4
 80113ca:	bf0c      	ite	eq
 80113cc:	f8c8 2000 	streq.w	r2, [r8]
 80113d0:	605a      	strne	r2, [r3, #4]
 80113d2:	e7eb      	b.n	80113ac <_malloc_r+0xa8>
 80113d4:	4623      	mov	r3, r4
 80113d6:	6864      	ldr	r4, [r4, #4]
 80113d8:	e7ae      	b.n	8011338 <_malloc_r+0x34>
 80113da:	463c      	mov	r4, r7
 80113dc:	687f      	ldr	r7, [r7, #4]
 80113de:	e7b6      	b.n	801134e <_malloc_r+0x4a>
 80113e0:	461a      	mov	r2, r3
 80113e2:	685b      	ldr	r3, [r3, #4]
 80113e4:	42a3      	cmp	r3, r4
 80113e6:	d1fb      	bne.n	80113e0 <_malloc_r+0xdc>
 80113e8:	2300      	movs	r3, #0
 80113ea:	6053      	str	r3, [r2, #4]
 80113ec:	e7de      	b.n	80113ac <_malloc_r+0xa8>
 80113ee:	230c      	movs	r3, #12
 80113f0:	6033      	str	r3, [r6, #0]
 80113f2:	4630      	mov	r0, r6
 80113f4:	f000 f80c 	bl	8011410 <__malloc_unlock>
 80113f8:	e794      	b.n	8011324 <_malloc_r+0x20>
 80113fa:	6005      	str	r5, [r0, #0]
 80113fc:	e7d6      	b.n	80113ac <_malloc_r+0xa8>
 80113fe:	bf00      	nop
 8011400:	20001fd8 	.word	0x20001fd8

08011404 <__malloc_lock>:
 8011404:	4801      	ldr	r0, [pc, #4]	@ (801140c <__malloc_lock+0x8>)
 8011406:	f000 bf2e 	b.w	8012266 <__retarget_lock_acquire_recursive>
 801140a:	bf00      	nop
 801140c:	2000211c 	.word	0x2000211c

08011410 <__malloc_unlock>:
 8011410:	4801      	ldr	r0, [pc, #4]	@ (8011418 <__malloc_unlock+0x8>)
 8011412:	f000 bf29 	b.w	8012268 <__retarget_lock_release_recursive>
 8011416:	bf00      	nop
 8011418:	2000211c 	.word	0x2000211c

0801141c <__cvt>:
 801141c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011420:	ec57 6b10 	vmov	r6, r7, d0
 8011424:	2f00      	cmp	r7, #0
 8011426:	460c      	mov	r4, r1
 8011428:	4619      	mov	r1, r3
 801142a:	463b      	mov	r3, r7
 801142c:	bfbb      	ittet	lt
 801142e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011432:	461f      	movlt	r7, r3
 8011434:	2300      	movge	r3, #0
 8011436:	232d      	movlt	r3, #45	@ 0x2d
 8011438:	700b      	strb	r3, [r1, #0]
 801143a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801143c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011440:	4691      	mov	r9, r2
 8011442:	f023 0820 	bic.w	r8, r3, #32
 8011446:	bfbc      	itt	lt
 8011448:	4632      	movlt	r2, r6
 801144a:	4616      	movlt	r6, r2
 801144c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011450:	d005      	beq.n	801145e <__cvt+0x42>
 8011452:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011456:	d100      	bne.n	801145a <__cvt+0x3e>
 8011458:	3401      	adds	r4, #1
 801145a:	2102      	movs	r1, #2
 801145c:	e000      	b.n	8011460 <__cvt+0x44>
 801145e:	2103      	movs	r1, #3
 8011460:	ab03      	add	r3, sp, #12
 8011462:	9301      	str	r3, [sp, #4]
 8011464:	ab02      	add	r3, sp, #8
 8011466:	9300      	str	r3, [sp, #0]
 8011468:	ec47 6b10 	vmov	d0, r6, r7
 801146c:	4653      	mov	r3, sl
 801146e:	4622      	mov	r2, r4
 8011470:	f000 ff92 	bl	8012398 <_dtoa_r>
 8011474:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011478:	4605      	mov	r5, r0
 801147a:	d119      	bne.n	80114b0 <__cvt+0x94>
 801147c:	f019 0f01 	tst.w	r9, #1
 8011480:	d00e      	beq.n	80114a0 <__cvt+0x84>
 8011482:	eb00 0904 	add.w	r9, r0, r4
 8011486:	2200      	movs	r2, #0
 8011488:	2300      	movs	r3, #0
 801148a:	4630      	mov	r0, r6
 801148c:	4639      	mov	r1, r7
 801148e:	f7ef faf3 	bl	8000a78 <__aeabi_dcmpeq>
 8011492:	b108      	cbz	r0, 8011498 <__cvt+0x7c>
 8011494:	f8cd 900c 	str.w	r9, [sp, #12]
 8011498:	2230      	movs	r2, #48	@ 0x30
 801149a:	9b03      	ldr	r3, [sp, #12]
 801149c:	454b      	cmp	r3, r9
 801149e:	d31e      	bcc.n	80114de <__cvt+0xc2>
 80114a0:	9b03      	ldr	r3, [sp, #12]
 80114a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80114a4:	1b5b      	subs	r3, r3, r5
 80114a6:	4628      	mov	r0, r5
 80114a8:	6013      	str	r3, [r2, #0]
 80114aa:	b004      	add	sp, #16
 80114ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80114b4:	eb00 0904 	add.w	r9, r0, r4
 80114b8:	d1e5      	bne.n	8011486 <__cvt+0x6a>
 80114ba:	7803      	ldrb	r3, [r0, #0]
 80114bc:	2b30      	cmp	r3, #48	@ 0x30
 80114be:	d10a      	bne.n	80114d6 <__cvt+0xba>
 80114c0:	2200      	movs	r2, #0
 80114c2:	2300      	movs	r3, #0
 80114c4:	4630      	mov	r0, r6
 80114c6:	4639      	mov	r1, r7
 80114c8:	f7ef fad6 	bl	8000a78 <__aeabi_dcmpeq>
 80114cc:	b918      	cbnz	r0, 80114d6 <__cvt+0xba>
 80114ce:	f1c4 0401 	rsb	r4, r4, #1
 80114d2:	f8ca 4000 	str.w	r4, [sl]
 80114d6:	f8da 3000 	ldr.w	r3, [sl]
 80114da:	4499      	add	r9, r3
 80114dc:	e7d3      	b.n	8011486 <__cvt+0x6a>
 80114de:	1c59      	adds	r1, r3, #1
 80114e0:	9103      	str	r1, [sp, #12]
 80114e2:	701a      	strb	r2, [r3, #0]
 80114e4:	e7d9      	b.n	801149a <__cvt+0x7e>

080114e6 <__exponent>:
 80114e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80114e8:	2900      	cmp	r1, #0
 80114ea:	bfba      	itte	lt
 80114ec:	4249      	neglt	r1, r1
 80114ee:	232d      	movlt	r3, #45	@ 0x2d
 80114f0:	232b      	movge	r3, #43	@ 0x2b
 80114f2:	2909      	cmp	r1, #9
 80114f4:	7002      	strb	r2, [r0, #0]
 80114f6:	7043      	strb	r3, [r0, #1]
 80114f8:	dd29      	ble.n	801154e <__exponent+0x68>
 80114fa:	f10d 0307 	add.w	r3, sp, #7
 80114fe:	461d      	mov	r5, r3
 8011500:	270a      	movs	r7, #10
 8011502:	461a      	mov	r2, r3
 8011504:	fbb1 f6f7 	udiv	r6, r1, r7
 8011508:	fb07 1416 	mls	r4, r7, r6, r1
 801150c:	3430      	adds	r4, #48	@ 0x30
 801150e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011512:	460c      	mov	r4, r1
 8011514:	2c63      	cmp	r4, #99	@ 0x63
 8011516:	f103 33ff 	add.w	r3, r3, #4294967295
 801151a:	4631      	mov	r1, r6
 801151c:	dcf1      	bgt.n	8011502 <__exponent+0x1c>
 801151e:	3130      	adds	r1, #48	@ 0x30
 8011520:	1e94      	subs	r4, r2, #2
 8011522:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011526:	1c41      	adds	r1, r0, #1
 8011528:	4623      	mov	r3, r4
 801152a:	42ab      	cmp	r3, r5
 801152c:	d30a      	bcc.n	8011544 <__exponent+0x5e>
 801152e:	f10d 0309 	add.w	r3, sp, #9
 8011532:	1a9b      	subs	r3, r3, r2
 8011534:	42ac      	cmp	r4, r5
 8011536:	bf88      	it	hi
 8011538:	2300      	movhi	r3, #0
 801153a:	3302      	adds	r3, #2
 801153c:	4403      	add	r3, r0
 801153e:	1a18      	subs	r0, r3, r0
 8011540:	b003      	add	sp, #12
 8011542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011544:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011548:	f801 6f01 	strb.w	r6, [r1, #1]!
 801154c:	e7ed      	b.n	801152a <__exponent+0x44>
 801154e:	2330      	movs	r3, #48	@ 0x30
 8011550:	3130      	adds	r1, #48	@ 0x30
 8011552:	7083      	strb	r3, [r0, #2]
 8011554:	70c1      	strb	r1, [r0, #3]
 8011556:	1d03      	adds	r3, r0, #4
 8011558:	e7f1      	b.n	801153e <__exponent+0x58>
	...

0801155c <_printf_float>:
 801155c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011560:	b08d      	sub	sp, #52	@ 0x34
 8011562:	460c      	mov	r4, r1
 8011564:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011568:	4616      	mov	r6, r2
 801156a:	461f      	mov	r7, r3
 801156c:	4605      	mov	r5, r0
 801156e:	f000 fdf5 	bl	801215c <_localeconv_r>
 8011572:	6803      	ldr	r3, [r0, #0]
 8011574:	9304      	str	r3, [sp, #16]
 8011576:	4618      	mov	r0, r3
 8011578:	f7ee fe52 	bl	8000220 <strlen>
 801157c:	2300      	movs	r3, #0
 801157e:	930a      	str	r3, [sp, #40]	@ 0x28
 8011580:	f8d8 3000 	ldr.w	r3, [r8]
 8011584:	9005      	str	r0, [sp, #20]
 8011586:	3307      	adds	r3, #7
 8011588:	f023 0307 	bic.w	r3, r3, #7
 801158c:	f103 0208 	add.w	r2, r3, #8
 8011590:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011594:	f8d4 b000 	ldr.w	fp, [r4]
 8011598:	f8c8 2000 	str.w	r2, [r8]
 801159c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80115a0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80115a4:	9307      	str	r3, [sp, #28]
 80115a6:	f8cd 8018 	str.w	r8, [sp, #24]
 80115aa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80115ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80115b2:	4b9c      	ldr	r3, [pc, #624]	@ (8011824 <_printf_float+0x2c8>)
 80115b4:	f04f 32ff 	mov.w	r2, #4294967295
 80115b8:	f7ef fa90 	bl	8000adc <__aeabi_dcmpun>
 80115bc:	bb70      	cbnz	r0, 801161c <_printf_float+0xc0>
 80115be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80115c2:	4b98      	ldr	r3, [pc, #608]	@ (8011824 <_printf_float+0x2c8>)
 80115c4:	f04f 32ff 	mov.w	r2, #4294967295
 80115c8:	f7ef fa6a 	bl	8000aa0 <__aeabi_dcmple>
 80115cc:	bb30      	cbnz	r0, 801161c <_printf_float+0xc0>
 80115ce:	2200      	movs	r2, #0
 80115d0:	2300      	movs	r3, #0
 80115d2:	4640      	mov	r0, r8
 80115d4:	4649      	mov	r1, r9
 80115d6:	f7ef fa59 	bl	8000a8c <__aeabi_dcmplt>
 80115da:	b110      	cbz	r0, 80115e2 <_printf_float+0x86>
 80115dc:	232d      	movs	r3, #45	@ 0x2d
 80115de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80115e2:	4a91      	ldr	r2, [pc, #580]	@ (8011828 <_printf_float+0x2cc>)
 80115e4:	4b91      	ldr	r3, [pc, #580]	@ (801182c <_printf_float+0x2d0>)
 80115e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80115ea:	bf94      	ite	ls
 80115ec:	4690      	movls	r8, r2
 80115ee:	4698      	movhi	r8, r3
 80115f0:	2303      	movs	r3, #3
 80115f2:	6123      	str	r3, [r4, #16]
 80115f4:	f02b 0304 	bic.w	r3, fp, #4
 80115f8:	6023      	str	r3, [r4, #0]
 80115fa:	f04f 0900 	mov.w	r9, #0
 80115fe:	9700      	str	r7, [sp, #0]
 8011600:	4633      	mov	r3, r6
 8011602:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011604:	4621      	mov	r1, r4
 8011606:	4628      	mov	r0, r5
 8011608:	f000 f9d2 	bl	80119b0 <_printf_common>
 801160c:	3001      	adds	r0, #1
 801160e:	f040 808d 	bne.w	801172c <_printf_float+0x1d0>
 8011612:	f04f 30ff 	mov.w	r0, #4294967295
 8011616:	b00d      	add	sp, #52	@ 0x34
 8011618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801161c:	4642      	mov	r2, r8
 801161e:	464b      	mov	r3, r9
 8011620:	4640      	mov	r0, r8
 8011622:	4649      	mov	r1, r9
 8011624:	f7ef fa5a 	bl	8000adc <__aeabi_dcmpun>
 8011628:	b140      	cbz	r0, 801163c <_printf_float+0xe0>
 801162a:	464b      	mov	r3, r9
 801162c:	2b00      	cmp	r3, #0
 801162e:	bfbc      	itt	lt
 8011630:	232d      	movlt	r3, #45	@ 0x2d
 8011632:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011636:	4a7e      	ldr	r2, [pc, #504]	@ (8011830 <_printf_float+0x2d4>)
 8011638:	4b7e      	ldr	r3, [pc, #504]	@ (8011834 <_printf_float+0x2d8>)
 801163a:	e7d4      	b.n	80115e6 <_printf_float+0x8a>
 801163c:	6863      	ldr	r3, [r4, #4]
 801163e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011642:	9206      	str	r2, [sp, #24]
 8011644:	1c5a      	adds	r2, r3, #1
 8011646:	d13b      	bne.n	80116c0 <_printf_float+0x164>
 8011648:	2306      	movs	r3, #6
 801164a:	6063      	str	r3, [r4, #4]
 801164c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011650:	2300      	movs	r3, #0
 8011652:	6022      	str	r2, [r4, #0]
 8011654:	9303      	str	r3, [sp, #12]
 8011656:	ab0a      	add	r3, sp, #40	@ 0x28
 8011658:	e9cd a301 	strd	sl, r3, [sp, #4]
 801165c:	ab09      	add	r3, sp, #36	@ 0x24
 801165e:	9300      	str	r3, [sp, #0]
 8011660:	6861      	ldr	r1, [r4, #4]
 8011662:	ec49 8b10 	vmov	d0, r8, r9
 8011666:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801166a:	4628      	mov	r0, r5
 801166c:	f7ff fed6 	bl	801141c <__cvt>
 8011670:	9b06      	ldr	r3, [sp, #24]
 8011672:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011674:	2b47      	cmp	r3, #71	@ 0x47
 8011676:	4680      	mov	r8, r0
 8011678:	d129      	bne.n	80116ce <_printf_float+0x172>
 801167a:	1cc8      	adds	r0, r1, #3
 801167c:	db02      	blt.n	8011684 <_printf_float+0x128>
 801167e:	6863      	ldr	r3, [r4, #4]
 8011680:	4299      	cmp	r1, r3
 8011682:	dd41      	ble.n	8011708 <_printf_float+0x1ac>
 8011684:	f1aa 0a02 	sub.w	sl, sl, #2
 8011688:	fa5f fa8a 	uxtb.w	sl, sl
 801168c:	3901      	subs	r1, #1
 801168e:	4652      	mov	r2, sl
 8011690:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011694:	9109      	str	r1, [sp, #36]	@ 0x24
 8011696:	f7ff ff26 	bl	80114e6 <__exponent>
 801169a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801169c:	1813      	adds	r3, r2, r0
 801169e:	2a01      	cmp	r2, #1
 80116a0:	4681      	mov	r9, r0
 80116a2:	6123      	str	r3, [r4, #16]
 80116a4:	dc02      	bgt.n	80116ac <_printf_float+0x150>
 80116a6:	6822      	ldr	r2, [r4, #0]
 80116a8:	07d2      	lsls	r2, r2, #31
 80116aa:	d501      	bpl.n	80116b0 <_printf_float+0x154>
 80116ac:	3301      	adds	r3, #1
 80116ae:	6123      	str	r3, [r4, #16]
 80116b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d0a2      	beq.n	80115fe <_printf_float+0xa2>
 80116b8:	232d      	movs	r3, #45	@ 0x2d
 80116ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80116be:	e79e      	b.n	80115fe <_printf_float+0xa2>
 80116c0:	9a06      	ldr	r2, [sp, #24]
 80116c2:	2a47      	cmp	r2, #71	@ 0x47
 80116c4:	d1c2      	bne.n	801164c <_printf_float+0xf0>
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d1c0      	bne.n	801164c <_printf_float+0xf0>
 80116ca:	2301      	movs	r3, #1
 80116cc:	e7bd      	b.n	801164a <_printf_float+0xee>
 80116ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80116d2:	d9db      	bls.n	801168c <_printf_float+0x130>
 80116d4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80116d8:	d118      	bne.n	801170c <_printf_float+0x1b0>
 80116da:	2900      	cmp	r1, #0
 80116dc:	6863      	ldr	r3, [r4, #4]
 80116de:	dd0b      	ble.n	80116f8 <_printf_float+0x19c>
 80116e0:	6121      	str	r1, [r4, #16]
 80116e2:	b913      	cbnz	r3, 80116ea <_printf_float+0x18e>
 80116e4:	6822      	ldr	r2, [r4, #0]
 80116e6:	07d0      	lsls	r0, r2, #31
 80116e8:	d502      	bpl.n	80116f0 <_printf_float+0x194>
 80116ea:	3301      	adds	r3, #1
 80116ec:	440b      	add	r3, r1
 80116ee:	6123      	str	r3, [r4, #16]
 80116f0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80116f2:	f04f 0900 	mov.w	r9, #0
 80116f6:	e7db      	b.n	80116b0 <_printf_float+0x154>
 80116f8:	b913      	cbnz	r3, 8011700 <_printf_float+0x1a4>
 80116fa:	6822      	ldr	r2, [r4, #0]
 80116fc:	07d2      	lsls	r2, r2, #31
 80116fe:	d501      	bpl.n	8011704 <_printf_float+0x1a8>
 8011700:	3302      	adds	r3, #2
 8011702:	e7f4      	b.n	80116ee <_printf_float+0x192>
 8011704:	2301      	movs	r3, #1
 8011706:	e7f2      	b.n	80116ee <_printf_float+0x192>
 8011708:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801170c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801170e:	4299      	cmp	r1, r3
 8011710:	db05      	blt.n	801171e <_printf_float+0x1c2>
 8011712:	6823      	ldr	r3, [r4, #0]
 8011714:	6121      	str	r1, [r4, #16]
 8011716:	07d8      	lsls	r0, r3, #31
 8011718:	d5ea      	bpl.n	80116f0 <_printf_float+0x194>
 801171a:	1c4b      	adds	r3, r1, #1
 801171c:	e7e7      	b.n	80116ee <_printf_float+0x192>
 801171e:	2900      	cmp	r1, #0
 8011720:	bfd4      	ite	le
 8011722:	f1c1 0202 	rsble	r2, r1, #2
 8011726:	2201      	movgt	r2, #1
 8011728:	4413      	add	r3, r2
 801172a:	e7e0      	b.n	80116ee <_printf_float+0x192>
 801172c:	6823      	ldr	r3, [r4, #0]
 801172e:	055a      	lsls	r2, r3, #21
 8011730:	d407      	bmi.n	8011742 <_printf_float+0x1e6>
 8011732:	6923      	ldr	r3, [r4, #16]
 8011734:	4642      	mov	r2, r8
 8011736:	4631      	mov	r1, r6
 8011738:	4628      	mov	r0, r5
 801173a:	47b8      	blx	r7
 801173c:	3001      	adds	r0, #1
 801173e:	d12b      	bne.n	8011798 <_printf_float+0x23c>
 8011740:	e767      	b.n	8011612 <_printf_float+0xb6>
 8011742:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011746:	f240 80dd 	bls.w	8011904 <_printf_float+0x3a8>
 801174a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801174e:	2200      	movs	r2, #0
 8011750:	2300      	movs	r3, #0
 8011752:	f7ef f991 	bl	8000a78 <__aeabi_dcmpeq>
 8011756:	2800      	cmp	r0, #0
 8011758:	d033      	beq.n	80117c2 <_printf_float+0x266>
 801175a:	4a37      	ldr	r2, [pc, #220]	@ (8011838 <_printf_float+0x2dc>)
 801175c:	2301      	movs	r3, #1
 801175e:	4631      	mov	r1, r6
 8011760:	4628      	mov	r0, r5
 8011762:	47b8      	blx	r7
 8011764:	3001      	adds	r0, #1
 8011766:	f43f af54 	beq.w	8011612 <_printf_float+0xb6>
 801176a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801176e:	4543      	cmp	r3, r8
 8011770:	db02      	blt.n	8011778 <_printf_float+0x21c>
 8011772:	6823      	ldr	r3, [r4, #0]
 8011774:	07d8      	lsls	r0, r3, #31
 8011776:	d50f      	bpl.n	8011798 <_printf_float+0x23c>
 8011778:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801177c:	4631      	mov	r1, r6
 801177e:	4628      	mov	r0, r5
 8011780:	47b8      	blx	r7
 8011782:	3001      	adds	r0, #1
 8011784:	f43f af45 	beq.w	8011612 <_printf_float+0xb6>
 8011788:	f04f 0900 	mov.w	r9, #0
 801178c:	f108 38ff 	add.w	r8, r8, #4294967295
 8011790:	f104 0a1a 	add.w	sl, r4, #26
 8011794:	45c8      	cmp	r8, r9
 8011796:	dc09      	bgt.n	80117ac <_printf_float+0x250>
 8011798:	6823      	ldr	r3, [r4, #0]
 801179a:	079b      	lsls	r3, r3, #30
 801179c:	f100 8103 	bmi.w	80119a6 <_printf_float+0x44a>
 80117a0:	68e0      	ldr	r0, [r4, #12]
 80117a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80117a4:	4298      	cmp	r0, r3
 80117a6:	bfb8      	it	lt
 80117a8:	4618      	movlt	r0, r3
 80117aa:	e734      	b.n	8011616 <_printf_float+0xba>
 80117ac:	2301      	movs	r3, #1
 80117ae:	4652      	mov	r2, sl
 80117b0:	4631      	mov	r1, r6
 80117b2:	4628      	mov	r0, r5
 80117b4:	47b8      	blx	r7
 80117b6:	3001      	adds	r0, #1
 80117b8:	f43f af2b 	beq.w	8011612 <_printf_float+0xb6>
 80117bc:	f109 0901 	add.w	r9, r9, #1
 80117c0:	e7e8      	b.n	8011794 <_printf_float+0x238>
 80117c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	dc39      	bgt.n	801183c <_printf_float+0x2e0>
 80117c8:	4a1b      	ldr	r2, [pc, #108]	@ (8011838 <_printf_float+0x2dc>)
 80117ca:	2301      	movs	r3, #1
 80117cc:	4631      	mov	r1, r6
 80117ce:	4628      	mov	r0, r5
 80117d0:	47b8      	blx	r7
 80117d2:	3001      	adds	r0, #1
 80117d4:	f43f af1d 	beq.w	8011612 <_printf_float+0xb6>
 80117d8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80117dc:	ea59 0303 	orrs.w	r3, r9, r3
 80117e0:	d102      	bne.n	80117e8 <_printf_float+0x28c>
 80117e2:	6823      	ldr	r3, [r4, #0]
 80117e4:	07d9      	lsls	r1, r3, #31
 80117e6:	d5d7      	bpl.n	8011798 <_printf_float+0x23c>
 80117e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80117ec:	4631      	mov	r1, r6
 80117ee:	4628      	mov	r0, r5
 80117f0:	47b8      	blx	r7
 80117f2:	3001      	adds	r0, #1
 80117f4:	f43f af0d 	beq.w	8011612 <_printf_float+0xb6>
 80117f8:	f04f 0a00 	mov.w	sl, #0
 80117fc:	f104 0b1a 	add.w	fp, r4, #26
 8011800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011802:	425b      	negs	r3, r3
 8011804:	4553      	cmp	r3, sl
 8011806:	dc01      	bgt.n	801180c <_printf_float+0x2b0>
 8011808:	464b      	mov	r3, r9
 801180a:	e793      	b.n	8011734 <_printf_float+0x1d8>
 801180c:	2301      	movs	r3, #1
 801180e:	465a      	mov	r2, fp
 8011810:	4631      	mov	r1, r6
 8011812:	4628      	mov	r0, r5
 8011814:	47b8      	blx	r7
 8011816:	3001      	adds	r0, #1
 8011818:	f43f aefb 	beq.w	8011612 <_printf_float+0xb6>
 801181c:	f10a 0a01 	add.w	sl, sl, #1
 8011820:	e7ee      	b.n	8011800 <_printf_float+0x2a4>
 8011822:	bf00      	nop
 8011824:	7fefffff 	.word	0x7fefffff
 8011828:	0801aeac 	.word	0x0801aeac
 801182c:	0801aeb0 	.word	0x0801aeb0
 8011830:	0801aeb4 	.word	0x0801aeb4
 8011834:	0801aeb8 	.word	0x0801aeb8
 8011838:	0801aebc 	.word	0x0801aebc
 801183c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801183e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011842:	4553      	cmp	r3, sl
 8011844:	bfa8      	it	ge
 8011846:	4653      	movge	r3, sl
 8011848:	2b00      	cmp	r3, #0
 801184a:	4699      	mov	r9, r3
 801184c:	dc36      	bgt.n	80118bc <_printf_float+0x360>
 801184e:	f04f 0b00 	mov.w	fp, #0
 8011852:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011856:	f104 021a 	add.w	r2, r4, #26
 801185a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801185c:	9306      	str	r3, [sp, #24]
 801185e:	eba3 0309 	sub.w	r3, r3, r9
 8011862:	455b      	cmp	r3, fp
 8011864:	dc31      	bgt.n	80118ca <_printf_float+0x36e>
 8011866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011868:	459a      	cmp	sl, r3
 801186a:	dc3a      	bgt.n	80118e2 <_printf_float+0x386>
 801186c:	6823      	ldr	r3, [r4, #0]
 801186e:	07da      	lsls	r2, r3, #31
 8011870:	d437      	bmi.n	80118e2 <_printf_float+0x386>
 8011872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011874:	ebaa 0903 	sub.w	r9, sl, r3
 8011878:	9b06      	ldr	r3, [sp, #24]
 801187a:	ebaa 0303 	sub.w	r3, sl, r3
 801187e:	4599      	cmp	r9, r3
 8011880:	bfa8      	it	ge
 8011882:	4699      	movge	r9, r3
 8011884:	f1b9 0f00 	cmp.w	r9, #0
 8011888:	dc33      	bgt.n	80118f2 <_printf_float+0x396>
 801188a:	f04f 0800 	mov.w	r8, #0
 801188e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011892:	f104 0b1a 	add.w	fp, r4, #26
 8011896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011898:	ebaa 0303 	sub.w	r3, sl, r3
 801189c:	eba3 0309 	sub.w	r3, r3, r9
 80118a0:	4543      	cmp	r3, r8
 80118a2:	f77f af79 	ble.w	8011798 <_printf_float+0x23c>
 80118a6:	2301      	movs	r3, #1
 80118a8:	465a      	mov	r2, fp
 80118aa:	4631      	mov	r1, r6
 80118ac:	4628      	mov	r0, r5
 80118ae:	47b8      	blx	r7
 80118b0:	3001      	adds	r0, #1
 80118b2:	f43f aeae 	beq.w	8011612 <_printf_float+0xb6>
 80118b6:	f108 0801 	add.w	r8, r8, #1
 80118ba:	e7ec      	b.n	8011896 <_printf_float+0x33a>
 80118bc:	4642      	mov	r2, r8
 80118be:	4631      	mov	r1, r6
 80118c0:	4628      	mov	r0, r5
 80118c2:	47b8      	blx	r7
 80118c4:	3001      	adds	r0, #1
 80118c6:	d1c2      	bne.n	801184e <_printf_float+0x2f2>
 80118c8:	e6a3      	b.n	8011612 <_printf_float+0xb6>
 80118ca:	2301      	movs	r3, #1
 80118cc:	4631      	mov	r1, r6
 80118ce:	4628      	mov	r0, r5
 80118d0:	9206      	str	r2, [sp, #24]
 80118d2:	47b8      	blx	r7
 80118d4:	3001      	adds	r0, #1
 80118d6:	f43f ae9c 	beq.w	8011612 <_printf_float+0xb6>
 80118da:	9a06      	ldr	r2, [sp, #24]
 80118dc:	f10b 0b01 	add.w	fp, fp, #1
 80118e0:	e7bb      	b.n	801185a <_printf_float+0x2fe>
 80118e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80118e6:	4631      	mov	r1, r6
 80118e8:	4628      	mov	r0, r5
 80118ea:	47b8      	blx	r7
 80118ec:	3001      	adds	r0, #1
 80118ee:	d1c0      	bne.n	8011872 <_printf_float+0x316>
 80118f0:	e68f      	b.n	8011612 <_printf_float+0xb6>
 80118f2:	9a06      	ldr	r2, [sp, #24]
 80118f4:	464b      	mov	r3, r9
 80118f6:	4442      	add	r2, r8
 80118f8:	4631      	mov	r1, r6
 80118fa:	4628      	mov	r0, r5
 80118fc:	47b8      	blx	r7
 80118fe:	3001      	adds	r0, #1
 8011900:	d1c3      	bne.n	801188a <_printf_float+0x32e>
 8011902:	e686      	b.n	8011612 <_printf_float+0xb6>
 8011904:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011908:	f1ba 0f01 	cmp.w	sl, #1
 801190c:	dc01      	bgt.n	8011912 <_printf_float+0x3b6>
 801190e:	07db      	lsls	r3, r3, #31
 8011910:	d536      	bpl.n	8011980 <_printf_float+0x424>
 8011912:	2301      	movs	r3, #1
 8011914:	4642      	mov	r2, r8
 8011916:	4631      	mov	r1, r6
 8011918:	4628      	mov	r0, r5
 801191a:	47b8      	blx	r7
 801191c:	3001      	adds	r0, #1
 801191e:	f43f ae78 	beq.w	8011612 <_printf_float+0xb6>
 8011922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011926:	4631      	mov	r1, r6
 8011928:	4628      	mov	r0, r5
 801192a:	47b8      	blx	r7
 801192c:	3001      	adds	r0, #1
 801192e:	f43f ae70 	beq.w	8011612 <_printf_float+0xb6>
 8011932:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011936:	2200      	movs	r2, #0
 8011938:	2300      	movs	r3, #0
 801193a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801193e:	f7ef f89b 	bl	8000a78 <__aeabi_dcmpeq>
 8011942:	b9c0      	cbnz	r0, 8011976 <_printf_float+0x41a>
 8011944:	4653      	mov	r3, sl
 8011946:	f108 0201 	add.w	r2, r8, #1
 801194a:	4631      	mov	r1, r6
 801194c:	4628      	mov	r0, r5
 801194e:	47b8      	blx	r7
 8011950:	3001      	adds	r0, #1
 8011952:	d10c      	bne.n	801196e <_printf_float+0x412>
 8011954:	e65d      	b.n	8011612 <_printf_float+0xb6>
 8011956:	2301      	movs	r3, #1
 8011958:	465a      	mov	r2, fp
 801195a:	4631      	mov	r1, r6
 801195c:	4628      	mov	r0, r5
 801195e:	47b8      	blx	r7
 8011960:	3001      	adds	r0, #1
 8011962:	f43f ae56 	beq.w	8011612 <_printf_float+0xb6>
 8011966:	f108 0801 	add.w	r8, r8, #1
 801196a:	45d0      	cmp	r8, sl
 801196c:	dbf3      	blt.n	8011956 <_printf_float+0x3fa>
 801196e:	464b      	mov	r3, r9
 8011970:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011974:	e6df      	b.n	8011736 <_printf_float+0x1da>
 8011976:	f04f 0800 	mov.w	r8, #0
 801197a:	f104 0b1a 	add.w	fp, r4, #26
 801197e:	e7f4      	b.n	801196a <_printf_float+0x40e>
 8011980:	2301      	movs	r3, #1
 8011982:	4642      	mov	r2, r8
 8011984:	e7e1      	b.n	801194a <_printf_float+0x3ee>
 8011986:	2301      	movs	r3, #1
 8011988:	464a      	mov	r2, r9
 801198a:	4631      	mov	r1, r6
 801198c:	4628      	mov	r0, r5
 801198e:	47b8      	blx	r7
 8011990:	3001      	adds	r0, #1
 8011992:	f43f ae3e 	beq.w	8011612 <_printf_float+0xb6>
 8011996:	f108 0801 	add.w	r8, r8, #1
 801199a:	68e3      	ldr	r3, [r4, #12]
 801199c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801199e:	1a5b      	subs	r3, r3, r1
 80119a0:	4543      	cmp	r3, r8
 80119a2:	dcf0      	bgt.n	8011986 <_printf_float+0x42a>
 80119a4:	e6fc      	b.n	80117a0 <_printf_float+0x244>
 80119a6:	f04f 0800 	mov.w	r8, #0
 80119aa:	f104 0919 	add.w	r9, r4, #25
 80119ae:	e7f4      	b.n	801199a <_printf_float+0x43e>

080119b0 <_printf_common>:
 80119b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80119b4:	4616      	mov	r6, r2
 80119b6:	4698      	mov	r8, r3
 80119b8:	688a      	ldr	r2, [r1, #8]
 80119ba:	690b      	ldr	r3, [r1, #16]
 80119bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80119c0:	4293      	cmp	r3, r2
 80119c2:	bfb8      	it	lt
 80119c4:	4613      	movlt	r3, r2
 80119c6:	6033      	str	r3, [r6, #0]
 80119c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80119cc:	4607      	mov	r7, r0
 80119ce:	460c      	mov	r4, r1
 80119d0:	b10a      	cbz	r2, 80119d6 <_printf_common+0x26>
 80119d2:	3301      	adds	r3, #1
 80119d4:	6033      	str	r3, [r6, #0]
 80119d6:	6823      	ldr	r3, [r4, #0]
 80119d8:	0699      	lsls	r1, r3, #26
 80119da:	bf42      	ittt	mi
 80119dc:	6833      	ldrmi	r3, [r6, #0]
 80119de:	3302      	addmi	r3, #2
 80119e0:	6033      	strmi	r3, [r6, #0]
 80119e2:	6825      	ldr	r5, [r4, #0]
 80119e4:	f015 0506 	ands.w	r5, r5, #6
 80119e8:	d106      	bne.n	80119f8 <_printf_common+0x48>
 80119ea:	f104 0a19 	add.w	sl, r4, #25
 80119ee:	68e3      	ldr	r3, [r4, #12]
 80119f0:	6832      	ldr	r2, [r6, #0]
 80119f2:	1a9b      	subs	r3, r3, r2
 80119f4:	42ab      	cmp	r3, r5
 80119f6:	dc26      	bgt.n	8011a46 <_printf_common+0x96>
 80119f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80119fc:	6822      	ldr	r2, [r4, #0]
 80119fe:	3b00      	subs	r3, #0
 8011a00:	bf18      	it	ne
 8011a02:	2301      	movne	r3, #1
 8011a04:	0692      	lsls	r2, r2, #26
 8011a06:	d42b      	bmi.n	8011a60 <_printf_common+0xb0>
 8011a08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011a0c:	4641      	mov	r1, r8
 8011a0e:	4638      	mov	r0, r7
 8011a10:	47c8      	blx	r9
 8011a12:	3001      	adds	r0, #1
 8011a14:	d01e      	beq.n	8011a54 <_printf_common+0xa4>
 8011a16:	6823      	ldr	r3, [r4, #0]
 8011a18:	6922      	ldr	r2, [r4, #16]
 8011a1a:	f003 0306 	and.w	r3, r3, #6
 8011a1e:	2b04      	cmp	r3, #4
 8011a20:	bf02      	ittt	eq
 8011a22:	68e5      	ldreq	r5, [r4, #12]
 8011a24:	6833      	ldreq	r3, [r6, #0]
 8011a26:	1aed      	subeq	r5, r5, r3
 8011a28:	68a3      	ldr	r3, [r4, #8]
 8011a2a:	bf0c      	ite	eq
 8011a2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011a30:	2500      	movne	r5, #0
 8011a32:	4293      	cmp	r3, r2
 8011a34:	bfc4      	itt	gt
 8011a36:	1a9b      	subgt	r3, r3, r2
 8011a38:	18ed      	addgt	r5, r5, r3
 8011a3a:	2600      	movs	r6, #0
 8011a3c:	341a      	adds	r4, #26
 8011a3e:	42b5      	cmp	r5, r6
 8011a40:	d11a      	bne.n	8011a78 <_printf_common+0xc8>
 8011a42:	2000      	movs	r0, #0
 8011a44:	e008      	b.n	8011a58 <_printf_common+0xa8>
 8011a46:	2301      	movs	r3, #1
 8011a48:	4652      	mov	r2, sl
 8011a4a:	4641      	mov	r1, r8
 8011a4c:	4638      	mov	r0, r7
 8011a4e:	47c8      	blx	r9
 8011a50:	3001      	adds	r0, #1
 8011a52:	d103      	bne.n	8011a5c <_printf_common+0xac>
 8011a54:	f04f 30ff 	mov.w	r0, #4294967295
 8011a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a5c:	3501      	adds	r5, #1
 8011a5e:	e7c6      	b.n	80119ee <_printf_common+0x3e>
 8011a60:	18e1      	adds	r1, r4, r3
 8011a62:	1c5a      	adds	r2, r3, #1
 8011a64:	2030      	movs	r0, #48	@ 0x30
 8011a66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011a6a:	4422      	add	r2, r4
 8011a6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011a70:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011a74:	3302      	adds	r3, #2
 8011a76:	e7c7      	b.n	8011a08 <_printf_common+0x58>
 8011a78:	2301      	movs	r3, #1
 8011a7a:	4622      	mov	r2, r4
 8011a7c:	4641      	mov	r1, r8
 8011a7e:	4638      	mov	r0, r7
 8011a80:	47c8      	blx	r9
 8011a82:	3001      	adds	r0, #1
 8011a84:	d0e6      	beq.n	8011a54 <_printf_common+0xa4>
 8011a86:	3601      	adds	r6, #1
 8011a88:	e7d9      	b.n	8011a3e <_printf_common+0x8e>
	...

08011a8c <_printf_i>:
 8011a8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011a90:	7e0f      	ldrb	r7, [r1, #24]
 8011a92:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011a94:	2f78      	cmp	r7, #120	@ 0x78
 8011a96:	4691      	mov	r9, r2
 8011a98:	4680      	mov	r8, r0
 8011a9a:	460c      	mov	r4, r1
 8011a9c:	469a      	mov	sl, r3
 8011a9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011aa2:	d807      	bhi.n	8011ab4 <_printf_i+0x28>
 8011aa4:	2f62      	cmp	r7, #98	@ 0x62
 8011aa6:	d80a      	bhi.n	8011abe <_printf_i+0x32>
 8011aa8:	2f00      	cmp	r7, #0
 8011aaa:	f000 80d2 	beq.w	8011c52 <_printf_i+0x1c6>
 8011aae:	2f58      	cmp	r7, #88	@ 0x58
 8011ab0:	f000 80b9 	beq.w	8011c26 <_printf_i+0x19a>
 8011ab4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011ab8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011abc:	e03a      	b.n	8011b34 <_printf_i+0xa8>
 8011abe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011ac2:	2b15      	cmp	r3, #21
 8011ac4:	d8f6      	bhi.n	8011ab4 <_printf_i+0x28>
 8011ac6:	a101      	add	r1, pc, #4	@ (adr r1, 8011acc <_printf_i+0x40>)
 8011ac8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011acc:	08011b25 	.word	0x08011b25
 8011ad0:	08011b39 	.word	0x08011b39
 8011ad4:	08011ab5 	.word	0x08011ab5
 8011ad8:	08011ab5 	.word	0x08011ab5
 8011adc:	08011ab5 	.word	0x08011ab5
 8011ae0:	08011ab5 	.word	0x08011ab5
 8011ae4:	08011b39 	.word	0x08011b39
 8011ae8:	08011ab5 	.word	0x08011ab5
 8011aec:	08011ab5 	.word	0x08011ab5
 8011af0:	08011ab5 	.word	0x08011ab5
 8011af4:	08011ab5 	.word	0x08011ab5
 8011af8:	08011c39 	.word	0x08011c39
 8011afc:	08011b63 	.word	0x08011b63
 8011b00:	08011bf3 	.word	0x08011bf3
 8011b04:	08011ab5 	.word	0x08011ab5
 8011b08:	08011ab5 	.word	0x08011ab5
 8011b0c:	08011c5b 	.word	0x08011c5b
 8011b10:	08011ab5 	.word	0x08011ab5
 8011b14:	08011b63 	.word	0x08011b63
 8011b18:	08011ab5 	.word	0x08011ab5
 8011b1c:	08011ab5 	.word	0x08011ab5
 8011b20:	08011bfb 	.word	0x08011bfb
 8011b24:	6833      	ldr	r3, [r6, #0]
 8011b26:	1d1a      	adds	r2, r3, #4
 8011b28:	681b      	ldr	r3, [r3, #0]
 8011b2a:	6032      	str	r2, [r6, #0]
 8011b2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011b30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011b34:	2301      	movs	r3, #1
 8011b36:	e09d      	b.n	8011c74 <_printf_i+0x1e8>
 8011b38:	6833      	ldr	r3, [r6, #0]
 8011b3a:	6820      	ldr	r0, [r4, #0]
 8011b3c:	1d19      	adds	r1, r3, #4
 8011b3e:	6031      	str	r1, [r6, #0]
 8011b40:	0606      	lsls	r6, r0, #24
 8011b42:	d501      	bpl.n	8011b48 <_printf_i+0xbc>
 8011b44:	681d      	ldr	r5, [r3, #0]
 8011b46:	e003      	b.n	8011b50 <_printf_i+0xc4>
 8011b48:	0645      	lsls	r5, r0, #25
 8011b4a:	d5fb      	bpl.n	8011b44 <_printf_i+0xb8>
 8011b4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011b50:	2d00      	cmp	r5, #0
 8011b52:	da03      	bge.n	8011b5c <_printf_i+0xd0>
 8011b54:	232d      	movs	r3, #45	@ 0x2d
 8011b56:	426d      	negs	r5, r5
 8011b58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011b5c:	4859      	ldr	r0, [pc, #356]	@ (8011cc4 <_printf_i+0x238>)
 8011b5e:	230a      	movs	r3, #10
 8011b60:	e011      	b.n	8011b86 <_printf_i+0xfa>
 8011b62:	6821      	ldr	r1, [r4, #0]
 8011b64:	6833      	ldr	r3, [r6, #0]
 8011b66:	0608      	lsls	r0, r1, #24
 8011b68:	f853 5b04 	ldr.w	r5, [r3], #4
 8011b6c:	d402      	bmi.n	8011b74 <_printf_i+0xe8>
 8011b6e:	0649      	lsls	r1, r1, #25
 8011b70:	bf48      	it	mi
 8011b72:	b2ad      	uxthmi	r5, r5
 8011b74:	2f6f      	cmp	r7, #111	@ 0x6f
 8011b76:	4853      	ldr	r0, [pc, #332]	@ (8011cc4 <_printf_i+0x238>)
 8011b78:	6033      	str	r3, [r6, #0]
 8011b7a:	bf14      	ite	ne
 8011b7c:	230a      	movne	r3, #10
 8011b7e:	2308      	moveq	r3, #8
 8011b80:	2100      	movs	r1, #0
 8011b82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011b86:	6866      	ldr	r6, [r4, #4]
 8011b88:	60a6      	str	r6, [r4, #8]
 8011b8a:	2e00      	cmp	r6, #0
 8011b8c:	bfa2      	ittt	ge
 8011b8e:	6821      	ldrge	r1, [r4, #0]
 8011b90:	f021 0104 	bicge.w	r1, r1, #4
 8011b94:	6021      	strge	r1, [r4, #0]
 8011b96:	b90d      	cbnz	r5, 8011b9c <_printf_i+0x110>
 8011b98:	2e00      	cmp	r6, #0
 8011b9a:	d04b      	beq.n	8011c34 <_printf_i+0x1a8>
 8011b9c:	4616      	mov	r6, r2
 8011b9e:	fbb5 f1f3 	udiv	r1, r5, r3
 8011ba2:	fb03 5711 	mls	r7, r3, r1, r5
 8011ba6:	5dc7      	ldrb	r7, [r0, r7]
 8011ba8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011bac:	462f      	mov	r7, r5
 8011bae:	42bb      	cmp	r3, r7
 8011bb0:	460d      	mov	r5, r1
 8011bb2:	d9f4      	bls.n	8011b9e <_printf_i+0x112>
 8011bb4:	2b08      	cmp	r3, #8
 8011bb6:	d10b      	bne.n	8011bd0 <_printf_i+0x144>
 8011bb8:	6823      	ldr	r3, [r4, #0]
 8011bba:	07df      	lsls	r7, r3, #31
 8011bbc:	d508      	bpl.n	8011bd0 <_printf_i+0x144>
 8011bbe:	6923      	ldr	r3, [r4, #16]
 8011bc0:	6861      	ldr	r1, [r4, #4]
 8011bc2:	4299      	cmp	r1, r3
 8011bc4:	bfde      	ittt	le
 8011bc6:	2330      	movle	r3, #48	@ 0x30
 8011bc8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011bcc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011bd0:	1b92      	subs	r2, r2, r6
 8011bd2:	6122      	str	r2, [r4, #16]
 8011bd4:	f8cd a000 	str.w	sl, [sp]
 8011bd8:	464b      	mov	r3, r9
 8011bda:	aa03      	add	r2, sp, #12
 8011bdc:	4621      	mov	r1, r4
 8011bde:	4640      	mov	r0, r8
 8011be0:	f7ff fee6 	bl	80119b0 <_printf_common>
 8011be4:	3001      	adds	r0, #1
 8011be6:	d14a      	bne.n	8011c7e <_printf_i+0x1f2>
 8011be8:	f04f 30ff 	mov.w	r0, #4294967295
 8011bec:	b004      	add	sp, #16
 8011bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011bf2:	6823      	ldr	r3, [r4, #0]
 8011bf4:	f043 0320 	orr.w	r3, r3, #32
 8011bf8:	6023      	str	r3, [r4, #0]
 8011bfa:	4833      	ldr	r0, [pc, #204]	@ (8011cc8 <_printf_i+0x23c>)
 8011bfc:	2778      	movs	r7, #120	@ 0x78
 8011bfe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011c02:	6823      	ldr	r3, [r4, #0]
 8011c04:	6831      	ldr	r1, [r6, #0]
 8011c06:	061f      	lsls	r7, r3, #24
 8011c08:	f851 5b04 	ldr.w	r5, [r1], #4
 8011c0c:	d402      	bmi.n	8011c14 <_printf_i+0x188>
 8011c0e:	065f      	lsls	r7, r3, #25
 8011c10:	bf48      	it	mi
 8011c12:	b2ad      	uxthmi	r5, r5
 8011c14:	6031      	str	r1, [r6, #0]
 8011c16:	07d9      	lsls	r1, r3, #31
 8011c18:	bf44      	itt	mi
 8011c1a:	f043 0320 	orrmi.w	r3, r3, #32
 8011c1e:	6023      	strmi	r3, [r4, #0]
 8011c20:	b11d      	cbz	r5, 8011c2a <_printf_i+0x19e>
 8011c22:	2310      	movs	r3, #16
 8011c24:	e7ac      	b.n	8011b80 <_printf_i+0xf4>
 8011c26:	4827      	ldr	r0, [pc, #156]	@ (8011cc4 <_printf_i+0x238>)
 8011c28:	e7e9      	b.n	8011bfe <_printf_i+0x172>
 8011c2a:	6823      	ldr	r3, [r4, #0]
 8011c2c:	f023 0320 	bic.w	r3, r3, #32
 8011c30:	6023      	str	r3, [r4, #0]
 8011c32:	e7f6      	b.n	8011c22 <_printf_i+0x196>
 8011c34:	4616      	mov	r6, r2
 8011c36:	e7bd      	b.n	8011bb4 <_printf_i+0x128>
 8011c38:	6833      	ldr	r3, [r6, #0]
 8011c3a:	6825      	ldr	r5, [r4, #0]
 8011c3c:	6961      	ldr	r1, [r4, #20]
 8011c3e:	1d18      	adds	r0, r3, #4
 8011c40:	6030      	str	r0, [r6, #0]
 8011c42:	062e      	lsls	r6, r5, #24
 8011c44:	681b      	ldr	r3, [r3, #0]
 8011c46:	d501      	bpl.n	8011c4c <_printf_i+0x1c0>
 8011c48:	6019      	str	r1, [r3, #0]
 8011c4a:	e002      	b.n	8011c52 <_printf_i+0x1c6>
 8011c4c:	0668      	lsls	r0, r5, #25
 8011c4e:	d5fb      	bpl.n	8011c48 <_printf_i+0x1bc>
 8011c50:	8019      	strh	r1, [r3, #0]
 8011c52:	2300      	movs	r3, #0
 8011c54:	6123      	str	r3, [r4, #16]
 8011c56:	4616      	mov	r6, r2
 8011c58:	e7bc      	b.n	8011bd4 <_printf_i+0x148>
 8011c5a:	6833      	ldr	r3, [r6, #0]
 8011c5c:	1d1a      	adds	r2, r3, #4
 8011c5e:	6032      	str	r2, [r6, #0]
 8011c60:	681e      	ldr	r6, [r3, #0]
 8011c62:	6862      	ldr	r2, [r4, #4]
 8011c64:	2100      	movs	r1, #0
 8011c66:	4630      	mov	r0, r6
 8011c68:	f7ee fa8a 	bl	8000180 <memchr>
 8011c6c:	b108      	cbz	r0, 8011c72 <_printf_i+0x1e6>
 8011c6e:	1b80      	subs	r0, r0, r6
 8011c70:	6060      	str	r0, [r4, #4]
 8011c72:	6863      	ldr	r3, [r4, #4]
 8011c74:	6123      	str	r3, [r4, #16]
 8011c76:	2300      	movs	r3, #0
 8011c78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011c7c:	e7aa      	b.n	8011bd4 <_printf_i+0x148>
 8011c7e:	6923      	ldr	r3, [r4, #16]
 8011c80:	4632      	mov	r2, r6
 8011c82:	4649      	mov	r1, r9
 8011c84:	4640      	mov	r0, r8
 8011c86:	47d0      	blx	sl
 8011c88:	3001      	adds	r0, #1
 8011c8a:	d0ad      	beq.n	8011be8 <_printf_i+0x15c>
 8011c8c:	6823      	ldr	r3, [r4, #0]
 8011c8e:	079b      	lsls	r3, r3, #30
 8011c90:	d413      	bmi.n	8011cba <_printf_i+0x22e>
 8011c92:	68e0      	ldr	r0, [r4, #12]
 8011c94:	9b03      	ldr	r3, [sp, #12]
 8011c96:	4298      	cmp	r0, r3
 8011c98:	bfb8      	it	lt
 8011c9a:	4618      	movlt	r0, r3
 8011c9c:	e7a6      	b.n	8011bec <_printf_i+0x160>
 8011c9e:	2301      	movs	r3, #1
 8011ca0:	4632      	mov	r2, r6
 8011ca2:	4649      	mov	r1, r9
 8011ca4:	4640      	mov	r0, r8
 8011ca6:	47d0      	blx	sl
 8011ca8:	3001      	adds	r0, #1
 8011caa:	d09d      	beq.n	8011be8 <_printf_i+0x15c>
 8011cac:	3501      	adds	r5, #1
 8011cae:	68e3      	ldr	r3, [r4, #12]
 8011cb0:	9903      	ldr	r1, [sp, #12]
 8011cb2:	1a5b      	subs	r3, r3, r1
 8011cb4:	42ab      	cmp	r3, r5
 8011cb6:	dcf2      	bgt.n	8011c9e <_printf_i+0x212>
 8011cb8:	e7eb      	b.n	8011c92 <_printf_i+0x206>
 8011cba:	2500      	movs	r5, #0
 8011cbc:	f104 0619 	add.w	r6, r4, #25
 8011cc0:	e7f5      	b.n	8011cae <_printf_i+0x222>
 8011cc2:	bf00      	nop
 8011cc4:	0801aebe 	.word	0x0801aebe
 8011cc8:	0801aecf 	.word	0x0801aecf

08011ccc <std>:
 8011ccc:	2300      	movs	r3, #0
 8011cce:	b510      	push	{r4, lr}
 8011cd0:	4604      	mov	r4, r0
 8011cd2:	e9c0 3300 	strd	r3, r3, [r0]
 8011cd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011cda:	6083      	str	r3, [r0, #8]
 8011cdc:	8181      	strh	r1, [r0, #12]
 8011cde:	6643      	str	r3, [r0, #100]	@ 0x64
 8011ce0:	81c2      	strh	r2, [r0, #14]
 8011ce2:	6183      	str	r3, [r0, #24]
 8011ce4:	4619      	mov	r1, r3
 8011ce6:	2208      	movs	r2, #8
 8011ce8:	305c      	adds	r0, #92	@ 0x5c
 8011cea:	f000 fa19 	bl	8012120 <memset>
 8011cee:	4b0d      	ldr	r3, [pc, #52]	@ (8011d24 <std+0x58>)
 8011cf0:	6263      	str	r3, [r4, #36]	@ 0x24
 8011cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8011d28 <std+0x5c>)
 8011cf4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8011d2c <std+0x60>)
 8011cf8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8011d30 <std+0x64>)
 8011cfc:	6323      	str	r3, [r4, #48]	@ 0x30
 8011cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8011d34 <std+0x68>)
 8011d00:	6224      	str	r4, [r4, #32]
 8011d02:	429c      	cmp	r4, r3
 8011d04:	d006      	beq.n	8011d14 <std+0x48>
 8011d06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011d0a:	4294      	cmp	r4, r2
 8011d0c:	d002      	beq.n	8011d14 <std+0x48>
 8011d0e:	33d0      	adds	r3, #208	@ 0xd0
 8011d10:	429c      	cmp	r4, r3
 8011d12:	d105      	bne.n	8011d20 <std+0x54>
 8011d14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d1c:	f000 baa2 	b.w	8012264 <__retarget_lock_init_recursive>
 8011d20:	bd10      	pop	{r4, pc}
 8011d22:	bf00      	nop
 8011d24:	08011f71 	.word	0x08011f71
 8011d28:	08011f93 	.word	0x08011f93
 8011d2c:	08011fcb 	.word	0x08011fcb
 8011d30:	08011fef 	.word	0x08011fef
 8011d34:	20001fdc 	.word	0x20001fdc

08011d38 <stdio_exit_handler>:
 8011d38:	4a02      	ldr	r2, [pc, #8]	@ (8011d44 <stdio_exit_handler+0xc>)
 8011d3a:	4903      	ldr	r1, [pc, #12]	@ (8011d48 <stdio_exit_handler+0x10>)
 8011d3c:	4803      	ldr	r0, [pc, #12]	@ (8011d4c <stdio_exit_handler+0x14>)
 8011d3e:	f000 b869 	b.w	8011e14 <_fwalk_sglue>
 8011d42:	bf00      	nop
 8011d44:	20000224 	.word	0x20000224
 8011d48:	08013cf5 	.word	0x08013cf5
 8011d4c:	20000234 	.word	0x20000234

08011d50 <cleanup_stdio>:
 8011d50:	6841      	ldr	r1, [r0, #4]
 8011d52:	4b0c      	ldr	r3, [pc, #48]	@ (8011d84 <cleanup_stdio+0x34>)
 8011d54:	4299      	cmp	r1, r3
 8011d56:	b510      	push	{r4, lr}
 8011d58:	4604      	mov	r4, r0
 8011d5a:	d001      	beq.n	8011d60 <cleanup_stdio+0x10>
 8011d5c:	f001 ffca 	bl	8013cf4 <_fflush_r>
 8011d60:	68a1      	ldr	r1, [r4, #8]
 8011d62:	4b09      	ldr	r3, [pc, #36]	@ (8011d88 <cleanup_stdio+0x38>)
 8011d64:	4299      	cmp	r1, r3
 8011d66:	d002      	beq.n	8011d6e <cleanup_stdio+0x1e>
 8011d68:	4620      	mov	r0, r4
 8011d6a:	f001 ffc3 	bl	8013cf4 <_fflush_r>
 8011d6e:	68e1      	ldr	r1, [r4, #12]
 8011d70:	4b06      	ldr	r3, [pc, #24]	@ (8011d8c <cleanup_stdio+0x3c>)
 8011d72:	4299      	cmp	r1, r3
 8011d74:	d004      	beq.n	8011d80 <cleanup_stdio+0x30>
 8011d76:	4620      	mov	r0, r4
 8011d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d7c:	f001 bfba 	b.w	8013cf4 <_fflush_r>
 8011d80:	bd10      	pop	{r4, pc}
 8011d82:	bf00      	nop
 8011d84:	20001fdc 	.word	0x20001fdc
 8011d88:	20002044 	.word	0x20002044
 8011d8c:	200020ac 	.word	0x200020ac

08011d90 <global_stdio_init.part.0>:
 8011d90:	b510      	push	{r4, lr}
 8011d92:	4b0b      	ldr	r3, [pc, #44]	@ (8011dc0 <global_stdio_init.part.0+0x30>)
 8011d94:	4c0b      	ldr	r4, [pc, #44]	@ (8011dc4 <global_stdio_init.part.0+0x34>)
 8011d96:	4a0c      	ldr	r2, [pc, #48]	@ (8011dc8 <global_stdio_init.part.0+0x38>)
 8011d98:	601a      	str	r2, [r3, #0]
 8011d9a:	4620      	mov	r0, r4
 8011d9c:	2200      	movs	r2, #0
 8011d9e:	2104      	movs	r1, #4
 8011da0:	f7ff ff94 	bl	8011ccc <std>
 8011da4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011da8:	2201      	movs	r2, #1
 8011daa:	2109      	movs	r1, #9
 8011dac:	f7ff ff8e 	bl	8011ccc <std>
 8011db0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011db4:	2202      	movs	r2, #2
 8011db6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011dba:	2112      	movs	r1, #18
 8011dbc:	f7ff bf86 	b.w	8011ccc <std>
 8011dc0:	20002114 	.word	0x20002114
 8011dc4:	20001fdc 	.word	0x20001fdc
 8011dc8:	08011d39 	.word	0x08011d39

08011dcc <__sfp_lock_acquire>:
 8011dcc:	4801      	ldr	r0, [pc, #4]	@ (8011dd4 <__sfp_lock_acquire+0x8>)
 8011dce:	f000 ba4a 	b.w	8012266 <__retarget_lock_acquire_recursive>
 8011dd2:	bf00      	nop
 8011dd4:	2000211d 	.word	0x2000211d

08011dd8 <__sfp_lock_release>:
 8011dd8:	4801      	ldr	r0, [pc, #4]	@ (8011de0 <__sfp_lock_release+0x8>)
 8011dda:	f000 ba45 	b.w	8012268 <__retarget_lock_release_recursive>
 8011dde:	bf00      	nop
 8011de0:	2000211d 	.word	0x2000211d

08011de4 <__sinit>:
 8011de4:	b510      	push	{r4, lr}
 8011de6:	4604      	mov	r4, r0
 8011de8:	f7ff fff0 	bl	8011dcc <__sfp_lock_acquire>
 8011dec:	6a23      	ldr	r3, [r4, #32]
 8011dee:	b11b      	cbz	r3, 8011df8 <__sinit+0x14>
 8011df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011df4:	f7ff bff0 	b.w	8011dd8 <__sfp_lock_release>
 8011df8:	4b04      	ldr	r3, [pc, #16]	@ (8011e0c <__sinit+0x28>)
 8011dfa:	6223      	str	r3, [r4, #32]
 8011dfc:	4b04      	ldr	r3, [pc, #16]	@ (8011e10 <__sinit+0x2c>)
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d1f5      	bne.n	8011df0 <__sinit+0xc>
 8011e04:	f7ff ffc4 	bl	8011d90 <global_stdio_init.part.0>
 8011e08:	e7f2      	b.n	8011df0 <__sinit+0xc>
 8011e0a:	bf00      	nop
 8011e0c:	08011d51 	.word	0x08011d51
 8011e10:	20002114 	.word	0x20002114

08011e14 <_fwalk_sglue>:
 8011e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e18:	4607      	mov	r7, r0
 8011e1a:	4688      	mov	r8, r1
 8011e1c:	4614      	mov	r4, r2
 8011e1e:	2600      	movs	r6, #0
 8011e20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011e24:	f1b9 0901 	subs.w	r9, r9, #1
 8011e28:	d505      	bpl.n	8011e36 <_fwalk_sglue+0x22>
 8011e2a:	6824      	ldr	r4, [r4, #0]
 8011e2c:	2c00      	cmp	r4, #0
 8011e2e:	d1f7      	bne.n	8011e20 <_fwalk_sglue+0xc>
 8011e30:	4630      	mov	r0, r6
 8011e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e36:	89ab      	ldrh	r3, [r5, #12]
 8011e38:	2b01      	cmp	r3, #1
 8011e3a:	d907      	bls.n	8011e4c <_fwalk_sglue+0x38>
 8011e3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011e40:	3301      	adds	r3, #1
 8011e42:	d003      	beq.n	8011e4c <_fwalk_sglue+0x38>
 8011e44:	4629      	mov	r1, r5
 8011e46:	4638      	mov	r0, r7
 8011e48:	47c0      	blx	r8
 8011e4a:	4306      	orrs	r6, r0
 8011e4c:	3568      	adds	r5, #104	@ 0x68
 8011e4e:	e7e9      	b.n	8011e24 <_fwalk_sglue+0x10>

08011e50 <iprintf>:
 8011e50:	b40f      	push	{r0, r1, r2, r3}
 8011e52:	b507      	push	{r0, r1, r2, lr}
 8011e54:	4906      	ldr	r1, [pc, #24]	@ (8011e70 <iprintf+0x20>)
 8011e56:	ab04      	add	r3, sp, #16
 8011e58:	6808      	ldr	r0, [r1, #0]
 8011e5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e5e:	6881      	ldr	r1, [r0, #8]
 8011e60:	9301      	str	r3, [sp, #4]
 8011e62:	f001 fdab 	bl	80139bc <_vfiprintf_r>
 8011e66:	b003      	add	sp, #12
 8011e68:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e6c:	b004      	add	sp, #16
 8011e6e:	4770      	bx	lr
 8011e70:	20000230 	.word	0x20000230

08011e74 <_puts_r>:
 8011e74:	6a03      	ldr	r3, [r0, #32]
 8011e76:	b570      	push	{r4, r5, r6, lr}
 8011e78:	6884      	ldr	r4, [r0, #8]
 8011e7a:	4605      	mov	r5, r0
 8011e7c:	460e      	mov	r6, r1
 8011e7e:	b90b      	cbnz	r3, 8011e84 <_puts_r+0x10>
 8011e80:	f7ff ffb0 	bl	8011de4 <__sinit>
 8011e84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011e86:	07db      	lsls	r3, r3, #31
 8011e88:	d405      	bmi.n	8011e96 <_puts_r+0x22>
 8011e8a:	89a3      	ldrh	r3, [r4, #12]
 8011e8c:	0598      	lsls	r0, r3, #22
 8011e8e:	d402      	bmi.n	8011e96 <_puts_r+0x22>
 8011e90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011e92:	f000 f9e8 	bl	8012266 <__retarget_lock_acquire_recursive>
 8011e96:	89a3      	ldrh	r3, [r4, #12]
 8011e98:	0719      	lsls	r1, r3, #28
 8011e9a:	d502      	bpl.n	8011ea2 <_puts_r+0x2e>
 8011e9c:	6923      	ldr	r3, [r4, #16]
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d135      	bne.n	8011f0e <_puts_r+0x9a>
 8011ea2:	4621      	mov	r1, r4
 8011ea4:	4628      	mov	r0, r5
 8011ea6:	f000 f8e5 	bl	8012074 <__swsetup_r>
 8011eaa:	b380      	cbz	r0, 8011f0e <_puts_r+0x9a>
 8011eac:	f04f 35ff 	mov.w	r5, #4294967295
 8011eb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011eb2:	07da      	lsls	r2, r3, #31
 8011eb4:	d405      	bmi.n	8011ec2 <_puts_r+0x4e>
 8011eb6:	89a3      	ldrh	r3, [r4, #12]
 8011eb8:	059b      	lsls	r3, r3, #22
 8011eba:	d402      	bmi.n	8011ec2 <_puts_r+0x4e>
 8011ebc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011ebe:	f000 f9d3 	bl	8012268 <__retarget_lock_release_recursive>
 8011ec2:	4628      	mov	r0, r5
 8011ec4:	bd70      	pop	{r4, r5, r6, pc}
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	da04      	bge.n	8011ed4 <_puts_r+0x60>
 8011eca:	69a2      	ldr	r2, [r4, #24]
 8011ecc:	429a      	cmp	r2, r3
 8011ece:	dc17      	bgt.n	8011f00 <_puts_r+0x8c>
 8011ed0:	290a      	cmp	r1, #10
 8011ed2:	d015      	beq.n	8011f00 <_puts_r+0x8c>
 8011ed4:	6823      	ldr	r3, [r4, #0]
 8011ed6:	1c5a      	adds	r2, r3, #1
 8011ed8:	6022      	str	r2, [r4, #0]
 8011eda:	7019      	strb	r1, [r3, #0]
 8011edc:	68a3      	ldr	r3, [r4, #8]
 8011ede:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011ee2:	3b01      	subs	r3, #1
 8011ee4:	60a3      	str	r3, [r4, #8]
 8011ee6:	2900      	cmp	r1, #0
 8011ee8:	d1ed      	bne.n	8011ec6 <_puts_r+0x52>
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	da11      	bge.n	8011f12 <_puts_r+0x9e>
 8011eee:	4622      	mov	r2, r4
 8011ef0:	210a      	movs	r1, #10
 8011ef2:	4628      	mov	r0, r5
 8011ef4:	f000 f87f 	bl	8011ff6 <__swbuf_r>
 8011ef8:	3001      	adds	r0, #1
 8011efa:	d0d7      	beq.n	8011eac <_puts_r+0x38>
 8011efc:	250a      	movs	r5, #10
 8011efe:	e7d7      	b.n	8011eb0 <_puts_r+0x3c>
 8011f00:	4622      	mov	r2, r4
 8011f02:	4628      	mov	r0, r5
 8011f04:	f000 f877 	bl	8011ff6 <__swbuf_r>
 8011f08:	3001      	adds	r0, #1
 8011f0a:	d1e7      	bne.n	8011edc <_puts_r+0x68>
 8011f0c:	e7ce      	b.n	8011eac <_puts_r+0x38>
 8011f0e:	3e01      	subs	r6, #1
 8011f10:	e7e4      	b.n	8011edc <_puts_r+0x68>
 8011f12:	6823      	ldr	r3, [r4, #0]
 8011f14:	1c5a      	adds	r2, r3, #1
 8011f16:	6022      	str	r2, [r4, #0]
 8011f18:	220a      	movs	r2, #10
 8011f1a:	701a      	strb	r2, [r3, #0]
 8011f1c:	e7ee      	b.n	8011efc <_puts_r+0x88>
	...

08011f20 <puts>:
 8011f20:	4b02      	ldr	r3, [pc, #8]	@ (8011f2c <puts+0xc>)
 8011f22:	4601      	mov	r1, r0
 8011f24:	6818      	ldr	r0, [r3, #0]
 8011f26:	f7ff bfa5 	b.w	8011e74 <_puts_r>
 8011f2a:	bf00      	nop
 8011f2c:	20000230 	.word	0x20000230

08011f30 <siprintf>:
 8011f30:	b40e      	push	{r1, r2, r3}
 8011f32:	b500      	push	{lr}
 8011f34:	b09c      	sub	sp, #112	@ 0x70
 8011f36:	ab1d      	add	r3, sp, #116	@ 0x74
 8011f38:	9002      	str	r0, [sp, #8]
 8011f3a:	9006      	str	r0, [sp, #24]
 8011f3c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011f40:	4809      	ldr	r0, [pc, #36]	@ (8011f68 <siprintf+0x38>)
 8011f42:	9107      	str	r1, [sp, #28]
 8011f44:	9104      	str	r1, [sp, #16]
 8011f46:	4909      	ldr	r1, [pc, #36]	@ (8011f6c <siprintf+0x3c>)
 8011f48:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f4c:	9105      	str	r1, [sp, #20]
 8011f4e:	6800      	ldr	r0, [r0, #0]
 8011f50:	9301      	str	r3, [sp, #4]
 8011f52:	a902      	add	r1, sp, #8
 8011f54:	f001 fc0c 	bl	8013770 <_svfiprintf_r>
 8011f58:	9b02      	ldr	r3, [sp, #8]
 8011f5a:	2200      	movs	r2, #0
 8011f5c:	701a      	strb	r2, [r3, #0]
 8011f5e:	b01c      	add	sp, #112	@ 0x70
 8011f60:	f85d eb04 	ldr.w	lr, [sp], #4
 8011f64:	b003      	add	sp, #12
 8011f66:	4770      	bx	lr
 8011f68:	20000230 	.word	0x20000230
 8011f6c:	ffff0208 	.word	0xffff0208

08011f70 <__sread>:
 8011f70:	b510      	push	{r4, lr}
 8011f72:	460c      	mov	r4, r1
 8011f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f78:	f000 f916 	bl	80121a8 <_read_r>
 8011f7c:	2800      	cmp	r0, #0
 8011f7e:	bfab      	itete	ge
 8011f80:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011f82:	89a3      	ldrhlt	r3, [r4, #12]
 8011f84:	181b      	addge	r3, r3, r0
 8011f86:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011f8a:	bfac      	ite	ge
 8011f8c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011f8e:	81a3      	strhlt	r3, [r4, #12]
 8011f90:	bd10      	pop	{r4, pc}

08011f92 <__swrite>:
 8011f92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f96:	461f      	mov	r7, r3
 8011f98:	898b      	ldrh	r3, [r1, #12]
 8011f9a:	05db      	lsls	r3, r3, #23
 8011f9c:	4605      	mov	r5, r0
 8011f9e:	460c      	mov	r4, r1
 8011fa0:	4616      	mov	r6, r2
 8011fa2:	d505      	bpl.n	8011fb0 <__swrite+0x1e>
 8011fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011fa8:	2302      	movs	r3, #2
 8011faa:	2200      	movs	r2, #0
 8011fac:	f000 f8ea 	bl	8012184 <_lseek_r>
 8011fb0:	89a3      	ldrh	r3, [r4, #12]
 8011fb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011fb6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011fba:	81a3      	strh	r3, [r4, #12]
 8011fbc:	4632      	mov	r2, r6
 8011fbe:	463b      	mov	r3, r7
 8011fc0:	4628      	mov	r0, r5
 8011fc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011fc6:	f000 b911 	b.w	80121ec <_write_r>

08011fca <__sseek>:
 8011fca:	b510      	push	{r4, lr}
 8011fcc:	460c      	mov	r4, r1
 8011fce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011fd2:	f000 f8d7 	bl	8012184 <_lseek_r>
 8011fd6:	1c43      	adds	r3, r0, #1
 8011fd8:	89a3      	ldrh	r3, [r4, #12]
 8011fda:	bf15      	itete	ne
 8011fdc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011fde:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011fe2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011fe6:	81a3      	strheq	r3, [r4, #12]
 8011fe8:	bf18      	it	ne
 8011fea:	81a3      	strhne	r3, [r4, #12]
 8011fec:	bd10      	pop	{r4, pc}

08011fee <__sclose>:
 8011fee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ff2:	f000 b8b7 	b.w	8012164 <_close_r>

08011ff6 <__swbuf_r>:
 8011ff6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ff8:	460e      	mov	r6, r1
 8011ffa:	4614      	mov	r4, r2
 8011ffc:	4605      	mov	r5, r0
 8011ffe:	b118      	cbz	r0, 8012008 <__swbuf_r+0x12>
 8012000:	6a03      	ldr	r3, [r0, #32]
 8012002:	b90b      	cbnz	r3, 8012008 <__swbuf_r+0x12>
 8012004:	f7ff feee 	bl	8011de4 <__sinit>
 8012008:	69a3      	ldr	r3, [r4, #24]
 801200a:	60a3      	str	r3, [r4, #8]
 801200c:	89a3      	ldrh	r3, [r4, #12]
 801200e:	071a      	lsls	r2, r3, #28
 8012010:	d501      	bpl.n	8012016 <__swbuf_r+0x20>
 8012012:	6923      	ldr	r3, [r4, #16]
 8012014:	b943      	cbnz	r3, 8012028 <__swbuf_r+0x32>
 8012016:	4621      	mov	r1, r4
 8012018:	4628      	mov	r0, r5
 801201a:	f000 f82b 	bl	8012074 <__swsetup_r>
 801201e:	b118      	cbz	r0, 8012028 <__swbuf_r+0x32>
 8012020:	f04f 37ff 	mov.w	r7, #4294967295
 8012024:	4638      	mov	r0, r7
 8012026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012028:	6823      	ldr	r3, [r4, #0]
 801202a:	6922      	ldr	r2, [r4, #16]
 801202c:	1a98      	subs	r0, r3, r2
 801202e:	6963      	ldr	r3, [r4, #20]
 8012030:	b2f6      	uxtb	r6, r6
 8012032:	4283      	cmp	r3, r0
 8012034:	4637      	mov	r7, r6
 8012036:	dc05      	bgt.n	8012044 <__swbuf_r+0x4e>
 8012038:	4621      	mov	r1, r4
 801203a:	4628      	mov	r0, r5
 801203c:	f001 fe5a 	bl	8013cf4 <_fflush_r>
 8012040:	2800      	cmp	r0, #0
 8012042:	d1ed      	bne.n	8012020 <__swbuf_r+0x2a>
 8012044:	68a3      	ldr	r3, [r4, #8]
 8012046:	3b01      	subs	r3, #1
 8012048:	60a3      	str	r3, [r4, #8]
 801204a:	6823      	ldr	r3, [r4, #0]
 801204c:	1c5a      	adds	r2, r3, #1
 801204e:	6022      	str	r2, [r4, #0]
 8012050:	701e      	strb	r6, [r3, #0]
 8012052:	6962      	ldr	r2, [r4, #20]
 8012054:	1c43      	adds	r3, r0, #1
 8012056:	429a      	cmp	r2, r3
 8012058:	d004      	beq.n	8012064 <__swbuf_r+0x6e>
 801205a:	89a3      	ldrh	r3, [r4, #12]
 801205c:	07db      	lsls	r3, r3, #31
 801205e:	d5e1      	bpl.n	8012024 <__swbuf_r+0x2e>
 8012060:	2e0a      	cmp	r6, #10
 8012062:	d1df      	bne.n	8012024 <__swbuf_r+0x2e>
 8012064:	4621      	mov	r1, r4
 8012066:	4628      	mov	r0, r5
 8012068:	f001 fe44 	bl	8013cf4 <_fflush_r>
 801206c:	2800      	cmp	r0, #0
 801206e:	d0d9      	beq.n	8012024 <__swbuf_r+0x2e>
 8012070:	e7d6      	b.n	8012020 <__swbuf_r+0x2a>
	...

08012074 <__swsetup_r>:
 8012074:	b538      	push	{r3, r4, r5, lr}
 8012076:	4b29      	ldr	r3, [pc, #164]	@ (801211c <__swsetup_r+0xa8>)
 8012078:	4605      	mov	r5, r0
 801207a:	6818      	ldr	r0, [r3, #0]
 801207c:	460c      	mov	r4, r1
 801207e:	b118      	cbz	r0, 8012088 <__swsetup_r+0x14>
 8012080:	6a03      	ldr	r3, [r0, #32]
 8012082:	b90b      	cbnz	r3, 8012088 <__swsetup_r+0x14>
 8012084:	f7ff feae 	bl	8011de4 <__sinit>
 8012088:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801208c:	0719      	lsls	r1, r3, #28
 801208e:	d422      	bmi.n	80120d6 <__swsetup_r+0x62>
 8012090:	06da      	lsls	r2, r3, #27
 8012092:	d407      	bmi.n	80120a4 <__swsetup_r+0x30>
 8012094:	2209      	movs	r2, #9
 8012096:	602a      	str	r2, [r5, #0]
 8012098:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801209c:	81a3      	strh	r3, [r4, #12]
 801209e:	f04f 30ff 	mov.w	r0, #4294967295
 80120a2:	e033      	b.n	801210c <__swsetup_r+0x98>
 80120a4:	0758      	lsls	r0, r3, #29
 80120a6:	d512      	bpl.n	80120ce <__swsetup_r+0x5a>
 80120a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80120aa:	b141      	cbz	r1, 80120be <__swsetup_r+0x4a>
 80120ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80120b0:	4299      	cmp	r1, r3
 80120b2:	d002      	beq.n	80120ba <__swsetup_r+0x46>
 80120b4:	4628      	mov	r0, r5
 80120b6:	f000 ff33 	bl	8012f20 <_free_r>
 80120ba:	2300      	movs	r3, #0
 80120bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80120be:	89a3      	ldrh	r3, [r4, #12]
 80120c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80120c4:	81a3      	strh	r3, [r4, #12]
 80120c6:	2300      	movs	r3, #0
 80120c8:	6063      	str	r3, [r4, #4]
 80120ca:	6923      	ldr	r3, [r4, #16]
 80120cc:	6023      	str	r3, [r4, #0]
 80120ce:	89a3      	ldrh	r3, [r4, #12]
 80120d0:	f043 0308 	orr.w	r3, r3, #8
 80120d4:	81a3      	strh	r3, [r4, #12]
 80120d6:	6923      	ldr	r3, [r4, #16]
 80120d8:	b94b      	cbnz	r3, 80120ee <__swsetup_r+0x7a>
 80120da:	89a3      	ldrh	r3, [r4, #12]
 80120dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80120e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80120e4:	d003      	beq.n	80120ee <__swsetup_r+0x7a>
 80120e6:	4621      	mov	r1, r4
 80120e8:	4628      	mov	r0, r5
 80120ea:	f001 fe51 	bl	8013d90 <__smakebuf_r>
 80120ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80120f2:	f013 0201 	ands.w	r2, r3, #1
 80120f6:	d00a      	beq.n	801210e <__swsetup_r+0x9a>
 80120f8:	2200      	movs	r2, #0
 80120fa:	60a2      	str	r2, [r4, #8]
 80120fc:	6962      	ldr	r2, [r4, #20]
 80120fe:	4252      	negs	r2, r2
 8012100:	61a2      	str	r2, [r4, #24]
 8012102:	6922      	ldr	r2, [r4, #16]
 8012104:	b942      	cbnz	r2, 8012118 <__swsetup_r+0xa4>
 8012106:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801210a:	d1c5      	bne.n	8012098 <__swsetup_r+0x24>
 801210c:	bd38      	pop	{r3, r4, r5, pc}
 801210e:	0799      	lsls	r1, r3, #30
 8012110:	bf58      	it	pl
 8012112:	6962      	ldrpl	r2, [r4, #20]
 8012114:	60a2      	str	r2, [r4, #8]
 8012116:	e7f4      	b.n	8012102 <__swsetup_r+0x8e>
 8012118:	2000      	movs	r0, #0
 801211a:	e7f7      	b.n	801210c <__swsetup_r+0x98>
 801211c:	20000230 	.word	0x20000230

08012120 <memset>:
 8012120:	4402      	add	r2, r0
 8012122:	4603      	mov	r3, r0
 8012124:	4293      	cmp	r3, r2
 8012126:	d100      	bne.n	801212a <memset+0xa>
 8012128:	4770      	bx	lr
 801212a:	f803 1b01 	strb.w	r1, [r3], #1
 801212e:	e7f9      	b.n	8012124 <memset+0x4>

08012130 <strrchr>:
 8012130:	b538      	push	{r3, r4, r5, lr}
 8012132:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 8012136:	4603      	mov	r3, r0
 8012138:	d10e      	bne.n	8012158 <strrchr+0x28>
 801213a:	4621      	mov	r1, r4
 801213c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012140:	f001 be7c 	b.w	8013e3c <strchr>
 8012144:	1c43      	adds	r3, r0, #1
 8012146:	4605      	mov	r5, r0
 8012148:	4621      	mov	r1, r4
 801214a:	4618      	mov	r0, r3
 801214c:	f001 fe76 	bl	8013e3c <strchr>
 8012150:	2800      	cmp	r0, #0
 8012152:	d1f7      	bne.n	8012144 <strrchr+0x14>
 8012154:	4628      	mov	r0, r5
 8012156:	bd38      	pop	{r3, r4, r5, pc}
 8012158:	2500      	movs	r5, #0
 801215a:	e7f5      	b.n	8012148 <strrchr+0x18>

0801215c <_localeconv_r>:
 801215c:	4800      	ldr	r0, [pc, #0]	@ (8012160 <_localeconv_r+0x4>)
 801215e:	4770      	bx	lr
 8012160:	20000370 	.word	0x20000370

08012164 <_close_r>:
 8012164:	b538      	push	{r3, r4, r5, lr}
 8012166:	4d06      	ldr	r5, [pc, #24]	@ (8012180 <_close_r+0x1c>)
 8012168:	2300      	movs	r3, #0
 801216a:	4604      	mov	r4, r0
 801216c:	4608      	mov	r0, r1
 801216e:	602b      	str	r3, [r5, #0]
 8012170:	f7f1 faa4 	bl	80036bc <_close>
 8012174:	1c43      	adds	r3, r0, #1
 8012176:	d102      	bne.n	801217e <_close_r+0x1a>
 8012178:	682b      	ldr	r3, [r5, #0]
 801217a:	b103      	cbz	r3, 801217e <_close_r+0x1a>
 801217c:	6023      	str	r3, [r4, #0]
 801217e:	bd38      	pop	{r3, r4, r5, pc}
 8012180:	20002118 	.word	0x20002118

08012184 <_lseek_r>:
 8012184:	b538      	push	{r3, r4, r5, lr}
 8012186:	4d07      	ldr	r5, [pc, #28]	@ (80121a4 <_lseek_r+0x20>)
 8012188:	4604      	mov	r4, r0
 801218a:	4608      	mov	r0, r1
 801218c:	4611      	mov	r1, r2
 801218e:	2200      	movs	r2, #0
 8012190:	602a      	str	r2, [r5, #0]
 8012192:	461a      	mov	r2, r3
 8012194:	f7f1 fab9 	bl	800370a <_lseek>
 8012198:	1c43      	adds	r3, r0, #1
 801219a:	d102      	bne.n	80121a2 <_lseek_r+0x1e>
 801219c:	682b      	ldr	r3, [r5, #0]
 801219e:	b103      	cbz	r3, 80121a2 <_lseek_r+0x1e>
 80121a0:	6023      	str	r3, [r4, #0]
 80121a2:	bd38      	pop	{r3, r4, r5, pc}
 80121a4:	20002118 	.word	0x20002118

080121a8 <_read_r>:
 80121a8:	b538      	push	{r3, r4, r5, lr}
 80121aa:	4d07      	ldr	r5, [pc, #28]	@ (80121c8 <_read_r+0x20>)
 80121ac:	4604      	mov	r4, r0
 80121ae:	4608      	mov	r0, r1
 80121b0:	4611      	mov	r1, r2
 80121b2:	2200      	movs	r2, #0
 80121b4:	602a      	str	r2, [r5, #0]
 80121b6:	461a      	mov	r2, r3
 80121b8:	f7f1 fa63 	bl	8003682 <_read>
 80121bc:	1c43      	adds	r3, r0, #1
 80121be:	d102      	bne.n	80121c6 <_read_r+0x1e>
 80121c0:	682b      	ldr	r3, [r5, #0]
 80121c2:	b103      	cbz	r3, 80121c6 <_read_r+0x1e>
 80121c4:	6023      	str	r3, [r4, #0]
 80121c6:	bd38      	pop	{r3, r4, r5, pc}
 80121c8:	20002118 	.word	0x20002118

080121cc <_sbrk_r>:
 80121cc:	b538      	push	{r3, r4, r5, lr}
 80121ce:	4d06      	ldr	r5, [pc, #24]	@ (80121e8 <_sbrk_r+0x1c>)
 80121d0:	2300      	movs	r3, #0
 80121d2:	4604      	mov	r4, r0
 80121d4:	4608      	mov	r0, r1
 80121d6:	602b      	str	r3, [r5, #0]
 80121d8:	f7f1 faa4 	bl	8003724 <_sbrk>
 80121dc:	1c43      	adds	r3, r0, #1
 80121de:	d102      	bne.n	80121e6 <_sbrk_r+0x1a>
 80121e0:	682b      	ldr	r3, [r5, #0]
 80121e2:	b103      	cbz	r3, 80121e6 <_sbrk_r+0x1a>
 80121e4:	6023      	str	r3, [r4, #0]
 80121e6:	bd38      	pop	{r3, r4, r5, pc}
 80121e8:	20002118 	.word	0x20002118

080121ec <_write_r>:
 80121ec:	b538      	push	{r3, r4, r5, lr}
 80121ee:	4d07      	ldr	r5, [pc, #28]	@ (801220c <_write_r+0x20>)
 80121f0:	4604      	mov	r4, r0
 80121f2:	4608      	mov	r0, r1
 80121f4:	4611      	mov	r1, r2
 80121f6:	2200      	movs	r2, #0
 80121f8:	602a      	str	r2, [r5, #0]
 80121fa:	461a      	mov	r2, r3
 80121fc:	f7fd f818 	bl	800f230 <_write>
 8012200:	1c43      	adds	r3, r0, #1
 8012202:	d102      	bne.n	801220a <_write_r+0x1e>
 8012204:	682b      	ldr	r3, [r5, #0]
 8012206:	b103      	cbz	r3, 801220a <_write_r+0x1e>
 8012208:	6023      	str	r3, [r4, #0]
 801220a:	bd38      	pop	{r3, r4, r5, pc}
 801220c:	20002118 	.word	0x20002118

08012210 <__errno>:
 8012210:	4b01      	ldr	r3, [pc, #4]	@ (8012218 <__errno+0x8>)
 8012212:	6818      	ldr	r0, [r3, #0]
 8012214:	4770      	bx	lr
 8012216:	bf00      	nop
 8012218:	20000230 	.word	0x20000230

0801221c <__libc_init_array>:
 801221c:	b570      	push	{r4, r5, r6, lr}
 801221e:	4d0d      	ldr	r5, [pc, #52]	@ (8012254 <__libc_init_array+0x38>)
 8012220:	4c0d      	ldr	r4, [pc, #52]	@ (8012258 <__libc_init_array+0x3c>)
 8012222:	1b64      	subs	r4, r4, r5
 8012224:	10a4      	asrs	r4, r4, #2
 8012226:	2600      	movs	r6, #0
 8012228:	42a6      	cmp	r6, r4
 801222a:	d109      	bne.n	8012240 <__libc_init_array+0x24>
 801222c:	4d0b      	ldr	r5, [pc, #44]	@ (801225c <__libc_init_array+0x40>)
 801222e:	4c0c      	ldr	r4, [pc, #48]	@ (8012260 <__libc_init_array+0x44>)
 8012230:	f001 ff1a 	bl	8014068 <_init>
 8012234:	1b64      	subs	r4, r4, r5
 8012236:	10a4      	asrs	r4, r4, #2
 8012238:	2600      	movs	r6, #0
 801223a:	42a6      	cmp	r6, r4
 801223c:	d105      	bne.n	801224a <__libc_init_array+0x2e>
 801223e:	bd70      	pop	{r4, r5, r6, pc}
 8012240:	f855 3b04 	ldr.w	r3, [r5], #4
 8012244:	4798      	blx	r3
 8012246:	3601      	adds	r6, #1
 8012248:	e7ee      	b.n	8012228 <__libc_init_array+0xc>
 801224a:	f855 3b04 	ldr.w	r3, [r5], #4
 801224e:	4798      	blx	r3
 8012250:	3601      	adds	r6, #1
 8012252:	e7f2      	b.n	801223a <__libc_init_array+0x1e>
 8012254:	0801b228 	.word	0x0801b228
 8012258:	0801b228 	.word	0x0801b228
 801225c:	0801b228 	.word	0x0801b228
 8012260:	0801b22c 	.word	0x0801b22c

08012264 <__retarget_lock_init_recursive>:
 8012264:	4770      	bx	lr

08012266 <__retarget_lock_acquire_recursive>:
 8012266:	4770      	bx	lr

08012268 <__retarget_lock_release_recursive>:
 8012268:	4770      	bx	lr

0801226a <memcpy>:
 801226a:	440a      	add	r2, r1
 801226c:	4291      	cmp	r1, r2
 801226e:	f100 33ff 	add.w	r3, r0, #4294967295
 8012272:	d100      	bne.n	8012276 <memcpy+0xc>
 8012274:	4770      	bx	lr
 8012276:	b510      	push	{r4, lr}
 8012278:	f811 4b01 	ldrb.w	r4, [r1], #1
 801227c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012280:	4291      	cmp	r1, r2
 8012282:	d1f9      	bne.n	8012278 <memcpy+0xe>
 8012284:	bd10      	pop	{r4, pc}

08012286 <quorem>:
 8012286:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801228a:	6903      	ldr	r3, [r0, #16]
 801228c:	690c      	ldr	r4, [r1, #16]
 801228e:	42a3      	cmp	r3, r4
 8012290:	4607      	mov	r7, r0
 8012292:	db7e      	blt.n	8012392 <quorem+0x10c>
 8012294:	3c01      	subs	r4, #1
 8012296:	f101 0814 	add.w	r8, r1, #20
 801229a:	00a3      	lsls	r3, r4, #2
 801229c:	f100 0514 	add.w	r5, r0, #20
 80122a0:	9300      	str	r3, [sp, #0]
 80122a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80122a6:	9301      	str	r3, [sp, #4]
 80122a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80122ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80122b0:	3301      	adds	r3, #1
 80122b2:	429a      	cmp	r2, r3
 80122b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80122b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80122bc:	d32e      	bcc.n	801231c <quorem+0x96>
 80122be:	f04f 0a00 	mov.w	sl, #0
 80122c2:	46c4      	mov	ip, r8
 80122c4:	46ae      	mov	lr, r5
 80122c6:	46d3      	mov	fp, sl
 80122c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80122cc:	b298      	uxth	r0, r3
 80122ce:	fb06 a000 	mla	r0, r6, r0, sl
 80122d2:	0c02      	lsrs	r2, r0, #16
 80122d4:	0c1b      	lsrs	r3, r3, #16
 80122d6:	fb06 2303 	mla	r3, r6, r3, r2
 80122da:	f8de 2000 	ldr.w	r2, [lr]
 80122de:	b280      	uxth	r0, r0
 80122e0:	b292      	uxth	r2, r2
 80122e2:	1a12      	subs	r2, r2, r0
 80122e4:	445a      	add	r2, fp
 80122e6:	f8de 0000 	ldr.w	r0, [lr]
 80122ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80122ee:	b29b      	uxth	r3, r3
 80122f0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80122f4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80122f8:	b292      	uxth	r2, r2
 80122fa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80122fe:	45e1      	cmp	r9, ip
 8012300:	f84e 2b04 	str.w	r2, [lr], #4
 8012304:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012308:	d2de      	bcs.n	80122c8 <quorem+0x42>
 801230a:	9b00      	ldr	r3, [sp, #0]
 801230c:	58eb      	ldr	r3, [r5, r3]
 801230e:	b92b      	cbnz	r3, 801231c <quorem+0x96>
 8012310:	9b01      	ldr	r3, [sp, #4]
 8012312:	3b04      	subs	r3, #4
 8012314:	429d      	cmp	r5, r3
 8012316:	461a      	mov	r2, r3
 8012318:	d32f      	bcc.n	801237a <quorem+0xf4>
 801231a:	613c      	str	r4, [r7, #16]
 801231c:	4638      	mov	r0, r7
 801231e:	f001 f8c3 	bl	80134a8 <__mcmp>
 8012322:	2800      	cmp	r0, #0
 8012324:	db25      	blt.n	8012372 <quorem+0xec>
 8012326:	4629      	mov	r1, r5
 8012328:	2000      	movs	r0, #0
 801232a:	f858 2b04 	ldr.w	r2, [r8], #4
 801232e:	f8d1 c000 	ldr.w	ip, [r1]
 8012332:	fa1f fe82 	uxth.w	lr, r2
 8012336:	fa1f f38c 	uxth.w	r3, ip
 801233a:	eba3 030e 	sub.w	r3, r3, lr
 801233e:	4403      	add	r3, r0
 8012340:	0c12      	lsrs	r2, r2, #16
 8012342:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012346:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801234a:	b29b      	uxth	r3, r3
 801234c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012350:	45c1      	cmp	r9, r8
 8012352:	f841 3b04 	str.w	r3, [r1], #4
 8012356:	ea4f 4022 	mov.w	r0, r2, asr #16
 801235a:	d2e6      	bcs.n	801232a <quorem+0xa4>
 801235c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012360:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012364:	b922      	cbnz	r2, 8012370 <quorem+0xea>
 8012366:	3b04      	subs	r3, #4
 8012368:	429d      	cmp	r5, r3
 801236a:	461a      	mov	r2, r3
 801236c:	d30b      	bcc.n	8012386 <quorem+0x100>
 801236e:	613c      	str	r4, [r7, #16]
 8012370:	3601      	adds	r6, #1
 8012372:	4630      	mov	r0, r6
 8012374:	b003      	add	sp, #12
 8012376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801237a:	6812      	ldr	r2, [r2, #0]
 801237c:	3b04      	subs	r3, #4
 801237e:	2a00      	cmp	r2, #0
 8012380:	d1cb      	bne.n	801231a <quorem+0x94>
 8012382:	3c01      	subs	r4, #1
 8012384:	e7c6      	b.n	8012314 <quorem+0x8e>
 8012386:	6812      	ldr	r2, [r2, #0]
 8012388:	3b04      	subs	r3, #4
 801238a:	2a00      	cmp	r2, #0
 801238c:	d1ef      	bne.n	801236e <quorem+0xe8>
 801238e:	3c01      	subs	r4, #1
 8012390:	e7ea      	b.n	8012368 <quorem+0xe2>
 8012392:	2000      	movs	r0, #0
 8012394:	e7ee      	b.n	8012374 <quorem+0xee>
	...

08012398 <_dtoa_r>:
 8012398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801239c:	69c7      	ldr	r7, [r0, #28]
 801239e:	b099      	sub	sp, #100	@ 0x64
 80123a0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80123a4:	ec55 4b10 	vmov	r4, r5, d0
 80123a8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80123aa:	9109      	str	r1, [sp, #36]	@ 0x24
 80123ac:	4683      	mov	fp, r0
 80123ae:	920e      	str	r2, [sp, #56]	@ 0x38
 80123b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80123b2:	b97f      	cbnz	r7, 80123d4 <_dtoa_r+0x3c>
 80123b4:	2010      	movs	r0, #16
 80123b6:	f7fe ff73 	bl	80112a0 <malloc>
 80123ba:	4602      	mov	r2, r0
 80123bc:	f8cb 001c 	str.w	r0, [fp, #28]
 80123c0:	b920      	cbnz	r0, 80123cc <_dtoa_r+0x34>
 80123c2:	4ba7      	ldr	r3, [pc, #668]	@ (8012660 <_dtoa_r+0x2c8>)
 80123c4:	21ef      	movs	r1, #239	@ 0xef
 80123c6:	48a7      	ldr	r0, [pc, #668]	@ (8012664 <_dtoa_r+0x2cc>)
 80123c8:	f001 fd68 	bl	8013e9c <__assert_func>
 80123cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80123d0:	6007      	str	r7, [r0, #0]
 80123d2:	60c7      	str	r7, [r0, #12]
 80123d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80123d8:	6819      	ldr	r1, [r3, #0]
 80123da:	b159      	cbz	r1, 80123f4 <_dtoa_r+0x5c>
 80123dc:	685a      	ldr	r2, [r3, #4]
 80123de:	604a      	str	r2, [r1, #4]
 80123e0:	2301      	movs	r3, #1
 80123e2:	4093      	lsls	r3, r2
 80123e4:	608b      	str	r3, [r1, #8]
 80123e6:	4658      	mov	r0, fp
 80123e8:	f000 fe24 	bl	8013034 <_Bfree>
 80123ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80123f0:	2200      	movs	r2, #0
 80123f2:	601a      	str	r2, [r3, #0]
 80123f4:	1e2b      	subs	r3, r5, #0
 80123f6:	bfb9      	ittee	lt
 80123f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80123fc:	9303      	strlt	r3, [sp, #12]
 80123fe:	2300      	movge	r3, #0
 8012400:	6033      	strge	r3, [r6, #0]
 8012402:	9f03      	ldr	r7, [sp, #12]
 8012404:	4b98      	ldr	r3, [pc, #608]	@ (8012668 <_dtoa_r+0x2d0>)
 8012406:	bfbc      	itt	lt
 8012408:	2201      	movlt	r2, #1
 801240a:	6032      	strlt	r2, [r6, #0]
 801240c:	43bb      	bics	r3, r7
 801240e:	d112      	bne.n	8012436 <_dtoa_r+0x9e>
 8012410:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012412:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012416:	6013      	str	r3, [r2, #0]
 8012418:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801241c:	4323      	orrs	r3, r4
 801241e:	f000 854d 	beq.w	8012ebc <_dtoa_r+0xb24>
 8012422:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012424:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801267c <_dtoa_r+0x2e4>
 8012428:	2b00      	cmp	r3, #0
 801242a:	f000 854f 	beq.w	8012ecc <_dtoa_r+0xb34>
 801242e:	f10a 0303 	add.w	r3, sl, #3
 8012432:	f000 bd49 	b.w	8012ec8 <_dtoa_r+0xb30>
 8012436:	ed9d 7b02 	vldr	d7, [sp, #8]
 801243a:	2200      	movs	r2, #0
 801243c:	ec51 0b17 	vmov	r0, r1, d7
 8012440:	2300      	movs	r3, #0
 8012442:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8012446:	f7ee fb17 	bl	8000a78 <__aeabi_dcmpeq>
 801244a:	4680      	mov	r8, r0
 801244c:	b158      	cbz	r0, 8012466 <_dtoa_r+0xce>
 801244e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012450:	2301      	movs	r3, #1
 8012452:	6013      	str	r3, [r2, #0]
 8012454:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012456:	b113      	cbz	r3, 801245e <_dtoa_r+0xc6>
 8012458:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801245a:	4b84      	ldr	r3, [pc, #528]	@ (801266c <_dtoa_r+0x2d4>)
 801245c:	6013      	str	r3, [r2, #0]
 801245e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8012680 <_dtoa_r+0x2e8>
 8012462:	f000 bd33 	b.w	8012ecc <_dtoa_r+0xb34>
 8012466:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801246a:	aa16      	add	r2, sp, #88	@ 0x58
 801246c:	a917      	add	r1, sp, #92	@ 0x5c
 801246e:	4658      	mov	r0, fp
 8012470:	f001 f8ca 	bl	8013608 <__d2b>
 8012474:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012478:	4681      	mov	r9, r0
 801247a:	2e00      	cmp	r6, #0
 801247c:	d077      	beq.n	801256e <_dtoa_r+0x1d6>
 801247e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012480:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8012484:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012488:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801248c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012490:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012494:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012498:	4619      	mov	r1, r3
 801249a:	2200      	movs	r2, #0
 801249c:	4b74      	ldr	r3, [pc, #464]	@ (8012670 <_dtoa_r+0x2d8>)
 801249e:	f7ed fecb 	bl	8000238 <__aeabi_dsub>
 80124a2:	a369      	add	r3, pc, #420	@ (adr r3, 8012648 <_dtoa_r+0x2b0>)
 80124a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124a8:	f7ee f87e 	bl	80005a8 <__aeabi_dmul>
 80124ac:	a368      	add	r3, pc, #416	@ (adr r3, 8012650 <_dtoa_r+0x2b8>)
 80124ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124b2:	f7ed fec3 	bl	800023c <__adddf3>
 80124b6:	4604      	mov	r4, r0
 80124b8:	4630      	mov	r0, r6
 80124ba:	460d      	mov	r5, r1
 80124bc:	f7ee f80a 	bl	80004d4 <__aeabi_i2d>
 80124c0:	a365      	add	r3, pc, #404	@ (adr r3, 8012658 <_dtoa_r+0x2c0>)
 80124c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124c6:	f7ee f86f 	bl	80005a8 <__aeabi_dmul>
 80124ca:	4602      	mov	r2, r0
 80124cc:	460b      	mov	r3, r1
 80124ce:	4620      	mov	r0, r4
 80124d0:	4629      	mov	r1, r5
 80124d2:	f7ed feb3 	bl	800023c <__adddf3>
 80124d6:	4604      	mov	r4, r0
 80124d8:	460d      	mov	r5, r1
 80124da:	f7ee fb15 	bl	8000b08 <__aeabi_d2iz>
 80124de:	2200      	movs	r2, #0
 80124e0:	4607      	mov	r7, r0
 80124e2:	2300      	movs	r3, #0
 80124e4:	4620      	mov	r0, r4
 80124e6:	4629      	mov	r1, r5
 80124e8:	f7ee fad0 	bl	8000a8c <__aeabi_dcmplt>
 80124ec:	b140      	cbz	r0, 8012500 <_dtoa_r+0x168>
 80124ee:	4638      	mov	r0, r7
 80124f0:	f7ed fff0 	bl	80004d4 <__aeabi_i2d>
 80124f4:	4622      	mov	r2, r4
 80124f6:	462b      	mov	r3, r5
 80124f8:	f7ee fabe 	bl	8000a78 <__aeabi_dcmpeq>
 80124fc:	b900      	cbnz	r0, 8012500 <_dtoa_r+0x168>
 80124fe:	3f01      	subs	r7, #1
 8012500:	2f16      	cmp	r7, #22
 8012502:	d851      	bhi.n	80125a8 <_dtoa_r+0x210>
 8012504:	4b5b      	ldr	r3, [pc, #364]	@ (8012674 <_dtoa_r+0x2dc>)
 8012506:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801250a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801250e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012512:	f7ee fabb 	bl	8000a8c <__aeabi_dcmplt>
 8012516:	2800      	cmp	r0, #0
 8012518:	d048      	beq.n	80125ac <_dtoa_r+0x214>
 801251a:	3f01      	subs	r7, #1
 801251c:	2300      	movs	r3, #0
 801251e:	9312      	str	r3, [sp, #72]	@ 0x48
 8012520:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012522:	1b9b      	subs	r3, r3, r6
 8012524:	1e5a      	subs	r2, r3, #1
 8012526:	bf44      	itt	mi
 8012528:	f1c3 0801 	rsbmi	r8, r3, #1
 801252c:	2300      	movmi	r3, #0
 801252e:	9208      	str	r2, [sp, #32]
 8012530:	bf54      	ite	pl
 8012532:	f04f 0800 	movpl.w	r8, #0
 8012536:	9308      	strmi	r3, [sp, #32]
 8012538:	2f00      	cmp	r7, #0
 801253a:	db39      	blt.n	80125b0 <_dtoa_r+0x218>
 801253c:	9b08      	ldr	r3, [sp, #32]
 801253e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8012540:	443b      	add	r3, r7
 8012542:	9308      	str	r3, [sp, #32]
 8012544:	2300      	movs	r3, #0
 8012546:	930a      	str	r3, [sp, #40]	@ 0x28
 8012548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801254a:	2b09      	cmp	r3, #9
 801254c:	d864      	bhi.n	8012618 <_dtoa_r+0x280>
 801254e:	2b05      	cmp	r3, #5
 8012550:	bfc4      	itt	gt
 8012552:	3b04      	subgt	r3, #4
 8012554:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8012556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012558:	f1a3 0302 	sub.w	r3, r3, #2
 801255c:	bfcc      	ite	gt
 801255e:	2400      	movgt	r4, #0
 8012560:	2401      	movle	r4, #1
 8012562:	2b03      	cmp	r3, #3
 8012564:	d863      	bhi.n	801262e <_dtoa_r+0x296>
 8012566:	e8df f003 	tbb	[pc, r3]
 801256a:	372a      	.short	0x372a
 801256c:	5535      	.short	0x5535
 801256e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8012572:	441e      	add	r6, r3
 8012574:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012578:	2b20      	cmp	r3, #32
 801257a:	bfc1      	itttt	gt
 801257c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012580:	409f      	lslgt	r7, r3
 8012582:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012586:	fa24 f303 	lsrgt.w	r3, r4, r3
 801258a:	bfd6      	itet	le
 801258c:	f1c3 0320 	rsble	r3, r3, #32
 8012590:	ea47 0003 	orrgt.w	r0, r7, r3
 8012594:	fa04 f003 	lslle.w	r0, r4, r3
 8012598:	f7ed ff8c 	bl	80004b4 <__aeabi_ui2d>
 801259c:	2201      	movs	r2, #1
 801259e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80125a2:	3e01      	subs	r6, #1
 80125a4:	9214      	str	r2, [sp, #80]	@ 0x50
 80125a6:	e777      	b.n	8012498 <_dtoa_r+0x100>
 80125a8:	2301      	movs	r3, #1
 80125aa:	e7b8      	b.n	801251e <_dtoa_r+0x186>
 80125ac:	9012      	str	r0, [sp, #72]	@ 0x48
 80125ae:	e7b7      	b.n	8012520 <_dtoa_r+0x188>
 80125b0:	427b      	negs	r3, r7
 80125b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80125b4:	2300      	movs	r3, #0
 80125b6:	eba8 0807 	sub.w	r8, r8, r7
 80125ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 80125bc:	e7c4      	b.n	8012548 <_dtoa_r+0x1b0>
 80125be:	2300      	movs	r3, #0
 80125c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80125c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	dc35      	bgt.n	8012634 <_dtoa_r+0x29c>
 80125c8:	2301      	movs	r3, #1
 80125ca:	9300      	str	r3, [sp, #0]
 80125cc:	9307      	str	r3, [sp, #28]
 80125ce:	461a      	mov	r2, r3
 80125d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80125d2:	e00b      	b.n	80125ec <_dtoa_r+0x254>
 80125d4:	2301      	movs	r3, #1
 80125d6:	e7f3      	b.n	80125c0 <_dtoa_r+0x228>
 80125d8:	2300      	movs	r3, #0
 80125da:	930b      	str	r3, [sp, #44]	@ 0x2c
 80125dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80125de:	18fb      	adds	r3, r7, r3
 80125e0:	9300      	str	r3, [sp, #0]
 80125e2:	3301      	adds	r3, #1
 80125e4:	2b01      	cmp	r3, #1
 80125e6:	9307      	str	r3, [sp, #28]
 80125e8:	bfb8      	it	lt
 80125ea:	2301      	movlt	r3, #1
 80125ec:	f8db 001c 	ldr.w	r0, [fp, #28]
 80125f0:	2100      	movs	r1, #0
 80125f2:	2204      	movs	r2, #4
 80125f4:	f102 0514 	add.w	r5, r2, #20
 80125f8:	429d      	cmp	r5, r3
 80125fa:	d91f      	bls.n	801263c <_dtoa_r+0x2a4>
 80125fc:	6041      	str	r1, [r0, #4]
 80125fe:	4658      	mov	r0, fp
 8012600:	f000 fcd8 	bl	8012fb4 <_Balloc>
 8012604:	4682      	mov	sl, r0
 8012606:	2800      	cmp	r0, #0
 8012608:	d13c      	bne.n	8012684 <_dtoa_r+0x2ec>
 801260a:	4b1b      	ldr	r3, [pc, #108]	@ (8012678 <_dtoa_r+0x2e0>)
 801260c:	4602      	mov	r2, r0
 801260e:	f240 11af 	movw	r1, #431	@ 0x1af
 8012612:	e6d8      	b.n	80123c6 <_dtoa_r+0x2e>
 8012614:	2301      	movs	r3, #1
 8012616:	e7e0      	b.n	80125da <_dtoa_r+0x242>
 8012618:	2401      	movs	r4, #1
 801261a:	2300      	movs	r3, #0
 801261c:	9309      	str	r3, [sp, #36]	@ 0x24
 801261e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012620:	f04f 33ff 	mov.w	r3, #4294967295
 8012624:	9300      	str	r3, [sp, #0]
 8012626:	9307      	str	r3, [sp, #28]
 8012628:	2200      	movs	r2, #0
 801262a:	2312      	movs	r3, #18
 801262c:	e7d0      	b.n	80125d0 <_dtoa_r+0x238>
 801262e:	2301      	movs	r3, #1
 8012630:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012632:	e7f5      	b.n	8012620 <_dtoa_r+0x288>
 8012634:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012636:	9300      	str	r3, [sp, #0]
 8012638:	9307      	str	r3, [sp, #28]
 801263a:	e7d7      	b.n	80125ec <_dtoa_r+0x254>
 801263c:	3101      	adds	r1, #1
 801263e:	0052      	lsls	r2, r2, #1
 8012640:	e7d8      	b.n	80125f4 <_dtoa_r+0x25c>
 8012642:	bf00      	nop
 8012644:	f3af 8000 	nop.w
 8012648:	636f4361 	.word	0x636f4361
 801264c:	3fd287a7 	.word	0x3fd287a7
 8012650:	8b60c8b3 	.word	0x8b60c8b3
 8012654:	3fc68a28 	.word	0x3fc68a28
 8012658:	509f79fb 	.word	0x509f79fb
 801265c:	3fd34413 	.word	0x3fd34413
 8012660:	0801aeed 	.word	0x0801aeed
 8012664:	0801af04 	.word	0x0801af04
 8012668:	7ff00000 	.word	0x7ff00000
 801266c:	0801aebd 	.word	0x0801aebd
 8012670:	3ff80000 	.word	0x3ff80000
 8012674:	0801b000 	.word	0x0801b000
 8012678:	0801af5c 	.word	0x0801af5c
 801267c:	0801aee9 	.word	0x0801aee9
 8012680:	0801aebc 	.word	0x0801aebc
 8012684:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012688:	6018      	str	r0, [r3, #0]
 801268a:	9b07      	ldr	r3, [sp, #28]
 801268c:	2b0e      	cmp	r3, #14
 801268e:	f200 80a4 	bhi.w	80127da <_dtoa_r+0x442>
 8012692:	2c00      	cmp	r4, #0
 8012694:	f000 80a1 	beq.w	80127da <_dtoa_r+0x442>
 8012698:	2f00      	cmp	r7, #0
 801269a:	dd33      	ble.n	8012704 <_dtoa_r+0x36c>
 801269c:	4bad      	ldr	r3, [pc, #692]	@ (8012954 <_dtoa_r+0x5bc>)
 801269e:	f007 020f 	and.w	r2, r7, #15
 80126a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80126a6:	ed93 7b00 	vldr	d7, [r3]
 80126aa:	05f8      	lsls	r0, r7, #23
 80126ac:	ed8d 7b04 	vstr	d7, [sp, #16]
 80126b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80126b4:	d516      	bpl.n	80126e4 <_dtoa_r+0x34c>
 80126b6:	4ba8      	ldr	r3, [pc, #672]	@ (8012958 <_dtoa_r+0x5c0>)
 80126b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80126bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80126c0:	f7ee f89c 	bl	80007fc <__aeabi_ddiv>
 80126c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80126c8:	f004 040f 	and.w	r4, r4, #15
 80126cc:	2603      	movs	r6, #3
 80126ce:	4da2      	ldr	r5, [pc, #648]	@ (8012958 <_dtoa_r+0x5c0>)
 80126d0:	b954      	cbnz	r4, 80126e8 <_dtoa_r+0x350>
 80126d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80126d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126da:	f7ee f88f 	bl	80007fc <__aeabi_ddiv>
 80126de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80126e2:	e028      	b.n	8012736 <_dtoa_r+0x39e>
 80126e4:	2602      	movs	r6, #2
 80126e6:	e7f2      	b.n	80126ce <_dtoa_r+0x336>
 80126e8:	07e1      	lsls	r1, r4, #31
 80126ea:	d508      	bpl.n	80126fe <_dtoa_r+0x366>
 80126ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80126f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80126f4:	f7ed ff58 	bl	80005a8 <__aeabi_dmul>
 80126f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80126fc:	3601      	adds	r6, #1
 80126fe:	1064      	asrs	r4, r4, #1
 8012700:	3508      	adds	r5, #8
 8012702:	e7e5      	b.n	80126d0 <_dtoa_r+0x338>
 8012704:	f000 80d2 	beq.w	80128ac <_dtoa_r+0x514>
 8012708:	427c      	negs	r4, r7
 801270a:	4b92      	ldr	r3, [pc, #584]	@ (8012954 <_dtoa_r+0x5bc>)
 801270c:	4d92      	ldr	r5, [pc, #584]	@ (8012958 <_dtoa_r+0x5c0>)
 801270e:	f004 020f 	and.w	r2, r4, #15
 8012712:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012716:	e9d3 2300 	ldrd	r2, r3, [r3]
 801271a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801271e:	f7ed ff43 	bl	80005a8 <__aeabi_dmul>
 8012722:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012726:	1124      	asrs	r4, r4, #4
 8012728:	2300      	movs	r3, #0
 801272a:	2602      	movs	r6, #2
 801272c:	2c00      	cmp	r4, #0
 801272e:	f040 80b2 	bne.w	8012896 <_dtoa_r+0x4fe>
 8012732:	2b00      	cmp	r3, #0
 8012734:	d1d3      	bne.n	80126de <_dtoa_r+0x346>
 8012736:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012738:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801273c:	2b00      	cmp	r3, #0
 801273e:	f000 80b7 	beq.w	80128b0 <_dtoa_r+0x518>
 8012742:	4b86      	ldr	r3, [pc, #536]	@ (801295c <_dtoa_r+0x5c4>)
 8012744:	2200      	movs	r2, #0
 8012746:	4620      	mov	r0, r4
 8012748:	4629      	mov	r1, r5
 801274a:	f7ee f99f 	bl	8000a8c <__aeabi_dcmplt>
 801274e:	2800      	cmp	r0, #0
 8012750:	f000 80ae 	beq.w	80128b0 <_dtoa_r+0x518>
 8012754:	9b07      	ldr	r3, [sp, #28]
 8012756:	2b00      	cmp	r3, #0
 8012758:	f000 80aa 	beq.w	80128b0 <_dtoa_r+0x518>
 801275c:	9b00      	ldr	r3, [sp, #0]
 801275e:	2b00      	cmp	r3, #0
 8012760:	dd37      	ble.n	80127d2 <_dtoa_r+0x43a>
 8012762:	1e7b      	subs	r3, r7, #1
 8012764:	9304      	str	r3, [sp, #16]
 8012766:	4620      	mov	r0, r4
 8012768:	4b7d      	ldr	r3, [pc, #500]	@ (8012960 <_dtoa_r+0x5c8>)
 801276a:	2200      	movs	r2, #0
 801276c:	4629      	mov	r1, r5
 801276e:	f7ed ff1b 	bl	80005a8 <__aeabi_dmul>
 8012772:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012776:	9c00      	ldr	r4, [sp, #0]
 8012778:	3601      	adds	r6, #1
 801277a:	4630      	mov	r0, r6
 801277c:	f7ed feaa 	bl	80004d4 <__aeabi_i2d>
 8012780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012784:	f7ed ff10 	bl	80005a8 <__aeabi_dmul>
 8012788:	4b76      	ldr	r3, [pc, #472]	@ (8012964 <_dtoa_r+0x5cc>)
 801278a:	2200      	movs	r2, #0
 801278c:	f7ed fd56 	bl	800023c <__adddf3>
 8012790:	4605      	mov	r5, r0
 8012792:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012796:	2c00      	cmp	r4, #0
 8012798:	f040 808d 	bne.w	80128b6 <_dtoa_r+0x51e>
 801279c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80127a0:	4b71      	ldr	r3, [pc, #452]	@ (8012968 <_dtoa_r+0x5d0>)
 80127a2:	2200      	movs	r2, #0
 80127a4:	f7ed fd48 	bl	8000238 <__aeabi_dsub>
 80127a8:	4602      	mov	r2, r0
 80127aa:	460b      	mov	r3, r1
 80127ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80127b0:	462a      	mov	r2, r5
 80127b2:	4633      	mov	r3, r6
 80127b4:	f7ee f988 	bl	8000ac8 <__aeabi_dcmpgt>
 80127b8:	2800      	cmp	r0, #0
 80127ba:	f040 828b 	bne.w	8012cd4 <_dtoa_r+0x93c>
 80127be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80127c2:	462a      	mov	r2, r5
 80127c4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80127c8:	f7ee f960 	bl	8000a8c <__aeabi_dcmplt>
 80127cc:	2800      	cmp	r0, #0
 80127ce:	f040 8128 	bne.w	8012a22 <_dtoa_r+0x68a>
 80127d2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80127d6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80127da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80127dc:	2b00      	cmp	r3, #0
 80127de:	f2c0 815a 	blt.w	8012a96 <_dtoa_r+0x6fe>
 80127e2:	2f0e      	cmp	r7, #14
 80127e4:	f300 8157 	bgt.w	8012a96 <_dtoa_r+0x6fe>
 80127e8:	4b5a      	ldr	r3, [pc, #360]	@ (8012954 <_dtoa_r+0x5bc>)
 80127ea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80127ee:	ed93 7b00 	vldr	d7, [r3]
 80127f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	ed8d 7b00 	vstr	d7, [sp]
 80127fa:	da03      	bge.n	8012804 <_dtoa_r+0x46c>
 80127fc:	9b07      	ldr	r3, [sp, #28]
 80127fe:	2b00      	cmp	r3, #0
 8012800:	f340 8101 	ble.w	8012a06 <_dtoa_r+0x66e>
 8012804:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012808:	4656      	mov	r6, sl
 801280a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801280e:	4620      	mov	r0, r4
 8012810:	4629      	mov	r1, r5
 8012812:	f7ed fff3 	bl	80007fc <__aeabi_ddiv>
 8012816:	f7ee f977 	bl	8000b08 <__aeabi_d2iz>
 801281a:	4680      	mov	r8, r0
 801281c:	f7ed fe5a 	bl	80004d4 <__aeabi_i2d>
 8012820:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012824:	f7ed fec0 	bl	80005a8 <__aeabi_dmul>
 8012828:	4602      	mov	r2, r0
 801282a:	460b      	mov	r3, r1
 801282c:	4620      	mov	r0, r4
 801282e:	4629      	mov	r1, r5
 8012830:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012834:	f7ed fd00 	bl	8000238 <__aeabi_dsub>
 8012838:	f806 4b01 	strb.w	r4, [r6], #1
 801283c:	9d07      	ldr	r5, [sp, #28]
 801283e:	eba6 040a 	sub.w	r4, r6, sl
 8012842:	42a5      	cmp	r5, r4
 8012844:	4602      	mov	r2, r0
 8012846:	460b      	mov	r3, r1
 8012848:	f040 8117 	bne.w	8012a7a <_dtoa_r+0x6e2>
 801284c:	f7ed fcf6 	bl	800023c <__adddf3>
 8012850:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012854:	4604      	mov	r4, r0
 8012856:	460d      	mov	r5, r1
 8012858:	f7ee f936 	bl	8000ac8 <__aeabi_dcmpgt>
 801285c:	2800      	cmp	r0, #0
 801285e:	f040 80f9 	bne.w	8012a54 <_dtoa_r+0x6bc>
 8012862:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012866:	4620      	mov	r0, r4
 8012868:	4629      	mov	r1, r5
 801286a:	f7ee f905 	bl	8000a78 <__aeabi_dcmpeq>
 801286e:	b118      	cbz	r0, 8012878 <_dtoa_r+0x4e0>
 8012870:	f018 0f01 	tst.w	r8, #1
 8012874:	f040 80ee 	bne.w	8012a54 <_dtoa_r+0x6bc>
 8012878:	4649      	mov	r1, r9
 801287a:	4658      	mov	r0, fp
 801287c:	f000 fbda 	bl	8013034 <_Bfree>
 8012880:	2300      	movs	r3, #0
 8012882:	7033      	strb	r3, [r6, #0]
 8012884:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012886:	3701      	adds	r7, #1
 8012888:	601f      	str	r7, [r3, #0]
 801288a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801288c:	2b00      	cmp	r3, #0
 801288e:	f000 831d 	beq.w	8012ecc <_dtoa_r+0xb34>
 8012892:	601e      	str	r6, [r3, #0]
 8012894:	e31a      	b.n	8012ecc <_dtoa_r+0xb34>
 8012896:	07e2      	lsls	r2, r4, #31
 8012898:	d505      	bpl.n	80128a6 <_dtoa_r+0x50e>
 801289a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801289e:	f7ed fe83 	bl	80005a8 <__aeabi_dmul>
 80128a2:	3601      	adds	r6, #1
 80128a4:	2301      	movs	r3, #1
 80128a6:	1064      	asrs	r4, r4, #1
 80128a8:	3508      	adds	r5, #8
 80128aa:	e73f      	b.n	801272c <_dtoa_r+0x394>
 80128ac:	2602      	movs	r6, #2
 80128ae:	e742      	b.n	8012736 <_dtoa_r+0x39e>
 80128b0:	9c07      	ldr	r4, [sp, #28]
 80128b2:	9704      	str	r7, [sp, #16]
 80128b4:	e761      	b.n	801277a <_dtoa_r+0x3e2>
 80128b6:	4b27      	ldr	r3, [pc, #156]	@ (8012954 <_dtoa_r+0x5bc>)
 80128b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80128ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80128be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80128c2:	4454      	add	r4, sl
 80128c4:	2900      	cmp	r1, #0
 80128c6:	d053      	beq.n	8012970 <_dtoa_r+0x5d8>
 80128c8:	4928      	ldr	r1, [pc, #160]	@ (801296c <_dtoa_r+0x5d4>)
 80128ca:	2000      	movs	r0, #0
 80128cc:	f7ed ff96 	bl	80007fc <__aeabi_ddiv>
 80128d0:	4633      	mov	r3, r6
 80128d2:	462a      	mov	r2, r5
 80128d4:	f7ed fcb0 	bl	8000238 <__aeabi_dsub>
 80128d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80128dc:	4656      	mov	r6, sl
 80128de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80128e2:	f7ee f911 	bl	8000b08 <__aeabi_d2iz>
 80128e6:	4605      	mov	r5, r0
 80128e8:	f7ed fdf4 	bl	80004d4 <__aeabi_i2d>
 80128ec:	4602      	mov	r2, r0
 80128ee:	460b      	mov	r3, r1
 80128f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80128f4:	f7ed fca0 	bl	8000238 <__aeabi_dsub>
 80128f8:	3530      	adds	r5, #48	@ 0x30
 80128fa:	4602      	mov	r2, r0
 80128fc:	460b      	mov	r3, r1
 80128fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012902:	f806 5b01 	strb.w	r5, [r6], #1
 8012906:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801290a:	f7ee f8bf 	bl	8000a8c <__aeabi_dcmplt>
 801290e:	2800      	cmp	r0, #0
 8012910:	d171      	bne.n	80129f6 <_dtoa_r+0x65e>
 8012912:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012916:	4911      	ldr	r1, [pc, #68]	@ (801295c <_dtoa_r+0x5c4>)
 8012918:	2000      	movs	r0, #0
 801291a:	f7ed fc8d 	bl	8000238 <__aeabi_dsub>
 801291e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012922:	f7ee f8b3 	bl	8000a8c <__aeabi_dcmplt>
 8012926:	2800      	cmp	r0, #0
 8012928:	f040 8095 	bne.w	8012a56 <_dtoa_r+0x6be>
 801292c:	42a6      	cmp	r6, r4
 801292e:	f43f af50 	beq.w	80127d2 <_dtoa_r+0x43a>
 8012932:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8012936:	4b0a      	ldr	r3, [pc, #40]	@ (8012960 <_dtoa_r+0x5c8>)
 8012938:	2200      	movs	r2, #0
 801293a:	f7ed fe35 	bl	80005a8 <__aeabi_dmul>
 801293e:	4b08      	ldr	r3, [pc, #32]	@ (8012960 <_dtoa_r+0x5c8>)
 8012940:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012944:	2200      	movs	r2, #0
 8012946:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801294a:	f7ed fe2d 	bl	80005a8 <__aeabi_dmul>
 801294e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012952:	e7c4      	b.n	80128de <_dtoa_r+0x546>
 8012954:	0801b000 	.word	0x0801b000
 8012958:	0801afd8 	.word	0x0801afd8
 801295c:	3ff00000 	.word	0x3ff00000
 8012960:	40240000 	.word	0x40240000
 8012964:	401c0000 	.word	0x401c0000
 8012968:	40140000 	.word	0x40140000
 801296c:	3fe00000 	.word	0x3fe00000
 8012970:	4631      	mov	r1, r6
 8012972:	4628      	mov	r0, r5
 8012974:	f7ed fe18 	bl	80005a8 <__aeabi_dmul>
 8012978:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801297c:	9415      	str	r4, [sp, #84]	@ 0x54
 801297e:	4656      	mov	r6, sl
 8012980:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012984:	f7ee f8c0 	bl	8000b08 <__aeabi_d2iz>
 8012988:	4605      	mov	r5, r0
 801298a:	f7ed fda3 	bl	80004d4 <__aeabi_i2d>
 801298e:	4602      	mov	r2, r0
 8012990:	460b      	mov	r3, r1
 8012992:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012996:	f7ed fc4f 	bl	8000238 <__aeabi_dsub>
 801299a:	3530      	adds	r5, #48	@ 0x30
 801299c:	f806 5b01 	strb.w	r5, [r6], #1
 80129a0:	4602      	mov	r2, r0
 80129a2:	460b      	mov	r3, r1
 80129a4:	42a6      	cmp	r6, r4
 80129a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80129aa:	f04f 0200 	mov.w	r2, #0
 80129ae:	d124      	bne.n	80129fa <_dtoa_r+0x662>
 80129b0:	4bac      	ldr	r3, [pc, #688]	@ (8012c64 <_dtoa_r+0x8cc>)
 80129b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80129b6:	f7ed fc41 	bl	800023c <__adddf3>
 80129ba:	4602      	mov	r2, r0
 80129bc:	460b      	mov	r3, r1
 80129be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80129c2:	f7ee f881 	bl	8000ac8 <__aeabi_dcmpgt>
 80129c6:	2800      	cmp	r0, #0
 80129c8:	d145      	bne.n	8012a56 <_dtoa_r+0x6be>
 80129ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80129ce:	49a5      	ldr	r1, [pc, #660]	@ (8012c64 <_dtoa_r+0x8cc>)
 80129d0:	2000      	movs	r0, #0
 80129d2:	f7ed fc31 	bl	8000238 <__aeabi_dsub>
 80129d6:	4602      	mov	r2, r0
 80129d8:	460b      	mov	r3, r1
 80129da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80129de:	f7ee f855 	bl	8000a8c <__aeabi_dcmplt>
 80129e2:	2800      	cmp	r0, #0
 80129e4:	f43f aef5 	beq.w	80127d2 <_dtoa_r+0x43a>
 80129e8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80129ea:	1e73      	subs	r3, r6, #1
 80129ec:	9315      	str	r3, [sp, #84]	@ 0x54
 80129ee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80129f2:	2b30      	cmp	r3, #48	@ 0x30
 80129f4:	d0f8      	beq.n	80129e8 <_dtoa_r+0x650>
 80129f6:	9f04      	ldr	r7, [sp, #16]
 80129f8:	e73e      	b.n	8012878 <_dtoa_r+0x4e0>
 80129fa:	4b9b      	ldr	r3, [pc, #620]	@ (8012c68 <_dtoa_r+0x8d0>)
 80129fc:	f7ed fdd4 	bl	80005a8 <__aeabi_dmul>
 8012a00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012a04:	e7bc      	b.n	8012980 <_dtoa_r+0x5e8>
 8012a06:	d10c      	bne.n	8012a22 <_dtoa_r+0x68a>
 8012a08:	4b98      	ldr	r3, [pc, #608]	@ (8012c6c <_dtoa_r+0x8d4>)
 8012a0a:	2200      	movs	r2, #0
 8012a0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012a10:	f7ed fdca 	bl	80005a8 <__aeabi_dmul>
 8012a14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012a18:	f7ee f84c 	bl	8000ab4 <__aeabi_dcmpge>
 8012a1c:	2800      	cmp	r0, #0
 8012a1e:	f000 8157 	beq.w	8012cd0 <_dtoa_r+0x938>
 8012a22:	2400      	movs	r4, #0
 8012a24:	4625      	mov	r5, r4
 8012a26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012a28:	43db      	mvns	r3, r3
 8012a2a:	9304      	str	r3, [sp, #16]
 8012a2c:	4656      	mov	r6, sl
 8012a2e:	2700      	movs	r7, #0
 8012a30:	4621      	mov	r1, r4
 8012a32:	4658      	mov	r0, fp
 8012a34:	f000 fafe 	bl	8013034 <_Bfree>
 8012a38:	2d00      	cmp	r5, #0
 8012a3a:	d0dc      	beq.n	80129f6 <_dtoa_r+0x65e>
 8012a3c:	b12f      	cbz	r7, 8012a4a <_dtoa_r+0x6b2>
 8012a3e:	42af      	cmp	r7, r5
 8012a40:	d003      	beq.n	8012a4a <_dtoa_r+0x6b2>
 8012a42:	4639      	mov	r1, r7
 8012a44:	4658      	mov	r0, fp
 8012a46:	f000 faf5 	bl	8013034 <_Bfree>
 8012a4a:	4629      	mov	r1, r5
 8012a4c:	4658      	mov	r0, fp
 8012a4e:	f000 faf1 	bl	8013034 <_Bfree>
 8012a52:	e7d0      	b.n	80129f6 <_dtoa_r+0x65e>
 8012a54:	9704      	str	r7, [sp, #16]
 8012a56:	4633      	mov	r3, r6
 8012a58:	461e      	mov	r6, r3
 8012a5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012a5e:	2a39      	cmp	r2, #57	@ 0x39
 8012a60:	d107      	bne.n	8012a72 <_dtoa_r+0x6da>
 8012a62:	459a      	cmp	sl, r3
 8012a64:	d1f8      	bne.n	8012a58 <_dtoa_r+0x6c0>
 8012a66:	9a04      	ldr	r2, [sp, #16]
 8012a68:	3201      	adds	r2, #1
 8012a6a:	9204      	str	r2, [sp, #16]
 8012a6c:	2230      	movs	r2, #48	@ 0x30
 8012a6e:	f88a 2000 	strb.w	r2, [sl]
 8012a72:	781a      	ldrb	r2, [r3, #0]
 8012a74:	3201      	adds	r2, #1
 8012a76:	701a      	strb	r2, [r3, #0]
 8012a78:	e7bd      	b.n	80129f6 <_dtoa_r+0x65e>
 8012a7a:	4b7b      	ldr	r3, [pc, #492]	@ (8012c68 <_dtoa_r+0x8d0>)
 8012a7c:	2200      	movs	r2, #0
 8012a7e:	f7ed fd93 	bl	80005a8 <__aeabi_dmul>
 8012a82:	2200      	movs	r2, #0
 8012a84:	2300      	movs	r3, #0
 8012a86:	4604      	mov	r4, r0
 8012a88:	460d      	mov	r5, r1
 8012a8a:	f7ed fff5 	bl	8000a78 <__aeabi_dcmpeq>
 8012a8e:	2800      	cmp	r0, #0
 8012a90:	f43f aebb 	beq.w	801280a <_dtoa_r+0x472>
 8012a94:	e6f0      	b.n	8012878 <_dtoa_r+0x4e0>
 8012a96:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012a98:	2a00      	cmp	r2, #0
 8012a9a:	f000 80db 	beq.w	8012c54 <_dtoa_r+0x8bc>
 8012a9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012aa0:	2a01      	cmp	r2, #1
 8012aa2:	f300 80bf 	bgt.w	8012c24 <_dtoa_r+0x88c>
 8012aa6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012aa8:	2a00      	cmp	r2, #0
 8012aaa:	f000 80b7 	beq.w	8012c1c <_dtoa_r+0x884>
 8012aae:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012ab2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8012ab4:	4646      	mov	r6, r8
 8012ab6:	9a08      	ldr	r2, [sp, #32]
 8012ab8:	2101      	movs	r1, #1
 8012aba:	441a      	add	r2, r3
 8012abc:	4658      	mov	r0, fp
 8012abe:	4498      	add	r8, r3
 8012ac0:	9208      	str	r2, [sp, #32]
 8012ac2:	f000 fb6b 	bl	801319c <__i2b>
 8012ac6:	4605      	mov	r5, r0
 8012ac8:	b15e      	cbz	r6, 8012ae2 <_dtoa_r+0x74a>
 8012aca:	9b08      	ldr	r3, [sp, #32]
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	dd08      	ble.n	8012ae2 <_dtoa_r+0x74a>
 8012ad0:	42b3      	cmp	r3, r6
 8012ad2:	9a08      	ldr	r2, [sp, #32]
 8012ad4:	bfa8      	it	ge
 8012ad6:	4633      	movge	r3, r6
 8012ad8:	eba8 0803 	sub.w	r8, r8, r3
 8012adc:	1af6      	subs	r6, r6, r3
 8012ade:	1ad3      	subs	r3, r2, r3
 8012ae0:	9308      	str	r3, [sp, #32]
 8012ae2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012ae4:	b1f3      	cbz	r3, 8012b24 <_dtoa_r+0x78c>
 8012ae6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	f000 80b7 	beq.w	8012c5c <_dtoa_r+0x8c4>
 8012aee:	b18c      	cbz	r4, 8012b14 <_dtoa_r+0x77c>
 8012af0:	4629      	mov	r1, r5
 8012af2:	4622      	mov	r2, r4
 8012af4:	4658      	mov	r0, fp
 8012af6:	f000 fc11 	bl	801331c <__pow5mult>
 8012afa:	464a      	mov	r2, r9
 8012afc:	4601      	mov	r1, r0
 8012afe:	4605      	mov	r5, r0
 8012b00:	4658      	mov	r0, fp
 8012b02:	f000 fb61 	bl	80131c8 <__multiply>
 8012b06:	4649      	mov	r1, r9
 8012b08:	9004      	str	r0, [sp, #16]
 8012b0a:	4658      	mov	r0, fp
 8012b0c:	f000 fa92 	bl	8013034 <_Bfree>
 8012b10:	9b04      	ldr	r3, [sp, #16]
 8012b12:	4699      	mov	r9, r3
 8012b14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012b16:	1b1a      	subs	r2, r3, r4
 8012b18:	d004      	beq.n	8012b24 <_dtoa_r+0x78c>
 8012b1a:	4649      	mov	r1, r9
 8012b1c:	4658      	mov	r0, fp
 8012b1e:	f000 fbfd 	bl	801331c <__pow5mult>
 8012b22:	4681      	mov	r9, r0
 8012b24:	2101      	movs	r1, #1
 8012b26:	4658      	mov	r0, fp
 8012b28:	f000 fb38 	bl	801319c <__i2b>
 8012b2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012b2e:	4604      	mov	r4, r0
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	f000 81cf 	beq.w	8012ed4 <_dtoa_r+0xb3c>
 8012b36:	461a      	mov	r2, r3
 8012b38:	4601      	mov	r1, r0
 8012b3a:	4658      	mov	r0, fp
 8012b3c:	f000 fbee 	bl	801331c <__pow5mult>
 8012b40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b42:	2b01      	cmp	r3, #1
 8012b44:	4604      	mov	r4, r0
 8012b46:	f300 8095 	bgt.w	8012c74 <_dtoa_r+0x8dc>
 8012b4a:	9b02      	ldr	r3, [sp, #8]
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	f040 8087 	bne.w	8012c60 <_dtoa_r+0x8c8>
 8012b52:	9b03      	ldr	r3, [sp, #12]
 8012b54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	f040 8089 	bne.w	8012c70 <_dtoa_r+0x8d8>
 8012b5e:	9b03      	ldr	r3, [sp, #12]
 8012b60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012b64:	0d1b      	lsrs	r3, r3, #20
 8012b66:	051b      	lsls	r3, r3, #20
 8012b68:	b12b      	cbz	r3, 8012b76 <_dtoa_r+0x7de>
 8012b6a:	9b08      	ldr	r3, [sp, #32]
 8012b6c:	3301      	adds	r3, #1
 8012b6e:	9308      	str	r3, [sp, #32]
 8012b70:	f108 0801 	add.w	r8, r8, #1
 8012b74:	2301      	movs	r3, #1
 8012b76:	930a      	str	r3, [sp, #40]	@ 0x28
 8012b78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	f000 81b0 	beq.w	8012ee0 <_dtoa_r+0xb48>
 8012b80:	6923      	ldr	r3, [r4, #16]
 8012b82:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012b86:	6918      	ldr	r0, [r3, #16]
 8012b88:	f000 fabc 	bl	8013104 <__hi0bits>
 8012b8c:	f1c0 0020 	rsb	r0, r0, #32
 8012b90:	9b08      	ldr	r3, [sp, #32]
 8012b92:	4418      	add	r0, r3
 8012b94:	f010 001f 	ands.w	r0, r0, #31
 8012b98:	d077      	beq.n	8012c8a <_dtoa_r+0x8f2>
 8012b9a:	f1c0 0320 	rsb	r3, r0, #32
 8012b9e:	2b04      	cmp	r3, #4
 8012ba0:	dd6b      	ble.n	8012c7a <_dtoa_r+0x8e2>
 8012ba2:	9b08      	ldr	r3, [sp, #32]
 8012ba4:	f1c0 001c 	rsb	r0, r0, #28
 8012ba8:	4403      	add	r3, r0
 8012baa:	4480      	add	r8, r0
 8012bac:	4406      	add	r6, r0
 8012bae:	9308      	str	r3, [sp, #32]
 8012bb0:	f1b8 0f00 	cmp.w	r8, #0
 8012bb4:	dd05      	ble.n	8012bc2 <_dtoa_r+0x82a>
 8012bb6:	4649      	mov	r1, r9
 8012bb8:	4642      	mov	r2, r8
 8012bba:	4658      	mov	r0, fp
 8012bbc:	f000 fc08 	bl	80133d0 <__lshift>
 8012bc0:	4681      	mov	r9, r0
 8012bc2:	9b08      	ldr	r3, [sp, #32]
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	dd05      	ble.n	8012bd4 <_dtoa_r+0x83c>
 8012bc8:	4621      	mov	r1, r4
 8012bca:	461a      	mov	r2, r3
 8012bcc:	4658      	mov	r0, fp
 8012bce:	f000 fbff 	bl	80133d0 <__lshift>
 8012bd2:	4604      	mov	r4, r0
 8012bd4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d059      	beq.n	8012c8e <_dtoa_r+0x8f6>
 8012bda:	4621      	mov	r1, r4
 8012bdc:	4648      	mov	r0, r9
 8012bde:	f000 fc63 	bl	80134a8 <__mcmp>
 8012be2:	2800      	cmp	r0, #0
 8012be4:	da53      	bge.n	8012c8e <_dtoa_r+0x8f6>
 8012be6:	1e7b      	subs	r3, r7, #1
 8012be8:	9304      	str	r3, [sp, #16]
 8012bea:	4649      	mov	r1, r9
 8012bec:	2300      	movs	r3, #0
 8012bee:	220a      	movs	r2, #10
 8012bf0:	4658      	mov	r0, fp
 8012bf2:	f000 fa41 	bl	8013078 <__multadd>
 8012bf6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012bf8:	4681      	mov	r9, r0
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	f000 8172 	beq.w	8012ee4 <_dtoa_r+0xb4c>
 8012c00:	2300      	movs	r3, #0
 8012c02:	4629      	mov	r1, r5
 8012c04:	220a      	movs	r2, #10
 8012c06:	4658      	mov	r0, fp
 8012c08:	f000 fa36 	bl	8013078 <__multadd>
 8012c0c:	9b00      	ldr	r3, [sp, #0]
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	4605      	mov	r5, r0
 8012c12:	dc67      	bgt.n	8012ce4 <_dtoa_r+0x94c>
 8012c14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c16:	2b02      	cmp	r3, #2
 8012c18:	dc41      	bgt.n	8012c9e <_dtoa_r+0x906>
 8012c1a:	e063      	b.n	8012ce4 <_dtoa_r+0x94c>
 8012c1c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012c1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012c22:	e746      	b.n	8012ab2 <_dtoa_r+0x71a>
 8012c24:	9b07      	ldr	r3, [sp, #28]
 8012c26:	1e5c      	subs	r4, r3, #1
 8012c28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012c2a:	42a3      	cmp	r3, r4
 8012c2c:	bfbf      	itttt	lt
 8012c2e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8012c30:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8012c32:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8012c34:	1ae3      	sublt	r3, r4, r3
 8012c36:	bfb4      	ite	lt
 8012c38:	18d2      	addlt	r2, r2, r3
 8012c3a:	1b1c      	subge	r4, r3, r4
 8012c3c:	9b07      	ldr	r3, [sp, #28]
 8012c3e:	bfbc      	itt	lt
 8012c40:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8012c42:	2400      	movlt	r4, #0
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	bfb5      	itete	lt
 8012c48:	eba8 0603 	sublt.w	r6, r8, r3
 8012c4c:	9b07      	ldrge	r3, [sp, #28]
 8012c4e:	2300      	movlt	r3, #0
 8012c50:	4646      	movge	r6, r8
 8012c52:	e730      	b.n	8012ab6 <_dtoa_r+0x71e>
 8012c54:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8012c56:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8012c58:	4646      	mov	r6, r8
 8012c5a:	e735      	b.n	8012ac8 <_dtoa_r+0x730>
 8012c5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012c5e:	e75c      	b.n	8012b1a <_dtoa_r+0x782>
 8012c60:	2300      	movs	r3, #0
 8012c62:	e788      	b.n	8012b76 <_dtoa_r+0x7de>
 8012c64:	3fe00000 	.word	0x3fe00000
 8012c68:	40240000 	.word	0x40240000
 8012c6c:	40140000 	.word	0x40140000
 8012c70:	9b02      	ldr	r3, [sp, #8]
 8012c72:	e780      	b.n	8012b76 <_dtoa_r+0x7de>
 8012c74:	2300      	movs	r3, #0
 8012c76:	930a      	str	r3, [sp, #40]	@ 0x28
 8012c78:	e782      	b.n	8012b80 <_dtoa_r+0x7e8>
 8012c7a:	d099      	beq.n	8012bb0 <_dtoa_r+0x818>
 8012c7c:	9a08      	ldr	r2, [sp, #32]
 8012c7e:	331c      	adds	r3, #28
 8012c80:	441a      	add	r2, r3
 8012c82:	4498      	add	r8, r3
 8012c84:	441e      	add	r6, r3
 8012c86:	9208      	str	r2, [sp, #32]
 8012c88:	e792      	b.n	8012bb0 <_dtoa_r+0x818>
 8012c8a:	4603      	mov	r3, r0
 8012c8c:	e7f6      	b.n	8012c7c <_dtoa_r+0x8e4>
 8012c8e:	9b07      	ldr	r3, [sp, #28]
 8012c90:	9704      	str	r7, [sp, #16]
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	dc20      	bgt.n	8012cd8 <_dtoa_r+0x940>
 8012c96:	9300      	str	r3, [sp, #0]
 8012c98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c9a:	2b02      	cmp	r3, #2
 8012c9c:	dd1e      	ble.n	8012cdc <_dtoa_r+0x944>
 8012c9e:	9b00      	ldr	r3, [sp, #0]
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	f47f aec0 	bne.w	8012a26 <_dtoa_r+0x68e>
 8012ca6:	4621      	mov	r1, r4
 8012ca8:	2205      	movs	r2, #5
 8012caa:	4658      	mov	r0, fp
 8012cac:	f000 f9e4 	bl	8013078 <__multadd>
 8012cb0:	4601      	mov	r1, r0
 8012cb2:	4604      	mov	r4, r0
 8012cb4:	4648      	mov	r0, r9
 8012cb6:	f000 fbf7 	bl	80134a8 <__mcmp>
 8012cba:	2800      	cmp	r0, #0
 8012cbc:	f77f aeb3 	ble.w	8012a26 <_dtoa_r+0x68e>
 8012cc0:	4656      	mov	r6, sl
 8012cc2:	2331      	movs	r3, #49	@ 0x31
 8012cc4:	f806 3b01 	strb.w	r3, [r6], #1
 8012cc8:	9b04      	ldr	r3, [sp, #16]
 8012cca:	3301      	adds	r3, #1
 8012ccc:	9304      	str	r3, [sp, #16]
 8012cce:	e6ae      	b.n	8012a2e <_dtoa_r+0x696>
 8012cd0:	9c07      	ldr	r4, [sp, #28]
 8012cd2:	9704      	str	r7, [sp, #16]
 8012cd4:	4625      	mov	r5, r4
 8012cd6:	e7f3      	b.n	8012cc0 <_dtoa_r+0x928>
 8012cd8:	9b07      	ldr	r3, [sp, #28]
 8012cda:	9300      	str	r3, [sp, #0]
 8012cdc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	f000 8104 	beq.w	8012eec <_dtoa_r+0xb54>
 8012ce4:	2e00      	cmp	r6, #0
 8012ce6:	dd05      	ble.n	8012cf4 <_dtoa_r+0x95c>
 8012ce8:	4629      	mov	r1, r5
 8012cea:	4632      	mov	r2, r6
 8012cec:	4658      	mov	r0, fp
 8012cee:	f000 fb6f 	bl	80133d0 <__lshift>
 8012cf2:	4605      	mov	r5, r0
 8012cf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d05a      	beq.n	8012db0 <_dtoa_r+0xa18>
 8012cfa:	6869      	ldr	r1, [r5, #4]
 8012cfc:	4658      	mov	r0, fp
 8012cfe:	f000 f959 	bl	8012fb4 <_Balloc>
 8012d02:	4606      	mov	r6, r0
 8012d04:	b928      	cbnz	r0, 8012d12 <_dtoa_r+0x97a>
 8012d06:	4b84      	ldr	r3, [pc, #528]	@ (8012f18 <_dtoa_r+0xb80>)
 8012d08:	4602      	mov	r2, r0
 8012d0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012d0e:	f7ff bb5a 	b.w	80123c6 <_dtoa_r+0x2e>
 8012d12:	692a      	ldr	r2, [r5, #16]
 8012d14:	3202      	adds	r2, #2
 8012d16:	0092      	lsls	r2, r2, #2
 8012d18:	f105 010c 	add.w	r1, r5, #12
 8012d1c:	300c      	adds	r0, #12
 8012d1e:	f7ff faa4 	bl	801226a <memcpy>
 8012d22:	2201      	movs	r2, #1
 8012d24:	4631      	mov	r1, r6
 8012d26:	4658      	mov	r0, fp
 8012d28:	f000 fb52 	bl	80133d0 <__lshift>
 8012d2c:	f10a 0301 	add.w	r3, sl, #1
 8012d30:	9307      	str	r3, [sp, #28]
 8012d32:	9b00      	ldr	r3, [sp, #0]
 8012d34:	4453      	add	r3, sl
 8012d36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012d38:	9b02      	ldr	r3, [sp, #8]
 8012d3a:	f003 0301 	and.w	r3, r3, #1
 8012d3e:	462f      	mov	r7, r5
 8012d40:	930a      	str	r3, [sp, #40]	@ 0x28
 8012d42:	4605      	mov	r5, r0
 8012d44:	9b07      	ldr	r3, [sp, #28]
 8012d46:	4621      	mov	r1, r4
 8012d48:	3b01      	subs	r3, #1
 8012d4a:	4648      	mov	r0, r9
 8012d4c:	9300      	str	r3, [sp, #0]
 8012d4e:	f7ff fa9a 	bl	8012286 <quorem>
 8012d52:	4639      	mov	r1, r7
 8012d54:	9002      	str	r0, [sp, #8]
 8012d56:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012d5a:	4648      	mov	r0, r9
 8012d5c:	f000 fba4 	bl	80134a8 <__mcmp>
 8012d60:	462a      	mov	r2, r5
 8012d62:	9008      	str	r0, [sp, #32]
 8012d64:	4621      	mov	r1, r4
 8012d66:	4658      	mov	r0, fp
 8012d68:	f000 fbba 	bl	80134e0 <__mdiff>
 8012d6c:	68c2      	ldr	r2, [r0, #12]
 8012d6e:	4606      	mov	r6, r0
 8012d70:	bb02      	cbnz	r2, 8012db4 <_dtoa_r+0xa1c>
 8012d72:	4601      	mov	r1, r0
 8012d74:	4648      	mov	r0, r9
 8012d76:	f000 fb97 	bl	80134a8 <__mcmp>
 8012d7a:	4602      	mov	r2, r0
 8012d7c:	4631      	mov	r1, r6
 8012d7e:	4658      	mov	r0, fp
 8012d80:	920e      	str	r2, [sp, #56]	@ 0x38
 8012d82:	f000 f957 	bl	8013034 <_Bfree>
 8012d86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d88:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012d8a:	9e07      	ldr	r6, [sp, #28]
 8012d8c:	ea43 0102 	orr.w	r1, r3, r2
 8012d90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012d92:	4319      	orrs	r1, r3
 8012d94:	d110      	bne.n	8012db8 <_dtoa_r+0xa20>
 8012d96:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012d9a:	d029      	beq.n	8012df0 <_dtoa_r+0xa58>
 8012d9c:	9b08      	ldr	r3, [sp, #32]
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	dd02      	ble.n	8012da8 <_dtoa_r+0xa10>
 8012da2:	9b02      	ldr	r3, [sp, #8]
 8012da4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8012da8:	9b00      	ldr	r3, [sp, #0]
 8012daa:	f883 8000 	strb.w	r8, [r3]
 8012dae:	e63f      	b.n	8012a30 <_dtoa_r+0x698>
 8012db0:	4628      	mov	r0, r5
 8012db2:	e7bb      	b.n	8012d2c <_dtoa_r+0x994>
 8012db4:	2201      	movs	r2, #1
 8012db6:	e7e1      	b.n	8012d7c <_dtoa_r+0x9e4>
 8012db8:	9b08      	ldr	r3, [sp, #32]
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	db04      	blt.n	8012dc8 <_dtoa_r+0xa30>
 8012dbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012dc0:	430b      	orrs	r3, r1
 8012dc2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012dc4:	430b      	orrs	r3, r1
 8012dc6:	d120      	bne.n	8012e0a <_dtoa_r+0xa72>
 8012dc8:	2a00      	cmp	r2, #0
 8012dca:	dded      	ble.n	8012da8 <_dtoa_r+0xa10>
 8012dcc:	4649      	mov	r1, r9
 8012dce:	2201      	movs	r2, #1
 8012dd0:	4658      	mov	r0, fp
 8012dd2:	f000 fafd 	bl	80133d0 <__lshift>
 8012dd6:	4621      	mov	r1, r4
 8012dd8:	4681      	mov	r9, r0
 8012dda:	f000 fb65 	bl	80134a8 <__mcmp>
 8012dde:	2800      	cmp	r0, #0
 8012de0:	dc03      	bgt.n	8012dea <_dtoa_r+0xa52>
 8012de2:	d1e1      	bne.n	8012da8 <_dtoa_r+0xa10>
 8012de4:	f018 0f01 	tst.w	r8, #1
 8012de8:	d0de      	beq.n	8012da8 <_dtoa_r+0xa10>
 8012dea:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012dee:	d1d8      	bne.n	8012da2 <_dtoa_r+0xa0a>
 8012df0:	9a00      	ldr	r2, [sp, #0]
 8012df2:	2339      	movs	r3, #57	@ 0x39
 8012df4:	7013      	strb	r3, [r2, #0]
 8012df6:	4633      	mov	r3, r6
 8012df8:	461e      	mov	r6, r3
 8012dfa:	3b01      	subs	r3, #1
 8012dfc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012e00:	2a39      	cmp	r2, #57	@ 0x39
 8012e02:	d052      	beq.n	8012eaa <_dtoa_r+0xb12>
 8012e04:	3201      	adds	r2, #1
 8012e06:	701a      	strb	r2, [r3, #0]
 8012e08:	e612      	b.n	8012a30 <_dtoa_r+0x698>
 8012e0a:	2a00      	cmp	r2, #0
 8012e0c:	dd07      	ble.n	8012e1e <_dtoa_r+0xa86>
 8012e0e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012e12:	d0ed      	beq.n	8012df0 <_dtoa_r+0xa58>
 8012e14:	9a00      	ldr	r2, [sp, #0]
 8012e16:	f108 0301 	add.w	r3, r8, #1
 8012e1a:	7013      	strb	r3, [r2, #0]
 8012e1c:	e608      	b.n	8012a30 <_dtoa_r+0x698>
 8012e1e:	9b07      	ldr	r3, [sp, #28]
 8012e20:	9a07      	ldr	r2, [sp, #28]
 8012e22:	f803 8c01 	strb.w	r8, [r3, #-1]
 8012e26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012e28:	4293      	cmp	r3, r2
 8012e2a:	d028      	beq.n	8012e7e <_dtoa_r+0xae6>
 8012e2c:	4649      	mov	r1, r9
 8012e2e:	2300      	movs	r3, #0
 8012e30:	220a      	movs	r2, #10
 8012e32:	4658      	mov	r0, fp
 8012e34:	f000 f920 	bl	8013078 <__multadd>
 8012e38:	42af      	cmp	r7, r5
 8012e3a:	4681      	mov	r9, r0
 8012e3c:	f04f 0300 	mov.w	r3, #0
 8012e40:	f04f 020a 	mov.w	r2, #10
 8012e44:	4639      	mov	r1, r7
 8012e46:	4658      	mov	r0, fp
 8012e48:	d107      	bne.n	8012e5a <_dtoa_r+0xac2>
 8012e4a:	f000 f915 	bl	8013078 <__multadd>
 8012e4e:	4607      	mov	r7, r0
 8012e50:	4605      	mov	r5, r0
 8012e52:	9b07      	ldr	r3, [sp, #28]
 8012e54:	3301      	adds	r3, #1
 8012e56:	9307      	str	r3, [sp, #28]
 8012e58:	e774      	b.n	8012d44 <_dtoa_r+0x9ac>
 8012e5a:	f000 f90d 	bl	8013078 <__multadd>
 8012e5e:	4629      	mov	r1, r5
 8012e60:	4607      	mov	r7, r0
 8012e62:	2300      	movs	r3, #0
 8012e64:	220a      	movs	r2, #10
 8012e66:	4658      	mov	r0, fp
 8012e68:	f000 f906 	bl	8013078 <__multadd>
 8012e6c:	4605      	mov	r5, r0
 8012e6e:	e7f0      	b.n	8012e52 <_dtoa_r+0xaba>
 8012e70:	9b00      	ldr	r3, [sp, #0]
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	bfcc      	ite	gt
 8012e76:	461e      	movgt	r6, r3
 8012e78:	2601      	movle	r6, #1
 8012e7a:	4456      	add	r6, sl
 8012e7c:	2700      	movs	r7, #0
 8012e7e:	4649      	mov	r1, r9
 8012e80:	2201      	movs	r2, #1
 8012e82:	4658      	mov	r0, fp
 8012e84:	f000 faa4 	bl	80133d0 <__lshift>
 8012e88:	4621      	mov	r1, r4
 8012e8a:	4681      	mov	r9, r0
 8012e8c:	f000 fb0c 	bl	80134a8 <__mcmp>
 8012e90:	2800      	cmp	r0, #0
 8012e92:	dcb0      	bgt.n	8012df6 <_dtoa_r+0xa5e>
 8012e94:	d102      	bne.n	8012e9c <_dtoa_r+0xb04>
 8012e96:	f018 0f01 	tst.w	r8, #1
 8012e9a:	d1ac      	bne.n	8012df6 <_dtoa_r+0xa5e>
 8012e9c:	4633      	mov	r3, r6
 8012e9e:	461e      	mov	r6, r3
 8012ea0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012ea4:	2a30      	cmp	r2, #48	@ 0x30
 8012ea6:	d0fa      	beq.n	8012e9e <_dtoa_r+0xb06>
 8012ea8:	e5c2      	b.n	8012a30 <_dtoa_r+0x698>
 8012eaa:	459a      	cmp	sl, r3
 8012eac:	d1a4      	bne.n	8012df8 <_dtoa_r+0xa60>
 8012eae:	9b04      	ldr	r3, [sp, #16]
 8012eb0:	3301      	adds	r3, #1
 8012eb2:	9304      	str	r3, [sp, #16]
 8012eb4:	2331      	movs	r3, #49	@ 0x31
 8012eb6:	f88a 3000 	strb.w	r3, [sl]
 8012eba:	e5b9      	b.n	8012a30 <_dtoa_r+0x698>
 8012ebc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012ebe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8012f1c <_dtoa_r+0xb84>
 8012ec2:	b11b      	cbz	r3, 8012ecc <_dtoa_r+0xb34>
 8012ec4:	f10a 0308 	add.w	r3, sl, #8
 8012ec8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012eca:	6013      	str	r3, [r2, #0]
 8012ecc:	4650      	mov	r0, sl
 8012ece:	b019      	add	sp, #100	@ 0x64
 8012ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ed4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ed6:	2b01      	cmp	r3, #1
 8012ed8:	f77f ae37 	ble.w	8012b4a <_dtoa_r+0x7b2>
 8012edc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012ede:	930a      	str	r3, [sp, #40]	@ 0x28
 8012ee0:	2001      	movs	r0, #1
 8012ee2:	e655      	b.n	8012b90 <_dtoa_r+0x7f8>
 8012ee4:	9b00      	ldr	r3, [sp, #0]
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	f77f aed6 	ble.w	8012c98 <_dtoa_r+0x900>
 8012eec:	4656      	mov	r6, sl
 8012eee:	4621      	mov	r1, r4
 8012ef0:	4648      	mov	r0, r9
 8012ef2:	f7ff f9c8 	bl	8012286 <quorem>
 8012ef6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012efa:	f806 8b01 	strb.w	r8, [r6], #1
 8012efe:	9b00      	ldr	r3, [sp, #0]
 8012f00:	eba6 020a 	sub.w	r2, r6, sl
 8012f04:	4293      	cmp	r3, r2
 8012f06:	ddb3      	ble.n	8012e70 <_dtoa_r+0xad8>
 8012f08:	4649      	mov	r1, r9
 8012f0a:	2300      	movs	r3, #0
 8012f0c:	220a      	movs	r2, #10
 8012f0e:	4658      	mov	r0, fp
 8012f10:	f000 f8b2 	bl	8013078 <__multadd>
 8012f14:	4681      	mov	r9, r0
 8012f16:	e7ea      	b.n	8012eee <_dtoa_r+0xb56>
 8012f18:	0801af5c 	.word	0x0801af5c
 8012f1c:	0801aee0 	.word	0x0801aee0

08012f20 <_free_r>:
 8012f20:	b538      	push	{r3, r4, r5, lr}
 8012f22:	4605      	mov	r5, r0
 8012f24:	2900      	cmp	r1, #0
 8012f26:	d041      	beq.n	8012fac <_free_r+0x8c>
 8012f28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012f2c:	1f0c      	subs	r4, r1, #4
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	bfb8      	it	lt
 8012f32:	18e4      	addlt	r4, r4, r3
 8012f34:	f7fe fa66 	bl	8011404 <__malloc_lock>
 8012f38:	4a1d      	ldr	r2, [pc, #116]	@ (8012fb0 <_free_r+0x90>)
 8012f3a:	6813      	ldr	r3, [r2, #0]
 8012f3c:	b933      	cbnz	r3, 8012f4c <_free_r+0x2c>
 8012f3e:	6063      	str	r3, [r4, #4]
 8012f40:	6014      	str	r4, [r2, #0]
 8012f42:	4628      	mov	r0, r5
 8012f44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012f48:	f7fe ba62 	b.w	8011410 <__malloc_unlock>
 8012f4c:	42a3      	cmp	r3, r4
 8012f4e:	d908      	bls.n	8012f62 <_free_r+0x42>
 8012f50:	6820      	ldr	r0, [r4, #0]
 8012f52:	1821      	adds	r1, r4, r0
 8012f54:	428b      	cmp	r3, r1
 8012f56:	bf01      	itttt	eq
 8012f58:	6819      	ldreq	r1, [r3, #0]
 8012f5a:	685b      	ldreq	r3, [r3, #4]
 8012f5c:	1809      	addeq	r1, r1, r0
 8012f5e:	6021      	streq	r1, [r4, #0]
 8012f60:	e7ed      	b.n	8012f3e <_free_r+0x1e>
 8012f62:	461a      	mov	r2, r3
 8012f64:	685b      	ldr	r3, [r3, #4]
 8012f66:	b10b      	cbz	r3, 8012f6c <_free_r+0x4c>
 8012f68:	42a3      	cmp	r3, r4
 8012f6a:	d9fa      	bls.n	8012f62 <_free_r+0x42>
 8012f6c:	6811      	ldr	r1, [r2, #0]
 8012f6e:	1850      	adds	r0, r2, r1
 8012f70:	42a0      	cmp	r0, r4
 8012f72:	d10b      	bne.n	8012f8c <_free_r+0x6c>
 8012f74:	6820      	ldr	r0, [r4, #0]
 8012f76:	4401      	add	r1, r0
 8012f78:	1850      	adds	r0, r2, r1
 8012f7a:	4283      	cmp	r3, r0
 8012f7c:	6011      	str	r1, [r2, #0]
 8012f7e:	d1e0      	bne.n	8012f42 <_free_r+0x22>
 8012f80:	6818      	ldr	r0, [r3, #0]
 8012f82:	685b      	ldr	r3, [r3, #4]
 8012f84:	6053      	str	r3, [r2, #4]
 8012f86:	4408      	add	r0, r1
 8012f88:	6010      	str	r0, [r2, #0]
 8012f8a:	e7da      	b.n	8012f42 <_free_r+0x22>
 8012f8c:	d902      	bls.n	8012f94 <_free_r+0x74>
 8012f8e:	230c      	movs	r3, #12
 8012f90:	602b      	str	r3, [r5, #0]
 8012f92:	e7d6      	b.n	8012f42 <_free_r+0x22>
 8012f94:	6820      	ldr	r0, [r4, #0]
 8012f96:	1821      	adds	r1, r4, r0
 8012f98:	428b      	cmp	r3, r1
 8012f9a:	bf04      	itt	eq
 8012f9c:	6819      	ldreq	r1, [r3, #0]
 8012f9e:	685b      	ldreq	r3, [r3, #4]
 8012fa0:	6063      	str	r3, [r4, #4]
 8012fa2:	bf04      	itt	eq
 8012fa4:	1809      	addeq	r1, r1, r0
 8012fa6:	6021      	streq	r1, [r4, #0]
 8012fa8:	6054      	str	r4, [r2, #4]
 8012faa:	e7ca      	b.n	8012f42 <_free_r+0x22>
 8012fac:	bd38      	pop	{r3, r4, r5, pc}
 8012fae:	bf00      	nop
 8012fb0:	20001fd8 	.word	0x20001fd8

08012fb4 <_Balloc>:
 8012fb4:	b570      	push	{r4, r5, r6, lr}
 8012fb6:	69c6      	ldr	r6, [r0, #28]
 8012fb8:	4604      	mov	r4, r0
 8012fba:	460d      	mov	r5, r1
 8012fbc:	b976      	cbnz	r6, 8012fdc <_Balloc+0x28>
 8012fbe:	2010      	movs	r0, #16
 8012fc0:	f7fe f96e 	bl	80112a0 <malloc>
 8012fc4:	4602      	mov	r2, r0
 8012fc6:	61e0      	str	r0, [r4, #28]
 8012fc8:	b920      	cbnz	r0, 8012fd4 <_Balloc+0x20>
 8012fca:	4b18      	ldr	r3, [pc, #96]	@ (801302c <_Balloc+0x78>)
 8012fcc:	4818      	ldr	r0, [pc, #96]	@ (8013030 <_Balloc+0x7c>)
 8012fce:	216b      	movs	r1, #107	@ 0x6b
 8012fd0:	f000 ff64 	bl	8013e9c <__assert_func>
 8012fd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012fd8:	6006      	str	r6, [r0, #0]
 8012fda:	60c6      	str	r6, [r0, #12]
 8012fdc:	69e6      	ldr	r6, [r4, #28]
 8012fde:	68f3      	ldr	r3, [r6, #12]
 8012fe0:	b183      	cbz	r3, 8013004 <_Balloc+0x50>
 8012fe2:	69e3      	ldr	r3, [r4, #28]
 8012fe4:	68db      	ldr	r3, [r3, #12]
 8012fe6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012fea:	b9b8      	cbnz	r0, 801301c <_Balloc+0x68>
 8012fec:	2101      	movs	r1, #1
 8012fee:	fa01 f605 	lsl.w	r6, r1, r5
 8012ff2:	1d72      	adds	r2, r6, #5
 8012ff4:	0092      	lsls	r2, r2, #2
 8012ff6:	4620      	mov	r0, r4
 8012ff8:	f000 ff6e 	bl	8013ed8 <_calloc_r>
 8012ffc:	b160      	cbz	r0, 8013018 <_Balloc+0x64>
 8012ffe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013002:	e00e      	b.n	8013022 <_Balloc+0x6e>
 8013004:	2221      	movs	r2, #33	@ 0x21
 8013006:	2104      	movs	r1, #4
 8013008:	4620      	mov	r0, r4
 801300a:	f000 ff65 	bl	8013ed8 <_calloc_r>
 801300e:	69e3      	ldr	r3, [r4, #28]
 8013010:	60f0      	str	r0, [r6, #12]
 8013012:	68db      	ldr	r3, [r3, #12]
 8013014:	2b00      	cmp	r3, #0
 8013016:	d1e4      	bne.n	8012fe2 <_Balloc+0x2e>
 8013018:	2000      	movs	r0, #0
 801301a:	bd70      	pop	{r4, r5, r6, pc}
 801301c:	6802      	ldr	r2, [r0, #0]
 801301e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013022:	2300      	movs	r3, #0
 8013024:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013028:	e7f7      	b.n	801301a <_Balloc+0x66>
 801302a:	bf00      	nop
 801302c:	0801aeed 	.word	0x0801aeed
 8013030:	0801af6d 	.word	0x0801af6d

08013034 <_Bfree>:
 8013034:	b570      	push	{r4, r5, r6, lr}
 8013036:	69c6      	ldr	r6, [r0, #28]
 8013038:	4605      	mov	r5, r0
 801303a:	460c      	mov	r4, r1
 801303c:	b976      	cbnz	r6, 801305c <_Bfree+0x28>
 801303e:	2010      	movs	r0, #16
 8013040:	f7fe f92e 	bl	80112a0 <malloc>
 8013044:	4602      	mov	r2, r0
 8013046:	61e8      	str	r0, [r5, #28]
 8013048:	b920      	cbnz	r0, 8013054 <_Bfree+0x20>
 801304a:	4b09      	ldr	r3, [pc, #36]	@ (8013070 <_Bfree+0x3c>)
 801304c:	4809      	ldr	r0, [pc, #36]	@ (8013074 <_Bfree+0x40>)
 801304e:	218f      	movs	r1, #143	@ 0x8f
 8013050:	f000 ff24 	bl	8013e9c <__assert_func>
 8013054:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013058:	6006      	str	r6, [r0, #0]
 801305a:	60c6      	str	r6, [r0, #12]
 801305c:	b13c      	cbz	r4, 801306e <_Bfree+0x3a>
 801305e:	69eb      	ldr	r3, [r5, #28]
 8013060:	6862      	ldr	r2, [r4, #4]
 8013062:	68db      	ldr	r3, [r3, #12]
 8013064:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013068:	6021      	str	r1, [r4, #0]
 801306a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801306e:	bd70      	pop	{r4, r5, r6, pc}
 8013070:	0801aeed 	.word	0x0801aeed
 8013074:	0801af6d 	.word	0x0801af6d

08013078 <__multadd>:
 8013078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801307c:	690d      	ldr	r5, [r1, #16]
 801307e:	4607      	mov	r7, r0
 8013080:	460c      	mov	r4, r1
 8013082:	461e      	mov	r6, r3
 8013084:	f101 0c14 	add.w	ip, r1, #20
 8013088:	2000      	movs	r0, #0
 801308a:	f8dc 3000 	ldr.w	r3, [ip]
 801308e:	b299      	uxth	r1, r3
 8013090:	fb02 6101 	mla	r1, r2, r1, r6
 8013094:	0c1e      	lsrs	r6, r3, #16
 8013096:	0c0b      	lsrs	r3, r1, #16
 8013098:	fb02 3306 	mla	r3, r2, r6, r3
 801309c:	b289      	uxth	r1, r1
 801309e:	3001      	adds	r0, #1
 80130a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80130a4:	4285      	cmp	r5, r0
 80130a6:	f84c 1b04 	str.w	r1, [ip], #4
 80130aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80130ae:	dcec      	bgt.n	801308a <__multadd+0x12>
 80130b0:	b30e      	cbz	r6, 80130f6 <__multadd+0x7e>
 80130b2:	68a3      	ldr	r3, [r4, #8]
 80130b4:	42ab      	cmp	r3, r5
 80130b6:	dc19      	bgt.n	80130ec <__multadd+0x74>
 80130b8:	6861      	ldr	r1, [r4, #4]
 80130ba:	4638      	mov	r0, r7
 80130bc:	3101      	adds	r1, #1
 80130be:	f7ff ff79 	bl	8012fb4 <_Balloc>
 80130c2:	4680      	mov	r8, r0
 80130c4:	b928      	cbnz	r0, 80130d2 <__multadd+0x5a>
 80130c6:	4602      	mov	r2, r0
 80130c8:	4b0c      	ldr	r3, [pc, #48]	@ (80130fc <__multadd+0x84>)
 80130ca:	480d      	ldr	r0, [pc, #52]	@ (8013100 <__multadd+0x88>)
 80130cc:	21ba      	movs	r1, #186	@ 0xba
 80130ce:	f000 fee5 	bl	8013e9c <__assert_func>
 80130d2:	6922      	ldr	r2, [r4, #16]
 80130d4:	3202      	adds	r2, #2
 80130d6:	f104 010c 	add.w	r1, r4, #12
 80130da:	0092      	lsls	r2, r2, #2
 80130dc:	300c      	adds	r0, #12
 80130de:	f7ff f8c4 	bl	801226a <memcpy>
 80130e2:	4621      	mov	r1, r4
 80130e4:	4638      	mov	r0, r7
 80130e6:	f7ff ffa5 	bl	8013034 <_Bfree>
 80130ea:	4644      	mov	r4, r8
 80130ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80130f0:	3501      	adds	r5, #1
 80130f2:	615e      	str	r6, [r3, #20]
 80130f4:	6125      	str	r5, [r4, #16]
 80130f6:	4620      	mov	r0, r4
 80130f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130fc:	0801af5c 	.word	0x0801af5c
 8013100:	0801af6d 	.word	0x0801af6d

08013104 <__hi0bits>:
 8013104:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013108:	4603      	mov	r3, r0
 801310a:	bf36      	itet	cc
 801310c:	0403      	lslcc	r3, r0, #16
 801310e:	2000      	movcs	r0, #0
 8013110:	2010      	movcc	r0, #16
 8013112:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013116:	bf3c      	itt	cc
 8013118:	021b      	lslcc	r3, r3, #8
 801311a:	3008      	addcc	r0, #8
 801311c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013120:	bf3c      	itt	cc
 8013122:	011b      	lslcc	r3, r3, #4
 8013124:	3004      	addcc	r0, #4
 8013126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801312a:	bf3c      	itt	cc
 801312c:	009b      	lslcc	r3, r3, #2
 801312e:	3002      	addcc	r0, #2
 8013130:	2b00      	cmp	r3, #0
 8013132:	db05      	blt.n	8013140 <__hi0bits+0x3c>
 8013134:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013138:	f100 0001 	add.w	r0, r0, #1
 801313c:	bf08      	it	eq
 801313e:	2020      	moveq	r0, #32
 8013140:	4770      	bx	lr

08013142 <__lo0bits>:
 8013142:	6803      	ldr	r3, [r0, #0]
 8013144:	4602      	mov	r2, r0
 8013146:	f013 0007 	ands.w	r0, r3, #7
 801314a:	d00b      	beq.n	8013164 <__lo0bits+0x22>
 801314c:	07d9      	lsls	r1, r3, #31
 801314e:	d421      	bmi.n	8013194 <__lo0bits+0x52>
 8013150:	0798      	lsls	r0, r3, #30
 8013152:	bf49      	itett	mi
 8013154:	085b      	lsrmi	r3, r3, #1
 8013156:	089b      	lsrpl	r3, r3, #2
 8013158:	2001      	movmi	r0, #1
 801315a:	6013      	strmi	r3, [r2, #0]
 801315c:	bf5c      	itt	pl
 801315e:	6013      	strpl	r3, [r2, #0]
 8013160:	2002      	movpl	r0, #2
 8013162:	4770      	bx	lr
 8013164:	b299      	uxth	r1, r3
 8013166:	b909      	cbnz	r1, 801316c <__lo0bits+0x2a>
 8013168:	0c1b      	lsrs	r3, r3, #16
 801316a:	2010      	movs	r0, #16
 801316c:	b2d9      	uxtb	r1, r3
 801316e:	b909      	cbnz	r1, 8013174 <__lo0bits+0x32>
 8013170:	3008      	adds	r0, #8
 8013172:	0a1b      	lsrs	r3, r3, #8
 8013174:	0719      	lsls	r1, r3, #28
 8013176:	bf04      	itt	eq
 8013178:	091b      	lsreq	r3, r3, #4
 801317a:	3004      	addeq	r0, #4
 801317c:	0799      	lsls	r1, r3, #30
 801317e:	bf04      	itt	eq
 8013180:	089b      	lsreq	r3, r3, #2
 8013182:	3002      	addeq	r0, #2
 8013184:	07d9      	lsls	r1, r3, #31
 8013186:	d403      	bmi.n	8013190 <__lo0bits+0x4e>
 8013188:	085b      	lsrs	r3, r3, #1
 801318a:	f100 0001 	add.w	r0, r0, #1
 801318e:	d003      	beq.n	8013198 <__lo0bits+0x56>
 8013190:	6013      	str	r3, [r2, #0]
 8013192:	4770      	bx	lr
 8013194:	2000      	movs	r0, #0
 8013196:	4770      	bx	lr
 8013198:	2020      	movs	r0, #32
 801319a:	4770      	bx	lr

0801319c <__i2b>:
 801319c:	b510      	push	{r4, lr}
 801319e:	460c      	mov	r4, r1
 80131a0:	2101      	movs	r1, #1
 80131a2:	f7ff ff07 	bl	8012fb4 <_Balloc>
 80131a6:	4602      	mov	r2, r0
 80131a8:	b928      	cbnz	r0, 80131b6 <__i2b+0x1a>
 80131aa:	4b05      	ldr	r3, [pc, #20]	@ (80131c0 <__i2b+0x24>)
 80131ac:	4805      	ldr	r0, [pc, #20]	@ (80131c4 <__i2b+0x28>)
 80131ae:	f240 1145 	movw	r1, #325	@ 0x145
 80131b2:	f000 fe73 	bl	8013e9c <__assert_func>
 80131b6:	2301      	movs	r3, #1
 80131b8:	6144      	str	r4, [r0, #20]
 80131ba:	6103      	str	r3, [r0, #16]
 80131bc:	bd10      	pop	{r4, pc}
 80131be:	bf00      	nop
 80131c0:	0801af5c 	.word	0x0801af5c
 80131c4:	0801af6d 	.word	0x0801af6d

080131c8 <__multiply>:
 80131c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131cc:	4614      	mov	r4, r2
 80131ce:	690a      	ldr	r2, [r1, #16]
 80131d0:	6923      	ldr	r3, [r4, #16]
 80131d2:	429a      	cmp	r2, r3
 80131d4:	bfa8      	it	ge
 80131d6:	4623      	movge	r3, r4
 80131d8:	460f      	mov	r7, r1
 80131da:	bfa4      	itt	ge
 80131dc:	460c      	movge	r4, r1
 80131de:	461f      	movge	r7, r3
 80131e0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80131e4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80131e8:	68a3      	ldr	r3, [r4, #8]
 80131ea:	6861      	ldr	r1, [r4, #4]
 80131ec:	eb0a 0609 	add.w	r6, sl, r9
 80131f0:	42b3      	cmp	r3, r6
 80131f2:	b085      	sub	sp, #20
 80131f4:	bfb8      	it	lt
 80131f6:	3101      	addlt	r1, #1
 80131f8:	f7ff fedc 	bl	8012fb4 <_Balloc>
 80131fc:	b930      	cbnz	r0, 801320c <__multiply+0x44>
 80131fe:	4602      	mov	r2, r0
 8013200:	4b44      	ldr	r3, [pc, #272]	@ (8013314 <__multiply+0x14c>)
 8013202:	4845      	ldr	r0, [pc, #276]	@ (8013318 <__multiply+0x150>)
 8013204:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013208:	f000 fe48 	bl	8013e9c <__assert_func>
 801320c:	f100 0514 	add.w	r5, r0, #20
 8013210:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013214:	462b      	mov	r3, r5
 8013216:	2200      	movs	r2, #0
 8013218:	4543      	cmp	r3, r8
 801321a:	d321      	bcc.n	8013260 <__multiply+0x98>
 801321c:	f107 0114 	add.w	r1, r7, #20
 8013220:	f104 0214 	add.w	r2, r4, #20
 8013224:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8013228:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801322c:	9302      	str	r3, [sp, #8]
 801322e:	1b13      	subs	r3, r2, r4
 8013230:	3b15      	subs	r3, #21
 8013232:	f023 0303 	bic.w	r3, r3, #3
 8013236:	3304      	adds	r3, #4
 8013238:	f104 0715 	add.w	r7, r4, #21
 801323c:	42ba      	cmp	r2, r7
 801323e:	bf38      	it	cc
 8013240:	2304      	movcc	r3, #4
 8013242:	9301      	str	r3, [sp, #4]
 8013244:	9b02      	ldr	r3, [sp, #8]
 8013246:	9103      	str	r1, [sp, #12]
 8013248:	428b      	cmp	r3, r1
 801324a:	d80c      	bhi.n	8013266 <__multiply+0x9e>
 801324c:	2e00      	cmp	r6, #0
 801324e:	dd03      	ble.n	8013258 <__multiply+0x90>
 8013250:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013254:	2b00      	cmp	r3, #0
 8013256:	d05b      	beq.n	8013310 <__multiply+0x148>
 8013258:	6106      	str	r6, [r0, #16]
 801325a:	b005      	add	sp, #20
 801325c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013260:	f843 2b04 	str.w	r2, [r3], #4
 8013264:	e7d8      	b.n	8013218 <__multiply+0x50>
 8013266:	f8b1 a000 	ldrh.w	sl, [r1]
 801326a:	f1ba 0f00 	cmp.w	sl, #0
 801326e:	d024      	beq.n	80132ba <__multiply+0xf2>
 8013270:	f104 0e14 	add.w	lr, r4, #20
 8013274:	46a9      	mov	r9, r5
 8013276:	f04f 0c00 	mov.w	ip, #0
 801327a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801327e:	f8d9 3000 	ldr.w	r3, [r9]
 8013282:	fa1f fb87 	uxth.w	fp, r7
 8013286:	b29b      	uxth	r3, r3
 8013288:	fb0a 330b 	mla	r3, sl, fp, r3
 801328c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013290:	f8d9 7000 	ldr.w	r7, [r9]
 8013294:	4463      	add	r3, ip
 8013296:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801329a:	fb0a c70b 	mla	r7, sl, fp, ip
 801329e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80132a2:	b29b      	uxth	r3, r3
 80132a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80132a8:	4572      	cmp	r2, lr
 80132aa:	f849 3b04 	str.w	r3, [r9], #4
 80132ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80132b2:	d8e2      	bhi.n	801327a <__multiply+0xb2>
 80132b4:	9b01      	ldr	r3, [sp, #4]
 80132b6:	f845 c003 	str.w	ip, [r5, r3]
 80132ba:	9b03      	ldr	r3, [sp, #12]
 80132bc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80132c0:	3104      	adds	r1, #4
 80132c2:	f1b9 0f00 	cmp.w	r9, #0
 80132c6:	d021      	beq.n	801330c <__multiply+0x144>
 80132c8:	682b      	ldr	r3, [r5, #0]
 80132ca:	f104 0c14 	add.w	ip, r4, #20
 80132ce:	46ae      	mov	lr, r5
 80132d0:	f04f 0a00 	mov.w	sl, #0
 80132d4:	f8bc b000 	ldrh.w	fp, [ip]
 80132d8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80132dc:	fb09 770b 	mla	r7, r9, fp, r7
 80132e0:	4457      	add	r7, sl
 80132e2:	b29b      	uxth	r3, r3
 80132e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80132e8:	f84e 3b04 	str.w	r3, [lr], #4
 80132ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 80132f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80132f4:	f8be 3000 	ldrh.w	r3, [lr]
 80132f8:	fb09 330a 	mla	r3, r9, sl, r3
 80132fc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8013300:	4562      	cmp	r2, ip
 8013302:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013306:	d8e5      	bhi.n	80132d4 <__multiply+0x10c>
 8013308:	9f01      	ldr	r7, [sp, #4]
 801330a:	51eb      	str	r3, [r5, r7]
 801330c:	3504      	adds	r5, #4
 801330e:	e799      	b.n	8013244 <__multiply+0x7c>
 8013310:	3e01      	subs	r6, #1
 8013312:	e79b      	b.n	801324c <__multiply+0x84>
 8013314:	0801af5c 	.word	0x0801af5c
 8013318:	0801af6d 	.word	0x0801af6d

0801331c <__pow5mult>:
 801331c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013320:	4615      	mov	r5, r2
 8013322:	f012 0203 	ands.w	r2, r2, #3
 8013326:	4607      	mov	r7, r0
 8013328:	460e      	mov	r6, r1
 801332a:	d007      	beq.n	801333c <__pow5mult+0x20>
 801332c:	4c25      	ldr	r4, [pc, #148]	@ (80133c4 <__pow5mult+0xa8>)
 801332e:	3a01      	subs	r2, #1
 8013330:	2300      	movs	r3, #0
 8013332:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013336:	f7ff fe9f 	bl	8013078 <__multadd>
 801333a:	4606      	mov	r6, r0
 801333c:	10ad      	asrs	r5, r5, #2
 801333e:	d03d      	beq.n	80133bc <__pow5mult+0xa0>
 8013340:	69fc      	ldr	r4, [r7, #28]
 8013342:	b97c      	cbnz	r4, 8013364 <__pow5mult+0x48>
 8013344:	2010      	movs	r0, #16
 8013346:	f7fd ffab 	bl	80112a0 <malloc>
 801334a:	4602      	mov	r2, r0
 801334c:	61f8      	str	r0, [r7, #28]
 801334e:	b928      	cbnz	r0, 801335c <__pow5mult+0x40>
 8013350:	4b1d      	ldr	r3, [pc, #116]	@ (80133c8 <__pow5mult+0xac>)
 8013352:	481e      	ldr	r0, [pc, #120]	@ (80133cc <__pow5mult+0xb0>)
 8013354:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013358:	f000 fda0 	bl	8013e9c <__assert_func>
 801335c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013360:	6004      	str	r4, [r0, #0]
 8013362:	60c4      	str	r4, [r0, #12]
 8013364:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013368:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801336c:	b94c      	cbnz	r4, 8013382 <__pow5mult+0x66>
 801336e:	f240 2171 	movw	r1, #625	@ 0x271
 8013372:	4638      	mov	r0, r7
 8013374:	f7ff ff12 	bl	801319c <__i2b>
 8013378:	2300      	movs	r3, #0
 801337a:	f8c8 0008 	str.w	r0, [r8, #8]
 801337e:	4604      	mov	r4, r0
 8013380:	6003      	str	r3, [r0, #0]
 8013382:	f04f 0900 	mov.w	r9, #0
 8013386:	07eb      	lsls	r3, r5, #31
 8013388:	d50a      	bpl.n	80133a0 <__pow5mult+0x84>
 801338a:	4631      	mov	r1, r6
 801338c:	4622      	mov	r2, r4
 801338e:	4638      	mov	r0, r7
 8013390:	f7ff ff1a 	bl	80131c8 <__multiply>
 8013394:	4631      	mov	r1, r6
 8013396:	4680      	mov	r8, r0
 8013398:	4638      	mov	r0, r7
 801339a:	f7ff fe4b 	bl	8013034 <_Bfree>
 801339e:	4646      	mov	r6, r8
 80133a0:	106d      	asrs	r5, r5, #1
 80133a2:	d00b      	beq.n	80133bc <__pow5mult+0xa0>
 80133a4:	6820      	ldr	r0, [r4, #0]
 80133a6:	b938      	cbnz	r0, 80133b8 <__pow5mult+0x9c>
 80133a8:	4622      	mov	r2, r4
 80133aa:	4621      	mov	r1, r4
 80133ac:	4638      	mov	r0, r7
 80133ae:	f7ff ff0b 	bl	80131c8 <__multiply>
 80133b2:	6020      	str	r0, [r4, #0]
 80133b4:	f8c0 9000 	str.w	r9, [r0]
 80133b8:	4604      	mov	r4, r0
 80133ba:	e7e4      	b.n	8013386 <__pow5mult+0x6a>
 80133bc:	4630      	mov	r0, r6
 80133be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80133c2:	bf00      	nop
 80133c4:	0801afc8 	.word	0x0801afc8
 80133c8:	0801aeed 	.word	0x0801aeed
 80133cc:	0801af6d 	.word	0x0801af6d

080133d0 <__lshift>:
 80133d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80133d4:	460c      	mov	r4, r1
 80133d6:	6849      	ldr	r1, [r1, #4]
 80133d8:	6923      	ldr	r3, [r4, #16]
 80133da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80133de:	68a3      	ldr	r3, [r4, #8]
 80133e0:	4607      	mov	r7, r0
 80133e2:	4691      	mov	r9, r2
 80133e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80133e8:	f108 0601 	add.w	r6, r8, #1
 80133ec:	42b3      	cmp	r3, r6
 80133ee:	db0b      	blt.n	8013408 <__lshift+0x38>
 80133f0:	4638      	mov	r0, r7
 80133f2:	f7ff fddf 	bl	8012fb4 <_Balloc>
 80133f6:	4605      	mov	r5, r0
 80133f8:	b948      	cbnz	r0, 801340e <__lshift+0x3e>
 80133fa:	4602      	mov	r2, r0
 80133fc:	4b28      	ldr	r3, [pc, #160]	@ (80134a0 <__lshift+0xd0>)
 80133fe:	4829      	ldr	r0, [pc, #164]	@ (80134a4 <__lshift+0xd4>)
 8013400:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013404:	f000 fd4a 	bl	8013e9c <__assert_func>
 8013408:	3101      	adds	r1, #1
 801340a:	005b      	lsls	r3, r3, #1
 801340c:	e7ee      	b.n	80133ec <__lshift+0x1c>
 801340e:	2300      	movs	r3, #0
 8013410:	f100 0114 	add.w	r1, r0, #20
 8013414:	f100 0210 	add.w	r2, r0, #16
 8013418:	4618      	mov	r0, r3
 801341a:	4553      	cmp	r3, sl
 801341c:	db33      	blt.n	8013486 <__lshift+0xb6>
 801341e:	6920      	ldr	r0, [r4, #16]
 8013420:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013424:	f104 0314 	add.w	r3, r4, #20
 8013428:	f019 091f 	ands.w	r9, r9, #31
 801342c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013430:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013434:	d02b      	beq.n	801348e <__lshift+0xbe>
 8013436:	f1c9 0e20 	rsb	lr, r9, #32
 801343a:	468a      	mov	sl, r1
 801343c:	2200      	movs	r2, #0
 801343e:	6818      	ldr	r0, [r3, #0]
 8013440:	fa00 f009 	lsl.w	r0, r0, r9
 8013444:	4310      	orrs	r0, r2
 8013446:	f84a 0b04 	str.w	r0, [sl], #4
 801344a:	f853 2b04 	ldr.w	r2, [r3], #4
 801344e:	459c      	cmp	ip, r3
 8013450:	fa22 f20e 	lsr.w	r2, r2, lr
 8013454:	d8f3      	bhi.n	801343e <__lshift+0x6e>
 8013456:	ebac 0304 	sub.w	r3, ip, r4
 801345a:	3b15      	subs	r3, #21
 801345c:	f023 0303 	bic.w	r3, r3, #3
 8013460:	3304      	adds	r3, #4
 8013462:	f104 0015 	add.w	r0, r4, #21
 8013466:	4584      	cmp	ip, r0
 8013468:	bf38      	it	cc
 801346a:	2304      	movcc	r3, #4
 801346c:	50ca      	str	r2, [r1, r3]
 801346e:	b10a      	cbz	r2, 8013474 <__lshift+0xa4>
 8013470:	f108 0602 	add.w	r6, r8, #2
 8013474:	3e01      	subs	r6, #1
 8013476:	4638      	mov	r0, r7
 8013478:	612e      	str	r6, [r5, #16]
 801347a:	4621      	mov	r1, r4
 801347c:	f7ff fdda 	bl	8013034 <_Bfree>
 8013480:	4628      	mov	r0, r5
 8013482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013486:	f842 0f04 	str.w	r0, [r2, #4]!
 801348a:	3301      	adds	r3, #1
 801348c:	e7c5      	b.n	801341a <__lshift+0x4a>
 801348e:	3904      	subs	r1, #4
 8013490:	f853 2b04 	ldr.w	r2, [r3], #4
 8013494:	f841 2f04 	str.w	r2, [r1, #4]!
 8013498:	459c      	cmp	ip, r3
 801349a:	d8f9      	bhi.n	8013490 <__lshift+0xc0>
 801349c:	e7ea      	b.n	8013474 <__lshift+0xa4>
 801349e:	bf00      	nop
 80134a0:	0801af5c 	.word	0x0801af5c
 80134a4:	0801af6d 	.word	0x0801af6d

080134a8 <__mcmp>:
 80134a8:	690a      	ldr	r2, [r1, #16]
 80134aa:	4603      	mov	r3, r0
 80134ac:	6900      	ldr	r0, [r0, #16]
 80134ae:	1a80      	subs	r0, r0, r2
 80134b0:	b530      	push	{r4, r5, lr}
 80134b2:	d10e      	bne.n	80134d2 <__mcmp+0x2a>
 80134b4:	3314      	adds	r3, #20
 80134b6:	3114      	adds	r1, #20
 80134b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80134bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80134c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80134c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80134c8:	4295      	cmp	r5, r2
 80134ca:	d003      	beq.n	80134d4 <__mcmp+0x2c>
 80134cc:	d205      	bcs.n	80134da <__mcmp+0x32>
 80134ce:	f04f 30ff 	mov.w	r0, #4294967295
 80134d2:	bd30      	pop	{r4, r5, pc}
 80134d4:	42a3      	cmp	r3, r4
 80134d6:	d3f3      	bcc.n	80134c0 <__mcmp+0x18>
 80134d8:	e7fb      	b.n	80134d2 <__mcmp+0x2a>
 80134da:	2001      	movs	r0, #1
 80134dc:	e7f9      	b.n	80134d2 <__mcmp+0x2a>
	...

080134e0 <__mdiff>:
 80134e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134e4:	4689      	mov	r9, r1
 80134e6:	4606      	mov	r6, r0
 80134e8:	4611      	mov	r1, r2
 80134ea:	4648      	mov	r0, r9
 80134ec:	4614      	mov	r4, r2
 80134ee:	f7ff ffdb 	bl	80134a8 <__mcmp>
 80134f2:	1e05      	subs	r5, r0, #0
 80134f4:	d112      	bne.n	801351c <__mdiff+0x3c>
 80134f6:	4629      	mov	r1, r5
 80134f8:	4630      	mov	r0, r6
 80134fa:	f7ff fd5b 	bl	8012fb4 <_Balloc>
 80134fe:	4602      	mov	r2, r0
 8013500:	b928      	cbnz	r0, 801350e <__mdiff+0x2e>
 8013502:	4b3f      	ldr	r3, [pc, #252]	@ (8013600 <__mdiff+0x120>)
 8013504:	f240 2137 	movw	r1, #567	@ 0x237
 8013508:	483e      	ldr	r0, [pc, #248]	@ (8013604 <__mdiff+0x124>)
 801350a:	f000 fcc7 	bl	8013e9c <__assert_func>
 801350e:	2301      	movs	r3, #1
 8013510:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013514:	4610      	mov	r0, r2
 8013516:	b003      	add	sp, #12
 8013518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801351c:	bfbc      	itt	lt
 801351e:	464b      	movlt	r3, r9
 8013520:	46a1      	movlt	r9, r4
 8013522:	4630      	mov	r0, r6
 8013524:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013528:	bfba      	itte	lt
 801352a:	461c      	movlt	r4, r3
 801352c:	2501      	movlt	r5, #1
 801352e:	2500      	movge	r5, #0
 8013530:	f7ff fd40 	bl	8012fb4 <_Balloc>
 8013534:	4602      	mov	r2, r0
 8013536:	b918      	cbnz	r0, 8013540 <__mdiff+0x60>
 8013538:	4b31      	ldr	r3, [pc, #196]	@ (8013600 <__mdiff+0x120>)
 801353a:	f240 2145 	movw	r1, #581	@ 0x245
 801353e:	e7e3      	b.n	8013508 <__mdiff+0x28>
 8013540:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013544:	6926      	ldr	r6, [r4, #16]
 8013546:	60c5      	str	r5, [r0, #12]
 8013548:	f109 0310 	add.w	r3, r9, #16
 801354c:	f109 0514 	add.w	r5, r9, #20
 8013550:	f104 0e14 	add.w	lr, r4, #20
 8013554:	f100 0b14 	add.w	fp, r0, #20
 8013558:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801355c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013560:	9301      	str	r3, [sp, #4]
 8013562:	46d9      	mov	r9, fp
 8013564:	f04f 0c00 	mov.w	ip, #0
 8013568:	9b01      	ldr	r3, [sp, #4]
 801356a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801356e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013572:	9301      	str	r3, [sp, #4]
 8013574:	fa1f f38a 	uxth.w	r3, sl
 8013578:	4619      	mov	r1, r3
 801357a:	b283      	uxth	r3, r0
 801357c:	1acb      	subs	r3, r1, r3
 801357e:	0c00      	lsrs	r0, r0, #16
 8013580:	4463      	add	r3, ip
 8013582:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013586:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801358a:	b29b      	uxth	r3, r3
 801358c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013590:	4576      	cmp	r6, lr
 8013592:	f849 3b04 	str.w	r3, [r9], #4
 8013596:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801359a:	d8e5      	bhi.n	8013568 <__mdiff+0x88>
 801359c:	1b33      	subs	r3, r6, r4
 801359e:	3b15      	subs	r3, #21
 80135a0:	f023 0303 	bic.w	r3, r3, #3
 80135a4:	3415      	adds	r4, #21
 80135a6:	3304      	adds	r3, #4
 80135a8:	42a6      	cmp	r6, r4
 80135aa:	bf38      	it	cc
 80135ac:	2304      	movcc	r3, #4
 80135ae:	441d      	add	r5, r3
 80135b0:	445b      	add	r3, fp
 80135b2:	461e      	mov	r6, r3
 80135b4:	462c      	mov	r4, r5
 80135b6:	4544      	cmp	r4, r8
 80135b8:	d30e      	bcc.n	80135d8 <__mdiff+0xf8>
 80135ba:	f108 0103 	add.w	r1, r8, #3
 80135be:	1b49      	subs	r1, r1, r5
 80135c0:	f021 0103 	bic.w	r1, r1, #3
 80135c4:	3d03      	subs	r5, #3
 80135c6:	45a8      	cmp	r8, r5
 80135c8:	bf38      	it	cc
 80135ca:	2100      	movcc	r1, #0
 80135cc:	440b      	add	r3, r1
 80135ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80135d2:	b191      	cbz	r1, 80135fa <__mdiff+0x11a>
 80135d4:	6117      	str	r7, [r2, #16]
 80135d6:	e79d      	b.n	8013514 <__mdiff+0x34>
 80135d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80135dc:	46e6      	mov	lr, ip
 80135de:	0c08      	lsrs	r0, r1, #16
 80135e0:	fa1c fc81 	uxtah	ip, ip, r1
 80135e4:	4471      	add	r1, lr
 80135e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80135ea:	b289      	uxth	r1, r1
 80135ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80135f0:	f846 1b04 	str.w	r1, [r6], #4
 80135f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80135f8:	e7dd      	b.n	80135b6 <__mdiff+0xd6>
 80135fa:	3f01      	subs	r7, #1
 80135fc:	e7e7      	b.n	80135ce <__mdiff+0xee>
 80135fe:	bf00      	nop
 8013600:	0801af5c 	.word	0x0801af5c
 8013604:	0801af6d 	.word	0x0801af6d

08013608 <__d2b>:
 8013608:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801360c:	460f      	mov	r7, r1
 801360e:	2101      	movs	r1, #1
 8013610:	ec59 8b10 	vmov	r8, r9, d0
 8013614:	4616      	mov	r6, r2
 8013616:	f7ff fccd 	bl	8012fb4 <_Balloc>
 801361a:	4604      	mov	r4, r0
 801361c:	b930      	cbnz	r0, 801362c <__d2b+0x24>
 801361e:	4602      	mov	r2, r0
 8013620:	4b23      	ldr	r3, [pc, #140]	@ (80136b0 <__d2b+0xa8>)
 8013622:	4824      	ldr	r0, [pc, #144]	@ (80136b4 <__d2b+0xac>)
 8013624:	f240 310f 	movw	r1, #783	@ 0x30f
 8013628:	f000 fc38 	bl	8013e9c <__assert_func>
 801362c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013630:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013634:	b10d      	cbz	r5, 801363a <__d2b+0x32>
 8013636:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801363a:	9301      	str	r3, [sp, #4]
 801363c:	f1b8 0300 	subs.w	r3, r8, #0
 8013640:	d023      	beq.n	801368a <__d2b+0x82>
 8013642:	4668      	mov	r0, sp
 8013644:	9300      	str	r3, [sp, #0]
 8013646:	f7ff fd7c 	bl	8013142 <__lo0bits>
 801364a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801364e:	b1d0      	cbz	r0, 8013686 <__d2b+0x7e>
 8013650:	f1c0 0320 	rsb	r3, r0, #32
 8013654:	fa02 f303 	lsl.w	r3, r2, r3
 8013658:	430b      	orrs	r3, r1
 801365a:	40c2      	lsrs	r2, r0
 801365c:	6163      	str	r3, [r4, #20]
 801365e:	9201      	str	r2, [sp, #4]
 8013660:	9b01      	ldr	r3, [sp, #4]
 8013662:	61a3      	str	r3, [r4, #24]
 8013664:	2b00      	cmp	r3, #0
 8013666:	bf0c      	ite	eq
 8013668:	2201      	moveq	r2, #1
 801366a:	2202      	movne	r2, #2
 801366c:	6122      	str	r2, [r4, #16]
 801366e:	b1a5      	cbz	r5, 801369a <__d2b+0x92>
 8013670:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013674:	4405      	add	r5, r0
 8013676:	603d      	str	r5, [r7, #0]
 8013678:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801367c:	6030      	str	r0, [r6, #0]
 801367e:	4620      	mov	r0, r4
 8013680:	b003      	add	sp, #12
 8013682:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013686:	6161      	str	r1, [r4, #20]
 8013688:	e7ea      	b.n	8013660 <__d2b+0x58>
 801368a:	a801      	add	r0, sp, #4
 801368c:	f7ff fd59 	bl	8013142 <__lo0bits>
 8013690:	9b01      	ldr	r3, [sp, #4]
 8013692:	6163      	str	r3, [r4, #20]
 8013694:	3020      	adds	r0, #32
 8013696:	2201      	movs	r2, #1
 8013698:	e7e8      	b.n	801366c <__d2b+0x64>
 801369a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801369e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80136a2:	6038      	str	r0, [r7, #0]
 80136a4:	6918      	ldr	r0, [r3, #16]
 80136a6:	f7ff fd2d 	bl	8013104 <__hi0bits>
 80136aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80136ae:	e7e5      	b.n	801367c <__d2b+0x74>
 80136b0:	0801af5c 	.word	0x0801af5c
 80136b4:	0801af6d 	.word	0x0801af6d

080136b8 <__ssputs_r>:
 80136b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136bc:	688e      	ldr	r6, [r1, #8]
 80136be:	461f      	mov	r7, r3
 80136c0:	42be      	cmp	r6, r7
 80136c2:	680b      	ldr	r3, [r1, #0]
 80136c4:	4682      	mov	sl, r0
 80136c6:	460c      	mov	r4, r1
 80136c8:	4690      	mov	r8, r2
 80136ca:	d82d      	bhi.n	8013728 <__ssputs_r+0x70>
 80136cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80136d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80136d4:	d026      	beq.n	8013724 <__ssputs_r+0x6c>
 80136d6:	6965      	ldr	r5, [r4, #20]
 80136d8:	6909      	ldr	r1, [r1, #16]
 80136da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80136de:	eba3 0901 	sub.w	r9, r3, r1
 80136e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80136e6:	1c7b      	adds	r3, r7, #1
 80136e8:	444b      	add	r3, r9
 80136ea:	106d      	asrs	r5, r5, #1
 80136ec:	429d      	cmp	r5, r3
 80136ee:	bf38      	it	cc
 80136f0:	461d      	movcc	r5, r3
 80136f2:	0553      	lsls	r3, r2, #21
 80136f4:	d527      	bpl.n	8013746 <__ssputs_r+0x8e>
 80136f6:	4629      	mov	r1, r5
 80136f8:	f7fd fe04 	bl	8011304 <_malloc_r>
 80136fc:	4606      	mov	r6, r0
 80136fe:	b360      	cbz	r0, 801375a <__ssputs_r+0xa2>
 8013700:	6921      	ldr	r1, [r4, #16]
 8013702:	464a      	mov	r2, r9
 8013704:	f7fe fdb1 	bl	801226a <memcpy>
 8013708:	89a3      	ldrh	r3, [r4, #12]
 801370a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801370e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013712:	81a3      	strh	r3, [r4, #12]
 8013714:	6126      	str	r6, [r4, #16]
 8013716:	6165      	str	r5, [r4, #20]
 8013718:	444e      	add	r6, r9
 801371a:	eba5 0509 	sub.w	r5, r5, r9
 801371e:	6026      	str	r6, [r4, #0]
 8013720:	60a5      	str	r5, [r4, #8]
 8013722:	463e      	mov	r6, r7
 8013724:	42be      	cmp	r6, r7
 8013726:	d900      	bls.n	801372a <__ssputs_r+0x72>
 8013728:	463e      	mov	r6, r7
 801372a:	6820      	ldr	r0, [r4, #0]
 801372c:	4632      	mov	r2, r6
 801372e:	4641      	mov	r1, r8
 8013730:	f000 fb6a 	bl	8013e08 <memmove>
 8013734:	68a3      	ldr	r3, [r4, #8]
 8013736:	1b9b      	subs	r3, r3, r6
 8013738:	60a3      	str	r3, [r4, #8]
 801373a:	6823      	ldr	r3, [r4, #0]
 801373c:	4433      	add	r3, r6
 801373e:	6023      	str	r3, [r4, #0]
 8013740:	2000      	movs	r0, #0
 8013742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013746:	462a      	mov	r2, r5
 8013748:	f000 fbec 	bl	8013f24 <_realloc_r>
 801374c:	4606      	mov	r6, r0
 801374e:	2800      	cmp	r0, #0
 8013750:	d1e0      	bne.n	8013714 <__ssputs_r+0x5c>
 8013752:	6921      	ldr	r1, [r4, #16]
 8013754:	4650      	mov	r0, sl
 8013756:	f7ff fbe3 	bl	8012f20 <_free_r>
 801375a:	230c      	movs	r3, #12
 801375c:	f8ca 3000 	str.w	r3, [sl]
 8013760:	89a3      	ldrh	r3, [r4, #12]
 8013762:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013766:	81a3      	strh	r3, [r4, #12]
 8013768:	f04f 30ff 	mov.w	r0, #4294967295
 801376c:	e7e9      	b.n	8013742 <__ssputs_r+0x8a>
	...

08013770 <_svfiprintf_r>:
 8013770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013774:	4698      	mov	r8, r3
 8013776:	898b      	ldrh	r3, [r1, #12]
 8013778:	061b      	lsls	r3, r3, #24
 801377a:	b09d      	sub	sp, #116	@ 0x74
 801377c:	4607      	mov	r7, r0
 801377e:	460d      	mov	r5, r1
 8013780:	4614      	mov	r4, r2
 8013782:	d510      	bpl.n	80137a6 <_svfiprintf_r+0x36>
 8013784:	690b      	ldr	r3, [r1, #16]
 8013786:	b973      	cbnz	r3, 80137a6 <_svfiprintf_r+0x36>
 8013788:	2140      	movs	r1, #64	@ 0x40
 801378a:	f7fd fdbb 	bl	8011304 <_malloc_r>
 801378e:	6028      	str	r0, [r5, #0]
 8013790:	6128      	str	r0, [r5, #16]
 8013792:	b930      	cbnz	r0, 80137a2 <_svfiprintf_r+0x32>
 8013794:	230c      	movs	r3, #12
 8013796:	603b      	str	r3, [r7, #0]
 8013798:	f04f 30ff 	mov.w	r0, #4294967295
 801379c:	b01d      	add	sp, #116	@ 0x74
 801379e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137a2:	2340      	movs	r3, #64	@ 0x40
 80137a4:	616b      	str	r3, [r5, #20]
 80137a6:	2300      	movs	r3, #0
 80137a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80137aa:	2320      	movs	r3, #32
 80137ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80137b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80137b4:	2330      	movs	r3, #48	@ 0x30
 80137b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013954 <_svfiprintf_r+0x1e4>
 80137ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80137be:	f04f 0901 	mov.w	r9, #1
 80137c2:	4623      	mov	r3, r4
 80137c4:	469a      	mov	sl, r3
 80137c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80137ca:	b10a      	cbz	r2, 80137d0 <_svfiprintf_r+0x60>
 80137cc:	2a25      	cmp	r2, #37	@ 0x25
 80137ce:	d1f9      	bne.n	80137c4 <_svfiprintf_r+0x54>
 80137d0:	ebba 0b04 	subs.w	fp, sl, r4
 80137d4:	d00b      	beq.n	80137ee <_svfiprintf_r+0x7e>
 80137d6:	465b      	mov	r3, fp
 80137d8:	4622      	mov	r2, r4
 80137da:	4629      	mov	r1, r5
 80137dc:	4638      	mov	r0, r7
 80137de:	f7ff ff6b 	bl	80136b8 <__ssputs_r>
 80137e2:	3001      	adds	r0, #1
 80137e4:	f000 80a7 	beq.w	8013936 <_svfiprintf_r+0x1c6>
 80137e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80137ea:	445a      	add	r2, fp
 80137ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80137ee:	f89a 3000 	ldrb.w	r3, [sl]
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	f000 809f 	beq.w	8013936 <_svfiprintf_r+0x1c6>
 80137f8:	2300      	movs	r3, #0
 80137fa:	f04f 32ff 	mov.w	r2, #4294967295
 80137fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013802:	f10a 0a01 	add.w	sl, sl, #1
 8013806:	9304      	str	r3, [sp, #16]
 8013808:	9307      	str	r3, [sp, #28]
 801380a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801380e:	931a      	str	r3, [sp, #104]	@ 0x68
 8013810:	4654      	mov	r4, sl
 8013812:	2205      	movs	r2, #5
 8013814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013818:	484e      	ldr	r0, [pc, #312]	@ (8013954 <_svfiprintf_r+0x1e4>)
 801381a:	f7ec fcb1 	bl	8000180 <memchr>
 801381e:	9a04      	ldr	r2, [sp, #16]
 8013820:	b9d8      	cbnz	r0, 801385a <_svfiprintf_r+0xea>
 8013822:	06d0      	lsls	r0, r2, #27
 8013824:	bf44      	itt	mi
 8013826:	2320      	movmi	r3, #32
 8013828:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801382c:	0711      	lsls	r1, r2, #28
 801382e:	bf44      	itt	mi
 8013830:	232b      	movmi	r3, #43	@ 0x2b
 8013832:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013836:	f89a 3000 	ldrb.w	r3, [sl]
 801383a:	2b2a      	cmp	r3, #42	@ 0x2a
 801383c:	d015      	beq.n	801386a <_svfiprintf_r+0xfa>
 801383e:	9a07      	ldr	r2, [sp, #28]
 8013840:	4654      	mov	r4, sl
 8013842:	2000      	movs	r0, #0
 8013844:	f04f 0c0a 	mov.w	ip, #10
 8013848:	4621      	mov	r1, r4
 801384a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801384e:	3b30      	subs	r3, #48	@ 0x30
 8013850:	2b09      	cmp	r3, #9
 8013852:	d94b      	bls.n	80138ec <_svfiprintf_r+0x17c>
 8013854:	b1b0      	cbz	r0, 8013884 <_svfiprintf_r+0x114>
 8013856:	9207      	str	r2, [sp, #28]
 8013858:	e014      	b.n	8013884 <_svfiprintf_r+0x114>
 801385a:	eba0 0308 	sub.w	r3, r0, r8
 801385e:	fa09 f303 	lsl.w	r3, r9, r3
 8013862:	4313      	orrs	r3, r2
 8013864:	9304      	str	r3, [sp, #16]
 8013866:	46a2      	mov	sl, r4
 8013868:	e7d2      	b.n	8013810 <_svfiprintf_r+0xa0>
 801386a:	9b03      	ldr	r3, [sp, #12]
 801386c:	1d19      	adds	r1, r3, #4
 801386e:	681b      	ldr	r3, [r3, #0]
 8013870:	9103      	str	r1, [sp, #12]
 8013872:	2b00      	cmp	r3, #0
 8013874:	bfbb      	ittet	lt
 8013876:	425b      	neglt	r3, r3
 8013878:	f042 0202 	orrlt.w	r2, r2, #2
 801387c:	9307      	strge	r3, [sp, #28]
 801387e:	9307      	strlt	r3, [sp, #28]
 8013880:	bfb8      	it	lt
 8013882:	9204      	strlt	r2, [sp, #16]
 8013884:	7823      	ldrb	r3, [r4, #0]
 8013886:	2b2e      	cmp	r3, #46	@ 0x2e
 8013888:	d10a      	bne.n	80138a0 <_svfiprintf_r+0x130>
 801388a:	7863      	ldrb	r3, [r4, #1]
 801388c:	2b2a      	cmp	r3, #42	@ 0x2a
 801388e:	d132      	bne.n	80138f6 <_svfiprintf_r+0x186>
 8013890:	9b03      	ldr	r3, [sp, #12]
 8013892:	1d1a      	adds	r2, r3, #4
 8013894:	681b      	ldr	r3, [r3, #0]
 8013896:	9203      	str	r2, [sp, #12]
 8013898:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801389c:	3402      	adds	r4, #2
 801389e:	9305      	str	r3, [sp, #20]
 80138a0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013964 <_svfiprintf_r+0x1f4>
 80138a4:	7821      	ldrb	r1, [r4, #0]
 80138a6:	2203      	movs	r2, #3
 80138a8:	4650      	mov	r0, sl
 80138aa:	f7ec fc69 	bl	8000180 <memchr>
 80138ae:	b138      	cbz	r0, 80138c0 <_svfiprintf_r+0x150>
 80138b0:	9b04      	ldr	r3, [sp, #16]
 80138b2:	eba0 000a 	sub.w	r0, r0, sl
 80138b6:	2240      	movs	r2, #64	@ 0x40
 80138b8:	4082      	lsls	r2, r0
 80138ba:	4313      	orrs	r3, r2
 80138bc:	3401      	adds	r4, #1
 80138be:	9304      	str	r3, [sp, #16]
 80138c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80138c4:	4824      	ldr	r0, [pc, #144]	@ (8013958 <_svfiprintf_r+0x1e8>)
 80138c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80138ca:	2206      	movs	r2, #6
 80138cc:	f7ec fc58 	bl	8000180 <memchr>
 80138d0:	2800      	cmp	r0, #0
 80138d2:	d036      	beq.n	8013942 <_svfiprintf_r+0x1d2>
 80138d4:	4b21      	ldr	r3, [pc, #132]	@ (801395c <_svfiprintf_r+0x1ec>)
 80138d6:	bb1b      	cbnz	r3, 8013920 <_svfiprintf_r+0x1b0>
 80138d8:	9b03      	ldr	r3, [sp, #12]
 80138da:	3307      	adds	r3, #7
 80138dc:	f023 0307 	bic.w	r3, r3, #7
 80138e0:	3308      	adds	r3, #8
 80138e2:	9303      	str	r3, [sp, #12]
 80138e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80138e6:	4433      	add	r3, r6
 80138e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80138ea:	e76a      	b.n	80137c2 <_svfiprintf_r+0x52>
 80138ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80138f0:	460c      	mov	r4, r1
 80138f2:	2001      	movs	r0, #1
 80138f4:	e7a8      	b.n	8013848 <_svfiprintf_r+0xd8>
 80138f6:	2300      	movs	r3, #0
 80138f8:	3401      	adds	r4, #1
 80138fa:	9305      	str	r3, [sp, #20]
 80138fc:	4619      	mov	r1, r3
 80138fe:	f04f 0c0a 	mov.w	ip, #10
 8013902:	4620      	mov	r0, r4
 8013904:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013908:	3a30      	subs	r2, #48	@ 0x30
 801390a:	2a09      	cmp	r2, #9
 801390c:	d903      	bls.n	8013916 <_svfiprintf_r+0x1a6>
 801390e:	2b00      	cmp	r3, #0
 8013910:	d0c6      	beq.n	80138a0 <_svfiprintf_r+0x130>
 8013912:	9105      	str	r1, [sp, #20]
 8013914:	e7c4      	b.n	80138a0 <_svfiprintf_r+0x130>
 8013916:	fb0c 2101 	mla	r1, ip, r1, r2
 801391a:	4604      	mov	r4, r0
 801391c:	2301      	movs	r3, #1
 801391e:	e7f0      	b.n	8013902 <_svfiprintf_r+0x192>
 8013920:	ab03      	add	r3, sp, #12
 8013922:	9300      	str	r3, [sp, #0]
 8013924:	462a      	mov	r2, r5
 8013926:	4b0e      	ldr	r3, [pc, #56]	@ (8013960 <_svfiprintf_r+0x1f0>)
 8013928:	a904      	add	r1, sp, #16
 801392a:	4638      	mov	r0, r7
 801392c:	f7fd fe16 	bl	801155c <_printf_float>
 8013930:	1c42      	adds	r2, r0, #1
 8013932:	4606      	mov	r6, r0
 8013934:	d1d6      	bne.n	80138e4 <_svfiprintf_r+0x174>
 8013936:	89ab      	ldrh	r3, [r5, #12]
 8013938:	065b      	lsls	r3, r3, #25
 801393a:	f53f af2d 	bmi.w	8013798 <_svfiprintf_r+0x28>
 801393e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013940:	e72c      	b.n	801379c <_svfiprintf_r+0x2c>
 8013942:	ab03      	add	r3, sp, #12
 8013944:	9300      	str	r3, [sp, #0]
 8013946:	462a      	mov	r2, r5
 8013948:	4b05      	ldr	r3, [pc, #20]	@ (8013960 <_svfiprintf_r+0x1f0>)
 801394a:	a904      	add	r1, sp, #16
 801394c:	4638      	mov	r0, r7
 801394e:	f7fe f89d 	bl	8011a8c <_printf_i>
 8013952:	e7ed      	b.n	8013930 <_svfiprintf_r+0x1c0>
 8013954:	0801b0c8 	.word	0x0801b0c8
 8013958:	0801b0d2 	.word	0x0801b0d2
 801395c:	0801155d 	.word	0x0801155d
 8013960:	080136b9 	.word	0x080136b9
 8013964:	0801b0ce 	.word	0x0801b0ce

08013968 <__sfputc_r>:
 8013968:	6893      	ldr	r3, [r2, #8]
 801396a:	3b01      	subs	r3, #1
 801396c:	2b00      	cmp	r3, #0
 801396e:	b410      	push	{r4}
 8013970:	6093      	str	r3, [r2, #8]
 8013972:	da08      	bge.n	8013986 <__sfputc_r+0x1e>
 8013974:	6994      	ldr	r4, [r2, #24]
 8013976:	42a3      	cmp	r3, r4
 8013978:	db01      	blt.n	801397e <__sfputc_r+0x16>
 801397a:	290a      	cmp	r1, #10
 801397c:	d103      	bne.n	8013986 <__sfputc_r+0x1e>
 801397e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013982:	f7fe bb38 	b.w	8011ff6 <__swbuf_r>
 8013986:	6813      	ldr	r3, [r2, #0]
 8013988:	1c58      	adds	r0, r3, #1
 801398a:	6010      	str	r0, [r2, #0]
 801398c:	7019      	strb	r1, [r3, #0]
 801398e:	4608      	mov	r0, r1
 8013990:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013994:	4770      	bx	lr

08013996 <__sfputs_r>:
 8013996:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013998:	4606      	mov	r6, r0
 801399a:	460f      	mov	r7, r1
 801399c:	4614      	mov	r4, r2
 801399e:	18d5      	adds	r5, r2, r3
 80139a0:	42ac      	cmp	r4, r5
 80139a2:	d101      	bne.n	80139a8 <__sfputs_r+0x12>
 80139a4:	2000      	movs	r0, #0
 80139a6:	e007      	b.n	80139b8 <__sfputs_r+0x22>
 80139a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80139ac:	463a      	mov	r2, r7
 80139ae:	4630      	mov	r0, r6
 80139b0:	f7ff ffda 	bl	8013968 <__sfputc_r>
 80139b4:	1c43      	adds	r3, r0, #1
 80139b6:	d1f3      	bne.n	80139a0 <__sfputs_r+0xa>
 80139b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080139bc <_vfiprintf_r>:
 80139bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139c0:	460d      	mov	r5, r1
 80139c2:	b09d      	sub	sp, #116	@ 0x74
 80139c4:	4614      	mov	r4, r2
 80139c6:	4698      	mov	r8, r3
 80139c8:	4606      	mov	r6, r0
 80139ca:	b118      	cbz	r0, 80139d4 <_vfiprintf_r+0x18>
 80139cc:	6a03      	ldr	r3, [r0, #32]
 80139ce:	b90b      	cbnz	r3, 80139d4 <_vfiprintf_r+0x18>
 80139d0:	f7fe fa08 	bl	8011de4 <__sinit>
 80139d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80139d6:	07d9      	lsls	r1, r3, #31
 80139d8:	d405      	bmi.n	80139e6 <_vfiprintf_r+0x2a>
 80139da:	89ab      	ldrh	r3, [r5, #12]
 80139dc:	059a      	lsls	r2, r3, #22
 80139de:	d402      	bmi.n	80139e6 <_vfiprintf_r+0x2a>
 80139e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80139e2:	f7fe fc40 	bl	8012266 <__retarget_lock_acquire_recursive>
 80139e6:	89ab      	ldrh	r3, [r5, #12]
 80139e8:	071b      	lsls	r3, r3, #28
 80139ea:	d501      	bpl.n	80139f0 <_vfiprintf_r+0x34>
 80139ec:	692b      	ldr	r3, [r5, #16]
 80139ee:	b99b      	cbnz	r3, 8013a18 <_vfiprintf_r+0x5c>
 80139f0:	4629      	mov	r1, r5
 80139f2:	4630      	mov	r0, r6
 80139f4:	f7fe fb3e 	bl	8012074 <__swsetup_r>
 80139f8:	b170      	cbz	r0, 8013a18 <_vfiprintf_r+0x5c>
 80139fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80139fc:	07dc      	lsls	r4, r3, #31
 80139fe:	d504      	bpl.n	8013a0a <_vfiprintf_r+0x4e>
 8013a00:	f04f 30ff 	mov.w	r0, #4294967295
 8013a04:	b01d      	add	sp, #116	@ 0x74
 8013a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a0a:	89ab      	ldrh	r3, [r5, #12]
 8013a0c:	0598      	lsls	r0, r3, #22
 8013a0e:	d4f7      	bmi.n	8013a00 <_vfiprintf_r+0x44>
 8013a10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013a12:	f7fe fc29 	bl	8012268 <__retarget_lock_release_recursive>
 8013a16:	e7f3      	b.n	8013a00 <_vfiprintf_r+0x44>
 8013a18:	2300      	movs	r3, #0
 8013a1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8013a1c:	2320      	movs	r3, #32
 8013a1e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013a22:	f8cd 800c 	str.w	r8, [sp, #12]
 8013a26:	2330      	movs	r3, #48	@ 0x30
 8013a28:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013bd8 <_vfiprintf_r+0x21c>
 8013a2c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013a30:	f04f 0901 	mov.w	r9, #1
 8013a34:	4623      	mov	r3, r4
 8013a36:	469a      	mov	sl, r3
 8013a38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013a3c:	b10a      	cbz	r2, 8013a42 <_vfiprintf_r+0x86>
 8013a3e:	2a25      	cmp	r2, #37	@ 0x25
 8013a40:	d1f9      	bne.n	8013a36 <_vfiprintf_r+0x7a>
 8013a42:	ebba 0b04 	subs.w	fp, sl, r4
 8013a46:	d00b      	beq.n	8013a60 <_vfiprintf_r+0xa4>
 8013a48:	465b      	mov	r3, fp
 8013a4a:	4622      	mov	r2, r4
 8013a4c:	4629      	mov	r1, r5
 8013a4e:	4630      	mov	r0, r6
 8013a50:	f7ff ffa1 	bl	8013996 <__sfputs_r>
 8013a54:	3001      	adds	r0, #1
 8013a56:	f000 80a7 	beq.w	8013ba8 <_vfiprintf_r+0x1ec>
 8013a5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013a5c:	445a      	add	r2, fp
 8013a5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8013a60:	f89a 3000 	ldrb.w	r3, [sl]
 8013a64:	2b00      	cmp	r3, #0
 8013a66:	f000 809f 	beq.w	8013ba8 <_vfiprintf_r+0x1ec>
 8013a6a:	2300      	movs	r3, #0
 8013a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8013a70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013a74:	f10a 0a01 	add.w	sl, sl, #1
 8013a78:	9304      	str	r3, [sp, #16]
 8013a7a:	9307      	str	r3, [sp, #28]
 8013a7c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013a80:	931a      	str	r3, [sp, #104]	@ 0x68
 8013a82:	4654      	mov	r4, sl
 8013a84:	2205      	movs	r2, #5
 8013a86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a8a:	4853      	ldr	r0, [pc, #332]	@ (8013bd8 <_vfiprintf_r+0x21c>)
 8013a8c:	f7ec fb78 	bl	8000180 <memchr>
 8013a90:	9a04      	ldr	r2, [sp, #16]
 8013a92:	b9d8      	cbnz	r0, 8013acc <_vfiprintf_r+0x110>
 8013a94:	06d1      	lsls	r1, r2, #27
 8013a96:	bf44      	itt	mi
 8013a98:	2320      	movmi	r3, #32
 8013a9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013a9e:	0713      	lsls	r3, r2, #28
 8013aa0:	bf44      	itt	mi
 8013aa2:	232b      	movmi	r3, #43	@ 0x2b
 8013aa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013aa8:	f89a 3000 	ldrb.w	r3, [sl]
 8013aac:	2b2a      	cmp	r3, #42	@ 0x2a
 8013aae:	d015      	beq.n	8013adc <_vfiprintf_r+0x120>
 8013ab0:	9a07      	ldr	r2, [sp, #28]
 8013ab2:	4654      	mov	r4, sl
 8013ab4:	2000      	movs	r0, #0
 8013ab6:	f04f 0c0a 	mov.w	ip, #10
 8013aba:	4621      	mov	r1, r4
 8013abc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013ac0:	3b30      	subs	r3, #48	@ 0x30
 8013ac2:	2b09      	cmp	r3, #9
 8013ac4:	d94b      	bls.n	8013b5e <_vfiprintf_r+0x1a2>
 8013ac6:	b1b0      	cbz	r0, 8013af6 <_vfiprintf_r+0x13a>
 8013ac8:	9207      	str	r2, [sp, #28]
 8013aca:	e014      	b.n	8013af6 <_vfiprintf_r+0x13a>
 8013acc:	eba0 0308 	sub.w	r3, r0, r8
 8013ad0:	fa09 f303 	lsl.w	r3, r9, r3
 8013ad4:	4313      	orrs	r3, r2
 8013ad6:	9304      	str	r3, [sp, #16]
 8013ad8:	46a2      	mov	sl, r4
 8013ada:	e7d2      	b.n	8013a82 <_vfiprintf_r+0xc6>
 8013adc:	9b03      	ldr	r3, [sp, #12]
 8013ade:	1d19      	adds	r1, r3, #4
 8013ae0:	681b      	ldr	r3, [r3, #0]
 8013ae2:	9103      	str	r1, [sp, #12]
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	bfbb      	ittet	lt
 8013ae8:	425b      	neglt	r3, r3
 8013aea:	f042 0202 	orrlt.w	r2, r2, #2
 8013aee:	9307      	strge	r3, [sp, #28]
 8013af0:	9307      	strlt	r3, [sp, #28]
 8013af2:	bfb8      	it	lt
 8013af4:	9204      	strlt	r2, [sp, #16]
 8013af6:	7823      	ldrb	r3, [r4, #0]
 8013af8:	2b2e      	cmp	r3, #46	@ 0x2e
 8013afa:	d10a      	bne.n	8013b12 <_vfiprintf_r+0x156>
 8013afc:	7863      	ldrb	r3, [r4, #1]
 8013afe:	2b2a      	cmp	r3, #42	@ 0x2a
 8013b00:	d132      	bne.n	8013b68 <_vfiprintf_r+0x1ac>
 8013b02:	9b03      	ldr	r3, [sp, #12]
 8013b04:	1d1a      	adds	r2, r3, #4
 8013b06:	681b      	ldr	r3, [r3, #0]
 8013b08:	9203      	str	r2, [sp, #12]
 8013b0a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013b0e:	3402      	adds	r4, #2
 8013b10:	9305      	str	r3, [sp, #20]
 8013b12:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013be8 <_vfiprintf_r+0x22c>
 8013b16:	7821      	ldrb	r1, [r4, #0]
 8013b18:	2203      	movs	r2, #3
 8013b1a:	4650      	mov	r0, sl
 8013b1c:	f7ec fb30 	bl	8000180 <memchr>
 8013b20:	b138      	cbz	r0, 8013b32 <_vfiprintf_r+0x176>
 8013b22:	9b04      	ldr	r3, [sp, #16]
 8013b24:	eba0 000a 	sub.w	r0, r0, sl
 8013b28:	2240      	movs	r2, #64	@ 0x40
 8013b2a:	4082      	lsls	r2, r0
 8013b2c:	4313      	orrs	r3, r2
 8013b2e:	3401      	adds	r4, #1
 8013b30:	9304      	str	r3, [sp, #16]
 8013b32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b36:	4829      	ldr	r0, [pc, #164]	@ (8013bdc <_vfiprintf_r+0x220>)
 8013b38:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013b3c:	2206      	movs	r2, #6
 8013b3e:	f7ec fb1f 	bl	8000180 <memchr>
 8013b42:	2800      	cmp	r0, #0
 8013b44:	d03f      	beq.n	8013bc6 <_vfiprintf_r+0x20a>
 8013b46:	4b26      	ldr	r3, [pc, #152]	@ (8013be0 <_vfiprintf_r+0x224>)
 8013b48:	bb1b      	cbnz	r3, 8013b92 <_vfiprintf_r+0x1d6>
 8013b4a:	9b03      	ldr	r3, [sp, #12]
 8013b4c:	3307      	adds	r3, #7
 8013b4e:	f023 0307 	bic.w	r3, r3, #7
 8013b52:	3308      	adds	r3, #8
 8013b54:	9303      	str	r3, [sp, #12]
 8013b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b58:	443b      	add	r3, r7
 8013b5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8013b5c:	e76a      	b.n	8013a34 <_vfiprintf_r+0x78>
 8013b5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8013b62:	460c      	mov	r4, r1
 8013b64:	2001      	movs	r0, #1
 8013b66:	e7a8      	b.n	8013aba <_vfiprintf_r+0xfe>
 8013b68:	2300      	movs	r3, #0
 8013b6a:	3401      	adds	r4, #1
 8013b6c:	9305      	str	r3, [sp, #20]
 8013b6e:	4619      	mov	r1, r3
 8013b70:	f04f 0c0a 	mov.w	ip, #10
 8013b74:	4620      	mov	r0, r4
 8013b76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013b7a:	3a30      	subs	r2, #48	@ 0x30
 8013b7c:	2a09      	cmp	r2, #9
 8013b7e:	d903      	bls.n	8013b88 <_vfiprintf_r+0x1cc>
 8013b80:	2b00      	cmp	r3, #0
 8013b82:	d0c6      	beq.n	8013b12 <_vfiprintf_r+0x156>
 8013b84:	9105      	str	r1, [sp, #20]
 8013b86:	e7c4      	b.n	8013b12 <_vfiprintf_r+0x156>
 8013b88:	fb0c 2101 	mla	r1, ip, r1, r2
 8013b8c:	4604      	mov	r4, r0
 8013b8e:	2301      	movs	r3, #1
 8013b90:	e7f0      	b.n	8013b74 <_vfiprintf_r+0x1b8>
 8013b92:	ab03      	add	r3, sp, #12
 8013b94:	9300      	str	r3, [sp, #0]
 8013b96:	462a      	mov	r2, r5
 8013b98:	4b12      	ldr	r3, [pc, #72]	@ (8013be4 <_vfiprintf_r+0x228>)
 8013b9a:	a904      	add	r1, sp, #16
 8013b9c:	4630      	mov	r0, r6
 8013b9e:	f7fd fcdd 	bl	801155c <_printf_float>
 8013ba2:	4607      	mov	r7, r0
 8013ba4:	1c78      	adds	r0, r7, #1
 8013ba6:	d1d6      	bne.n	8013b56 <_vfiprintf_r+0x19a>
 8013ba8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013baa:	07d9      	lsls	r1, r3, #31
 8013bac:	d405      	bmi.n	8013bba <_vfiprintf_r+0x1fe>
 8013bae:	89ab      	ldrh	r3, [r5, #12]
 8013bb0:	059a      	lsls	r2, r3, #22
 8013bb2:	d402      	bmi.n	8013bba <_vfiprintf_r+0x1fe>
 8013bb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013bb6:	f7fe fb57 	bl	8012268 <__retarget_lock_release_recursive>
 8013bba:	89ab      	ldrh	r3, [r5, #12]
 8013bbc:	065b      	lsls	r3, r3, #25
 8013bbe:	f53f af1f 	bmi.w	8013a00 <_vfiprintf_r+0x44>
 8013bc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013bc4:	e71e      	b.n	8013a04 <_vfiprintf_r+0x48>
 8013bc6:	ab03      	add	r3, sp, #12
 8013bc8:	9300      	str	r3, [sp, #0]
 8013bca:	462a      	mov	r2, r5
 8013bcc:	4b05      	ldr	r3, [pc, #20]	@ (8013be4 <_vfiprintf_r+0x228>)
 8013bce:	a904      	add	r1, sp, #16
 8013bd0:	4630      	mov	r0, r6
 8013bd2:	f7fd ff5b 	bl	8011a8c <_printf_i>
 8013bd6:	e7e4      	b.n	8013ba2 <_vfiprintf_r+0x1e6>
 8013bd8:	0801b0c8 	.word	0x0801b0c8
 8013bdc:	0801b0d2 	.word	0x0801b0d2
 8013be0:	0801155d 	.word	0x0801155d
 8013be4:	08013997 	.word	0x08013997
 8013be8:	0801b0ce 	.word	0x0801b0ce

08013bec <__sflush_r>:
 8013bec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013bf4:	0716      	lsls	r6, r2, #28
 8013bf6:	4605      	mov	r5, r0
 8013bf8:	460c      	mov	r4, r1
 8013bfa:	d454      	bmi.n	8013ca6 <__sflush_r+0xba>
 8013bfc:	684b      	ldr	r3, [r1, #4]
 8013bfe:	2b00      	cmp	r3, #0
 8013c00:	dc02      	bgt.n	8013c08 <__sflush_r+0x1c>
 8013c02:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	dd48      	ble.n	8013c9a <__sflush_r+0xae>
 8013c08:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013c0a:	2e00      	cmp	r6, #0
 8013c0c:	d045      	beq.n	8013c9a <__sflush_r+0xae>
 8013c0e:	2300      	movs	r3, #0
 8013c10:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013c14:	682f      	ldr	r7, [r5, #0]
 8013c16:	6a21      	ldr	r1, [r4, #32]
 8013c18:	602b      	str	r3, [r5, #0]
 8013c1a:	d030      	beq.n	8013c7e <__sflush_r+0x92>
 8013c1c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013c1e:	89a3      	ldrh	r3, [r4, #12]
 8013c20:	0759      	lsls	r1, r3, #29
 8013c22:	d505      	bpl.n	8013c30 <__sflush_r+0x44>
 8013c24:	6863      	ldr	r3, [r4, #4]
 8013c26:	1ad2      	subs	r2, r2, r3
 8013c28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013c2a:	b10b      	cbz	r3, 8013c30 <__sflush_r+0x44>
 8013c2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013c2e:	1ad2      	subs	r2, r2, r3
 8013c30:	2300      	movs	r3, #0
 8013c32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013c34:	6a21      	ldr	r1, [r4, #32]
 8013c36:	4628      	mov	r0, r5
 8013c38:	47b0      	blx	r6
 8013c3a:	1c43      	adds	r3, r0, #1
 8013c3c:	89a3      	ldrh	r3, [r4, #12]
 8013c3e:	d106      	bne.n	8013c4e <__sflush_r+0x62>
 8013c40:	6829      	ldr	r1, [r5, #0]
 8013c42:	291d      	cmp	r1, #29
 8013c44:	d82b      	bhi.n	8013c9e <__sflush_r+0xb2>
 8013c46:	4a2a      	ldr	r2, [pc, #168]	@ (8013cf0 <__sflush_r+0x104>)
 8013c48:	410a      	asrs	r2, r1
 8013c4a:	07d6      	lsls	r6, r2, #31
 8013c4c:	d427      	bmi.n	8013c9e <__sflush_r+0xb2>
 8013c4e:	2200      	movs	r2, #0
 8013c50:	6062      	str	r2, [r4, #4]
 8013c52:	04d9      	lsls	r1, r3, #19
 8013c54:	6922      	ldr	r2, [r4, #16]
 8013c56:	6022      	str	r2, [r4, #0]
 8013c58:	d504      	bpl.n	8013c64 <__sflush_r+0x78>
 8013c5a:	1c42      	adds	r2, r0, #1
 8013c5c:	d101      	bne.n	8013c62 <__sflush_r+0x76>
 8013c5e:	682b      	ldr	r3, [r5, #0]
 8013c60:	b903      	cbnz	r3, 8013c64 <__sflush_r+0x78>
 8013c62:	6560      	str	r0, [r4, #84]	@ 0x54
 8013c64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013c66:	602f      	str	r7, [r5, #0]
 8013c68:	b1b9      	cbz	r1, 8013c9a <__sflush_r+0xae>
 8013c6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013c6e:	4299      	cmp	r1, r3
 8013c70:	d002      	beq.n	8013c78 <__sflush_r+0x8c>
 8013c72:	4628      	mov	r0, r5
 8013c74:	f7ff f954 	bl	8012f20 <_free_r>
 8013c78:	2300      	movs	r3, #0
 8013c7a:	6363      	str	r3, [r4, #52]	@ 0x34
 8013c7c:	e00d      	b.n	8013c9a <__sflush_r+0xae>
 8013c7e:	2301      	movs	r3, #1
 8013c80:	4628      	mov	r0, r5
 8013c82:	47b0      	blx	r6
 8013c84:	4602      	mov	r2, r0
 8013c86:	1c50      	adds	r0, r2, #1
 8013c88:	d1c9      	bne.n	8013c1e <__sflush_r+0x32>
 8013c8a:	682b      	ldr	r3, [r5, #0]
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d0c6      	beq.n	8013c1e <__sflush_r+0x32>
 8013c90:	2b1d      	cmp	r3, #29
 8013c92:	d001      	beq.n	8013c98 <__sflush_r+0xac>
 8013c94:	2b16      	cmp	r3, #22
 8013c96:	d11e      	bne.n	8013cd6 <__sflush_r+0xea>
 8013c98:	602f      	str	r7, [r5, #0]
 8013c9a:	2000      	movs	r0, #0
 8013c9c:	e022      	b.n	8013ce4 <__sflush_r+0xf8>
 8013c9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ca2:	b21b      	sxth	r3, r3
 8013ca4:	e01b      	b.n	8013cde <__sflush_r+0xf2>
 8013ca6:	690f      	ldr	r7, [r1, #16]
 8013ca8:	2f00      	cmp	r7, #0
 8013caa:	d0f6      	beq.n	8013c9a <__sflush_r+0xae>
 8013cac:	0793      	lsls	r3, r2, #30
 8013cae:	680e      	ldr	r6, [r1, #0]
 8013cb0:	bf08      	it	eq
 8013cb2:	694b      	ldreq	r3, [r1, #20]
 8013cb4:	600f      	str	r7, [r1, #0]
 8013cb6:	bf18      	it	ne
 8013cb8:	2300      	movne	r3, #0
 8013cba:	eba6 0807 	sub.w	r8, r6, r7
 8013cbe:	608b      	str	r3, [r1, #8]
 8013cc0:	f1b8 0f00 	cmp.w	r8, #0
 8013cc4:	dde9      	ble.n	8013c9a <__sflush_r+0xae>
 8013cc6:	6a21      	ldr	r1, [r4, #32]
 8013cc8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013cca:	4643      	mov	r3, r8
 8013ccc:	463a      	mov	r2, r7
 8013cce:	4628      	mov	r0, r5
 8013cd0:	47b0      	blx	r6
 8013cd2:	2800      	cmp	r0, #0
 8013cd4:	dc08      	bgt.n	8013ce8 <__sflush_r+0xfc>
 8013cd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013cda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013cde:	81a3      	strh	r3, [r4, #12]
 8013ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8013ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ce8:	4407      	add	r7, r0
 8013cea:	eba8 0800 	sub.w	r8, r8, r0
 8013cee:	e7e7      	b.n	8013cc0 <__sflush_r+0xd4>
 8013cf0:	dfbffffe 	.word	0xdfbffffe

08013cf4 <_fflush_r>:
 8013cf4:	b538      	push	{r3, r4, r5, lr}
 8013cf6:	690b      	ldr	r3, [r1, #16]
 8013cf8:	4605      	mov	r5, r0
 8013cfa:	460c      	mov	r4, r1
 8013cfc:	b913      	cbnz	r3, 8013d04 <_fflush_r+0x10>
 8013cfe:	2500      	movs	r5, #0
 8013d00:	4628      	mov	r0, r5
 8013d02:	bd38      	pop	{r3, r4, r5, pc}
 8013d04:	b118      	cbz	r0, 8013d0e <_fflush_r+0x1a>
 8013d06:	6a03      	ldr	r3, [r0, #32]
 8013d08:	b90b      	cbnz	r3, 8013d0e <_fflush_r+0x1a>
 8013d0a:	f7fe f86b 	bl	8011de4 <__sinit>
 8013d0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d0f3      	beq.n	8013cfe <_fflush_r+0xa>
 8013d16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013d18:	07d0      	lsls	r0, r2, #31
 8013d1a:	d404      	bmi.n	8013d26 <_fflush_r+0x32>
 8013d1c:	0599      	lsls	r1, r3, #22
 8013d1e:	d402      	bmi.n	8013d26 <_fflush_r+0x32>
 8013d20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013d22:	f7fe faa0 	bl	8012266 <__retarget_lock_acquire_recursive>
 8013d26:	4628      	mov	r0, r5
 8013d28:	4621      	mov	r1, r4
 8013d2a:	f7ff ff5f 	bl	8013bec <__sflush_r>
 8013d2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013d30:	07da      	lsls	r2, r3, #31
 8013d32:	4605      	mov	r5, r0
 8013d34:	d4e4      	bmi.n	8013d00 <_fflush_r+0xc>
 8013d36:	89a3      	ldrh	r3, [r4, #12]
 8013d38:	059b      	lsls	r3, r3, #22
 8013d3a:	d4e1      	bmi.n	8013d00 <_fflush_r+0xc>
 8013d3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013d3e:	f7fe fa93 	bl	8012268 <__retarget_lock_release_recursive>
 8013d42:	e7dd      	b.n	8013d00 <_fflush_r+0xc>

08013d44 <__swhatbuf_r>:
 8013d44:	b570      	push	{r4, r5, r6, lr}
 8013d46:	460c      	mov	r4, r1
 8013d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d4c:	2900      	cmp	r1, #0
 8013d4e:	b096      	sub	sp, #88	@ 0x58
 8013d50:	4615      	mov	r5, r2
 8013d52:	461e      	mov	r6, r3
 8013d54:	da0d      	bge.n	8013d72 <__swhatbuf_r+0x2e>
 8013d56:	89a3      	ldrh	r3, [r4, #12]
 8013d58:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013d5c:	f04f 0100 	mov.w	r1, #0
 8013d60:	bf14      	ite	ne
 8013d62:	2340      	movne	r3, #64	@ 0x40
 8013d64:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013d68:	2000      	movs	r0, #0
 8013d6a:	6031      	str	r1, [r6, #0]
 8013d6c:	602b      	str	r3, [r5, #0]
 8013d6e:	b016      	add	sp, #88	@ 0x58
 8013d70:	bd70      	pop	{r4, r5, r6, pc}
 8013d72:	466a      	mov	r2, sp
 8013d74:	f000 f870 	bl	8013e58 <_fstat_r>
 8013d78:	2800      	cmp	r0, #0
 8013d7a:	dbec      	blt.n	8013d56 <__swhatbuf_r+0x12>
 8013d7c:	9901      	ldr	r1, [sp, #4]
 8013d7e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013d82:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013d86:	4259      	negs	r1, r3
 8013d88:	4159      	adcs	r1, r3
 8013d8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013d8e:	e7eb      	b.n	8013d68 <__swhatbuf_r+0x24>

08013d90 <__smakebuf_r>:
 8013d90:	898b      	ldrh	r3, [r1, #12]
 8013d92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013d94:	079d      	lsls	r5, r3, #30
 8013d96:	4606      	mov	r6, r0
 8013d98:	460c      	mov	r4, r1
 8013d9a:	d507      	bpl.n	8013dac <__smakebuf_r+0x1c>
 8013d9c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013da0:	6023      	str	r3, [r4, #0]
 8013da2:	6123      	str	r3, [r4, #16]
 8013da4:	2301      	movs	r3, #1
 8013da6:	6163      	str	r3, [r4, #20]
 8013da8:	b003      	add	sp, #12
 8013daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013dac:	ab01      	add	r3, sp, #4
 8013dae:	466a      	mov	r2, sp
 8013db0:	f7ff ffc8 	bl	8013d44 <__swhatbuf_r>
 8013db4:	9f00      	ldr	r7, [sp, #0]
 8013db6:	4605      	mov	r5, r0
 8013db8:	4639      	mov	r1, r7
 8013dba:	4630      	mov	r0, r6
 8013dbc:	f7fd faa2 	bl	8011304 <_malloc_r>
 8013dc0:	b948      	cbnz	r0, 8013dd6 <__smakebuf_r+0x46>
 8013dc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013dc6:	059a      	lsls	r2, r3, #22
 8013dc8:	d4ee      	bmi.n	8013da8 <__smakebuf_r+0x18>
 8013dca:	f023 0303 	bic.w	r3, r3, #3
 8013dce:	f043 0302 	orr.w	r3, r3, #2
 8013dd2:	81a3      	strh	r3, [r4, #12]
 8013dd4:	e7e2      	b.n	8013d9c <__smakebuf_r+0xc>
 8013dd6:	89a3      	ldrh	r3, [r4, #12]
 8013dd8:	6020      	str	r0, [r4, #0]
 8013dda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013dde:	81a3      	strh	r3, [r4, #12]
 8013de0:	9b01      	ldr	r3, [sp, #4]
 8013de2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013de6:	b15b      	cbz	r3, 8013e00 <__smakebuf_r+0x70>
 8013de8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013dec:	4630      	mov	r0, r6
 8013dee:	f000 f845 	bl	8013e7c <_isatty_r>
 8013df2:	b128      	cbz	r0, 8013e00 <__smakebuf_r+0x70>
 8013df4:	89a3      	ldrh	r3, [r4, #12]
 8013df6:	f023 0303 	bic.w	r3, r3, #3
 8013dfa:	f043 0301 	orr.w	r3, r3, #1
 8013dfe:	81a3      	strh	r3, [r4, #12]
 8013e00:	89a3      	ldrh	r3, [r4, #12]
 8013e02:	431d      	orrs	r5, r3
 8013e04:	81a5      	strh	r5, [r4, #12]
 8013e06:	e7cf      	b.n	8013da8 <__smakebuf_r+0x18>

08013e08 <memmove>:
 8013e08:	4288      	cmp	r0, r1
 8013e0a:	b510      	push	{r4, lr}
 8013e0c:	eb01 0402 	add.w	r4, r1, r2
 8013e10:	d902      	bls.n	8013e18 <memmove+0x10>
 8013e12:	4284      	cmp	r4, r0
 8013e14:	4623      	mov	r3, r4
 8013e16:	d807      	bhi.n	8013e28 <memmove+0x20>
 8013e18:	1e43      	subs	r3, r0, #1
 8013e1a:	42a1      	cmp	r1, r4
 8013e1c:	d008      	beq.n	8013e30 <memmove+0x28>
 8013e1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013e22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013e26:	e7f8      	b.n	8013e1a <memmove+0x12>
 8013e28:	4402      	add	r2, r0
 8013e2a:	4601      	mov	r1, r0
 8013e2c:	428a      	cmp	r2, r1
 8013e2e:	d100      	bne.n	8013e32 <memmove+0x2a>
 8013e30:	bd10      	pop	{r4, pc}
 8013e32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013e36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013e3a:	e7f7      	b.n	8013e2c <memmove+0x24>

08013e3c <strchr>:
 8013e3c:	b2c9      	uxtb	r1, r1
 8013e3e:	4603      	mov	r3, r0
 8013e40:	4618      	mov	r0, r3
 8013e42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013e46:	b112      	cbz	r2, 8013e4e <strchr+0x12>
 8013e48:	428a      	cmp	r2, r1
 8013e4a:	d1f9      	bne.n	8013e40 <strchr+0x4>
 8013e4c:	4770      	bx	lr
 8013e4e:	2900      	cmp	r1, #0
 8013e50:	bf18      	it	ne
 8013e52:	2000      	movne	r0, #0
 8013e54:	4770      	bx	lr
	...

08013e58 <_fstat_r>:
 8013e58:	b538      	push	{r3, r4, r5, lr}
 8013e5a:	4d07      	ldr	r5, [pc, #28]	@ (8013e78 <_fstat_r+0x20>)
 8013e5c:	2300      	movs	r3, #0
 8013e5e:	4604      	mov	r4, r0
 8013e60:	4608      	mov	r0, r1
 8013e62:	4611      	mov	r1, r2
 8013e64:	602b      	str	r3, [r5, #0]
 8013e66:	f7ef fc35 	bl	80036d4 <_fstat>
 8013e6a:	1c43      	adds	r3, r0, #1
 8013e6c:	d102      	bne.n	8013e74 <_fstat_r+0x1c>
 8013e6e:	682b      	ldr	r3, [r5, #0]
 8013e70:	b103      	cbz	r3, 8013e74 <_fstat_r+0x1c>
 8013e72:	6023      	str	r3, [r4, #0]
 8013e74:	bd38      	pop	{r3, r4, r5, pc}
 8013e76:	bf00      	nop
 8013e78:	20002118 	.word	0x20002118

08013e7c <_isatty_r>:
 8013e7c:	b538      	push	{r3, r4, r5, lr}
 8013e7e:	4d06      	ldr	r5, [pc, #24]	@ (8013e98 <_isatty_r+0x1c>)
 8013e80:	2300      	movs	r3, #0
 8013e82:	4604      	mov	r4, r0
 8013e84:	4608      	mov	r0, r1
 8013e86:	602b      	str	r3, [r5, #0]
 8013e88:	f7ef fc34 	bl	80036f4 <_isatty>
 8013e8c:	1c43      	adds	r3, r0, #1
 8013e8e:	d102      	bne.n	8013e96 <_isatty_r+0x1a>
 8013e90:	682b      	ldr	r3, [r5, #0]
 8013e92:	b103      	cbz	r3, 8013e96 <_isatty_r+0x1a>
 8013e94:	6023      	str	r3, [r4, #0]
 8013e96:	bd38      	pop	{r3, r4, r5, pc}
 8013e98:	20002118 	.word	0x20002118

08013e9c <__assert_func>:
 8013e9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013e9e:	4614      	mov	r4, r2
 8013ea0:	461a      	mov	r2, r3
 8013ea2:	4b09      	ldr	r3, [pc, #36]	@ (8013ec8 <__assert_func+0x2c>)
 8013ea4:	681b      	ldr	r3, [r3, #0]
 8013ea6:	4605      	mov	r5, r0
 8013ea8:	68d8      	ldr	r0, [r3, #12]
 8013eaa:	b954      	cbnz	r4, 8013ec2 <__assert_func+0x26>
 8013eac:	4b07      	ldr	r3, [pc, #28]	@ (8013ecc <__assert_func+0x30>)
 8013eae:	461c      	mov	r4, r3
 8013eb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013eb4:	9100      	str	r1, [sp, #0]
 8013eb6:	462b      	mov	r3, r5
 8013eb8:	4905      	ldr	r1, [pc, #20]	@ (8013ed0 <__assert_func+0x34>)
 8013eba:	f000 f86f 	bl	8013f9c <fiprintf>
 8013ebe:	f000 f87f 	bl	8013fc0 <abort>
 8013ec2:	4b04      	ldr	r3, [pc, #16]	@ (8013ed4 <__assert_func+0x38>)
 8013ec4:	e7f4      	b.n	8013eb0 <__assert_func+0x14>
 8013ec6:	bf00      	nop
 8013ec8:	20000230 	.word	0x20000230
 8013ecc:	0801b11e 	.word	0x0801b11e
 8013ed0:	0801b0f0 	.word	0x0801b0f0
 8013ed4:	0801b0e3 	.word	0x0801b0e3

08013ed8 <_calloc_r>:
 8013ed8:	b570      	push	{r4, r5, r6, lr}
 8013eda:	fba1 5402 	umull	r5, r4, r1, r2
 8013ede:	b93c      	cbnz	r4, 8013ef0 <_calloc_r+0x18>
 8013ee0:	4629      	mov	r1, r5
 8013ee2:	f7fd fa0f 	bl	8011304 <_malloc_r>
 8013ee6:	4606      	mov	r6, r0
 8013ee8:	b928      	cbnz	r0, 8013ef6 <_calloc_r+0x1e>
 8013eea:	2600      	movs	r6, #0
 8013eec:	4630      	mov	r0, r6
 8013eee:	bd70      	pop	{r4, r5, r6, pc}
 8013ef0:	220c      	movs	r2, #12
 8013ef2:	6002      	str	r2, [r0, #0]
 8013ef4:	e7f9      	b.n	8013eea <_calloc_r+0x12>
 8013ef6:	462a      	mov	r2, r5
 8013ef8:	4621      	mov	r1, r4
 8013efa:	f7fe f911 	bl	8012120 <memset>
 8013efe:	e7f5      	b.n	8013eec <_calloc_r+0x14>

08013f00 <__ascii_mbtowc>:
 8013f00:	b082      	sub	sp, #8
 8013f02:	b901      	cbnz	r1, 8013f06 <__ascii_mbtowc+0x6>
 8013f04:	a901      	add	r1, sp, #4
 8013f06:	b142      	cbz	r2, 8013f1a <__ascii_mbtowc+0x1a>
 8013f08:	b14b      	cbz	r3, 8013f1e <__ascii_mbtowc+0x1e>
 8013f0a:	7813      	ldrb	r3, [r2, #0]
 8013f0c:	600b      	str	r3, [r1, #0]
 8013f0e:	7812      	ldrb	r2, [r2, #0]
 8013f10:	1e10      	subs	r0, r2, #0
 8013f12:	bf18      	it	ne
 8013f14:	2001      	movne	r0, #1
 8013f16:	b002      	add	sp, #8
 8013f18:	4770      	bx	lr
 8013f1a:	4610      	mov	r0, r2
 8013f1c:	e7fb      	b.n	8013f16 <__ascii_mbtowc+0x16>
 8013f1e:	f06f 0001 	mvn.w	r0, #1
 8013f22:	e7f8      	b.n	8013f16 <__ascii_mbtowc+0x16>

08013f24 <_realloc_r>:
 8013f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f28:	4680      	mov	r8, r0
 8013f2a:	4615      	mov	r5, r2
 8013f2c:	460c      	mov	r4, r1
 8013f2e:	b921      	cbnz	r1, 8013f3a <_realloc_r+0x16>
 8013f30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013f34:	4611      	mov	r1, r2
 8013f36:	f7fd b9e5 	b.w	8011304 <_malloc_r>
 8013f3a:	b92a      	cbnz	r2, 8013f48 <_realloc_r+0x24>
 8013f3c:	f7fe fff0 	bl	8012f20 <_free_r>
 8013f40:	2400      	movs	r4, #0
 8013f42:	4620      	mov	r0, r4
 8013f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013f48:	f000 f841 	bl	8013fce <_malloc_usable_size_r>
 8013f4c:	4285      	cmp	r5, r0
 8013f4e:	4606      	mov	r6, r0
 8013f50:	d802      	bhi.n	8013f58 <_realloc_r+0x34>
 8013f52:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8013f56:	d8f4      	bhi.n	8013f42 <_realloc_r+0x1e>
 8013f58:	4629      	mov	r1, r5
 8013f5a:	4640      	mov	r0, r8
 8013f5c:	f7fd f9d2 	bl	8011304 <_malloc_r>
 8013f60:	4607      	mov	r7, r0
 8013f62:	2800      	cmp	r0, #0
 8013f64:	d0ec      	beq.n	8013f40 <_realloc_r+0x1c>
 8013f66:	42b5      	cmp	r5, r6
 8013f68:	462a      	mov	r2, r5
 8013f6a:	4621      	mov	r1, r4
 8013f6c:	bf28      	it	cs
 8013f6e:	4632      	movcs	r2, r6
 8013f70:	f7fe f97b 	bl	801226a <memcpy>
 8013f74:	4621      	mov	r1, r4
 8013f76:	4640      	mov	r0, r8
 8013f78:	f7fe ffd2 	bl	8012f20 <_free_r>
 8013f7c:	463c      	mov	r4, r7
 8013f7e:	e7e0      	b.n	8013f42 <_realloc_r+0x1e>

08013f80 <__ascii_wctomb>:
 8013f80:	4603      	mov	r3, r0
 8013f82:	4608      	mov	r0, r1
 8013f84:	b141      	cbz	r1, 8013f98 <__ascii_wctomb+0x18>
 8013f86:	2aff      	cmp	r2, #255	@ 0xff
 8013f88:	d904      	bls.n	8013f94 <__ascii_wctomb+0x14>
 8013f8a:	228a      	movs	r2, #138	@ 0x8a
 8013f8c:	601a      	str	r2, [r3, #0]
 8013f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8013f92:	4770      	bx	lr
 8013f94:	700a      	strb	r2, [r1, #0]
 8013f96:	2001      	movs	r0, #1
 8013f98:	4770      	bx	lr
	...

08013f9c <fiprintf>:
 8013f9c:	b40e      	push	{r1, r2, r3}
 8013f9e:	b503      	push	{r0, r1, lr}
 8013fa0:	4601      	mov	r1, r0
 8013fa2:	ab03      	add	r3, sp, #12
 8013fa4:	4805      	ldr	r0, [pc, #20]	@ (8013fbc <fiprintf+0x20>)
 8013fa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8013faa:	6800      	ldr	r0, [r0, #0]
 8013fac:	9301      	str	r3, [sp, #4]
 8013fae:	f7ff fd05 	bl	80139bc <_vfiprintf_r>
 8013fb2:	b002      	add	sp, #8
 8013fb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8013fb8:	b003      	add	sp, #12
 8013fba:	4770      	bx	lr
 8013fbc:	20000230 	.word	0x20000230

08013fc0 <abort>:
 8013fc0:	b508      	push	{r3, lr}
 8013fc2:	2006      	movs	r0, #6
 8013fc4:	f000 f834 	bl	8014030 <raise>
 8013fc8:	2001      	movs	r0, #1
 8013fca:	f7ef fb4f 	bl	800366c <_exit>

08013fce <_malloc_usable_size_r>:
 8013fce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013fd2:	1f18      	subs	r0, r3, #4
 8013fd4:	2b00      	cmp	r3, #0
 8013fd6:	bfbc      	itt	lt
 8013fd8:	580b      	ldrlt	r3, [r1, r0]
 8013fda:	18c0      	addlt	r0, r0, r3
 8013fdc:	4770      	bx	lr

08013fde <_raise_r>:
 8013fde:	291f      	cmp	r1, #31
 8013fe0:	b538      	push	{r3, r4, r5, lr}
 8013fe2:	4605      	mov	r5, r0
 8013fe4:	460c      	mov	r4, r1
 8013fe6:	d904      	bls.n	8013ff2 <_raise_r+0x14>
 8013fe8:	2316      	movs	r3, #22
 8013fea:	6003      	str	r3, [r0, #0]
 8013fec:	f04f 30ff 	mov.w	r0, #4294967295
 8013ff0:	bd38      	pop	{r3, r4, r5, pc}
 8013ff2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013ff4:	b112      	cbz	r2, 8013ffc <_raise_r+0x1e>
 8013ff6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013ffa:	b94b      	cbnz	r3, 8014010 <_raise_r+0x32>
 8013ffc:	4628      	mov	r0, r5
 8013ffe:	f000 f831 	bl	8014064 <_getpid_r>
 8014002:	4622      	mov	r2, r4
 8014004:	4601      	mov	r1, r0
 8014006:	4628      	mov	r0, r5
 8014008:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801400c:	f000 b818 	b.w	8014040 <_kill_r>
 8014010:	2b01      	cmp	r3, #1
 8014012:	d00a      	beq.n	801402a <_raise_r+0x4c>
 8014014:	1c59      	adds	r1, r3, #1
 8014016:	d103      	bne.n	8014020 <_raise_r+0x42>
 8014018:	2316      	movs	r3, #22
 801401a:	6003      	str	r3, [r0, #0]
 801401c:	2001      	movs	r0, #1
 801401e:	e7e7      	b.n	8013ff0 <_raise_r+0x12>
 8014020:	2100      	movs	r1, #0
 8014022:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014026:	4620      	mov	r0, r4
 8014028:	4798      	blx	r3
 801402a:	2000      	movs	r0, #0
 801402c:	e7e0      	b.n	8013ff0 <_raise_r+0x12>
	...

08014030 <raise>:
 8014030:	4b02      	ldr	r3, [pc, #8]	@ (801403c <raise+0xc>)
 8014032:	4601      	mov	r1, r0
 8014034:	6818      	ldr	r0, [r3, #0]
 8014036:	f7ff bfd2 	b.w	8013fde <_raise_r>
 801403a:	bf00      	nop
 801403c:	20000230 	.word	0x20000230

08014040 <_kill_r>:
 8014040:	b538      	push	{r3, r4, r5, lr}
 8014042:	4d07      	ldr	r5, [pc, #28]	@ (8014060 <_kill_r+0x20>)
 8014044:	2300      	movs	r3, #0
 8014046:	4604      	mov	r4, r0
 8014048:	4608      	mov	r0, r1
 801404a:	4611      	mov	r1, r2
 801404c:	602b      	str	r3, [r5, #0]
 801404e:	f7ef fafd 	bl	800364c <_kill>
 8014052:	1c43      	adds	r3, r0, #1
 8014054:	d102      	bne.n	801405c <_kill_r+0x1c>
 8014056:	682b      	ldr	r3, [r5, #0]
 8014058:	b103      	cbz	r3, 801405c <_kill_r+0x1c>
 801405a:	6023      	str	r3, [r4, #0]
 801405c:	bd38      	pop	{r3, r4, r5, pc}
 801405e:	bf00      	nop
 8014060:	20002118 	.word	0x20002118

08014064 <_getpid_r>:
 8014064:	f7ef baea 	b.w	800363c <_getpid>

08014068 <_init>:
 8014068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801406a:	bf00      	nop
 801406c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801406e:	bc08      	pop	{r3}
 8014070:	469e      	mov	lr, r3
 8014072:	4770      	bx	lr

08014074 <_fini>:
 8014074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014076:	bf00      	nop
 8014078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801407a:	bc08      	pop	{r3}
 801407c:	469e      	mov	lr, r3
 801407e:	4770      	bx	lr
