From 15b5ecbc0119e011e9a92fd8c985f6f6f339240c Mon Sep 17 00:00:00 2001
From: Sandy Huang <hjc@rock-chips.com>
Date: Fri, 15 Dec 2017 20:17:14 +0800
Subject: [PATCH] arm64: dts: rockchip: update for px30/rk3326 evaluate board
 display

Change-Id: I8773926b52e1e3be8ea967ffc93a85777417c520
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/Makefile         |   4 +
 .../arm64/boot/dts/rockchip/px30-android.dtsi |  62 ++++++++
 .../boot/dts/rockchip/px30-evb-ddr3-v10.dts   |   9 ++
 .../boot/dts/rockchip/px30-evb-ddr4-v10.dts   |   9 ++
 .../boot/dts/rockchip/rk3326-863-lp3-v10.dts  |   9 ++
 .../boot/dts/rockchip/rk3326-evb-lp3-v10.dts  | 136 ++++++++++++++++++
 6 files changed, 229 insertions(+)
 create mode 100644 arch/arm64/boot/dts/rockchip/px30-android.dtsi
 create mode 100644 arch/arm64/boot/dts/rockchip/px30-evb-ddr3-v10.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/px30-evb-ddr4-v10.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/rk3326-evb-lp3-v10.dts

diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile
index c0633344916e..af2d18ed3e21 100644
--- a/arch/arm64/boot/dts/rockchip/Makefile
+++ b/arch/arm64/boot/dts/rockchip/Makefile
@@ -1,3 +1,7 @@
+dtb-$(CONFIG_ARCH_ROCKCHIP) += px30-evb-ddr3-v10.dtb
+dtb-$(CONFIG_ARCH_ROCKCHIP) += px30-evb-ddr4-v10.dtb
+dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3326-evb-lp3-v10.dtb
+dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3326-863-lp3-v10.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-evb.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-evb-android.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-rock64.dtb
diff --git a/arch/arm64/boot/dts/rockchip/px30-android.dtsi b/arch/arm64/boot/dts/rockchip/px30-android.dtsi
new file mode 100644
index 000000000000..b6baad18db73
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/px30-android.dtsi
@@ -0,0 +1,62 @@
+/*
+ * Copyright (c) 2017 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+ */
+
+/ {
+	lvds_panel: lvds-panel {
+		status = "disabled";
+		/* pinctrl-0 = <&lcd_cs>; */
+		ports {
+			panel_in_lvds: endpoint {
+				remote-endpoint = <&lvds_out_panel>;
+			};
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		drm_logo: drm-logo@00000000 {
+			compatible = "rockchip,drm-logo";
+			reg = <0x0 0x0 0x0 0x0>;
+		};
+	};
+};
+
+&display_subsystem {
+	status = "disabled";
+	ports = <&vopb_out>, <&vopl_out>;
+	logo-memory-region = <&drm_logo>;
+
+	route {
+		route_lvds: route-lvds {
+			status = "disabled";
+			logo,uboot = "logo.bmp";
+			logo,kernel = "logo_kernel.bmp";
+			logo,mode = "center";
+			charge_logo,mode = "center";
+			connect = <&vopb_out_lvds>;
+		};
+	};
+};
+
+&lvds {
+	status = "disabled";
+	ports {
+		lvds_out: port@1 {
+			reg = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			lvds_out_panel: endpoint@0 {
+				reg = <0>;
+				remote-endpoint = <&panel_in_lvds>;
+			};
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/rockchip/px30-evb-ddr3-v10.dts b/arch/arm64/boot/dts/rockchip/px30-evb-ddr3-v10.dts
new file mode 100644
index 000000000000..e05e6d2b692d
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/px30-evb-ddr3-v10.dts
@@ -0,0 +1,9 @@
+/*
+ * Copyright (c) 2017 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+ */
+
+/dts-v1/;
+#include "px30.dtsi"
+#include "px30-android.dtsi"
diff --git a/arch/arm64/boot/dts/rockchip/px30-evb-ddr4-v10.dts b/arch/arm64/boot/dts/rockchip/px30-evb-ddr4-v10.dts
new file mode 100644
index 000000000000..e05e6d2b692d
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/px30-evb-ddr4-v10.dts
@@ -0,0 +1,9 @@
+/*
+ * Copyright (c) 2017 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+ */
+
+/dts-v1/;
+#include "px30.dtsi"
+#include "px30-android.dtsi"
diff --git a/arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dts b/arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dts
new file mode 100644
index 000000000000..9ac30d58a2cd
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dts
@@ -0,0 +1,9 @@
+/*
+ * Copyright (c) 2017 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+ */
+
+/dts-v1/;
+#include "rk3326.dtsi"
+#include "px30-android.dtsi"
diff --git a/arch/arm64/boot/dts/rockchip/rk3326-evb-lp3-v10.dts b/arch/arm64/boot/dts/rockchip/rk3326-evb-lp3-v10.dts
new file mode 100644
index 000000000000..6539bc109561
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3326-evb-lp3-v10.dts
@@ -0,0 +1,136 @@
+/*
+ * Copyright (c) 2017 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+ */
+
+/dts-v1/;
+#include "rk3326.dtsi"
+#include "px30-android.dtsi"
+
+&display_subsystem {
+	status = "okay";
+};
+
+&lvds_panel {
+	compatible ="simple-panel";
+	bus-format = <MEDIA_BUS_FMT_RGB666_1X18>;
+	//backlight = <&backlight>;
+	//enable-gpios = <&gpio7 4 GPIO_ACTIVE_HIGH>;
+	//delay,disable = <10>;
+	//power-supply = <&vcc_lcd>;
+	rockchip,data-mapping = "jeida";
+	rockchip,data-width = <24>;
+	rockchip,output = "lvds";
+	status = "okay";
+
+	display-timings {
+		native-mode = <&timing0>;
+		timing0: timing0 {
+			clock-frequency = <71000000>;
+			hactive = <800>;
+			vactive = <1280>;
+			hback-porch = <100>;
+			hfront-porch = <18>;
+			vback-porch = <8>;
+			vfront-porch = <6>;
+			hsync-len = <10>;
+			vsync-len = <2>;
+			hsync-active = <0>;
+			vsync-active = <0>;
+			de-active = <0>;
+			pixelclk-active = <0>;
+		};
+	};
+};
+
+&lvds {
+	pinctrl-names = "lcdc";
+	pinctrl-0 = <&lcdc_lcdc>;
+
+	status = "okay";
+};
+
+&vopb {
+	status = "okay";
+};
+
+&vopb_mmu {
+	status = "okay";
+};
+
+&vopl {
+	status = "okay";
+};
+
+&vopl_mmu {
+	status = "okay";
+};
+
+&pinctrl {
+	lcdc {
+		lcdc_lcdc: lcdc-ctl {
+			rockchip,pins =
+				/* depend on hardware design */
+				/* den */
+				<3 RK_PA3 RK_FUNC_1 &pcfg_pull_none>,
+				/* vsync */
+				<3 RK_PA2 RK_FUNC_1 &pcfg_pull_none>,
+				/* hsync */
+				<3 RK_PA1 RK_FUNC_1 &pcfg_pull_none>,
+				/* dclk */
+				<3 RK_PA0 RK_FUNC_1 &pcfg_pull_none>,
+				/* data3 */
+				<3 RK_PA7 RK_FUNC_1 &pcfg_pull_none>,
+				/* data2 */
+				<3 RK_PA6 RK_FUNC_1 &pcfg_pull_none>,
+				/* data1 */
+				<3 RK_PA5 RK_FUNC_1 &pcfg_pull_none>,
+				/* data0 */
+				<3 RK_PA4 RK_FUNC_1 &pcfg_pull_none>,
+
+				/* data7 */
+				<3 RK_PB3 RK_FUNC_1 &pcfg_pull_none>,
+				/* data6 */
+				<3 RK_PB2 RK_FUNC_1 &pcfg_pull_none>,
+				/* data5 */
+				<3 RK_PB1 RK_FUNC_1 &pcfg_pull_none>,
+				/* data4 */
+				<3 RK_PB0 RK_FUNC_1 &pcfg_pull_none>,
+				/* data11 */
+				<3 RK_PB7 RK_FUNC_1 &pcfg_pull_none>,
+				/* data10 */
+				<3 RK_PB6 RK_FUNC_1 &pcfg_pull_none>,
+				/* data9 */
+				<3 RK_PB5 RK_FUNC_1 &pcfg_pull_none>,
+				/* data8 */
+				<3 RK_PB4 RK_FUNC_1 &pcfg_pull_none>,
+
+				/* data15 */
+				<3 RK_PC3 RK_FUNC_1 &pcfg_pull_none>,
+				/* data14 */
+				<3 RK_PC2 RK_FUNC_1 &pcfg_pull_none>,
+				/* data13 */
+				<3 RK_PC1 RK_FUNC_1 &pcfg_pull_none>,
+				/* data12 */
+				<3 RK_PC0 RK_FUNC_1 &pcfg_pull_none>,
+				/* data19 */
+				<3 RK_PC7 RK_FUNC_1 &pcfg_pull_none>,
+				/* data18 */
+				<3 RK_PC6 RK_FUNC_1 &pcfg_pull_none>,
+				/* data17 */
+				<3 RK_PC5 RK_FUNC_1 &pcfg_pull_none>,
+				/* data16 */
+				<3 RK_PC4 RK_FUNC_1 &pcfg_pull_none>,
+
+				/* data23 */
+				<3 RK_PD3 RK_FUNC_1 &pcfg_pull_none>,
+				/* data22 */
+				<3 RK_PD2 RK_FUNC_1 &pcfg_pull_none>,
+				/* data21 */
+				<3 RK_PD1 RK_FUNC_1 &pcfg_pull_none>,
+				/* data20 */
+				<3 RK_PD0 RK_FUNC_1 &pcfg_pull_none>;
+		};
+	};
+};
-- 
2.35.3

