Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Thu Sep 15 12:47:02 2016
| Host         : RavishM-T440p running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    46 |
| Minimum Number of register sites lost to control set restrictions |    74 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           35 |
| Yes          | No                    | No                     |              36 |           15 |
| Yes          | No                    | Yes                    |             256 |           64 |
| Yes          | Yes                   | No                     |             729 |          309 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                            Enable Signal                                                           |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 |                                                                                                                                    |                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O3                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_rd_data_sm_cs[3]_i_1                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O3                                           |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                    | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                     |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/n_0_web[3]_i_1                                                                                      |                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                         | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/n_0_data_transfer_counter[5]_i_1                                                                    | reset_counter_IBUF                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0_en_clk |                                                                                                                                    |                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk |                                                                                                                                    |                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk |                                                                                                                                    |                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk |                                                                                                                                    |                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0_en_clk |                                                                                                                                    |                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0_en_clk |                                                                                                                                    |                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk |                                                                                                                                    |                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 |                                                                                                                                    | reset_counter_IBUF                                                                                                                              |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/O5                                           |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/n_0_Addr_Counters[0].MUXCY_L_I_i_2 |                                                                                                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O3                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RID_SNG.axi_rid_int[11]_i_2         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RID_SNG.axi_rid_int[11]_i_1                      |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O3                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O3                                           |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 |                6 |             32 |
|                                                                 | en_counter_IBUF                                                                                                                    | reset_counter_IBUF                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O3                                           |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out7                             | en_counter_IBUF                                                                                                                    | reset_counter_IBUF                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                               |                                                                                                                                                 |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out6                             | en_counter_IBUF                                                                                                                    | reset_counter_IBUF                                                                                                                              |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out5                             | en_counter_IBUF                                                                                                                    | reset_counter_IBUF                                                                                                                              |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out4                             | en_counter_IBUF                                                                                                                    | reset_counter_IBUF                                                                                                                              |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out3                             | en_counter_IBUF                                                                                                                    | reset_counter_IBUF                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_1                                                                           | reset_counter_IBUF                                                                                                                              |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/n_0_data_ref_ch5[31]_i_1                                                                            | reset_counter_IBUF                                                                                                                              |               16 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                             | design_1_i/freq_counter_0/inst/web1                                                                                                | reset_counter_IBUF                                                                                                                              |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                             | design_1_i/freq_counter_0/inst/web1                                                                                                | reset_counter_IBUF                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/web1                                                                                                | reset_counter_IBUF                                                                                                                              |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_2                                                                                    | design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_1                                                                                                 |               20 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O3                                           |               22 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                    |                                                                                                                                                 |               16 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1                                                                            | reset_counter_IBUF                                                                                                                              |               35 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1                                                                            | reset_counter_IBUF                                                                                                                              |               27 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1                                                                            | reset_counter_IBUF                                                                                                                              |               31 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/n_0_data_ref_ch2[31]_i_1                                                                            | reset_counter_IBUF                                                                                                                              |               33 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/n_0_data_ref_ch8[31]_i_1                                                                            | reset_counter_IBUF                                                                                                                              |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/n_0_data_ref_ch1[31]_i_1                                                                            | reset_counter_IBUF                                                                                                                              |               36 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                 | design_1_i/freq_counter_0/inst/n_0_data_ref_ch7[31]_i_1                                                                            | reset_counter_IBUF                                                                                                                              |               30 |             64 |
+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


