# <p style='text-align:center;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:20px;margin-top:60px'>PPT (22 in total)</p> {ignore=true}

##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>1. Introduction</p>

>
>>1. A brief description of the course
>
>>2. The User to Circuits stack
>
>>3. An introduction to the Von Neumann architecture and the Fetch-Decode-Execute cycle
>
>>4. Why use binary (issues with using mechanical parts or analogical signals discretized into more than two values)
>
>>5. What we can do with two values (a bit)
>
>>6. What data we can represent (a brief introduction)
>
>>7. Switching functions (functions that take n binary inputs and return m binary output)


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>2. Transistors and Logic gatesFile</p>

>
>>A very basic introduction to electricity; Transistors; Logic gates
Topics explored:
>
>>1. A brief summary of the previous class
>
>>2. An introduction to electricity (Current, Voltage, Power)
>
>>3. Transistors
>
>>4. Building Logic Gates with transistors
>
>>5. Representing a bit using Logic Gates (SR-Latch and D-Latch)
>
>>6. Functional Completeness (and why we shouldn't build logic gates based on only one boolean operator)


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>3. Tutorial 1</p>

>
>>The first tutorial covering exercises from the first two lectures.
The topics included in this tutorial are:
>
>>1. A brief review of the first two lectures.
>
>>2. Data representation exercises.
>
>>3. Adding and substracting exercises.
>
>>4. How to multiply and divide by two using shift.
>
>>5. The Russian Peasent algorithm to multiply two unsigned numbers.
>
>>6. Circuits and truth tables exercises (these were only shown, and will be left for next lecture).
>
>>7. Boolean Algebra Axioms.
>
>>8. Circuits: getting the formula that represents a circuit and simplifying a circuit (these were only shown, and will be left for next lecture).
>
>>9. Transistors, getting the logic gate or circuit represented by an electrical diagram. (these were only shown, and will be left for next lecture).


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>4. ALU</p>

>
>>In this class we discusses some excercises we missed from the tutorial; we also discussed about how to construct an ALU.
The topics covered in this lecture are:
>
>>1. Execercises missed from the last tutorial.
>
>>2.Bit and byte representation with a D-Latch.
>
>>3. Memory types (SISO, PISO, SIPO, PIPO).
>
>>4. Making a counter using a clock and several D-Latches in sequence.
>
>>5. How to build logical operators (AND, OR, XOR, etc) in an ALU of 4 bits.
>
>>6. Half Adder.
>
>>7. Full Adder.
>
>>8. Building the ADD operator in an ALU of 4 bits.


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>5. Subtraction and multiplication</p>

>
>>In this lecture we saw these topics:
>
>>1. A brief summary of previous class.
>
>>2. A substraction algorithm at the ALU level..
>
>>3. A multiplication algorithm at the ALU level.


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>6. Tutorial 2</p>

>
>>In this tutorial we made exercises comprising these topics:
>
>>1. Multiplication using the Russian Peasant algorithm.
>
>>2. Multiplication using the ALU algorithm (positive numbers).
>
>>3. Multiplying using the ALU algorithm (negative numbers).
>
>>4. Circuits and logic formulas.
>
>>5. Division algorithm using the ALU (introduction).


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>7. Mult Booth, Division, and Combinatorial Circuits</p>

>
>>In this class we saw the following topics:
>
>>1. A brief summary of the previous class, including a step by step algorithm to multiply positive and negative numbers using the ALU.
>
>>2. Booth representation and multiplication algorithm.
>
>>3. Division algorithm used by the ALU, and a step by step description.
>
>>4. Boolean logic.
>
>>5. Minterm and Maxterm.
>
>>6. Circuit drawing was left for the next class.


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>8. Bubble Pushing, Karnaugh Maps, and Sequential Logic</p>

>
>>In this class we saw the following topics:
>
>>1. A brief review of previous class.
>
>>2. Using the Bubble Pushing technique to simplify circuits.
>
>>3. An introduction to Karnaugh Maps to simplify logic formulas (we only saw the simpler version of these maps).
>
>>4. Sequential Logic, a brief introduction and the notions of synchronous and asynchronous circuits.


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>9. Tutorial 3</p>

>
>>In this class we saw the following topics:
>
>>1. A brief review of previous class.
>
>>2. Registers.
>
>>3. Enabled Flip-Flop.
>
>>4. Resettable Flip-Flops
>
>>5. Race conditions.
>
>>6. Synchronous Sequential Circuits.


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>10. Tutorial 4</p>
>
>>Tutorial 4, in this class we saw the following topics:
>
>>1. Bubble pushing and Karnaugh Maps, simplifying circuits.
>
>>2. Synchronous sequential circuits.
>
>>3. Multiplication and Division.
>
>>4. Moore and Mealy state machines.


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>11. Floating Point, representation and operations</p>

>
>>In this class we saw the following topics:
>
>>1. Errata of integer multiplication algorithm (carry starts with 0).
>
>>2. Integer multiplication and division (exercises from last tutorial).
>
>>3. Moore and Mealy machines (exercises from last tutorial).
>
>>4. Real numbers, how to represent them.
>
>>5. Fixed point representation.
>
>>6. Floating point representation.
>
>>7. Additions/Subtraction and Multiplication/Division on >
>
>>8. floating point numbers.


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>12. Error correction and detection - Part 1</p>

>
>>In this class we saw the following topics:
>
>>1. A brief review of previous class, specifically fixed and floating point.
>
>>2. Error correction and detection by redundancy (N-Majority).
>
>>3. Parity bit (odd and even parity).
>
>>4. Parity interleaving.
>
>>5. Checksum.
>
>>6. Cyclic Redundancy Check (CRC).


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>13. Error correction and detection - Part 2</p>

>
>>In this class we saw the following topics:
>
>>1. A brief recap of previous class.
>
>>2. Data and valid words.
>
>>3. Hamming distance for words and code.
>
>>4. Hamming code.
>
>>5. Convolution algorithms.
>
>>6. Solomon-Reed algorithm.


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>14. Introduction to Assembly - Part 1</p>

>
>>In this class we started with an introduction to assembly with the following topics
>
>>1. The path between an executable program down to system functions.
>
>>2. How a process is mapped into memory
>
>>3. The stack (Stacks frames composition)
>
>>4. Values, memory, and registers
>
>>5. Basic operators: moving data, logical, and arithmetical operators


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>15. Introduction to Assembly - Part 2</p>

>
>>In this class we continued with an introduction to assembly with the following topic
>
>>1. How to translate control-flow statements (if-then-else, while, for, and do-while) into using only if-then and goto.
>
>>2. The main components of a function and how these related to registers and the stack.
>
>>3. A simple assembly demo (attached as a separate file).


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>16. Microcode</p>

>
>>In this class we saw the following topics:>
>
>>1. A brief review on assembly.
>
>>2. A brief review on the Vonn Neumann architecture.
>
>>3. A last demo on assembly.
>
>>4. Implementing assembly instructions, hardwired vs microprogrammed CPUs
>
>>5. An intro to CPUSim.


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>17. CPUSim and Pipeline</p>

>
>>In this class we saw the following topics:
>
>>1. A brief summary of previous class.
>
>>2. The Fetch-Decode-Execute steps in more detailed.
>
>>3. Introduced Program Counter, Instruction Register, Memory Address Register, and Memory Data Register, and how each of these registers are used for the Fetch-Decode-Execute steps.
>
>>4. Reviewed again the differences between CISC and RISC architectures.
>
>>5. Showed a demo of CPUSim, the tool we will use to work on microcode.
>
>>6. Pipeline is also a topic on these slides but time run out so we didn't manage to see it during class (left for next class).



##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>18. Pipeline and memory</p>

>
>>In this class we saw the following topics:
>
>>1. A brief summary of previous class.
>
>>2. We again saw in detail the Fetch-Decode-Execute steps.
>
>>3. Pipeline, how the sub-steps on the Fetch-Decode-Execute cycle can be executed in parallel, and what problems arise when doing it.
>
>>4. Memory:
a) Random Access Memory, having all words consecutively and using a memory array. 
b) Static Random Access Memory and Dynamic Random Access Memory. 
c) RAM vs ROM (Read Only Memory).


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>19. Cache</p>

>
>>In this class we saw the following topics:
>
>>1. A review of previous class.
>
>>2. Cache, what it is and three ways of managing it:
a) Direct Mapping
b) Full Associative
c) Set-Associative


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>20. Virtual Memory - Cache - CPUSim revisited</p>

>
>>In this class we covered the following topics:
>
>>1. A review on Cache.
>
>>2. Virtual Memory.
>
>>3. Started a revisit on assembly topics that will be required to use CPUSim.


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>21. Course Integration Part 1</p>

>
>>In this class we started to integrate several topics seen during the course:
>
>>1. The compilation phases (Preprocessing, compilation, assembling, linking).
>
>>2. Executing code, starting with assembly, going through the fetch-decode-execute cycle.
>
>>3. How to get the instruction from memory (Virtual -> Physical -> Cache).


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>22. Course Integration Part 2</p>

>
>>In this class we continued to integrate several topics seen during the course:
>
>>1. From Virtual Memory to Cache.
>
>>2. How RAM is constructed (2D, 3D, down to flip-flops).
>
>>3. The ALU, how to subtract.
>
>>4. Transistors, nMos, pMos, and cMos.


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>Memory Summary</p>


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>Ass 1,2,3</p>


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>Some theoretical questions (ChatGPT)</p>


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>Some exercises of error detection/correction and memory</p>


##### <p style='text-align:center;font-size:19px;font-family:Verdana;font-weight:1000;background-color:#afeeee;vertical-align:middle;padding:0px;margin-top:0px'>Some theoretical questions (first half of the course)</p>

