-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_we0 : OUT STD_LOGIC;
    C_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.276500,HLS_SYN_LAT=820162,HLS_SYN_TPT=none,HLS_SYN_MEM=22,HLS_SYN_DSP=0,HLS_SYN_FF=809,HLS_SYN_LUT=1585,HLS_VERSION=2025_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (52 downto 0) := "00000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (52 downto 0) := "00000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (52 downto 0) := "00000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (52 downto 0) := "00000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (52 downto 0) := "00000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (52 downto 0) := "00000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (52 downto 0) := "00001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (52 downto 0) := "00010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (52 downto 0) := "00100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (52 downto 0) := "01000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (52 downto 0) := "10000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv25_4000 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln11_fu_283_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln11_reg_1080 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_4_fu_293_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_4_reg_1085 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln16_fu_312_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln16_reg_1101 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal conv_i362_fu_396_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal conv_i362_reg_1111 : STD_LOGIC_VECTOR (37 downto 0);
    signal row_sum_fu_462_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln25_fu_476_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln25_reg_1124 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln26_1_fu_491_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_1_reg_1129 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln31_fu_623_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln31_reg_1147 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal zext_ln31_fu_629_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln31_reg_1152 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln36_fu_639_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln36_reg_1161 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal sext_ln45_fu_731_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln45_reg_1171 : STD_LOGIC_VECTOR (40 downto 0);
    signal col_sum_fu_797_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal add_ln45_fu_811_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln45_reg_1184 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal zext_ln46_1_fu_834_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_1_reg_1189 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln46_3_fu_1062_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln46_3_reg_1199 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal j_1_reg_201 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln11_fu_277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_212 : STD_LOGIC_VECTOR (23 downto 0);
    signal j_2_reg_224 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln16_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal i_1_reg_235 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln31_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_17_reg_246 : STD_LOGIC_VECTOR (23 downto 0);
    signal i_2_reg_258 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln36_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal zext_ln17_1_fu_327_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln25_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln37_fu_662_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln45_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_130 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal j_fu_134 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal A_ce0_local : STD_LOGIC;
    signal A_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_we0_local : STD_LOGIC;
    signal select_ln26_1_fu_605_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_ce0_local : STD_LOGIC;
    signal tmp_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal C_we0_local : STD_LOGIC;
    signal C_ce0_local : STD_LOGIC;
    signal trunc_ln11_fu_289_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln17_fu_318_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln17_2_fu_322_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln21_fu_332_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln21_fu_336_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1_1_fu_342_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_354_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln21_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln21_fu_368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln21_1_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln21_fu_380_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_fu_350_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_1_fu_388_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln17_1_fu_404_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln17_fu_408_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln17_1_fu_404_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln17_fu_400_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln17_1_fu_414_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln17_fu_408_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_fu_420_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln17_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln17_1_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln17_fu_454_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln26_fu_482_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln26_fu_486_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_508_p0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_fu_508_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_508_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_10_fu_533_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_12_fu_525_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_1_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_513_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln26_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln26_1_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_1_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_1_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_2_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_fu_591_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln26_fu_521_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln36_fu_645_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_649_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln37_2_fu_657_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_667_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln41_fu_683_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_5_fu_689_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln41_fu_699_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_709_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_675_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln41_1_fu_703_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln41_1_fu_719_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_fu_723_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln37_1_fu_739_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln37_fu_743_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_1_fu_739_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln37_fu_735_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln37_1_fu_749_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln37_fu_743_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_8_fu_755_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_763_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln37_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln37_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln37_1_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln37_fu_789_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln45_fu_817_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_821_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln46_1_fu_829_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln46_fu_847_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln46_fu_847_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln46_1_fu_852_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_15_fu_874_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_fu_864_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln46_fu_890_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln46_fu_894_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_fu_900_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_882_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_928_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_944_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln46_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_2_fu_960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_920_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_1_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_1_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_fu_966_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_2_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_3_fu_1012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_1_fu_986_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_2_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_4_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_2_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_4_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_3_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_5_fu_1042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_1_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_2_fu_1048_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_508_ap_start : STD_LOGIC;
    signal grp_fu_508_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (52 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sdiv_38ns_24s_38_42_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (37 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component top_kernel_mul_24s_17s_41_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component top_kernel_tmp_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    tmp_U : component top_kernel_tmp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_address0_local,
        ce0 => tmp_ce0_local,
        we0 => tmp_we0_local,
        d0 => select_ln26_1_fu_605_p3,
        q0 => tmp_q0);

    sdiv_38ns_24s_38_42_seq_1_U1 : component top_kernel_sdiv_38ns_24s_38_42_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 42,
        din0_WIDTH => 38,
        din1_WIDTH => 24,
        dout_WIDTH => 38)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_508_ap_start,
        done => grp_fu_508_ap_done,
        din0 => grp_fu_508_p0,
        din1 => grp_fu_508_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_508_p2);

    mul_24s_17s_41_1_1_U2 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_q0,
        din1 => mul_ln46_fu_847_p1,
        dout => mul_ln46_fu_847_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    empty_17_reg_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
                empty_17_reg_246 <= col_sum_fu_797_p3;
            elsif (((icmp_ln31_fu_617_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
                empty_17_reg_246 <= ap_const_lv24_0;
            end if; 
        end if;
    end process;

    empty_reg_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                empty_reg_212 <= row_sum_fu_462_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln11_fu_277_p2 = ap_const_lv1_0))) then 
                empty_reg_212 <= ap_const_lv24_0;
            end if; 
        end if;
    end process;

    i_1_reg_235_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
                i_1_reg_235 <= add_ln36_reg_1161;
            elsif (((icmp_ln31_fu_617_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
                i_1_reg_235 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    i_2_reg_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
                i_2_reg_258 <= add_ln45_reg_1184;
            elsif (((icmp_ln36_fu_633_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
                i_2_reg_258 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    i_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_130 <= ap_const_lv9_0;
            elsif (((icmp_ln25_fu_470_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_fu_130 <= add_ln11_reg_1080;
            end if; 
        end if;
    end process;

    j_1_reg_201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_1_reg_201 <= add_ln16_reg_1101;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln11_fu_277_p2 = ap_const_lv1_0))) then 
                j_1_reg_201 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_2_reg_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
                j_2_reg_224 <= add_ln25_reg_1124;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln16_fu_306_p2 = ap_const_lv1_1))) then 
                j_2_reg_224 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln11_fu_277_p2 = ap_const_lv1_1))) then 
                j_fu_134 <= ap_const_lv7_0;
            elsif (((icmp_ln45_fu_805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                j_fu_134 <= add_ln31_reg_1147;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln11_reg_1080 <= add_ln11_fu_283_p2;
                    tmp_4_reg_1085(13 downto 6) <= tmp_4_fu_293_p3(13 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln16_reg_1101 <= add_ln16_fu_312_p2;
                conv_i362_reg_1111 <= conv_i362_fu_396_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln25_reg_1124 <= add_ln25_fu_476_p2;
                    zext_ln26_1_reg_1129(13 downto 0) <= zext_ln26_1_fu_491_p1(13 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                add_ln31_reg_1147 <= add_ln31_fu_623_p2;
                    zext_ln31_reg_1152(6 downto 0) <= zext_ln31_fu_629_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                add_ln36_reg_1161 <= add_ln36_fu_639_p2;
                sext_ln45_reg_1171 <= sext_ln45_fu_731_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                add_ln45_reg_1184 <= add_ln45_fu_811_p2;
                    zext_ln46_1_reg_1189(13 downto 0) <= zext_ln46_1_fu_834_p1(13 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                select_ln46_3_reg_1199 <= select_ln46_3_fu_1062_p3;
            end if;
        end if;
    end process;
    tmp_4_reg_1085(5 downto 0) <= "000000";
    zext_ln26_1_reg_1129(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    zext_ln31_reg_1152(13 downto 7) <= "0000000";
    zext_ln46_1_reg_1189(63 downto 14) <= "00000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state51, icmp_ln11_fu_277_p2, icmp_ln16_fu_306_p2, icmp_ln31_fu_617_p2, icmp_ln36_fu_633_p2, icmp_ln25_fu_470_p2, icmp_ln45_fu_805_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln11_fu_277_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln16_fu_306_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln25_fu_470_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state48 => 
                if (((icmp_ln31_fu_617_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state49 => 
                if (((icmp_ln36_fu_633_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state51 => 
                if (((icmp_ln45_fu_805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    A_address0 <= A_address0_local;

    A_address0_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, zext_ln26_1_fu_491_p1, zext_ln17_1_fu_327_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            A_address0_local <= zext_ln26_1_fu_491_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_address0_local <= zext_ln17_1_fu_327_p1(14 - 1 downto 0);
        else 
            A_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    A_ce0 <= A_ce0_local;

    A_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            A_ce0_local <= ap_const_logic_1;
        else 
            A_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_address0 <= zext_ln46_1_reg_1189(14 - 1 downto 0);
    C_ce0 <= C_ce0_local;

    C_ce0_local_assign_proc : process(ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            C_ce0_local <= ap_const_logic_1;
        else 
            C_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_d0 <= select_ln46_3_reg_1199;
    C_we0 <= C_we0_local;

    C_we0_local_assign_proc : process(ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            C_we0_local <= ap_const_logic_1;
        else 
            C_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln11_fu_283_p2 <= std_logic_vector(unsigned(i_fu_130) + unsigned(ap_const_lv9_1));
    add_ln16_fu_312_p2 <= std_logic_vector(unsigned(j_1_reg_201) + unsigned(ap_const_lv7_1));
    add_ln17_1_fu_414_p2 <= std_logic_vector(signed(sext_ln17_1_fu_404_p1) + signed(sext_ln17_fu_400_p1));
    add_ln17_2_fu_322_p2 <= std_logic_vector(unsigned(tmp_4_reg_1085) + unsigned(zext_ln17_fu_318_p1));
    add_ln17_fu_408_p0 <= A_q0;
    add_ln17_fu_408_p2 <= std_logic_vector(signed(add_ln17_fu_408_p0) + signed(empty_reg_212));
    add_ln21_fu_336_p2 <= std_logic_vector(signed(sext_ln21_fu_332_p1) + signed(ap_const_lv25_4000));
    add_ln25_fu_476_p2 <= std_logic_vector(unsigned(j_2_reg_224) + unsigned(ap_const_lv7_1));
    add_ln26_fu_486_p2 <= std_logic_vector(unsigned(tmp_4_reg_1085) + unsigned(zext_ln26_fu_482_p1));
    add_ln31_fu_623_p2 <= std_logic_vector(unsigned(j_fu_134) + unsigned(ap_const_lv7_1));
    add_ln36_fu_639_p2 <= std_logic_vector(unsigned(i_1_reg_235) + unsigned(ap_const_lv9_1));
    add_ln37_1_fu_749_p2 <= std_logic_vector(signed(sext_ln37_1_fu_739_p1) + signed(sext_ln37_fu_735_p1));
    add_ln37_2_fu_657_p2 <= std_logic_vector(unsigned(tmp_s_fu_649_p3) + unsigned(zext_ln31_reg_1152));
    add_ln37_fu_743_p0 <= tmp_q0;
    add_ln37_fu_743_p2 <= std_logic_vector(signed(add_ln37_fu_743_p0) + signed(empty_17_reg_246));
    add_ln45_fu_811_p2 <= std_logic_vector(unsigned(i_2_reg_258) + unsigned(ap_const_lv9_1));
    add_ln46_1_fu_829_p2 <= std_logic_vector(unsigned(tmp_13_fu_821_p3) + unsigned(zext_ln31_reg_1152));
    add_ln46_fu_894_p2 <= std_logic_vector(unsigned(trunc_ln2_fu_864_p4) + unsigned(zext_ln46_fu_890_p1));
    and_ln17_fu_442_p2 <= (xor_ln17_fu_436_p2 and tmp_3_fu_428_p3);
    and_ln21_fu_368_p2 <= (xor_ln21_fu_362_p2 and tmp_1_fu_354_p3);
    and_ln26_1_fu_585_p2 <= (tmp_11_fu_513_p3 and or_ln26_1_fu_579_p2);
    and_ln26_fu_567_p2 <= (xor_ln26_fu_561_p2 and or_ln26_fu_555_p2);
    and_ln37_fu_777_p2 <= (xor_ln37_fu_771_p2 and tmp_9_fu_763_p3);
    and_ln46_1_fu_980_p2 <= (xor_ln46_1_fu_974_p2 and icmp_ln46_fu_938_p2);
    and_ln46_2_fu_994_p2 <= (icmp_ln46_1_fu_954_p2 and and_ln46_fu_914_p2);
    and_ln46_3_fu_1018_p2 <= (xor_ln46_3_fu_1012_p2 and or_ln46_fu_1006_p2);
    and_ln46_4_fu_1024_p2 <= (tmp_17_fu_900_p3 and select_ln46_1_fu_986_p3);
    and_ln46_5_fu_1042_p2 <= (xor_ln46_4_fu_1036_p2 and tmp_14_fu_856_p3);
    and_ln46_fu_914_p2 <= (xor_ln46_fu_908_p2 and tmp_16_fu_882_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state48, icmp_ln31_fu_617_p2)
    begin
        if (((icmp_ln31_fu_617_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state48, icmp_ln31_fu_617_p2)
    begin
        if (((icmp_ln31_fu_617_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_fu_797_p3 <= 
        select_ln37_fu_789_p3 when (xor_ln37_1_fu_783_p2(0) = '1') else 
        add_ln37_fu_743_p2;
        conv_i362_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(denom_1_fu_388_p3),38));

    denom_1_fu_388_p3 <= 
        select_ln21_fu_380_p3 when (xor_ln21_1_fu_374_p2(0) = '1') else 
        denom_fu_350_p1;
    denom_fu_350_p1 <= add_ln21_fu_336_p2(24 - 1 downto 0);

    grp_fu_508_ap_start_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_508_ap_start <= ap_const_logic_1;
        else 
            grp_fu_508_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_508_p0 <= (A_q0 & ap_const_lv14_0);
    grp_fu_508_p1 <= conv_i362_reg_1111(24 - 1 downto 0);
    icmp_ln11_fu_277_p2 <= "1" when (i_fu_130 = ap_const_lv9_100) else "0";
    icmp_ln16_fu_306_p2 <= "1" when (j_1_reg_201 = ap_const_lv7_40) else "0";
    icmp_ln25_fu_470_p2 <= "1" when (j_2_reg_224 = ap_const_lv7_40) else "0";
    icmp_ln26_1_fu_549_p2 <= "0" when (tmp_10_fu_533_p4 = ap_const_lv14_0) else "1";
    icmp_ln26_fu_543_p2 <= "0" when (tmp_10_fu_533_p4 = ap_const_lv14_3FFF) else "1";
    icmp_ln31_fu_617_p2 <= "1" when (j_fu_134 = ap_const_lv7_40) else "0";
    icmp_ln36_fu_633_p2 <= "1" when (i_1_reg_235 = ap_const_lv9_100) else "0";
    icmp_ln45_fu_805_p2 <= "1" when (i_2_reg_258 = ap_const_lv9_100) else "0";
    icmp_ln46_1_fu_954_p2 <= "1" when (tmp_20_fu_944_p4 = ap_const_lv3_7) else "0";
    icmp_ln46_2_fu_960_p2 <= "1" when (tmp_20_fu_944_p4 = ap_const_lv3_0) else "0";
    icmp_ln46_fu_938_p2 <= "1" when (tmp_19_fu_928_p4 = ap_const_lv2_3) else "0";
    mul_ln46_fu_847_p1 <= sext_ln45_reg_1171(17 - 1 downto 0);
    or_ln26_1_fu_579_p2 <= (xor_ln26_1_fu_573_p2 or icmp_ln26_fu_543_p2);
    or_ln26_2_fu_599_p2 <= (and_ln26_fu_567_p2 or and_ln26_1_fu_585_p2);
    or_ln26_fu_555_p2 <= (tmp_12_fu_525_p3 or icmp_ln26_1_fu_549_p2);
    or_ln46_1_fu_1056_p2 <= (and_ln46_5_fu_1042_p2 or and_ln46_3_fu_1018_p2);
    or_ln46_2_fu_1030_p2 <= (and_ln46_4_fu_1024_p2 or and_ln46_2_fu_994_p2);
    or_ln46_fu_1006_p2 <= (xor_ln46_2_fu_1000_p2 or tmp_17_fu_900_p3);
    row_sum_fu_462_p3 <= 
        select_ln17_fu_454_p3 when (xor_ln17_1_fu_448_p2(0) = '1') else 
        add_ln17_fu_408_p2;
    scale_fu_723_p3 <= 
        sub_ln41_1_fu_703_p2 when (tmp_7_fu_675_p3(0) = '1') else 
        zext_ln41_1_fu_719_p1;
    select_ln17_fu_454_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln17_fu_442_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln21_fu_380_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln21_fu_368_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln26_1_fu_605_p3 <= 
        select_ln26_fu_591_p3 when (or_ln26_2_fu_599_p2(0) = '1') else 
        trunc_ln26_fu_521_p1;
    select_ln26_fu_591_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln26_fu_567_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln37_fu_789_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln37_fu_777_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln46_1_fu_986_p3 <= 
        and_ln46_1_fu_980_p2 when (and_ln46_fu_914_p2(0) = '1') else 
        icmp_ln46_1_fu_954_p2;
    select_ln46_2_fu_1048_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln46_3_fu_1018_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln46_3_fu_1062_p3 <= 
        select_ln46_2_fu_1048_p3 when (or_ln46_1_fu_1056_p2(0) = '1') else 
        add_ln46_fu_894_p2;
    select_ln46_fu_966_p3 <= 
        icmp_ln46_1_fu_954_p2 when (and_ln46_fu_914_p2(0) = '1') else 
        icmp_ln46_2_fu_960_p2;
    sext_ln17_1_fu_404_p0 <= A_q0;
        sext_ln17_1_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln17_1_fu_404_p0),25));

        sext_ln17_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_reg_212),25));

        sext_ln21_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_reg_212),25));

    sext_ln37_1_fu_739_p0 <= tmp_q0;
        sext_ln37_1_fu_739_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln37_1_fu_739_p0),25));

        sext_ln37_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_17_reg_246),25));

        sext_ln45_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_fu_723_p3),41));

        sext_ln46_1_fu_852_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln46_fu_847_p2),48));

    shl_ln_fu_667_p3 <= (empty_17_reg_246 & ap_const_lv14_0);
    sub_ln41_1_fu_703_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln41_fu_699_p1));
    sub_ln41_fu_683_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln_fu_667_p3));
    tmp_10_fu_533_p4 <= grp_fu_508_p2(37 downto 24);
    tmp_11_fu_513_p3 <= grp_fu_508_p2(37 downto 37);
    tmp_12_fu_525_p3 <= grp_fu_508_p2(23 downto 23);
    tmp_13_fu_821_p3 <= (trunc_ln45_fu_817_p1 & ap_const_lv6_0);
    tmp_14_fu_856_p3 <= sext_ln46_1_fu_852_p1(47 downto 47);
    tmp_15_fu_874_p3 <= sext_ln46_1_fu_852_p1(13 downto 13);
    tmp_16_fu_882_p3 <= sext_ln46_1_fu_852_p1(37 downto 37);
    tmp_17_fu_900_p3 <= add_ln46_fu_894_p2(23 downto 23);
    tmp_18_fu_920_p3 <= sext_ln46_1_fu_852_p1(38 downto 38);
    tmp_19_fu_928_p4 <= mul_ln46_fu_847_p2(40 downto 39);
    tmp_1_1_fu_342_p3 <= add_ln21_fu_336_p2(24 downto 24);
    tmp_1_fu_354_p3 <= add_ln21_fu_336_p2(23 downto 23);
    tmp_20_fu_944_p4 <= mul_ln46_fu_847_p2(40 downto 38);
    tmp_2_fu_420_p3 <= add_ln17_1_fu_414_p2(24 downto 24);
    tmp_3_fu_428_p3 <= add_ln17_fu_408_p2(23 downto 23);
    tmp_4_fu_293_p3 <= (trunc_ln11_fu_289_p1 & ap_const_lv6_0);
    tmp_5_fu_689_p4 <= sub_ln41_fu_683_p2(37 downto 22);
    tmp_6_fu_709_p4 <= empty_17_reg_246(23 downto 8);
    tmp_7_fu_675_p3 <= empty_17_reg_246(23 downto 23);
    tmp_8_fu_755_p3 <= add_ln37_1_fu_749_p2(24 downto 24);
    tmp_9_fu_763_p3 <= add_ln37_fu_743_p2(23 downto 23);

    tmp_address0_local_assign_proc : process(zext_ln26_1_reg_1129, ap_CS_fsm_state49, ap_CS_fsm_state51, zext_ln46_1_fu_834_p1, ap_CS_fsm_state47, zext_ln37_fu_662_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            tmp_address0_local <= zext_ln46_1_fu_834_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            tmp_address0_local <= zext_ln37_fu_662_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            tmp_address0_local <= zext_ln26_1_reg_1129(14 - 1 downto 0);
        else 
            tmp_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_ce0_local_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state51, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            tmp_ce0_local <= ap_const_logic_1;
        else 
            tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_649_p3 <= (trunc_ln36_fu_645_p1 & ap_const_lv6_0);

    tmp_we0_local_assign_proc : process(ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            tmp_we0_local <= ap_const_logic_1;
        else 
            tmp_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln11_fu_289_p1 <= i_fu_130(8 - 1 downto 0);
    trunc_ln26_fu_521_p1 <= grp_fu_508_p2(24 - 1 downto 0);
    trunc_ln2_fu_864_p4 <= mul_ln46_fu_847_p2(37 downto 14);
    trunc_ln36_fu_645_p1 <= i_1_reg_235(8 - 1 downto 0);
    trunc_ln45_fu_817_p1 <= i_2_reg_258(8 - 1 downto 0);
    xor_ln17_1_fu_448_p2 <= (tmp_3_fu_428_p3 xor tmp_2_fu_420_p3);
    xor_ln17_fu_436_p2 <= (tmp_2_fu_420_p3 xor ap_const_lv1_1);
    xor_ln21_1_fu_374_p2 <= (tmp_1_fu_354_p3 xor tmp_1_1_fu_342_p3);
    xor_ln21_fu_362_p2 <= (tmp_1_1_fu_342_p3 xor ap_const_lv1_1);
    xor_ln26_1_fu_573_p2 <= (tmp_12_fu_525_p3 xor ap_const_lv1_1);
    xor_ln26_fu_561_p2 <= (tmp_11_fu_513_p3 xor ap_const_lv1_1);
    xor_ln37_1_fu_783_p2 <= (tmp_9_fu_763_p3 xor tmp_8_fu_755_p3);
    xor_ln37_fu_771_p2 <= (tmp_8_fu_755_p3 xor ap_const_lv1_1);
    xor_ln46_1_fu_974_p2 <= (tmp_18_fu_920_p3 xor ap_const_lv1_1);
    xor_ln46_2_fu_1000_p2 <= (select_ln46_fu_966_p3 xor ap_const_lv1_1);
    xor_ln46_3_fu_1012_p2 <= (tmp_14_fu_856_p3 xor ap_const_lv1_1);
    xor_ln46_4_fu_1036_p2 <= (or_ln46_2_fu_1030_p2 xor ap_const_lv1_1);
    xor_ln46_fu_908_p2 <= (tmp_17_fu_900_p3 xor ap_const_lv1_1);
    zext_ln17_1_fu_327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln17_2_fu_322_p2),64));
    zext_ln17_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_reg_201),14));
    zext_ln26_1_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_fu_486_p2),64));
    zext_ln26_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_2_reg_224),14));
    zext_ln31_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_134),14));
    zext_ln37_fu_662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln37_2_fu_657_p2),64));
    zext_ln41_1_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_709_p4),17));
    zext_ln41_fu_699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_689_p4),17));
    zext_ln46_1_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_1_fu_829_p2),64));
    zext_ln46_fu_890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_874_p3),24));
end behav;
