rc file Version 1.0

[Design]
COMPILE_PATH=/home/ICer/homework/Verilog/UCAS-Advanced_DIC/ch6-8/Prj_2.1/sim/script
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=tb_sqrt 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
