[hls]

clock=10
flow_target=vivado
syn.file=${XF_PROJ_ROOT}/L1/examples/1Dfix_impulse/src/data_path.hpp
syn.file_cflags=${XF_PROJ_ROOT}/L1/examples/1Dfix_impulse/src/data_path.hpp,-I${XF_PROJ_ROOT}/L1/include/hw/vitis_fft/fixed
syn.file=${XF_PROJ_ROOT}/L1/examples/1Dfix_impulse/src/top_module.cpp
syn.file_cflags=${XF_PROJ_ROOT}/L1/examples/1Dfix_impulse/src/top_module.cpp,-I${XF_PROJ_ROOT}/L1/include/hw/vitis_fft/fixed
syn.file=${XF_PROJ_ROOT}/L1/examples/1Dfix_impulse/src/top_module.hpp
syn.file_cflags=${XF_PROJ_ROOT}/L1/examples/1Dfix_impulse/src/top_module.hpp,-I${XF_PROJ_ROOT}/L1/include/hw/vitis_fft/fixed
syn.top=fft_top
tb.file=${XF_PROJ_ROOT}/L1/examples/1Dfix_impulse/src/main.cpp
tb.file_cflags=${XF_PROJ_ROOT}/L1/examples/1Dfix_impulse/src/main.cpp,-I${XF_PROJ_ROOT}/L1/include/hw/vitis_fft/fixed





vivado.flow=${VIVADO_FLOW}
vivado.rtl=verilog


