<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p961" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_961{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_961{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_961{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_961{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_961{left:70px;bottom:1083px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_961{left:360px;bottom:375px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_961{left:70px;bottom:238px;letter-spacing:0.13px;}
#t8_961{left:70px;bottom:213px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_961{left:70px;bottom:196px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_961{left:70px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_961{left:70px;bottom:155px;letter-spacing:-0.14px;word-spacing:-1px;}
#tc_961{left:70px;bottom:138px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#td_961{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#te_961{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tf_961{left:391px;bottom:1065px;letter-spacing:-0.11px;}
#tg_961{left:391px;bottom:1050px;letter-spacing:-0.09px;}
#th_961{left:429px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#ti_961{left:429px;bottom:1050px;letter-spacing:-0.12px;}
#tj_961{left:429px;bottom:1034px;letter-spacing:-0.15px;}
#tk_961{left:502px;bottom:1065px;letter-spacing:-0.12px;}
#tl_961{left:502px;bottom:1050px;letter-spacing:-0.12px;}
#tm_961{left:502px;bottom:1034px;letter-spacing:-0.17px;}
#tn_961{left:586px;bottom:1065px;letter-spacing:-0.13px;}
#to_961{left:75px;bottom:1011px;letter-spacing:-0.11px;}
#tp_961{left:142px;bottom:1018px;}
#tq_961{left:75px;bottom:990px;letter-spacing:-0.15px;}
#tr_961{left:71px;bottom:489px;letter-spacing:-0.14px;}
#ts_961{left:70px;bottom:470px;letter-spacing:-0.11px;}
#tt_961{left:652px;bottom:477px;}
#tu_961{left:666px;bottom:470px;letter-spacing:-0.11px;}
#tv_961{left:85px;bottom:453px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#tw_961{left:85px;bottom:436px;letter-spacing:-0.09px;}
#tx_961{left:191px;bottom:443px;}
#ty_961{left:205px;bottom:436px;letter-spacing:-0.12px;}
#tz_961{left:391px;bottom:1011px;}
#t10_961{left:429px;bottom:1011px;letter-spacing:-0.13px;}
#t11_961{left:502px;bottom:1011px;letter-spacing:-0.19px;}
#t12_961{left:586px;bottom:1011px;letter-spacing:-0.13px;}
#t13_961{left:75px;bottom:967px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_961{left:75px;bottom:946px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t15_961{left:391px;bottom:967px;}
#t16_961{left:429px;bottom:967px;letter-spacing:-0.11px;}
#t17_961{left:502px;bottom:967px;letter-spacing:-0.16px;}
#t18_961{left:586px;bottom:967px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t19_961{left:75px;bottom:923px;letter-spacing:-0.12px;}
#t1a_961{left:75px;bottom:901px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1b_961{left:391px;bottom:923px;}
#t1c_961{left:429px;bottom:923px;letter-spacing:-0.12px;}
#t1d_961{left:502px;bottom:923px;letter-spacing:-0.18px;}
#t1e_961{left:586px;bottom:923px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_961{left:75px;bottom:878px;letter-spacing:-0.13px;}
#t1g_961{left:163px;bottom:879px;letter-spacing:0.11px;}
#t1h_961{left:188px;bottom:878px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1i_961{left:75px;bottom:857px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1j_961{left:391px;bottom:878px;}
#t1k_961{left:429px;bottom:878px;letter-spacing:-0.13px;}
#t1l_961{left:502px;bottom:878px;letter-spacing:-0.17px;}
#t1m_961{left:586px;bottom:878px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1n_961{left:586px;bottom:862px;letter-spacing:-0.12px;}
#t1o_961{left:75px;bottom:834px;letter-spacing:-0.13px;}
#t1p_961{left:75px;bottom:817px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_961{left:75px;bottom:800px;letter-spacing:-0.14px;}
#t1r_961{left:391px;bottom:834px;}
#t1s_961{left:429px;bottom:834px;letter-spacing:-0.11px;}
#t1t_961{left:502px;bottom:834px;letter-spacing:-0.17px;}
#t1u_961{left:502px;bottom:817px;letter-spacing:-0.16px;}
#t1v_961{left:586px;bottom:834px;letter-spacing:-0.12px;}
#t1w_961{left:586px;bottom:817px;letter-spacing:-0.13px;}
#t1x_961{left:586px;bottom:800px;letter-spacing:-0.12px;word-spacing:-0.19px;}
#t1y_961{left:75px;bottom:778px;letter-spacing:-0.13px;}
#t1z_961{left:75px;bottom:761px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_961{left:75px;bottom:744px;letter-spacing:-0.15px;}
#t21_961{left:391px;bottom:778px;}
#t22_961{left:429px;bottom:778px;letter-spacing:-0.11px;}
#t23_961{left:502px;bottom:778px;letter-spacing:-0.17px;}
#t24_961{left:502px;bottom:761px;letter-spacing:-0.16px;}
#t25_961{left:586px;bottom:778px;letter-spacing:-0.12px;}
#t26_961{left:586px;bottom:761px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_961{left:586px;bottom:744px;letter-spacing:-0.11px;word-spacing:-0.2px;}
#t28_961{left:75px;bottom:721px;letter-spacing:-0.13px;}
#t29_961{left:75px;bottom:704px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_961{left:75px;bottom:687px;letter-spacing:-0.15px;}
#t2b_961{left:391px;bottom:721px;}
#t2c_961{left:429px;bottom:721px;letter-spacing:-0.13px;}
#t2d_961{left:502px;bottom:721px;letter-spacing:-0.16px;}
#t2e_961{left:586px;bottom:721px;letter-spacing:-0.12px;}
#t2f_961{left:586px;bottom:704px;letter-spacing:-0.13px;}
#t2g_961{left:586px;bottom:687px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t2h_961{left:75px;bottom:664px;letter-spacing:-0.13px;}
#t2i_961{left:75px;bottom:648px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2j_961{left:75px;bottom:631px;letter-spacing:-0.14px;}
#t2k_961{left:391px;bottom:664px;}
#t2l_961{left:429px;bottom:664px;letter-spacing:-0.11px;}
#t2m_961{left:502px;bottom:664px;letter-spacing:-0.17px;}
#t2n_961{left:502px;bottom:648px;letter-spacing:-0.16px;}
#t2o_961{left:586px;bottom:664px;letter-spacing:-0.13px;}
#t2p_961{left:586px;bottom:648px;letter-spacing:-0.13px;}
#t2q_961{left:586px;bottom:631px;letter-spacing:-0.12px;word-spacing:-0.19px;}
#t2r_961{left:75px;bottom:608px;letter-spacing:-0.13px;}
#t2s_961{left:75px;bottom:591px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2t_961{left:75px;bottom:574px;letter-spacing:-0.15px;}
#t2u_961{left:391px;bottom:608px;}
#t2v_961{left:429px;bottom:608px;letter-spacing:-0.11px;}
#t2w_961{left:502px;bottom:608px;letter-spacing:-0.17px;}
#t2x_961{left:502px;bottom:591px;letter-spacing:-0.16px;}
#t2y_961{left:586px;bottom:608px;letter-spacing:-0.13px;}
#t2z_961{left:586px;bottom:591px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t30_961{left:586px;bottom:574px;letter-spacing:-0.11px;word-spacing:-0.2px;}
#t31_961{left:75px;bottom:551px;letter-spacing:-0.13px;}
#t32_961{left:75px;bottom:535px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t33_961{left:75px;bottom:518px;letter-spacing:-0.15px;}
#t34_961{left:391px;bottom:551px;}
#t35_961{left:429px;bottom:551px;letter-spacing:-0.13px;}
#t36_961{left:502px;bottom:551px;letter-spacing:-0.16px;}
#t37_961{left:586px;bottom:551px;letter-spacing:-0.12px;}
#t38_961{left:586px;bottom:535px;letter-spacing:-0.13px;}
#t39_961{left:586px;bottom:518px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t3a_961{left:85px;bottom:354px;letter-spacing:-0.14px;}
#t3b_961{left:153px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t3c_961{left:278px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t3d_961{left:426px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t3e_961{left:581px;bottom:354px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t3f_961{left:739px;bottom:354px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t3g_961{left:100px;bottom:329px;}
#t3h_961{left:177px;bottom:329px;letter-spacing:-0.16px;}
#t3i_961{left:262px;bottom:329px;letter-spacing:-0.12px;}
#t3j_961{left:418px;bottom:329px;letter-spacing:-0.12px;}
#t3k_961{left:602px;bottom:329px;letter-spacing:-0.11px;}
#t3l_961{left:760px;bottom:329px;letter-spacing:-0.17px;}
#t3m_961{left:100px;bottom:305px;}
#t3n_961{left:177px;bottom:305px;letter-spacing:-0.18px;}
#t3o_961{left:267px;bottom:305px;letter-spacing:-0.13px;}
#t3p_961{left:423px;bottom:305px;letter-spacing:-0.11px;}
#t3q_961{left:572px;bottom:305px;letter-spacing:-0.12px;}
#t3r_961{left:760px;bottom:305px;letter-spacing:-0.17px;}
#t3s_961{left:100px;bottom:280px;}
#t3t_961{left:178px;bottom:280px;letter-spacing:-0.1px;}
#t3u_961{left:267px;bottom:280px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3v_961{left:419px;bottom:280px;letter-spacing:-0.11px;}
#t3w_961{left:572px;bottom:280px;letter-spacing:-0.12px;}
#t3x_961{left:760px;bottom:280px;letter-spacing:-0.17px;}

.s1_961{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_961{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_961{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_961{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_961{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_961{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_961{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_961{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_961{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.sa_961{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts961" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg961Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg961" style="-webkit-user-select: none;"><object width="935" height="1210" data="961/961.svg" type="image/svg+xml" id="pdf961" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_961" class="t s1_961">PANDN—Logical AND NOT </span>
<span id="t2_961" class="t s2_961">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_961" class="t s1_961">Vol. 2B </span><span id="t4_961" class="t s1_961">4-227 </span>
<span id="t5_961" class="t s3_961">PANDN—Logical AND NOT </span>
<span id="t6_961" class="t s4_961">Instruction Operand Encoding </span>
<span id="t7_961" class="t s4_961">Description </span>
<span id="t8_961" class="t s5_961">Performs a bitwise logical NOT operation on the first source operand, then performs bitwise AND with second </span>
<span id="t9_961" class="t s5_961">source operand and stores the result in the destination operand. Each bit of the result is set to 1 if the corre- </span>
<span id="ta_961" class="t s5_961">sponding bit in the first operand is 0 and the corresponding bit in the second operand is 1, otherwise it is set to 0. </span>
<span id="tb_961" class="t s5_961">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="tc_961" class="t s5_961">access additional registers (XMM8-XMM15). </span>
<span id="td_961" class="t s6_961">Opcode/ </span>
<span id="te_961" class="t s6_961">Instruction </span>
<span id="tf_961" class="t s6_961">Op/ </span>
<span id="tg_961" class="t s6_961">En </span>
<span id="th_961" class="t s6_961">64/32 bit </span>
<span id="ti_961" class="t s6_961">Mode </span>
<span id="tj_961" class="t s6_961">Support </span>
<span id="tk_961" class="t s6_961">CPUID </span>
<span id="tl_961" class="t s6_961">Feature </span>
<span id="tm_961" class="t s6_961">Flag </span>
<span id="tn_961" class="t s6_961">Description </span>
<span id="to_961" class="t s7_961">NP 0F DF /r </span>
<span id="tp_961" class="t s8_961">1 </span>
<span id="tq_961" class="t s7_961">PANDN mm, mm/m64 </span>
<span id="tr_961" class="t s9_961">NOTES: </span>
<span id="ts_961" class="t s7_961">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="tt_961" class="t sa_961">® </span>
<span id="tu_961" class="t s7_961">64 and IA-32 Architectures Soft- </span>
<span id="tv_961" class="t s7_961">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Reg- </span>
<span id="tw_961" class="t s7_961">isters,” in the Intel </span>
<span id="tx_961" class="t sa_961">® </span>
<span id="ty_961" class="t s7_961">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="tz_961" class="t s7_961">A </span><span id="t10_961" class="t s7_961">V/V </span><span id="t11_961" class="t s7_961">MMX </span><span id="t12_961" class="t s7_961">Bitwise AND NOT of mm/m64 and mm. </span>
<span id="t13_961" class="t s7_961">66 0F DF /r </span>
<span id="t14_961" class="t s7_961">PANDN xmm1, xmm2/m128 </span>
<span id="t15_961" class="t s7_961">A </span><span id="t16_961" class="t s7_961">V/V </span><span id="t17_961" class="t s7_961">SSE2 </span><span id="t18_961" class="t s7_961">Bitwise AND NOT of xmm2/m128 and xmm1. </span>
<span id="t19_961" class="t s7_961">VEX.128.66.0F.WIG DF /r </span>
<span id="t1a_961" class="t s7_961">VPANDN xmm1, xmm2, xmm3/m128 </span>
<span id="t1b_961" class="t s7_961">B </span><span id="t1c_961" class="t s7_961">V/V </span><span id="t1d_961" class="t s7_961">AVX </span><span id="t1e_961" class="t s7_961">Bitwise AND NOT of xmm3/m128 and xmm2. </span>
<span id="t1f_961" class="t s7_961">VEX.256.66.0F</span><span id="t1g_961" class="t s1_961">.WIG </span><span id="t1h_961" class="t s7_961">DF /r </span>
<span id="t1i_961" class="t s7_961">VPANDN ymm1, ymm2, ymm3/m256 </span>
<span id="t1j_961" class="t s7_961">B </span><span id="t1k_961" class="t s7_961">V/V </span><span id="t1l_961" class="t s7_961">AVX2 </span><span id="t1m_961" class="t s7_961">Bitwise AND NOT of ymm2, and ymm3/m256 </span>
<span id="t1n_961" class="t s7_961">and store result in ymm1. </span>
<span id="t1o_961" class="t s7_961">EVEX.128.66.0F.W0 DF /r </span>
<span id="t1p_961" class="t s7_961">VPANDND xmm1 {k1}{z}, xmm2, </span>
<span id="t1q_961" class="t s7_961">xmm3/m128/m32bcst </span>
<span id="t1r_961" class="t s7_961">C </span><span id="t1s_961" class="t s7_961">V/V </span><span id="t1t_961" class="t s7_961">AVX512VL </span>
<span id="t1u_961" class="t s7_961">AVX512F </span>
<span id="t1v_961" class="t s7_961">Bitwise AND NOT of packed doubleword </span>
<span id="t1w_961" class="t s7_961">integers in xmm2 and xmm3/m128/m32bcst </span>
<span id="t1x_961" class="t s7_961">and store result in xmm1 using writemask k1. </span>
<span id="t1y_961" class="t s7_961">EVEX.256.66.0F.W0 DF /r </span>
<span id="t1z_961" class="t s7_961">VPANDND ymm1 {k1}{z}, ymm2, </span>
<span id="t20_961" class="t s7_961">ymm3/m256/m32bcst </span>
<span id="t21_961" class="t s7_961">C </span><span id="t22_961" class="t s7_961">V/V </span><span id="t23_961" class="t s7_961">AVX512VL </span>
<span id="t24_961" class="t s7_961">AVX512F </span>
<span id="t25_961" class="t s7_961">Bitwise AND NOT of packed doubleword </span>
<span id="t26_961" class="t s7_961">integers in ymm2 and ymm3/m256/m32bcst </span>
<span id="t27_961" class="t s7_961">and store result in ymm1 using writemask k1. </span>
<span id="t28_961" class="t s7_961">EVEX.512.66.0F.W0 DF /r </span>
<span id="t29_961" class="t s7_961">VPANDND zmm1 {k1}{z}, zmm2, </span>
<span id="t2a_961" class="t s7_961">zmm3/m512/m32bcst </span>
<span id="t2b_961" class="t s7_961">C </span><span id="t2c_961" class="t s7_961">V/V </span><span id="t2d_961" class="t s7_961">AVX512F </span><span id="t2e_961" class="t s7_961">Bitwise AND NOT of packed doubleword </span>
<span id="t2f_961" class="t s7_961">integers in zmm2 and zmm3/m512/m32bcst </span>
<span id="t2g_961" class="t s7_961">and store result in zmm1 using writemask k1. </span>
<span id="t2h_961" class="t s7_961">EVEX.128.66.0F.W1 DF /r </span>
<span id="t2i_961" class="t s7_961">VPANDNQ xmm1 {k1}{z}, xmm2, </span>
<span id="t2j_961" class="t s7_961">xmm3/m128/m64bcst </span>
<span id="t2k_961" class="t s7_961">C </span><span id="t2l_961" class="t s7_961">V/V </span><span id="t2m_961" class="t s7_961">AVX512VL </span>
<span id="t2n_961" class="t s7_961">AVX512F </span>
<span id="t2o_961" class="t s7_961">Bitwise AND NOT of packed quadword </span>
<span id="t2p_961" class="t s7_961">integers in xmm2 and xmm3/m128/m64bcst </span>
<span id="t2q_961" class="t s7_961">and store result in xmm1 using writemask k1. </span>
<span id="t2r_961" class="t s7_961">EVEX.256.66.0F.W1 DF /r </span>
<span id="t2s_961" class="t s7_961">VPANDNQ ymm1 {k1}{z}, ymm2, </span>
<span id="t2t_961" class="t s7_961">ymm3/m256/m64bcst </span>
<span id="t2u_961" class="t s7_961">C </span><span id="t2v_961" class="t s7_961">V/V </span><span id="t2w_961" class="t s7_961">AVX512VL </span>
<span id="t2x_961" class="t s7_961">AVX512F </span>
<span id="t2y_961" class="t s7_961">Bitwise AND NOT of packed quadword </span>
<span id="t2z_961" class="t s7_961">integers in ymm2 and ymm3/m256/m64bcst </span>
<span id="t30_961" class="t s7_961">and store result in ymm1 using writemask k1. </span>
<span id="t31_961" class="t s7_961">EVEX.512.66.0F.W1 DF /r </span>
<span id="t32_961" class="t s7_961">VPANDNQ zmm1 {k1}{z}, zmm2, </span>
<span id="t33_961" class="t s7_961">zmm3/m512/m64bcst </span>
<span id="t34_961" class="t s7_961">C </span><span id="t35_961" class="t s7_961">V/V </span><span id="t36_961" class="t s7_961">AVX512F </span><span id="t37_961" class="t s7_961">Bitwise AND NOT of packed quadword </span>
<span id="t38_961" class="t s7_961">integers in zmm2 and zmm3/m512/m64bcst </span>
<span id="t39_961" class="t s7_961">and store result in zmm1 using writemask k1. </span>
<span id="t3a_961" class="t s6_961">Op/En </span><span id="t3b_961" class="t s6_961">Tuple Type </span><span id="t3c_961" class="t s6_961">Operand 1 </span><span id="t3d_961" class="t s6_961">Operand 2 </span><span id="t3e_961" class="t s6_961">Operand 3 </span><span id="t3f_961" class="t s6_961">Operand 4 </span>
<span id="t3g_961" class="t s7_961">A </span><span id="t3h_961" class="t s7_961">N/A </span><span id="t3i_961" class="t s7_961">ModRM:reg (r, w) </span><span id="t3j_961" class="t s7_961">ModRM:r/m (r) </span><span id="t3k_961" class="t s7_961">N/A </span><span id="t3l_961" class="t s7_961">N/A </span>
<span id="t3m_961" class="t s7_961">B </span><span id="t3n_961" class="t s7_961">N/A </span><span id="t3o_961" class="t s7_961">ModRM:reg (w) </span><span id="t3p_961" class="t s7_961">VEX.vvvv (r) </span><span id="t3q_961" class="t s7_961">ModRM:r/m (r) </span><span id="t3r_961" class="t s7_961">N/A </span>
<span id="t3s_961" class="t s7_961">C </span><span id="t3t_961" class="t s7_961">Full </span><span id="t3u_961" class="t s7_961">ModRM:reg (w) </span><span id="t3v_961" class="t s7_961">EVEX.vvvv (r) </span><span id="t3w_961" class="t s7_961">ModRM:r/m (r) </span><span id="t3x_961" class="t s7_961">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
