<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Inverter: Behavioral Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Inverter
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="classtb___a_x_i4_stream___inverter.html">tb_AXI4Stream_Inverter</a></li><li class="navelem"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html">Behavioral</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Components">Components</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">Behavioral Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:af62110a392b9e3636e33c0f2ccc9d576"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#af62110a392b9e3636e33c0f2ccc9d576">data_process</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:abe47df405a79864463c13cc9f5a365b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#abe47df405a79864463c13cc9f5a365b4">AXI4Stream_Inverter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_a_x_i4_stream___inverter.html">&lt;Entity AXI4Stream_Inverter&gt; </a></em></td></tr>
<tr class="memdesc:abe47df405a79864463c13cc9f5a365b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <em><a class="el" href="class_a_x_i4_stream___inverter.html" title="The entity of this module can be described by the following images:">AXI4Stream_Inverter</a></em> is the Device Under Test.  <a href="#abe47df405a79864463c13cc9f5a365b4"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a49f2fdc16607b020d58a45316c2c87da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a49f2fdc16607b020d58a45316c2c87da">CLK_PERIOD</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">TIME</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a49f2fdc16607b020d58a45316c2c87da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Period of the testing clock.  <a href="#a49f2fdc16607b020d58a45316c2c87da"></a><br /></td></tr>
<tr class="memitem:aca322291c3f03d756b158c485d8b6a88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#aca322291c3f03d756b158c485d8b6a88">RESET_WAIT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">TIME</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a49f2fdc16607b020d58a45316c2c87da">CLK_PERIOD</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aca322291c3f03d756b158c485d8b6a88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time for which the reset is '0'.  <a href="#aca322291c3f03d756b158c485d8b6a88"></a><br /></td></tr>
<tr class="memitem:aa3b043aa60646fd89f32c4b9ee27402c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#aa3b043aa60646fd89f32c4b9ee27402c">VALID_WAIT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">TIME</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a49f2fdc16607b020d58a45316c2c87da">CLK_PERIOD</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa3b043aa60646fd89f32c4b9ee27402c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time between 2 valids.  <a href="#aa3b043aa60646fd89f32c4b9ee27402c"></a><br /></td></tr>
<tr class="memitem:a842a1b50ebd167f4d9fb2a03c002aa86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a842a1b50ebd167f4d9fb2a03c002aa86">DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a842a1b50ebd167f4d9fb2a03c002aa86"><td class="mdescLeft">&#160;</td><td class="mdescRight">The incoming image can have values that range from 0 to 255 by definition, so the data can be represented by just 8 bits.  <a href="#a842a1b50ebd167f4d9fb2a03c002aa86"></a><br /></td></tr>
<tr class="memitem:a7091a7ce91e1ec16a6c7f87d70ab93ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a7091a7ce91e1ec16a6c7f87d70ab93ff">DEBUG_MODE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7091a7ce91e1ec16a6c7f87d70ab93ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">If DEBUG_MODE = TRUE, the module shows the ports *counter* and *file_dimension* in such a way we can use them for debugging with ILA.  <a href="#a7091a7ce91e1ec16a6c7f87d70ab93ff"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:ad5eeb9583aa546a278c62ab0278bbfeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#ad5eeb9583aa546a278c62ab0278bbfeb">clk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad5eeb9583aa546a278c62ab0278bbfeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock signal.  <a href="#ad5eeb9583aa546a278c62ab0278bbfeb"></a><br /></td></tr>
<tr class="memitem:a9bdd3ed7c66d88d7874cd0730ff59cf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a9bdd3ed7c66d88d7874cd0730ff59cf4">resetn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9bdd3ed7c66d88d7874cd0730ff59cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset active low.  <a href="#a9bdd3ed7c66d88d7874cd0730ff59cf4"></a><br /></td></tr>
<tr class="memitem:a49518384d56acb2dd4b7873271c38417"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a49518384d56acb2dd4b7873271c38417">s00_axis_tdata</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a842a1b50ebd167f4d9fb2a03c002aa86">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a49518384d56acb2dd4b7873271c38417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Incoming and exiting data.  <a href="#a49518384d56acb2dd4b7873271c38417"></a><br /></td></tr>
<tr class="memitem:a82912ed53f39722d184a6297699994a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a82912ed53f39722d184a6297699994a2">m00_axis_tdata</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a842a1b50ebd167f4d9fb2a03c002aa86">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a82912ed53f39722d184a6297699994a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Incoming and exiting data.  <a href="#a82912ed53f39722d184a6297699994a2"></a><br /></td></tr>
<tr class="memitem:acfee469b51e48178fbcc34ca1b61ae3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#acfee469b51e48178fbcc34ca1b61ae3b">m00_axis_tvalid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:acfee469b51e48178fbcc34ca1b61ae3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid, last and ready signals.  <a href="#acfee469b51e48178fbcc34ca1b61ae3b"></a><br /></td></tr>
<tr class="memitem:af9ff3097861f0625e2976fc176b2ebd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#af9ff3097861f0625e2976fc176b2ebd1">s00_axis_tlast</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af9ff3097861f0625e2976fc176b2ebd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid, last and ready signals.  <a href="#af9ff3097861f0625e2976fc176b2ebd1"></a><br /></td></tr>
<tr class="memitem:a73e637ce364e3d2788c0f1d4cbf1410a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a73e637ce364e3d2788c0f1d4cbf1410a">m00_axis_tlast</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a73e637ce364e3d2788c0f1d4cbf1410a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid, last and ready signals.  <a href="#a73e637ce364e3d2788c0f1d4cbf1410a"></a><br /></td></tr>
<tr class="memitem:af1ab5d91d079392ae46564e3af54ee3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#af1ab5d91d079392ae46564e3af54ee3a">s00_axis_tready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af1ab5d91d079392ae46564e3af54ee3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid, last and ready signals.  <a href="#af1ab5d91d079392ae46564e3af54ee3a"></a><br /></td></tr>
<tr class="memitem:a5a539d4194f4a234fafe000ac5a231b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a5a539d4194f4a234fafe000ac5a231b9">s00_axis_tvalid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5a539d4194f4a234fafe000ac5a231b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input valid and ready signals.  <a href="#a5a539d4194f4a234fafe000ac5a231b9"></a><br /></td></tr>
<tr class="memitem:a3e32906ccf384ab6e5dbbbb3f228830c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a3e32906ccf384ab6e5dbbbb3f228830c">m00_axis_tready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3e32906ccf384ab6e5dbbbb3f228830c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input valid and ready signals.  <a href="#a3e32906ccf384ab6e5dbbbb3f228830c"></a><br /></td></tr>
<tr class="memitem:a0088d9ad545bd2655df4b2a7b32e5d42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a0088d9ad545bd2655df4b2a7b32e5d42">counter</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0088d9ad545bd2655df4b2a7b32e5d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value assigned to the data.  <a href="#a0088d9ad545bd2655df4b2a7b32e5d42"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a7b132c45bbf7483e492e30391ebca02d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a7b132c45bbf7483e492e30391ebca02d">dut_inverter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AXI4Stream_Inverter</b>  <em><a class="el" href="class_a_x_i4_stream___inverter.html">&lt;Entity AXI4Stream_Inverter&gt;</a></em></td></tr>
<tr class="memdesc:a7b132c45bbf7483e492e30391ebca02d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of the Device Under Test.  <a href="#a7b132c45bbf7483e492e30391ebca02d"></a><br /></td></tr>
</table>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="af62110a392b9e3636e33c0f2ccc9d576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62110a392b9e3636e33c0f2ccc9d576">&#9670;&nbsp;</a></span>data_process()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">data_process</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="abe47df405a79864463c13cc9f5a365b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe47df405a79864463c13cc9f5a365b4">&#9670;&nbsp;</a></span>AXI4Stream_Inverter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#abe47df405a79864463c13cc9f5a365b4">AXI4Stream_Inverter</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The <em><a class="el" href="class_a_x_i4_stream___inverter.html" title="The entity of this module can be described by the following images:">AXI4Stream_Inverter</a></em> is the Device Under Test. </p>

</div>
</div>
<a id="ad5eeb9583aa546a278c62ab0278bbfeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5eeb9583aa546a278c62ab0278bbfeb">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#ad5eeb9583aa546a278c62ab0278bbfeb">clk</a> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock signal. </p>

</div>
</div>
<a id="a49f2fdc16607b020d58a45316c2c87da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49f2fdc16607b020d58a45316c2c87da">&#9670;&nbsp;</a></span>CLK_PERIOD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a49f2fdc16607b020d58a45316c2c87da">CLK_PERIOD</a> <b><span class="keywordtype">TIME</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Period of the testing clock. </p>

</div>
</div>
<a id="a0088d9ad545bd2655df4b2a7b32e5d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0088d9ad545bd2655df4b2a7b32e5d42">&#9670;&nbsp;</a></span>counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a0088d9ad545bd2655df4b2a7b32e5d42">counter</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value assigned to the data. </p>

</div>
</div>
<a id="a842a1b50ebd167f4d9fb2a03c002aa86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a842a1b50ebd167f4d9fb2a03c002aa86">&#9670;&nbsp;</a></span>DATA_WIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a842a1b50ebd167f4d9fb2a03c002aa86">DATA_WIDTH</a> <b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The incoming image can have values that range from 0 to 255 by definition, so the data can be represented by just 8 bits. </p>

</div>
</div>
<a id="a7091a7ce91e1ec16a6c7f87d70ab93ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7091a7ce91e1ec16a6c7f87d70ab93ff">&#9670;&nbsp;</a></span>DEBUG_MODE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a7091a7ce91e1ec16a6c7f87d70ab93ff">DEBUG_MODE</a> <b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If DEBUG_MODE = TRUE, the module shows the ports *counter* and *file_dimension* in such a way we can use them for debugging with ILA. </p>

</div>
</div>
<a id="a7b132c45bbf7483e492e30391ebca02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b132c45bbf7483e492e30391ebca02d">&#9670;&nbsp;</a></span>dut_inverter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a7b132c45bbf7483e492e30391ebca02d">dut_inverter</a> <b><span class="vhdlchar">AXI4Stream_Inverter</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instantiation of the Device Under Test. </p>

</div>
</div>
<a id="a82912ed53f39722d184a6297699994a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82912ed53f39722d184a6297699994a2">&#9670;&nbsp;</a></span>m00_axis_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a82912ed53f39722d184a6297699994a2">m00_axis_tdata</a> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a842a1b50ebd167f4d9fb2a03c002aa86">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Incoming and exiting data. </p>

</div>
</div>
<a id="a73e637ce364e3d2788c0f1d4cbf1410a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e637ce364e3d2788c0f1d4cbf1410a">&#9670;&nbsp;</a></span>m00_axis_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a73e637ce364e3d2788c0f1d4cbf1410a">m00_axis_tlast</a> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Valid, last and ready signals. </p>

</div>
</div>
<a id="a3e32906ccf384ab6e5dbbbb3f228830c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e32906ccf384ab6e5dbbbb3f228830c">&#9670;&nbsp;</a></span>m00_axis_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a3e32906ccf384ab6e5dbbbb3f228830c">m00_axis_tready</a> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Input valid and ready signals. </p>

</div>
</div>
<a id="acfee469b51e48178fbcc34ca1b61ae3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfee469b51e48178fbcc34ca1b61ae3b">&#9670;&nbsp;</a></span>m00_axis_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#acfee469b51e48178fbcc34ca1b61ae3b">m00_axis_tvalid</a> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Valid, last and ready signals. </p>

</div>
</div>
<a id="aca322291c3f03d756b158c485d8b6a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca322291c3f03d756b158c485d8b6a88">&#9670;&nbsp;</a></span>RESET_WAIT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#aca322291c3f03d756b158c485d8b6a88">RESET_WAIT</a> <b><span class="keywordtype">TIME</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a49f2fdc16607b020d58a45316c2c87da">CLK_PERIOD</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Time for which the reset is '0'. </p>

</div>
</div>
<a id="a9bdd3ed7c66d88d7874cd0730ff59cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bdd3ed7c66d88d7874cd0730ff59cf4">&#9670;&nbsp;</a></span>resetn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a9bdd3ed7c66d88d7874cd0730ff59cf4">resetn</a> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reset active low. </p>

</div>
</div>
<a id="a49518384d56acb2dd4b7873271c38417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49518384d56acb2dd4b7873271c38417">&#9670;&nbsp;</a></span>s00_axis_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a49518384d56acb2dd4b7873271c38417">s00_axis_tdata</a> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a842a1b50ebd167f4d9fb2a03c002aa86">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Incoming and exiting data. </p>

</div>
</div>
<a id="af9ff3097861f0625e2976fc176b2ebd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ff3097861f0625e2976fc176b2ebd1">&#9670;&nbsp;</a></span>s00_axis_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#af9ff3097861f0625e2976fc176b2ebd1">s00_axis_tlast</a> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Valid, last and ready signals. </p>

</div>
</div>
<a id="af1ab5d91d079392ae46564e3af54ee3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ab5d91d079392ae46564e3af54ee3a">&#9670;&nbsp;</a></span>s00_axis_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#af1ab5d91d079392ae46564e3af54ee3a">s00_axis_tready</a> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Valid, last and ready signals. </p>

</div>
</div>
<a id="a5a539d4194f4a234fafe000ac5a231b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a539d4194f4a234fafe000ac5a231b9">&#9670;&nbsp;</a></span>s00_axis_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a5a539d4194f4a234fafe000ac5a231b9">s00_axis_tvalid</a> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Input valid and ready signals. </p>

</div>
</div>
<a id="aa3b043aa60646fd89f32c4b9ee27402c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b043aa60646fd89f32c4b9ee27402c">&#9670;&nbsp;</a></span>VALID_WAIT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#aa3b043aa60646fd89f32c4b9ee27402c">VALID_WAIT</a> <b><span class="keywordtype">TIME</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a49f2fdc16607b020d58a45316c2c87da">CLK_PERIOD</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Time between 2 valids. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>D:/MW/MW/Utility_Ip_Core/ip_repo/AXI4Stream_Inverter/src/<a class="el" href="tb___a_x_i4_stream___inverter_8vhd.html">tb_AXI4Stream_Inverter.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
