// Seed: 2898857324
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input logic id_4
);
  real id_5;
  type_10(
      1, id_4, id_0, id_3
  ); type_11(
      1, id_2
  );
  logic id_6;
  logic id_7 = 1;
endmodule
