<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86TileConfig.cpp source code [llvm/llvm/lib/Target/X86/X86TileConfig.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86TileConfig.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86TileConfig.cpp.html'>X86TileConfig.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86TileConfig.cpp - Tile Register Configure----------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file Pass to config the shape of AMX physical registers</i></td></tr>
<tr><th id="10">10</th><td><i>/// AMX register need to be configured before use. In X86PreTileConfig pass</i></td></tr>
<tr><th id="11">11</th><td><i>/// the pldtilecfg instruction is inserted, however at that time we don't</i></td></tr>
<tr><th id="12">12</th><td><i>/// know the shape of each physical tile registers, because the register</i></td></tr>
<tr><th id="13">13</th><td><i>/// allocation is not done yet. This pass runs after egister allocation</i></td></tr>
<tr><th id="14">14</th><td><i>/// pass. It collects the shape information of each physical tile register</i></td></tr>
<tr><th id="15">15</th><td><i>/// and store the shape in the stack slot that is allocated for load config</i></td></tr>
<tr><th id="16">16</th><td><i>/// to tile config register.</i></td></tr>
<tr><th id="17">17</th><td><i>//</i></td></tr>
<tr><th id="18">18</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="X86.h.html">"X86.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="X86InstrBuilder.h.html">"X86InstrBuilder.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="X86MachineFunctionInfo.h.html">"X86MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="X86RegisterInfo.h.html">"X86RegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/TileShapeInfo.h.html">"llvm/CodeGen/TileShapeInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "tile-config"</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>namespace</b> {</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86TileConfig" title='(anonymous namespace)::X86TileConfig' data-ref="(anonymousnamespace)::X86TileConfig" data-ref-filename="(anonymousnamespace)..X86TileConfig">X86TileConfig</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="45">45</th><td>  <i  data-doc="(anonymousnamespace)::X86TileConfig::MF">// context</i></td></tr>
<tr><th id="46">46</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86TileConfig::MF" title='(anonymous namespace)::X86TileConfig::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::X86TileConfig::MF" data-ref-filename="(anonymousnamespace)..X86TileConfig..MF">MF</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="47">47</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86TileConfig::ST" title='(anonymous namespace)::X86TileConfig::ST' data-type='const llvm::X86Subtarget *' data-ref="(anonymousnamespace)::X86TileConfig::ST" data-ref-filename="(anonymousnamespace)..X86TileConfig..ST">ST</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="48">48</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86TileConfig::TRI" title='(anonymous namespace)::X86TileConfig::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::X86TileConfig::TRI" data-ref-filename="(anonymousnamespace)..X86TileConfig..TRI">TRI</dfn>;</td></tr>
<tr><th id="49">49</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86TileConfig::TII" title='(anonymous namespace)::X86TileConfig::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::X86TileConfig::TII" data-ref-filename="(anonymousnamespace)..X86TileConfig..TII">TII</dfn>;</td></tr>
<tr><th id="50">50</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86TileConfig::DomTree" title='(anonymous namespace)::X86TileConfig::DomTree' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::X86TileConfig::DomTree" data-ref-filename="(anonymousnamespace)..X86TileConfig..DomTree">DomTree</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86TileConfig::MRI" title='(anonymous namespace)::X86TileConfig::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::X86TileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86TileConfig..MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="52">52</th><td>  <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86TileConfig::VRM" title='(anonymous namespace)::X86TileConfig::VRM' data-type='llvm::VirtRegMap *' data-ref="(anonymousnamespace)::X86TileConfig::VRM" data-ref-filename="(anonymousnamespace)..X86TileConfig..VRM">VRM</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86TileConfig::LIS" title='(anonymous namespace)::X86TileConfig::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::X86TileConfig::LIS" data-ref-filename="(anonymousnamespace)..X86TileConfig..LIS">LIS</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZN12_GLOBAL__N_113X86TileConfig18getTileConfigPointEv" title='(anonymous namespace)::X86TileConfig::getTileConfigPoint' data-type='llvm::MachineInstr * (anonymous namespace)::X86TileConfig::getTileConfigPoint()' data-ref="_ZN12_GLOBAL__N_113X86TileConfig18getTileConfigPointEv" data-ref-filename="_ZN12_GLOBAL__N_113X86TileConfig18getTileConfigPointEv">getTileConfigPoint</a>();</td></tr>
<tr><th id="56">56</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv" title='(anonymous namespace)::X86TileConfig::tileConfig' data-type='void (anonymous namespace)::X86TileConfig::tileConfig()' data-ref="_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv" data-ref-filename="_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv">tileConfig</a>();</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><b>public</b>:</td></tr>
<tr><th id="59">59</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113X86TileConfigC1Ev" title='(anonymous namespace)::X86TileConfig::X86TileConfig' data-type='void (anonymous namespace)::X86TileConfig::X86TileConfig()' data-ref="_ZN12_GLOBAL__N_113X86TileConfigC1Ev" data-ref-filename="_ZN12_GLOBAL__N_113X86TileConfigC1Ev">X86TileConfig</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::X86TileConfig::ID" title='(anonymous namespace)::X86TileConfig::ID' data-use='a' data-ref="(anonymousnamespace)::X86TileConfig::ID" data-ref-filename="(anonymousnamespace)..X86TileConfig..ID">ID</a>) {}</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_113X86TileConfig11getPassNameEv">/// Return the pass name.</i></td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_113X86TileConfig11getPassNameEv" title='(anonymous namespace)::X86TileConfig::getPassName' data-type='llvm::StringRef (anonymous namespace)::X86TileConfig::getPassName() const' data-ref="_ZNK12_GLOBAL__N_113X86TileConfig11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_113X86TileConfig11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Tile Register Configure"</q>; }</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_113X86TileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE">/// X86TileConfig analysis usage.</i></td></tr>
<tr><th id="65">65</th><td>  <em>void</em> <a class="virtual tu decl fn" href="#_ZNK12_GLOBAL__N_113X86TileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::X86TileConfig::getAnalysisUsage' data-type='void (anonymous namespace)::X86TileConfig::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_113X86TileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_113X86TileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU" data-ref-filename="1AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_113X86TileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Perform register allocation.</i></td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_113X86TileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86TileConfig::runOnMachineFunction' data-type='bool (anonymous namespace)::X86TileConfig::runOnMachineFunction(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_113X86TileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_113X86TileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="2mf" data-ref-filename="2mf">mf</dfn>) override;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_113X86TileConfig21getRequiredPropertiesEv" title='(anonymous namespace)::X86TileConfig::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::X86TileConfig::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_113X86TileConfig21getRequiredPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_113X86TileConfig21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="71">71</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="72">72</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoPHIs" title='llvm::MachineFunctionProperties::Property::NoPHIs' data-ref="llvm::MachineFunctionProperties::Property::NoPHIs" data-ref-filename="llvm..MachineFunctionProperties..Property..NoPHIs">NoPHIs</a>);</td></tr>
<tr><th id="73">73</th><td>  }</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::X86TileConfig::ID" title='(anonymous namespace)::X86TileConfig::ID' data-type='char' data-ref="(anonymousnamespace)::X86TileConfig::ID" data-ref-filename="(anonymousnamespace)..X86TileConfig..ID">ID</dfn>;</td></tr>
<tr><th id="76">76</th><td>};</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::X86TileConfig" title='(anonymous namespace)::X86TileConfig' data-ref="(anonymousnamespace)::X86TileConfig" data-ref-filename="(anonymousnamespace)..X86TileConfig">X86TileConfig</a>::<dfn class="tu decl def" id="(anonymousnamespace)::X86TileConfig::ID" title='(anonymous namespace)::X86TileConfig::ID' data-type='char' data-ref="(anonymousnamespace)::X86TileConfig::ID" data-ref-filename="(anonymousnamespace)..X86TileConfig..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeX86TileConfigPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(X86TileConfig, <q>"tileconfig"</q>, <q>"Tile Register Configure"</q>,</td></tr>
<tr><th id="83">83</th><td>                      <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="84">84</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="85">85</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeVirtRegMapPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(VirtRegMap)</td></tr>
<tr><th id="86">86</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;Tile Register Configure&quot;, &quot;tileconfig&quot;, &amp;X86TileConfig::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;X86TileConfig&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeX86TileConfigPassFlag; void llvm::initializeX86TileConfigPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeX86TileConfigPassFlag, initializeX86TileConfigPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::X86TileConfig" title='(anonymous namespace)::X86TileConfig' data-ref="(anonymousnamespace)::X86TileConfig" data-ref-filename="(anonymousnamespace)..X86TileConfig">X86TileConfig</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"tileconfig"</q>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Tile Register Configure"</q>,</td></tr>
<tr><th id="87">87</th><td>                    <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86TileConfig" title='(anonymous namespace)::X86TileConfig' data-ref="(anonymousnamespace)::X86TileConfig" data-ref-filename="(anonymousnamespace)..X86TileConfig">X86TileConfig</a>::<dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_113X86TileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::X86TileConfig::getAnalysisUsage' data-type='void (anonymous namespace)::X86TileConfig::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_113X86TileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_113X86TileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="3AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="3AU" data-ref-filename="3AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="90">90</th><td>  <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="91">91</th><td>  <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="92">92</th><td>  <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes" data-ref-filename="llvm..SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="93">93</th><td>  <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="94">94</th><td>  <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="95">95</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a></span>);</td></tr>
<tr><th id="96">96</th><td>}</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL19getTilePhysRegIndexN4llvm8RegisterE" title='getTilePhysRegIndex' data-type='unsigned int getTilePhysRegIndex(llvm::Register PhysReg)' data-ref="_ZL19getTilePhysRegIndexN4llvm8RegisterE" data-ref-filename="_ZL19getTilePhysRegIndexN4llvm8RegisterE">getTilePhysRegIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="4PhysReg" title='PhysReg' data-type='llvm::Register' data-ref="4PhysReg" data-ref-filename="4PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="99">99</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((PhysReg &gt;= X86::TMM0 &amp;&amp; X86::TMM0 &lt;= X86::TMM7) &amp;&amp;</td></tr>
<tr><th id="100">100</th><td>         <q>"Tile register number is invalid"</q>);</td></tr>
<tr><th id="101">101</th><td>  <b>return</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#4PhysReg" title='PhysReg' data-ref="4PhysReg" data-ref-filename="4PhysReg">PhysReg</a> - <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::TMM0" title='llvm::X86::TMM0' data-ref="llvm::X86::TMM0" data-ref-filename="llvm..X86..TMM0">TMM0</a>);</td></tr>
<tr><th id="102">102</th><td>}</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="105">105</th><td><dfn class="tu decl def fn" id="_ZL19storeRegToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjiiPKNS_15TargetInstrInfoEPKNS16557690" title='storeRegToStackSlot' data-type='llvm::MachineInstr * storeRegToStackSlot(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI, llvm::Register SrcReg, unsigned int BitSize, int FrameIdx, int Offset, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL19storeRegToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjiiPKNS_15TargetInstrInfoEPKNS16557690" data-ref-filename="_ZL19storeRegToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjiiPKNS_15TargetInstrInfoEPKNS16557690">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB" data-ref-filename="5MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="6MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="6MI" data-ref-filename="6MI">MI</dfn>,</td></tr>
<tr><th id="106">106</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="7SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="7SrcReg" data-ref-filename="7SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8BitSize" title='BitSize' data-type='unsigned int' data-ref="8BitSize" data-ref-filename="8BitSize">BitSize</dfn>, <em>int</em> <dfn class="local col9 decl" id="9FrameIdx" title='FrameIdx' data-type='int' data-ref="9FrameIdx" data-ref-filename="9FrameIdx">FrameIdx</dfn>, <em>int</em> <dfn class="local col0 decl" id="10Offset" title='Offset' data-type='int' data-ref="10Offset" data-ref-filename="10Offset">Offset</dfn>,</td></tr>
<tr><th id="107">107</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col1 decl" id="11TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="11TII" data-ref-filename="11TII">TII</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="12RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="12RC" data-ref-filename="12RC">RC</dfn>,</td></tr>
<tr><th id="108">108</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="13TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="13TRI" data-ref-filename="13TRI">TRI</dfn>) {</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="14SubIdx" title='SubIdx' data-type='unsigned int' data-ref="14SubIdx" data-ref-filename="14SubIdx">SubIdx</dfn> = (<a class="local col8 ref" href="#8BitSize" title='BitSize' data-ref="8BitSize" data-ref-filename="8BitSize">BitSize</a> == <var>8</var>) ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_8bit" title='llvm::X86::sub_8bit' data-ref="llvm::X86::sub_8bit" data-ref-filename="llvm..X86..sub_8bit">sub_8bit</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_16bit" title='llvm::X86::sub_16bit' data-ref="llvm::X86::sub_16bit" data-ref-filename="llvm..X86..sub_16bit">sub_16bit</a>;</td></tr>
<tr><th id="111">111</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="15Opc" title='Opc' data-type='unsigned int' data-ref="15Opc" data-ref-filename="15Opc">Opc</dfn> = (<a class="local col8 ref" href="#8BitSize" title='BitSize' data-ref="8BitSize" data-ref-filename="8BitSize">BitSize</a> == <var>8</var>) ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8mr" title='llvm::X86::MOV8mr' data-ref="llvm::X86::MOV8mr" data-ref-filename="llvm..X86..MOV8mr">MOV8mr</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16mr" title='llvm::X86::MOV16mr' data-ref="llvm::X86::MOV16mr" data-ref-filename="llvm..X86..MOV16mr">MOV16mr</a>;</td></tr>
<tr><th id="112">112</th><td>  <b>if</b> (<a class="local col8 ref" href="#8BitSize" title='BitSize' data-ref="8BitSize" data-ref-filename="8BitSize">BitSize</a> == <a class="local col3 ref" href="#13TRI" title='TRI' data-ref="13TRI" data-ref-filename="13TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC" data-ref-filename="12RC">RC</a>))</td></tr>
<tr><th id="113">113</th><td>    <a class="local col4 ref" href="#14SubIdx" title='SubIdx' data-ref="14SubIdx" data-ref-filename="14SubIdx">SubIdx</a> = <var>0</var>;</td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="16NewMI" data-ref-filename="16NewMI">NewMI</dfn> =</td></tr>
<tr><th id="115">115</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#5MBB" title='MBB' data-ref="5MBB" data-ref-filename="5MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col1 ref" href="#11TII" title='TII' data-ref="11TII" data-ref-filename="11TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a>)), <a class="local col9 ref" href="#9FrameIdx" title='FrameIdx' data-ref="9FrameIdx" data-ref-filename="9FrameIdx">FrameIdx</a>,</td></tr>
<tr><th id="116">116</th><td>                        <a class="local col0 ref" href="#10Offset" title='Offset' data-ref="10Offset" data-ref-filename="10Offset">Offset</a>)</td></tr>
<tr><th id="117">117</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#7SrcReg" title='SrcReg' data-ref="7SrcReg" data-ref-filename="7SrcReg">SrcReg</a>, <var>0</var>, <a class="local col4 ref" href="#14SubIdx" title='SubIdx' data-ref="14SubIdx" data-ref-filename="14SubIdx">SubIdx</a>);</td></tr>
<tr><th id="118">118</th><td>  <b>return</b> <a class="local col6 ref" href="#16NewMI" title='NewMI' data-ref="16NewMI" data-ref-filename="16NewMI">NewMI</a>;</td></tr>
<tr><th id="119">119</th><td>}</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL19storeImmToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEljiiPKNS_15TargetInstrInfoE" title='storeImmToStackSlot' data-type='llvm::MachineInstr * storeImmToStackSlot(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI, int64_t Imm, unsigned int BitSize, int FrameIdx, int Offset, const llvm::TargetInstrInfo * TII)' data-ref="_ZL19storeImmToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEljiiPKNS_15TargetInstrInfoE" data-ref-filename="_ZL19storeImmToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEljiiPKNS_15TargetInstrInfoE">storeImmToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17MBB" data-ref-filename="17MBB">MBB</dfn>,</td></tr>
<tr><th id="122">122</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="18MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="18MI" data-ref-filename="18MI">MI</dfn>,</td></tr>
<tr><th id="123">123</th><td>                                         <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="19Imm" title='Imm' data-type='int64_t' data-ref="19Imm" data-ref-filename="19Imm">Imm</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20BitSize" title='BitSize' data-type='unsigned int' data-ref="20BitSize" data-ref-filename="20BitSize">BitSize</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                         <em>int</em> <dfn class="local col1 decl" id="21FrameIdx" title='FrameIdx' data-type='int' data-ref="21FrameIdx" data-ref-filename="21FrameIdx">FrameIdx</dfn>, <em>int</em> <dfn class="local col2 decl" id="22Offset" title='Offset' data-type='int' data-ref="22Offset" data-ref-filename="22Offset">Offset</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="23TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="23TII" data-ref-filename="23TII">TII</dfn>) {</td></tr>
<tr><th id="126">126</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="24Opc" title='Opc' data-type='unsigned int' data-ref="24Opc" data-ref-filename="24Opc">Opc</dfn> = (<a class="local col0 ref" href="#20BitSize" title='BitSize' data-ref="20BitSize" data-ref-filename="20BitSize">BitSize</a> == <var>8</var>) ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8mi" title='llvm::X86::MOV8mi' data-ref="llvm::X86::MOV8mi" data-ref-filename="llvm..X86..MOV8mi">MOV8mi</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16mi" title='llvm::X86::MOV16mi' data-ref="llvm::X86::MOV16mi" data-ref-filename="llvm..X86..MOV16mi">MOV16mi</a>;</td></tr>
<tr><th id="127">127</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#17MBB" title='MBB' data-ref="17MBB" data-ref-filename="17MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI" data-ref-filename="18MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col3 ref" href="#23TII" title='TII' data-ref="23TII" data-ref-filename="23TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#24Opc" title='Opc' data-ref="24Opc" data-ref-filename="24Opc">Opc</a>)),</td></tr>
<tr><th id="128">128</th><td>                           <a class="local col1 ref" href="#21FrameIdx" title='FrameIdx' data-ref="21FrameIdx" data-ref-filename="21FrameIdx">FrameIdx</a>, <a class="local col2 ref" href="#22Offset" title='Offset' data-ref="22Offset" data-ref-filename="22Offset">Offset</a>)</td></tr>
<tr><th id="129">129</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#19Imm" title='Imm' data-ref="19Imm" data-ref-filename="19Imm">Imm</a>);</td></tr>
<tr><th id="130">130</th><td>}</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::X86TileConfig" title='(anonymous namespace)::X86TileConfig' data-ref="(anonymousnamespace)::X86TileConfig" data-ref-filename="(anonymousnamespace)..X86TileConfig">X86TileConfig</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113X86TileConfig18getTileConfigPointEv" title='(anonymous namespace)::X86TileConfig::getTileConfigPoint' data-type='llvm::MachineInstr * (anonymous namespace)::X86TileConfig::getTileConfigPoint()' data-ref="_ZN12_GLOBAL__N_113X86TileConfig18getTileConfigPointEv" data-ref-filename="_ZN12_GLOBAL__N_113X86TileConfig18getTileConfigPointEv">getTileConfigPoint</dfn>() {</td></tr>
<tr><th id="133">133</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="25MBB" data-ref-filename="25MBB">MBB</dfn> : *<a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::MF" title='(anonymous namespace)::X86TileConfig::MF' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::MF" data-ref-filename="(anonymousnamespace)..X86TileConfig..MF">MF</a>) {</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>    <i>// Traverse the basic block.</i></td></tr>
<tr><th id="136">136</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="26MI" data-ref-filename="26MI">MI</dfn> : <a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB" data-ref-filename="25MBB">MBB</a>)</td></tr>
<tr><th id="137">137</th><td>      <i>// Refer X86PreTileConfig.cpp.</i></td></tr>
<tr><th id="138">138</th><td><i>      // We only support one tile config for now.</i></td></tr>
<tr><th id="139">139</th><td>      <b>if</b> (<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI" data-ref-filename="26MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PLDTILECFG" title='llvm::X86::PLDTILECFG' data-ref="llvm::X86::PLDTILECFG" data-ref-filename="llvm..X86..PLDTILECFG">PLDTILECFG</a>)</td></tr>
<tr><th id="140">140</th><td>        <b>return</b> &amp;<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI" data-ref-filename="26MI">MI</a>;</td></tr>
<tr><th id="141">141</th><td>  }</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="144">144</th><td>}</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86TileConfig" title='(anonymous namespace)::X86TileConfig' data-ref="(anonymousnamespace)::X86TileConfig" data-ref-filename="(anonymousnamespace)..X86TileConfig">X86TileConfig</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv" title='(anonymous namespace)::X86TileConfig::tileConfig' data-type='void (anonymous namespace)::X86TileConfig::tileConfig()' data-ref="_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv" data-ref-filename="_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv">tileConfig</dfn>() {</td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="27MI" title='MI' data-type='llvm::MachineInstr *' data-ref="27MI" data-ref-filename="27MI">MI</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_113X86TileConfig18getTileConfigPointEv" title='(anonymous namespace)::X86TileConfig::getTileConfigPoint' data-use='c' data-ref="_ZN12_GLOBAL__N_113X86TileConfig18getTileConfigPointEv" data-ref-filename="_ZN12_GLOBAL__N_113X86TileConfig18getTileConfigPointEv">getTileConfigPoint</a>();</td></tr>
<tr><th id="148">148</th><td>  <b>if</b> (!<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI" data-ref-filename="27MI">MI</a>)</td></tr>
<tr><th id="149">149</th><td>    <b>return</b>;</td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="28MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="28MBB" data-ref-filename="28MBB">MBB</dfn> = <a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI" data-ref-filename="27MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="151">151</th><td>  <em>int</em> <dfn class="local col9 decl" id="29SS" title='SS' data-type='int' data-ref="29SS" data-ref-filename="29SS">SS</dfn> = <a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI" data-ref-filename="27MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="152">152</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col0 decl" id="30PhysRegs" title='PhysRegs' data-type='llvm::BitVector' data-ref="30PhysRegs" data-ref-filename="30PhysRegs">PhysRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::TRI" title='(anonymous namespace)::X86TileConfig::TRI' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::TRI" data-ref-filename="(anonymousnamespace)..X86TileConfig..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <i>// Fill in the palette first.</i></td></tr>
<tr><th id="155">155</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="31NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="31NewMI" data-ref-filename="31NewMI">NewMI</dfn> = <a class="tu ref fn" href="#_ZL19storeImmToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEljiiPKNS_15TargetInstrInfoE" title='storeImmToStackSlot' data-use='c' data-ref="_ZL19storeImmToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEljiiPKNS_15TargetInstrInfoE" data-ref-filename="_ZL19storeImmToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEljiiPKNS_15TargetInstrInfoE">storeImmToStackSlot</a>(<span class='refarg'>*<a class="local col8 ref" href="#28MBB" title='MBB' data-ref="28MBB" data-ref-filename="28MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a>*<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI" data-ref-filename="27MI">MI</a>, <var>1</var>, <var>8</var>, <a class="local col9 ref" href="#29SS" title='SS' data-ref="29SS" data-ref-filename="29SS">SS</a>, <var>0</var>, <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::TII" title='(anonymous namespace)::X86TileConfig::TII' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::TII" data-ref-filename="(anonymousnamespace)..X86TileConfig..TII">TII</a>);</td></tr>
<tr><th id="156">156</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::LIS" title='(anonymous namespace)::X86TileConfig::LIS' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::LIS" data-ref-filename="(anonymousnamespace)..X86TileConfig..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col1 ref" href="#31NewMI" title='NewMI' data-ref="31NewMI" data-ref-filename="31NewMI">NewMI</a></span>);</td></tr>
<tr><th id="157">157</th><td>  <i>// Fill in the shape of each tile physical register.</i></td></tr>
<tr><th id="158">158</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="32i" title='i' data-type='unsigned int' data-ref="32i" data-ref-filename="32i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="33e" title='e' data-type='unsigned int' data-ref="33e" data-ref-filename="33e">e</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::MRI" title='(anonymous namespace)::X86TileConfig::MRI' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86TileConfig..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col2 ref" href="#32i" title='i' data-ref="32i" data-ref-filename="32i">i</a> != <a class="local col3 ref" href="#33e" title='e' data-ref="33e" data-ref-filename="33e">e</a>; ++<a class="local col2 ref" href="#32i" title='i' data-ref="32i" data-ref-filename="32i">i</a>) {</td></tr>
<tr><th id="159">159</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="34VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="34VirtReg" data-ref-filename="34VirtReg">VirtReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register13index2VirtRegEj" title='llvm::Register::index2VirtReg' data-ref="_ZN4llvm8Register13index2VirtRegEj" data-ref-filename="_ZN4llvm8Register13index2VirtRegEj">index2VirtReg</a>(<a class="local col2 ref" href="#32i" title='i' data-ref="32i" data-ref-filename="32i">i</a>);</td></tr>
<tr><th id="160">160</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::MRI" title='(anonymous namespace)::X86TileConfig::MRI' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86TileConfig..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::reg_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyENS_8RegisterE">reg_nodbg_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34VirtReg" title='VirtReg' data-ref="34VirtReg" data-ref-filename="34VirtReg">VirtReg</a>))</td></tr>
<tr><th id="161">161</th><td>      <b>continue</b>;</td></tr>
<tr><th id="162">162</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col5 decl" id="35RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="35RC" data-ref-filename="35RC">RC</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::MRI" title='(anonymous namespace)::X86TileConfig::MRI' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86TileConfig..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34VirtReg" title='VirtReg' data-ref="34VirtReg" data-ref-filename="34VirtReg">VirtReg</a>);</td></tr>
<tr><th id="163">163</th><td>    <b>if</b> (<a class="local col5 ref" href="#35RC" title='RC' data-ref="35RC" data-ref-filename="35RC">RC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::TILERegClassID" title='llvm::X86::TILERegClassID' data-ref="llvm::X86::TILERegClassID" data-ref-filename="llvm..X86..TILERegClassID">TILERegClassID</a>)</td></tr>
<tr><th id="164">164</th><td>      <b>continue</b>;</td></tr>
<tr><th id="165">165</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="36PhysReg" title='PhysReg' data-type='llvm::Register' data-ref="36PhysReg" data-ref-filename="36PhysReg">PhysReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::VRM" title='(anonymous namespace)::X86TileConfig::VRM' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::VRM" data-ref-filename="(anonymousnamespace)..X86TileConfig..VRM">VRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE" data-ref-filename="_ZNK4llvm10VirtRegMap7getPhysENS_8RegisterE">getPhys</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34VirtReg" title='VirtReg' data-ref="34VirtReg" data-ref-filename="34VirtReg">VirtReg</a>);</td></tr>
<tr><th id="166">166</th><td>    <b>if</b> (<a class="local col0 ref" href="#30PhysRegs" title='PhysRegs' data-ref="30PhysRegs" data-ref-filename="30PhysRegs">PhysRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj" data-ref-filename="_ZNK4llvm9BitVector4testEj">test</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#36PhysReg" title='PhysReg' data-ref="36PhysReg" data-ref-filename="36PhysReg">PhysReg</a>))</td></tr>
<tr><th id="167">167</th><td>      <b>continue</b>;</td></tr>
<tr><th id="168">168</th><td>    <a class="local col0 ref" href="#30PhysRegs" title='PhysRegs' data-ref="30PhysRegs" data-ref-filename="30PhysRegs">PhysRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#36PhysReg" title='PhysReg' data-ref="36PhysReg" data-ref-filename="36PhysReg">PhysReg</a>);</td></tr>
<tr><th id="169">169</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#llvm::ShapeT" title='llvm::ShapeT' data-ref="llvm::ShapeT" data-ref-filename="llvm..ShapeT">ShapeT</a> <dfn class="local col7 decl" id="37Shape" title='Shape' data-type='llvm::ShapeT' data-ref="37Shape" data-ref-filename="37Shape">Shape</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::VRM" title='(anonymous namespace)::X86TileConfig::VRM' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::VRM" data-ref-filename="(anonymousnamespace)..X86TileConfig..VRM">VRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap8getShapeENS_8RegisterE" title='llvm::VirtRegMap::getShape' data-ref="_ZNK4llvm10VirtRegMap8getShapeENS_8RegisterE" data-ref-filename="_ZNK4llvm10VirtRegMap8getShapeENS_8RegisterE">getShape</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34VirtReg" title='VirtReg' data-ref="34VirtReg" data-ref-filename="34VirtReg">VirtReg</a>);</td></tr>
<tr><th id="170">170</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="38RowReg" title='RowReg' data-type='llvm::Register' data-ref="38RowReg" data-ref-filename="38RowReg">RowReg</dfn> = <a class="local col7 ref" href="#37Shape" title='Shape' data-ref="37Shape" data-ref-filename="37Shape">Shape</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#_ZNK4llvm6ShapeT6getRowEv" title='llvm::ShapeT::getRow' data-ref="_ZNK4llvm6ShapeT6getRowEv" data-ref-filename="_ZNK4llvm6ShapeT6getRowEv">getRow</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="171">171</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="39ColReg" title='ColReg' data-type='llvm::Register' data-ref="39ColReg" data-ref-filename="39ColReg">ColReg</dfn> = <a class="local col7 ref" href="#37Shape" title='Shape' data-ref="37Shape" data-ref-filename="37Shape">Shape</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#_ZNK4llvm6ShapeT6getColEv" title='llvm::ShapeT::getCol' data-ref="_ZNK4llvm6ShapeT6getColEv" data-ref-filename="_ZNK4llvm6ShapeT6getColEv">getCol</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>    <i>// Here is the data format for the tile config.</i></td></tr>
<tr><th id="174">174</th><td><i>    // 0      palette</i></td></tr>
<tr><th id="175">175</th><td><i>    // 1      start_row</i></td></tr>
<tr><th id="176">176</th><td><i>    // 2-15   reserved, must be zero</i></td></tr>
<tr><th id="177">177</th><td><i>    // 16-17  tile0.colsb Tile 0 bytes per row.</i></td></tr>
<tr><th id="178">178</th><td><i>    // 18-19  tile1.colsb Tile 1 bytes per row.</i></td></tr>
<tr><th id="179">179</th><td><i>    // 20-21  tile2.colsb Tile 2 bytes per row.</i></td></tr>
<tr><th id="180">180</th><td><i>    // ... (sequence continues)</i></td></tr>
<tr><th id="181">181</th><td><i>    // 30-31  tile7.colsb Tile 7 bytes per row.</i></td></tr>
<tr><th id="182">182</th><td><i>    // 32-47  reserved, must be zero</i></td></tr>
<tr><th id="183">183</th><td><i>    // 48     tile0.rows Tile 0 rows.</i></td></tr>
<tr><th id="184">184</th><td><i>    // 49     tile1.rows Tile 1 rows.</i></td></tr>
<tr><th id="185">185</th><td><i>    // 50     tile2.rows Tile 2 rows.</i></td></tr>
<tr><th id="186">186</th><td><i>    // ... (sequence continues)</i></td></tr>
<tr><th id="187">187</th><td><i>    // 55     tile7.rows Tile 7 rows.</i></td></tr>
<tr><th id="188">188</th><td><i>    // 56-63  reserved, must be zero</i></td></tr>
<tr><th id="189">189</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="40Index" title='Index' data-type='unsigned int' data-ref="40Index" data-ref-filename="40Index">Index</dfn> = <a class="tu ref fn" href="#_ZL19getTilePhysRegIndexN4llvm8RegisterE" title='getTilePhysRegIndex' data-use='c' data-ref="_ZL19getTilePhysRegIndexN4llvm8RegisterE" data-ref-filename="_ZL19getTilePhysRegIndexN4llvm8RegisterE">getTilePhysRegIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#36PhysReg" title='PhysReg' data-ref="36PhysReg" data-ref-filename="36PhysReg">PhysReg</a>);</td></tr>
<tr><th id="190">190</th><td>    <em>int</em> <dfn class="local col1 decl" id="41RowOffset" title='RowOffset' data-type='int' data-ref="41RowOffset" data-ref-filename="41RowOffset">RowOffset</dfn> = <var>48</var> + <a class="local col0 ref" href="#40Index" title='Index' data-ref="40Index" data-ref-filename="40Index">Index</a>;</td></tr>
<tr><th id="191">191</th><td>    <em>int</em> <dfn class="local col2 decl" id="42ColOffset" title='ColOffset' data-type='int' data-ref="42ColOffset" data-ref-filename="42ColOffset">ColOffset</dfn> = <var>16</var> + <a class="local col0 ref" href="#40Index" title='Index' data-ref="40Index" data-ref-filename="40Index">Index</a> * <var>2</var>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="43BitSize" title='BitSize' data-type='unsigned int' data-ref="43BitSize" data-ref-filename="43BitSize">BitSize</dfn> = <var>8</var>;</td></tr>
<tr><th id="194">194</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="44Pair" title='Pair' data-type='const std::pair&lt;llvm::Register, int&gt; &amp;' data-ref="44Pair" data-ref-filename="44Pair">Pair</dfn> : {<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col8 ref" href="#38RowReg" title='RowReg' data-ref="38RowReg" data-ref-filename="38RowReg">RowReg</a></span>, <span class='refarg'><a class="local col1 ref" href="#41RowOffset" title='RowOffset' data-ref="41RowOffset" data-ref-filename="41RowOffset">RowOffset</a></span>),</td></tr>
<tr><th id="195">195</th><td>                             <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col9 ref" href="#39ColReg" title='ColReg' data-ref="39ColReg" data-ref-filename="39ColReg">ColReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#42ColOffset" title='ColOffset' data-ref="42ColOffset" data-ref-filename="42ColOffset">ColOffset</a></span>)}) {</td></tr>
<tr><th id="196">196</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="45Imm" title='Imm' data-type='int64_t' data-ref="45Imm" data-ref-filename="45Imm">Imm</dfn>;</td></tr>
<tr><th id="197">197</th><td>      <em>int</em> <dfn class="local col6 decl" id="46ImmCount" title='ImmCount' data-type='int' data-ref="46ImmCount" data-ref-filename="46ImmCount">ImmCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="198">198</th><td>      <i>// All def must be the same value, otherwise it is invalid MIs.</i></td></tr>
<tr><th id="199">199</th><td><i>      // Immediate is prefered.</i></td></tr>
<tr><th id="200">200</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="47MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="47MO" data-ref-filename="47MO">MO</dfn> : <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::MRI" title='(anonymous namespace)::X86TileConfig::MRI' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86TileConfig..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12def_operandsENS_8RegisterE" title='llvm::MachineRegisterInfo::def_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12def_operandsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo12def_operandsENS_8RegisterE">def_operands</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#44Pair" title='Pair' data-ref="44Pair" data-ref-filename="44Pair">Pair</a>.<span class='ref field' title='std::pair&lt;llvm::Register, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>)) {</td></tr>
<tr><th id="201">201</th><td>        <em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="48Inst" title='Inst' data-type='const llvm::MachineInstr *' data-ref="48Inst" data-ref-filename="48Inst">Inst</dfn> = <a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO" data-ref-filename="47MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="202">202</th><td>        <b>if</b> (<a class="local col8 ref" href="#48Inst" title='Inst' data-ref="48Inst" data-ref-filename="48Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>()) {</td></tr>
<tr><th id="203">203</th><td>          <a class="local col6 ref" href="#46ImmCount" title='ImmCount' data-ref="46ImmCount" data-ref-filename="46ImmCount">ImmCount</a>++;</td></tr>
<tr><th id="204">204</th><td>          <a class="local col5 ref" href="#45Imm" title='Imm' data-ref="45Imm" data-ref-filename="45Imm">Imm</a> = <a class="local col8 ref" href="#48Inst" title='Inst' data-ref="48Inst" data-ref-filename="48Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="205">205</th><td>          <b>break</b>;</td></tr>
<tr><th id="206">206</th><td>        }</td></tr>
<tr><th id="207">207</th><td>      }</td></tr>
<tr><th id="208">208</th><td>      <em>auto</em> <dfn class="local col9 decl" id="49StoreConfig" title='StoreConfig' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/X86/X86TileConfig.cpp:208:26)' data-ref="49StoreConfig" data-ref-filename="49StoreConfig">StoreConfig</dfn> = [&amp;](<em>int</em> <dfn class="local col0 decl" id="50Offset" title='Offset' data-type='int' data-ref="50Offset" data-ref-filename="50Offset">Offset</dfn>) {</td></tr>
<tr><th id="209">209</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="51NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="51NewMI" data-ref-filename="51NewMI">NewMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="210">210</th><td>        <b>if</b> (<a class="local col6 ref" href="#46ImmCount" title='ImmCount' data-ref="46ImmCount" data-ref-filename="46ImmCount">ImmCount</a>)</td></tr>
<tr><th id="211">211</th><td>          <a class="local col1 ref" href="#51NewMI" title='NewMI' data-ref="51NewMI" data-ref-filename="51NewMI">NewMI</a> = <a class="tu ref fn" href="#_ZL19storeImmToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEljiiPKNS_15TargetInstrInfoE" title='storeImmToStackSlot' data-use='c' data-ref="_ZL19storeImmToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEljiiPKNS_15TargetInstrInfoE" data-ref-filename="_ZL19storeImmToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEljiiPKNS_15TargetInstrInfoE">storeImmToStackSlot</a>(<span class='refarg'>*<a class="local col8 ref" href="#28MBB" title='MBB' data-ref="28MBB" data-ref-filename="28MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a>*<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI" data-ref-filename="27MI">MI</a>, <a class="local col5 ref" href="#45Imm" title='Imm' data-ref="45Imm" data-ref-filename="45Imm">Imm</a>, <a class="local col3 ref" href="#43BitSize" title='BitSize' data-ref="43BitSize" data-ref-filename="43BitSize">BitSize</a>, <a class="local col9 ref" href="#29SS" title='SS' data-ref="29SS" data-ref-filename="29SS">SS</a>, <a class="local col0 ref" href="#50Offset" title='Offset' data-ref="50Offset" data-ref-filename="50Offset">Offset</a>, <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::TII" title='(anonymous namespace)::X86TileConfig::TII' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::TII" data-ref-filename="(anonymousnamespace)..X86TileConfig..TII">TII</a>);</td></tr>
<tr><th id="212">212</th><td>        <b>else</b> {</td></tr>
<tr><th id="213">213</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="52RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="52RC" data-ref-filename="52RC">RC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::MRI" title='(anonymous namespace)::X86TileConfig::MRI' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86TileConfig..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#44Pair" title='Pair' data-ref="44Pair" data-ref-filename="44Pair">Pair</a>.<span class='ref field' title='std::pair&lt;llvm::Register, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>);</td></tr>
<tr><th id="214">214</th><td>          <a class="local col1 ref" href="#51NewMI" title='NewMI' data-ref="51NewMI" data-ref-filename="51NewMI">NewMI</a> = <a class="tu ref fn" href="#_ZL19storeRegToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjiiPKNS_15TargetInstrInfoEPKNS16557690" title='storeRegToStackSlot' data-use='c' data-ref="_ZL19storeRegToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjiiPKNS_15TargetInstrInfoEPKNS16557690" data-ref-filename="_ZL19storeRegToStackSlotRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjiiPKNS_15TargetInstrInfoEPKNS16557690">storeRegToStackSlot</a>(<span class='refarg'>*<a class="local col8 ref" href="#28MBB" title='MBB' data-ref="28MBB" data-ref-filename="28MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a>*<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI" data-ref-filename="27MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#44Pair" title='Pair' data-ref="44Pair" data-ref-filename="44Pair">Pair</a>.<span class='ref field' title='std::pair&lt;llvm::Register, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>, <a class="local col3 ref" href="#43BitSize" title='BitSize' data-ref="43BitSize" data-ref-filename="43BitSize">BitSize</a>, <a class="local col9 ref" href="#29SS" title='SS' data-ref="29SS" data-ref-filename="29SS">SS</a>,</td></tr>
<tr><th id="215">215</th><td>                                      <a class="local col0 ref" href="#50Offset" title='Offset' data-ref="50Offset" data-ref-filename="50Offset">Offset</a>, <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::TII" title='(anonymous namespace)::X86TileConfig::TII' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::TII" data-ref-filename="(anonymousnamespace)..X86TileConfig..TII">TII</a>, <a class="local col2 ref" href="#52RC" title='RC' data-ref="52RC" data-ref-filename="52RC">RC</a>, <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::TRI" title='(anonymous namespace)::X86TileConfig::TRI' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::TRI" data-ref-filename="(anonymousnamespace)..X86TileConfig..TRI">TRI</a>);</td></tr>
<tr><th id="216">216</th><td>        }</td></tr>
<tr><th id="217">217</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="53SIdx" title='SIdx' data-type='llvm::SlotIndex' data-ref="53SIdx" data-ref-filename="53SIdx">SIdx</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::LIS" title='(anonymous namespace)::X86TileConfig::LIS' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::LIS" data-ref-filename="(anonymousnamespace)..X86TileConfig..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col1 ref" href="#51NewMI" title='NewMI' data-ref="51NewMI" data-ref-filename="51NewMI">NewMI</a></span>);</td></tr>
<tr><th id="218">218</th><td>        <b>if</b> (!<a class="local col6 ref" href="#46ImmCount" title='ImmCount' data-ref="46ImmCount" data-ref-filename="46ImmCount">ImmCount</a>) {</td></tr>
<tr><th id="219">219</th><td>          <i>// Extend the live interval.</i></td></tr>
<tr><th id="220">220</th><td>          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a>, <var>8</var>&gt; <dfn class="local col4 decl" id="54EndPoints" title='EndPoints' data-type='SmallVector&lt;llvm::SlotIndex, 8&gt;' data-ref="54EndPoints" data-ref-filename="54EndPoints">EndPoints</dfn> = <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#53SIdx" title='SIdx' data-ref="53SIdx" data-ref-filename="53SIdx">SIdx</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb" data-ref-filename="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>()};</td></tr>
<tr><th id="221">221</th><td>          <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a> &amp;<dfn class="local col5 decl" id="55Int" title='Int' data-type='llvm::LiveInterval &amp;' data-ref="55Int" data-ref-filename="55Int">Int</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::LIS" title='(anonymous namespace)::X86TileConfig::LIS' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::LIS" data-ref-filename="(anonymousnamespace)..X86TileConfig..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#44Pair" title='Pair' data-ref="44Pair" data-ref-filename="44Pair">Pair</a>.<span class='ref field' title='std::pair&lt;llvm::Register, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>);</td></tr>
<tr><th id="222">222</th><td>          <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::LIS" title='(anonymous namespace)::X86TileConfig::LIS' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::LIS" data-ref-filename="(anonymousnamespace)..X86TileConfig..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE" title='llvm::LiveIntervals::extendToIndices' data-ref="_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE" data-ref-filename="_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE">extendToIndices</a>(<span class='refarg'><a class="local col5 ref" href="#55Int" title='Int' data-ref="55Int" data-ref-filename="55Int">Int</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col4 ref" href="#54EndPoints" title='EndPoints' data-ref="54EndPoints" data-ref-filename="54EndPoints">EndPoints</a>);</td></tr>
<tr><th id="223">223</th><td>        }</td></tr>
<tr><th id="224">224</th><td>      };</td></tr>
<tr><th id="225">225</th><td>      <a class="local col9 ref" href="#49StoreConfig" title='StoreConfig' data-ref="49StoreConfig" data-ref-filename="49StoreConfig">StoreConfig</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113X86TileConfig10tileConfigEvENK3$_0clEi" title='(anonymous namespace)::X86TileConfig::tileConfig()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113X86TileConfig10tileConfigEvENK3$_0clEi" data-ref-filename="_ZZN12_GLOBAL__N_113X86TileConfig10tileConfigEvENK3$_0clEi">(<a class="local col4 ref" href="#44Pair" title='Pair' data-ref="44Pair" data-ref-filename="44Pair">Pair</a>.<span class='ref field' title='std::pair&lt;llvm::Register, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</a>;</td></tr>
<tr><th id="226">226</th><td>      <a class="local col3 ref" href="#43BitSize" title='BitSize' data-ref="43BitSize" data-ref-filename="43BitSize">BitSize</a> += <var>8</var>;</td></tr>
<tr><th id="227">227</th><td>    }</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td>}</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86TileConfig" title='(anonymous namespace)::X86TileConfig' data-ref="(anonymousnamespace)::X86TileConfig" data-ref-filename="(anonymousnamespace)..X86TileConfig">X86TileConfig</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_113X86TileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86TileConfig::runOnMachineFunction' data-type='bool (anonymous namespace)::X86TileConfig::runOnMachineFunction(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_113X86TileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_113X86TileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="56mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="56mf" data-ref-filename="56mf">mf</dfn>) {</td></tr>
<tr><th id="232">232</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::MF" title='(anonymous namespace)::X86TileConfig::MF' data-use='w' data-ref="(anonymousnamespace)::X86TileConfig::MF" data-ref-filename="(anonymousnamespace)..X86TileConfig..MF">MF</a> = &amp;<a class="local col6 ref" href="#56mf" title='mf' data-ref="56mf" data-ref-filename="56mf">mf</a>;</td></tr>
<tr><th id="233">233</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::MRI" title='(anonymous namespace)::X86TileConfig::MRI' data-use='w' data-ref="(anonymousnamespace)::X86TileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86TileConfig..MRI">MRI</a> = &amp;<a class="local col6 ref" href="#56mf" title='mf' data-ref="56mf" data-ref-filename="56mf">mf</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="234">234</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::ST" title='(anonymous namespace)::X86TileConfig::ST' data-use='w' data-ref="(anonymousnamespace)::X86TileConfig::ST" data-ref-filename="(anonymousnamespace)..X86TileConfig..ST">ST</a> = &amp;<a class="local col6 ref" href="#56mf" title='mf' data-ref="56mf" data-ref-filename="56mf">mf</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="235">235</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::TRI" title='(anonymous namespace)::X86TileConfig::TRI' data-use='w' data-ref="(anonymousnamespace)::X86TileConfig::TRI" data-ref-filename="(anonymousnamespace)..X86TileConfig..TRI">TRI</a> = <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::ST" title='(anonymous namespace)::X86TileConfig::ST' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::ST" data-ref-filename="(anonymousnamespace)..X86TileConfig..ST">ST</a>-&gt;<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="236">236</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::TII" title='(anonymous namespace)::X86TileConfig::TII' data-use='w' data-ref="(anonymousnamespace)::X86TileConfig::TII" data-ref-filename="(anonymousnamespace)..X86TileConfig..TII">TII</a> = <a class="local col6 ref" href="#56mf" title='mf' data-ref="56mf" data-ref-filename="56mf">mf</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="237">237</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::DomTree" title='(anonymous namespace)::X86TileConfig::DomTree' data-use='w' data-ref="(anonymousnamespace)::X86TileConfig::DomTree" data-ref-filename="(anonymousnamespace)..X86TileConfig..DomTree">DomTree</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="238">238</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::VRM" title='(anonymous namespace)::X86TileConfig::VRM' data-use='w' data-ref="(anonymousnamespace)::X86TileConfig::VRM" data-ref-filename="(anonymousnamespace)..X86TileConfig..VRM">VRM</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="239">239</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::LIS" title='(anonymous namespace)::X86TileConfig::LIS' data-use='w' data-ref="(anonymousnamespace)::X86TileConfig::LIS" data-ref-filename="(anonymousnamespace)..X86TileConfig..LIS">LIS</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::X86TileConfig::VRM" title='(anonymous namespace)::X86TileConfig::VRM' data-use='r' data-ref="(anonymousnamespace)::X86TileConfig::VRM" data-ref-filename="(anonymousnamespace)..X86TileConfig..VRM">VRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap15isShapeMapEmptyEv" title='llvm::VirtRegMap::isShapeMapEmpty' data-ref="_ZNK4llvm10VirtRegMap15isShapeMapEmptyEv" data-ref-filename="_ZNK4llvm10VirtRegMap15isShapeMapEmptyEv">isShapeMapEmpty</a>())</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv" title='(anonymous namespace)::X86TileConfig::tileConfig' data-use='c' data-ref="_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv" data-ref-filename="_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv">tileConfig</a>();</td></tr>
<tr><th id="245">245</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm23createX86TileConfigPassEv" title='llvm::createX86TileConfigPass' data-ref="_ZN4llvm23createX86TileConfigPassEv" data-ref-filename="_ZN4llvm23createX86TileConfigPassEv">createX86TileConfigPass</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::X86TileConfig" title='(anonymous namespace)::X86TileConfig' data-ref="(anonymousnamespace)::X86TileConfig" data-ref-filename="(anonymousnamespace)..X86TileConfig">X86TileConfig</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_113X86TileConfigC1Ev" title='(anonymous namespace)::X86TileConfig::X86TileConfig' data-use='c' data-ref="_ZN12_GLOBAL__N_113X86TileConfigC1Ev" data-ref-filename="_ZN12_GLOBAL__N_113X86TileConfigC1Ev">(</a>); }</td></tr>
<tr><th id="249">249</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>