\documentclass[a4paper,8pt]{report}
%#!platex
\usepackage[dvipdfmx]{graphicx}
\usepackage{ascmac}
%\usepackage[dvipdfm]{color}
\usepackage{comment}
\usepackage{txfonts}
%\usepackage{mediabb}
%\usepackage{stmaryrd}
%\usepackage{mcrl}
%\usepackage{proof}
\usepackage[all]{xy}

\renewcommand{\ttdefault}{txtt}
\newcommand{\emp}[1]{\colorbox[gray]{0.85}{#1}}

\setlength{\textwidth}{15cm}
\setlength{\textheight}{25cm}
\setlength{\topmargin}{-1cm}
\setlength{\oddsidemargin}{0.5cm}
\setlength{\evensidemargin}{0cm}
\pagestyle{empty}

\renewcommand{\baselinestretch}{0.8}
\begin{document}
\begin{center}
{\huge Takeo Imai}
\end{center}
{\footnotesize 
\begin{center}
tel: +81-90-8477-4077 \hspace{1em} email: bonotake.oshigoto@gmail.com\\
\end{center}
}

\section*{Professional Experience}
\subsubsection*{National Institute of Informatics, Chiyoda, Tokyo}
(Planned) Adjunct Associate Professor, Nov 2018--present
\begin{itemize}
    \item Study how to test/verify the behavior of deep neural networks
\end{itemize}

\subsubsection*{LeapMind Inc., Shibuya, Tokyo}
Compiler Engineer (Lead), Oct 2017--Oct 2018
\begin{itemize}
    \item Design and direct devleopment of a compiler that compiles a (quantized) deep neural network into a C++ code that works with SoC FPGAs
\end{itemize}

\subsubsection*{Toshiba Corp., Kawasaki, Kanagawa}
Research Scientist, Oct 2000--Sep 2017
\begin{itemize}
    \item Research a method that infers preconditions of a source code by using SAT solving and minimal unsatisfiable core enumeration
    \item Develop CForge, a bounded software model checker in collaboration with MIT Sofware Design Group and Prof. Daniel Jackson
    \item Design an original assertion based verification method for RTL designs of hardware
    \item Invent a metric that evaluates redundancy of source code based on code clones
    \item Consult a design of the very initial version of Bluetooth protocol stack developed by Toshiba
\end{itemize}

\subsubsection*{Massachusetts Institute of Technology, Canbridge, Massachusetts}
Visiting Scientist, May 2007--Aug 2007
\begin{itemize}
    \item Study methods for software reliability including formal methods
\end{itemize}

\subsubsection*{InterDesign Technologies, Inc., Minato, Tokyo}
Engineer, Apr 2003--March 2006
\begin{itemize}
    \item Develop a system-level software/hardware co-design tool "VisualSpec 3.0"
\end{itemize}

\section*{Other Activities}
\subsubsection*{MLSE (the Special Interest Group of Machine Learning Systems Engineering)}
Co-founder and steering member, Apr 2018--present
\begin{itemize}
    \item Pursue a new engineering discipline "machine learning systems engineering" that studies how to develop and operate machine learning-based systems more productive and more reliable
\end{itemize}

\section*{Education}
\paragraph{M.Sc.,} in Computer Science, University of Tokyo, September 2000.\\
Thesis: Dynamic Access Control of Mobile Objects by Switching Name Spaces

\paragraph{B.E,} in Computer Science, Osaka University, March 1998.\\
Thesis: A Proposition of Component's Conceptual Model for Processor's Design Automation

\section*{Skills}
\begin{itemize}
    \item Programming in C/C++/Python/Java/Haskell/Ruby/etc.
    \item Knowledge about DNN computation: deep learning, compiler design, code optimization
    \item Expertise in automated software testing, static program analysis, formal methods and formal verification
    \item Native level of Japanese and business level of English (TOEIC Score: 865)
\end{itemize}

\end{document}
