{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508454804833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508454804836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 18:13:24 2017 " "Processing started: Thu Oct 19 18:13:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508454804836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508454804836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508454804837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1508454805112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/bdamisc2/ece411/mp3/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file magic_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 magic_memory " "Found entity 1: magic_memory" {  } { { "magic_memory.sv" "" { Text "/home/bdamisc2/ece411/mp3/magic_memory.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp3_tb " "Found entity 1: mp3_tb" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "/home/bdamisc2/ece411/mp3/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/bdamisc2/ece411/mp3/gencc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus2.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus2 " "Found entity 1: plus2" {  } { { "plus2.sv" "" { Text "/home/bdamisc2/ece411/mp3/plus2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/bdamisc2/ece411/mp3/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/bdamisc2/ece411/mp3/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/bdamisc2/ece411/mp3/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/bdamisc2/ece411/mp3/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file nzp_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nzp_comp " "Found entity 1: nzp_comp" {  } { { "nzp_comp.sv" "" { Text "/home/bdamisc2/ece411/mp3/nzp_comp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/bdamisc2/ece411/mp3/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.sv" "" { Text "/home/bdamisc2/ece411/mp3/if_id.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.sv" "" { Text "/home/bdamisc2/ece411/mp3/id_ex.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.sv" "" { Text "/home/bdamisc2/ece411/mp3/ex_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mem_wb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_ext.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_ext " "Found entity 1: shift_ext" {  } { { "shift_ext.sv" "" { Text "/home/bdamisc2/ece411/mp3/shift_ext.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rom " "Found entity 1: control_rom" {  } { { "control_rom.sv" "" { Text "/home/bdamisc2/ece411/mp3/control_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508454805433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508454805433 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "clk plus2 cpu.sv(23) " "Verilog HDL Module Instantiation error at cpu.sv(23): port \"clk\" is not declared by module \"plus2\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 23 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508454805434 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "clk mux4 cpu.sv(28) " "Verilog HDL Module Instantiation error at cpu.sv(28): port \"clk\" is not declared by module \"mux4\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 28 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508454805434 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "clk mux2 cpu.sv(50) " "Verilog HDL Module Instantiation error at cpu.sv(50): port \"clk\" is not declared by module \"mux2\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 50 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "clk mux2 cpu.sv(55) " "Verilog HDL Module Instantiation error at cpu.sv(55): port \"clk\" is not declared by module \"mux2\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 55 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "lc3b_control_word control_rom.sv(7) " "Verilog HDL error at control_rom.sv(7): object \"lc3b_control_word\" is not declared" {  } { { "control_rom.sv" "" { Text "/home/bdamisc2/ece411/mp3/control_rom.sv" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "opcode control_rom.sv(11) " "Verilog HDL error at control_rom.sv(11): opcode is not declared under this prefix" {  } { { "control_rom.sv" "" { Text "/home/bdamisc2/ece411/mp3/control_rom.sv" 11 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "load_cc control_rom.sv(12) " "Verilog HDL error at control_rom.sv(12): load_cc is not declared under this prefix" {  } { { "control_rom.sv" "" { Text "/home/bdamisc2/ece411/mp3/control_rom.sv" 12 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "aluop control_rom.sv(17) " "Verilog HDL error at control_rom.sv(17): aluop is not declared under this prefix" {  } { { "control_rom.sv" "" { Text "/home/bdamisc2/ece411/mp3/control_rom.sv" 17 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "aluop control_rom.sv(21) " "Verilog HDL error at control_rom.sv(21): aluop is not declared under this prefix" {  } { { "control_rom.sv" "" { Text "/home/bdamisc2/ece411/mp3/control_rom.sv" 21 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "clk control_rom cpu.sv(65) " "Verilog HDL Module Instantiation error at cpu.sv(65): port \"clk\" is not declared by module \"control_rom\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 65 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "clk alu cpu.sv(83) " "Verilog HDL Module Instantiation error at cpu.sv(83): port \"clk\" is not declared by module \"alu\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 83 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "alu_mux cpu.sv(88) " "SystemVerilog error at cpu.sv(88): can't resolve implicit port connection(s) to instance \"alu_mux\" without a module declaration or an extern equivalent" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 88 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "clk adder cpu.sv(93) " "Verilog HDL Module Instantiation error at cpu.sv(93): port \"clk\" is not declared by module \"adder\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 93 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "clk mux2 cpu.sv(98) " "Verilog HDL Module Instantiation error at cpu.sv(98): port \"clk\" is not declared by module \"mux2\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 98 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "stb_shift_blk cpu.sv(115) " "SystemVerilog error at cpu.sv(115): can't resolve implicit port connection(s) to instance \"stb_shift_blk\" without a module declaration or an extern equivalent" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 115 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "clk mux4 cpu.sv(120) " "Verilog HDL Module Instantiation error at cpu.sv(120): port \"clk\" is not declared by module \"mux4\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 120 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "clk mux4 cpu.sv(125) " "Verilog HDL Module Instantiation error at cpu.sv(125): port \"clk\" is not declared by module \"mux4\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 125 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "ldb_shift_blk cpu.sv(130) " "SystemVerilog error at cpu.sv(130): can't resolve implicit port connection(s) to instance \"ldb_shift_blk\" without a module declaration or an extern equivalent" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 130 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "clk mux2 cpu.sv(140) " "Verilog HDL Module Instantiation error at cpu.sv(140): port \"clk\" is not declared by module \"mux2\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 140 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508454805435 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508454805541 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 19 18:13:25 2017 " "Processing ended: Thu Oct 19 18:13:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508454805541 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508454805541 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508454805541 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508454805541 ""}
