// Seed: 656059471
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  assign id_1 = 1;
  always @(posedge 1'b0, posedge id_3) if (1) id_2 = id_3;
endmodule
