#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Z_GO */
#define Z_GO_Sync_ctrl_reg__0__MASK 0x01u
#define Z_GO_Sync_ctrl_reg__0__POS 0
#define Z_GO_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Z_GO_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Z_GO_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Z_GO_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Z_GO_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Z_GO_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Z_GO_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Z_GO_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Z_GO_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Z_GO_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Z_GO_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Z_GO_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Z_GO_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define Z_GO_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Z_GO_Sync_ctrl_reg__MASK 0x01u
#define Z_GO_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Z_GO_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Z_GO_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* CAN_1_CanIP */
#define CAN_1_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define CAN_1_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define CAN_1_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define CAN_1_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define CAN_1_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define CAN_1_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define CAN_1_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define CAN_1_CanIP__PM_ACT_MSK 0x01u
#define CAN_1_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define CAN_1_CanIP__PM_STBY_MSK 0x01u
#define CAN_1_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define CAN_1_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define CAN_1_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define CAN_1_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define CAN_1_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define CAN_1_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define CAN_1_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define CAN_1_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define CAN_1_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define CAN_1_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define CAN_1_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define CAN_1_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define CAN_1_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define CAN_1_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define CAN_1_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define CAN_1_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define CAN_1_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define CAN_1_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define CAN_1_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define CAN_1_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define CAN_1_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define CAN_1_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define CAN_1_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define CAN_1_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define CAN_1_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define CAN_1_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define CAN_1_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define CAN_1_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define CAN_1_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define CAN_1_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define CAN_1_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define CAN_1_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define CAN_1_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define CAN_1_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define CAN_1_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define CAN_1_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define CAN_1_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define CAN_1_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define CAN_1_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define CAN_1_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define CAN_1_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define CAN_1_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define CAN_1_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define CAN_1_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define CAN_1_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define CAN_1_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define CAN_1_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define CAN_1_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define CAN_1_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define CAN_1_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define CAN_1_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define CAN_1_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define CAN_1_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define CAN_1_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define CAN_1_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define CAN_1_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define CAN_1_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define CAN_1_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define CAN_1_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define CAN_1_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define CAN_1_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define CAN_1_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define CAN_1_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define CAN_1_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define CAN_1_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define CAN_1_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define CAN_1_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define CAN_1_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define CAN_1_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define CAN_1_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define CAN_1_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define CAN_1_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define CAN_1_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define CAN_1_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define CAN_1_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define CAN_1_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define CAN_1_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define CAN_1_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define CAN_1_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define CAN_1_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define CAN_1_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define CAN_1_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define CAN_1_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define CAN_1_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define CAN_1_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define CAN_1_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define CAN_1_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define CAN_1_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define CAN_1_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define CAN_1_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define CAN_1_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define CAN_1_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define CAN_1_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define CAN_1_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define CAN_1_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define CAN_1_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define CAN_1_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define CAN_1_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define CAN_1_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define CAN_1_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define CAN_1_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define CAN_1_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define CAN_1_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define CAN_1_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define CAN_1_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define CAN_1_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define CAN_1_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define CAN_1_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define CAN_1_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define CAN_1_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define CAN_1_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define CAN_1_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define CAN_1_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define CAN_1_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define CAN_1_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define CAN_1_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define CAN_1_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define CAN_1_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define CAN_1_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define CAN_1_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define CAN_1_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define CAN_1_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define CAN_1_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define CAN_1_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define CAN_1_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define CAN_1_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define CAN_1_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define CAN_1_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define CAN_1_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define CAN_1_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define CAN_1_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define CAN_1_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define CAN_1_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define CAN_1_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define CAN_1_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define CAN_1_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define CAN_1_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define CAN_1_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define CAN_1_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define CAN_1_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define CAN_1_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define CAN_1_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define CAN_1_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define CAN_1_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define CAN_1_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define CAN_1_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define CAN_1_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define CAN_1_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define CAN_1_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define CAN_1_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define CAN_1_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define CAN_1_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define CAN_1_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define CAN_1_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define CAN_1_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define CAN_1_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define CAN_1_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define CAN_1_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define CAN_1_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define CAN_1_CanIP__TX7_ID CYREG_CAN0_TX7_ID

/* CAN_1_isr */
#define CAN_1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_1_isr__INTC_MASK 0x10000u
#define CAN_1_isr__INTC_NUMBER 16u
#define CAN_1_isr__INTC_PRIOR_NUM 7u
#define CAN_1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CAN_1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* RXCAN */
#define RXCAN__0__INTTYPE CYREG_PICU12_INTTYPE4
#define RXCAN__0__MASK 0x10u
#define RXCAN__0__PC CYREG_PRT12_PC4
#define RXCAN__0__PORT 12u
#define RXCAN__0__SHIFT 4
#define RXCAN__AG CYREG_PRT12_AG
#define RXCAN__BIE CYREG_PRT12_BIE
#define RXCAN__BIT_MASK CYREG_PRT12_BIT_MASK
#define RXCAN__BYP CYREG_PRT12_BYP
#define RXCAN__DM0 CYREG_PRT12_DM0
#define RXCAN__DM1 CYREG_PRT12_DM1
#define RXCAN__DM2 CYREG_PRT12_DM2
#define RXCAN__DR CYREG_PRT12_DR
#define RXCAN__INP_DIS CYREG_PRT12_INP_DIS
#define RXCAN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RXCAN__MASK 0x10u
#define RXCAN__PORT 12u
#define RXCAN__PRT CYREG_PRT12_PRT
#define RXCAN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RXCAN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RXCAN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RXCAN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RXCAN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RXCAN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RXCAN__PS CYREG_PRT12_PS
#define RXCAN__SHIFT 4
#define RXCAN__SIO_CFG CYREG_PRT12_SIO_CFG
#define RXCAN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RXCAN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RXCAN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RXCAN__SLW CYREG_PRT12_SLW

/* TXCAN */
#define TXCAN__0__INTTYPE CYREG_PICU12_INTTYPE5
#define TXCAN__0__MASK 0x20u
#define TXCAN__0__PC CYREG_PRT12_PC5
#define TXCAN__0__PORT 12u
#define TXCAN__0__SHIFT 5
#define TXCAN__AG CYREG_PRT12_AG
#define TXCAN__BIE CYREG_PRT12_BIE
#define TXCAN__BIT_MASK CYREG_PRT12_BIT_MASK
#define TXCAN__BYP CYREG_PRT12_BYP
#define TXCAN__DM0 CYREG_PRT12_DM0
#define TXCAN__DM1 CYREG_PRT12_DM1
#define TXCAN__DM2 CYREG_PRT12_DM2
#define TXCAN__DR CYREG_PRT12_DR
#define TXCAN__INP_DIS CYREG_PRT12_INP_DIS
#define TXCAN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TXCAN__MASK 0x20u
#define TXCAN__PORT 12u
#define TXCAN__PRT CYREG_PRT12_PRT
#define TXCAN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TXCAN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TXCAN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TXCAN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TXCAN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TXCAN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TXCAN__PS CYREG_PRT12_PS
#define TXCAN__SHIFT 5
#define TXCAN__SIO_CFG CYREG_PRT12_SIO_CFG
#define TXCAN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TXCAN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TXCAN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TXCAN__SLW CYREG_PRT12_SLW

/* Rx_DYN */
#define Rx_DYN__0__INTTYPE CYREG_PICU5_INTTYPE6
#define Rx_DYN__0__MASK 0x40u
#define Rx_DYN__0__PC CYREG_PRT5_PC6
#define Rx_DYN__0__PORT 5u
#define Rx_DYN__0__SHIFT 6
#define Rx_DYN__AG CYREG_PRT5_AG
#define Rx_DYN__AMUX CYREG_PRT5_AMUX
#define Rx_DYN__BIE CYREG_PRT5_BIE
#define Rx_DYN__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rx_DYN__BYP CYREG_PRT5_BYP
#define Rx_DYN__CTL CYREG_PRT5_CTL
#define Rx_DYN__DM0 CYREG_PRT5_DM0
#define Rx_DYN__DM1 CYREG_PRT5_DM1
#define Rx_DYN__DM2 CYREG_PRT5_DM2
#define Rx_DYN__DR CYREG_PRT5_DR
#define Rx_DYN__INP_DIS CYREG_PRT5_INP_DIS
#define Rx_DYN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Rx_DYN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rx_DYN__LCD_EN CYREG_PRT5_LCD_EN
#define Rx_DYN__MASK 0x40u
#define Rx_DYN__PORT 5u
#define Rx_DYN__PRT CYREG_PRT5_PRT
#define Rx_DYN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rx_DYN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rx_DYN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rx_DYN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rx_DYN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rx_DYN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rx_DYN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rx_DYN__PS CYREG_PRT5_PS
#define Rx_DYN__SHIFT 6
#define Rx_DYN__SLW CYREG_PRT5_SLW

/* Tx_DYN */
#define Tx_DYN__0__INTTYPE CYREG_PICU5_INTTYPE7
#define Tx_DYN__0__MASK 0x80u
#define Tx_DYN__0__PC CYREG_PRT5_PC7
#define Tx_DYN__0__PORT 5u
#define Tx_DYN__0__SHIFT 7
#define Tx_DYN__AG CYREG_PRT5_AG
#define Tx_DYN__AMUX CYREG_PRT5_AMUX
#define Tx_DYN__BIE CYREG_PRT5_BIE
#define Tx_DYN__BIT_MASK CYREG_PRT5_BIT_MASK
#define Tx_DYN__BYP CYREG_PRT5_BYP
#define Tx_DYN__CTL CYREG_PRT5_CTL
#define Tx_DYN__DM0 CYREG_PRT5_DM0
#define Tx_DYN__DM1 CYREG_PRT5_DM1
#define Tx_DYN__DM2 CYREG_PRT5_DM2
#define Tx_DYN__DR CYREG_PRT5_DR
#define Tx_DYN__INP_DIS CYREG_PRT5_INP_DIS
#define Tx_DYN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Tx_DYN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Tx_DYN__LCD_EN CYREG_PRT5_LCD_EN
#define Tx_DYN__MASK 0x80u
#define Tx_DYN__PORT 5u
#define Tx_DYN__PRT CYREG_PRT5_PRT
#define Tx_DYN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Tx_DYN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Tx_DYN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Tx_DYN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Tx_DYN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Tx_DYN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Tx_DYN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Tx_DYN__PS CYREG_PRT5_PS
#define Tx_DYN__SHIFT 7
#define Tx_DYN__SLW CYREG_PRT5_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x01u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x02u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x02u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x03u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x08u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x08u

/* CAN_Enable */
#define CAN_Enable__0__INTTYPE CYREG_PICU1_INTTYPE2
#define CAN_Enable__0__MASK 0x04u
#define CAN_Enable__0__PC CYREG_PRT1_PC2
#define CAN_Enable__0__PORT 1u
#define CAN_Enable__0__SHIFT 2
#define CAN_Enable__AG CYREG_PRT1_AG
#define CAN_Enable__AMUX CYREG_PRT1_AMUX
#define CAN_Enable__BIE CYREG_PRT1_BIE
#define CAN_Enable__BIT_MASK CYREG_PRT1_BIT_MASK
#define CAN_Enable__BYP CYREG_PRT1_BYP
#define CAN_Enable__CTL CYREG_PRT1_CTL
#define CAN_Enable__DM0 CYREG_PRT1_DM0
#define CAN_Enable__DM1 CYREG_PRT1_DM1
#define CAN_Enable__DM2 CYREG_PRT1_DM2
#define CAN_Enable__DR CYREG_PRT1_DR
#define CAN_Enable__INP_DIS CYREG_PRT1_INP_DIS
#define CAN_Enable__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CAN_Enable__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CAN_Enable__LCD_EN CYREG_PRT1_LCD_EN
#define CAN_Enable__MASK 0x04u
#define CAN_Enable__PORT 1u
#define CAN_Enable__PRT CYREG_PRT1_PRT
#define CAN_Enable__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CAN_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CAN_Enable__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CAN_Enable__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CAN_Enable__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CAN_Enable__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CAN_Enable__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CAN_Enable__PS CYREG_PRT1_PS
#define CAN_Enable__SHIFT 2
#define CAN_Enable__SLW CYREG_PRT1_SLW

/* ControlReg */
#define ControlReg_Sync_ctrl_reg__0__MASK 0x01u
#define ControlReg_Sync_ctrl_reg__0__POS 0
#define ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ControlReg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB08_CTL
#define ControlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define ControlReg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB08_CTL
#define ControlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define ControlReg_Sync_ctrl_reg__MASK 0x01u
#define ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ControlReg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB08_MSK

/* Pin_RedLed */
#define Pin_RedLed__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Pin_RedLed__0__MASK 0x80u
#define Pin_RedLed__0__PC CYREG_PRT12_PC7
#define Pin_RedLed__0__PORT 12u
#define Pin_RedLed__0__SHIFT 7
#define Pin_RedLed__AG CYREG_PRT12_AG
#define Pin_RedLed__BIE CYREG_PRT12_BIE
#define Pin_RedLed__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_RedLed__BYP CYREG_PRT12_BYP
#define Pin_RedLed__DM0 CYREG_PRT12_DM0
#define Pin_RedLed__DM1 CYREG_PRT12_DM1
#define Pin_RedLed__DM2 CYREG_PRT12_DM2
#define Pin_RedLed__DR CYREG_PRT12_DR
#define Pin_RedLed__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_RedLed__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_RedLed__MASK 0x80u
#define Pin_RedLed__PORT 12u
#define Pin_RedLed__PRT CYREG_PRT12_PRT
#define Pin_RedLed__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_RedLed__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_RedLed__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_RedLed__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_RedLed__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_RedLed__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_RedLed__PS CYREG_PRT12_PS
#define Pin_RedLed__SHIFT 7
#define Pin_RedLed__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_RedLed__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_RedLed__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_RedLed__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_RedLed__SLW CYREG_PRT12_SLW

/* CAN_Standby */
#define CAN_Standby__0__INTTYPE CYREG_PICU6_INTTYPE4
#define CAN_Standby__0__MASK 0x10u
#define CAN_Standby__0__PC CYREG_PRT6_PC4
#define CAN_Standby__0__PORT 6u
#define CAN_Standby__0__SHIFT 4
#define CAN_Standby__AG CYREG_PRT6_AG
#define CAN_Standby__AMUX CYREG_PRT6_AMUX
#define CAN_Standby__BIE CYREG_PRT6_BIE
#define CAN_Standby__BIT_MASK CYREG_PRT6_BIT_MASK
#define CAN_Standby__BYP CYREG_PRT6_BYP
#define CAN_Standby__CTL CYREG_PRT6_CTL
#define CAN_Standby__DM0 CYREG_PRT6_DM0
#define CAN_Standby__DM1 CYREG_PRT6_DM1
#define CAN_Standby__DM2 CYREG_PRT6_DM2
#define CAN_Standby__DR CYREG_PRT6_DR
#define CAN_Standby__INP_DIS CYREG_PRT6_INP_DIS
#define CAN_Standby__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CAN_Standby__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CAN_Standby__LCD_EN CYREG_PRT6_LCD_EN
#define CAN_Standby__MASK 0x10u
#define CAN_Standby__PORT 6u
#define CAN_Standby__PRT CYREG_PRT6_PRT
#define CAN_Standby__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CAN_Standby__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CAN_Standby__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CAN_Standby__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CAN_Standby__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CAN_Standby__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CAN_Standby__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CAN_Standby__PS CYREG_PRT6_PS
#define CAN_Standby__SHIFT 4
#define CAN_Standby__SLW CYREG_PRT6_SLW

/* Z_Axis_Step */
#define Z_Axis_Step__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Z_Axis_Step__0__MASK 0x04u
#define Z_Axis_Step__0__PC CYREG_PRT12_PC2
#define Z_Axis_Step__0__PORT 12u
#define Z_Axis_Step__0__SHIFT 2
#define Z_Axis_Step__AG CYREG_PRT12_AG
#define Z_Axis_Step__BIE CYREG_PRT12_BIE
#define Z_Axis_Step__BIT_MASK CYREG_PRT12_BIT_MASK
#define Z_Axis_Step__BYP CYREG_PRT12_BYP
#define Z_Axis_Step__DM0 CYREG_PRT12_DM0
#define Z_Axis_Step__DM1 CYREG_PRT12_DM1
#define Z_Axis_Step__DM2 CYREG_PRT12_DM2
#define Z_Axis_Step__DR CYREG_PRT12_DR
#define Z_Axis_Step__INP_DIS CYREG_PRT12_INP_DIS
#define Z_Axis_Step__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Z_Axis_Step__MASK 0x04u
#define Z_Axis_Step__PORT 12u
#define Z_Axis_Step__PRT CYREG_PRT12_PRT
#define Z_Axis_Step__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Z_Axis_Step__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Z_Axis_Step__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Z_Axis_Step__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Z_Axis_Step__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Z_Axis_Step__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Z_Axis_Step__PS CYREG_PRT12_PS
#define Z_Axis_Step__SHIFT 2
#define Z_Axis_Step__SIO_CFG CYREG_PRT12_SIO_CFG
#define Z_Axis_Step__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Z_Axis_Step__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Z_Axis_Step__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Z_Axis_Step__SLW CYREG_PRT12_SLW

/* Z_Step_Dist_CounterUDB */
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B0_UDB02_A0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B0_UDB02_A1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B0_UDB02_D0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B0_UDB02_D1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B0_UDB02_F0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B0_UDB02_F1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B0_UDB03_A0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B0_UDB03_A1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B0_UDB03_D0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B0_UDB03_D1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B0_UDB03_F0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B0_UDB03_F1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B0_UDB04_A0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B0_UDB04_A1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B0_UDB04_D0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B0_UDB04_D1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B0_UDB04_F0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B0_UDB04_F1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B0_UDB05_A0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B0_UDB05_A1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B0_UDB05_D0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B0_UDB05_D1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B0_UDB05_F0
#define Z_Step_Dist_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B0_UDB05_F1
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Z_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB05_ST

/* CanReaderISR */
#define CanReaderISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CanReaderISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CanReaderISR__INTC_MASK 0x01u
#define CanReaderISR__INTC_NUMBER 0u
#define CanReaderISR__INTC_PRIOR_NUM 2u
#define CanReaderISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define CanReaderISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CanReaderISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_GreenLed */
#define Pin_GreenLed__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Pin_GreenLed__0__MASK 0x40u
#define Pin_GreenLed__0__PC CYREG_PRT12_PC6
#define Pin_GreenLed__0__PORT 12u
#define Pin_GreenLed__0__SHIFT 6
#define Pin_GreenLed__AG CYREG_PRT12_AG
#define Pin_GreenLed__BIE CYREG_PRT12_BIE
#define Pin_GreenLed__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_GreenLed__BYP CYREG_PRT12_BYP
#define Pin_GreenLed__DM0 CYREG_PRT12_DM0
#define Pin_GreenLed__DM1 CYREG_PRT12_DM1
#define Pin_GreenLed__DM2 CYREG_PRT12_DM2
#define Pin_GreenLed__DR CYREG_PRT12_DR
#define Pin_GreenLed__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_GreenLed__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_GreenLed__MASK 0x40u
#define Pin_GreenLed__PORT 12u
#define Pin_GreenLed__PRT CYREG_PRT12_PRT
#define Pin_GreenLed__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_GreenLed__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_GreenLed__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_GreenLed__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_GreenLed__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_GreenLed__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_GreenLed__PS CYREG_PRT12_PS
#define Pin_GreenLed__SHIFT 6
#define Pin_GreenLed__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_GreenLed__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_GreenLed__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_GreenLed__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_GreenLed__SLW CYREG_PRT12_SLW

/* Z_Axis_Clock */
#define Z_Axis_Clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Z_Axis_Clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Z_Axis_Clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Z_Axis_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Z_Axis_Clock__INDEX 0x02u
#define Z_Axis_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Z_Axis_Clock__PM_ACT_MSK 0x04u
#define Z_Axis_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Z_Axis_Clock__PM_STBY_MSK 0x04u

/* Z_Axis_Power_viDAC8 */
#define Z_Axis_Power_viDAC8__CR0 CYREG_DAC3_CR0
#define Z_Axis_Power_viDAC8__CR1 CYREG_DAC3_CR1
#define Z_Axis_Power_viDAC8__D CYREG_DAC3_D
#define Z_Axis_Power_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Z_Axis_Power_viDAC8__PM_ACT_MSK 0x08u
#define Z_Axis_Power_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Z_Axis_Power_viDAC8__PM_STBY_MSK 0x08u
#define Z_Axis_Power_viDAC8__STROBE CYREG_DAC3_STROBE
#define Z_Axis_Power_viDAC8__SW0 CYREG_DAC3_SW0
#define Z_Axis_Power_viDAC8__SW2 CYREG_DAC3_SW2
#define Z_Axis_Power_viDAC8__SW3 CYREG_DAC3_SW3
#define Z_Axis_Power_viDAC8__SW4 CYREG_DAC3_SW4
#define Z_Axis_Power_viDAC8__TR CYREG_DAC3_TR
#define Z_Axis_Power_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define Z_Axis_Power_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define Z_Axis_Power_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define Z_Axis_Power_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define Z_Axis_Power_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define Z_Axis_Power_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define Z_Axis_Power_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define Z_Axis_Power_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define Z_Axis_Power_viDAC8__TST CYREG_DAC3_TST

/* Z_Axis_Enable */
#define Z_Axis_Enable__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Z_Axis_Enable__0__MASK 0x08u
#define Z_Axis_Enable__0__PC CYREG_PRT12_PC3
#define Z_Axis_Enable__0__PORT 12u
#define Z_Axis_Enable__0__SHIFT 3
#define Z_Axis_Enable__AG CYREG_PRT12_AG
#define Z_Axis_Enable__BIE CYREG_PRT12_BIE
#define Z_Axis_Enable__BIT_MASK CYREG_PRT12_BIT_MASK
#define Z_Axis_Enable__BYP CYREG_PRT12_BYP
#define Z_Axis_Enable__DM0 CYREG_PRT12_DM0
#define Z_Axis_Enable__DM1 CYREG_PRT12_DM1
#define Z_Axis_Enable__DM2 CYREG_PRT12_DM2
#define Z_Axis_Enable__DR CYREG_PRT12_DR
#define Z_Axis_Enable__INP_DIS CYREG_PRT12_INP_DIS
#define Z_Axis_Enable__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Z_Axis_Enable__MASK 0x08u
#define Z_Axis_Enable__PORT 12u
#define Z_Axis_Enable__PRT CYREG_PRT12_PRT
#define Z_Axis_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Z_Axis_Enable__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Z_Axis_Enable__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Z_Axis_Enable__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Z_Axis_Enable__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Z_Axis_Enable__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Z_Axis_Enable__PS CYREG_PRT12_PS
#define Z_Axis_Enable__SHIFT 3
#define Z_Axis_Enable__SIO_CFG CYREG_PRT12_SIO_CFG
#define Z_Axis_Enable__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Z_Axis_Enable__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Z_Axis_Enable__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Z_Axis_Enable__SLW CYREG_PRT12_SLW

/* Z_Motor_Speed_PWMUDB */
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__0__MASK 0x01u
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__0__POS 0
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__1__MASK 0x02u
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__1__POS 1
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__2__MASK 0x04u
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__2__POS 2
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK 0x87u
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* UART2DYNAMIXEL_BUART */
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART2DYNAMIXEL_BUART_sRX_RxSts__3__MASK 0x08u
#define UART2DYNAMIXEL_BUART_sRX_RxSts__3__POS 3
#define UART2DYNAMIXEL_BUART_sRX_RxSts__4__MASK 0x10u
#define UART2DYNAMIXEL_BUART_sRX_RxSts__4__POS 4
#define UART2DYNAMIXEL_BUART_sRX_RxSts__5__MASK 0x20u
#define UART2DYNAMIXEL_BUART_sRX_RxSts__5__POS 5
#define UART2DYNAMIXEL_BUART_sRX_RxSts__MASK 0x38u
#define UART2DYNAMIXEL_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART2DYNAMIXEL_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART2DYNAMIXEL_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB10_A0
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB10_A1
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB10_D0
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB10_D1
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB10_F0
#define UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB10_F1
#define UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART2DYNAMIXEL_BUART_sTX_TxSts__0__MASK 0x01u
#define UART2DYNAMIXEL_BUART_sTX_TxSts__0__POS 0
#define UART2DYNAMIXEL_BUART_sTX_TxSts__1__MASK 0x02u
#define UART2DYNAMIXEL_BUART_sTX_TxSts__1__POS 1
#define UART2DYNAMIXEL_BUART_sTX_TxSts__2__MASK 0x04u
#define UART2DYNAMIXEL_BUART_sTX_TxSts__2__POS 2
#define UART2DYNAMIXEL_BUART_sTX_TxSts__3__MASK 0x08u
#define UART2DYNAMIXEL_BUART_sTX_TxSts__3__POS 3
#define UART2DYNAMIXEL_BUART_sTX_TxSts__MASK 0x0Fu
#define UART2DYNAMIXEL_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART2DYNAMIXEL_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART2DYNAMIXEL_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB11_ST

/* UART2DYNAMIXEL_RXInternalInterrupt */
#define UART2DYNAMIXEL_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART2DYNAMIXEL_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART2DYNAMIXEL_RXInternalInterrupt__INTC_MASK 0x08u
#define UART2DYNAMIXEL_RXInternalInterrupt__INTC_NUMBER 3u
#define UART2DYNAMIXEL_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART2DYNAMIXEL_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define UART2DYNAMIXEL_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART2DYNAMIXEL_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Z_Axis_Move_ISR */
#define Z_Axis_Move_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Z_Axis_Move_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Z_Axis_Move_ISR__INTC_MASK 0x04u
#define Z_Axis_Move_ISR__INTC_NUMBER 2u
#define Z_Axis_Move_ISR__INTC_PRIOR_NUM 7u
#define Z_Axis_Move_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Z_Axis_Move_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Z_Axis_Move_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Z_Axis_Direction */
#define Z_Axis_Direction__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Z_Axis_Direction__0__MASK 0x04u
#define Z_Axis_Direction__0__PC CYREG_IO_PC_PRT15_PC2
#define Z_Axis_Direction__0__PORT 15u
#define Z_Axis_Direction__0__SHIFT 2
#define Z_Axis_Direction__AG CYREG_PRT15_AG
#define Z_Axis_Direction__AMUX CYREG_PRT15_AMUX
#define Z_Axis_Direction__BIE CYREG_PRT15_BIE
#define Z_Axis_Direction__BIT_MASK CYREG_PRT15_BIT_MASK
#define Z_Axis_Direction__BYP CYREG_PRT15_BYP
#define Z_Axis_Direction__CTL CYREG_PRT15_CTL
#define Z_Axis_Direction__DM0 CYREG_PRT15_DM0
#define Z_Axis_Direction__DM1 CYREG_PRT15_DM1
#define Z_Axis_Direction__DM2 CYREG_PRT15_DM2
#define Z_Axis_Direction__DR CYREG_PRT15_DR
#define Z_Axis_Direction__INP_DIS CYREG_PRT15_INP_DIS
#define Z_Axis_Direction__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Z_Axis_Direction__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Z_Axis_Direction__LCD_EN CYREG_PRT15_LCD_EN
#define Z_Axis_Direction__MASK 0x04u
#define Z_Axis_Direction__PORT 15u
#define Z_Axis_Direction__PRT CYREG_PRT15_PRT
#define Z_Axis_Direction__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Z_Axis_Direction__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Z_Axis_Direction__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Z_Axis_Direction__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Z_Axis_Direction__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Z_Axis_Direction__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Z_Axis_Direction__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Z_Axis_Direction__PS CYREG_PRT15_PS
#define Z_Axis_Direction__SHIFT 2
#define Z_Axis_Direction__SLW CYREG_PRT15_SLW

/* Z_Axis_StepSizeA */
#define Z_Axis_StepSizeA__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Z_Axis_StepSizeA__0__MASK 0x02u
#define Z_Axis_StepSizeA__0__PC CYREG_PRT12_PC1
#define Z_Axis_StepSizeA__0__PORT 12u
#define Z_Axis_StepSizeA__0__SHIFT 1
#define Z_Axis_StepSizeA__AG CYREG_PRT12_AG
#define Z_Axis_StepSizeA__BIE CYREG_PRT12_BIE
#define Z_Axis_StepSizeA__BIT_MASK CYREG_PRT12_BIT_MASK
#define Z_Axis_StepSizeA__BYP CYREG_PRT12_BYP
#define Z_Axis_StepSizeA__DM0 CYREG_PRT12_DM0
#define Z_Axis_StepSizeA__DM1 CYREG_PRT12_DM1
#define Z_Axis_StepSizeA__DM2 CYREG_PRT12_DM2
#define Z_Axis_StepSizeA__DR CYREG_PRT12_DR
#define Z_Axis_StepSizeA__INP_DIS CYREG_PRT12_INP_DIS
#define Z_Axis_StepSizeA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Z_Axis_StepSizeA__MASK 0x02u
#define Z_Axis_StepSizeA__PORT 12u
#define Z_Axis_StepSizeA__PRT CYREG_PRT12_PRT
#define Z_Axis_StepSizeA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Z_Axis_StepSizeA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Z_Axis_StepSizeA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Z_Axis_StepSizeA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Z_Axis_StepSizeA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Z_Axis_StepSizeA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Z_Axis_StepSizeA__PS CYREG_PRT12_PS
#define Z_Axis_StepSizeA__SHIFT 1
#define Z_Axis_StepSizeA__SIO_CFG CYREG_PRT12_SIO_CFG
#define Z_Axis_StepSizeA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Z_Axis_StepSizeA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Z_Axis_StepSizeA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Z_Axis_StepSizeA__SLW CYREG_PRT12_SLW

/* Z_Axis_StepSizeB */
#define Z_Axis_StepSizeB__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Z_Axis_StepSizeB__0__MASK 0x01u
#define Z_Axis_StepSizeB__0__PC CYREG_PRT12_PC0
#define Z_Axis_StepSizeB__0__PORT 12u
#define Z_Axis_StepSizeB__0__SHIFT 0
#define Z_Axis_StepSizeB__AG CYREG_PRT12_AG
#define Z_Axis_StepSizeB__BIE CYREG_PRT12_BIE
#define Z_Axis_StepSizeB__BIT_MASK CYREG_PRT12_BIT_MASK
#define Z_Axis_StepSizeB__BYP CYREG_PRT12_BYP
#define Z_Axis_StepSizeB__DM0 CYREG_PRT12_DM0
#define Z_Axis_StepSizeB__DM1 CYREG_PRT12_DM1
#define Z_Axis_StepSizeB__DM2 CYREG_PRT12_DM2
#define Z_Axis_StepSizeB__DR CYREG_PRT12_DR
#define Z_Axis_StepSizeB__INP_DIS CYREG_PRT12_INP_DIS
#define Z_Axis_StepSizeB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Z_Axis_StepSizeB__MASK 0x01u
#define Z_Axis_StepSizeB__PORT 12u
#define Z_Axis_StepSizeB__PRT CYREG_PRT12_PRT
#define Z_Axis_StepSizeB__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Z_Axis_StepSizeB__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Z_Axis_StepSizeB__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Z_Axis_StepSizeB__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Z_Axis_StepSizeB__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Z_Axis_StepSizeB__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Z_Axis_StepSizeB__PS CYREG_PRT12_PS
#define Z_Axis_StepSizeB__SHIFT 0
#define Z_Axis_StepSizeB__SIO_CFG CYREG_PRT12_SIO_CFG
#define Z_Axis_StepSizeB__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Z_Axis_StepSizeB__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Z_Axis_StepSizeB__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Z_Axis_StepSizeB__SLW CYREG_PRT12_SLW

/* isr_rx_interrupt */
#define isr_rx_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_rx_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_rx_interrupt__INTC_MASK 0x10u
#define isr_rx_interrupt__INTC_NUMBER 4u
#define isr_rx_interrupt__INTC_PRIOR_NUM 1u
#define isr_rx_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_rx_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_rx_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_tx_interrupt */
#define isr_tx_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_tx_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_tx_interrupt__INTC_MASK 0x20u
#define isr_tx_interrupt__INTC_NUMBER 5u
#define isr_tx_interrupt__INTC_PRIOR_NUM 1u
#define isr_tx_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_tx_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_tx_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Counter_CanReader_CounterHW */
#define Counter_CanReader_CounterHW__CAP0 CYREG_TMR0_CAP0
#define Counter_CanReader_CounterHW__CAP1 CYREG_TMR0_CAP1
#define Counter_CanReader_CounterHW__CFG0 CYREG_TMR0_CFG0
#define Counter_CanReader_CounterHW__CFG1 CYREG_TMR0_CFG1
#define Counter_CanReader_CounterHW__CFG2 CYREG_TMR0_CFG2
#define Counter_CanReader_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Counter_CanReader_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Counter_CanReader_CounterHW__PER0 CYREG_TMR0_PER0
#define Counter_CanReader_CounterHW__PER1 CYREG_TMR0_PER1
#define Counter_CanReader_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Counter_CanReader_CounterHW__PM_ACT_MSK 0x01u
#define Counter_CanReader_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Counter_CanReader_CounterHW__PM_STBY_MSK 0x01u
#define Counter_CanReader_CounterHW__RT0 CYREG_TMR0_RT0
#define Counter_CanReader_CounterHW__RT1 CYREG_TMR0_RT1
#define Counter_CanReader_CounterHW__SR0 CYREG_TMR0_SR0

/* Z_Axis_Bumper_ISR */
#define Z_Axis_Bumper_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Z_Axis_Bumper_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Z_Axis_Bumper_ISR__INTC_MASK 0x02u
#define Z_Axis_Bumper_ISR__INTC_NUMBER 1u
#define Z_Axis_Bumper_ISR__INTC_PRIOR_NUM 7u
#define Z_Axis_Bumper_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Z_Axis_Bumper_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Z_Axis_Bumper_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Z_Axis_CurrentRef */
#define Z_Axis_CurrentRef__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Z_Axis_CurrentRef__0__MASK 0x08u
#define Z_Axis_CurrentRef__0__PC CYREG_IO_PC_PRT15_PC3
#define Z_Axis_CurrentRef__0__PORT 15u
#define Z_Axis_CurrentRef__0__SHIFT 3
#define Z_Axis_CurrentRef__AG CYREG_PRT15_AG
#define Z_Axis_CurrentRef__AMUX CYREG_PRT15_AMUX
#define Z_Axis_CurrentRef__BIE CYREG_PRT15_BIE
#define Z_Axis_CurrentRef__BIT_MASK CYREG_PRT15_BIT_MASK
#define Z_Axis_CurrentRef__BYP CYREG_PRT15_BYP
#define Z_Axis_CurrentRef__CTL CYREG_PRT15_CTL
#define Z_Axis_CurrentRef__DM0 CYREG_PRT15_DM0
#define Z_Axis_CurrentRef__DM1 CYREG_PRT15_DM1
#define Z_Axis_CurrentRef__DM2 CYREG_PRT15_DM2
#define Z_Axis_CurrentRef__DR CYREG_PRT15_DR
#define Z_Axis_CurrentRef__INP_DIS CYREG_PRT15_INP_DIS
#define Z_Axis_CurrentRef__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Z_Axis_CurrentRef__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Z_Axis_CurrentRef__LCD_EN CYREG_PRT15_LCD_EN
#define Z_Axis_CurrentRef__MASK 0x08u
#define Z_Axis_CurrentRef__PORT 15u
#define Z_Axis_CurrentRef__PRT CYREG_PRT15_PRT
#define Z_Axis_CurrentRef__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Z_Axis_CurrentRef__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Z_Axis_CurrentRef__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Z_Axis_CurrentRef__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Z_Axis_CurrentRef__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Z_Axis_CurrentRef__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Z_Axis_CurrentRef__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Z_Axis_CurrentRef__PS CYREG_PRT15_PS
#define Z_Axis_CurrentRef__SHIFT 3
#define Z_Axis_CurrentRef__SLW CYREG_PRT15_SLW

/* Z_Axis_Bumper_Port */
#define Z_Axis_Bumper_Port__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Z_Axis_Bumper_Port__0__MASK 0x01u
#define Z_Axis_Bumper_Port__0__PC CYREG_PRT3_PC0
#define Z_Axis_Bumper_Port__0__PORT 3u
#define Z_Axis_Bumper_Port__0__SHIFT 0
#define Z_Axis_Bumper_Port__1__INTTYPE CYREG_PICU3_INTTYPE1
#define Z_Axis_Bumper_Port__1__MASK 0x02u
#define Z_Axis_Bumper_Port__1__PC CYREG_PRT3_PC1
#define Z_Axis_Bumper_Port__1__PORT 3u
#define Z_Axis_Bumper_Port__1__SHIFT 1
#define Z_Axis_Bumper_Port__AG CYREG_PRT3_AG
#define Z_Axis_Bumper_Port__AMUX CYREG_PRT3_AMUX
#define Z_Axis_Bumper_Port__BIE CYREG_PRT3_BIE
#define Z_Axis_Bumper_Port__BIT_MASK CYREG_PRT3_BIT_MASK
#define Z_Axis_Bumper_Port__BYP CYREG_PRT3_BYP
#define Z_Axis_Bumper_Port__CTL CYREG_PRT3_CTL
#define Z_Axis_Bumper_Port__DM0 CYREG_PRT3_DM0
#define Z_Axis_Bumper_Port__DM1 CYREG_PRT3_DM1
#define Z_Axis_Bumper_Port__DM2 CYREG_PRT3_DM2
#define Z_Axis_Bumper_Port__Down_Limit__INTTYPE CYREG_PICU3_INTTYPE1
#define Z_Axis_Bumper_Port__Down_Limit__MASK 0x02u
#define Z_Axis_Bumper_Port__Down_Limit__PC CYREG_PRT3_PC1
#define Z_Axis_Bumper_Port__Down_Limit__PORT 3u
#define Z_Axis_Bumper_Port__Down_Limit__SHIFT 1
#define Z_Axis_Bumper_Port__DR CYREG_PRT3_DR
#define Z_Axis_Bumper_Port__INP_DIS CYREG_PRT3_INP_DIS
#define Z_Axis_Bumper_Port__INTSTAT CYREG_PICU3_INTSTAT
#define Z_Axis_Bumper_Port__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Z_Axis_Bumper_Port__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Z_Axis_Bumper_Port__LCD_EN CYREG_PRT3_LCD_EN
#define Z_Axis_Bumper_Port__MASK 0x03u
#define Z_Axis_Bumper_Port__PORT 3u
#define Z_Axis_Bumper_Port__PRT CYREG_PRT3_PRT
#define Z_Axis_Bumper_Port__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Z_Axis_Bumper_Port__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Z_Axis_Bumper_Port__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Z_Axis_Bumper_Port__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Z_Axis_Bumper_Port__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Z_Axis_Bumper_Port__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Z_Axis_Bumper_Port__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Z_Axis_Bumper_Port__PS CYREG_PRT3_PS
#define Z_Axis_Bumper_Port__SHIFT 0
#define Z_Axis_Bumper_Port__SLW CYREG_PRT3_SLW
#define Z_Axis_Bumper_Port__SNAP CYREG_PICU3_SNAP
#define Z_Axis_Bumper_Port__Up_Limit__INTTYPE CYREG_PICU3_INTTYPE0
#define Z_Axis_Bumper_Port__Up_Limit__MASK 0x01u
#define Z_Axis_Bumper_Port__Up_Limit__PC CYREG_PRT3_PC0
#define Z_Axis_Bumper_Port__Up_Limit__PORT 3u
#define Z_Axis_Bumper_Port__Up_Limit__SHIFT 0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "module-gripper-psoc"
#define CY_VERSION "PSoC Creator  3.3 CP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x0000003Eu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
