

================================================================
== Synthesis Summary Report of 'activation'
================================================================
+ General Information: 
    * Date:           Thu Jul 18 08:45:11 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        activation
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu13p-flga2577-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |    |            |            |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |+ activation  |     -|  0.03|       18|  36.000|         -|        1|     -|       yes|  1 (~0%)|   -|  1243 (~0%)|  1804 (~0%)|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| input_r   | ap_none | 16       |
| output_r  | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| input    | in        | ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>  |
| output   | out       | ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>& |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| input    | input_r      | port    |
| output   | output_r     | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------+-----+--------+------------+-----+--------+---------+
| + activation           | 0   |        |            |     |        |         |
|   add_ln1347_fu_201_p2 | -   |        | add_ln1347 | add | fabric | 0       |
|   r_V_1_fu_229_p2      | -   |        | r_V_1      | sub | fabric | 0       |
|   ret_V_2_fu_267_p2    | -   |        | ret_V_2    | add | fabric | 0       |
|   tmp_V_fu_307_p2      | -   |        | tmp_V      | sub | fabric | 0       |
|   sub_ln1099_fu_351_p2 | -   |        | sub_ln1099 | sub | fabric | 0       |
|   lsb_index_fu_369_p2  | -   |        | lsb_index  | add | fabric | 0       |
|   sub_ln1102_fu_384_p2 | -   |        | sub_ln1102 | sub | fabric | 0       |
|   add_ln1104_fu_433_p2 | -   |        | add_ln1104 | add | fabric | 0       |
|   add_ln1113_fu_470_p2 | -   |        | add_ln1113 | add | fabric | 0       |
|   sub_ln1114_fu_475_p2 | -   |        | sub_ln1114 | sub | fabric | 0       |
|   m_3_fu_511_p2        | -   |        | m_3        | add | fabric | 0       |
|   man_V_1_fu_645_p2    | -   |        | man_V_1    | sub | fabric | 0       |
|   F2_fu_628_p2         | -   |        | F2         | sub | fabric | 0       |
|   add_ln570_fu_663_p2  | -   |        | add_ln570  | add | fabric | 0       |
|   sub_ln570_fu_668_p2  | -   |        | sub_ln570  | sub | fabric | 0       |
+------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + activation | 1    | 0    |        |          |         |      |         |
|   lut_V_U    | 1    | -    |        | lut_V    | rom_1p  | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+------------------------------------------+
| Type      | Options                  | Location                                 |
+-----------+--------------------------+------------------------------------------+
| interface | mode=ap_none port=input  | activation.cpp:99 in activation, input   |
| interface | mode=ap_none port=output | activation.cpp:100 in activation, output |
| pipeline  | II=1                     | activation.cpp:102 in activation         |
+-----------+--------------------------+------------------------------------------+


