#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  2 21:11:33 2021
# Process ID: 30684
# Current directory: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1
# Command line: vivado.exe -log bp_fpga_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bp_fpga_top.tcl
# Log file: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/bp_fpga_top.vds
# Journal file: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source bp_fpga_top.tcl -notrace
Command: synth_design -top bp_fpga_top -part xcvu440-flga2892-1-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu440'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 477.523 ; gain = 104.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bp_fpga_top' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:626]
INFO: [Synth 8-6157] synthesizing module 'dmaReadCtrl' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7123]
INFO: [Synth 8-6157] synthesizing module 'dma_read' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:12281]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:14780]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo' (1#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:14780]
INFO: [Synth 8-6155] done synthesizing module 'dma_read' (2#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:12281]
WARNING: [Synth 8-6014] Unused sequential element par_wr_delta_wt_BaseAddr_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7501]
WARNING: [Synth 8-6014] Unused sequential element par_wr_sigma_BaseAddr_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7502]
WARNING: [Synth 8-6014] Unused sequential element par_oWidth_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7507]
WARNING: [Synth 8-6014] Unused sequential element par_oHeight_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7508]
INFO: [Synth 8-6155] done synthesizing module 'dmaReadCtrl' (3#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7123]
INFO: [Synth 8-6157] synthesizing module 'dmaWriteCtrl' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:5994]
INFO: [Synth 8-6157] synthesizing module 'cvt_stream2uint' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:12238]
INFO: [Synth 8-6155] done synthesizing module 'cvt_stream2uint' (4#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:12238]
WARNING: [Synth 8-6014] Unused sequential element wt_cnt_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7001]
WARNING: [Synth 8-6014] Unused sequential element cfg_wr_delta_wt_BaseAddr_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7091]
WARNING: [Synth 8-6014] Unused sequential element cfg_wr_sigma_BaseAddr_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7092]
WARNING: [Synth 8-6014] Unused sequential element cfg_dtWidth_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7093]
WARNING: [Synth 8-6014] Unused sequential element cfg_dtHeight_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7094]
WARNING: [Synth 8-6014] Unused sequential element cfg_wtWidth_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7095]
WARNING: [Synth 8-6014] Unused sequential element cfg_wtHeight_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7096]
WARNING: [Synth 8-6014] Unused sequential element cfg_oWidth_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7097]
WARNING: [Synth 8-6014] Unused sequential element cfg_oHeight_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:7098]
INFO: [Synth 8-6155] done synthesizing module 'dmaWriteCtrl' (5#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:5994]
INFO: [Synth 8-6157] synthesizing module 'cbuff_top' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:5813]
INFO: [Synth 8-6157] synthesizing module 'dma2buff' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11963]
INFO: [Synth 8-6155] done synthesizing module 'dma2buff' (6#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11963]
INFO: [Synth 8-6157] synthesizing module 'conv_buff' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11793]
INFO: [Synth 8-6157] synthesizing module 'conv_mem' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:14741]
INFO: [Synth 8-6155] done synthesizing module 'conv_mem' (7#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:14741]
INFO: [Synth 8-6155] done synthesizing module 'conv_buff' (8#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11793]
INFO: [Synth 8-6155] done synthesizing module 'cbuff_top' (9#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:5813]
INFO: [Synth 8-6157] synthesizing module 'conv_top' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:3077]
INFO: [Synth 8-6157] synthesizing module 'buff2conv' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11341]
WARNING: [Synth 8-6014] Unused sequential element param_rd_dtBaseAddr_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11778]
WARNING: [Synth 8-6014] Unused sequential element param_rd_wtBaseAddr_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11779]
WARNING: [Synth 8-6014] Unused sequential element param_wr_delta_wt_BaseAddr_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11780]
WARNING: [Synth 8-6014] Unused sequential element param_wr_sigma_BaseAddr_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11781]
WARNING: [Synth 8-6014] Unused sequential element param_oWidth_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11786]
WARNING: [Synth 8-6014] Unused sequential element param_oHeight_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11787]
INFO: [Synth 8-6155] done synthesizing module 'buff2conv' (10#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11341]
INFO: [Synth 8-6157] synthesizing module 'dataType_cvt_in' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:10507]
INFO: [Synth 8-6155] done synthesizing module 'dataType_cvt_in' (11#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:10507]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_array' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:9009]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_atom' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:14459]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18334]
INFO: [Synth 8-6157] synthesizing module 'fp_multiply' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:34962]
INFO: [Synth 8-6157] synthesizing module 'fp_multi_bb' [D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/.Xil/Vivado-30684-LAPTOP-EEFVGB2U/realtime/fp_multi_bb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_multi_bb' (12#1) [D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/.Xil/Vivado-30684-LAPTOP-EEFVGB2U/realtime/fp_multi_bb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_multiply' (13#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:34962]
INFO: [Synth 8-6157] synthesizing module 'fp_acc' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:34705]
INFO: [Synth 8-6157] synthesizing module 'fp_adder' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:35124]
INFO: [Synth 8-6157] synthesizing module 'fp_adder_bb' [D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/.Xil/Vivado-30684-LAPTOP-EEFVGB2U/realtime/fp_adder_bb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_adder_bb' (14#1) [D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/.Xil/Vivado-30684-LAPTOP-EEFVGB2U/realtime/fp_adder_bb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_adder' (15#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:35124]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc' (16#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:34705]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit' (17#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18334]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_1' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18280]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_1' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:34446]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_1' (18#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:34446]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_1' (19#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18280]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_2' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18226]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_2' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:34187]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_2' (20#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:34187]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_2' (21#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18226]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_3' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18172]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_3' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:33928]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_3' (22#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:33928]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_3' (23#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18172]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_4' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18118]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_4' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:33669]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_4' (24#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:33669]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_4' (25#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18118]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_5' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18064]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_5' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:33410]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_5' (26#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:33410]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_5' (27#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18064]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_6' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18010]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_6' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:33151]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_6' (28#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:33151]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_6' (29#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:18010]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_7' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17956]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_7' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:32892]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_7' (30#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:32892]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_7' (31#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17956]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_atom' (32#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:14459]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_atom_1' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:14193]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_8' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17902]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_8' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:32633]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_8' (33#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:32633]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_8' (34#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17902]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_9' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17848]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_9' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:32374]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_9' (35#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:32374]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_9' (36#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17848]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_10' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17794]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_10' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:32115]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_10' (37#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:32115]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_10' (38#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17794]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_11' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17740]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_11' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:31856]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_11' (39#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:31856]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_11' (40#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17740]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_12' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17686]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_12' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:31597]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_12' (41#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:31597]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_12' (42#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17686]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_13' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17632]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_13' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:31338]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_13' (43#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:31338]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_13' (44#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17632]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_14' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17578]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_14' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:31079]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_14' (45#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:31079]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_14' (46#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17578]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_15' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17524]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_15' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:30820]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_15' (47#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:30820]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_15' (48#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17524]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_atom_1' (49#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:14193]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_atom_2' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:13927]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_16' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17470]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_16' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:30561]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_16' (50#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:30561]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_16' (51#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17470]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_17' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17416]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_17' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:30302]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_17' (52#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:30302]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_17' (53#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17416]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_18' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17362]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_18' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:30043]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_18' (54#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:30043]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_18' (55#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17362]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_19' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17308]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_19' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:29784]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_19' (56#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:29784]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_19' (57#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17308]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_20' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17254]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_20' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:29525]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_20' (58#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:29525]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_20' (59#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17254]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_21' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17200]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_21' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:29266]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_21' (60#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:29266]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_21' (61#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17200]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_22' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17146]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_22' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:29007]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_22' (62#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:29007]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_22' (63#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17146]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_23' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17092]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_23' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:28748]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_23' (64#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:28748]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_23' (65#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17092]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_atom_2' (66#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:13927]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_atom_3' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:13661]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_24' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17038]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_24' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:28489]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_24' (67#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:28489]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_24' (68#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:17038]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_25' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16984]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_25' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:28230]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_25' (69#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:28230]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_25' (70#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16984]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_26' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16930]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_26' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:27971]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_26' (71#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:27971]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_26' (72#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16930]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_27' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16876]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_27' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:27712]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_27' (73#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:27712]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_27' (74#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16876]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_28' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16822]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_28' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:27453]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_28' (75#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:27453]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_28' (76#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16822]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_29' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16768]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_29' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:27194]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_29' (77#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:27194]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_29' (78#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16768]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_30' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16714]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_30' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:26935]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_30' (79#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:26935]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_30' (80#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16714]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_31' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16660]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_31' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:26676]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_31' (81#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:26676]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_31' (82#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16660]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_atom_3' (83#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:13661]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_atom_4' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:13395]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_32' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16606]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_32' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:26417]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_32' (84#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:26417]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_32' (85#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16606]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_33' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16552]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_33' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:26158]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_33' (86#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:26158]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_33' (87#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16552]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_34' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16498]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_34' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:25899]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_34' (88#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:25899]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_34' (89#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16498]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_35' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16444]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_35' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:25640]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_35' (90#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:25640]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_35' (91#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16444]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_36' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16390]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_36' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:25381]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_36' (92#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:25381]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_36' (93#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16390]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_37' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16336]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_37' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:25122]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_37' (94#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:25122]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_37' (95#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16336]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_38' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16282]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_38' (96#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:24863]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_38' (97#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16282]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_39' (98#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:24604]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_39' (99#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:16228]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_atom_4' (100#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:13395]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design bp_fpga_top has port io_interruper driven by constant 0
WARNING: [Synth 8-3331] design config_top has unconnected port io_rdma_glb_param_ready
WARNING: [Synth 8-3331] design config_top has unconnected port io_wdma_glb_param_ready
WARNING: [Synth 8-3331] design config_top has unconnected port io_conv_glb_param_ready
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_valid
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[31]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[30]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[29]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[28]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[27]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[26]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[25]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[24]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[23]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[22]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[21]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[20]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[19]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[18]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[17]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[16]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[15]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[14]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[13]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[12]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[11]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[10]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[9]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[8]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[7]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[6]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[5]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[4]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[3]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[2]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[1]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_dtBaseAddr[0]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[31]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[30]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[29]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[28]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[27]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[26]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[25]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[24]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[23]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[22]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[21]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[20]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[19]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[18]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[17]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[16]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[15]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[14]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[13]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[12]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[11]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[10]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[9]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[8]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[7]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[6]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[5]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[4]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[3]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[2]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[1]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_rd_wtBaseAddr[0]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[31]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[30]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[29]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[28]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[27]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[26]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[25]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[24]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[23]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[22]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[21]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[20]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[19]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[18]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[17]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[16]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[15]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[14]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[13]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[12]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[11]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[10]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[9]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[8]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[7]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[6]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[5]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[4]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[3]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[2]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[1]
WARNING: [Synth 8-3331] design buff2conv has unconnected port cfg_payload_wr_delta_wt_BaseAddr[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 612.926 ; gain = 240.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 612.926 ; gain = 240.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 612.926 ; gain = 240.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu440-flga2892-1-c
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_1/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_1/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_2/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_2/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_3/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_3/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_4/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_4/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_5/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_5/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_6/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_6/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_7/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_7/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_0/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_0/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_1/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_1/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_2/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_2/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_3/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_3/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_4/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_4/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_5/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_5/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_6/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_6/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_7/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_7/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_0/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_0/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_1/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_1/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_2/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_2/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_3/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_3/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_4/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_4/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_5/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_5/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_6/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_6/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_7/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_7/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_0/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_0/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_1/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_1/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_2/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_2/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_3/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_3/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_4/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_4/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_5/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_5/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_6/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_6/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_7/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_7/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_0/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_0/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_1/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_1/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_2/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_2/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_3/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_3/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_4/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_4/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_5/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_5/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_6/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_6/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_7/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_7/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_0/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_0/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_1/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_1/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_2/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_2/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_3/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_3/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_4/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_4/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_5/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_5/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_6/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_6/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_7/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_7/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_0/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_0/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_1/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_1/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_2/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_2/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_3/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_3/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_4/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_4/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_5/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_5/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_6/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_6/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_7/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_7/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_0/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_0/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_1/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_1/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_2/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_2/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_3/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_3/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_4/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_4/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_5/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_5/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_6/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_6/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_7/acc/fp_adder_120/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_7/acc/fp_adder_120/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l0_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l0_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l0_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l0_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l0_2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l0_2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l0_3/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l0_3/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l1_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l1_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l1_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l1_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_0/fp_adder_l2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l0_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l0_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l0_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l0_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l0_2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l0_2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l0_3/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l0_3/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l1_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l1_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l1_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l1_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_1_1/fp_adder_l2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l0_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l0_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l0_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l0_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l0_2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l0_2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l0_3/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l0_3/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l1_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l1_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l1_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l1_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_2_1/fp_adder_l2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l0_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l0_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l0_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l0_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l0_2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l0_2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l0_3/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l0_3/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l1_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l1_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l1_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l1_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_3_1/fp_adder_l2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l0_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l0_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l0_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l0_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l0_2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l0_2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l0_3/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l0_3/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l1_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l1_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l1_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l1_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_4_1/fp_adder_l2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l0_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l0_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l0_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l0_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l0_2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l0_2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l0_3/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l0_3/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l1_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l1_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l1_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l1_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_5_1/fp_adder_l2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l0_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l0_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l0_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l0_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l0_2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l0_2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l0_3/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l0_3/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l1_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l1_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l1_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l1_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_6_1/fp_adder_l2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l0_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l0_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l0_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l0_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l0_2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l0_2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l0_3/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l0_3/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l1_0/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l1_0/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l1_1/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l1_1/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l2/fp_adder_120'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'adder/atom_adder_7_1/fp_adder_l2/fp_adder_120'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_0/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_1_1/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_2_1/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_3_1/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_4_1/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_5_1/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_6_1/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv/conv_core/mac_acc_atom_7_1/mac_7/multi/fp_multi'
Parsing XDC File [D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1642.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1642.516 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1642.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1642.574 ; gain = 1269.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu440-flga2892-1-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1642.574 ; gain = 1269.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_1/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_2/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_3/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_4/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_5/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_6/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_7/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_0/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_1/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_2/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_3/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_4/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_5/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_6/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_7/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_0/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_1/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_2/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_3/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_4/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_5/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_6/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_7/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_0/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_1/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_2/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_3/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_4/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_5/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_6/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_7/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_0/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_1/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_2/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_3/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_4/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_5/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_6/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_7/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_0/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_1/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_2/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_3/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_4/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_5/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_6/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_7/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_0/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_1/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_2/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_3/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_4/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_5/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_6/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_7/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_0/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_1/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_2/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_3/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_4/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_5/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_6/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_7/acc/fp_adder_120/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_0/fp_adder_l0_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_0/fp_adder_l0_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_0/fp_adder_l0_2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_0/fp_adder_l0_3/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_0/fp_adder_l1_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_0/fp_adder_l1_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_0/fp_adder_l2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_1_1/fp_adder_l0_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_1_1/fp_adder_l0_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_1_1/fp_adder_l0_2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_1_1/fp_adder_l0_3/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_1_1/fp_adder_l1_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_1_1/fp_adder_l1_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_1_1/fp_adder_l2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_2_1/fp_adder_l0_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_2_1/fp_adder_l0_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_2_1/fp_adder_l0_2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_2_1/fp_adder_l0_3/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_2_1/fp_adder_l1_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_2_1/fp_adder_l1_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_2_1/fp_adder_l2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_3_1/fp_adder_l0_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_3_1/fp_adder_l0_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_3_1/fp_adder_l0_2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_3_1/fp_adder_l0_3/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_3_1/fp_adder_l1_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_3_1/fp_adder_l1_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_3_1/fp_adder_l2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_4_1/fp_adder_l0_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_4_1/fp_adder_l0_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_4_1/fp_adder_l0_2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_4_1/fp_adder_l0_3/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_4_1/fp_adder_l1_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_4_1/fp_adder_l1_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_4_1/fp_adder_l2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_5_1/fp_adder_l0_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_5_1/fp_adder_l0_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_5_1/fp_adder_l0_2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_5_1/fp_adder_l0_3/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_5_1/fp_adder_l1_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_5_1/fp_adder_l1_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_5_1/fp_adder_l2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_6_1/fp_adder_l0_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_6_1/fp_adder_l0_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_6_1/fp_adder_l0_2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_6_1/fp_adder_l0_3/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_6_1/fp_adder_l1_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_6_1/fp_adder_l1_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_6_1/fp_adder_l2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_7_1/fp_adder_l0_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_7_1/fp_adder_l0_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_7_1/fp_adder_l0_2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_7_1/fp_adder_l0_3/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_7_1/fp_adder_l1_0/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_7_1/fp_adder_l1_1/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder/atom_adder_7_1/fp_adder_l2/fp_adder_120. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_0/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_1_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_2_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_3_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_4_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_5_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_6_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv/conv_core/mac_acc_atom_7_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1642.574 ; gain = 1269.977
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dma_rd_fsm_stateReg_reg' in module 'dma_read'
INFO: [Synth 8-5544] ROM "dma_rd_fsm_wantStart" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "isIdle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axim_ar_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'dma_rdctrl_fsm_stateReg_reg' in module 'dmaReadCtrl'
INFO: [Synth 8-5544] ROM "isIdle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_rdctrl_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_rdctrl_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_rdctrl_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'dma_wrctrl_fsm_stateReg_reg' in module 'dmaWriteCtrl'
INFO: [Synth 8-5546] ROM "data_wt_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_wt_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_wt_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_wt_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_wt_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_wt_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_wt_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_wt_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "io_axim_aw_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "io_axim_w_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "io_cfg_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cvt_wt_o_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cvt_sgm_io_out_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "burst_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_wrctrl_fsm_wantStart" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_wrctrl_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_wrctrl_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11485]
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_1'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_2'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_3'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_4'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_5'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_6'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_7'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_8'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_9'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_10'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_11'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_12'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_13'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_120_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_14'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_15'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_16'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_17'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_18'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_19'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_20'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_21'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_22'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_23'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_24'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_25'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_26'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_27'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_28'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_29'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_30'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_31'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_32'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_33'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_34'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_35'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_36'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_37'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_38'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_39'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_40'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_41'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_42'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_43'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_44'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_45'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_46'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_47'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_48'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_49'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_50'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_51'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_52'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_53'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_54'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_55'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_56'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_57'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_58'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_59'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_60'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_61'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_62'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_63'
INFO: [Synth 8-802] inferred FSM for state register 'mux_fsm_stateReg_reg' in module 'conv_mux'
INFO: [Synth 8-5545] ROM "is_delta_wt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cfg_dtWidth" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cfg_dtHeight" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cfg_wtWidth" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cfg_wtHeight" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cfg_oWidth" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cfg_oHeight" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cfg_rd_dtBaseAddr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cfg_rd_wtBaseAddr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cfg_wr_delta_wt_BaseAddr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cfg_wr_sigma_BaseAddr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dma_rd_fsm_stateReg_reg' using encoding 'sequential' in module 'dma_read'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1642.574 ; gain = 1269.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 72    
	   3 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 28    
	               32 Bit    Registers := 147   
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 148   
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 69    
+---Multipliers : 
	                16x32  Multipliers := 1     
+---RAMs : 
	             128K Bit         RAMs := 9     
	               4K Bit         RAMs := 1     
+---Muxes : 
	   9 Input    256 Bit        Muxes := 7     
	   2 Input    256 Bit        Muxes := 25    
	   8 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 8     
	   9 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 7     
	   8 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 64    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 65    
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 98    
	   4 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 30    
	   9 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 704   
	  12 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module StreamFifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dma_read 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module dmaReadCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 13    
Module dmaWriteCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 9     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
+---Muxes : 
	   9 Input    256 Bit        Muxes := 7     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 21    
Module dma2buff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 24    
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module conv_mem 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module buff2conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 9     
	               32 Bit    Registers := 8     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 9     
Module fp_acc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module conv_mux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module config_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	  12 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2880 (col length:120)
BRAMs: 5040 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11483]
DSP Report: Generating DSP read_req/_zz_dt_rd_addr_5, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP read_req/_zz_dt_rd_addr_5.
DSP Report: operator read_req/_zz_dt_rd_addr_5 is absorbed into DSP read_req/_zz_dt_rd_addr_5.
DSP Report: operator read_req/_zz_dt_rd_addr_5 is absorbed into DSP read_req/_zz_dt_rd_addr_5.
DSP Report: Generating DSP read_req/_zz_dt_rd_addr_5, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP read_req/_zz_dt_rd_addr_5.
DSP Report: operator read_req/_zz_dt_rd_addr_5 is absorbed into DSP read_req/_zz_dt_rd_addr_5.
DSP Report: operator read_req/_zz_dt_rd_addr_5 is absorbed into DSP read_req/_zz_dt_rd_addr_5.
DSP Report: Generating DSP read_req/_zz_dt_rd_addr_3, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP read_req/_zz_dt_rd_addr_3.
DSP Report: operator read_req/_zz_dt_rd_addr_3 is absorbed into DSP read_req/_zz_dt_rd_addr_3.
DSP Report: operator read_req/_zz_dt_rd_addr_3 is absorbed into DSP read_req/_zz_dt_rd_addr_3.
DSP Report: Generating DSP read_req/_zz_dt_rd_addr_3, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP read_req/_zz_dt_rd_addr_3.
DSP Report: operator read_req/_zz_dt_rd_addr_3 is absorbed into DSP read_req/_zz_dt_rd_addr_3.
DSP Report: operator read_req/_zz_dt_rd_addr_3 is absorbed into DSP read_req/_zz_dt_rd_addr_3.
DSP Report: Generating DSP _zz_par_acc_cnt, operation Mode is: (C:0xffffffffffff)+A*B.
DSP Report: operator _zz_par_acc_cnt is absorbed into DSP _zz_par_acc_cnt.
DSP Report: operator _zz_par_acc_cnt_1 is absorbed into DSP _zz_par_acc_cnt.
INFO: [Synth 8-5545] ROM "is_delta_wt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design bp_fpga_top has port io_interruper driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv/read_req/last_window_x_reg[31] )
INFO: [Synth 8-3886] merging instance 'wdma/burst_len_reg[1]' (FDCE) to 'wdma/burst_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'wdma/burst_len_reg[2]' (FDCE) to 'wdma/burst_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'wdma/burst_len_reg[4]' (FDCE) to 'wdma/burst_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'wdma/burst_len_reg[5]' (FDCE) to 'wdma/burst_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'wdma/burst_len_reg[6]' (FDCE) to 'wdma/burst_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wdma/\burst_len_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1642.574 ; gain = 1269.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|StreamFifo: | logic_ram_reg | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_top    | A*B2                   | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|buff2conv   | (PCIN>>17)+A*B2        | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_top    | A*B2                   | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_top    | (PCIN>>17)+A2*B        | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_top    | (C:0xffffffffffff)+A*B | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance rdmai_0/rdma/dma_rd/fifo/logic_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rdmai_0/rdma/dma_rd/fifo/logic_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rdmai_0/rdma/dma_rd/fifo/logic_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rdmai_0/rdma/dma_rd/fifo/logic_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_19/cbuf/buff/dt_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_19/cbuf/buff/dt_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_19/cbuf/buff/dt_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_19/cbuf/buff/dt_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_20/cbuf/buff/wt_ram_0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_20/cbuf/buff/wt_ram_0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_20/cbuf/buff/wt_ram_0/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_20/cbuf/buff/wt_ram_0/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_21/cbuf/buff/wt_ram_1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_21/cbuf/buff/wt_ram_1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_21/cbuf/buff/wt_ram_1/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_21/cbuf/buff/wt_ram_1/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_22/cbuf/buff/wt_ram_2/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_22/cbuf/buff/wt_ram_2/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_22/cbuf/buff/wt_ram_2/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_22/cbuf/buff/wt_ram_2/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_23/cbuf/buff/wt_ram_3/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_23/cbuf/buff/wt_ram_3/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_23/cbuf/buff/wt_ram_3/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_23/cbuf/buff/wt_ram_3/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_24/cbuf/buff/wt_ram_4/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_24/cbuf/buff/wt_ram_4/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_24/cbuf/buff/wt_ram_4/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_24/cbuf/buff/wt_ram_4/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_25/cbuf/buff/wt_ram_5/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_25/cbuf/buff/wt_ram_5/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_25/cbuf/buff/wt_ram_5/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_25/cbuf/buff/wt_ram_5/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_26/cbuf/buff/wt_ram_6/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_26/cbuf/buff/wt_ram_6/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_26/cbuf/buff/wt_ram_6/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_26/cbuf/buff/wt_ram_6/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_27/cbuf/buff/wt_ram_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_27/cbuf/buff/wt_ram_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_27/cbuf/buff/wt_ram_7/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance buffi_27/cbuf/buff/wt_ram_7/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11485]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11483]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 1796.762 ; gain = 1424.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 1826.316 ; gain = 1453.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|StreamFifo: | logic_ram_reg | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|conv_mem:   | mem_reg       | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11485]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v:11483]
INFO: [Synth 8-6837] The timing for the instance rdma/dma_rd/fifo/logic_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rdma/dma_rd/fifo/logic_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rdma/dma_rd/fifo/logic_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rdma/dma_rd/fifo/logic_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/dt_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/dt_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/dt_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/dt_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_0/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_0/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_1/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_1/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_2/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_2/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_2/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_2/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_3/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_3/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_3/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_3/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_4/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_4/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_4/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_4/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_5/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_5/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_5/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_5/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_6/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_6/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_6/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_6/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_7/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cbuf/buff/wt_ram_7/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1912.066 ; gain = 1539.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1912.066 ; gain = 1539.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1912.066 ; gain = 1539.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1912.066 ; gain = 1539.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1912.066 ; gain = 1539.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1912.066 ; gain = 1539.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1912.066 ; gain = 1539.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fp_adder_bb   |       120|
|2     |fp_multi_bb   |        64|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |fp_adder_bb      |     1|
|2     |fp_adder_bb__120 |     1|
|3     |fp_adder_bb__121 |     1|
|4     |fp_adder_bb__122 |     1|
|5     |fp_adder_bb__123 |     1|
|6     |fp_adder_bb__124 |     1|
|7     |fp_adder_bb__125 |     1|
|8     |fp_adder_bb__126 |     1|
|9     |fp_adder_bb__127 |     1|
|10    |fp_adder_bb__128 |     1|
|11    |fp_adder_bb__129 |     1|
|12    |fp_adder_bb__130 |     1|
|13    |fp_adder_bb__131 |     1|
|14    |fp_adder_bb__132 |     1|
|15    |fp_adder_bb__133 |     1|
|16    |fp_adder_bb__134 |     1|
|17    |fp_adder_bb__135 |     1|
|18    |fp_adder_bb__136 |     1|
|19    |fp_adder_bb__137 |     1|
|20    |fp_adder_bb__138 |     1|
|21    |fp_adder_bb__139 |     1|
|22    |fp_adder_bb__140 |     1|
|23    |fp_adder_bb__141 |     1|
|24    |fp_adder_bb__142 |     1|
|25    |fp_adder_bb__143 |     1|
|26    |fp_adder_bb__144 |     1|
|27    |fp_adder_bb__145 |     1|
|28    |fp_adder_bb__146 |     1|
|29    |fp_adder_bb__147 |     1|
|30    |fp_adder_bb__148 |     1|
|31    |fp_adder_bb__149 |     1|
|32    |fp_adder_bb__150 |     1|
|33    |fp_adder_bb__151 |     1|
|34    |fp_adder_bb__152 |     1|
|35    |fp_adder_bb__153 |     1|
|36    |fp_adder_bb__154 |     1|
|37    |fp_adder_bb__155 |     1|
|38    |fp_adder_bb__156 |     1|
|39    |fp_adder_bb__157 |     1|
|40    |fp_adder_bb__158 |     1|
|41    |fp_adder_bb__159 |     1|
|42    |fp_adder_bb__160 |     1|
|43    |fp_adder_bb__161 |     1|
|44    |fp_adder_bb__162 |     1|
|45    |fp_adder_bb__163 |     1|
|46    |fp_adder_bb__164 |     1|
|47    |fp_adder_bb__165 |     1|
|48    |fp_adder_bb__166 |     1|
|49    |fp_adder_bb__167 |     1|
|50    |fp_adder_bb__168 |     1|
|51    |fp_adder_bb__169 |     1|
|52    |fp_adder_bb__170 |     1|
|53    |fp_adder_bb__171 |     1|
|54    |fp_adder_bb__172 |     1|
|55    |fp_adder_bb__173 |     1|
|56    |fp_adder_bb__174 |     1|
|57    |fp_adder_bb__175 |     1|
|58    |fp_adder_bb__176 |     1|
|59    |fp_adder_bb__177 |     1|
|60    |fp_adder_bb__178 |     1|
|61    |fp_adder_bb__179 |     1|
|62    |fp_adder_bb__180 |     1|
|63    |fp_adder_bb__181 |     1|
|64    |fp_adder_bb__182 |     1|
|65    |fp_adder_bb__183 |     1|
|66    |fp_adder_bb__184 |     1|
|67    |fp_adder_bb__185 |     1|
|68    |fp_adder_bb__186 |     1|
|69    |fp_adder_bb__187 |     1|
|70    |fp_adder_bb__188 |     1|
|71    |fp_adder_bb__189 |     1|
|72    |fp_adder_bb__190 |     1|
|73    |fp_adder_bb__191 |     1|
|74    |fp_adder_bb__192 |     1|
|75    |fp_adder_bb__193 |     1|
|76    |fp_adder_bb__194 |     1|
|77    |fp_adder_bb__195 |     1|
|78    |fp_adder_bb__196 |     1|
|79    |fp_adder_bb__197 |     1|
|80    |fp_adder_bb__198 |     1|
|81    |fp_adder_bb__199 |     1|
|82    |fp_adder_bb__200 |     1|
|83    |fp_adder_bb__201 |     1|
|84    |fp_adder_bb__202 |     1|
|85    |fp_adder_bb__203 |     1|
|86    |fp_adder_bb__204 |     1|
|87    |fp_adder_bb__205 |     1|
|88    |fp_adder_bb__206 |     1|
|89    |fp_adder_bb__207 |     1|
|90    |fp_adder_bb__208 |     1|
|91    |fp_adder_bb__209 |     1|
|92    |fp_adder_bb__210 |     1|
|93    |fp_adder_bb__211 |     1|
|94    |fp_adder_bb__212 |     1|
|95    |fp_adder_bb__213 |     1|
|96    |fp_adder_bb__214 |     1|
|97    |fp_adder_bb__215 |     1|
|98    |fp_adder_bb__216 |     1|
|99    |fp_adder_bb__217 |     1|
|100   |fp_adder_bb__218 |     1|
|101   |fp_adder_bb__219 |     1|
|102   |fp_adder_bb__220 |     1|
|103   |fp_adder_bb__221 |     1|
|104   |fp_adder_bb__222 |     1|
|105   |fp_adder_bb__223 |     1|
|106   |fp_adder_bb__224 |     1|
|107   |fp_adder_bb__225 |     1|
|108   |fp_adder_bb__226 |     1|
|109   |fp_adder_bb__227 |     1|
|110   |fp_adder_bb__228 |     1|
|111   |fp_adder_bb__229 |     1|
|112   |fp_adder_bb__230 |     1|
|113   |fp_adder_bb__231 |     1|
|114   |fp_adder_bb__232 |     1|
|115   |fp_adder_bb__233 |     1|
|116   |fp_adder_bb__234 |     1|
|117   |fp_adder_bb__235 |     1|
|118   |fp_adder_bb__236 |     1|
|119   |fp_adder_bb__237 |     1|
|120   |fp_adder_bb__238 |     1|
|121   |fp_multi_bb      |     1|
|122   |fp_multi_bb__100 |     1|
|123   |fp_multi_bb__101 |     1|
|124   |fp_multi_bb__102 |     1|
|125   |fp_multi_bb__103 |     1|
|126   |fp_multi_bb__104 |     1|
|127   |fp_multi_bb__105 |     1|
|128   |fp_multi_bb__106 |     1|
|129   |fp_multi_bb__107 |     1|
|130   |fp_multi_bb__108 |     1|
|131   |fp_multi_bb__109 |     1|
|132   |fp_multi_bb__110 |     1|
|133   |fp_multi_bb__111 |     1|
|134   |fp_multi_bb__112 |     1|
|135   |fp_multi_bb__113 |     1|
|136   |fp_multi_bb__114 |     1|
|137   |fp_multi_bb__115 |     1|
|138   |fp_multi_bb__116 |     1|
|139   |fp_multi_bb__117 |     1|
|140   |fp_multi_bb__118 |     1|
|141   |fp_multi_bb__119 |     1|
|142   |fp_multi_bb__120 |     1|
|143   |fp_multi_bb__121 |     1|
|144   |fp_multi_bb__122 |     1|
|145   |fp_multi_bb__123 |     1|
|146   |fp_multi_bb__124 |     1|
|147   |fp_multi_bb__125 |     1|
|148   |fp_multi_bb__126 |     1|
|149   |fp_multi_bb__64  |     1|
|150   |fp_multi_bb__65  |     1|
|151   |fp_multi_bb__66  |     1|
|152   |fp_multi_bb__67  |     1|
|153   |fp_multi_bb__68  |     1|
|154   |fp_multi_bb__69  |     1|
|155   |fp_multi_bb__70  |     1|
|156   |fp_multi_bb__71  |     1|
|157   |fp_multi_bb__72  |     1|
|158   |fp_multi_bb__73  |     1|
|159   |fp_multi_bb__74  |     1|
|160   |fp_multi_bb__75  |     1|
|161   |fp_multi_bb__76  |     1|
|162   |fp_multi_bb__77  |     1|
|163   |fp_multi_bb__78  |     1|
|164   |fp_multi_bb__79  |     1|
|165   |fp_multi_bb__80  |     1|
|166   |fp_multi_bb__81  |     1|
|167   |fp_multi_bb__82  |     1|
|168   |fp_multi_bb__83  |     1|
|169   |fp_multi_bb__84  |     1|
|170   |fp_multi_bb__85  |     1|
|171   |fp_multi_bb__86  |     1|
|172   |fp_multi_bb__87  |     1|
|173   |fp_multi_bb__88  |     1|
|174   |fp_multi_bb__89  |     1|
|175   |fp_multi_bb__90  |     1|
|176   |fp_multi_bb__91  |     1|
|177   |fp_multi_bb__92  |     1|
|178   |fp_multi_bb__93  |     1|
|179   |fp_multi_bb__94  |     1|
|180   |fp_multi_bb__95  |     1|
|181   |fp_multi_bb__96  |     1|
|182   |fp_multi_bb__97  |     1|
|183   |fp_multi_bb__98  |     1|
|184   |fp_multi_bb__99  |     1|
|185   |BUFG             |     1|
|186   |CARRY8           |    36|
|187   |DSP_ALU          |     3|
|188   |DSP_A_B_DATA_1   |     1|
|189   |DSP_A_B_DATA_2   |     2|
|190   |DSP_C_DATA       |     2|
|191   |DSP_C_DATA_1     |     1|
|192   |DSP_MULTIPLIER   |     3|
|193   |DSP_M_DATA       |     3|
|194   |DSP_OUTPUT       |     3|
|195   |DSP_PREADD       |     3|
|196   |DSP_PREADD_DATA  |     3|
|197   |LUT1             |     5|
|198   |LUT2             |  2556|
|199   |LUT3             |  2814|
|200   |LUT4             |   811|
|201   |LUT5             |  2298|
|202   |LUT6             |  1114|
|203   |RAMB36E2         |    40|
|204   |FDCE             | 11382|
|205   |FDPE             |    64|
|206   |FDRE             |   521|
|207   |IBUF             |   330|
|208   |OBUF             |   431|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------------------+-------------------------------------------+------+
|      |Instance                 |Module                                     |Cells |
+------+-------------------------+-------------------------------------------+------+
|1     |top                      |                                           | 28867|
|2     |  adder                  |array_adder                                |  1975|
|3     |    atom_adder_0         |atom_adder__xdcDup__1                      |   248|
|4     |      fp_adder_l0_0      |fp_adder__xdcDup__65                       |    35|
|5     |      fp_adder_l0_1      |fp_adder__xdcDup__66                       |    37|
|6     |      fp_adder_l0_2      |fp_adder__xdcDup__67                       |    35|
|7     |      fp_adder_l0_3      |fp_adder__xdcDup__68                       |    36|
|8     |      fp_adder_l1_0      |fp_adder__xdcDup__69                       |    35|
|9     |      fp_adder_l1_1      |fp_adder__xdcDup__70                       |    35|
|10    |      fp_adder_l2        |fp_adder__xdcDup__71                       |    35|
|11    |    atom_adder_1_1       |atom_adder__xdcDup__2                      |   246|
|12    |      fp_adder_l0_0      |fp_adder__xdcDup__72                       |    35|
|13    |      fp_adder_l0_1      |fp_adder__xdcDup__73                       |    35|
|14    |      fp_adder_l0_2      |fp_adder__xdcDup__74                       |    36|
|15    |      fp_adder_l0_3      |fp_adder__xdcDup__75                       |    35|
|16    |      fp_adder_l1_0      |fp_adder__xdcDup__76                       |    35|
|17    |      fp_adder_l1_1      |fp_adder__xdcDup__77                       |    35|
|18    |      fp_adder_l2        |fp_adder__xdcDup__78                       |    35|
|19    |    atom_adder_2_1       |atom_adder__xdcDup__3                      |   246|
|20    |      fp_adder_l0_0      |fp_adder__xdcDup__79                       |    35|
|21    |      fp_adder_l0_1      |fp_adder__xdcDup__80                       |    35|
|22    |      fp_adder_l0_2      |fp_adder__xdcDup__81                       |    36|
|23    |      fp_adder_l0_3      |fp_adder__xdcDup__82                       |    35|
|24    |      fp_adder_l1_0      |fp_adder__xdcDup__83                       |    35|
|25    |      fp_adder_l1_1      |fp_adder__xdcDup__84                       |    35|
|26    |      fp_adder_l2        |fp_adder__xdcDup__85                       |    35|
|27    |    atom_adder_3_1       |atom_adder__xdcDup__4                      |   246|
|28    |      fp_adder_l0_0      |fp_adder__xdcDup__86                       |    35|
|29    |      fp_adder_l0_1      |fp_adder__xdcDup__87                       |    35|
|30    |      fp_adder_l0_2      |fp_adder__xdcDup__88                       |    35|
|31    |      fp_adder_l0_3      |fp_adder__xdcDup__89                       |    36|
|32    |      fp_adder_l1_0      |fp_adder__xdcDup__90                       |    35|
|33    |      fp_adder_l1_1      |fp_adder__xdcDup__91                       |    35|
|34    |      fp_adder_l2        |fp_adder__xdcDup__92                       |    35|
|35    |    atom_adder_4_1       |atom_adder__xdcDup__5                      |   249|
|36    |      fp_adder_l0_0      |fp_adder__xdcDup__93                       |    35|
|37    |      fp_adder_l0_1      |fp_adder__xdcDup__94                       |    37|
|38    |      fp_adder_l0_2      |fp_adder__xdcDup__95                       |    35|
|39    |      fp_adder_l0_3      |fp_adder__xdcDup__96                       |    36|
|40    |      fp_adder_l1_0      |fp_adder__xdcDup__97                       |    35|
|41    |      fp_adder_l1_1      |fp_adder__xdcDup__98                       |    35|
|42    |      fp_adder_l2        |fp_adder__xdcDup__99                       |    36|
|43    |    atom_adder_5_1       |atom_adder__xdcDup__6                      |   246|
|44    |      fp_adder_l0_0      |fp_adder__xdcDup__100                      |    35|
|45    |      fp_adder_l0_1      |fp_adder__xdcDup__101                      |    36|
|46    |      fp_adder_l0_2      |fp_adder__xdcDup__102                      |    35|
|47    |      fp_adder_l0_3      |fp_adder__xdcDup__103                      |    35|
|48    |      fp_adder_l1_0      |fp_adder__xdcDup__104                      |    35|
|49    |      fp_adder_l1_1      |fp_adder__xdcDup__105                      |    35|
|50    |      fp_adder_l2        |fp_adder__xdcDup__106                      |    35|
|51    |    atom_adder_6_1       |atom_adder__xdcDup__7                      |   247|
|52    |      fp_adder_l0_0      |fp_adder__xdcDup__107                      |    36|
|53    |      fp_adder_l0_1      |fp_adder__xdcDup__108                      |    36|
|54    |      fp_adder_l0_2      |fp_adder__xdcDup__109                      |    35|
|55    |      fp_adder_l0_3      |fp_adder__xdcDup__110                      |    35|
|56    |      fp_adder_l1_0      |fp_adder__xdcDup__111                      |    35|
|57    |      fp_adder_l1_1      |fp_adder__xdcDup__112                      |    35|
|58    |      fp_adder_l2        |fp_adder__xdcDup__113                      |    35|
|59    |    atom_adder_7_1       |atom_adder                                 |   247|
|60    |      fp_adder_l0_0      |fp_adder__xdcDup__114                      |    35|
|61    |      fp_adder_l0_1      |fp_adder__xdcDup__115                      |    35|
|62    |      fp_adder_l0_2      |fp_adder__xdcDup__116                      |    36|
|63    |      fp_adder_l0_3      |fp_adder__xdcDup__117                      |    35|
|64    |      fp_adder_l1_0      |fp_adder__xdcDup__118                      |    35|
|65    |      fp_adder_l1_1      |fp_adder__xdcDup__119                      |    35|
|66    |      fp_adder_l2        |fp_adder                                   |    36|
|67    |  cbuf                   |cbuff_top                                  |  2241|
|68    |    buff                 |conv_buff                                  |    36|
|69    |      dt_ram             |conv_mem                                   |     4|
|70    |      wt_ram_0           |conv_mem_0                                 |     4|
|71    |      wt_ram_1           |conv_mem_1                                 |     4|
|72    |      wt_ram_2           |conv_mem_2                                 |     4|
|73    |      wt_ram_3           |conv_mem_3                                 |     4|
|74    |      wt_ram_4           |conv_mem_4                                 |     4|
|75    |      wt_ram_5           |conv_mem_5                                 |     4|
|76    |      wt_ram_6           |conv_mem_6                                 |     4|
|77    |      wt_ram_7           |conv_mem_7                                 |     4|
|78    |    d2b                  |dma2buff                                   |  2205|
|79    |  cfg                    |config_top                                 |   348|
|80    |  conv                   |conv_top                                   | 18453|
|81    |    _zz_par_acc_cnt      |\conv/_zz_par_acc_cnt_funnel               |     8|
|82    |    conv_core            |mac_acc_array                              | 13528|
|83    |      mac_acc_atom_0     |mac_acc_atom                               |  1688|
|84    |        mac_0            |mac_acc_unit                               |   212|
|85    |          acc            |fp_acc                                     |   177|
|86    |            fp_adder_120 |fp_adder__xdcDup__1                        |    73|
|87    |          multi          |fp_multiply__xdcDup__1                     |    35|
|88    |        mac_1            |mac_acc_unit_1                             |   212|
|89    |          acc            |fp_acc_1                                   |   176|
|90    |            fp_adder_120 |fp_adder__xdcDup__2                        |    73|
|91    |          multi          |fp_multiply__xdcDup__2                     |    36|
|92    |        mac_2            |mac_acc_unit_2                             |   210|
|93    |          acc            |fp_acc_2                                   |   175|
|94    |            fp_adder_120 |fp_adder__xdcDup__3                        |    73|
|95    |          multi          |fp_multiply__xdcDup__3                     |    35|
|96    |        mac_3            |mac_acc_unit_3                             |   211|
|97    |          acc            |fp_acc_3                                   |   176|
|98    |            fp_adder_120 |fp_adder__xdcDup__4                        |    73|
|99    |          multi          |fp_multiply__xdcDup__4                     |    35|
|100   |        mac_4            |mac_acc_unit_4                             |   210|
|101   |          acc            |fp_acc_4                                   |   175|
|102   |            fp_adder_120 |fp_adder__xdcDup__5                        |    73|
|103   |          multi          |fp_multiply__xdcDup__5                     |    35|
|104   |        mac_5            |mac_acc_unit_5                             |   212|
|105   |          acc            |fp_acc_5                                   |   176|
|106   |            fp_adder_120 |fp_adder__xdcDup__6                        |    73|
|107   |          multi          |fp_multiply__xdcDup__6                     |    36|
|108   |        mac_6            |mac_acc_unit_6                             |   210|
|109   |          acc            |fp_acc_6                                   |   175|
|110   |            fp_adder_120 |fp_adder__xdcDup__7                        |    73|
|111   |          multi          |fp_multiply__xdcDup__7                     |    35|
|112   |        mac_7            |mac_acc_unit_7                             |   211|
|113   |          acc            |fp_acc_7                                   |   176|
|114   |            fp_adder_120 |fp_adder__xdcDup__8                        |    73|
|115   |          multi          |fp_multiply__xdcDup__8                     |    35|
|116   |      mac_acc_atom_1_1   |mac_acc_atom_1                             |  1686|
|117   |        mac_0            |mac_acc_unit_8                             |   210|
|118   |          acc            |fp_acc_8                                   |   175|
|119   |            fp_adder_120 |fp_adder__xdcDup__9                        |    73|
|120   |          multi          |fp_multiply__xdcDup__9                     |    35|
|121   |        mac_1            |mac_acc_unit_9                             |   210|
|122   |          acc            |fp_acc_9                                   |   175|
|123   |            fp_adder_120 |fp_adder__xdcDup__10                       |    73|
|124   |          multi          |fp_multiply__xdcDup__10                    |    35|
|125   |        mac_2            |mac_acc_unit_10                            |   212|
|126   |          acc            |fp_acc_10                                  |   177|
|127   |            fp_adder_120 |fp_adder__xdcDup__11                       |    73|
|128   |          multi          |fp_multiply__xdcDup__11                    |    35|
|129   |        mac_3            |mac_acc_unit_11                            |   210|
|130   |          acc            |fp_acc_11                                  |   175|
|131   |            fp_adder_120 |fp_adder__xdcDup__12                       |    73|
|132   |          multi          |fp_multiply__xdcDup__12                    |    35|
|133   |        mac_4            |mac_acc_unit_12                            |   212|
|134   |          acc            |fp_acc_12                                  |   176|
|135   |            fp_adder_120 |fp_adder__xdcDup__13                       |    73|
|136   |          multi          |fp_multiply__xdcDup__13                    |    36|
|137   |        mac_5            |mac_acc_unit_13                            |   211|
|138   |          acc            |fp_acc_13                                  |   175|
|139   |            fp_adder_120 |fp_adder__xdcDup__14                       |    73|
|140   |          multi          |fp_multiply__xdcDup__14                    |    36|
|141   |        mac_6            |mac_acc_unit_14                            |   211|
|142   |          acc            |fp_acc_14                                  |   176|
|143   |            fp_adder_120 |fp_adder__xdcDup__15                       |    73|
|144   |          multi          |fp_multiply__xdcDup__15                    |    35|
|145   |        mac_7            |mac_acc_unit_15                            |   210|
|146   |          acc            |fp_acc_15                                  |   175|
|147   |            fp_adder_120 |fp_adder__xdcDup__16                       |    73|
|148   |          multi          |fp_multiply__xdcDup__16                    |    35|
|149   |      mac_acc_atom_2_1   |mac_acc_atom_2                             |  1688|
|150   |        mac_0            |mac_acc_unit_16                            |   211|
|151   |          acc            |fp_acc_16                                  |   176|
|152   |            fp_adder_120 |fp_adder__xdcDup__17                       |    73|
|153   |          multi          |fp_multiply__xdcDup__17                    |    35|
|154   |        mac_1            |mac_acc_unit_17                            |   214|
|155   |          acc            |fp_acc_17                                  |   177|
|156   |            fp_adder_120 |fp_adder__xdcDup__18                       |    73|
|157   |          multi          |fp_multiply__xdcDup__18                    |    37|
|158   |        mac_2            |mac_acc_unit_18                            |   210|
|159   |          acc            |fp_acc_18                                  |   175|
|160   |            fp_adder_120 |fp_adder__xdcDup__19                       |    73|
|161   |          multi          |fp_multiply__xdcDup__19                    |    35|
|162   |        mac_3            |mac_acc_unit_19                            |   211|
|163   |          acc            |fp_acc_19                                  |   176|
|164   |            fp_adder_120 |fp_adder__xdcDup__20                       |    73|
|165   |          multi          |fp_multiply__xdcDup__20                    |    35|
|166   |        mac_4            |mac_acc_unit_20                            |   210|
|167   |          acc            |fp_acc_20                                  |   175|
|168   |            fp_adder_120 |fp_adder__xdcDup__21                       |    73|
|169   |          multi          |fp_multiply__xdcDup__21                    |    35|
|170   |        mac_5            |mac_acc_unit_21                            |   211|
|171   |          acc            |fp_acc_21                                  |   176|
|172   |            fp_adder_120 |fp_adder__xdcDup__22                       |    73|
|173   |          multi          |fp_multiply__xdcDup__22                    |    35|
|174   |        mac_6            |mac_acc_unit_22                            |   210|
|175   |          acc            |fp_acc_22                                  |   175|
|176   |            fp_adder_120 |fp_adder__xdcDup__23                       |    73|
|177   |          multi          |fp_multiply__xdcDup__23                    |    35|
|178   |        mac_7            |mac_acc_unit_23                            |   211|
|179   |          acc            |fp_acc_23                                  |   176|
|180   |            fp_adder_120 |fp_adder__xdcDup__24                       |    73|
|181   |          multi          |fp_multiply__xdcDup__24                    |    35|
|182   |      mac_acc_atom_3_1   |mac_acc_atom_3                             |  1690|
|183   |        mac_0            |mac_acc_unit_24                            |   212|
|184   |          acc            |fp_acc_24                                  |   176|
|185   |            fp_adder_120 |fp_adder__xdcDup__25                       |    73|
|186   |          multi          |fp_multiply__xdcDup__25                    |    36|
|187   |        mac_1            |mac_acc_unit_25                            |   211|
|188   |          acc            |fp_acc_25                                  |   176|
|189   |            fp_adder_120 |fp_adder__xdcDup__26                       |    73|
|190   |          multi          |fp_multiply__xdcDup__26                    |    35|
|191   |        mac_2            |mac_acc_unit_26                            |   211|
|192   |          acc            |fp_acc_26                                  |   176|
|193   |            fp_adder_120 |fp_adder__xdcDup__27                       |    73|
|194   |          multi          |fp_multiply__xdcDup__27                    |    35|
|195   |        mac_3            |mac_acc_unit_27                            |   210|
|196   |          acc            |fp_acc_27                                  |   175|
|197   |            fp_adder_120 |fp_adder__xdcDup__28                       |    73|
|198   |          multi          |fp_multiply__xdcDup__28                    |    35|
|199   |        mac_4            |mac_acc_unit_28                            |   211|
|200   |          acc            |fp_acc_28                                  |   176|
|201   |            fp_adder_120 |fp_adder__xdcDup__29                       |    73|
|202   |          multi          |fp_multiply__xdcDup__29                    |    35|
|203   |        mac_5            |mac_acc_unit_29                            |   213|
|204   |          acc            |fp_acc_29                                  |   175|
|205   |            fp_adder_120 |fp_adder__xdcDup__30                       |    73|
|206   |          multi          |fp_multiply__xdcDup__30                    |    38|
|207   |        mac_6            |mac_acc_unit_30                            |   212|
|208   |          acc            |fp_acc_30                                  |   176|
|209   |            fp_adder_120 |fp_adder__xdcDup__31                       |    73|
|210   |          multi          |fp_multiply__xdcDup__31                    |    36|
|211   |        mac_7            |mac_acc_unit_31                            |   210|
|212   |          acc            |fp_acc_31                                  |   175|
|213   |            fp_adder_120 |fp_adder__xdcDup__32                       |    73|
|214   |          multi          |fp_multiply__xdcDup__32                    |    35|
|215   |      mac_acc_atom_4_1   |mac_acc_atom_4                             |  1690|
|216   |        mac_0            |mac_acc_unit_32                            |   212|
|217   |          acc            |fp_acc_32                                  |   177|
|218   |            fp_adder_120 |fp_adder__xdcDup__33                       |    73|
|219   |          multi          |fp_multiply__xdcDup__33                    |    35|
|220   |        mac_1            |mac_acc_unit_33                            |   211|
|221   |          acc            |fp_acc_33                                  |   176|
|222   |            fp_adder_120 |fp_adder__xdcDup__34                       |    73|
|223   |          multi          |fp_multiply__xdcDup__34                    |    35|
|224   |        mac_2            |mac_acc_unit_34                            |   210|
|225   |          acc            |fp_acc_34                                  |   175|
|226   |            fp_adder_120 |fp_adder__xdcDup__35                       |    73|
|227   |          multi          |fp_multiply__xdcDup__35                    |    35|
|228   |        mac_3            |mac_acc_unit_35                            |   213|
|229   |          acc            |fp_acc_35                                  |   178|
|230   |            fp_adder_120 |fp_adder__xdcDup__36                       |    73|
|231   |          multi          |fp_multiply__xdcDup__36                    |    35|
|232   |        mac_4            |mac_acc_unit_36                            |   211|
|233   |          acc            |fp_acc_36                                  |   175|
|234   |            fp_adder_120 |fp_adder__xdcDup__37                       |    73|
|235   |          multi          |fp_multiply__xdcDup__37                    |    36|
|236   |        mac_5            |mac_acc_unit_37                            |   212|
|237   |          acc            |fp_acc_37                                  |   176|
|238   |            fp_adder_120 |fp_adder__xdcDup__38                       |    73|
|239   |          multi          |fp_multiply__xdcDup__38                    |    36|
|240   |        mac_6            |mac_acc_unit_38                            |   210|
|241   |          acc            |fp_acc_38                                  |   175|
|242   |            fp_adder_120 |fp_adder__xdcDup__39                       |    73|
|243   |          multi          |fp_multiply__xdcDup__39                    |    35|
|244   |        mac_7            |mac_acc_unit_39                            |   211|
|245   |          acc            |fp_acc_39                                  |   176|
|246   |            fp_adder_120 |fp_adder__xdcDup__40                       |    73|
|247   |          multi          |fp_multiply__xdcDup__40                    |    35|
|248   |      mac_acc_atom_5_1   |mac_acc_atom_5                             |  1687|
|249   |        mac_0            |mac_acc_unit_40                            |   212|
|250   |          acc            |fp_acc_40                                  |   177|
|251   |            fp_adder_120 |fp_adder__xdcDup__41                       |    73|
|252   |          multi          |fp_multiply__xdcDup__41                    |    35|
|253   |        mac_1            |mac_acc_unit_41                            |   210|
|254   |          acc            |fp_acc_41                                  |   175|
|255   |            fp_adder_120 |fp_adder__xdcDup__42                       |    73|
|256   |          multi          |fp_multiply__xdcDup__42                    |    35|
|257   |        mac_2            |mac_acc_unit_42                            |   211|
|258   |          acc            |fp_acc_42                                  |   176|
|259   |            fp_adder_120 |fp_adder__xdcDup__43                       |    73|
|260   |          multi          |fp_multiply__xdcDup__43                    |    35|
|261   |        mac_3            |mac_acc_unit_43                            |   210|
|262   |          acc            |fp_acc_43                                  |   175|
|263   |            fp_adder_120 |fp_adder__xdcDup__44                       |    73|
|264   |          multi          |fp_multiply__xdcDup__44                    |    35|
|265   |        mac_4            |mac_acc_unit_44                            |   211|
|266   |          acc            |fp_acc_44                                  |   176|
|267   |            fp_adder_120 |fp_adder__xdcDup__45                       |    73|
|268   |          multi          |fp_multiply__xdcDup__45                    |    35|
|269   |        mac_5            |mac_acc_unit_45                            |   210|
|270   |          acc            |fp_acc_45                                  |   175|
|271   |            fp_adder_120 |fp_adder__xdcDup__46                       |    73|
|272   |          multi          |fp_multiply__xdcDup__46                    |    35|
|273   |        mac_6            |mac_acc_unit_46                            |   213|
|274   |          acc            |fp_acc_46                                  |   176|
|275   |            fp_adder_120 |fp_adder__xdcDup__47                       |    73|
|276   |          multi          |fp_multiply__xdcDup__47                    |    37|
|277   |        mac_7            |mac_acc_unit_47                            |   210|
|278   |          acc            |fp_acc_47                                  |   175|
|279   |            fp_adder_120 |fp_adder__xdcDup__48                       |    73|
|280   |          multi          |fp_multiply__xdcDup__48                    |    35|
|281   |      mac_acc_atom_6_1   |mac_acc_atom_6                             |  1692|
|282   |        mac_0            |mac_acc_unit_48                            |   211|
|283   |          acc            |fp_acc_48                                  |   176|
|284   |            fp_adder_120 |fp_adder__xdcDup__49                       |    73|
|285   |          multi          |fp_multiply__xdcDup__49                    |    35|
|286   |        mac_1            |mac_acc_unit_49                            |   214|
|287   |          acc            |fp_acc_49                                  |   177|
|288   |            fp_adder_120 |fp_adder__xdcDup__50                       |    73|
|289   |          multi          |fp_multiply__xdcDup__50                    |    37|
|290   |        mac_2            |mac_acc_unit_50                            |   210|
|291   |          acc            |fp_acc_50                                  |   175|
|292   |            fp_adder_120 |fp_adder__xdcDup__51                       |    73|
|293   |          multi          |fp_multiply__xdcDup__51                    |    35|
|294   |        mac_3            |mac_acc_unit_51                            |   211|
|295   |          acc            |fp_acc_51                                  |   176|
|296   |            fp_adder_120 |fp_adder__xdcDup__52                       |    73|
|297   |          multi          |fp_multiply__xdcDup__52                    |    35|
|298   |        mac_4            |mac_acc_unit_52                            |   211|
|299   |          acc            |fp_acc_52                                  |   175|
|300   |            fp_adder_120 |fp_adder__xdcDup__53                       |    73|
|301   |          multi          |fp_multiply__xdcDup__53                    |    36|
|302   |        mac_5            |mac_acc_unit_53                            |   211|
|303   |          acc            |fp_acc_53                                  |   176|
|304   |            fp_adder_120 |fp_adder__xdcDup__54                       |    73|
|305   |          multi          |fp_multiply__xdcDup__54                    |    35|
|306   |        mac_6            |mac_acc_unit_54                            |   211|
|307   |          acc            |fp_acc_54                                  |   175|
|308   |            fp_adder_120 |fp_adder__xdcDup__55                       |    73|
|309   |          multi          |fp_multiply__xdcDup__55                    |    36|
|310   |        mac_7            |mac_acc_unit_55                            |   213|
|311   |          acc            |fp_acc_55                                  |   176|
|312   |            fp_adder_120 |fp_adder__xdcDup__56                       |    73|
|313   |          multi          |fp_multiply__xdcDup__56                    |    37|
|314   |      mac_acc_atom_7_1   |mac_acc_atom_7                             |  1687|
|315   |        mac_0            |mac_acc_unit_56                            |   211|
|316   |          acc            |fp_acc_56                                  |   176|
|317   |            fp_adder_120 |fp_adder__xdcDup__57                       |    73|
|318   |          multi          |fp_multiply__xdcDup__57                    |    35|
|319   |        mac_1            |mac_acc_unit_57                            |   211|
|320   |          acc            |fp_acc_57                                  |   175|
|321   |            fp_adder_120 |fp_adder__xdcDup__58                       |    73|
|322   |          multi          |fp_multiply__xdcDup__58                    |    36|
|323   |        mac_2            |mac_acc_unit_58                            |   212|
|324   |          acc            |fp_acc_58                                  |   177|
|325   |            fp_adder_120 |fp_adder__xdcDup__59                       |    73|
|326   |          multi          |fp_multiply__xdcDup__59                    |    35|
|327   |        mac_3            |mac_acc_unit_59                            |   210|
|328   |          acc            |fp_acc_59                                  |   175|
|329   |            fp_adder_120 |fp_adder__xdcDup__60                       |    73|
|330   |          multi          |fp_multiply__xdcDup__60                    |    35|
|331   |        mac_4            |mac_acc_unit_60                            |   211|
|332   |          acc            |fp_acc_60                                  |   176|
|333   |            fp_adder_120 |fp_adder__xdcDup__61                       |    73|
|334   |          multi          |fp_multiply__xdcDup__61                    |    35|
|335   |        mac_5            |mac_acc_unit_61                            |   211|
|336   |          acc            |fp_acc_61                                  |   175|
|337   |            fp_adder_120 |fp_adder__xdcDup__62                       |    73|
|338   |          multi          |fp_multiply__xdcDup__62                    |    36|
|339   |        mac_6            |mac_acc_unit_62                            |   211|
|340   |          acc            |fp_acc_62                                  |   176|
|341   |            fp_adder_120 |fp_adder__xdcDup__63                       |    73|
|342   |          multi          |fp_multiply__xdcDup__63                    |    35|
|343   |        mac_7            |mac_acc_unit_63                            |   210|
|344   |          acc            |fp_acc_63                                  |   175|
|345   |            fp_adder_120 |fp_adder__xdcDup__64                       |    73|
|346   |          multi          |fp_multiply                                |    35|
|347   |    mux                  |conv_mux                                   |  2055|
|348   |    read_req             |buff2conv                                  |  2862|
|349   |      _zz_dt_rd_addr_5   |\conv/read_req/_zz_dt_rd_addr_3_funnel__1  |     8|
|350   |      _zz_dt_rd_addr_3   |\conv/read_req/_zz_dt_rd_addr_3_funnel     |     8|
|351   |  rdma                   |dmaReadCtrl                                |   529|
|352   |    dma_rd               |dma_read                                   |   128|
|353   |      fifo               |StreamFifo                                 |    76|
|354   |  wdma                   |dmaWriteCtrl                               |  4546|
+------+-------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1912.066 ; gain = 1539.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 438 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 1912.066 ; gain = 509.820
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1912.066 ; gain = 1539.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1997.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 334 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 330 instances

INFO: [Common 17-83] Releasing license: Synthesis
529 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1997.766 ; gain = 1625.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1997.766 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/bp_fpga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bp_fpga_top_utilization_synth.rpt -pb bp_fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  2 21:13:32 2021...
