//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// The confidential and proprietary information contained in this file may     
// only be used by a person authorised under and to the extent permitted       
// by a subsisting licensing agreement from ARM Limited.                       
//                                                                             
//            (C) COPYRIGHT 2005-2015 ARM Limited.
//                ALL RIGHTS RESERVED                                          
//                                                                             
// This entire notice must be reproduced on all copies of this file            
// and copies of this file may only be made by a person if such person is      
// permitted to do so under the terms of a subsisting license agreement        
// from ARM Limited.                                                           
//                                                                             
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// Top-Level Verilog file is auto-generated by AMBA Designer ADr3p5-01eac0-build-0005

//                                                                             
// Stitcher: generic_stitcher_core v3.1, built on Dec  1 2015
//                                                                             
// Filename: nic400_main_bus_r0p00.v
// Created : Thu Jan 12 05:59:13 2017                            
//                                                                             
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// Generated with Validator version1.0


//-----------------------------------------------------------------------------
// Module Declaration nic400_main_bus_r0p00
//-----------------------------------------------------------------------------

module nic400_main_bus_r0p00 (
  
// Instance: u_cd_i_pclk_peri_bus, Port: fv_m3

  haddr_fv_m3,
  hburst_fv_m3,
  hprot_fv_m3,
  hsize_fv_m3,
  htrans_fv_m3,
  hwdata_fv_m3,
  hwrite_fv_m3,
  hrdata_fv_m3,
  hreadyout_fv_m3,
  hresp_fv_m3,
  hselx_fv_m3,
  hready_fv_m3,
  
// Instance: u_cd_i_xclk_cpu, Port: cpu2main_s0

  awid_cpu2main_s0,
  awaddr_cpu2main_s0,
  awlen_cpu2main_s0,
  awsize_cpu2main_s0,
  awburst_cpu2main_s0,
  awlock_cpu2main_s0,
  awcache_cpu2main_s0,
  awprot_cpu2main_s0,
  awvalid_cpu2main_s0,
  awready_cpu2main_s0,
  wdata_cpu2main_s0,
  wstrb_cpu2main_s0,
  wlast_cpu2main_s0,
  wvalid_cpu2main_s0,
  wready_cpu2main_s0,
  bid_cpu2main_s0,
  bresp_cpu2main_s0,
  bvalid_cpu2main_s0,
  bready_cpu2main_s0,
  arid_cpu2main_s0,
  araddr_cpu2main_s0,
  arlen_cpu2main_s0,
  arsize_cpu2main_s0,
  arburst_cpu2main_s0,
  arlock_cpu2main_s0,
  arcache_cpu2main_s0,
  arprot_cpu2main_s0,
  arvalid_cpu2main_s0,
  arready_cpu2main_s0,
  rid_cpu2main_s0,
  rdata_cpu2main_s0,
  rresp_cpu2main_s0,
  rlast_cpu2main_s0,
  rvalid_cpu2main_s0,
  rready_cpu2main_s0,
  
// Instance: u_cd_i_xclk_dnpu, Port: dnpu2main_s2

  awid_dnpu2main_s2,
  awaddr_dnpu2main_s2,
  awlen_dnpu2main_s2,
  awsize_dnpu2main_s2,
  awburst_dnpu2main_s2,
  awlock_dnpu2main_s2,
  awcache_dnpu2main_s2,
  awprot_dnpu2main_s2,
  awvalid_dnpu2main_s2,
  awready_dnpu2main_s2,
  wdata_dnpu2main_s2,
  wstrb_dnpu2main_s2,
  wlast_dnpu2main_s2,
  wvalid_dnpu2main_s2,
  wready_dnpu2main_s2,
  bid_dnpu2main_s2,
  bresp_dnpu2main_s2,
  bvalid_dnpu2main_s2,
  bready_dnpu2main_s2,
  arid_dnpu2main_s2,
  araddr_dnpu2main_s2,
  arlen_dnpu2main_s2,
  arsize_dnpu2main_s2,
  arburst_dnpu2main_s2,
  arlock_dnpu2main_s2,
  arcache_dnpu2main_s2,
  arprot_dnpu2main_s2,
  arvalid_dnpu2main_s2,
  arready_dnpu2main_s2,
  rid_dnpu2main_s2,
  rdata_dnpu2main_s2,
  rresp_dnpu2main_s2,
  rlast_dnpu2main_s2,
  rvalid_dnpu2main_s2,
  rready_dnpu2main_s2,
  
// Instance: u_cd_i_xclk_dnpu, Port: dnpu2main_s3

  awid_dnpu2main_s3,
  awaddr_dnpu2main_s3,
  awlen_dnpu2main_s3,
  awsize_dnpu2main_s3,
  awburst_dnpu2main_s3,
  awlock_dnpu2main_s3,
  awcache_dnpu2main_s3,
  awprot_dnpu2main_s3,
  awvalid_dnpu2main_s3,
  awready_dnpu2main_s3,
  wdata_dnpu2main_s3,
  wstrb_dnpu2main_s3,
  wlast_dnpu2main_s3,
  wvalid_dnpu2main_s3,
  wready_dnpu2main_s3,
  bid_dnpu2main_s3,
  bresp_dnpu2main_s3,
  bvalid_dnpu2main_s3,
  bready_dnpu2main_s3,
  arid_dnpu2main_s3,
  araddr_dnpu2main_s3,
  arlen_dnpu2main_s3,
  arsize_dnpu2main_s3,
  arburst_dnpu2main_s3,
  arlock_dnpu2main_s3,
  arcache_dnpu2main_s3,
  arprot_dnpu2main_s3,
  arvalid_dnpu2main_s3,
  arready_dnpu2main_s3,
  rid_dnpu2main_s3,
  rdata_dnpu2main_s3,
  rresp_dnpu2main_s3,
  rlast_dnpu2main_s3,
  rvalid_dnpu2main_s3,
  rready_dnpu2main_s3,
  
// Instance: u_cd_i_xclk_dnpu, Port: dnpu2main_s4

  awid_dnpu2main_s4,
  awaddr_dnpu2main_s4,
  awlen_dnpu2main_s4,
  awsize_dnpu2main_s4,
  awburst_dnpu2main_s4,
  awlock_dnpu2main_s4,
  awcache_dnpu2main_s4,
  awprot_dnpu2main_s4,
  awvalid_dnpu2main_s4,
  awready_dnpu2main_s4,
  wdata_dnpu2main_s4,
  wstrb_dnpu2main_s4,
  wlast_dnpu2main_s4,
  wvalid_dnpu2main_s4,
  wready_dnpu2main_s4,
  bid_dnpu2main_s4,
  bresp_dnpu2main_s4,
  bvalid_dnpu2main_s4,
  bready_dnpu2main_s4,
  arid_dnpu2main_s4,
  araddr_dnpu2main_s4,
  arlen_dnpu2main_s4,
  arsize_dnpu2main_s4,
  arburst_dnpu2main_s4,
  arlock_dnpu2main_s4,
  arcache_dnpu2main_s4,
  arprot_dnpu2main_s4,
  arvalid_dnpu2main_s4,
  arready_dnpu2main_s4,
  rid_dnpu2main_s4,
  rdata_dnpu2main_s4,
  rresp_dnpu2main_s4,
  rlast_dnpu2main_s4,
  rvalid_dnpu2main_s4,
  rready_dnpu2main_s4,
  
// Instance: u_cd_i_xclk_dnpu, Port: dnpu2main_s5

  awid_dnpu2main_s5,
  awaddr_dnpu2main_s5,
  awlen_dnpu2main_s5,
  awsize_dnpu2main_s5,
  awburst_dnpu2main_s5,
  awlock_dnpu2main_s5,
  awcache_dnpu2main_s5,
  awprot_dnpu2main_s5,
  awvalid_dnpu2main_s5,
  awready_dnpu2main_s5,
  wdata_dnpu2main_s5,
  wstrb_dnpu2main_s5,
  wlast_dnpu2main_s5,
  wvalid_dnpu2main_s5,
  wready_dnpu2main_s5,
  bid_dnpu2main_s5,
  bresp_dnpu2main_s5,
  bvalid_dnpu2main_s5,
  bready_dnpu2main_s5,
  arid_dnpu2main_s5,
  araddr_dnpu2main_s5,
  arlen_dnpu2main_s5,
  arsize_dnpu2main_s5,
  arburst_dnpu2main_s5,
  arlock_dnpu2main_s5,
  arcache_dnpu2main_s5,
  arprot_dnpu2main_s5,
  arvalid_dnpu2main_s5,
  arready_dnpu2main_s5,
  rid_dnpu2main_s5,
  rdata_dnpu2main_s5,
  rresp_dnpu2main_s5,
  rlast_dnpu2main_s5,
  rvalid_dnpu2main_s5,
  rready_dnpu2main_s5,
  
// Instance: u_cd_i_xclk_dnpu, Port: dnpu2main_s6

  awid_dnpu2main_s6,
  awaddr_dnpu2main_s6,
  awlen_dnpu2main_s6,
  awsize_dnpu2main_s6,
  awburst_dnpu2main_s6,
  awlock_dnpu2main_s6,
  awcache_dnpu2main_s6,
  awprot_dnpu2main_s6,
  awvalid_dnpu2main_s6,
  awready_dnpu2main_s6,
  wdata_dnpu2main_s6,
  wstrb_dnpu2main_s6,
  wlast_dnpu2main_s6,
  wvalid_dnpu2main_s6,
  wready_dnpu2main_s6,
  bid_dnpu2main_s6,
  bresp_dnpu2main_s6,
  bvalid_dnpu2main_s6,
  bready_dnpu2main_s6,
  arid_dnpu2main_s6,
  araddr_dnpu2main_s6,
  arlen_dnpu2main_s6,
  arsize_dnpu2main_s6,
  arburst_dnpu2main_s6,
  arlock_dnpu2main_s6,
  arcache_dnpu2main_s6,
  arprot_dnpu2main_s6,
  arvalid_dnpu2main_s6,
  arready_dnpu2main_s6,
  rid_dnpu2main_s6,
  rdata_dnpu2main_s6,
  rresp_dnpu2main_s6,
  rlast_dnpu2main_s6,
  rvalid_dnpu2main_s6,
  rready_dnpu2main_s6,
  
// Instance: u_cd_i_xclk_main, Port: ddr_m0

  awid_ddr_m0,
  awaddr_ddr_m0,
  awlen_ddr_m0,
  awsize_ddr_m0,
  awburst_ddr_m0,
  awlock_ddr_m0,
  awcache_ddr_m0,
  awprot_ddr_m0,
  awvalid_ddr_m0,
  awready_ddr_m0,
  wdata_ddr_m0,
  wstrb_ddr_m0,
  wlast_ddr_m0,
  wvalid_ddr_m0,
  wready_ddr_m0,
  bid_ddr_m0,
  bresp_ddr_m0,
  bvalid_ddr_m0,
  bready_ddr_m0,
  arid_ddr_m0,
  araddr_ddr_m0,
  arlen_ddr_m0,
  arsize_ddr_m0,
  arburst_ddr_m0,
  arlock_ddr_m0,
  arcache_ddr_m0,
  arprot_ddr_m0,
  arvalid_ddr_m0,
  arready_ddr_m0,
  rid_ddr_m0,
  rdata_ddr_m0,
  rresp_ddr_m0,
  rlast_ddr_m0,
  rvalid_ddr_m0,
  rready_ddr_m0,
  
// Instance: u_cd_i_xclk_main, Port: ddr_m1

  awid_ddr_m1,
  awaddr_ddr_m1,
  awlen_ddr_m1,
  awsize_ddr_m1,
  awburst_ddr_m1,
  awlock_ddr_m1,
  awcache_ddr_m1,
  awprot_ddr_m1,
  awvalid_ddr_m1,
  awready_ddr_m1,
  wdata_ddr_m1,
  wstrb_ddr_m1,
  wlast_ddr_m1,
  wvalid_ddr_m1,
  wready_ddr_m1,
  bid_ddr_m1,
  bresp_ddr_m1,
  bvalid_ddr_m1,
  bready_ddr_m1,
  arid_ddr_m1,
  araddr_ddr_m1,
  arlen_ddr_m1,
  arsize_ddr_m1,
  arburst_ddr_m1,
  arlock_ddr_m1,
  arcache_ddr_m1,
  arprot_ddr_m1,
  arvalid_ddr_m1,
  arready_ddr_m1,
  rid_ddr_m1,
  rdata_ddr_m1,
  rresp_ddr_m1,
  rlast_ddr_m1,
  rvalid_ddr_m1,
  rready_ddr_m1,
  
// Instance: u_cd_i_xclk_main, Port: ddr_m2

  awid_ddr_m2,
  awaddr_ddr_m2,
  awlen_ddr_m2,
  awsize_ddr_m2,
  awburst_ddr_m2,
  awlock_ddr_m2,
  awcache_ddr_m2,
  awprot_ddr_m2,
  awvalid_ddr_m2,
  awready_ddr_m2,
  wdata_ddr_m2,
  wstrb_ddr_m2,
  wlast_ddr_m2,
  wvalid_ddr_m2,
  wready_ddr_m2,
  bid_ddr_m2,
  bresp_ddr_m2,
  bvalid_ddr_m2,
  bready_ddr_m2,
  arid_ddr_m2,
  araddr_ddr_m2,
  arlen_ddr_m2,
  arsize_ddr_m2,
  arburst_ddr_m2,
  arlock_ddr_m2,
  arcache_ddr_m2,
  arprot_ddr_m2,
  arvalid_ddr_m2,
  arready_ddr_m2,
  rid_ddr_m2,
  rdata_ddr_m2,
  rresp_ddr_m2,
  rlast_ddr_m2,
  rvalid_ddr_m2,
  rready_ddr_m2,
  
// Instance: u_cd_i_xclk_usb3, Port: usb3_s1

  awid_usb3_s1,
  awaddr_usb3_s1,
  awlen_usb3_s1,
  awsize_usb3_s1,
  awburst_usb3_s1,
  awlock_usb3_s1,
  awcache_usb3_s1,
  awprot_usb3_s1,
  awvalid_usb3_s1,
  awready_usb3_s1,
  wdata_usb3_s1,
  wstrb_usb3_s1,
  wlast_usb3_s1,
  wvalid_usb3_s1,
  wready_usb3_s1,
  bid_usb3_s1,
  bresp_usb3_s1,
  bvalid_usb3_s1,
  bready_usb3_s1,
  arid_usb3_s1,
  araddr_usb3_s1,
  arlen_usb3_s1,
  arsize_usb3_s1,
  arburst_usb3_s1,
  arlock_usb3_s1,
  arcache_usb3_s1,
  arprot_usb3_s1,
  arvalid_usb3_s1,
  arready_usb3_s1,
  rid_usb3_s1,
  rdata_usb3_s1,
  rresp_usb3_s1,
  rlast_usb3_s1,
  rvalid_usb3_s1,
  rready_usb3_s1,

//  Non-bus signals

  i_pclk_peri_busclk,
  i_pclk_peri_busresetn,
  i_xclk_cpuclk,
  i_xclk_cpuresetn,
  i_xclk_dnpuclk,
  i_xclk_dnpuresetn,
  i_xclk_mainclk,
  i_xclk_mainresetn,
  i_xclk_usb3clk,
  i_xclk_usb3resetn,
  mainclk,
  mainclk_r,
  mainresetn,
  mainresetn_r

);



//-----------------------------------------------------------------------------
// Port Declarations
//-----------------------------------------------------------------------------


// Instance: u_cd_i_pclk_peri_bus, Port: fv_m3

output [33:0] haddr_fv_m3;
output [2:0]  hburst_fv_m3;
output [3:0]  hprot_fv_m3;
output [2:0]  hsize_fv_m3;
output [1:0]  htrans_fv_m3;
output [31:0] hwdata_fv_m3;
output        hwrite_fv_m3;
input  [31:0] hrdata_fv_m3;
input         hreadyout_fv_m3;
input         hresp_fv_m3;
output        hselx_fv_m3;
output        hready_fv_m3;

// Instance: u_cd_i_xclk_cpu, Port: cpu2main_s0

input  [4:0]  awid_cpu2main_s0;
input  [33:0] awaddr_cpu2main_s0;
input  [7:0]  awlen_cpu2main_s0;
input  [2:0]  awsize_cpu2main_s0;
input  [1:0]  awburst_cpu2main_s0;
input         awlock_cpu2main_s0;
input  [3:0]  awcache_cpu2main_s0;
input  [2:0]  awprot_cpu2main_s0;
input         awvalid_cpu2main_s0;
output        awready_cpu2main_s0;
input  [127:0] wdata_cpu2main_s0;
input  [15:0] wstrb_cpu2main_s0;
input         wlast_cpu2main_s0;
input         wvalid_cpu2main_s0;
output        wready_cpu2main_s0;
output [4:0]  bid_cpu2main_s0;
output [1:0]  bresp_cpu2main_s0;
output        bvalid_cpu2main_s0;
input         bready_cpu2main_s0;
input  [4:0]  arid_cpu2main_s0;
input  [33:0] araddr_cpu2main_s0;
input  [7:0]  arlen_cpu2main_s0;
input  [2:0]  arsize_cpu2main_s0;
input  [1:0]  arburst_cpu2main_s0;
input         arlock_cpu2main_s0;
input  [3:0]  arcache_cpu2main_s0;
input  [2:0]  arprot_cpu2main_s0;
input         arvalid_cpu2main_s0;
output        arready_cpu2main_s0;
output [4:0]  rid_cpu2main_s0;
output [127:0] rdata_cpu2main_s0;
output [1:0]  rresp_cpu2main_s0;
output        rlast_cpu2main_s0;
output        rvalid_cpu2main_s0;
input         rready_cpu2main_s0;

// Instance: u_cd_i_xclk_dnpu, Port: dnpu2main_s2

input  [5:0]  awid_dnpu2main_s2;
input  [33:0] awaddr_dnpu2main_s2;
input  [7:0]  awlen_dnpu2main_s2;
input  [2:0]  awsize_dnpu2main_s2;
input  [1:0]  awburst_dnpu2main_s2;
input         awlock_dnpu2main_s2;
input  [3:0]  awcache_dnpu2main_s2;
input  [2:0]  awprot_dnpu2main_s2;
input         awvalid_dnpu2main_s2;
output        awready_dnpu2main_s2;
input  [127:0] wdata_dnpu2main_s2;
input  [15:0] wstrb_dnpu2main_s2;
input         wlast_dnpu2main_s2;
input         wvalid_dnpu2main_s2;
output        wready_dnpu2main_s2;
output [5:0]  bid_dnpu2main_s2;
output [1:0]  bresp_dnpu2main_s2;
output        bvalid_dnpu2main_s2;
input         bready_dnpu2main_s2;
input  [5:0]  arid_dnpu2main_s2;
input  [33:0] araddr_dnpu2main_s2;
input  [7:0]  arlen_dnpu2main_s2;
input  [2:0]  arsize_dnpu2main_s2;
input  [1:0]  arburst_dnpu2main_s2;
input         arlock_dnpu2main_s2;
input  [3:0]  arcache_dnpu2main_s2;
input  [2:0]  arprot_dnpu2main_s2;
input         arvalid_dnpu2main_s2;
output        arready_dnpu2main_s2;
output [5:0]  rid_dnpu2main_s2;
output [127:0] rdata_dnpu2main_s2;
output [1:0]  rresp_dnpu2main_s2;
output        rlast_dnpu2main_s2;
output        rvalid_dnpu2main_s2;
input         rready_dnpu2main_s2;

// Instance: u_cd_i_xclk_dnpu, Port: dnpu2main_s3

input  [5:0]  awid_dnpu2main_s3;
input  [33:0] awaddr_dnpu2main_s3;
input  [7:0]  awlen_dnpu2main_s3;
input  [2:0]  awsize_dnpu2main_s3;
input  [1:0]  awburst_dnpu2main_s3;
input         awlock_dnpu2main_s3;
input  [3:0]  awcache_dnpu2main_s3;
input  [2:0]  awprot_dnpu2main_s3;
input         awvalid_dnpu2main_s3;
output        awready_dnpu2main_s3;
input  [127:0] wdata_dnpu2main_s3;
input  [15:0] wstrb_dnpu2main_s3;
input         wlast_dnpu2main_s3;
input         wvalid_dnpu2main_s3;
output        wready_dnpu2main_s3;
output [5:0]  bid_dnpu2main_s3;
output [1:0]  bresp_dnpu2main_s3;
output        bvalid_dnpu2main_s3;
input         bready_dnpu2main_s3;
input  [5:0]  arid_dnpu2main_s3;
input  [33:0] araddr_dnpu2main_s3;
input  [7:0]  arlen_dnpu2main_s3;
input  [2:0]  arsize_dnpu2main_s3;
input  [1:0]  arburst_dnpu2main_s3;
input         arlock_dnpu2main_s3;
input  [3:0]  arcache_dnpu2main_s3;
input  [2:0]  arprot_dnpu2main_s3;
input         arvalid_dnpu2main_s3;
output        arready_dnpu2main_s3;
output [5:0]  rid_dnpu2main_s3;
output [127:0] rdata_dnpu2main_s3;
output [1:0]  rresp_dnpu2main_s3;
output        rlast_dnpu2main_s3;
output        rvalid_dnpu2main_s3;
input         rready_dnpu2main_s3;

// Instance: u_cd_i_xclk_dnpu, Port: dnpu2main_s4

input  [5:0]  awid_dnpu2main_s4;
input  [33:0] awaddr_dnpu2main_s4;
input  [7:0]  awlen_dnpu2main_s4;
input  [2:0]  awsize_dnpu2main_s4;
input  [1:0]  awburst_dnpu2main_s4;
input         awlock_dnpu2main_s4;
input  [3:0]  awcache_dnpu2main_s4;
input  [2:0]  awprot_dnpu2main_s4;
input         awvalid_dnpu2main_s4;
output        awready_dnpu2main_s4;
input  [127:0] wdata_dnpu2main_s4;
input  [15:0] wstrb_dnpu2main_s4;
input         wlast_dnpu2main_s4;
input         wvalid_dnpu2main_s4;
output        wready_dnpu2main_s4;
output [5:0]  bid_dnpu2main_s4;
output [1:0]  bresp_dnpu2main_s4;
output        bvalid_dnpu2main_s4;
input         bready_dnpu2main_s4;
input  [5:0]  arid_dnpu2main_s4;
input  [33:0] araddr_dnpu2main_s4;
input  [7:0]  arlen_dnpu2main_s4;
input  [2:0]  arsize_dnpu2main_s4;
input  [1:0]  arburst_dnpu2main_s4;
input         arlock_dnpu2main_s4;
input  [3:0]  arcache_dnpu2main_s4;
input  [2:0]  arprot_dnpu2main_s4;
input         arvalid_dnpu2main_s4;
output        arready_dnpu2main_s4;
output [5:0]  rid_dnpu2main_s4;
output [127:0] rdata_dnpu2main_s4;
output [1:0]  rresp_dnpu2main_s4;
output        rlast_dnpu2main_s4;
output        rvalid_dnpu2main_s4;
input         rready_dnpu2main_s4;

// Instance: u_cd_i_xclk_dnpu, Port: dnpu2main_s5

input  [5:0]  awid_dnpu2main_s5;
input  [33:0] awaddr_dnpu2main_s5;
input  [7:0]  awlen_dnpu2main_s5;
input  [2:0]  awsize_dnpu2main_s5;
input  [1:0]  awburst_dnpu2main_s5;
input         awlock_dnpu2main_s5;
input  [3:0]  awcache_dnpu2main_s5;
input  [2:0]  awprot_dnpu2main_s5;
input         awvalid_dnpu2main_s5;
output        awready_dnpu2main_s5;
input  [127:0] wdata_dnpu2main_s5;
input  [15:0] wstrb_dnpu2main_s5;
input         wlast_dnpu2main_s5;
input         wvalid_dnpu2main_s5;
output        wready_dnpu2main_s5;
output [5:0]  bid_dnpu2main_s5;
output [1:0]  bresp_dnpu2main_s5;
output        bvalid_dnpu2main_s5;
input         bready_dnpu2main_s5;
input  [5:0]  arid_dnpu2main_s5;
input  [33:0] araddr_dnpu2main_s5;
input  [7:0]  arlen_dnpu2main_s5;
input  [2:0]  arsize_dnpu2main_s5;
input  [1:0]  arburst_dnpu2main_s5;
input         arlock_dnpu2main_s5;
input  [3:0]  arcache_dnpu2main_s5;
input  [2:0]  arprot_dnpu2main_s5;
input         arvalid_dnpu2main_s5;
output        arready_dnpu2main_s5;
output [5:0]  rid_dnpu2main_s5;
output [127:0] rdata_dnpu2main_s5;
output [1:0]  rresp_dnpu2main_s5;
output        rlast_dnpu2main_s5;
output        rvalid_dnpu2main_s5;
input         rready_dnpu2main_s5;

// Instance: u_cd_i_xclk_dnpu, Port: dnpu2main_s6

input  [5:0]  awid_dnpu2main_s6;
input  [33:0] awaddr_dnpu2main_s6;
input  [7:0]  awlen_dnpu2main_s6;
input  [2:0]  awsize_dnpu2main_s6;
input  [1:0]  awburst_dnpu2main_s6;
input         awlock_dnpu2main_s6;
input  [3:0]  awcache_dnpu2main_s6;
input  [2:0]  awprot_dnpu2main_s6;
input         awvalid_dnpu2main_s6;
output        awready_dnpu2main_s6;
input  [127:0] wdata_dnpu2main_s6;
input  [15:0] wstrb_dnpu2main_s6;
input         wlast_dnpu2main_s6;
input         wvalid_dnpu2main_s6;
output        wready_dnpu2main_s6;
output [5:0]  bid_dnpu2main_s6;
output [1:0]  bresp_dnpu2main_s6;
output        bvalid_dnpu2main_s6;
input         bready_dnpu2main_s6;
input  [5:0]  arid_dnpu2main_s6;
input  [33:0] araddr_dnpu2main_s6;
input  [7:0]  arlen_dnpu2main_s6;
input  [2:0]  arsize_dnpu2main_s6;
input  [1:0]  arburst_dnpu2main_s6;
input         arlock_dnpu2main_s6;
input  [3:0]  arcache_dnpu2main_s6;
input  [2:0]  arprot_dnpu2main_s6;
input         arvalid_dnpu2main_s6;
output        arready_dnpu2main_s6;
output [5:0]  rid_dnpu2main_s6;
output [127:0] rdata_dnpu2main_s6;
output [1:0]  rresp_dnpu2main_s6;
output        rlast_dnpu2main_s6;
output        rvalid_dnpu2main_s6;
input         rready_dnpu2main_s6;

// Instance: u_cd_i_xclk_main, Port: ddr_m0

output [8:0]  awid_ddr_m0;
output [33:0] awaddr_ddr_m0;
output [7:0]  awlen_ddr_m0;
output [2:0]  awsize_ddr_m0;
output [1:0]  awburst_ddr_m0;
output        awlock_ddr_m0;
output [3:0]  awcache_ddr_m0;
output [2:0]  awprot_ddr_m0;
output        awvalid_ddr_m0;
input         awready_ddr_m0;
output [127:0] wdata_ddr_m0;
output [15:0] wstrb_ddr_m0;
output        wlast_ddr_m0;
output        wvalid_ddr_m0;
input         wready_ddr_m0;
input  [8:0]  bid_ddr_m0;
input  [1:0]  bresp_ddr_m0;
input         bvalid_ddr_m0;
output        bready_ddr_m0;
output [8:0]  arid_ddr_m0;
output [33:0] araddr_ddr_m0;
output [7:0]  arlen_ddr_m0;
output [2:0]  arsize_ddr_m0;
output [1:0]  arburst_ddr_m0;
output        arlock_ddr_m0;
output [3:0]  arcache_ddr_m0;
output [2:0]  arprot_ddr_m0;
output        arvalid_ddr_m0;
input         arready_ddr_m0;
input  [8:0]  rid_ddr_m0;
input  [127:0] rdata_ddr_m0;
input  [1:0]  rresp_ddr_m0;
input         rlast_ddr_m0;
input         rvalid_ddr_m0;
output        rready_ddr_m0;

// Instance: u_cd_i_xclk_main, Port: ddr_m1

output [8:0]  awid_ddr_m1;
output [33:0] awaddr_ddr_m1;
output [7:0]  awlen_ddr_m1;
output [2:0]  awsize_ddr_m1;
output [1:0]  awburst_ddr_m1;
output        awlock_ddr_m1;
output [3:0]  awcache_ddr_m1;
output [2:0]  awprot_ddr_m1;
output        awvalid_ddr_m1;
input         awready_ddr_m1;
output [127:0] wdata_ddr_m1;
output [15:0] wstrb_ddr_m1;
output        wlast_ddr_m1;
output        wvalid_ddr_m1;
input         wready_ddr_m1;
input  [8:0]  bid_ddr_m1;
input  [1:0]  bresp_ddr_m1;
input         bvalid_ddr_m1;
output        bready_ddr_m1;
output [8:0]  arid_ddr_m1;
output [33:0] araddr_ddr_m1;
output [7:0]  arlen_ddr_m1;
output [2:0]  arsize_ddr_m1;
output [1:0]  arburst_ddr_m1;
output        arlock_ddr_m1;
output [3:0]  arcache_ddr_m1;
output [2:0]  arprot_ddr_m1;
output        arvalid_ddr_m1;
input         arready_ddr_m1;
input  [8:0]  rid_ddr_m1;
input  [127:0] rdata_ddr_m1;
input  [1:0]  rresp_ddr_m1;
input         rlast_ddr_m1;
input         rvalid_ddr_m1;
output        rready_ddr_m1;

// Instance: u_cd_i_xclk_main, Port: ddr_m2

output [8:0]  awid_ddr_m2;
output [33:0] awaddr_ddr_m2;
output [7:0]  awlen_ddr_m2;
output [2:0]  awsize_ddr_m2;
output [1:0]  awburst_ddr_m2;
output        awlock_ddr_m2;
output [3:0]  awcache_ddr_m2;
output [2:0]  awprot_ddr_m2;
output        awvalid_ddr_m2;
input         awready_ddr_m2;
output [127:0] wdata_ddr_m2;
output [15:0] wstrb_ddr_m2;
output        wlast_ddr_m2;
output        wvalid_ddr_m2;
input         wready_ddr_m2;
input  [8:0]  bid_ddr_m2;
input  [1:0]  bresp_ddr_m2;
input         bvalid_ddr_m2;
output        bready_ddr_m2;
output [8:0]  arid_ddr_m2;
output [33:0] araddr_ddr_m2;
output [7:0]  arlen_ddr_m2;
output [2:0]  arsize_ddr_m2;
output [1:0]  arburst_ddr_m2;
output        arlock_ddr_m2;
output [3:0]  arcache_ddr_m2;
output [2:0]  arprot_ddr_m2;
output        arvalid_ddr_m2;
input         arready_ddr_m2;
input  [8:0]  rid_ddr_m2;
input  [127:0] rdata_ddr_m2;
input  [1:0]  rresp_ddr_m2;
input         rlast_ddr_m2;
input         rvalid_ddr_m2;
output        rready_ddr_m2;

// Instance: u_cd_i_xclk_usb3, Port: usb3_s1

input  [5:0]  awid_usb3_s1;
input  [33:0] awaddr_usb3_s1;
input  [7:0]  awlen_usb3_s1;
input  [2:0]  awsize_usb3_s1;
input  [1:0]  awburst_usb3_s1;
input         awlock_usb3_s1;
input  [3:0]  awcache_usb3_s1;
input  [2:0]  awprot_usb3_s1;
input         awvalid_usb3_s1;
output        awready_usb3_s1;
input  [127:0] wdata_usb3_s1;
input  [15:0] wstrb_usb3_s1;
input         wlast_usb3_s1;
input         wvalid_usb3_s1;
output        wready_usb3_s1;
output [5:0]  bid_usb3_s1;
output [1:0]  bresp_usb3_s1;
output        bvalid_usb3_s1;
input         bready_usb3_s1;
input  [5:0]  arid_usb3_s1;
input  [33:0] araddr_usb3_s1;
input  [7:0]  arlen_usb3_s1;
input  [2:0]  arsize_usb3_s1;
input  [1:0]  arburst_usb3_s1;
input         arlock_usb3_s1;
input  [3:0]  arcache_usb3_s1;
input  [2:0]  arprot_usb3_s1;
input         arvalid_usb3_s1;
output        arready_usb3_s1;
output [5:0]  rid_usb3_s1;
output [127:0] rdata_usb3_s1;
output [1:0]  rresp_usb3_s1;
output        rlast_usb3_s1;
output        rvalid_usb3_s1;
input         rready_usb3_s1;

//  Non-bus signals

input         i_pclk_peri_busclk;
input         i_pclk_peri_busresetn;
input         i_xclk_cpuclk;
input         i_xclk_cpuresetn;
input         i_xclk_dnpuclk;
input         i_xclk_dnpuresetn;
input         i_xclk_mainclk;
input         i_xclk_mainresetn;
input         i_xclk_usb3clk;
input         i_xclk_usb3resetn;
input         mainclk;
input         mainclk_r;
input         mainresetn;
input         mainresetn_r;



//-----------------------------------------------------------------------------
// Internal Wire Declarations
//-----------------------------------------------------------------------------

wire   [33:0]  araddr_ddr_m0;
wire   [33:0]  araddr_ddr_m1;
wire   [33:0]  araddr_ddr_m2;
wire   [1:0]   arburst_ddr_m0;
wire   [1:0]   arburst_ddr_m1;
wire   [1:0]   arburst_ddr_m2;
wire   [3:0]   arcache_ddr_m0;
wire   [3:0]   arcache_ddr_m1;
wire   [3:0]   arcache_ddr_m2;
wire   [8:0]   arid_ddr_m0;
wire   [8:0]   arid_ddr_m1;
wire   [8:0]   arid_ddr_m2;
wire   [7:0]   arlen_ddr_m0;
wire   [7:0]   arlen_ddr_m1;
wire   [7:0]   arlen_ddr_m2;
wire           arlock_ddr_m0;
wire           arlock_ddr_m1;
wire           arlock_ddr_m2;
wire   [2:0]   arprot_ddr_m0;
wire   [2:0]   arprot_ddr_m1;
wire   [2:0]   arprot_ddr_m2;
wire           arready_cpu2main_s0;
wire           arready_dnpu2main_s2;
wire           arready_dnpu2main_s3;
wire           arready_dnpu2main_s4;
wire           arready_dnpu2main_s5;
wire           arready_dnpu2main_s6;
wire           arready_usb3_s1;
wire   [2:0]   arsize_ddr_m0;
wire   [2:0]   arsize_ddr_m1;
wire   [2:0]   arsize_ddr_m2;
wire           arvalid_ddr_m0;
wire           arvalid_ddr_m1;
wire           arvalid_ddr_m2;
wire   [33:0]  awaddr_ddr_m0;
wire   [33:0]  awaddr_ddr_m1;
wire   [33:0]  awaddr_ddr_m2;
wire   [1:0]   awburst_ddr_m0;
wire   [1:0]   awburst_ddr_m1;
wire   [1:0]   awburst_ddr_m2;
wire   [3:0]   awcache_ddr_m0;
wire   [3:0]   awcache_ddr_m1;
wire   [3:0]   awcache_ddr_m2;
wire   [8:0]   awid_ddr_m0;
wire   [8:0]   awid_ddr_m1;
wire   [8:0]   awid_ddr_m2;
wire   [7:0]   awlen_ddr_m0;
wire   [7:0]   awlen_ddr_m1;
wire   [7:0]   awlen_ddr_m2;
wire           awlock_ddr_m0;
wire           awlock_ddr_m1;
wire           awlock_ddr_m2;
wire   [2:0]   awprot_ddr_m0;
wire   [2:0]   awprot_ddr_m1;
wire   [2:0]   awprot_ddr_m2;
wire           awready_cpu2main_s0;
wire           awready_dnpu2main_s2;
wire           awready_dnpu2main_s3;
wire           awready_dnpu2main_s4;
wire           awready_dnpu2main_s5;
wire           awready_dnpu2main_s6;
wire           awready_usb3_s1;
wire   [2:0]   awsize_ddr_m0;
wire   [2:0]   awsize_ddr_m1;
wire   [2:0]   awsize_ddr_m2;
wire           awvalid_ddr_m0;
wire           awvalid_ddr_m1;
wire           awvalid_ddr_m2;
wire   [4:0]   bid_cpu2main_s0;
wire   [5:0]   bid_dnpu2main_s2;
wire   [5:0]   bid_dnpu2main_s3;
wire   [5:0]   bid_dnpu2main_s4;
wire   [5:0]   bid_dnpu2main_s5;
wire   [5:0]   bid_dnpu2main_s6;
wire   [5:0]   bid_usb3_s1;
wire           bready_ddr_m0;
wire           bready_ddr_m1;
wire           bready_ddr_m2;
wire   [1:0]   bresp_cpu2main_s0;
wire   [1:0]   bresp_dnpu2main_s2;
wire   [1:0]   bresp_dnpu2main_s3;
wire   [1:0]   bresp_dnpu2main_s4;
wire   [1:0]   bresp_dnpu2main_s5;
wire   [1:0]   bresp_dnpu2main_s6;
wire   [1:0]   bresp_usb3_s1;
wire           bvalid_cpu2main_s0;
wire           bvalid_dnpu2main_s2;
wire           bvalid_dnpu2main_s3;
wire           bvalid_dnpu2main_s4;
wire           bvalid_dnpu2main_s5;
wire           bvalid_dnpu2main_s6;
wire           bvalid_usb3_s1;
wire   [33:0]  haddr_fv_m3;
wire   [2:0]   hburst_fv_m3;
wire   [3:0]   hprot_fv_m3;
wire           hready_fv_m3;
wire           hselx_fv_m3;
wire   [2:0]   hsize_fv_m3;
wire   [1:0]   htrans_fv_m3;
wire   [31:0]  hwdata_fv_m3;
wire           hwrite_fv_m3;
wire   [127:0] rdata_cpu2main_s0;
wire   [127:0] rdata_dnpu2main_s2;
wire   [127:0] rdata_dnpu2main_s3;
wire   [127:0] rdata_dnpu2main_s4;
wire   [127:0] rdata_dnpu2main_s5;
wire   [127:0] rdata_dnpu2main_s6;
wire   [127:0] rdata_usb3_s1;
wire   [4:0]   rid_cpu2main_s0;
wire   [5:0]   rid_dnpu2main_s2;
wire   [5:0]   rid_dnpu2main_s3;
wire   [5:0]   rid_dnpu2main_s4;
wire   [5:0]   rid_dnpu2main_s5;
wire   [5:0]   rid_dnpu2main_s6;
wire   [5:0]   rid_usb3_s1;
wire           rlast_cpu2main_s0;
wire           rlast_dnpu2main_s2;
wire           rlast_dnpu2main_s3;
wire           rlast_dnpu2main_s4;
wire           rlast_dnpu2main_s5;
wire           rlast_dnpu2main_s6;
wire           rlast_usb3_s1;
wire           rready_ddr_m0;
wire           rready_ddr_m1;
wire           rready_ddr_m2;
wire   [1:0]   rresp_cpu2main_s0;
wire   [1:0]   rresp_dnpu2main_s2;
wire   [1:0]   rresp_dnpu2main_s3;
wire   [1:0]   rresp_dnpu2main_s4;
wire   [1:0]   rresp_dnpu2main_s5;
wire   [1:0]   rresp_dnpu2main_s6;
wire   [1:0]   rresp_usb3_s1;
wire           rvalid_cpu2main_s0;
wire           rvalid_dnpu2main_s2;
wire           rvalid_dnpu2main_s3;
wire           rvalid_dnpu2main_s4;
wire           rvalid_dnpu2main_s5;
wire           rvalid_dnpu2main_s6;
wire           rvalid_usb3_s1;
wire   [127:0] wdata_ddr_m0;
wire   [127:0] wdata_ddr_m1;
wire   [127:0] wdata_ddr_m2;
wire           wlast_ddr_m0;
wire           wlast_ddr_m1;
wire           wlast_ddr_m2;
wire           wready_cpu2main_s0;
wire           wready_dnpu2main_s2;
wire           wready_dnpu2main_s3;
wire           wready_dnpu2main_s4;
wire           wready_dnpu2main_s5;
wire           wready_dnpu2main_s6;
wire           wready_usb3_s1;
wire   [15:0]  wstrb_ddr_m0;
wire   [15:0]  wstrb_ddr_m1;
wire   [15:0]  wstrb_ddr_m2;
wire           wvalid_ddr_m0;
wire           wvalid_ddr_m1;
wire           wvalid_ddr_m2;
wire           a_rpntr_bin_fv_m3_ib_int_async;    //fv_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [1:0]   a_rpntr_gry_fv_m3_ib_int_async;    //fv_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [142:0] d_data_fv_m3_ib_int_async;    //fv_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [1:0]   d_wpntr_gry_fv_m3_ib_int_async;    //fv_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire           pack_fv_m3_ib_apb_int_async;    //fv_m3_ib_apb_int_async - u_cd_i_pclk_peri_bus
wire   [32:0]  prevpayld_fv_m3_ib_apb_int_async;    //fv_m3_ib_apb_int_async - u_cd_i_pclk_peri_bus
wire           w_rpntr_bin_fv_m3_ib_int_async;    //fv_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [1:0]   w_rpntr_gry_fv_m3_ib_int_async;    //fv_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [65:0]  ar_data_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_i_xclk_cpu
wire   [2:0]   ar_wpntr_gry_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_i_xclk_cpu
wire   [65:0]  aw_data_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_i_xclk_cpu
wire   [2:0]   aw_wpntr_gry_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_i_xclk_cpu
wire   [1:0]   b_rpntr_bin_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_i_xclk_cpu
wire   [2:0]   b_rpntr_gry_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_i_xclk_cpu
wire           pack_cpu2main_s0_ib_apb_int_async;    //cpu2main_s0_ib_apb_int_async - u_cd_i_xclk_cpu
wire   [32:0]  prevpayld_cpu2main_s0_ib_apb_int_async;    //cpu2main_s0_ib_apb_int_async - u_cd_i_xclk_cpu
wire   [2:0]   r_rpntr_bin_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_i_xclk_cpu
wire   [3:0]   r_rpntr_gry_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_i_xclk_cpu
wire   [144:0] w_data_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_i_xclk_cpu
wire   [3:0]   w_wpntr_gry_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_i_xclk_cpu
wire   [65:0]  ar_data_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_i_xclk_dnpu
wire   [65:0]  ar_data_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_i_xclk_dnpu
wire   [65:0]  ar_data_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_i_xclk_dnpu
wire   [65:0]  ar_data_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_i_xclk_dnpu
wire   [65:0]  ar_data_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   ar_wpntr_gry_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   ar_wpntr_gry_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   ar_wpntr_gry_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   ar_wpntr_gry_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   ar_wpntr_gry_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_i_xclk_dnpu
wire   [65:0]  aw_data_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_i_xclk_dnpu
wire   [65:0]  aw_data_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_i_xclk_dnpu
wire   [65:0]  aw_data_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_i_xclk_dnpu
wire   [65:0]  aw_data_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_i_xclk_dnpu
wire   [65:0]  aw_data_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   aw_wpntr_gry_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   aw_wpntr_gry_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   aw_wpntr_gry_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   aw_wpntr_gry_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   aw_wpntr_gry_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_i_xclk_dnpu
wire   [1:0]   b_rpntr_bin_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_i_xclk_dnpu
wire   [1:0]   b_rpntr_bin_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_i_xclk_dnpu
wire   [1:0]   b_rpntr_bin_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_i_xclk_dnpu
wire   [1:0]   b_rpntr_bin_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_i_xclk_dnpu
wire   [1:0]   b_rpntr_bin_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   b_rpntr_gry_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   b_rpntr_gry_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   b_rpntr_gry_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   b_rpntr_gry_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   b_rpntr_gry_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_i_xclk_dnpu
wire           pack_dnpu2main_s2_ib_apb_int_async;    //dnpu2main_s2_ib_apb_int_async - u_cd_i_xclk_dnpu
wire           pack_dnpu2main_s3_ib_apb_int_async;    //dnpu2main_s3_ib_apb_int_async - u_cd_i_xclk_dnpu
wire           pack_dnpu2main_s4_ib_apb_int_async;    //dnpu2main_s4_ib_apb_int_async - u_cd_i_xclk_dnpu
wire           pack_dnpu2main_s5_ib_apb_int_async;    //dnpu2main_s5_ib_apb_int_async - u_cd_i_xclk_dnpu
wire           pack_dnpu2main_s6_ib_apb_int_async;    //dnpu2main_s6_ib_apb_int_async - u_cd_i_xclk_dnpu
wire   [32:0]  prevpayld_dnpu2main_s2_ib_apb_int_async;    //dnpu2main_s2_ib_apb_int_async - u_cd_i_xclk_dnpu
wire   [32:0]  prevpayld_dnpu2main_s3_ib_apb_int_async;    //dnpu2main_s3_ib_apb_int_async - u_cd_i_xclk_dnpu
wire   [32:0]  prevpayld_dnpu2main_s4_ib_apb_int_async;    //dnpu2main_s4_ib_apb_int_async - u_cd_i_xclk_dnpu
wire   [32:0]  prevpayld_dnpu2main_s5_ib_apb_int_async;    //dnpu2main_s5_ib_apb_int_async - u_cd_i_xclk_dnpu
wire   [32:0]  prevpayld_dnpu2main_s6_ib_apb_int_async;    //dnpu2main_s6_ib_apb_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   r_rpntr_bin_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   r_rpntr_bin_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   r_rpntr_bin_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   r_rpntr_bin_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_i_xclk_dnpu
wire   [2:0]   r_rpntr_bin_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_i_xclk_dnpu
wire   [3:0]   r_rpntr_gry_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_i_xclk_dnpu
wire   [3:0]   r_rpntr_gry_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_i_xclk_dnpu
wire   [3:0]   r_rpntr_gry_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_i_xclk_dnpu
wire   [3:0]   r_rpntr_gry_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_i_xclk_dnpu
wire   [3:0]   r_rpntr_gry_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_i_xclk_dnpu
wire   [144:0] w_data_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_i_xclk_dnpu
wire   [144:0] w_data_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_i_xclk_dnpu
wire   [144:0] w_data_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_i_xclk_dnpu
wire   [144:0] w_data_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_i_xclk_dnpu
wire   [144:0] w_data_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_i_xclk_dnpu
wire   [3:0]   w_wpntr_gry_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_i_xclk_dnpu
wire   [3:0]   w_wpntr_gry_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_i_xclk_dnpu
wire   [3:0]   w_wpntr_gry_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_i_xclk_dnpu
wire   [3:0]   w_wpntr_gry_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_i_xclk_dnpu
wire   [3:0]   w_wpntr_gry_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_i_xclk_dnpu
wire   [3:0]   ar_rpntr_bin_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_i_xclk_main
wire   [3:0]   ar_rpntr_bin_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_i_xclk_main
wire   [3:0]   ar_rpntr_bin_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_i_xclk_main
wire   [4:0]   ar_rpntr_gry_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_i_xclk_main
wire   [4:0]   ar_rpntr_gry_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_i_xclk_main
wire   [4:0]   ar_rpntr_gry_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_i_xclk_main
wire   [3:0]   aw_rpntr_bin_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_i_xclk_main
wire   [3:0]   aw_rpntr_bin_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_i_xclk_main
wire   [3:0]   aw_rpntr_bin_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_i_xclk_main
wire   [4:0]   aw_rpntr_gry_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_i_xclk_main
wire   [4:0]   aw_rpntr_gry_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_i_xclk_main
wire   [4:0]   aw_rpntr_gry_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_i_xclk_main
wire   [10:0]  b_data_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_i_xclk_main
wire   [10:0]  b_data_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_i_xclk_main
wire   [10:0]  b_data_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_i_xclk_main
wire   [4:0]   b_wpntr_gry_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_i_xclk_main
wire   [4:0]   b_wpntr_gry_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_i_xclk_main
wire   [4:0]   b_wpntr_gry_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_i_xclk_main
wire           pack_ddr_m0_ib_apb_int;    //ddr_m0_ib_apb_int - u_cd_i_xclk_main
wire           pack_ddr_m1_ib_apb_int;    //ddr_m1_ib_apb_int - u_cd_i_xclk_main
wire           pack_ddr_m2_ib_apb_int;    //ddr_m2_ib_apb_int - u_cd_i_xclk_main
wire   [32:0]  prevpayld_ddr_m0_ib_apb_int;    //ddr_m0_ib_apb_int - u_cd_i_xclk_main
wire   [32:0]  prevpayld_ddr_m1_ib_apb_int;    //ddr_m1_ib_apb_int - u_cd_i_xclk_main
wire   [32:0]  prevpayld_ddr_m2_ib_apb_int;    //ddr_m2_ib_apb_int - u_cd_i_xclk_main
wire   [139:0] r_data_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_i_xclk_main
wire   [139:0] r_data_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_i_xclk_main
wire   [139:0] r_data_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_i_xclk_main
wire   [5:0]   r_wpntr_gry_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_i_xclk_main
wire   [5:0]   r_wpntr_gry_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_i_xclk_main
wire   [5:0]   r_wpntr_gry_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_i_xclk_main
wire   [4:0]   w_rpntr_bin_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_i_xclk_main
wire   [4:0]   w_rpntr_bin_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_i_xclk_main
wire   [4:0]   w_rpntr_bin_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_i_xclk_main
wire   [5:0]   w_rpntr_gry_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_i_xclk_main
wire   [5:0]   w_rpntr_gry_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_i_xclk_main
wire   [5:0]   w_rpntr_gry_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_i_xclk_main
wire   [65:0]  ar_data_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_i_xclk_usb3
wire   [2:0]   ar_wpntr_gry_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_i_xclk_usb3
wire   [65:0]  aw_data_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_i_xclk_usb3
wire   [2:0]   aw_wpntr_gry_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_i_xclk_usb3
wire   [1:0]   b_rpntr_bin_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_i_xclk_usb3
wire   [2:0]   b_rpntr_gry_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_i_xclk_usb3
wire           pack_usb3_s1_ib_apb_int_async;    //usb3_s1_ib_apb_int_async - u_cd_i_xclk_usb3
wire   [32:0]  prevpayld_usb3_s1_ib_apb_int_async;    //usb3_s1_ib_apb_int_async - u_cd_i_xclk_usb3
wire   [2:0]   r_rpntr_bin_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_i_xclk_usb3
wire   [3:0]   r_rpntr_gry_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_i_xclk_usb3
wire   [144:0] w_data_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_i_xclk_usb3
wire   [3:0]   w_wpntr_gry_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_i_xclk_usb3
wire   [79:0]  a_data_fv_m3_ib_int_async;    //fv_m3_ib_int_async - u_cd_main
wire   [79:0]  a_data_main_gpv_ib1_int;    //main_gpv_ib1_int - u_cd_main
wire           a_valid_main_gpv_ib1_int;    //main_gpv_ib1_int - u_cd_main
wire   [1:0]   a_wpntr_gry_fv_m3_ib_int_async;    //fv_m3_ib_int_async - u_cd_main
wire   [63:0]  ar_data_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_main
wire   [63:0]  ar_data_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_main
wire   [63:0]  ar_data_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_main
wire   [1:0]   ar_rpntr_bin_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_main
wire   [4:0]   ar_wpntr_gry_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_main
wire   [4:0]   ar_wpntr_gry_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_main
wire   [4:0]   ar_wpntr_gry_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_main
wire   [63:0]  aw_data_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_main
wire   [63:0]  aw_data_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_main
wire   [63:0]  aw_data_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_main
wire   [1:0]   aw_rpntr_bin_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_main
wire   [4:0]   aw_wpntr_gry_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_main
wire   [4:0]   aw_wpntr_gry_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_main
wire   [4:0]   aw_wpntr_gry_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_main
wire   [6:0]   b_data_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_main
wire   [7:0]   b_data_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_main
wire   [7:0]   b_data_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_main
wire   [7:0]   b_data_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_main
wire   [7:0]   b_data_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_main
wire   [7:0]   b_data_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_main
wire   [7:0]   b_data_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_main
wire   [3:0]   b_rpntr_bin_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_main
wire   [3:0]   b_rpntr_bin_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_main
wire   [3:0]   b_rpntr_bin_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_main
wire   [4:0]   b_rpntr_gry_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_main
wire   [4:0]   b_rpntr_gry_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_main
wire   [4:0]   b_rpntr_gry_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_main
wire   [2:0]   b_wpntr_gry_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_main
wire           d_ready_main_gpv_ib1_int;    //main_gpv_ib1_int - u_cd_main
wire           d_rpntr_bin_fv_m3_ib_int_async;    //fv_m3_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_fv_m3_ib_int_async;    //fv_m3_ib_int_async - u_cd_main
wire   [71:0]  pfwdpayld_cpu2main_s0_ib_apb_int_async;    //cpu2main_s0_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_ddr_m0_ib_apb_int;    //ddr_m0_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_ddr_m1_ib_apb_int;    //ddr_m1_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_ddr_m2_ib_apb_int;    //ddr_m2_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_dnpu2main_s2_ib_apb_int_async;    //dnpu2main_s2_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_dnpu2main_s3_ib_apb_int_async;    //dnpu2main_s3_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_dnpu2main_s4_ib_apb_int_async;    //dnpu2main_s4_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_dnpu2main_s5_ib_apb_int_async;    //dnpu2main_s5_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_dnpu2main_s6_ib_apb_int_async;    //dnpu2main_s6_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_fv_m3_ib_apb_int_async;    //fv_m3_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_usb3_s1_ib_apb_int_async;    //usb3_s1_ib_apb_int_async - u_cd_main
wire   [31:0]  prdata_cpu2main_s0_ib_apb;    //cpu2main_s0_ib_apb - u_cd_main
wire   [31:0]  prdata_ddr_m0_ib_apb;    //ddr_m0_ib_apb - u_cd_main
wire   [31:0]  prdata_ddr_m1_ib_apb;    //ddr_m1_ib_apb - u_cd_main
wire   [31:0]  prdata_ddr_m2_ib_apb;    //ddr_m2_ib_apb - u_cd_main
wire   [31:0]  prdata_dnpu2main_s2_ib_apb;    //dnpu2main_s2_ib_apb - u_cd_main
wire   [31:0]  prdata_dnpu2main_s3_ib_apb;    //dnpu2main_s3_ib_apb - u_cd_main
wire   [31:0]  prdata_dnpu2main_s4_ib_apb;    //dnpu2main_s4_ib_apb - u_cd_main
wire   [31:0]  prdata_dnpu2main_s5_ib_apb;    //dnpu2main_s5_ib_apb - u_cd_main
wire   [31:0]  prdata_dnpu2main_s6_ib_apb;    //dnpu2main_s6_ib_apb - u_cd_main
wire   [31:0]  prdata_fv_m3_ib_apb;    //fv_m3_ib_apb - u_cd_main
wire   [31:0]  prdata_usb3_s1_ib_apb;    //usb3_s1_ib_apb - u_cd_main
wire           pready_cpu2main_s0_ib_apb;    //cpu2main_s0_ib_apb - u_cd_main
wire           pready_ddr_m0_ib_apb;    //ddr_m0_ib_apb - u_cd_main
wire           pready_ddr_m1_ib_apb;    //ddr_m1_ib_apb - u_cd_main
wire           pready_ddr_m2_ib_apb;    //ddr_m2_ib_apb - u_cd_main
wire           pready_dnpu2main_s2_ib_apb;    //dnpu2main_s2_ib_apb - u_cd_main
wire           pready_dnpu2main_s3_ib_apb;    //dnpu2main_s3_ib_apb - u_cd_main
wire           pready_dnpu2main_s4_ib_apb;    //dnpu2main_s4_ib_apb - u_cd_main
wire           pready_dnpu2main_s5_ib_apb;    //dnpu2main_s5_ib_apb - u_cd_main
wire           pready_dnpu2main_s6_ib_apb;    //dnpu2main_s6_ib_apb - u_cd_main
wire           pready_fv_m3_ib_apb;    //fv_m3_ib_apb - u_cd_main
wire           pready_usb3_s1_ib_apb;    //usb3_s1_ib_apb - u_cd_main
wire           preq_cpu2main_s0_ib_apb_int_async;    //cpu2main_s0_ib_apb_int_async - u_cd_main
wire           preq_ddr_m0_ib_apb_int;    //ddr_m0_ib_apb_int - u_cd_main
wire           preq_ddr_m1_ib_apb_int;    //ddr_m1_ib_apb_int - u_cd_main
wire           preq_ddr_m2_ib_apb_int;    //ddr_m2_ib_apb_int - u_cd_main
wire           preq_dnpu2main_s2_ib_apb_int_async;    //dnpu2main_s2_ib_apb_int_async - u_cd_main
wire           preq_dnpu2main_s3_ib_apb_int_async;    //dnpu2main_s3_ib_apb_int_async - u_cd_main
wire           preq_dnpu2main_s4_ib_apb_int_async;    //dnpu2main_s4_ib_apb_int_async - u_cd_main
wire           preq_dnpu2main_s5_ib_apb_int_async;    //dnpu2main_s5_ib_apb_int_async - u_cd_main
wire           preq_dnpu2main_s6_ib_apb_int_async;    //dnpu2main_s6_ib_apb_int_async - u_cd_main
wire           preq_fv_m3_ib_apb_int_async;    //fv_m3_ib_apb_int_async - u_cd_main
wire           preq_usb3_s1_ib_apb_int_async;    //usb3_s1_ib_apb_int_async - u_cd_main
wire           pslverr_cpu2main_s0_ib_apb;    //cpu2main_s0_ib_apb - u_cd_main
wire           pslverr_ddr_m0_ib_apb;    //ddr_m0_ib_apb - u_cd_main
wire           pslverr_ddr_m1_ib_apb;    //ddr_m1_ib_apb - u_cd_main
wire           pslverr_ddr_m2_ib_apb;    //ddr_m2_ib_apb - u_cd_main
wire           pslverr_dnpu2main_s2_ib_apb;    //dnpu2main_s2_ib_apb - u_cd_main
wire           pslverr_dnpu2main_s3_ib_apb;    //dnpu2main_s3_ib_apb - u_cd_main
wire           pslverr_dnpu2main_s4_ib_apb;    //dnpu2main_s4_ib_apb - u_cd_main
wire           pslverr_dnpu2main_s5_ib_apb;    //dnpu2main_s5_ib_apb - u_cd_main
wire           pslverr_dnpu2main_s6_ib_apb;    //dnpu2main_s6_ib_apb - u_cd_main
wire           pslverr_fv_m3_ib_apb;    //fv_m3_ib_apb - u_cd_main
wire           pslverr_usb3_s1_ib_apb;    //usb3_s1_ib_apb - u_cd_main
wire   [135:0] r_data_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_main
wire   [136:0] r_data_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_main
wire   [136:0] r_data_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_main
wire   [136:0] r_data_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_main
wire   [136:0] r_data_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_main
wire   [136:0] r_data_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_main
wire   [136:0] r_data_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_main
wire   [4:0]   r_rpntr_bin_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_main
wire   [4:0]   r_rpntr_bin_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_main
wire   [4:0]   r_rpntr_bin_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_main
wire   [5:0]   r_rpntr_gry_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_main
wire   [5:0]   r_rpntr_gry_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_main
wire   [5:0]   r_rpntr_gry_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_main
wire   [3:0]   r_wpntr_gry_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_main
wire   [144:0] w_data_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_main
wire   [144:0] w_data_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_main
wire   [144:0] w_data_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_main
wire   [144:0] w_data_fv_m3_ib_int_async;    //fv_m3_ib_int_async - u_cd_main
wire   [144:0] w_data_main_gpv_ib1_int;    //main_gpv_ib1_int - u_cd_main
wire   [2:0]   w_rpntr_bin_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_cpu2main_s0_ib_int_async;    //cpu2main_s0_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_dnpu2main_s2_ib_int_async;    //dnpu2main_s2_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_dnpu2main_s3_ib_int_async;    //dnpu2main_s3_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_dnpu2main_s4_ib_int_async;    //dnpu2main_s4_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_dnpu2main_s5_ib_int_async;    //dnpu2main_s5_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_dnpu2main_s6_ib_int_async;    //dnpu2main_s6_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_usb3_s1_ib_int_async;    //usb3_s1_ib_int_async - u_cd_main
wire           w_valid_main_gpv_ib1_int;    //main_gpv_ib1_int - u_cd_main
wire   [5:0]   w_wpntr_gry_ddr_m0_ib_int;    //ddr_m0_ib_int - u_cd_main
wire   [5:0]   w_wpntr_gry_ddr_m1_ib_int;    //ddr_m1_ib_int - u_cd_main
wire   [5:0]   w_wpntr_gry_ddr_m2_ib_int;    //ddr_m2_ib_int - u_cd_main
wire   [1:0]   w_wpntr_gry_fv_m3_ib_int_async;    //fv_m3_ib_int_async - u_cd_main
wire           a_ready_main_gpv_ib1_int;    //main_gpv_ib1_int - u_r_cd_main
wire   [142:0] d_data_main_gpv_ib1_int;    //main_gpv_ib1_int - u_r_cd_main
wire           d_valid_main_gpv_ib1_int;    //main_gpv_ib1_int - u_r_cd_main
wire   [31:0]  paddr_cpu2main_s0_ib_apb;    //cpu2main_s0_ib_apb - u_r_cd_main
wire   [31:0]  paddr_ddr_m0_ib_apb;    //ddr_m0_ib_apb - u_r_cd_main
wire   [31:0]  paddr_ddr_m1_ib_apb;    //ddr_m1_ib_apb - u_r_cd_main
wire   [31:0]  paddr_ddr_m2_ib_apb;    //ddr_m2_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dnpu2main_s2_ib_apb;    //dnpu2main_s2_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dnpu2main_s3_ib_apb;    //dnpu2main_s3_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dnpu2main_s4_ib_apb;    //dnpu2main_s4_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dnpu2main_s5_ib_apb;    //dnpu2main_s5_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dnpu2main_s6_ib_apb;    //dnpu2main_s6_ib_apb - u_r_cd_main
wire   [31:0]  paddr_fv_m3_ib_apb;    //fv_m3_ib_apb - u_r_cd_main
wire   [31:0]  paddr_usb3_s1_ib_apb;    //usb3_s1_ib_apb - u_r_cd_main
wire           penable_cpu2main_s0_ib_apb;    //cpu2main_s0_ib_apb - u_r_cd_main
wire           penable_ddr_m0_ib_apb;    //ddr_m0_ib_apb - u_r_cd_main
wire           penable_ddr_m1_ib_apb;    //ddr_m1_ib_apb - u_r_cd_main
wire           penable_ddr_m2_ib_apb;    //ddr_m2_ib_apb - u_r_cd_main
wire           penable_dnpu2main_s2_ib_apb;    //dnpu2main_s2_ib_apb - u_r_cd_main
wire           penable_dnpu2main_s3_ib_apb;    //dnpu2main_s3_ib_apb - u_r_cd_main
wire           penable_dnpu2main_s4_ib_apb;    //dnpu2main_s4_ib_apb - u_r_cd_main
wire           penable_dnpu2main_s5_ib_apb;    //dnpu2main_s5_ib_apb - u_r_cd_main
wire           penable_dnpu2main_s6_ib_apb;    //dnpu2main_s6_ib_apb - u_r_cd_main
wire           penable_fv_m3_ib_apb;    //fv_m3_ib_apb - u_r_cd_main
wire           penable_usb3_s1_ib_apb;    //usb3_s1_ib_apb - u_r_cd_main
wire           pselx_cpu2main_s0_ib_apb;    //cpu2main_s0_ib_apb - u_r_cd_main
wire           pselx_ddr_m0_ib_apb;    //ddr_m0_ib_apb - u_r_cd_main
wire           pselx_ddr_m1_ib_apb;    //ddr_m1_ib_apb - u_r_cd_main
wire           pselx_ddr_m2_ib_apb;    //ddr_m2_ib_apb - u_r_cd_main
wire           pselx_dnpu2main_s2_ib_apb;    //dnpu2main_s2_ib_apb - u_r_cd_main
wire           pselx_dnpu2main_s3_ib_apb;    //dnpu2main_s3_ib_apb - u_r_cd_main
wire           pselx_dnpu2main_s4_ib_apb;    //dnpu2main_s4_ib_apb - u_r_cd_main
wire           pselx_dnpu2main_s5_ib_apb;    //dnpu2main_s5_ib_apb - u_r_cd_main
wire           pselx_dnpu2main_s6_ib_apb;    //dnpu2main_s6_ib_apb - u_r_cd_main
wire           pselx_fv_m3_ib_apb;    //fv_m3_ib_apb - u_r_cd_main
wire           pselx_usb3_s1_ib_apb;    //usb3_s1_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cpu2main_s0_ib_apb;    //cpu2main_s0_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_ddr_m0_ib_apb;    //ddr_m0_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_ddr_m1_ib_apb;    //ddr_m1_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_ddr_m2_ib_apb;    //ddr_m2_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dnpu2main_s2_ib_apb;    //dnpu2main_s2_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dnpu2main_s3_ib_apb;    //dnpu2main_s3_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dnpu2main_s4_ib_apb;    //dnpu2main_s4_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dnpu2main_s5_ib_apb;    //dnpu2main_s5_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dnpu2main_s6_ib_apb;    //dnpu2main_s6_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_fv_m3_ib_apb;    //fv_m3_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_usb3_s1_ib_apb;    //usb3_s1_ib_apb - u_r_cd_main
wire           pwrite_cpu2main_s0_ib_apb;    //cpu2main_s0_ib_apb - u_r_cd_main
wire           pwrite_ddr_m0_ib_apb;    //ddr_m0_ib_apb - u_r_cd_main
wire           pwrite_ddr_m1_ib_apb;    //ddr_m1_ib_apb - u_r_cd_main
wire           pwrite_ddr_m2_ib_apb;    //ddr_m2_ib_apb - u_r_cd_main
wire           pwrite_dnpu2main_s2_ib_apb;    //dnpu2main_s2_ib_apb - u_r_cd_main
wire           pwrite_dnpu2main_s3_ib_apb;    //dnpu2main_s3_ib_apb - u_r_cd_main
wire           pwrite_dnpu2main_s4_ib_apb;    //dnpu2main_s4_ib_apb - u_r_cd_main
wire           pwrite_dnpu2main_s5_ib_apb;    //dnpu2main_s5_ib_apb - u_r_cd_main
wire           pwrite_dnpu2main_s6_ib_apb;    //dnpu2main_s6_ib_apb - u_r_cd_main
wire           pwrite_fv_m3_ib_apb;    //fv_m3_ib_apb - u_r_cd_main
wire           pwrite_usb3_s1_ib_apb;    //usb3_s1_ib_apb - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_ml_s;    //main_ml_s - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_sl_s;    //main_sl_s - u_r_cd_main
wire   [7:0]   rsb_data_main_ml_m;    //main_ml_m - u_r_cd_main
wire   [7:0]   rsb_data_main_sl_m;    //main_sl_m - u_r_cd_main
wire   [2:0]   rsb_rptr_main_ml_s;    //main_ml_s - u_r_cd_main
wire   [2:0]   rsb_rptr_main_sl_s;    //main_sl_s - u_r_cd_main
wire   [2:0]   rsb_wptr_main_ml_m;    //main_ml_m - u_r_cd_main
wire   [2:0]   rsb_wptr_main_sl_m;    //main_sl_m - u_r_cd_main
wire           w_ready_main_gpv_ib1_int;    //main_gpv_ib1_int - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_ml_m;    //main_master_s - u_rsb_conns
wire   [1:0]   rsb_bin_rptr_main_sl_m;    //main_slave_s - u_rsb_conns
wire   [7:0]   rsb_data_main_ml_s;    //main_master_m - u_rsb_conns
wire   [7:0]   rsb_data_main_sl_s;    //main_slave_m - u_rsb_conns
wire   [2:0]   rsb_rptr_main_ml_m;    //main_master_s - u_rsb_conns
wire   [2:0]   rsb_rptr_main_sl_m;    //main_slave_s - u_rsb_conns
wire   [2:0]   rsb_wptr_main_ml_s;    //main_master_m - u_rsb_conns
wire   [2:0]   rsb_wptr_main_sl_s;    //main_slave_m - u_rsb_conns
wire   [33:0]  araddr_cpu2main_s0;
wire   [33:0]  araddr_dnpu2main_s2;
wire   [33:0]  araddr_dnpu2main_s3;
wire   [33:0]  araddr_dnpu2main_s4;
wire   [33:0]  araddr_dnpu2main_s5;
wire   [33:0]  araddr_dnpu2main_s6;
wire   [33:0]  araddr_usb3_s1;
wire   [1:0]   arburst_cpu2main_s0;
wire   [1:0]   arburst_dnpu2main_s2;
wire   [1:0]   arburst_dnpu2main_s3;
wire   [1:0]   arburst_dnpu2main_s4;
wire   [1:0]   arburst_dnpu2main_s5;
wire   [1:0]   arburst_dnpu2main_s6;
wire   [1:0]   arburst_usb3_s1;
wire   [3:0]   arcache_cpu2main_s0;
wire   [3:0]   arcache_dnpu2main_s2;
wire   [3:0]   arcache_dnpu2main_s3;
wire   [3:0]   arcache_dnpu2main_s4;
wire   [3:0]   arcache_dnpu2main_s5;
wire   [3:0]   arcache_dnpu2main_s6;
wire   [3:0]   arcache_usb3_s1;
wire   [4:0]   arid_cpu2main_s0;
wire   [5:0]   arid_dnpu2main_s2;
wire   [5:0]   arid_dnpu2main_s3;
wire   [5:0]   arid_dnpu2main_s4;
wire   [5:0]   arid_dnpu2main_s5;
wire   [5:0]   arid_dnpu2main_s6;
wire   [5:0]   arid_usb3_s1;
wire   [7:0]   arlen_cpu2main_s0;
wire   [7:0]   arlen_dnpu2main_s2;
wire   [7:0]   arlen_dnpu2main_s3;
wire   [7:0]   arlen_dnpu2main_s4;
wire   [7:0]   arlen_dnpu2main_s5;
wire   [7:0]   arlen_dnpu2main_s6;
wire   [7:0]   arlen_usb3_s1;
wire           arlock_cpu2main_s0;
wire           arlock_dnpu2main_s2;
wire           arlock_dnpu2main_s3;
wire           arlock_dnpu2main_s4;
wire           arlock_dnpu2main_s5;
wire           arlock_dnpu2main_s6;
wire           arlock_usb3_s1;
wire   [2:0]   arprot_cpu2main_s0;
wire   [2:0]   arprot_dnpu2main_s2;
wire   [2:0]   arprot_dnpu2main_s3;
wire   [2:0]   arprot_dnpu2main_s4;
wire   [2:0]   arprot_dnpu2main_s5;
wire   [2:0]   arprot_dnpu2main_s6;
wire   [2:0]   arprot_usb3_s1;
wire           arready_ddr_m0;
wire           arready_ddr_m1;
wire           arready_ddr_m2;
wire   [2:0]   arsize_cpu2main_s0;
wire   [2:0]   arsize_dnpu2main_s2;
wire   [2:0]   arsize_dnpu2main_s3;
wire   [2:0]   arsize_dnpu2main_s4;
wire   [2:0]   arsize_dnpu2main_s5;
wire   [2:0]   arsize_dnpu2main_s6;
wire   [2:0]   arsize_usb3_s1;
wire           arvalid_cpu2main_s0;
wire           arvalid_dnpu2main_s2;
wire           arvalid_dnpu2main_s3;
wire           arvalid_dnpu2main_s4;
wire           arvalid_dnpu2main_s5;
wire           arvalid_dnpu2main_s6;
wire           arvalid_usb3_s1;
wire   [33:0]  awaddr_cpu2main_s0;
wire   [33:0]  awaddr_dnpu2main_s2;
wire   [33:0]  awaddr_dnpu2main_s3;
wire   [33:0]  awaddr_dnpu2main_s4;
wire   [33:0]  awaddr_dnpu2main_s5;
wire   [33:0]  awaddr_dnpu2main_s6;
wire   [33:0]  awaddr_usb3_s1;
wire   [1:0]   awburst_cpu2main_s0;
wire   [1:0]   awburst_dnpu2main_s2;
wire   [1:0]   awburst_dnpu2main_s3;
wire   [1:0]   awburst_dnpu2main_s4;
wire   [1:0]   awburst_dnpu2main_s5;
wire   [1:0]   awburst_dnpu2main_s6;
wire   [1:0]   awburst_usb3_s1;
wire   [3:0]   awcache_cpu2main_s0;
wire   [3:0]   awcache_dnpu2main_s2;
wire   [3:0]   awcache_dnpu2main_s3;
wire   [3:0]   awcache_dnpu2main_s4;
wire   [3:0]   awcache_dnpu2main_s5;
wire   [3:0]   awcache_dnpu2main_s6;
wire   [3:0]   awcache_usb3_s1;
wire   [4:0]   awid_cpu2main_s0;
wire   [5:0]   awid_dnpu2main_s2;
wire   [5:0]   awid_dnpu2main_s3;
wire   [5:0]   awid_dnpu2main_s4;
wire   [5:0]   awid_dnpu2main_s5;
wire   [5:0]   awid_dnpu2main_s6;
wire   [5:0]   awid_usb3_s1;
wire   [7:0]   awlen_cpu2main_s0;
wire   [7:0]   awlen_dnpu2main_s2;
wire   [7:0]   awlen_dnpu2main_s3;
wire   [7:0]   awlen_dnpu2main_s4;
wire   [7:0]   awlen_dnpu2main_s5;
wire   [7:0]   awlen_dnpu2main_s6;
wire   [7:0]   awlen_usb3_s1;
wire           awlock_cpu2main_s0;
wire           awlock_dnpu2main_s2;
wire           awlock_dnpu2main_s3;
wire           awlock_dnpu2main_s4;
wire           awlock_dnpu2main_s5;
wire           awlock_dnpu2main_s6;
wire           awlock_usb3_s1;
wire   [2:0]   awprot_cpu2main_s0;
wire   [2:0]   awprot_dnpu2main_s2;
wire   [2:0]   awprot_dnpu2main_s3;
wire   [2:0]   awprot_dnpu2main_s4;
wire   [2:0]   awprot_dnpu2main_s5;
wire   [2:0]   awprot_dnpu2main_s6;
wire   [2:0]   awprot_usb3_s1;
wire           awready_ddr_m0;
wire           awready_ddr_m1;
wire           awready_ddr_m2;
wire   [2:0]   awsize_cpu2main_s0;
wire   [2:0]   awsize_dnpu2main_s2;
wire   [2:0]   awsize_dnpu2main_s3;
wire   [2:0]   awsize_dnpu2main_s4;
wire   [2:0]   awsize_dnpu2main_s5;
wire   [2:0]   awsize_dnpu2main_s6;
wire   [2:0]   awsize_usb3_s1;
wire           awvalid_cpu2main_s0;
wire           awvalid_dnpu2main_s2;
wire           awvalid_dnpu2main_s3;
wire           awvalid_dnpu2main_s4;
wire           awvalid_dnpu2main_s5;
wire           awvalid_dnpu2main_s6;
wire           awvalid_usb3_s1;
wire   [8:0]   bid_ddr_m0;
wire   [8:0]   bid_ddr_m1;
wire   [8:0]   bid_ddr_m2;
wire           bready_cpu2main_s0;
wire           bready_dnpu2main_s2;
wire           bready_dnpu2main_s3;
wire           bready_dnpu2main_s4;
wire           bready_dnpu2main_s5;
wire           bready_dnpu2main_s6;
wire           bready_usb3_s1;
wire   [1:0]   bresp_ddr_m0;
wire   [1:0]   bresp_ddr_m1;
wire   [1:0]   bresp_ddr_m2;
wire           bvalid_ddr_m0;
wire           bvalid_ddr_m1;
wire           bvalid_ddr_m2;
wire   [31:0]  hrdata_fv_m3;
wire           hreadyout_fv_m3;
wire           hresp_fv_m3;
wire           i_pclk_peri_busclk;
wire           i_pclk_peri_busresetn;
wire           i_xclk_cpuclk;
wire           i_xclk_cpuresetn;
wire           i_xclk_dnpuclk;
wire           i_xclk_dnpuresetn;
wire           i_xclk_mainclk;
wire           i_xclk_mainresetn;
wire           i_xclk_usb3clk;
wire           i_xclk_usb3resetn;
wire           mainclk;
wire           mainclk_r;
wire           mainresetn;
wire           mainresetn_r;
wire   [127:0] rdata_ddr_m0;
wire   [127:0] rdata_ddr_m1;
wire   [127:0] rdata_ddr_m2;
wire   [8:0]   rid_ddr_m0;
wire   [8:0]   rid_ddr_m1;
wire   [8:0]   rid_ddr_m2;
wire           rlast_ddr_m0;
wire           rlast_ddr_m1;
wire           rlast_ddr_m2;
wire           rready_cpu2main_s0;
wire           rready_dnpu2main_s2;
wire           rready_dnpu2main_s3;
wire           rready_dnpu2main_s4;
wire           rready_dnpu2main_s5;
wire           rready_dnpu2main_s6;
wire           rready_usb3_s1;
wire   [1:0]   rresp_ddr_m0;
wire   [1:0]   rresp_ddr_m1;
wire   [1:0]   rresp_ddr_m2;
wire           rvalid_ddr_m0;
wire           rvalid_ddr_m1;
wire           rvalid_ddr_m2;
wire   [127:0] wdata_cpu2main_s0;
wire   [127:0] wdata_dnpu2main_s2;
wire   [127:0] wdata_dnpu2main_s3;
wire   [127:0] wdata_dnpu2main_s4;
wire   [127:0] wdata_dnpu2main_s5;
wire   [127:0] wdata_dnpu2main_s6;
wire   [127:0] wdata_usb3_s1;
wire           wlast_cpu2main_s0;
wire           wlast_dnpu2main_s2;
wire           wlast_dnpu2main_s3;
wire           wlast_dnpu2main_s4;
wire           wlast_dnpu2main_s5;
wire           wlast_dnpu2main_s6;
wire           wlast_usb3_s1;
wire           wready_ddr_m0;
wire           wready_ddr_m1;
wire           wready_ddr_m2;
wire   [15:0]  wstrb_cpu2main_s0;
wire   [15:0]  wstrb_dnpu2main_s2;
wire   [15:0]  wstrb_dnpu2main_s3;
wire   [15:0]  wstrb_dnpu2main_s4;
wire   [15:0]  wstrb_dnpu2main_s5;
wire   [15:0]  wstrb_dnpu2main_s6;
wire   [15:0]  wstrb_usb3_s1;
wire           wvalid_cpu2main_s0;
wire           wvalid_dnpu2main_s2;
wire           wvalid_dnpu2main_s3;
wire           wvalid_dnpu2main_s4;
wire           wvalid_dnpu2main_s5;
wire           wvalid_dnpu2main_s6;
wire           wvalid_usb3_s1;



//-----------------------------------------------------------------------------
// Sub-Modules Instantiation
//-----------------------------------------------------------------------------

nic400_cd_i_pclk_peri_bus_main_bus_r0p00     u_cd_i_pclk_peri_bus (
  .i_pclk_peri_busclk   (i_pclk_peri_busclk),    // fv_m3
  .i_pclk_peri_busresetn (i_pclk_peri_busresetn),    // fv_m3
  .haddr_fv_m3          (haddr_fv_m3),    // fv_m3
  .hburst_fv_m3         (hburst_fv_m3),    // fv_m3
  .hprot_fv_m3          (hprot_fv_m3),    // fv_m3
  .hsize_fv_m3          (hsize_fv_m3),    // fv_m3
  .htrans_fv_m3         (htrans_fv_m3),    // fv_m3
  .hwdata_fv_m3         (hwdata_fv_m3),    // fv_m3
  .hwrite_fv_m3         (hwrite_fv_m3),    // fv_m3
  .hrdata_fv_m3         (hrdata_fv_m3),    // fv_m3
  .hreadyout_fv_m3      (hreadyout_fv_m3),    // fv_m3
  .hresp_fv_m3          (hresp_fv_m3),    // fv_m3
  .hselx_fv_m3          (hselx_fv_m3),    // fv_m3
  .hready_fv_m3         (hready_fv_m3),    // fv_m3
  .pack_fv_m3_ib_apb_int_async (pack_fv_m3_ib_apb_int_async),    // fv_m3_ib_apb_int_async
  .preq_fv_m3_ib_apb_int_async (preq_fv_m3_ib_apb_int_async),    // fv_m3_ib_apb_int_async
  .pfwdpayld_fv_m3_ib_apb_int_async (pfwdpayld_fv_m3_ib_apb_int_async),    // fv_m3_ib_apb_int_async
  .prevpayld_fv_m3_ib_apb_int_async (prevpayld_fv_m3_ib_apb_int_async),    // fv_m3_ib_apb_int_async
  .a_data_fv_m3_ib_int_async (a_data_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .a_wpntr_gry_fv_m3_ib_int_async (a_wpntr_gry_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .a_rpntr_bin_fv_m3_ib_int_async (a_rpntr_bin_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .a_rpntr_gry_fv_m3_ib_int_async (a_rpntr_gry_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .w_data_fv_m3_ib_int_async (w_data_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .w_wpntr_gry_fv_m3_ib_int_async (w_wpntr_gry_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .w_rpntr_bin_fv_m3_ib_int_async (w_rpntr_bin_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .w_rpntr_gry_fv_m3_ib_int_async (w_rpntr_gry_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .d_data_fv_m3_ib_int_async (d_data_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .d_wpntr_gry_fv_m3_ib_int_async (d_wpntr_gry_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .d_rpntr_bin_fv_m3_ib_int_async (d_rpntr_bin_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .d_rpntr_gry_fv_m3_ib_int_async (d_rpntr_gry_fv_m3_ib_int_async)    // fv_m3_ib_int_async
);


nic400_cd_i_xclk_cpu_main_bus_r0p00     u_cd_i_xclk_cpu (
  .i_xclk_cpuclk        (i_xclk_cpuclk),    // cpu2main_s0
  .i_xclk_cpuresetn     (i_xclk_cpuresetn),    // cpu2main_s0
  .awid_cpu2main_s0     (awid_cpu2main_s0),    // cpu2main_s0
  .awaddr_cpu2main_s0   (awaddr_cpu2main_s0),    // cpu2main_s0
  .awlen_cpu2main_s0    (awlen_cpu2main_s0),    // cpu2main_s0
  .awsize_cpu2main_s0   (awsize_cpu2main_s0),    // cpu2main_s0
  .awburst_cpu2main_s0  (awburst_cpu2main_s0),    // cpu2main_s0
  .awlock_cpu2main_s0   (awlock_cpu2main_s0),    // cpu2main_s0
  .awcache_cpu2main_s0  (awcache_cpu2main_s0),    // cpu2main_s0
  .awprot_cpu2main_s0   (awprot_cpu2main_s0),    // cpu2main_s0
  .awvalid_cpu2main_s0  (awvalid_cpu2main_s0),    // cpu2main_s0
  .awready_cpu2main_s0  (awready_cpu2main_s0),    // cpu2main_s0
  .wdata_cpu2main_s0    (wdata_cpu2main_s0),    // cpu2main_s0
  .wstrb_cpu2main_s0    (wstrb_cpu2main_s0),    // cpu2main_s0
  .wlast_cpu2main_s0    (wlast_cpu2main_s0),    // cpu2main_s0
  .wvalid_cpu2main_s0   (wvalid_cpu2main_s0),    // cpu2main_s0
  .wready_cpu2main_s0   (wready_cpu2main_s0),    // cpu2main_s0
  .bid_cpu2main_s0      (bid_cpu2main_s0),    // cpu2main_s0
  .bresp_cpu2main_s0    (bresp_cpu2main_s0),    // cpu2main_s0
  .bvalid_cpu2main_s0   (bvalid_cpu2main_s0),    // cpu2main_s0
  .bready_cpu2main_s0   (bready_cpu2main_s0),    // cpu2main_s0
  .arid_cpu2main_s0     (arid_cpu2main_s0),    // cpu2main_s0
  .araddr_cpu2main_s0   (araddr_cpu2main_s0),    // cpu2main_s0
  .arlen_cpu2main_s0    (arlen_cpu2main_s0),    // cpu2main_s0
  .arsize_cpu2main_s0   (arsize_cpu2main_s0),    // cpu2main_s0
  .arburst_cpu2main_s0  (arburst_cpu2main_s0),    // cpu2main_s0
  .arlock_cpu2main_s0   (arlock_cpu2main_s0),    // cpu2main_s0
  .arcache_cpu2main_s0  (arcache_cpu2main_s0),    // cpu2main_s0
  .arprot_cpu2main_s0   (arprot_cpu2main_s0),    // cpu2main_s0
  .arvalid_cpu2main_s0  (arvalid_cpu2main_s0),    // cpu2main_s0
  .arready_cpu2main_s0  (arready_cpu2main_s0),    // cpu2main_s0
  .rid_cpu2main_s0      (rid_cpu2main_s0),    // cpu2main_s0
  .rdata_cpu2main_s0    (rdata_cpu2main_s0),    // cpu2main_s0
  .rresp_cpu2main_s0    (rresp_cpu2main_s0),    // cpu2main_s0
  .rlast_cpu2main_s0    (rlast_cpu2main_s0),    // cpu2main_s0
  .rvalid_cpu2main_s0   (rvalid_cpu2main_s0),    // cpu2main_s0
  .rready_cpu2main_s0   (rready_cpu2main_s0),    // cpu2main_s0
  .pack_cpu2main_s0_ib_apb_int_async (pack_cpu2main_s0_ib_apb_int_async),    // cpu2main_s0_ib_apb_int_async
  .preq_cpu2main_s0_ib_apb_int_async (preq_cpu2main_s0_ib_apb_int_async),    // cpu2main_s0_ib_apb_int_async
  .pfwdpayld_cpu2main_s0_ib_apb_int_async (pfwdpayld_cpu2main_s0_ib_apb_int_async),    // cpu2main_s0_ib_apb_int_async
  .prevpayld_cpu2main_s0_ib_apb_int_async (prevpayld_cpu2main_s0_ib_apb_int_async),    // cpu2main_s0_ib_apb_int_async
  .aw_data_cpu2main_s0_ib_int_async (aw_data_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .aw_wpntr_gry_cpu2main_s0_ib_int_async (aw_wpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .aw_rpntr_bin_cpu2main_s0_ib_int_async (aw_rpntr_bin_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .aw_rpntr_gry_cpu2main_s0_ib_int_async (aw_rpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .ar_data_cpu2main_s0_ib_int_async (ar_data_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .ar_wpntr_gry_cpu2main_s0_ib_int_async (ar_wpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .ar_rpntr_bin_cpu2main_s0_ib_int_async (ar_rpntr_bin_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .ar_rpntr_gry_cpu2main_s0_ib_int_async (ar_rpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .w_data_cpu2main_s0_ib_int_async (w_data_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .w_wpntr_gry_cpu2main_s0_ib_int_async (w_wpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .w_rpntr_bin_cpu2main_s0_ib_int_async (w_rpntr_bin_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .w_rpntr_gry_cpu2main_s0_ib_int_async (w_rpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .r_data_cpu2main_s0_ib_int_async (r_data_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .r_wpntr_gry_cpu2main_s0_ib_int_async (r_wpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .r_rpntr_bin_cpu2main_s0_ib_int_async (r_rpntr_bin_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .r_rpntr_gry_cpu2main_s0_ib_int_async (r_rpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .b_data_cpu2main_s0_ib_int_async (b_data_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .b_wpntr_gry_cpu2main_s0_ib_int_async (b_wpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .b_rpntr_bin_cpu2main_s0_ib_int_async (b_rpntr_bin_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .b_rpntr_gry_cpu2main_s0_ib_int_async (b_rpntr_gry_cpu2main_s0_ib_int_async)    // cpu2main_s0_ib_int_async
);


nic400_cd_i_xclk_dnpu_main_bus_r0p00     u_cd_i_xclk_dnpu (
  .awid_dnpu2main_s2    (awid_dnpu2main_s2),    // dnpu2main_s2
  .awaddr_dnpu2main_s2  (awaddr_dnpu2main_s2),    // dnpu2main_s2
  .awlen_dnpu2main_s2   (awlen_dnpu2main_s2),    // dnpu2main_s2
  .awsize_dnpu2main_s2  (awsize_dnpu2main_s2),    // dnpu2main_s2
  .awburst_dnpu2main_s2 (awburst_dnpu2main_s2),    // dnpu2main_s2
  .awlock_dnpu2main_s2  (awlock_dnpu2main_s2),    // dnpu2main_s2
  .awcache_dnpu2main_s2 (awcache_dnpu2main_s2),    // dnpu2main_s2
  .awprot_dnpu2main_s2  (awprot_dnpu2main_s2),    // dnpu2main_s2
  .awvalid_dnpu2main_s2 (awvalid_dnpu2main_s2),    // dnpu2main_s2
  .awready_dnpu2main_s2 (awready_dnpu2main_s2),    // dnpu2main_s2
  .wdata_dnpu2main_s2   (wdata_dnpu2main_s2),    // dnpu2main_s2
  .wstrb_dnpu2main_s2   (wstrb_dnpu2main_s2),    // dnpu2main_s2
  .wlast_dnpu2main_s2   (wlast_dnpu2main_s2),    // dnpu2main_s2
  .wvalid_dnpu2main_s2  (wvalid_dnpu2main_s2),    // dnpu2main_s2
  .wready_dnpu2main_s2  (wready_dnpu2main_s2),    // dnpu2main_s2
  .bid_dnpu2main_s2     (bid_dnpu2main_s2),    // dnpu2main_s2
  .bresp_dnpu2main_s2   (bresp_dnpu2main_s2),    // dnpu2main_s2
  .bvalid_dnpu2main_s2  (bvalid_dnpu2main_s2),    // dnpu2main_s2
  .bready_dnpu2main_s2  (bready_dnpu2main_s2),    // dnpu2main_s2
  .arid_dnpu2main_s2    (arid_dnpu2main_s2),    // dnpu2main_s2
  .araddr_dnpu2main_s2  (araddr_dnpu2main_s2),    // dnpu2main_s2
  .arlen_dnpu2main_s2   (arlen_dnpu2main_s2),    // dnpu2main_s2
  .arsize_dnpu2main_s2  (arsize_dnpu2main_s2),    // dnpu2main_s2
  .arburst_dnpu2main_s2 (arburst_dnpu2main_s2),    // dnpu2main_s2
  .arlock_dnpu2main_s2  (arlock_dnpu2main_s2),    // dnpu2main_s2
  .arcache_dnpu2main_s2 (arcache_dnpu2main_s2),    // dnpu2main_s2
  .arprot_dnpu2main_s2  (arprot_dnpu2main_s2),    // dnpu2main_s2
  .arvalid_dnpu2main_s2 (arvalid_dnpu2main_s2),    // dnpu2main_s2
  .arready_dnpu2main_s2 (arready_dnpu2main_s2),    // dnpu2main_s2
  .rid_dnpu2main_s2     (rid_dnpu2main_s2),    // dnpu2main_s2
  .rdata_dnpu2main_s2   (rdata_dnpu2main_s2),    // dnpu2main_s2
  .rresp_dnpu2main_s2   (rresp_dnpu2main_s2),    // dnpu2main_s2
  .rlast_dnpu2main_s2   (rlast_dnpu2main_s2),    // dnpu2main_s2
  .rvalid_dnpu2main_s2  (rvalid_dnpu2main_s2),    // dnpu2main_s2
  .rready_dnpu2main_s2  (rready_dnpu2main_s2),    // dnpu2main_s2
  .pack_dnpu2main_s2_ib_apb_int_async (pack_dnpu2main_s2_ib_apb_int_async),    // dnpu2main_s2_ib_apb_int_async
  .preq_dnpu2main_s2_ib_apb_int_async (preq_dnpu2main_s2_ib_apb_int_async),    // dnpu2main_s2_ib_apb_int_async
  .pfwdpayld_dnpu2main_s2_ib_apb_int_async (pfwdpayld_dnpu2main_s2_ib_apb_int_async),    // dnpu2main_s2_ib_apb_int_async
  .prevpayld_dnpu2main_s2_ib_apb_int_async (prevpayld_dnpu2main_s2_ib_apb_int_async),    // dnpu2main_s2_ib_apb_int_async
  .aw_data_dnpu2main_s2_ib_int_async (aw_data_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .aw_wpntr_gry_dnpu2main_s2_ib_int_async (aw_wpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .aw_rpntr_bin_dnpu2main_s2_ib_int_async (aw_rpntr_bin_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .aw_rpntr_gry_dnpu2main_s2_ib_int_async (aw_rpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .ar_data_dnpu2main_s2_ib_int_async (ar_data_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .ar_wpntr_gry_dnpu2main_s2_ib_int_async (ar_wpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .ar_rpntr_bin_dnpu2main_s2_ib_int_async (ar_rpntr_bin_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .ar_rpntr_gry_dnpu2main_s2_ib_int_async (ar_rpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .w_data_dnpu2main_s2_ib_int_async (w_data_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .w_wpntr_gry_dnpu2main_s2_ib_int_async (w_wpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .w_rpntr_bin_dnpu2main_s2_ib_int_async (w_rpntr_bin_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .w_rpntr_gry_dnpu2main_s2_ib_int_async (w_rpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .r_data_dnpu2main_s2_ib_int_async (r_data_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .r_wpntr_gry_dnpu2main_s2_ib_int_async (r_wpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .r_rpntr_bin_dnpu2main_s2_ib_int_async (r_rpntr_bin_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .r_rpntr_gry_dnpu2main_s2_ib_int_async (r_rpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .b_data_dnpu2main_s2_ib_int_async (b_data_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .b_wpntr_gry_dnpu2main_s2_ib_int_async (b_wpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .b_rpntr_bin_dnpu2main_s2_ib_int_async (b_rpntr_bin_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .b_rpntr_gry_dnpu2main_s2_ib_int_async (b_rpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .awid_dnpu2main_s3    (awid_dnpu2main_s3),    // dnpu2main_s3
  .awaddr_dnpu2main_s3  (awaddr_dnpu2main_s3),    // dnpu2main_s3
  .awlen_dnpu2main_s3   (awlen_dnpu2main_s3),    // dnpu2main_s3
  .awsize_dnpu2main_s3  (awsize_dnpu2main_s3),    // dnpu2main_s3
  .awburst_dnpu2main_s3 (awburst_dnpu2main_s3),    // dnpu2main_s3
  .awlock_dnpu2main_s3  (awlock_dnpu2main_s3),    // dnpu2main_s3
  .awcache_dnpu2main_s3 (awcache_dnpu2main_s3),    // dnpu2main_s3
  .awprot_dnpu2main_s3  (awprot_dnpu2main_s3),    // dnpu2main_s3
  .awvalid_dnpu2main_s3 (awvalid_dnpu2main_s3),    // dnpu2main_s3
  .awready_dnpu2main_s3 (awready_dnpu2main_s3),    // dnpu2main_s3
  .wdata_dnpu2main_s3   (wdata_dnpu2main_s3),    // dnpu2main_s3
  .wstrb_dnpu2main_s3   (wstrb_dnpu2main_s3),    // dnpu2main_s3
  .wlast_dnpu2main_s3   (wlast_dnpu2main_s3),    // dnpu2main_s3
  .wvalid_dnpu2main_s3  (wvalid_dnpu2main_s3),    // dnpu2main_s3
  .wready_dnpu2main_s3  (wready_dnpu2main_s3),    // dnpu2main_s3
  .bid_dnpu2main_s3     (bid_dnpu2main_s3),    // dnpu2main_s3
  .bresp_dnpu2main_s3   (bresp_dnpu2main_s3),    // dnpu2main_s3
  .bvalid_dnpu2main_s3  (bvalid_dnpu2main_s3),    // dnpu2main_s3
  .bready_dnpu2main_s3  (bready_dnpu2main_s3),    // dnpu2main_s3
  .arid_dnpu2main_s3    (arid_dnpu2main_s3),    // dnpu2main_s3
  .araddr_dnpu2main_s3  (araddr_dnpu2main_s3),    // dnpu2main_s3
  .arlen_dnpu2main_s3   (arlen_dnpu2main_s3),    // dnpu2main_s3
  .arsize_dnpu2main_s3  (arsize_dnpu2main_s3),    // dnpu2main_s3
  .arburst_dnpu2main_s3 (arburst_dnpu2main_s3),    // dnpu2main_s3
  .arlock_dnpu2main_s3  (arlock_dnpu2main_s3),    // dnpu2main_s3
  .arcache_dnpu2main_s3 (arcache_dnpu2main_s3),    // dnpu2main_s3
  .arprot_dnpu2main_s3  (arprot_dnpu2main_s3),    // dnpu2main_s3
  .arvalid_dnpu2main_s3 (arvalid_dnpu2main_s3),    // dnpu2main_s3
  .arready_dnpu2main_s3 (arready_dnpu2main_s3),    // dnpu2main_s3
  .rid_dnpu2main_s3     (rid_dnpu2main_s3),    // dnpu2main_s3
  .rdata_dnpu2main_s3   (rdata_dnpu2main_s3),    // dnpu2main_s3
  .rresp_dnpu2main_s3   (rresp_dnpu2main_s3),    // dnpu2main_s3
  .rlast_dnpu2main_s3   (rlast_dnpu2main_s3),    // dnpu2main_s3
  .rvalid_dnpu2main_s3  (rvalid_dnpu2main_s3),    // dnpu2main_s3
  .rready_dnpu2main_s3  (rready_dnpu2main_s3),    // dnpu2main_s3
  .pack_dnpu2main_s3_ib_apb_int_async (pack_dnpu2main_s3_ib_apb_int_async),    // dnpu2main_s3_ib_apb_int_async
  .preq_dnpu2main_s3_ib_apb_int_async (preq_dnpu2main_s3_ib_apb_int_async),    // dnpu2main_s3_ib_apb_int_async
  .pfwdpayld_dnpu2main_s3_ib_apb_int_async (pfwdpayld_dnpu2main_s3_ib_apb_int_async),    // dnpu2main_s3_ib_apb_int_async
  .prevpayld_dnpu2main_s3_ib_apb_int_async (prevpayld_dnpu2main_s3_ib_apb_int_async),    // dnpu2main_s3_ib_apb_int_async
  .aw_data_dnpu2main_s3_ib_int_async (aw_data_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .aw_wpntr_gry_dnpu2main_s3_ib_int_async (aw_wpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .aw_rpntr_bin_dnpu2main_s3_ib_int_async (aw_rpntr_bin_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .aw_rpntr_gry_dnpu2main_s3_ib_int_async (aw_rpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .ar_data_dnpu2main_s3_ib_int_async (ar_data_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .ar_wpntr_gry_dnpu2main_s3_ib_int_async (ar_wpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .ar_rpntr_bin_dnpu2main_s3_ib_int_async (ar_rpntr_bin_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .ar_rpntr_gry_dnpu2main_s3_ib_int_async (ar_rpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .w_data_dnpu2main_s3_ib_int_async (w_data_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .w_wpntr_gry_dnpu2main_s3_ib_int_async (w_wpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .w_rpntr_bin_dnpu2main_s3_ib_int_async (w_rpntr_bin_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .w_rpntr_gry_dnpu2main_s3_ib_int_async (w_rpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .r_data_dnpu2main_s3_ib_int_async (r_data_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .r_wpntr_gry_dnpu2main_s3_ib_int_async (r_wpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .r_rpntr_bin_dnpu2main_s3_ib_int_async (r_rpntr_bin_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .r_rpntr_gry_dnpu2main_s3_ib_int_async (r_rpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .b_data_dnpu2main_s3_ib_int_async (b_data_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .b_wpntr_gry_dnpu2main_s3_ib_int_async (b_wpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .b_rpntr_bin_dnpu2main_s3_ib_int_async (b_rpntr_bin_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .b_rpntr_gry_dnpu2main_s3_ib_int_async (b_rpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .awid_dnpu2main_s4    (awid_dnpu2main_s4),    // dnpu2main_s4
  .awaddr_dnpu2main_s4  (awaddr_dnpu2main_s4),    // dnpu2main_s4
  .awlen_dnpu2main_s4   (awlen_dnpu2main_s4),    // dnpu2main_s4
  .awsize_dnpu2main_s4  (awsize_dnpu2main_s4),    // dnpu2main_s4
  .awburst_dnpu2main_s4 (awburst_dnpu2main_s4),    // dnpu2main_s4
  .awlock_dnpu2main_s4  (awlock_dnpu2main_s4),    // dnpu2main_s4
  .awcache_dnpu2main_s4 (awcache_dnpu2main_s4),    // dnpu2main_s4
  .awprot_dnpu2main_s4  (awprot_dnpu2main_s4),    // dnpu2main_s4
  .awvalid_dnpu2main_s4 (awvalid_dnpu2main_s4),    // dnpu2main_s4
  .awready_dnpu2main_s4 (awready_dnpu2main_s4),    // dnpu2main_s4
  .wdata_dnpu2main_s4   (wdata_dnpu2main_s4),    // dnpu2main_s4
  .wstrb_dnpu2main_s4   (wstrb_dnpu2main_s4),    // dnpu2main_s4
  .wlast_dnpu2main_s4   (wlast_dnpu2main_s4),    // dnpu2main_s4
  .wvalid_dnpu2main_s4  (wvalid_dnpu2main_s4),    // dnpu2main_s4
  .wready_dnpu2main_s4  (wready_dnpu2main_s4),    // dnpu2main_s4
  .bid_dnpu2main_s4     (bid_dnpu2main_s4),    // dnpu2main_s4
  .bresp_dnpu2main_s4   (bresp_dnpu2main_s4),    // dnpu2main_s4
  .bvalid_dnpu2main_s4  (bvalid_dnpu2main_s4),    // dnpu2main_s4
  .bready_dnpu2main_s4  (bready_dnpu2main_s4),    // dnpu2main_s4
  .arid_dnpu2main_s4    (arid_dnpu2main_s4),    // dnpu2main_s4
  .araddr_dnpu2main_s4  (araddr_dnpu2main_s4),    // dnpu2main_s4
  .arlen_dnpu2main_s4   (arlen_dnpu2main_s4),    // dnpu2main_s4
  .arsize_dnpu2main_s4  (arsize_dnpu2main_s4),    // dnpu2main_s4
  .arburst_dnpu2main_s4 (arburst_dnpu2main_s4),    // dnpu2main_s4
  .arlock_dnpu2main_s4  (arlock_dnpu2main_s4),    // dnpu2main_s4
  .arcache_dnpu2main_s4 (arcache_dnpu2main_s4),    // dnpu2main_s4
  .arprot_dnpu2main_s4  (arprot_dnpu2main_s4),    // dnpu2main_s4
  .arvalid_dnpu2main_s4 (arvalid_dnpu2main_s4),    // dnpu2main_s4
  .arready_dnpu2main_s4 (arready_dnpu2main_s4),    // dnpu2main_s4
  .rid_dnpu2main_s4     (rid_dnpu2main_s4),    // dnpu2main_s4
  .rdata_dnpu2main_s4   (rdata_dnpu2main_s4),    // dnpu2main_s4
  .rresp_dnpu2main_s4   (rresp_dnpu2main_s4),    // dnpu2main_s4
  .rlast_dnpu2main_s4   (rlast_dnpu2main_s4),    // dnpu2main_s4
  .rvalid_dnpu2main_s4  (rvalid_dnpu2main_s4),    // dnpu2main_s4
  .rready_dnpu2main_s4  (rready_dnpu2main_s4),    // dnpu2main_s4
  .pack_dnpu2main_s4_ib_apb_int_async (pack_dnpu2main_s4_ib_apb_int_async),    // dnpu2main_s4_ib_apb_int_async
  .preq_dnpu2main_s4_ib_apb_int_async (preq_dnpu2main_s4_ib_apb_int_async),    // dnpu2main_s4_ib_apb_int_async
  .pfwdpayld_dnpu2main_s4_ib_apb_int_async (pfwdpayld_dnpu2main_s4_ib_apb_int_async),    // dnpu2main_s4_ib_apb_int_async
  .prevpayld_dnpu2main_s4_ib_apb_int_async (prevpayld_dnpu2main_s4_ib_apb_int_async),    // dnpu2main_s4_ib_apb_int_async
  .aw_data_dnpu2main_s4_ib_int_async (aw_data_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .aw_wpntr_gry_dnpu2main_s4_ib_int_async (aw_wpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .aw_rpntr_bin_dnpu2main_s4_ib_int_async (aw_rpntr_bin_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .aw_rpntr_gry_dnpu2main_s4_ib_int_async (aw_rpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .ar_data_dnpu2main_s4_ib_int_async (ar_data_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .ar_wpntr_gry_dnpu2main_s4_ib_int_async (ar_wpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .ar_rpntr_bin_dnpu2main_s4_ib_int_async (ar_rpntr_bin_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .ar_rpntr_gry_dnpu2main_s4_ib_int_async (ar_rpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .w_data_dnpu2main_s4_ib_int_async (w_data_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .w_wpntr_gry_dnpu2main_s4_ib_int_async (w_wpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .w_rpntr_bin_dnpu2main_s4_ib_int_async (w_rpntr_bin_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .w_rpntr_gry_dnpu2main_s4_ib_int_async (w_rpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .r_data_dnpu2main_s4_ib_int_async (r_data_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .r_wpntr_gry_dnpu2main_s4_ib_int_async (r_wpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .r_rpntr_bin_dnpu2main_s4_ib_int_async (r_rpntr_bin_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .r_rpntr_gry_dnpu2main_s4_ib_int_async (r_rpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .b_data_dnpu2main_s4_ib_int_async (b_data_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .b_wpntr_gry_dnpu2main_s4_ib_int_async (b_wpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .b_rpntr_bin_dnpu2main_s4_ib_int_async (b_rpntr_bin_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .b_rpntr_gry_dnpu2main_s4_ib_int_async (b_rpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .awid_dnpu2main_s5    (awid_dnpu2main_s5),    // dnpu2main_s5
  .awaddr_dnpu2main_s5  (awaddr_dnpu2main_s5),    // dnpu2main_s5
  .awlen_dnpu2main_s5   (awlen_dnpu2main_s5),    // dnpu2main_s5
  .awsize_dnpu2main_s5  (awsize_dnpu2main_s5),    // dnpu2main_s5
  .awburst_dnpu2main_s5 (awburst_dnpu2main_s5),    // dnpu2main_s5
  .awlock_dnpu2main_s5  (awlock_dnpu2main_s5),    // dnpu2main_s5
  .awcache_dnpu2main_s5 (awcache_dnpu2main_s5),    // dnpu2main_s5
  .awprot_dnpu2main_s5  (awprot_dnpu2main_s5),    // dnpu2main_s5
  .awvalid_dnpu2main_s5 (awvalid_dnpu2main_s5),    // dnpu2main_s5
  .awready_dnpu2main_s5 (awready_dnpu2main_s5),    // dnpu2main_s5
  .wdata_dnpu2main_s5   (wdata_dnpu2main_s5),    // dnpu2main_s5
  .wstrb_dnpu2main_s5   (wstrb_dnpu2main_s5),    // dnpu2main_s5
  .wlast_dnpu2main_s5   (wlast_dnpu2main_s5),    // dnpu2main_s5
  .wvalid_dnpu2main_s5  (wvalid_dnpu2main_s5),    // dnpu2main_s5
  .wready_dnpu2main_s5  (wready_dnpu2main_s5),    // dnpu2main_s5
  .bid_dnpu2main_s5     (bid_dnpu2main_s5),    // dnpu2main_s5
  .bresp_dnpu2main_s5   (bresp_dnpu2main_s5),    // dnpu2main_s5
  .bvalid_dnpu2main_s5  (bvalid_dnpu2main_s5),    // dnpu2main_s5
  .bready_dnpu2main_s5  (bready_dnpu2main_s5),    // dnpu2main_s5
  .arid_dnpu2main_s5    (arid_dnpu2main_s5),    // dnpu2main_s5
  .araddr_dnpu2main_s5  (araddr_dnpu2main_s5),    // dnpu2main_s5
  .arlen_dnpu2main_s5   (arlen_dnpu2main_s5),    // dnpu2main_s5
  .arsize_dnpu2main_s5  (arsize_dnpu2main_s5),    // dnpu2main_s5
  .arburst_dnpu2main_s5 (arburst_dnpu2main_s5),    // dnpu2main_s5
  .arlock_dnpu2main_s5  (arlock_dnpu2main_s5),    // dnpu2main_s5
  .arcache_dnpu2main_s5 (arcache_dnpu2main_s5),    // dnpu2main_s5
  .arprot_dnpu2main_s5  (arprot_dnpu2main_s5),    // dnpu2main_s5
  .arvalid_dnpu2main_s5 (arvalid_dnpu2main_s5),    // dnpu2main_s5
  .arready_dnpu2main_s5 (arready_dnpu2main_s5),    // dnpu2main_s5
  .rid_dnpu2main_s5     (rid_dnpu2main_s5),    // dnpu2main_s5
  .rdata_dnpu2main_s5   (rdata_dnpu2main_s5),    // dnpu2main_s5
  .rresp_dnpu2main_s5   (rresp_dnpu2main_s5),    // dnpu2main_s5
  .rlast_dnpu2main_s5   (rlast_dnpu2main_s5),    // dnpu2main_s5
  .rvalid_dnpu2main_s5  (rvalid_dnpu2main_s5),    // dnpu2main_s5
  .rready_dnpu2main_s5  (rready_dnpu2main_s5),    // dnpu2main_s5
  .pack_dnpu2main_s5_ib_apb_int_async (pack_dnpu2main_s5_ib_apb_int_async),    // dnpu2main_s5_ib_apb_int_async
  .preq_dnpu2main_s5_ib_apb_int_async (preq_dnpu2main_s5_ib_apb_int_async),    // dnpu2main_s5_ib_apb_int_async
  .pfwdpayld_dnpu2main_s5_ib_apb_int_async (pfwdpayld_dnpu2main_s5_ib_apb_int_async),    // dnpu2main_s5_ib_apb_int_async
  .prevpayld_dnpu2main_s5_ib_apb_int_async (prevpayld_dnpu2main_s5_ib_apb_int_async),    // dnpu2main_s5_ib_apb_int_async
  .aw_data_dnpu2main_s5_ib_int_async (aw_data_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .aw_wpntr_gry_dnpu2main_s5_ib_int_async (aw_wpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .aw_rpntr_bin_dnpu2main_s5_ib_int_async (aw_rpntr_bin_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .aw_rpntr_gry_dnpu2main_s5_ib_int_async (aw_rpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .ar_data_dnpu2main_s5_ib_int_async (ar_data_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .ar_wpntr_gry_dnpu2main_s5_ib_int_async (ar_wpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .ar_rpntr_bin_dnpu2main_s5_ib_int_async (ar_rpntr_bin_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .ar_rpntr_gry_dnpu2main_s5_ib_int_async (ar_rpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .w_data_dnpu2main_s5_ib_int_async (w_data_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .w_wpntr_gry_dnpu2main_s5_ib_int_async (w_wpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .w_rpntr_bin_dnpu2main_s5_ib_int_async (w_rpntr_bin_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .w_rpntr_gry_dnpu2main_s5_ib_int_async (w_rpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .r_data_dnpu2main_s5_ib_int_async (r_data_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .r_wpntr_gry_dnpu2main_s5_ib_int_async (r_wpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .r_rpntr_bin_dnpu2main_s5_ib_int_async (r_rpntr_bin_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .r_rpntr_gry_dnpu2main_s5_ib_int_async (r_rpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .b_data_dnpu2main_s5_ib_int_async (b_data_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .b_wpntr_gry_dnpu2main_s5_ib_int_async (b_wpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .b_rpntr_bin_dnpu2main_s5_ib_int_async (b_rpntr_bin_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .b_rpntr_gry_dnpu2main_s5_ib_int_async (b_rpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .i_xclk_dnpuclk       (i_xclk_dnpuclk),    // dnpu2main_s6
  .i_xclk_dnpuresetn    (i_xclk_dnpuresetn),    // dnpu2main_s6
  .awid_dnpu2main_s6    (awid_dnpu2main_s6),    // dnpu2main_s6
  .awaddr_dnpu2main_s6  (awaddr_dnpu2main_s6),    // dnpu2main_s6
  .awlen_dnpu2main_s6   (awlen_dnpu2main_s6),    // dnpu2main_s6
  .awsize_dnpu2main_s6  (awsize_dnpu2main_s6),    // dnpu2main_s6
  .awburst_dnpu2main_s6 (awburst_dnpu2main_s6),    // dnpu2main_s6
  .awlock_dnpu2main_s6  (awlock_dnpu2main_s6),    // dnpu2main_s6
  .awcache_dnpu2main_s6 (awcache_dnpu2main_s6),    // dnpu2main_s6
  .awprot_dnpu2main_s6  (awprot_dnpu2main_s6),    // dnpu2main_s6
  .awvalid_dnpu2main_s6 (awvalid_dnpu2main_s6),    // dnpu2main_s6
  .awready_dnpu2main_s6 (awready_dnpu2main_s6),    // dnpu2main_s6
  .wdata_dnpu2main_s6   (wdata_dnpu2main_s6),    // dnpu2main_s6
  .wstrb_dnpu2main_s6   (wstrb_dnpu2main_s6),    // dnpu2main_s6
  .wlast_dnpu2main_s6   (wlast_dnpu2main_s6),    // dnpu2main_s6
  .wvalid_dnpu2main_s6  (wvalid_dnpu2main_s6),    // dnpu2main_s6
  .wready_dnpu2main_s6  (wready_dnpu2main_s6),    // dnpu2main_s6
  .bid_dnpu2main_s6     (bid_dnpu2main_s6),    // dnpu2main_s6
  .bresp_dnpu2main_s6   (bresp_dnpu2main_s6),    // dnpu2main_s6
  .bvalid_dnpu2main_s6  (bvalid_dnpu2main_s6),    // dnpu2main_s6
  .bready_dnpu2main_s6  (bready_dnpu2main_s6),    // dnpu2main_s6
  .arid_dnpu2main_s6    (arid_dnpu2main_s6),    // dnpu2main_s6
  .araddr_dnpu2main_s6  (araddr_dnpu2main_s6),    // dnpu2main_s6
  .arlen_dnpu2main_s6   (arlen_dnpu2main_s6),    // dnpu2main_s6
  .arsize_dnpu2main_s6  (arsize_dnpu2main_s6),    // dnpu2main_s6
  .arburst_dnpu2main_s6 (arburst_dnpu2main_s6),    // dnpu2main_s6
  .arlock_dnpu2main_s6  (arlock_dnpu2main_s6),    // dnpu2main_s6
  .arcache_dnpu2main_s6 (arcache_dnpu2main_s6),    // dnpu2main_s6
  .arprot_dnpu2main_s6  (arprot_dnpu2main_s6),    // dnpu2main_s6
  .arvalid_dnpu2main_s6 (arvalid_dnpu2main_s6),    // dnpu2main_s6
  .arready_dnpu2main_s6 (arready_dnpu2main_s6),    // dnpu2main_s6
  .rid_dnpu2main_s6     (rid_dnpu2main_s6),    // dnpu2main_s6
  .rdata_dnpu2main_s6   (rdata_dnpu2main_s6),    // dnpu2main_s6
  .rresp_dnpu2main_s6   (rresp_dnpu2main_s6),    // dnpu2main_s6
  .rlast_dnpu2main_s6   (rlast_dnpu2main_s6),    // dnpu2main_s6
  .rvalid_dnpu2main_s6  (rvalid_dnpu2main_s6),    // dnpu2main_s6
  .rready_dnpu2main_s6  (rready_dnpu2main_s6),    // dnpu2main_s6
  .pack_dnpu2main_s6_ib_apb_int_async (pack_dnpu2main_s6_ib_apb_int_async),    // dnpu2main_s6_ib_apb_int_async
  .preq_dnpu2main_s6_ib_apb_int_async (preq_dnpu2main_s6_ib_apb_int_async),    // dnpu2main_s6_ib_apb_int_async
  .pfwdpayld_dnpu2main_s6_ib_apb_int_async (pfwdpayld_dnpu2main_s6_ib_apb_int_async),    // dnpu2main_s6_ib_apb_int_async
  .prevpayld_dnpu2main_s6_ib_apb_int_async (prevpayld_dnpu2main_s6_ib_apb_int_async),    // dnpu2main_s6_ib_apb_int_async
  .aw_data_dnpu2main_s6_ib_int_async (aw_data_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .aw_wpntr_gry_dnpu2main_s6_ib_int_async (aw_wpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .aw_rpntr_bin_dnpu2main_s6_ib_int_async (aw_rpntr_bin_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .aw_rpntr_gry_dnpu2main_s6_ib_int_async (aw_rpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .ar_data_dnpu2main_s6_ib_int_async (ar_data_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .ar_wpntr_gry_dnpu2main_s6_ib_int_async (ar_wpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .ar_rpntr_bin_dnpu2main_s6_ib_int_async (ar_rpntr_bin_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .ar_rpntr_gry_dnpu2main_s6_ib_int_async (ar_rpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .w_data_dnpu2main_s6_ib_int_async (w_data_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .w_wpntr_gry_dnpu2main_s6_ib_int_async (w_wpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .w_rpntr_bin_dnpu2main_s6_ib_int_async (w_rpntr_bin_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .w_rpntr_gry_dnpu2main_s6_ib_int_async (w_rpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .r_data_dnpu2main_s6_ib_int_async (r_data_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .r_wpntr_gry_dnpu2main_s6_ib_int_async (r_wpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .r_rpntr_bin_dnpu2main_s6_ib_int_async (r_rpntr_bin_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .r_rpntr_gry_dnpu2main_s6_ib_int_async (r_rpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .b_data_dnpu2main_s6_ib_int_async (b_data_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .b_wpntr_gry_dnpu2main_s6_ib_int_async (b_wpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .b_rpntr_bin_dnpu2main_s6_ib_int_async (b_rpntr_bin_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .b_rpntr_gry_dnpu2main_s6_ib_int_async (b_rpntr_gry_dnpu2main_s6_ib_int_async)    // dnpu2main_s6_ib_int_async
);


nic400_cd_i_xclk_main_main_bus_r0p00     u_cd_i_xclk_main (
  .awid_ddr_m0          (awid_ddr_m0),    // ddr_m0
  .awaddr_ddr_m0        (awaddr_ddr_m0),    // ddr_m0
  .awlen_ddr_m0         (awlen_ddr_m0),    // ddr_m0
  .awsize_ddr_m0        (awsize_ddr_m0),    // ddr_m0
  .awburst_ddr_m0       (awburst_ddr_m0),    // ddr_m0
  .awlock_ddr_m0        (awlock_ddr_m0),    // ddr_m0
  .awcache_ddr_m0       (awcache_ddr_m0),    // ddr_m0
  .awprot_ddr_m0        (awprot_ddr_m0),    // ddr_m0
  .awvalid_ddr_m0       (awvalid_ddr_m0),    // ddr_m0
  .awready_ddr_m0       (awready_ddr_m0),    // ddr_m0
  .wdata_ddr_m0         (wdata_ddr_m0),    // ddr_m0
  .wstrb_ddr_m0         (wstrb_ddr_m0),    // ddr_m0
  .wlast_ddr_m0         (wlast_ddr_m0),    // ddr_m0
  .wvalid_ddr_m0        (wvalid_ddr_m0),    // ddr_m0
  .wready_ddr_m0        (wready_ddr_m0),    // ddr_m0
  .bid_ddr_m0           (bid_ddr_m0),    // ddr_m0
  .bresp_ddr_m0         (bresp_ddr_m0),    // ddr_m0
  .bvalid_ddr_m0        (bvalid_ddr_m0),    // ddr_m0
  .bready_ddr_m0        (bready_ddr_m0),    // ddr_m0
  .arid_ddr_m0          (arid_ddr_m0),    // ddr_m0
  .araddr_ddr_m0        (araddr_ddr_m0),    // ddr_m0
  .arlen_ddr_m0         (arlen_ddr_m0),    // ddr_m0
  .arsize_ddr_m0        (arsize_ddr_m0),    // ddr_m0
  .arburst_ddr_m0       (arburst_ddr_m0),    // ddr_m0
  .arlock_ddr_m0        (arlock_ddr_m0),    // ddr_m0
  .arcache_ddr_m0       (arcache_ddr_m0),    // ddr_m0
  .arprot_ddr_m0        (arprot_ddr_m0),    // ddr_m0
  .arvalid_ddr_m0       (arvalid_ddr_m0),    // ddr_m0
  .arready_ddr_m0       (arready_ddr_m0),    // ddr_m0
  .rid_ddr_m0           (rid_ddr_m0),    // ddr_m0
  .rdata_ddr_m0         (rdata_ddr_m0),    // ddr_m0
  .rresp_ddr_m0         (rresp_ddr_m0),    // ddr_m0
  .rlast_ddr_m0         (rlast_ddr_m0),    // ddr_m0
  .rvalid_ddr_m0        (rvalid_ddr_m0),    // ddr_m0
  .rready_ddr_m0        (rready_ddr_m0),    // ddr_m0
  .pack_ddr_m0_ib_apb_int (pack_ddr_m0_ib_apb_int),    // ddr_m0_ib_apb_int
  .preq_ddr_m0_ib_apb_int (preq_ddr_m0_ib_apb_int),    // ddr_m0_ib_apb_int
  .pfwdpayld_ddr_m0_ib_apb_int (pfwdpayld_ddr_m0_ib_apb_int),    // ddr_m0_ib_apb_int
  .prevpayld_ddr_m0_ib_apb_int (prevpayld_ddr_m0_ib_apb_int),    // ddr_m0_ib_apb_int
  .aw_data_ddr_m0_ib_int (aw_data_ddr_m0_ib_int),    // ddr_m0_ib_int
  .aw_wpntr_gry_ddr_m0_ib_int (aw_wpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .aw_rpntr_bin_ddr_m0_ib_int (aw_rpntr_bin_ddr_m0_ib_int),    // ddr_m0_ib_int
  .aw_rpntr_gry_ddr_m0_ib_int (aw_rpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .ar_data_ddr_m0_ib_int (ar_data_ddr_m0_ib_int),    // ddr_m0_ib_int
  .ar_wpntr_gry_ddr_m0_ib_int (ar_wpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .ar_rpntr_bin_ddr_m0_ib_int (ar_rpntr_bin_ddr_m0_ib_int),    // ddr_m0_ib_int
  .ar_rpntr_gry_ddr_m0_ib_int (ar_rpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .w_data_ddr_m0_ib_int (w_data_ddr_m0_ib_int),    // ddr_m0_ib_int
  .w_wpntr_gry_ddr_m0_ib_int (w_wpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .w_rpntr_bin_ddr_m0_ib_int (w_rpntr_bin_ddr_m0_ib_int),    // ddr_m0_ib_int
  .w_rpntr_gry_ddr_m0_ib_int (w_rpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .r_data_ddr_m0_ib_int (r_data_ddr_m0_ib_int),    // ddr_m0_ib_int
  .r_wpntr_gry_ddr_m0_ib_int (r_wpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .r_rpntr_bin_ddr_m0_ib_int (r_rpntr_bin_ddr_m0_ib_int),    // ddr_m0_ib_int
  .r_rpntr_gry_ddr_m0_ib_int (r_rpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .b_data_ddr_m0_ib_int (b_data_ddr_m0_ib_int),    // ddr_m0_ib_int
  .b_wpntr_gry_ddr_m0_ib_int (b_wpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .b_rpntr_bin_ddr_m0_ib_int (b_rpntr_bin_ddr_m0_ib_int),    // ddr_m0_ib_int
  .b_rpntr_gry_ddr_m0_ib_int (b_rpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .awid_ddr_m1          (awid_ddr_m1),    // ddr_m1
  .awaddr_ddr_m1        (awaddr_ddr_m1),    // ddr_m1
  .awlen_ddr_m1         (awlen_ddr_m1),    // ddr_m1
  .awsize_ddr_m1        (awsize_ddr_m1),    // ddr_m1
  .awburst_ddr_m1       (awburst_ddr_m1),    // ddr_m1
  .awlock_ddr_m1        (awlock_ddr_m1),    // ddr_m1
  .awcache_ddr_m1       (awcache_ddr_m1),    // ddr_m1
  .awprot_ddr_m1        (awprot_ddr_m1),    // ddr_m1
  .awvalid_ddr_m1       (awvalid_ddr_m1),    // ddr_m1
  .awready_ddr_m1       (awready_ddr_m1),    // ddr_m1
  .wdata_ddr_m1         (wdata_ddr_m1),    // ddr_m1
  .wstrb_ddr_m1         (wstrb_ddr_m1),    // ddr_m1
  .wlast_ddr_m1         (wlast_ddr_m1),    // ddr_m1
  .wvalid_ddr_m1        (wvalid_ddr_m1),    // ddr_m1
  .wready_ddr_m1        (wready_ddr_m1),    // ddr_m1
  .bid_ddr_m1           (bid_ddr_m1),    // ddr_m1
  .bresp_ddr_m1         (bresp_ddr_m1),    // ddr_m1
  .bvalid_ddr_m1        (bvalid_ddr_m1),    // ddr_m1
  .bready_ddr_m1        (bready_ddr_m1),    // ddr_m1
  .arid_ddr_m1          (arid_ddr_m1),    // ddr_m1
  .araddr_ddr_m1        (araddr_ddr_m1),    // ddr_m1
  .arlen_ddr_m1         (arlen_ddr_m1),    // ddr_m1
  .arsize_ddr_m1        (arsize_ddr_m1),    // ddr_m1
  .arburst_ddr_m1       (arburst_ddr_m1),    // ddr_m1
  .arlock_ddr_m1        (arlock_ddr_m1),    // ddr_m1
  .arcache_ddr_m1       (arcache_ddr_m1),    // ddr_m1
  .arprot_ddr_m1        (arprot_ddr_m1),    // ddr_m1
  .arvalid_ddr_m1       (arvalid_ddr_m1),    // ddr_m1
  .arready_ddr_m1       (arready_ddr_m1),    // ddr_m1
  .rid_ddr_m1           (rid_ddr_m1),    // ddr_m1
  .rdata_ddr_m1         (rdata_ddr_m1),    // ddr_m1
  .rresp_ddr_m1         (rresp_ddr_m1),    // ddr_m1
  .rlast_ddr_m1         (rlast_ddr_m1),    // ddr_m1
  .rvalid_ddr_m1        (rvalid_ddr_m1),    // ddr_m1
  .rready_ddr_m1        (rready_ddr_m1),    // ddr_m1
  .pack_ddr_m1_ib_apb_int (pack_ddr_m1_ib_apb_int),    // ddr_m1_ib_apb_int
  .preq_ddr_m1_ib_apb_int (preq_ddr_m1_ib_apb_int),    // ddr_m1_ib_apb_int
  .pfwdpayld_ddr_m1_ib_apb_int (pfwdpayld_ddr_m1_ib_apb_int),    // ddr_m1_ib_apb_int
  .prevpayld_ddr_m1_ib_apb_int (prevpayld_ddr_m1_ib_apb_int),    // ddr_m1_ib_apb_int
  .aw_data_ddr_m1_ib_int (aw_data_ddr_m1_ib_int),    // ddr_m1_ib_int
  .aw_wpntr_gry_ddr_m1_ib_int (aw_wpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .aw_rpntr_bin_ddr_m1_ib_int (aw_rpntr_bin_ddr_m1_ib_int),    // ddr_m1_ib_int
  .aw_rpntr_gry_ddr_m1_ib_int (aw_rpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .ar_data_ddr_m1_ib_int (ar_data_ddr_m1_ib_int),    // ddr_m1_ib_int
  .ar_wpntr_gry_ddr_m1_ib_int (ar_wpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .ar_rpntr_bin_ddr_m1_ib_int (ar_rpntr_bin_ddr_m1_ib_int),    // ddr_m1_ib_int
  .ar_rpntr_gry_ddr_m1_ib_int (ar_rpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .w_data_ddr_m1_ib_int (w_data_ddr_m1_ib_int),    // ddr_m1_ib_int
  .w_wpntr_gry_ddr_m1_ib_int (w_wpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .w_rpntr_bin_ddr_m1_ib_int (w_rpntr_bin_ddr_m1_ib_int),    // ddr_m1_ib_int
  .w_rpntr_gry_ddr_m1_ib_int (w_rpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .r_data_ddr_m1_ib_int (r_data_ddr_m1_ib_int),    // ddr_m1_ib_int
  .r_wpntr_gry_ddr_m1_ib_int (r_wpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .r_rpntr_bin_ddr_m1_ib_int (r_rpntr_bin_ddr_m1_ib_int),    // ddr_m1_ib_int
  .r_rpntr_gry_ddr_m1_ib_int (r_rpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .b_data_ddr_m1_ib_int (b_data_ddr_m1_ib_int),    // ddr_m1_ib_int
  .b_wpntr_gry_ddr_m1_ib_int (b_wpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .b_rpntr_bin_ddr_m1_ib_int (b_rpntr_bin_ddr_m1_ib_int),    // ddr_m1_ib_int
  .b_rpntr_gry_ddr_m1_ib_int (b_rpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .i_xclk_mainclk       (i_xclk_mainclk),    // ddr_m2
  .i_xclk_mainresetn    (i_xclk_mainresetn),    // ddr_m2
  .awid_ddr_m2          (awid_ddr_m2),    // ddr_m2
  .awaddr_ddr_m2        (awaddr_ddr_m2),    // ddr_m2
  .awlen_ddr_m2         (awlen_ddr_m2),    // ddr_m2
  .awsize_ddr_m2        (awsize_ddr_m2),    // ddr_m2
  .awburst_ddr_m2       (awburst_ddr_m2),    // ddr_m2
  .awlock_ddr_m2        (awlock_ddr_m2),    // ddr_m2
  .awcache_ddr_m2       (awcache_ddr_m2),    // ddr_m2
  .awprot_ddr_m2        (awprot_ddr_m2),    // ddr_m2
  .awvalid_ddr_m2       (awvalid_ddr_m2),    // ddr_m2
  .awready_ddr_m2       (awready_ddr_m2),    // ddr_m2
  .wdata_ddr_m2         (wdata_ddr_m2),    // ddr_m2
  .wstrb_ddr_m2         (wstrb_ddr_m2),    // ddr_m2
  .wlast_ddr_m2         (wlast_ddr_m2),    // ddr_m2
  .wvalid_ddr_m2        (wvalid_ddr_m2),    // ddr_m2
  .wready_ddr_m2        (wready_ddr_m2),    // ddr_m2
  .bid_ddr_m2           (bid_ddr_m2),    // ddr_m2
  .bresp_ddr_m2         (bresp_ddr_m2),    // ddr_m2
  .bvalid_ddr_m2        (bvalid_ddr_m2),    // ddr_m2
  .bready_ddr_m2        (bready_ddr_m2),    // ddr_m2
  .arid_ddr_m2          (arid_ddr_m2),    // ddr_m2
  .araddr_ddr_m2        (araddr_ddr_m2),    // ddr_m2
  .arlen_ddr_m2         (arlen_ddr_m2),    // ddr_m2
  .arsize_ddr_m2        (arsize_ddr_m2),    // ddr_m2
  .arburst_ddr_m2       (arburst_ddr_m2),    // ddr_m2
  .arlock_ddr_m2        (arlock_ddr_m2),    // ddr_m2
  .arcache_ddr_m2       (arcache_ddr_m2),    // ddr_m2
  .arprot_ddr_m2        (arprot_ddr_m2),    // ddr_m2
  .arvalid_ddr_m2       (arvalid_ddr_m2),    // ddr_m2
  .arready_ddr_m2       (arready_ddr_m2),    // ddr_m2
  .rid_ddr_m2           (rid_ddr_m2),    // ddr_m2
  .rdata_ddr_m2         (rdata_ddr_m2),    // ddr_m2
  .rresp_ddr_m2         (rresp_ddr_m2),    // ddr_m2
  .rlast_ddr_m2         (rlast_ddr_m2),    // ddr_m2
  .rvalid_ddr_m2        (rvalid_ddr_m2),    // ddr_m2
  .rready_ddr_m2        (rready_ddr_m2),    // ddr_m2
  .pack_ddr_m2_ib_apb_int (pack_ddr_m2_ib_apb_int),    // ddr_m2_ib_apb_int
  .preq_ddr_m2_ib_apb_int (preq_ddr_m2_ib_apb_int),    // ddr_m2_ib_apb_int
  .pfwdpayld_ddr_m2_ib_apb_int (pfwdpayld_ddr_m2_ib_apb_int),    // ddr_m2_ib_apb_int
  .prevpayld_ddr_m2_ib_apb_int (prevpayld_ddr_m2_ib_apb_int),    // ddr_m2_ib_apb_int
  .aw_data_ddr_m2_ib_int (aw_data_ddr_m2_ib_int),    // ddr_m2_ib_int
  .aw_wpntr_gry_ddr_m2_ib_int (aw_wpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .aw_rpntr_bin_ddr_m2_ib_int (aw_rpntr_bin_ddr_m2_ib_int),    // ddr_m2_ib_int
  .aw_rpntr_gry_ddr_m2_ib_int (aw_rpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .ar_data_ddr_m2_ib_int (ar_data_ddr_m2_ib_int),    // ddr_m2_ib_int
  .ar_wpntr_gry_ddr_m2_ib_int (ar_wpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .ar_rpntr_bin_ddr_m2_ib_int (ar_rpntr_bin_ddr_m2_ib_int),    // ddr_m2_ib_int
  .ar_rpntr_gry_ddr_m2_ib_int (ar_rpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .w_data_ddr_m2_ib_int (w_data_ddr_m2_ib_int),    // ddr_m2_ib_int
  .w_wpntr_gry_ddr_m2_ib_int (w_wpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .w_rpntr_bin_ddr_m2_ib_int (w_rpntr_bin_ddr_m2_ib_int),    // ddr_m2_ib_int
  .w_rpntr_gry_ddr_m2_ib_int (w_rpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .r_data_ddr_m2_ib_int (r_data_ddr_m2_ib_int),    // ddr_m2_ib_int
  .r_wpntr_gry_ddr_m2_ib_int (r_wpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .r_rpntr_bin_ddr_m2_ib_int (r_rpntr_bin_ddr_m2_ib_int),    // ddr_m2_ib_int
  .r_rpntr_gry_ddr_m2_ib_int (r_rpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .b_data_ddr_m2_ib_int (b_data_ddr_m2_ib_int),    // ddr_m2_ib_int
  .b_wpntr_gry_ddr_m2_ib_int (b_wpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .b_rpntr_bin_ddr_m2_ib_int (b_rpntr_bin_ddr_m2_ib_int),    // ddr_m2_ib_int
  .b_rpntr_gry_ddr_m2_ib_int (b_rpntr_gry_ddr_m2_ib_int)    // ddr_m2_ib_int
);


nic400_cd_i_xclk_usb3_main_bus_r0p00     u_cd_i_xclk_usb3 (
  .i_xclk_usb3clk       (i_xclk_usb3clk),    // usb3_s1
  .i_xclk_usb3resetn    (i_xclk_usb3resetn),    // usb3_s1
  .awid_usb3_s1         (awid_usb3_s1),    // usb3_s1
  .awaddr_usb3_s1       (awaddr_usb3_s1),    // usb3_s1
  .awlen_usb3_s1        (awlen_usb3_s1),    // usb3_s1
  .awsize_usb3_s1       (awsize_usb3_s1),    // usb3_s1
  .awburst_usb3_s1      (awburst_usb3_s1),    // usb3_s1
  .awlock_usb3_s1       (awlock_usb3_s1),    // usb3_s1
  .awcache_usb3_s1      (awcache_usb3_s1),    // usb3_s1
  .awprot_usb3_s1       (awprot_usb3_s1),    // usb3_s1
  .awvalid_usb3_s1      (awvalid_usb3_s1),    // usb3_s1
  .awready_usb3_s1      (awready_usb3_s1),    // usb3_s1
  .wdata_usb3_s1        (wdata_usb3_s1),    // usb3_s1
  .wstrb_usb3_s1        (wstrb_usb3_s1),    // usb3_s1
  .wlast_usb3_s1        (wlast_usb3_s1),    // usb3_s1
  .wvalid_usb3_s1       (wvalid_usb3_s1),    // usb3_s1
  .wready_usb3_s1       (wready_usb3_s1),    // usb3_s1
  .bid_usb3_s1          (bid_usb3_s1),    // usb3_s1
  .bresp_usb3_s1        (bresp_usb3_s1),    // usb3_s1
  .bvalid_usb3_s1       (bvalid_usb3_s1),    // usb3_s1
  .bready_usb3_s1       (bready_usb3_s1),    // usb3_s1
  .arid_usb3_s1         (arid_usb3_s1),    // usb3_s1
  .araddr_usb3_s1       (araddr_usb3_s1),    // usb3_s1
  .arlen_usb3_s1        (arlen_usb3_s1),    // usb3_s1
  .arsize_usb3_s1       (arsize_usb3_s1),    // usb3_s1
  .arburst_usb3_s1      (arburst_usb3_s1),    // usb3_s1
  .arlock_usb3_s1       (arlock_usb3_s1),    // usb3_s1
  .arcache_usb3_s1      (arcache_usb3_s1),    // usb3_s1
  .arprot_usb3_s1       (arprot_usb3_s1),    // usb3_s1
  .arvalid_usb3_s1      (arvalid_usb3_s1),    // usb3_s1
  .arready_usb3_s1      (arready_usb3_s1),    // usb3_s1
  .rid_usb3_s1          (rid_usb3_s1),    // usb3_s1
  .rdata_usb3_s1        (rdata_usb3_s1),    // usb3_s1
  .rresp_usb3_s1        (rresp_usb3_s1),    // usb3_s1
  .rlast_usb3_s1        (rlast_usb3_s1),    // usb3_s1
  .rvalid_usb3_s1       (rvalid_usb3_s1),    // usb3_s1
  .rready_usb3_s1       (rready_usb3_s1),    // usb3_s1
  .pack_usb3_s1_ib_apb_int_async (pack_usb3_s1_ib_apb_int_async),    // usb3_s1_ib_apb_int_async
  .preq_usb3_s1_ib_apb_int_async (preq_usb3_s1_ib_apb_int_async),    // usb3_s1_ib_apb_int_async
  .pfwdpayld_usb3_s1_ib_apb_int_async (pfwdpayld_usb3_s1_ib_apb_int_async),    // usb3_s1_ib_apb_int_async
  .prevpayld_usb3_s1_ib_apb_int_async (prevpayld_usb3_s1_ib_apb_int_async),    // usb3_s1_ib_apb_int_async
  .aw_data_usb3_s1_ib_int_async (aw_data_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .aw_wpntr_gry_usb3_s1_ib_int_async (aw_wpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .aw_rpntr_bin_usb3_s1_ib_int_async (aw_rpntr_bin_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .aw_rpntr_gry_usb3_s1_ib_int_async (aw_rpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .ar_data_usb3_s1_ib_int_async (ar_data_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .ar_wpntr_gry_usb3_s1_ib_int_async (ar_wpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .ar_rpntr_bin_usb3_s1_ib_int_async (ar_rpntr_bin_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .ar_rpntr_gry_usb3_s1_ib_int_async (ar_rpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .w_data_usb3_s1_ib_int_async (w_data_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .w_wpntr_gry_usb3_s1_ib_int_async (w_wpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .w_rpntr_bin_usb3_s1_ib_int_async (w_rpntr_bin_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .w_rpntr_gry_usb3_s1_ib_int_async (w_rpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .r_data_usb3_s1_ib_int_async (r_data_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .r_wpntr_gry_usb3_s1_ib_int_async (r_wpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .r_rpntr_bin_usb3_s1_ib_int_async (r_rpntr_bin_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .r_rpntr_gry_usb3_s1_ib_int_async (r_rpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .b_data_usb3_s1_ib_int_async (b_data_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .b_wpntr_gry_usb3_s1_ib_int_async (b_wpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .b_rpntr_bin_usb3_s1_ib_int_async (b_rpntr_bin_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .b_rpntr_gry_usb3_s1_ib_int_async (b_rpntr_gry_usb3_s1_ib_int_async)    // usb3_s1_ib_int_async
);


nic400_cd_main_main_bus_r0p00     u_cd_main (
  .paddr_cpu2main_s0_ib_apb (paddr_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .pselx_cpu2main_s0_ib_apb (pselx_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .penable_cpu2main_s0_ib_apb (penable_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .pwrite_cpu2main_s0_ib_apb (pwrite_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .prdata_cpu2main_s0_ib_apb (prdata_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .pwdata_cpu2main_s0_ib_apb (pwdata_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .pready_cpu2main_s0_ib_apb (pready_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .pslverr_cpu2main_s0_ib_apb (pslverr_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .pack_cpu2main_s0_ib_apb_int_async (pack_cpu2main_s0_ib_apb_int_async),    // cpu2main_s0_ib_apb_int_async
  .preq_cpu2main_s0_ib_apb_int_async (preq_cpu2main_s0_ib_apb_int_async),    // cpu2main_s0_ib_apb_int_async
  .pfwdpayld_cpu2main_s0_ib_apb_int_async (pfwdpayld_cpu2main_s0_ib_apb_int_async),    // cpu2main_s0_ib_apb_int_async
  .prevpayld_cpu2main_s0_ib_apb_int_async (prevpayld_cpu2main_s0_ib_apb_int_async),    // cpu2main_s0_ib_apb_int_async
  .aw_data_cpu2main_s0_ib_int_async (aw_data_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .aw_wpntr_gry_cpu2main_s0_ib_int_async (aw_wpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .aw_rpntr_bin_cpu2main_s0_ib_int_async (aw_rpntr_bin_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .aw_rpntr_gry_cpu2main_s0_ib_int_async (aw_rpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .ar_data_cpu2main_s0_ib_int_async (ar_data_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .ar_wpntr_gry_cpu2main_s0_ib_int_async (ar_wpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .ar_rpntr_bin_cpu2main_s0_ib_int_async (ar_rpntr_bin_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .ar_rpntr_gry_cpu2main_s0_ib_int_async (ar_rpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .w_data_cpu2main_s0_ib_int_async (w_data_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .w_wpntr_gry_cpu2main_s0_ib_int_async (w_wpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .w_rpntr_bin_cpu2main_s0_ib_int_async (w_rpntr_bin_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .w_rpntr_gry_cpu2main_s0_ib_int_async (w_rpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .r_data_cpu2main_s0_ib_int_async (r_data_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .r_wpntr_gry_cpu2main_s0_ib_int_async (r_wpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .r_rpntr_bin_cpu2main_s0_ib_int_async (r_rpntr_bin_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .r_rpntr_gry_cpu2main_s0_ib_int_async (r_rpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .b_data_cpu2main_s0_ib_int_async (b_data_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .b_wpntr_gry_cpu2main_s0_ib_int_async (b_wpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .b_rpntr_bin_cpu2main_s0_ib_int_async (b_rpntr_bin_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .b_rpntr_gry_cpu2main_s0_ib_int_async (b_rpntr_gry_cpu2main_s0_ib_int_async),    // cpu2main_s0_ib_int_async
  .paddr_ddr_m0_ib_apb  (paddr_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .pselx_ddr_m0_ib_apb  (pselx_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .penable_ddr_m0_ib_apb (penable_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .pwrite_ddr_m0_ib_apb (pwrite_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .prdata_ddr_m0_ib_apb (prdata_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .pwdata_ddr_m0_ib_apb (pwdata_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .pready_ddr_m0_ib_apb (pready_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .pslverr_ddr_m0_ib_apb (pslverr_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .pack_ddr_m0_ib_apb_int (pack_ddr_m0_ib_apb_int),    // ddr_m0_ib_apb_int
  .preq_ddr_m0_ib_apb_int (preq_ddr_m0_ib_apb_int),    // ddr_m0_ib_apb_int
  .pfwdpayld_ddr_m0_ib_apb_int (pfwdpayld_ddr_m0_ib_apb_int),    // ddr_m0_ib_apb_int
  .prevpayld_ddr_m0_ib_apb_int (prevpayld_ddr_m0_ib_apb_int),    // ddr_m0_ib_apb_int
  .aw_data_ddr_m0_ib_int (aw_data_ddr_m0_ib_int),    // ddr_m0_ib_int
  .aw_wpntr_gry_ddr_m0_ib_int (aw_wpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .aw_rpntr_bin_ddr_m0_ib_int (aw_rpntr_bin_ddr_m0_ib_int),    // ddr_m0_ib_int
  .aw_rpntr_gry_ddr_m0_ib_int (aw_rpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .ar_data_ddr_m0_ib_int (ar_data_ddr_m0_ib_int),    // ddr_m0_ib_int
  .ar_wpntr_gry_ddr_m0_ib_int (ar_wpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .ar_rpntr_bin_ddr_m0_ib_int (ar_rpntr_bin_ddr_m0_ib_int),    // ddr_m0_ib_int
  .ar_rpntr_gry_ddr_m0_ib_int (ar_rpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .w_data_ddr_m0_ib_int (w_data_ddr_m0_ib_int),    // ddr_m0_ib_int
  .w_wpntr_gry_ddr_m0_ib_int (w_wpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .w_rpntr_bin_ddr_m0_ib_int (w_rpntr_bin_ddr_m0_ib_int),    // ddr_m0_ib_int
  .w_rpntr_gry_ddr_m0_ib_int (w_rpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .r_data_ddr_m0_ib_int (r_data_ddr_m0_ib_int),    // ddr_m0_ib_int
  .r_wpntr_gry_ddr_m0_ib_int (r_wpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .r_rpntr_bin_ddr_m0_ib_int (r_rpntr_bin_ddr_m0_ib_int),    // ddr_m0_ib_int
  .r_rpntr_gry_ddr_m0_ib_int (r_rpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .b_data_ddr_m0_ib_int (b_data_ddr_m0_ib_int),    // ddr_m0_ib_int
  .b_wpntr_gry_ddr_m0_ib_int (b_wpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .b_rpntr_bin_ddr_m0_ib_int (b_rpntr_bin_ddr_m0_ib_int),    // ddr_m0_ib_int
  .b_rpntr_gry_ddr_m0_ib_int (b_rpntr_gry_ddr_m0_ib_int),    // ddr_m0_ib_int
  .paddr_ddr_m1_ib_apb  (paddr_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .pselx_ddr_m1_ib_apb  (pselx_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .penable_ddr_m1_ib_apb (penable_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .pwrite_ddr_m1_ib_apb (pwrite_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .prdata_ddr_m1_ib_apb (prdata_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .pwdata_ddr_m1_ib_apb (pwdata_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .pready_ddr_m1_ib_apb (pready_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .pslverr_ddr_m1_ib_apb (pslverr_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .pack_ddr_m1_ib_apb_int (pack_ddr_m1_ib_apb_int),    // ddr_m1_ib_apb_int
  .preq_ddr_m1_ib_apb_int (preq_ddr_m1_ib_apb_int),    // ddr_m1_ib_apb_int
  .pfwdpayld_ddr_m1_ib_apb_int (pfwdpayld_ddr_m1_ib_apb_int),    // ddr_m1_ib_apb_int
  .prevpayld_ddr_m1_ib_apb_int (prevpayld_ddr_m1_ib_apb_int),    // ddr_m1_ib_apb_int
  .aw_data_ddr_m1_ib_int (aw_data_ddr_m1_ib_int),    // ddr_m1_ib_int
  .aw_wpntr_gry_ddr_m1_ib_int (aw_wpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .aw_rpntr_bin_ddr_m1_ib_int (aw_rpntr_bin_ddr_m1_ib_int),    // ddr_m1_ib_int
  .aw_rpntr_gry_ddr_m1_ib_int (aw_rpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .ar_data_ddr_m1_ib_int (ar_data_ddr_m1_ib_int),    // ddr_m1_ib_int
  .ar_wpntr_gry_ddr_m1_ib_int (ar_wpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .ar_rpntr_bin_ddr_m1_ib_int (ar_rpntr_bin_ddr_m1_ib_int),    // ddr_m1_ib_int
  .ar_rpntr_gry_ddr_m1_ib_int (ar_rpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .w_data_ddr_m1_ib_int (w_data_ddr_m1_ib_int),    // ddr_m1_ib_int
  .w_wpntr_gry_ddr_m1_ib_int (w_wpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .w_rpntr_bin_ddr_m1_ib_int (w_rpntr_bin_ddr_m1_ib_int),    // ddr_m1_ib_int
  .w_rpntr_gry_ddr_m1_ib_int (w_rpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .r_data_ddr_m1_ib_int (r_data_ddr_m1_ib_int),    // ddr_m1_ib_int
  .r_wpntr_gry_ddr_m1_ib_int (r_wpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .r_rpntr_bin_ddr_m1_ib_int (r_rpntr_bin_ddr_m1_ib_int),    // ddr_m1_ib_int
  .r_rpntr_gry_ddr_m1_ib_int (r_rpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .b_data_ddr_m1_ib_int (b_data_ddr_m1_ib_int),    // ddr_m1_ib_int
  .b_wpntr_gry_ddr_m1_ib_int (b_wpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .b_rpntr_bin_ddr_m1_ib_int (b_rpntr_bin_ddr_m1_ib_int),    // ddr_m1_ib_int
  .b_rpntr_gry_ddr_m1_ib_int (b_rpntr_gry_ddr_m1_ib_int),    // ddr_m1_ib_int
  .paddr_ddr_m2_ib_apb  (paddr_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .pselx_ddr_m2_ib_apb  (pselx_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .penable_ddr_m2_ib_apb (penable_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .pwrite_ddr_m2_ib_apb (pwrite_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .prdata_ddr_m2_ib_apb (prdata_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .pwdata_ddr_m2_ib_apb (pwdata_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .pready_ddr_m2_ib_apb (pready_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .pslverr_ddr_m2_ib_apb (pslverr_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .pack_ddr_m2_ib_apb_int (pack_ddr_m2_ib_apb_int),    // ddr_m2_ib_apb_int
  .preq_ddr_m2_ib_apb_int (preq_ddr_m2_ib_apb_int),    // ddr_m2_ib_apb_int
  .pfwdpayld_ddr_m2_ib_apb_int (pfwdpayld_ddr_m2_ib_apb_int),    // ddr_m2_ib_apb_int
  .prevpayld_ddr_m2_ib_apb_int (prevpayld_ddr_m2_ib_apb_int),    // ddr_m2_ib_apb_int
  .aw_data_ddr_m2_ib_int (aw_data_ddr_m2_ib_int),    // ddr_m2_ib_int
  .aw_wpntr_gry_ddr_m2_ib_int (aw_wpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .aw_rpntr_bin_ddr_m2_ib_int (aw_rpntr_bin_ddr_m2_ib_int),    // ddr_m2_ib_int
  .aw_rpntr_gry_ddr_m2_ib_int (aw_rpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .ar_data_ddr_m2_ib_int (ar_data_ddr_m2_ib_int),    // ddr_m2_ib_int
  .ar_wpntr_gry_ddr_m2_ib_int (ar_wpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .ar_rpntr_bin_ddr_m2_ib_int (ar_rpntr_bin_ddr_m2_ib_int),    // ddr_m2_ib_int
  .ar_rpntr_gry_ddr_m2_ib_int (ar_rpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .w_data_ddr_m2_ib_int (w_data_ddr_m2_ib_int),    // ddr_m2_ib_int
  .w_wpntr_gry_ddr_m2_ib_int (w_wpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .w_rpntr_bin_ddr_m2_ib_int (w_rpntr_bin_ddr_m2_ib_int),    // ddr_m2_ib_int
  .w_rpntr_gry_ddr_m2_ib_int (w_rpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .r_data_ddr_m2_ib_int (r_data_ddr_m2_ib_int),    // ddr_m2_ib_int
  .r_wpntr_gry_ddr_m2_ib_int (r_wpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .r_rpntr_bin_ddr_m2_ib_int (r_rpntr_bin_ddr_m2_ib_int),    // ddr_m2_ib_int
  .r_rpntr_gry_ddr_m2_ib_int (r_rpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .b_data_ddr_m2_ib_int (b_data_ddr_m2_ib_int),    // ddr_m2_ib_int
  .b_wpntr_gry_ddr_m2_ib_int (b_wpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .b_rpntr_bin_ddr_m2_ib_int (b_rpntr_bin_ddr_m2_ib_int),    // ddr_m2_ib_int
  .b_rpntr_gry_ddr_m2_ib_int (b_rpntr_gry_ddr_m2_ib_int),    // ddr_m2_ib_int
  .paddr_dnpu2main_s2_ib_apb (paddr_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .pselx_dnpu2main_s2_ib_apb (pselx_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .penable_dnpu2main_s2_ib_apb (penable_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .pwrite_dnpu2main_s2_ib_apb (pwrite_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .prdata_dnpu2main_s2_ib_apb (prdata_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .pwdata_dnpu2main_s2_ib_apb (pwdata_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .pready_dnpu2main_s2_ib_apb (pready_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .pslverr_dnpu2main_s2_ib_apb (pslverr_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .pack_dnpu2main_s2_ib_apb_int_async (pack_dnpu2main_s2_ib_apb_int_async),    // dnpu2main_s2_ib_apb_int_async
  .preq_dnpu2main_s2_ib_apb_int_async (preq_dnpu2main_s2_ib_apb_int_async),    // dnpu2main_s2_ib_apb_int_async
  .pfwdpayld_dnpu2main_s2_ib_apb_int_async (pfwdpayld_dnpu2main_s2_ib_apb_int_async),    // dnpu2main_s2_ib_apb_int_async
  .prevpayld_dnpu2main_s2_ib_apb_int_async (prevpayld_dnpu2main_s2_ib_apb_int_async),    // dnpu2main_s2_ib_apb_int_async
  .aw_data_dnpu2main_s2_ib_int_async (aw_data_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .aw_wpntr_gry_dnpu2main_s2_ib_int_async (aw_wpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .aw_rpntr_bin_dnpu2main_s2_ib_int_async (aw_rpntr_bin_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .aw_rpntr_gry_dnpu2main_s2_ib_int_async (aw_rpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .ar_data_dnpu2main_s2_ib_int_async (ar_data_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .ar_wpntr_gry_dnpu2main_s2_ib_int_async (ar_wpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .ar_rpntr_bin_dnpu2main_s2_ib_int_async (ar_rpntr_bin_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .ar_rpntr_gry_dnpu2main_s2_ib_int_async (ar_rpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .w_data_dnpu2main_s2_ib_int_async (w_data_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .w_wpntr_gry_dnpu2main_s2_ib_int_async (w_wpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .w_rpntr_bin_dnpu2main_s2_ib_int_async (w_rpntr_bin_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .w_rpntr_gry_dnpu2main_s2_ib_int_async (w_rpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .r_data_dnpu2main_s2_ib_int_async (r_data_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .r_wpntr_gry_dnpu2main_s2_ib_int_async (r_wpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .r_rpntr_bin_dnpu2main_s2_ib_int_async (r_rpntr_bin_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .r_rpntr_gry_dnpu2main_s2_ib_int_async (r_rpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .b_data_dnpu2main_s2_ib_int_async (b_data_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .b_wpntr_gry_dnpu2main_s2_ib_int_async (b_wpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .b_rpntr_bin_dnpu2main_s2_ib_int_async (b_rpntr_bin_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .b_rpntr_gry_dnpu2main_s2_ib_int_async (b_rpntr_gry_dnpu2main_s2_ib_int_async),    // dnpu2main_s2_ib_int_async
  .paddr_dnpu2main_s3_ib_apb (paddr_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .pselx_dnpu2main_s3_ib_apb (pselx_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .penable_dnpu2main_s3_ib_apb (penable_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .pwrite_dnpu2main_s3_ib_apb (pwrite_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .prdata_dnpu2main_s3_ib_apb (prdata_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .pwdata_dnpu2main_s3_ib_apb (pwdata_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .pready_dnpu2main_s3_ib_apb (pready_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .pslverr_dnpu2main_s3_ib_apb (pslverr_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .pack_dnpu2main_s3_ib_apb_int_async (pack_dnpu2main_s3_ib_apb_int_async),    // dnpu2main_s3_ib_apb_int_async
  .preq_dnpu2main_s3_ib_apb_int_async (preq_dnpu2main_s3_ib_apb_int_async),    // dnpu2main_s3_ib_apb_int_async
  .pfwdpayld_dnpu2main_s3_ib_apb_int_async (pfwdpayld_dnpu2main_s3_ib_apb_int_async),    // dnpu2main_s3_ib_apb_int_async
  .prevpayld_dnpu2main_s3_ib_apb_int_async (prevpayld_dnpu2main_s3_ib_apb_int_async),    // dnpu2main_s3_ib_apb_int_async
  .aw_data_dnpu2main_s3_ib_int_async (aw_data_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .aw_wpntr_gry_dnpu2main_s3_ib_int_async (aw_wpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .aw_rpntr_bin_dnpu2main_s3_ib_int_async (aw_rpntr_bin_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .aw_rpntr_gry_dnpu2main_s3_ib_int_async (aw_rpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .ar_data_dnpu2main_s3_ib_int_async (ar_data_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .ar_wpntr_gry_dnpu2main_s3_ib_int_async (ar_wpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .ar_rpntr_bin_dnpu2main_s3_ib_int_async (ar_rpntr_bin_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .ar_rpntr_gry_dnpu2main_s3_ib_int_async (ar_rpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .w_data_dnpu2main_s3_ib_int_async (w_data_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .w_wpntr_gry_dnpu2main_s3_ib_int_async (w_wpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .w_rpntr_bin_dnpu2main_s3_ib_int_async (w_rpntr_bin_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .w_rpntr_gry_dnpu2main_s3_ib_int_async (w_rpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .r_data_dnpu2main_s3_ib_int_async (r_data_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .r_wpntr_gry_dnpu2main_s3_ib_int_async (r_wpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .r_rpntr_bin_dnpu2main_s3_ib_int_async (r_rpntr_bin_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .r_rpntr_gry_dnpu2main_s3_ib_int_async (r_rpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .b_data_dnpu2main_s3_ib_int_async (b_data_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .b_wpntr_gry_dnpu2main_s3_ib_int_async (b_wpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .b_rpntr_bin_dnpu2main_s3_ib_int_async (b_rpntr_bin_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .b_rpntr_gry_dnpu2main_s3_ib_int_async (b_rpntr_gry_dnpu2main_s3_ib_int_async),    // dnpu2main_s3_ib_int_async
  .paddr_dnpu2main_s4_ib_apb (paddr_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .pselx_dnpu2main_s4_ib_apb (pselx_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .penable_dnpu2main_s4_ib_apb (penable_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .pwrite_dnpu2main_s4_ib_apb (pwrite_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .prdata_dnpu2main_s4_ib_apb (prdata_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .pwdata_dnpu2main_s4_ib_apb (pwdata_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .pready_dnpu2main_s4_ib_apb (pready_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .pslverr_dnpu2main_s4_ib_apb (pslverr_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .pack_dnpu2main_s4_ib_apb_int_async (pack_dnpu2main_s4_ib_apb_int_async),    // dnpu2main_s4_ib_apb_int_async
  .preq_dnpu2main_s4_ib_apb_int_async (preq_dnpu2main_s4_ib_apb_int_async),    // dnpu2main_s4_ib_apb_int_async
  .pfwdpayld_dnpu2main_s4_ib_apb_int_async (pfwdpayld_dnpu2main_s4_ib_apb_int_async),    // dnpu2main_s4_ib_apb_int_async
  .prevpayld_dnpu2main_s4_ib_apb_int_async (prevpayld_dnpu2main_s4_ib_apb_int_async),    // dnpu2main_s4_ib_apb_int_async
  .aw_data_dnpu2main_s4_ib_int_async (aw_data_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .aw_wpntr_gry_dnpu2main_s4_ib_int_async (aw_wpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .aw_rpntr_bin_dnpu2main_s4_ib_int_async (aw_rpntr_bin_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .aw_rpntr_gry_dnpu2main_s4_ib_int_async (aw_rpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .ar_data_dnpu2main_s4_ib_int_async (ar_data_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .ar_wpntr_gry_dnpu2main_s4_ib_int_async (ar_wpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .ar_rpntr_bin_dnpu2main_s4_ib_int_async (ar_rpntr_bin_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .ar_rpntr_gry_dnpu2main_s4_ib_int_async (ar_rpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .w_data_dnpu2main_s4_ib_int_async (w_data_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .w_wpntr_gry_dnpu2main_s4_ib_int_async (w_wpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .w_rpntr_bin_dnpu2main_s4_ib_int_async (w_rpntr_bin_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .w_rpntr_gry_dnpu2main_s4_ib_int_async (w_rpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .r_data_dnpu2main_s4_ib_int_async (r_data_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .r_wpntr_gry_dnpu2main_s4_ib_int_async (r_wpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .r_rpntr_bin_dnpu2main_s4_ib_int_async (r_rpntr_bin_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .r_rpntr_gry_dnpu2main_s4_ib_int_async (r_rpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .b_data_dnpu2main_s4_ib_int_async (b_data_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .b_wpntr_gry_dnpu2main_s4_ib_int_async (b_wpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .b_rpntr_bin_dnpu2main_s4_ib_int_async (b_rpntr_bin_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .b_rpntr_gry_dnpu2main_s4_ib_int_async (b_rpntr_gry_dnpu2main_s4_ib_int_async),    // dnpu2main_s4_ib_int_async
  .paddr_dnpu2main_s5_ib_apb (paddr_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .pselx_dnpu2main_s5_ib_apb (pselx_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .penable_dnpu2main_s5_ib_apb (penable_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .pwrite_dnpu2main_s5_ib_apb (pwrite_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .prdata_dnpu2main_s5_ib_apb (prdata_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .pwdata_dnpu2main_s5_ib_apb (pwdata_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .pready_dnpu2main_s5_ib_apb (pready_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .pslverr_dnpu2main_s5_ib_apb (pslverr_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .pack_dnpu2main_s5_ib_apb_int_async (pack_dnpu2main_s5_ib_apb_int_async),    // dnpu2main_s5_ib_apb_int_async
  .preq_dnpu2main_s5_ib_apb_int_async (preq_dnpu2main_s5_ib_apb_int_async),    // dnpu2main_s5_ib_apb_int_async
  .pfwdpayld_dnpu2main_s5_ib_apb_int_async (pfwdpayld_dnpu2main_s5_ib_apb_int_async),    // dnpu2main_s5_ib_apb_int_async
  .prevpayld_dnpu2main_s5_ib_apb_int_async (prevpayld_dnpu2main_s5_ib_apb_int_async),    // dnpu2main_s5_ib_apb_int_async
  .aw_data_dnpu2main_s5_ib_int_async (aw_data_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .aw_wpntr_gry_dnpu2main_s5_ib_int_async (aw_wpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .aw_rpntr_bin_dnpu2main_s5_ib_int_async (aw_rpntr_bin_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .aw_rpntr_gry_dnpu2main_s5_ib_int_async (aw_rpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .ar_data_dnpu2main_s5_ib_int_async (ar_data_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .ar_wpntr_gry_dnpu2main_s5_ib_int_async (ar_wpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .ar_rpntr_bin_dnpu2main_s5_ib_int_async (ar_rpntr_bin_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .ar_rpntr_gry_dnpu2main_s5_ib_int_async (ar_rpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .w_data_dnpu2main_s5_ib_int_async (w_data_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .w_wpntr_gry_dnpu2main_s5_ib_int_async (w_wpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .w_rpntr_bin_dnpu2main_s5_ib_int_async (w_rpntr_bin_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .w_rpntr_gry_dnpu2main_s5_ib_int_async (w_rpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .r_data_dnpu2main_s5_ib_int_async (r_data_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .r_wpntr_gry_dnpu2main_s5_ib_int_async (r_wpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .r_rpntr_bin_dnpu2main_s5_ib_int_async (r_rpntr_bin_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .r_rpntr_gry_dnpu2main_s5_ib_int_async (r_rpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .b_data_dnpu2main_s5_ib_int_async (b_data_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .b_wpntr_gry_dnpu2main_s5_ib_int_async (b_wpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .b_rpntr_bin_dnpu2main_s5_ib_int_async (b_rpntr_bin_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .b_rpntr_gry_dnpu2main_s5_ib_int_async (b_rpntr_gry_dnpu2main_s5_ib_int_async),    // dnpu2main_s5_ib_int_async
  .paddr_dnpu2main_s6_ib_apb (paddr_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .pselx_dnpu2main_s6_ib_apb (pselx_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .penable_dnpu2main_s6_ib_apb (penable_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .pwrite_dnpu2main_s6_ib_apb (pwrite_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .prdata_dnpu2main_s6_ib_apb (prdata_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .pwdata_dnpu2main_s6_ib_apb (pwdata_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .pready_dnpu2main_s6_ib_apb (pready_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .pslverr_dnpu2main_s6_ib_apb (pslverr_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .pack_dnpu2main_s6_ib_apb_int_async (pack_dnpu2main_s6_ib_apb_int_async),    // dnpu2main_s6_ib_apb_int_async
  .preq_dnpu2main_s6_ib_apb_int_async (preq_dnpu2main_s6_ib_apb_int_async),    // dnpu2main_s6_ib_apb_int_async
  .pfwdpayld_dnpu2main_s6_ib_apb_int_async (pfwdpayld_dnpu2main_s6_ib_apb_int_async),    // dnpu2main_s6_ib_apb_int_async
  .prevpayld_dnpu2main_s6_ib_apb_int_async (prevpayld_dnpu2main_s6_ib_apb_int_async),    // dnpu2main_s6_ib_apb_int_async
  .aw_data_dnpu2main_s6_ib_int_async (aw_data_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .aw_wpntr_gry_dnpu2main_s6_ib_int_async (aw_wpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .aw_rpntr_bin_dnpu2main_s6_ib_int_async (aw_rpntr_bin_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .aw_rpntr_gry_dnpu2main_s6_ib_int_async (aw_rpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .ar_data_dnpu2main_s6_ib_int_async (ar_data_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .ar_wpntr_gry_dnpu2main_s6_ib_int_async (ar_wpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .ar_rpntr_bin_dnpu2main_s6_ib_int_async (ar_rpntr_bin_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .ar_rpntr_gry_dnpu2main_s6_ib_int_async (ar_rpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .w_data_dnpu2main_s6_ib_int_async (w_data_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .w_wpntr_gry_dnpu2main_s6_ib_int_async (w_wpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .w_rpntr_bin_dnpu2main_s6_ib_int_async (w_rpntr_bin_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .w_rpntr_gry_dnpu2main_s6_ib_int_async (w_rpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .r_data_dnpu2main_s6_ib_int_async (r_data_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .r_wpntr_gry_dnpu2main_s6_ib_int_async (r_wpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .r_rpntr_bin_dnpu2main_s6_ib_int_async (r_rpntr_bin_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .r_rpntr_gry_dnpu2main_s6_ib_int_async (r_rpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .b_data_dnpu2main_s6_ib_int_async (b_data_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .b_wpntr_gry_dnpu2main_s6_ib_int_async (b_wpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .b_rpntr_bin_dnpu2main_s6_ib_int_async (b_rpntr_bin_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .b_rpntr_gry_dnpu2main_s6_ib_int_async (b_rpntr_gry_dnpu2main_s6_ib_int_async),    // dnpu2main_s6_ib_int_async
  .paddr_fv_m3_ib_apb   (paddr_fv_m3_ib_apb),    // fv_m3_ib_apb
  .pselx_fv_m3_ib_apb   (pselx_fv_m3_ib_apb),    // fv_m3_ib_apb
  .penable_fv_m3_ib_apb (penable_fv_m3_ib_apb),    // fv_m3_ib_apb
  .pwrite_fv_m3_ib_apb  (pwrite_fv_m3_ib_apb),    // fv_m3_ib_apb
  .prdata_fv_m3_ib_apb  (prdata_fv_m3_ib_apb),    // fv_m3_ib_apb
  .pwdata_fv_m3_ib_apb  (pwdata_fv_m3_ib_apb),    // fv_m3_ib_apb
  .pready_fv_m3_ib_apb  (pready_fv_m3_ib_apb),    // fv_m3_ib_apb
  .pslverr_fv_m3_ib_apb (pslverr_fv_m3_ib_apb),    // fv_m3_ib_apb
  .pack_fv_m3_ib_apb_int_async (pack_fv_m3_ib_apb_int_async),    // fv_m3_ib_apb_int_async
  .preq_fv_m3_ib_apb_int_async (preq_fv_m3_ib_apb_int_async),    // fv_m3_ib_apb_int_async
  .pfwdpayld_fv_m3_ib_apb_int_async (pfwdpayld_fv_m3_ib_apb_int_async),    // fv_m3_ib_apb_int_async
  .prevpayld_fv_m3_ib_apb_int_async (prevpayld_fv_m3_ib_apb_int_async),    // fv_m3_ib_apb_int_async
  .a_data_fv_m3_ib_int_async (a_data_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .a_wpntr_gry_fv_m3_ib_int_async (a_wpntr_gry_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .a_rpntr_bin_fv_m3_ib_int_async (a_rpntr_bin_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .a_rpntr_gry_fv_m3_ib_int_async (a_rpntr_gry_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .w_data_fv_m3_ib_int_async (w_data_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .w_wpntr_gry_fv_m3_ib_int_async (w_wpntr_gry_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .w_rpntr_bin_fv_m3_ib_int_async (w_rpntr_bin_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .w_rpntr_gry_fv_m3_ib_int_async (w_rpntr_gry_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .d_data_fv_m3_ib_int_async (d_data_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .d_wpntr_gry_fv_m3_ib_int_async (d_wpntr_gry_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .d_rpntr_bin_fv_m3_ib_int_async (d_rpntr_bin_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .d_rpntr_gry_fv_m3_ib_int_async (d_rpntr_gry_fv_m3_ib_int_async),    // fv_m3_ib_int_async
  .a_data_main_gpv_ib1_int (a_data_main_gpv_ib1_int),    // main_gpv_ib1_int
  .a_valid_main_gpv_ib1_int (a_valid_main_gpv_ib1_int),    // main_gpv_ib1_int
  .a_ready_main_gpv_ib1_int (a_ready_main_gpv_ib1_int),    // main_gpv_ib1_int
  .w_data_main_gpv_ib1_int (w_data_main_gpv_ib1_int),    // main_gpv_ib1_int
  .w_valid_main_gpv_ib1_int (w_valid_main_gpv_ib1_int),    // main_gpv_ib1_int
  .w_ready_main_gpv_ib1_int (w_ready_main_gpv_ib1_int),    // main_gpv_ib1_int
  .d_data_main_gpv_ib1_int (d_data_main_gpv_ib1_int),    // main_gpv_ib1_int
  .d_valid_main_gpv_ib1_int (d_valid_main_gpv_ib1_int),    // main_gpv_ib1_int
  .d_ready_main_gpv_ib1_int (d_ready_main_gpv_ib1_int),    // main_gpv_ib1_int
  .mainclk              (mainclk),    // usb3_s1_ib_apb
  .mainresetn           (mainresetn),    // usb3_s1_ib_apb
  .paddr_usb3_s1_ib_apb (paddr_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .pselx_usb3_s1_ib_apb (pselx_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .penable_usb3_s1_ib_apb (penable_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .pwrite_usb3_s1_ib_apb (pwrite_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .prdata_usb3_s1_ib_apb (prdata_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .pwdata_usb3_s1_ib_apb (pwdata_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .pready_usb3_s1_ib_apb (pready_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .pslverr_usb3_s1_ib_apb (pslverr_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .pack_usb3_s1_ib_apb_int_async (pack_usb3_s1_ib_apb_int_async),    // usb3_s1_ib_apb_int_async
  .preq_usb3_s1_ib_apb_int_async (preq_usb3_s1_ib_apb_int_async),    // usb3_s1_ib_apb_int_async
  .pfwdpayld_usb3_s1_ib_apb_int_async (pfwdpayld_usb3_s1_ib_apb_int_async),    // usb3_s1_ib_apb_int_async
  .prevpayld_usb3_s1_ib_apb_int_async (prevpayld_usb3_s1_ib_apb_int_async),    // usb3_s1_ib_apb_int_async
  .aw_data_usb3_s1_ib_int_async (aw_data_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .aw_wpntr_gry_usb3_s1_ib_int_async (aw_wpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .aw_rpntr_bin_usb3_s1_ib_int_async (aw_rpntr_bin_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .aw_rpntr_gry_usb3_s1_ib_int_async (aw_rpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .ar_data_usb3_s1_ib_int_async (ar_data_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .ar_wpntr_gry_usb3_s1_ib_int_async (ar_wpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .ar_rpntr_bin_usb3_s1_ib_int_async (ar_rpntr_bin_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .ar_rpntr_gry_usb3_s1_ib_int_async (ar_rpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .w_data_usb3_s1_ib_int_async (w_data_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .w_wpntr_gry_usb3_s1_ib_int_async (w_wpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .w_rpntr_bin_usb3_s1_ib_int_async (w_rpntr_bin_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .w_rpntr_gry_usb3_s1_ib_int_async (w_rpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .r_data_usb3_s1_ib_int_async (r_data_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .r_wpntr_gry_usb3_s1_ib_int_async (r_wpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .r_rpntr_bin_usb3_s1_ib_int_async (r_rpntr_bin_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .r_rpntr_gry_usb3_s1_ib_int_async (r_rpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .b_data_usb3_s1_ib_int_async (b_data_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .b_wpntr_gry_usb3_s1_ib_int_async (b_wpntr_gry_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .b_rpntr_bin_usb3_s1_ib_int_async (b_rpntr_bin_usb3_s1_ib_int_async),    // usb3_s1_ib_int_async
  .b_rpntr_gry_usb3_s1_ib_int_async (b_rpntr_gry_usb3_s1_ib_int_async)    // usb3_s1_ib_int_async
);


nic400_cd_main_r_main_bus_r0p00     u_r_cd_main (
  .paddr_cpu2main_s0_ib_apb (paddr_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .pselx_cpu2main_s0_ib_apb (pselx_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .penable_cpu2main_s0_ib_apb (penable_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .pwrite_cpu2main_s0_ib_apb (pwrite_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .prdata_cpu2main_s0_ib_apb (prdata_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .pwdata_cpu2main_s0_ib_apb (pwdata_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .pready_cpu2main_s0_ib_apb (pready_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .pslverr_cpu2main_s0_ib_apb (pslverr_cpu2main_s0_ib_apb),    // cpu2main_s0_ib_apb
  .paddr_ddr_m0_ib_apb  (paddr_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .pselx_ddr_m0_ib_apb  (pselx_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .penable_ddr_m0_ib_apb (penable_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .pwrite_ddr_m0_ib_apb (pwrite_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .prdata_ddr_m0_ib_apb (prdata_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .pwdata_ddr_m0_ib_apb (pwdata_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .pready_ddr_m0_ib_apb (pready_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .pslverr_ddr_m0_ib_apb (pslverr_ddr_m0_ib_apb),    // ddr_m0_ib_apb
  .paddr_ddr_m1_ib_apb  (paddr_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .pselx_ddr_m1_ib_apb  (pselx_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .penable_ddr_m1_ib_apb (penable_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .pwrite_ddr_m1_ib_apb (pwrite_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .prdata_ddr_m1_ib_apb (prdata_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .pwdata_ddr_m1_ib_apb (pwdata_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .pready_ddr_m1_ib_apb (pready_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .pslverr_ddr_m1_ib_apb (pslverr_ddr_m1_ib_apb),    // ddr_m1_ib_apb
  .paddr_ddr_m2_ib_apb  (paddr_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .pselx_ddr_m2_ib_apb  (pselx_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .penable_ddr_m2_ib_apb (penable_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .pwrite_ddr_m2_ib_apb (pwrite_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .prdata_ddr_m2_ib_apb (prdata_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .pwdata_ddr_m2_ib_apb (pwdata_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .pready_ddr_m2_ib_apb (pready_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .pslverr_ddr_m2_ib_apb (pslverr_ddr_m2_ib_apb),    // ddr_m2_ib_apb
  .paddr_dnpu2main_s2_ib_apb (paddr_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .pselx_dnpu2main_s2_ib_apb (pselx_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .penable_dnpu2main_s2_ib_apb (penable_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .pwrite_dnpu2main_s2_ib_apb (pwrite_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .prdata_dnpu2main_s2_ib_apb (prdata_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .pwdata_dnpu2main_s2_ib_apb (pwdata_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .pready_dnpu2main_s2_ib_apb (pready_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .pslverr_dnpu2main_s2_ib_apb (pslverr_dnpu2main_s2_ib_apb),    // dnpu2main_s2_ib_apb
  .paddr_dnpu2main_s3_ib_apb (paddr_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .pselx_dnpu2main_s3_ib_apb (pselx_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .penable_dnpu2main_s3_ib_apb (penable_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .pwrite_dnpu2main_s3_ib_apb (pwrite_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .prdata_dnpu2main_s3_ib_apb (prdata_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .pwdata_dnpu2main_s3_ib_apb (pwdata_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .pready_dnpu2main_s3_ib_apb (pready_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .pslverr_dnpu2main_s3_ib_apb (pslverr_dnpu2main_s3_ib_apb),    // dnpu2main_s3_ib_apb
  .paddr_dnpu2main_s4_ib_apb (paddr_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .pselx_dnpu2main_s4_ib_apb (pselx_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .penable_dnpu2main_s4_ib_apb (penable_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .pwrite_dnpu2main_s4_ib_apb (pwrite_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .prdata_dnpu2main_s4_ib_apb (prdata_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .pwdata_dnpu2main_s4_ib_apb (pwdata_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .pready_dnpu2main_s4_ib_apb (pready_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .pslverr_dnpu2main_s4_ib_apb (pslverr_dnpu2main_s4_ib_apb),    // dnpu2main_s4_ib_apb
  .paddr_dnpu2main_s5_ib_apb (paddr_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .pselx_dnpu2main_s5_ib_apb (pselx_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .penable_dnpu2main_s5_ib_apb (penable_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .pwrite_dnpu2main_s5_ib_apb (pwrite_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .prdata_dnpu2main_s5_ib_apb (prdata_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .pwdata_dnpu2main_s5_ib_apb (pwdata_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .pready_dnpu2main_s5_ib_apb (pready_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .pslverr_dnpu2main_s5_ib_apb (pslverr_dnpu2main_s5_ib_apb),    // dnpu2main_s5_ib_apb
  .paddr_dnpu2main_s6_ib_apb (paddr_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .pselx_dnpu2main_s6_ib_apb (pselx_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .penable_dnpu2main_s6_ib_apb (penable_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .pwrite_dnpu2main_s6_ib_apb (pwrite_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .prdata_dnpu2main_s6_ib_apb (prdata_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .pwdata_dnpu2main_s6_ib_apb (pwdata_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .pready_dnpu2main_s6_ib_apb (pready_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .pslverr_dnpu2main_s6_ib_apb (pslverr_dnpu2main_s6_ib_apb),    // dnpu2main_s6_ib_apb
  .paddr_fv_m3_ib_apb   (paddr_fv_m3_ib_apb),    // fv_m3_ib_apb
  .pselx_fv_m3_ib_apb   (pselx_fv_m3_ib_apb),    // fv_m3_ib_apb
  .penable_fv_m3_ib_apb (penable_fv_m3_ib_apb),    // fv_m3_ib_apb
  .pwrite_fv_m3_ib_apb  (pwrite_fv_m3_ib_apb),    // fv_m3_ib_apb
  .prdata_fv_m3_ib_apb  (prdata_fv_m3_ib_apb),    // fv_m3_ib_apb
  .pwdata_fv_m3_ib_apb  (pwdata_fv_m3_ib_apb),    // fv_m3_ib_apb
  .pready_fv_m3_ib_apb  (pready_fv_m3_ib_apb),    // fv_m3_ib_apb
  .pslverr_fv_m3_ib_apb (pslverr_fv_m3_ib_apb),    // fv_m3_ib_apb
  .a_data_main_gpv_ib1_int (a_data_main_gpv_ib1_int),    // main_gpv_ib1_int
  .a_valid_main_gpv_ib1_int (a_valid_main_gpv_ib1_int),    // main_gpv_ib1_int
  .a_ready_main_gpv_ib1_int (a_ready_main_gpv_ib1_int),    // main_gpv_ib1_int
  .w_data_main_gpv_ib1_int (w_data_main_gpv_ib1_int),    // main_gpv_ib1_int
  .w_valid_main_gpv_ib1_int (w_valid_main_gpv_ib1_int),    // main_gpv_ib1_int
  .w_ready_main_gpv_ib1_int (w_ready_main_gpv_ib1_int),    // main_gpv_ib1_int
  .d_data_main_gpv_ib1_int (d_data_main_gpv_ib1_int),    // main_gpv_ib1_int
  .d_valid_main_gpv_ib1_int (d_valid_main_gpv_ib1_int),    // main_gpv_ib1_int
  .d_ready_main_gpv_ib1_int (d_ready_main_gpv_ib1_int),    // main_gpv_ib1_int
  .rsb_data_main_ml_m   (rsb_data_main_ml_m),    // main_ml_m
  .rsb_wptr_main_ml_m   (rsb_wptr_main_ml_m),    // main_ml_m
  .rsb_rptr_main_ml_m   (rsb_rptr_main_ml_m),    // main_ml_m
  .rsb_bin_rptr_main_ml_m (rsb_bin_rptr_main_ml_m),    // main_ml_m
  .rsb_data_main_ml_s   (rsb_data_main_ml_s),    // main_ml_s
  .rsb_wptr_main_ml_s   (rsb_wptr_main_ml_s),    // main_ml_s
  .rsb_rptr_main_ml_s   (rsb_rptr_main_ml_s),    // main_ml_s
  .rsb_bin_rptr_main_ml_s (rsb_bin_rptr_main_ml_s),    // main_ml_s
  .rsb_data_main_sl_m   (rsb_data_main_sl_m),    // main_sl_m
  .rsb_wptr_main_sl_m   (rsb_wptr_main_sl_m),    // main_sl_m
  .rsb_rptr_main_sl_m   (rsb_rptr_main_sl_m),    // main_sl_m
  .rsb_bin_rptr_main_sl_m (rsb_bin_rptr_main_sl_m),    // main_sl_m
  .rsb_data_main_sl_s   (rsb_data_main_sl_s),    // main_sl_s
  .rsb_wptr_main_sl_s   (rsb_wptr_main_sl_s),    // main_sl_s
  .rsb_rptr_main_sl_s   (rsb_rptr_main_sl_s),    // main_sl_s
  .rsb_bin_rptr_main_sl_s (rsb_bin_rptr_main_sl_s),    // main_sl_s
  .mainclk_r            (mainclk_r),    // usb3_s1_ib_apb
  .mainresetn_r         (mainresetn_r),    // usb3_s1_ib_apb
  .paddr_usb3_s1_ib_apb (paddr_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .pselx_usb3_s1_ib_apb (pselx_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .penable_usb3_s1_ib_apb (penable_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .pwrite_usb3_s1_ib_apb (pwrite_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .prdata_usb3_s1_ib_apb (prdata_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .pwdata_usb3_s1_ib_apb (pwdata_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .pready_usb3_s1_ib_apb (pready_usb3_s1_ib_apb),    // usb3_s1_ib_apb
  .pslverr_usb3_s1_ib_apb (pslverr_usb3_s1_ib_apb)    // usb3_s1_ib_apb
);


nic400_rsb_connections_main_bus_r0p00     u_rsb_conns (
  .rsb_data_main_master_m (rsb_data_main_ml_s),    // main_master_m
  .rsb_wptr_main_master_m (rsb_wptr_main_ml_s),    // main_master_m
  .rsb_rptr_main_master_m (rsb_rptr_main_ml_s),    // main_master_m
  .rsb_b_rptr_main_master_m (rsb_bin_rptr_main_ml_s),    // main_master_m
  .rsb_data_main_master_s (rsb_data_main_ml_m),    // main_master_s
  .rsb_wptr_main_master_s (rsb_wptr_main_ml_m),    // main_master_s
  .rsb_rptr_main_master_s (rsb_rptr_main_ml_m),    // main_master_s
  .rsb_b_rptr_main_master_s (rsb_bin_rptr_main_ml_m),    // main_master_s
  .rsb_data_main_slave_m (rsb_data_main_sl_s),    // main_slave_m
  .rsb_wptr_main_slave_m (rsb_wptr_main_sl_s),    // main_slave_m
  .rsb_rptr_main_slave_m (rsb_rptr_main_sl_s),    // main_slave_m
  .rsb_b_rptr_main_slave_m (rsb_bin_rptr_main_sl_s),    // main_slave_m
  .rsb_data_main_slave_s (rsb_data_main_sl_m),    // main_slave_s
  .rsb_wptr_main_slave_s (rsb_wptr_main_sl_m),    // main_slave_s
  .rsb_rptr_main_slave_s (rsb_rptr_main_sl_m),    // main_slave_s
  .rsb_b_rptr_main_slave_s (rsb_bin_rptr_main_sl_m)    // main_slave_s
);



endmodule
