$date
	Sun Oct  3 15:10:42 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 4 ! i_A [3:0] $end
$var wire 4 " i_B [3:0] $end
$var wire 5 # o_X [4:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
b0 !
$end
#3
b1100 !
b11001 #
b1101 "
#6
b10 !
b101 #
b11 "
#9
b1110 !
b11101 #
b1111 "
#13
