#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 20 18:44:07 2019
# Process ID: 18568
# Current directory: D:/CPU/CPU_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11096 D:\CPU\CPU_project\CPU.xpr
# Log file: D:/CPU/CPU_project/vivado.log
# Journal file: D:/CPU/CPU_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU/CPU_project/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 743.785 ; gain = 72.395
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: riscv_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 905.398 ; gain = 87.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [D:/CPU/CPU_code/riscv_top.v:4]
	Parameter SIM bound to: 0 - type: integer 
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BAUD_RATE bound to: 115200 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/CPU/CPU_code/common/ram.v:3]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_sync' [D:/CPU/CPU_code/block_ram.v:62]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_sync' (1#1) [D:/CPU/CPU_code/block_ram.v:62]
INFO: [Synth 8-6155] done synthesizing module 'ram' (2#1) [D:/CPU/CPU_code/common/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/CPU/CPU_code/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/CPU/CPU_code/pc_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (3#1) [D:/CPU/CPU_code/pc_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'if_' [D:/CPU/CPU_code/if.v:1]
INFO: [Synth 8-6155] done synthesizing module 'if_' (4#1) [D:/CPU/CPU_code/if.v:1]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/CPU/CPU_code/if_id.v:1]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (5#1) [D:/CPU/CPU_code/if_id.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/CPU/CPU_code/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/CPU/CPU_code/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/CPU/CPU_code/id.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id' (7#1) [D:/CPU/CPU_code/id.v:1]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/CPU/CPU_code/id_ex.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (8#1) [D:/CPU/CPU_code/id_ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/CPU/CPU_code/ex.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/ex.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ex' (9#1) [D:/CPU/CPU_code/ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/CPU/CPU_code/ex_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (10#1) [D:/CPU/CPU_code/ex_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/CPU/CPU_code/mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem' (11#1) [D:/CPU/CPU_code/mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/CPU/CPU_code/mem_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (12#1) [D:/CPU/CPU_code/mem_wb.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_ctrl' [D:/CPU/CPU_code/mem_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_ctrl' (13#1) [D:/CPU/CPU_code/mem_ctrl.v:1]
WARNING: [Synth 8-3848] Net dbgreg_dout in module/entity cpu does not have driver. [D:/CPU/CPU_code/cpu.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (14#1) [D:/CPU/CPU_code/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'hci' [D:/CPU/CPU_code/common/hci.v:30]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OP_ECHO bound to: 8'b00000000 
	Parameter OP_CPU_REG_RD bound to: 8'b00000001 
	Parameter OP_CPU_REG_WR bound to: 8'b00000010 
	Parameter OP_DBG_BRK bound to: 8'b00000011 
	Parameter OP_DBG_RUN bound to: 8'b00000100 
	Parameter OP_IO_IN bound to: 8'b00000101 
	Parameter OP_QUERY_DBG_BRK bound to: 8'b00000111 
	Parameter OP_QUERY_ERR_CODE bound to: 8'b00001000 
	Parameter OP_MEM_RD bound to: 8'b00001001 
	Parameter OP_MEM_WR bound to: 8'b00001010 
	Parameter OP_DISABLE bound to: 8'b00001011 
	Parameter DBG_UART_PARITY_ERR bound to: 0 - type: integer 
	Parameter DBG_UNKNOWN_OPCODE bound to: 1 - type: integer 
	Parameter S_DISABLED bound to: 5'b00000 
	Parameter S_DECODE bound to: 5'b00001 
	Parameter S_ECHO_STG_0 bound to: 5'b00010 
	Parameter S_ECHO_STG_1 bound to: 5'b00011 
	Parameter S_IO_IN_STG_0 bound to: 5'b00100 
	Parameter S_IO_IN_STG_1 bound to: 5'b00101 
	Parameter S_CPU_REG_RD_STG0 bound to: 5'b00110 
	Parameter S_CPU_REG_RD_STG1 bound to: 5'b00111 
	Parameter S_QUERY_ERR_CODE bound to: 5'b01000 
	Parameter S_MEM_RD_STG_0 bound to: 5'b01001 
	Parameter S_MEM_RD_STG_1 bound to: 5'b01010 
	Parameter S_MEM_WR_STG_0 bound to: 5'b01011 
	Parameter S_MEM_WR_STG_1 bound to: 5'b01100 
	Parameter S_DISABLE bound to: 5'b10000 
	Parameter IO_IN_BUF_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/CPU/CPU_code/common/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (15#1) [D:/CPU/CPU_code/common/fifo.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/CPU/CPU_code/common/uart.v:28]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_clk' [D:/CPU/CPU_code/common/uart_baud_clk.v:29]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter CLKS_PER_OVERSAMPLE_TICK bound to: 16'b0000000000110110 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_clk' (16#1) [D:/CPU/CPU_code/common/uart_baud_clk.v:29]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/CPU/CPU_code/common/uart_rx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/uart_rx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (17#1) [D:/CPU/CPU_code/common/uart_rx.v:28]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/CPU/CPU_code/common/uart_tx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/uart_tx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (18#1) [D:/CPU/CPU_code/common/uart_tx.v:28]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [D:/CPU/CPU_code/common/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (18#1) [D:/CPU/CPU_code/common/fifo.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uart' (19#1) [D:/CPU/CPU_code/common/uart.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:270]
INFO: [Synth 8-6155] done synthesizing module 'hci' (20#1) [D:/CPU/CPU_code/common/hci.v:30]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (21#1) [D:/CPU/CPU_code/riscv_top.v:4]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_request[1]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_request[0]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[18]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[9]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[8]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[7]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[6]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[5]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[4]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[3]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[2]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[0]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[31]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[30]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[29]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[28]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[27]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[26]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[25]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[24]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[23]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[22]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[21]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[20]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[19]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[18]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[17]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[16]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[15]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[14]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[13]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[12]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[11]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[10]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[9]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[8]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[7]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[6]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[5]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[4]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[3]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[2]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[1]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[0]
WARNING: [Synth 8-3331] design ex has unconnected port wd_i[4]
WARNING: [Synth 8-3331] design ex has unconnected port wd_i[3]
WARNING: [Synth 8-3331] design ex has unconnected port wd_i[2]
WARNING: [Synth 8-3331] design ex has unconnected port wd_i[1]
WARNING: [Synth 8-3331] design ex has unconnected port wd_i[0]
WARNING: [Synth 8-3331] design ex has unconnected port wreg_i
WARNING: [Synth 8-3331] design id has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[15]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[14]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[13]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[12]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[11]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[10]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[9]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[8]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.711 ; gain = 195.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.711 ; gain = 195.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.711 ; gain = 195.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1305.352 ; gain = 487.090
56 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1305.352 ; gain = 487.090
write_schematic -format pdf -orientation portrait C:/Users/runzhe/Desktop/schematic.pdf
C:/Users/runzhe/Desktop/schematic.pdf
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_my' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_my_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench_my.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_my
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_my_behav xil_defaultlib.testbench_my xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 4. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/pc_reg.v" Line 1. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench_my
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_my_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_my_behav -key {Behavioral:sim_1:Functional:testbench_my} -tclbatch {testbench_my.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_my_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1315.191 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_my' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_my_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench_my.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_my
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_my_behav xil_defaultlib.testbench_my xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 4. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/pc_reg.v" Line 1. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench_my
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_my_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_my_behav -key {Behavioral:sim_1:Functional:testbench_my} -tclbatch {testbench_my.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
thats good
 19
thats good
thats good
thats good
thats good
thats good
thats good
thats good
 19
thats good
thats good
thats good
thats good
thats good
thats good
thats good
 19
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
thats good
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_my_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_my' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_my_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench_my.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_my
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_my_behav xil_defaultlib.testbench_my xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 4. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/pc_reg.v" Line 1. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench_my
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_my_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_my_behav -key {Behavioral:sim_1:Functional:testbench_my} -tclbatch {testbench_my.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
===
 19
 4
===
 19
 4
===
 19
 4
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_my_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.191 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_my' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_my_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench_my.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_my
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_my_behav xil_defaultlib.testbench_my xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 4. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/pc_reg.v" Line 1. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench_my
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_my_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_my_behav -key {Behavioral:sim_1:Functional:testbench_my} -tclbatch {testbench_my.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
===
 19
 4
===
 19
 4
===
 19
 4
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_my_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1315.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_my' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_my_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench_my.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_my
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_my_behav xil_defaultlib.testbench_my xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 4. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/pc_reg.v" Line 1. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench_my
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_my_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_my_behav -key {Behavioral:sim_1:Functional:testbench_my} -tclbatch {testbench_my.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
---  0 0
=== 01000010011
---  2 1
=== 01000010011
=== 01000010011
---  0 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_my_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_my' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_my_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench_my.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_my
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_my_behav xil_defaultlib.testbench_my xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 4. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/pc_reg.v" Line 1. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench_my
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_my_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_my_behav -key {Behavioral:sim_1:Functional:testbench_my} -tclbatch {testbench_my.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000
---  2 1
=== 01000010011
wdata_o = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
=== 01000010011
wdata_o = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
=== 01000010011
wdata_o = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_my_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_my' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_my_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench_my.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_my
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_my_behav xil_defaultlib.testbench_my xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 4. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/pc_reg.v" Line 1. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench_my
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_my_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_my_behav -key {Behavioral:sim_1:Functional:testbench_my} -tclbatch {testbench_my.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 11111111111111111111101101110111
---  2 1
=== 01000010011
wdata_o = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 11111111111111111111101101110111
=== 01000010011
wdata_o = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000001101110111
=== 01000010011
wdata_o = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_my_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1315.191 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 11111111111111111111101101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 11111111111111111111101101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 11111111111111111111101101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 11111111111111111111101101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: riscv_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1315.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [D:/CPU/CPU_code/riscv_top.v:4]
	Parameter SIM bound to: 0 - type: integer 
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BAUD_RATE bound to: 115200 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/CPU/CPU_code/common/ram.v:3]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_sync' [D:/CPU/CPU_code/block_ram.v:62]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_sync' (1#1) [D:/CPU/CPU_code/block_ram.v:62]
INFO: [Synth 8-6155] done synthesizing module 'ram' (2#1) [D:/CPU/CPU_code/common/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/CPU/CPU_code/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/CPU/CPU_code/pc_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (3#1) [D:/CPU/CPU_code/pc_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'if_' [D:/CPU/CPU_code/if.v:1]
INFO: [Synth 8-6155] done synthesizing module 'if_' (4#1) [D:/CPU/CPU_code/if.v:1]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/CPU/CPU_code/if_id.v:1]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (5#1) [D:/CPU/CPU_code/if_id.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/CPU/CPU_code/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/CPU/CPU_code/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/CPU/CPU_code/id.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id' (7#1) [D:/CPU/CPU_code/id.v:1]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/CPU/CPU_code/id_ex.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (8#1) [D:/CPU/CPU_code/id_ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/CPU/CPU_code/ex.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/ex.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ex' (9#1) [D:/CPU/CPU_code/ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/CPU/CPU_code/ex_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (10#1) [D:/CPU/CPU_code/ex_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/CPU/CPU_code/mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem' (11#1) [D:/CPU/CPU_code/mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/CPU/CPU_code/mem_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (12#1) [D:/CPU/CPU_code/mem_wb.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_ctrl' [D:/CPU/CPU_code/mem_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_ctrl' (13#1) [D:/CPU/CPU_code/mem_ctrl.v:1]
WARNING: [Synth 8-3848] Net dbgreg_dout in module/entity cpu does not have driver. [D:/CPU/CPU_code/cpu.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (14#1) [D:/CPU/CPU_code/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'hci' [D:/CPU/CPU_code/common/hci.v:30]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OP_ECHO bound to: 8'b00000000 
	Parameter OP_CPU_REG_RD bound to: 8'b00000001 
	Parameter OP_CPU_REG_WR bound to: 8'b00000010 
	Parameter OP_DBG_BRK bound to: 8'b00000011 
	Parameter OP_DBG_RUN bound to: 8'b00000100 
	Parameter OP_IO_IN bound to: 8'b00000101 
	Parameter OP_QUERY_DBG_BRK bound to: 8'b00000111 
	Parameter OP_QUERY_ERR_CODE bound to: 8'b00001000 
	Parameter OP_MEM_RD bound to: 8'b00001001 
	Parameter OP_MEM_WR bound to: 8'b00001010 
	Parameter OP_DISABLE bound to: 8'b00001011 
	Parameter DBG_UART_PARITY_ERR bound to: 0 - type: integer 
	Parameter DBG_UNKNOWN_OPCODE bound to: 1 - type: integer 
	Parameter S_DISABLED bound to: 5'b00000 
	Parameter S_DECODE bound to: 5'b00001 
	Parameter S_ECHO_STG_0 bound to: 5'b00010 
	Parameter S_ECHO_STG_1 bound to: 5'b00011 
	Parameter S_IO_IN_STG_0 bound to: 5'b00100 
	Parameter S_IO_IN_STG_1 bound to: 5'b00101 
	Parameter S_CPU_REG_RD_STG0 bound to: 5'b00110 
	Parameter S_CPU_REG_RD_STG1 bound to: 5'b00111 
	Parameter S_QUERY_ERR_CODE bound to: 5'b01000 
	Parameter S_MEM_RD_STG_0 bound to: 5'b01001 
	Parameter S_MEM_RD_STG_1 bound to: 5'b01010 
	Parameter S_MEM_WR_STG_0 bound to: 5'b01011 
	Parameter S_MEM_WR_STG_1 bound to: 5'b01100 
	Parameter S_DISABLE bound to: 5'b10000 
	Parameter IO_IN_BUF_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/CPU/CPU_code/common/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (15#1) [D:/CPU/CPU_code/common/fifo.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/CPU/CPU_code/common/uart.v:28]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_clk' [D:/CPU/CPU_code/common/uart_baud_clk.v:29]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter CLKS_PER_OVERSAMPLE_TICK bound to: 16'b0000000000110110 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_clk' (16#1) [D:/CPU/CPU_code/common/uart_baud_clk.v:29]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/CPU/CPU_code/common/uart_rx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/uart_rx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (17#1) [D:/CPU/CPU_code/common/uart_rx.v:28]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/CPU/CPU_code/common/uart_tx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/uart_tx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (18#1) [D:/CPU/CPU_code/common/uart_tx.v:28]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [D:/CPU/CPU_code/common/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (18#1) [D:/CPU/CPU_code/common/fifo.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uart' (19#1) [D:/CPU/CPU_code/common/uart.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:270]
INFO: [Synth 8-6155] done synthesizing module 'hci' (20#1) [D:/CPU/CPU_code/common/hci.v:30]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (21#1) [D:/CPU/CPU_code/riscv_top.v:4]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_request[1]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_request[0]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[18]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[9]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[8]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[7]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[6]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[5]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[4]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[3]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[2]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[0]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[31]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[30]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[29]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[28]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[27]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[26]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[25]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[24]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[23]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[22]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[21]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[20]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[19]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[18]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[17]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[16]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[15]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[14]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[13]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[12]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[11]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[10]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[9]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[8]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[7]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[6]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[5]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[4]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[3]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[2]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[1]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[0]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[15]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[14]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[13]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[12]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[11]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[10]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[9]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[8]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[4]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[3]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[2]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port clk
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1323.473 ; gain = 8.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1323.473 ; gain = 8.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1323.473 ; gain = 8.281
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1402.973 ; gain = 87.781
55 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1402.973 ; gain = 87.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1402.973 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_my' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_my_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench_my.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_my
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_my_behav xil_defaultlib.testbench_my xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 4. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/pc_reg.v" Line 1. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench_my
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_my_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim/xsim.dir/testbench_my_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 54.289 ; gain = 1.398
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 20:43:31 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1402.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_my_behav -key {Behavioral:sim_1:Functional:testbench_my} -tclbatch {testbench_my.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 11111111111111111111101101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 11111111111111111111101101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111100000000000 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 11111111111111111111100000000000 00000000000000000000001101110111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_my_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1402.973 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: riscv_top
ERROR: [Synth 8-2576] procedural assignment to a non-register cpu_data_o is not permitted [D:/CPU/CPU_code/mem_ctrl.v:29]
ERROR: [Synth 8-2576] procedural assignment to a non-register cpu_data_o is not permitted [D:/CPU/CPU_code/mem_ctrl.v:44]
INFO: [Synth 8-2350] module mem_ctrl ignored due to previous errors [D:/CPU/CPU_code/mem_ctrl.v:1]
Failed to read verilog 'D:/CPU/CPU_code/mem_ctrl.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: riscv_top
ERROR: [Synth 8-2576] procedural assignment to a non-register cpu_data_o is not permitted [D:/CPU/CPU_code/mem_ctrl.v:29]
ERROR: [Synth 8-2576] procedural assignment to a non-register cpu_data_o is not permitted [D:/CPU/CPU_code/mem_ctrl.v:44]
INFO: [Synth 8-2350] module mem_ctrl ignored due to previous errors [D:/CPU/CPU_code/mem_ctrl.v:1]
Failed to read verilog 'D:/CPU/CPU_code/mem_ctrl.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: riscv_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.973 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [D:/CPU/CPU_code/riscv_top.v:4]
	Parameter SIM bound to: 0 - type: integer 
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BAUD_RATE bound to: 115200 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/CPU/CPU_code/common/ram.v:3]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_sync' [D:/CPU/CPU_code/block_ram.v:62]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_sync' (1#1) [D:/CPU/CPU_code/block_ram.v:62]
INFO: [Synth 8-6155] done synthesizing module 'ram' (2#1) [D:/CPU/CPU_code/common/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/CPU/CPU_code/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'if_' [D:/CPU/CPU_code/if.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/if.v:30]
INFO: [Synth 8-6155] done synthesizing module 'if_' (3#1) [D:/CPU/CPU_code/if.v:1]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/CPU/CPU_code/if_id.v:1]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (4#1) [D:/CPU/CPU_code/if_id.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/CPU/CPU_code/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [D:/CPU/CPU_code/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/CPU/CPU_code/id.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id' (6#1) [D:/CPU/CPU_code/id.v:1]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/CPU/CPU_code/id_ex.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (7#1) [D:/CPU/CPU_code/id_ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/CPU/CPU_code/ex.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/ex.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ex' (8#1) [D:/CPU/CPU_code/ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/CPU/CPU_code/ex_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (9#1) [D:/CPU/CPU_code/ex_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/CPU/CPU_code/mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem' (10#1) [D:/CPU/CPU_code/mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/CPU/CPU_code/mem_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (11#1) [D:/CPU/CPU_code/mem_wb.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_ctrl' [D:/CPU/CPU_code/mem_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_ctrl' (12#1) [D:/CPU/CPU_code/mem_ctrl.v:1]
WARNING: [Synth 8-3848] Net dbgreg_dout in module/entity cpu does not have driver. [D:/CPU/CPU_code/cpu.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (13#1) [D:/CPU/CPU_code/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'hci' [D:/CPU/CPU_code/common/hci.v:30]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OP_ECHO bound to: 8'b00000000 
	Parameter OP_CPU_REG_RD bound to: 8'b00000001 
	Parameter OP_CPU_REG_WR bound to: 8'b00000010 
	Parameter OP_DBG_BRK bound to: 8'b00000011 
	Parameter OP_DBG_RUN bound to: 8'b00000100 
	Parameter OP_IO_IN bound to: 8'b00000101 
	Parameter OP_QUERY_DBG_BRK bound to: 8'b00000111 
	Parameter OP_QUERY_ERR_CODE bound to: 8'b00001000 
	Parameter OP_MEM_RD bound to: 8'b00001001 
	Parameter OP_MEM_WR bound to: 8'b00001010 
	Parameter OP_DISABLE bound to: 8'b00001011 
	Parameter DBG_UART_PARITY_ERR bound to: 0 - type: integer 
	Parameter DBG_UNKNOWN_OPCODE bound to: 1 - type: integer 
	Parameter S_DISABLED bound to: 5'b00000 
	Parameter S_DECODE bound to: 5'b00001 
	Parameter S_ECHO_STG_0 bound to: 5'b00010 
	Parameter S_ECHO_STG_1 bound to: 5'b00011 
	Parameter S_IO_IN_STG_0 bound to: 5'b00100 
	Parameter S_IO_IN_STG_1 bound to: 5'b00101 
	Parameter S_CPU_REG_RD_STG0 bound to: 5'b00110 
	Parameter S_CPU_REG_RD_STG1 bound to: 5'b00111 
	Parameter S_QUERY_ERR_CODE bound to: 5'b01000 
	Parameter S_MEM_RD_STG_0 bound to: 5'b01001 
	Parameter S_MEM_RD_STG_1 bound to: 5'b01010 
	Parameter S_MEM_WR_STG_0 bound to: 5'b01011 
	Parameter S_MEM_WR_STG_1 bound to: 5'b01100 
	Parameter S_DISABLE bound to: 5'b10000 
	Parameter IO_IN_BUF_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/CPU/CPU_code/common/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (14#1) [D:/CPU/CPU_code/common/fifo.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/CPU/CPU_code/common/uart.v:28]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_clk' [D:/CPU/CPU_code/common/uart_baud_clk.v:29]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter CLKS_PER_OVERSAMPLE_TICK bound to: 16'b0000000000110110 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_clk' (15#1) [D:/CPU/CPU_code/common/uart_baud_clk.v:29]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/CPU/CPU_code/common/uart_rx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/uart_rx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (16#1) [D:/CPU/CPU_code/common/uart_rx.v:28]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/CPU/CPU_code/common/uart_tx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/uart_tx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (17#1) [D:/CPU/CPU_code/common/uart_tx.v:28]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [D:/CPU/CPU_code/common/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (17#1) [D:/CPU/CPU_code/common/fifo.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uart' (18#1) [D:/CPU/CPU_code/common/uart.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:270]
INFO: [Synth 8-6155] done synthesizing module 'hci' (19#1) [D:/CPU/CPU_code/common/hci.v:30]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (20#1) [D:/CPU/CPU_code/riscv_top.v:4]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port clk
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[18]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[9]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[8]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[7]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[6]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[5]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[4]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[3]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[2]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mem_addr[0]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[31]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[30]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[29]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[28]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[27]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[26]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[25]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[24]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[23]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[22]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[21]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[20]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[19]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[18]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[17]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[16]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[15]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[14]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[13]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[12]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[11]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[10]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[9]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[8]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[7]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[6]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[5]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[4]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[3]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[2]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[1]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port cpu_data_i[0]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[15]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[14]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[13]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[12]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[11]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[10]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[9]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[8]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[4]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[3]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[2]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[0]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[31]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[30]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1402.973 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mem_ctrl0:mem_request[1] to constant 0 [D:/CPU/CPU_code/cpu.v:190]
WARNING: [Synth 8-3295] tying undriven pin mem_ctrl0:mem_request[0] to constant 0 [D:/CPU/CPU_code/cpu.v:190]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1402.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1402.973 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.926 ; gain = 17.953
54 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.926 ; gain = 17.953
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_my' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_my_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench_my.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_my
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_my_behav xil_defaultlib.testbench_my xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 4. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench_my
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_my_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1420.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_my_behav -key {Behavioral:sim_1:Functional:testbench_my} -tclbatch {testbench_my.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
---  0 0
=== 00010010011
wdata_o = 00000000000000000000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000000100110001
---  6 1
=== 00010010011
wdata_o = xxxxxxxxxxxxxxx00000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000000100110001
=== 00010010011
wdata_o = xxxxxxxxxxxxxxx00000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 00010010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 00000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 1
---  0 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_my_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1420.926 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
---  0 0
=== 00010010011
wdata_o = 00000000000000000000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000000100110001
---  6 1
=== 00010010011
wdata_o = xxxxxxxxxxxxxxx00000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000000100110001
=== 00010010011
wdata_o = xxxxxxxxxxxxxxx00000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 00010010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 00000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 1
---  0 0
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
---  0 0
=== 00010010011
wdata_o = 00000000000000000000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000000100110001
---  6 1
=== 00010010011
wdata_o = xxxxxxxxxxxxxxx00000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000000100110001
=== 00010010011
wdata_o = xxxxxxxxxxxxxxx00000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 00010010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 00000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 1
---  0 0
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_my' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_my_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench_my.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_my
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_my_behav xil_defaultlib.testbench_my xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 4. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench_my
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_my_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_my_behav -key {Behavioral:sim_1:Functional:testbench_my} -tclbatch {testbench_my.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
---  0 0
=== 10010010011
wdata_o = 00000000000000000000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000011100000100
---  6 1
=== 10010010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
---  7 0
---  0 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_my_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1420.926 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
---  0 0
=== 10010010011
wdata_o = 00000000000000000000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000011100000100
---  6 1
=== 10010010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
---  7 0
---  0 0
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
---  0 0
=== 10010010011
wdata_o = 00000000000000000000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000011100000100
---  6 1
=== 10010010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
---  7 0
---  0 0
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
---  0 0
=== 10010010011
wdata_o = 00000000000000000000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000011100000100
---  6 1
=== 10010010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
---  7 0
---  0 0
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
---  0 0
=== 10010010011
wdata_o = 00000000000000000000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000011100000100
---  6 1
=== 10010010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
---  7 0
---  0 0
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 ns
---  0 0
=== 10010010011
wdata_o = 00000000000000000000000000000000 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00000000000000000000011100000100
---  6 1
=== 10010010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
---  7 0
---  0 0
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_my' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_my_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
ERROR: [VRFC 10-91] mem_ctrl is not declared [D:/CPU/CPU_code/if.v:59]
ERROR: [VRFC 10-2787] module if_ ignored due to previous errors [D:/CPU/CPU_code/if.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-1031] mem_ctrl is not declared [D:/CPU/CPU_code/if.v:59]
INFO: [Synth 8-2350] module if_ ignored due to previous errors [D:/CPU/CPU_code/if.v:1]
Failed to read verilog 'D:/CPU/CPU_code/if.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_my' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_my_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench_my.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_my
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_my_behav xil_defaultlib.testbench_my xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 4. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench_my
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_my_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_my_behav -key {Behavioral:sim_1:Functional:testbench_my} -tclbatch {testbench_my.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 11111111111111111111101101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 11111111111111111111101101110111
=== 01000010011
wdata_o = 11111111111111111111101101110111 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
---  2 1
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 11111111111111111111101101110111 00000000000000000000001101110111
=== 01000010011
wdata_o = 11111111111111111111100000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
---  0 0
=== 01000010011
wdata_o = 00000000000000000000000000000000 = 00000000000000000000000000000000 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_my_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 23:38:52 2019...
