$date
	Fri Sep 16 08:18:42 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 8 $ in [7:0] $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ' en $end
$var wire 8 ( in [7:0] $end
$var wire 8 ) out [7:0] $end
$var wire 1 * reset $end
$var reg 8 + value [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
0*
b0 )
b0 (
0'
0&
0%
b0 $
0#
0"
b0 !
$end
#1
b1010 +
b1010 !
b1010 )
1"
1&
1#
1'
b1010 $
b1010 (
#2
0"
0&
0#
0'
b0 $
b0 (
#4
b0 +
b0 !
b0 )
1%
1*
#5
