m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/simulation/modelsim
vALU
Z1 !s110 1742602303
!i10b 1
!s100 E91lQKOfUB^LEIBK`j;HB0
I7bOXX<9IdTkk;UEfH_fk]2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1740362152
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1742602303.000000
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1
Z8 tCvgOpt 0
n@a@l@u
varithmetic_shift_right
Z9 !s110 1742602304
!i10b 1
!s100 35^9VE4YBXE[Q^V7:T;m^3
I4f?zI^`P:kROlMGW?m<:31
R2
R0
R3
Z10 8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v
Z11 FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v
L0 19
R4
r1
!s85 0
31
Z12 !s108 1742602304.000000
Z13 !s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v|
Z14 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v|
!i113 1
R6
R7
R8
vBoothMul
R9
!i10b 1
!s100 BV8i;lYoiM9]6P2B]9>Se3
IUQMIf;9L?kCVRc3hBG>bd2
R2
R0
w1739475380
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v|
!i113 1
R6
R7
R8
n@booth@mul
vBus
R1
!i10b 1
!s100 6;jEP8h:@@RPaCa@h<::23
Ij;biRi1N44HT0nJ?TmX`c2
R2
R0
w1739323059
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v|
!i113 1
R6
R7
R8
n@bus
vCLA_32bit
R9
!i10b 1
!s100 EWdETVcTk>XII<QmiNGE_0
IY`mbhdn6K:Kb111MI:N>W1
R2
R0
w1739331383
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v|
!i113 1
R6
R7
R8
n@c@l@a_32bit
vCLA_4bit
R9
!i10b 1
!s100 PS5zo>S@ogBiHK<b4ZQhD3
IQ0SC6YnLikiMOzUnFj4Uo0
R2
R0
w1738113387
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!i113 1
R6
R7
R8
n@c@l@a_4bit
vDatapath
R9
!i10b 1
!s100 aTHfED2`Od9bGcK0M04;D3
IId4oG319oV^z^eN:8L6An3
R2
R0
w1742599019
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v|
!i113 1
R6
R7
R8
n@datapath
vDatapath_mem_tb
Z15 !s110 1742602305
!i10b 1
!s100 hP?`KIhf@F`dlJEKeM=6F0
IeJkJ6Wdnzdz]_9_Z?OzVz2
R2
R0
w1742601062
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v
L0 2
R4
r1
!s85 0
31
Z16 !s108 1742602305.000000
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v|
!i113 1
R6
R7
R8
n@datapath_mem_tb
vlogic_and
R9
!i10b 1
!s100 LZMia17Gc:=_HO8?f7Yk[1
IUQo4f3@15U?68NF@[2W`]2
R2
R0
Z17 w1739320124
Z18 8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v
Z19 FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v
L0 1
R4
r1
!s85 0
31
R12
Z20 !s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v|
Z21 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v|
!i113 1
R6
R7
R8
vlogic_negate
R9
!i10b 1
!s100 <0b`JkKQnBQEOPHf36n[b1
IN]DBRJE;D=JbF2J_`gN2F3
R2
R0
R17
R18
R19
L0 25
R4
r1
!s85 0
31
R12
R20
R21
!i113 1
R6
R7
R8
vlogic_not
R9
!i10b 1
!s100 bk:HA3[BF<T32o^QT^<kB3
IXF<9<[oI7dk22:ZAAZeKa2
R2
R0
R17
R18
R19
L0 17
R4
r1
!s85 0
31
R12
R20
R21
!i113 1
R6
R7
R8
vlogic_or
R9
!i10b 1
!s100 F1Y3eWJEhNzhBIZmlYYBB1
IMS4ODc=:O8K1bYECEfFL60
R2
R0
R17
R18
R19
L0 9
R4
r1
!s85 0
31
R12
R20
R21
!i113 1
R6
R7
R8
vmux
R15
!i10b 1
!s100 0g5;Y0I78aW2_<c=cOlY63
I0SJLVLc1hjRCUJJDN6?j<2
R2
R0
w1739231186
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v
L0 1
R4
r1
!s85 0
31
R16
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v|
!i113 1
R6
R7
R8
vNRdiv
R9
!i10b 1
!s100 g;Ebn5hk[EL0em@I>5DOO2
Ia_l1I8]VfdGYB2:kg8A;Q1
R2
R0
w1741207800
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v|
!i113 1
R6
R7
R8
n@n@rdiv
vpc_register
R9
!i10b 1
!s100 BQ[4CCXk[Q<^akW?HMPfb0
IjM_c:YHf<FSOZdI3<;?XK2
R2
R0
w1738983518
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v|
!i113 1
R6
R7
R8
vRam
R15
!i10b 1
!s100 Sc8e4j3`VANL@o3bZ8GN_1
Ig>^VO1JVWfV0e>bPj?_g70
R2
R0
w1742506465
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v
L0 1
R4
r1
!s85 0
31
R16
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v|
!i113 1
R6
R7
R8
n@ram
vregister
R1
!i10b 1
!s100 8le:nU@SEDWz=<bWSZkVR0
I08[^>AKg[O6im]0FY?;SU1
R2
R0
w1740856814
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v|
!i113 1
R6
R7
R8
vrotate_left
R9
!i10b 1
!s100 8Rl:c;_nIF]>X`Pf>dhbM0
I5fQ?k_IB>41587=LLSc>L3
R2
R0
R3
R10
R11
L0 28
R4
r1
!s85 0
31
R12
R13
R14
!i113 1
R6
R7
R8
vrotate_right
R9
!i10b 1
!s100 LbHi`a@D4P<Om=0L2<aL12
IfRT<i9;QAEcKGJ]Nb9iiG0
R2
R0
R3
R10
R11
L0 41
R4
r1
!s85 0
31
R12
R13
R14
!i113 1
R6
R7
R8
vselect_encode_logic
R1
!i10b 1
!s100 C1B?<ZNdkB9Xn1D@;C0zI2
IMIzbY=7b3A<o?lPni8SK51
R2
R0
Z22 w1742602266
Z23 8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v
Z24 FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v
L0 2
R4
r1
!s85 0
31
R5
Z25 !s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v|
Z26 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v|
!i113 1
R6
R7
R8
vshift_left
R9
!i10b 1
!s100 <ITFWA^[QEVAlziad6YAF0
II@9T:hX[_GbH`^?dV9=nD2
R2
R0
R3
R10
R11
L0 1
R4
r1
!s85 0
31
R12
R13
R14
!i113 1
R6
R7
R8
vshift_right
R9
!i10b 1
!s100 ]Hml8o`PSCLI^fQ59:m672
ImSHW6KjWmdd7k5IJlnnUC3
R2
R0
R3
R10
R11
L0 10
R4
r1
!s85 0
31
R12
R13
R14
!i113 1
R6
R7
R8
vsign_extension
R1
!i10b 1
!s100 S9nPa7d=SX8;VE274UGe>1
ITGO0E02a>fB_;9<mTNhLj3
R2
R0
R22
R23
R24
L0 55
R4
r1
!s85 0
31
R5
R25
R26
!i113 1
R6
R7
R8
