/* This file is part of the dynarmic project.
 * Copyright (c) 2016 MerryMage
 * SPDX-License-Identifier: 0BSD
 */

#include "dynarmic/common/vma_name.h"
#include <cerrno>
#include <dirent.h>
#include <dlfcn.h>
#include <sched.h>
#include <sys/syscall.h>
#include <sys/wait.h>
#include <ctime>
#include <sys/mman.h>
#include <thread>
#include <signal.h>
#include <sys/file.h>
#include <unistd.h>
#include <sys/stat.h>
#include <sys/personality.h>
#include <malloc.h>
#include <fcntl.h>
#include "dynarmic/backend/x64/a64_emit_x64.h"
#include <immintrin.h>
#include <algorithm>
#include <cstdio>
#include <cstdlib>
#include <cstring>
#include <tuple>
#include <unordered_map>
#include <vector>

#include <fmt/format.h>
#include <fmt/ostream.h>
#include <mcl/assert.hpp>
#include <mcl/scope_exit.hpp>
#include <mcl/stdint.hpp>
#include <mcl/type_traits/integer_of_size.hpp>

#include "dynarmic/backend/x64/a64_jitstate.h"
#include "dynarmic/backend/x64/abi.h"
#include "dynarmic/backend/x64/block_of_code.h"
#include "dynarmic/backend/x64/devirtualize.h"
#include "dynarmic/backend/x64/emit_x64.h"
#include "dynarmic/backend/x64/nzcv_util.h"
#include "dynarmic/backend/x64/perf_map.h"
#include "dynarmic/backend/x64/stack_layout.h"
#include "dynarmic/frontend/A64/a64_location_descriptor.h"
#include "dynarmic/frontend/A64/a64_types.h"
#include "dynarmic/ir/basic_block.h"
#include "dynarmic/ir/cond.h"
#include "dynarmic/ir/microinstruction.h"
#include "dynarmic/ir/opcodes.h"

// TODO: Have ARM flags in host flags and not have them use up GPR registers unless necessary.
// TODO: Actually implement that proper instruction selector you've always wanted to sweetheart.

namespace Dynarmic::Backend::X64 {

using namespace Xbyak::util;

A64EmitContext::A64EmitContext(const A64::UserConfig& conf, RegAlloc& reg_alloc, IR::Block& block)
        : EmitContext(reg_alloc, block), conf(conf) {
    // Any HostCall in this block marks it non-persistable (absolute host fn/this embeds).
    reg_alloc.SetHostCallFlag(&has_host_call);
}

A64::LocationDescriptor A64EmitContext::Location() const {
    return A64::LocationDescriptor{block.Location()};
}

bool A64EmitContext::IsSingleStep() const {
    return Location().SingleStepping();
}

FP::FPCR A64EmitContext::FPCR(bool fpcr_controlled) const {
    return fpcr_controlled ? Location().FPCR() : Location().FPCR().ASIMDStandardValue();
}

static size_t g_fd_entries = 0x40000;

void SetFastDispatchEntries(size_t n) {
    if (n >= 0x1000 && n <= 0x100000 && (n & (n - 1)) == 0) {
        g_fd_entries = n;
    }
}

size_t A64EmitX64::NextFastDispatchEntries() {
    return g_fd_entries;
}

A64EmitX64::FastDispatchStorage::FastDispatchStorage(BlockOfCode& code) : size(g_fd_entries) {
    const size_t bytes = size * sizeof(FastDispatchEntry);
    const u64 hint = (reinterpret_cast<u64>(code.getCode()) + code.GetTotalCodeSize() + 0x10000 + 0xFFFF) & ~u64(0xFFFF);
    void* p = mmap(reinterpret_cast<void*>(hint), bytes, PROT_READ | PROT_WRITE, MAP_PRIVATE | MAP_ANONYMOUS | MAP_FIXED_NOREPLACE, -1, 0);
    if (p == MAP_FAILED) {
        p = mmap(nullptr, bytes, PROT_READ | PROT_WRITE, MAP_PRIVATE | MAP_ANONYMOUS, -1, 0);
    }
    ASSERT(p != MAP_FAILED);
    NameVma(p, bytes, "a64:fastdispatch");
    table = static_cast<FastDispatchEntry*>(p);
}

A64EmitX64::FastDispatchStorage::~FastDispatchStorage() {
    munmap(table, size * sizeof(FastDispatchEntry));
}

A64EmitX64::A64EmitX64(BlockOfCode& code, A64::UserConfig conf, A64::Jit* jit_interface)
        : EmitX64(code), conf(conf), jit_interface{jit_interface} {
    atomic_patch_sites = conf.shared_translations;
    GenMemory128Accessors();
    GenFastmemFallbacks();
    GenTerminalHandlers();
    code.PreludeComplete();
    ClearFastDispatchTable();

    exception_handler.SetFastmemCallback([this](u64 rip_) {
        std::unique_lock lock{shared_mutex, std::defer_lock};
        if (this->conf.shared_translations) {
            lock.lock();
        }
        OnFastmemFault(rip_);
        return FastmemCallback(rip_);
    });
}

// x86Sim RAM 3: unchecked fastmem faults on an address above 47 bits (Swift's tagged _StringObject pointers,
// Darwin's top-byte tags). A site that keeps faulting (a few hot Swift string accessors) is not worth a signal per
// access: after kCheckAfterFaults its block is invalidated and retranslated with the inline check (checked_blocks).
// Runs in the SIGSEGV handler with the emitter lock held, like dynarmic's recompile_on_fastmem_failure; the faulting
// thread returns into the old code, which stays in the cache (invalidation only unlinks).
void A64EmitX64::OnFastmemFault(u64 rip) {
    fastmem_faults++;
    if (fault_sites.size() >= 65536 && !fault_sites.count(rip)) {
        return;
    }
    if (++fault_sites[rip] != kCheckAfterFaults || !FastmemUnchecked(conf)) {
        return;
    }
    std::optional<u64> loc;
    for (const auto& [l, bd] : block_descriptors) {
        const u64 e = reinterpret_cast<u64>(bd.entrypoint);
        if (rip >= e && rip < e + bd.size) {
            loc = l.Value();
            break;
        }
    }
    if (!loc && static_image.active && rip >= reinterpret_cast<u64>(static_image.code_begin)) {
        loc = StaticImageBlockAt(rip - reinterpret_cast<u64>(static_image.code_begin));
    }
    if (!loc || !checked_blocks.insert(*loc).second) {
        return;
    }
    checked_retranslations++;
    if (static const bool log = std::getenv("X86SIM_A64_CHECKLOG") != nullptr; log) {
        std::fprintf(stderr, "dynarmic: fastmem site %#llx faulted %llu times: block %#llx retranslated with the address check\n",
                     (unsigned long long)rip, (unsigned long long)kCheckAfterFaults, (unsigned long long)A64::LocationDescriptor{IR::LocationDescriptor{*loc}}.PC());
    }
    InvalidateBasicBlocks({IR::LocationDescriptor{*loc}});
    if (shared_invalidate_gen) {
        ++*shared_invalidate_gen;
    }
}

// Perf 1d: see static_groups. Same answer as a scan of every block in order (the first live block containing off,
// in the blocks' order), so groups are visited in order too.
std::optional<u64> A64EmitX64::StaticImageBlockAt(u64 off) {
    const size_t n = static_image.n_blocks;
    if (static_groups.empty() && n) {
        static_groups.reserve((n + kStaticGroup - 1) / kStaticGroup);
        for (size_t g = 0; g < n; g += kStaticGroup) {
            u32 lo = ~0u, hi = 0;
            for (size_t i = g; i < std::min(n, g + kStaticGroup); i++) {
                const auto& b = static_image.blocks[i];
                lo = std::min(lo, b.off);
                hi = std::max(hi, static_cast<u32>(std::min<u64>(u64(b.off) + b.size, 0xFFFFFFFFu)));
            }
            static_groups.push_back({lo, hi});
        }
    }
    for (size_t g = 0; g < static_groups.size(); g++) {
        if (off < static_groups[g].lo || off >= static_groups[g].hi) {
            continue;
        }
        for (size_t i = g * kStaticGroup; i < std::min(n, (g + 1) * kStaticGroup); i++) {
            const auto& b = static_image.blocks[i];
            if (off >= b.off && off < u64(b.off) + b.size && !static_image.Dead(i)) {
                return b.desc;
            }
        }
    }
    return std::nullopt;
}

A64EmitX64::~A64EmitX64() = default;

namespace {
// x86Sim Speed 18: direct successors of a block (static AOT discovery follows them).
void CollectSuccessors(const IR::Terminal& t, std::vector<u64>& out) {
    if (const auto* lb = boost::get<IR::Term::LinkBlock>(&t)) {
        out.push_back(lb->next.Value());
    } else if (const auto* lf = boost::get<IR::Term::LinkBlockFast>(&t)) {
        out.push_back(lf->next.Value());
    } else if (const auto* in = boost::get<IR::Term::Interpret>(&t)) {
        out.push_back(in->next.Value());
    } else if (const auto* i = boost::get<IR::Term::If>(&t)) {
        CollectSuccessors(i->then_, out);
        CollectSuccessors(i->else_, out);
    } else if (const auto* c = boost::get<IR::Term::CheckBit>(&t)) {
        CollectSuccessors(c->then_, out);
        CollectSuccessors(c->else_, out);
    } else if (const auto* h = boost::get<IR::Term::CheckHalt>(&t)) {
        CollectSuccessors(h->else_, out);
    }
}
}  // namespace

A64EmitX64::BlockDescriptor A64EmitX64::Emit(IR::Block& block) {
    if (conf.very_verbose_debugging_output) {
        std::puts(IR::DumpBlock(block).c_str());
    }
    if (aot_successors) {
        CollectSuccessors(block.GetTerminal(), *aot_successors);
        for (const auto& inst : block) {
            if (inst.GetOpcode() == IR::Opcode::PushRSB && inst.GetArg(0).IsImmediate()) {
                aot_successors->push_back(inst.GetArg(0).GetU64());
            }
        }
    }

    code.EnableWriting();
    SCOPE_EXIT {
        code.DisableWriting();
    };

    const std::vector<HostLoc> gpr_order = [this] {
        std::vector<HostLoc> gprs{any_gpr};
        if (conf.page_table) {
            gprs.erase(std::find(gprs.begin(), gprs.end(), HostLoc::R14));
        }
        if (conf.fastmem_pointer && !FastmemUnchecked(conf)) {
            gprs.erase(std::find(gprs.begin(), gprs.end(), HostLoc::R13));
        }
        // Perf 14: pinned guest registers own r12/r13/r14
        const HostLoc pinned_hosts[4] = {HostLoc::R12, HostLoc::R13, HostLoc::R14, HostLoc::RBP};
        for (size_t i = 0; i < 4; i++) {
            if (conf.pinned_regs[i] >= 0) {
                if (auto it = std::find(gprs.begin(), gprs.end(), pinned_hosts[i]); it != gprs.end()) {
                    gprs.erase(it);
                }
            }
        }
        return gprs;
    }();

    RegAlloc reg_alloc{code, gpr_order, any_xmm};
    if (const auto p = PinnedHost(32)) {
        nzcv_pinned = p->cvt32();
    }
    A64EmitContext ctx{conf, reg_alloc, block};
    ctx.checked_memory = !checked_blocks.empty() && checked_blocks.count(block.Location().Value());
    code.SetCallFlag(&ctx.has_host_call);
    SCOPE_EXIT {
        code.SetCallFlag(nullptr);
    };

    // Start emitting.
    code.align();
    const u8* const entrypoint = code.getCurr();

    ASSERT(block.GetCondition() == IR::Cond::AL);

    for (auto iter = block.begin(); iter != block.end(); ++iter) {
        IR::Inst* inst = &*iter;

        // Call the relevant Emit* member function.
        switch (inst->GetOpcode()) {
#define OPCODE(name, type, ...)            \
    case IR::Opcode::name:                 \
        A64EmitX64::Emit##name(ctx, inst); \
        break;
#define A32OPC(...)
#define A64OPC(name, type, ...)               \
    case IR::Opcode::A64##name:               \
        A64EmitX64::EmitA64##name(ctx, inst); \
        break;
#include "dynarmic/ir/opcodes.inc"
#undef OPCODE
#undef A32OPC
#undef A64OPC

        default:
            ASSERT_MSG(false, "Invalid opcode: {}", inst->GetOpcode());
            break;
        }

        ctx.reg_alloc.EndOfAllocScope();

        if (conf.very_verbose_debugging_output) {
            EmitVerboseDebuggingOutput(reg_alloc);
        }
    }

    reg_alloc.AssertNoMoreUses();

    if (conf.enable_cycle_counting) {
        EmitAddCycles(block.CycleCount());
    }
    EmitX64::EmitTerminal(block.GetTerminal(), ctx.Location().SetSingleStepping(false), ctx.IsSingleStep());
    code.int3();

    for (auto& deferred_emit : ctx.deferred_emits) {
        deferred_emit();
    }
    code.int3();

    const size_t size = static_cast<size_t>(code.getCurr() - entrypoint);

    const A64::LocationDescriptor descriptor{block.Location()};
    const A64::LocationDescriptor end_location{block.EndLocation()};

    const auto range = boost::icl::discrete_interval<u64>::closed(descriptor.PC(), end_location.PC() - 1);
    block_ranges.AddRange(range, descriptor);

    auto bd = RegisterBlock(descriptor, entrypoint, size);
    // Track persistable blocks (no host calls; PC filter applied at save time).
    if (!ctx.has_host_call && !ctx.IsSingleStep()) {
        block_descriptors.find(descriptor).value().persistable = 1;
        bd.persistable = 1;
    }
    return bd;
}

// x86Sim: hand-written objc_msgSend cache probe matching iOS 27.0 sim libobjcMsgSend
// (isa mask 0x7ffffffffffff8, cache at class+0x10, HIGH_16_BIG_ADDRS, bucket {imp^class, sel},
// post-index ldp #-16). One x86 block; hit → FastDispatch to IMP; miss → uncached; nil → LR.
A64EmitX64::BlockDescriptor A64EmitX64::EmitInlineObjCMsgSend(IR::LocationDescriptor location) {
    ASSERT(conf.inline_objc_msgsend != 0);
    ASSERT(conf.inline_objc_uncached != 0);

    code.EnableWriting();
    SCOPE_EXIT {
        code.DisableWriting();
    };

    code.align();
    const u8* const entrypoint = code.getCurr();

    constexpr u64 kIsaMask = 0x7ffffffffffff8ull;
    constexpr u64 kBucketsMask = 0xffffffffffffull;
    constexpr u64 kTbi = 0x00ffffffffffffffull;
    constexpr u64 kCacheOffset = 0x10;

    const auto reg_off = [](size_t i) {
        return JSO(reg) + sizeof(u64) * i;
    };
    const auto vec_off = [](size_t i) {
        // Each V register is 2×u64 in A64JitState::vec.
        return JSO(vec) + sizeof(u64) * 2 * i;
    };

    Xbyak::Label nil_path, tagged_path, miss_path, hit_path, wrap_setup, wrap_loop, probe_loop;
    constexpr auto Near = Xbyak::CodeGenerator::T_NEAR;

    // rax = obj (x0), rcx = sel (x1)
    LoadGuestX(rax, 0);
    LoadGuestX(rcx, 1);

    code.test(rax, rax);
    code.jz(nil_path, Near);
    code.test(rax, rax);
    code.js(tagged_path, Near);  // MSB set ⇒ tagged

    // cls = *obj & isa_mask (TBI on the object pointer). Masks >32-bit need a register.
    code.mov(rdx, rax);
    code.mov(rbx, kTbi);
    code.and_(rdx, rbx);
    code.mov(rdx, qword[rdx]);  // raw isa
    code.mov(rbx, kIsaMask);
    code.and_(rdx, rbx);        // class
    StoreGuestX(15, rdx);  // x15 = class
    StoreGuestX(16, rdx);  // x16 = class

    // cache = *(class+0x10); buckets = cache & mask48; mask = cache >> 48
    code.mov(r8, qword[rdx + kCacheOffset]);
    code.mov(r9, r8);
    code.mov(rbx, kBucketsMask);
    code.and_(r9, rbx);  // buckets
    code.shr(r8, 48);    // mask in r8d

    // idx = sel & mask; cur = buckets + idx*16; first = cur
    code.mov(r10d, ecx);
    code.and_(r10d, r8d);
    code.shl(r10, 4);
    code.add(r10, r9);  // cur
    code.mov(r11, r10); // first

    code.L(probe_loop);
    code.mov(rbx, qword[r10 + 8]);  // bsel first: see the LDP note in load_store_register_pair.cpp
    code.mov(rax, qword[r10]);      // stored_imp
    code.sub(r10, 16);
    code.cmp(rbx, rcx);
    code.je(hit_path, Near);
    code.test(rbx, rbx);
    code.jz(miss_path, Near);
    code.cmp(r10, r9);
    code.jae(probe_loop);

    // Wrap to last bucket
    code.L(wrap_setup);
    code.mov(r10, r8);
    code.shl(r10, 4);
    code.add(r10, r9);

    code.L(wrap_loop);
    code.mov(rbx, qword[r10 + 8]);  // bsel first: see the LDP note in load_store_register_pair.cpp
    code.mov(rax, qword[r10]);      // stored_imp
    code.sub(r10, 16);
    code.cmp(rbx, rcx);
    code.je(hit_path, Near);
    code.test(rbx, rbx);
    code.jz(miss_path, Near);
    code.cmp(r10, r11);
    code.ja(wrap_loop);
    code.jmp(miss_path, Near);

    code.L(hit_path);
    code.xor_(rax, rdx);  // imp ^= class
    // Optional counters (conf.inline_objc_hit_counter non-null).
    if (conf.inline_objc_hit_counter) {
        EmitMovAbs64(rbx, reinterpret_cast<u64>(conf.inline_objc_hit_counter), RelocKind::ObjcHitCounter);
        code.lock();
        code.inc(qword[rbx]);
    }
    code.mov(qword[r15 + JSO(pc)], rax);
    code.mov(code.byte[r15 + JSO(exclusive_state)], u8(0));
    if (conf.HasOptimization(OptimizationFlag::FastDispatch)) {
        code.jmp(terminal_handler_fast_dispatch_hint);
    } else {
        code.ReturnFromRunCode();
    }

    code.L(miss_path);
    if (conf.inline_objc_miss_counter) {
        EmitMovAbs64(rbx, reinterpret_cast<u64>(conf.inline_objc_miss_counter), RelocKind::ObjcMissCounter);
        code.lock();
        code.inc(qword[rbx]);
    }
    // x15/x16 already set; go to __objc_msgSend_uncached
    code.mov(rax, conf.inline_objc_uncached);
    code.mov(qword[r15 + JSO(pc)], rax);
    code.mov(code.byte[r15 + JSO(exclusive_state)], u8(0));
    if (conf.HasOptimization(OptimizationFlag::FastDispatch)) {
        code.jmp(terminal_handler_fast_dispatch_hint);
    } else {
        code.ReturnFromRunCode();
    }

    code.L(tagged_path);
    if (conf.inline_objc_miss_counter) {
        EmitMovAbs64(rbx, reinterpret_cast<u64>(conf.inline_objc_miss_counter), RelocKind::ObjcMissCounter);
        code.lock();
        code.inc(qword[rbx]);
    }
    code.mov(rax, conf.inline_objc_tagged ? conf.inline_objc_tagged : conf.inline_objc_uncached);
    code.mov(qword[r15 + JSO(pc)], rax);
    code.mov(code.byte[r15 + JSO(exclusive_state)], u8(0));
    if (conf.HasOptimization(OptimizationFlag::FastDispatch)) {
        code.jmp(terminal_handler_fast_dispatch_hint);
    } else {
        code.ReturnFromRunCode();
    }

    code.L(nil_path);
    // Match Apple nil msgSend: x0=0, x1=0, d0–d3=0, return to LR
    code.xor_(eax, eax);
    StoreGuestX(0, rax);
    StoreGuestX(1, rax);
    for (size_t i = 0; i < 4; i++) {
        code.mov(qword[r15 + vec_off(i)], u64(0));
        code.mov(qword[r15 + vec_off(i) + 8], u64(0));
    }
    LoadGuestX(rax, 30);
    code.mov(qword[r15 + JSO(pc)], rax);
    code.mov(code.byte[r15 + JSO(exclusive_state)], u8(0));
    code.jmp(terminal_handler_pop_rsb_hint);

    code.int3();

    const size_t size = static_cast<size_t>(code.getCurr() - entrypoint);
    const A64::LocationDescriptor descriptor{location};
    // Cover a small window so IC IVAU near the entry still finds us.
    const auto range = boost::icl::discrete_interval<u64>::closed(descriptor.PC(), descriptor.PC() + 7);
    block_ranges.AddRange(range, descriptor);
    PerfMapRegister(entrypoint, code.getCurr(), "a64_inline_objc_msgSend");
    auto bd = RegisterBlock(descriptor, entrypoint, size);
    block_descriptors.find(descriptor).value().persistable = 1;
    return bd;
}

namespace {

// A64JC04: reloc table + fastmem sites with callback rebound by fallback key (not absolute prelude addr).
// A64JC05: also persist the x86 constant pool (RIP targets from movi/FP immediates).
// A64JC06: block link sites (target, site offset, kind) so loaded blocks are linked, not dispatched (Speed 5).
constexpr char kPersistMagic[8] = {'A', '6', '4', 'J', 'C', '0', '6', '\0'};
// x86Sim Speed 18: one chunk (library / executable) of a chunked AOT image, see SaveChunk / AssembleChunks.
constexpr char kChunkMagic[8] = {'A', '6', '4', 'C', 'K', '0', '1', '\0'};
constexpr u64 kWholeSlab = ~0ull;

struct PersistHeader {
    char magic[8];
    u8 uuid[16];
    u64 build_id;
    u64 code_size;
    u64 n_blocks;
    u64 prelude_size;  // GetCodeBegin() - allocation base; must match on load
    u64 n_relocs;
    u64 n_fastmem;
    u64 old_bases[static_cast<size_t>(A64EmitX64::RelocKind::Count)];
    u64 const_pool_used;  // bytes of ConstantPool to restore after the code slab
    u64 n_links;          // LinkPersist records after the fastmem records
};

struct LinkPersist {
    u64 target;  // LocationDescriptor of the linked-to block
    u32 site_off;
    u8 kind;     // PatchInformation::Kind (JG/JZ/JMP, and MOV_RCX since Speed 25)
    u8 pad[3]{};
};

// fault/resume are code_begin-relative; callback is rebound on load via the live fallback table
// (prelude layout can differ across ASLR near/far call choices even when prelude_size matches).
struct FastmemPersist {
    s64 fault_off;
    s64 resume_off;
    u8 kind;       // 0=read 1=write 2=exclusive_write
    u8 ordered;    // 0/1
    u16 bitsize;   // 8/16/32/64/128
    u8 vaddr_idx;
    u8 value_idx;
    u8 pad[2]{};
};

}  // namespace

void A64EmitX64::EmitMovAbs64(const Xbyak::Reg64& reg, u64 value, RelocKind kind) {
    const u8* begin = static_cast<const u8*>(code.GetCodeBegin());
    const u8* at = code.getCurr<const u8*>();
    // mov r64, imm64 is 10 bytes: REX.W + B8+r + imm64. Imm starts at +2.
    // Skip recording while patching an existing site (Unpatch/Patch); the original emit already has an entry.
    if (!patching && begin && at >= begin) {
        const u32 imm_off = static_cast<u32>(at - begin) + 2;
        reloc_entries.push_back({imm_off, kind});
    }
    code.mov(reg, value);
}

std::vector<u64> A64EmitX64::DynamicDescriptors(u64 lo, u64 hi) {
    std::unique_lock lock{shared_mutex};
    std::vector<u64> v;
    for (const auto& [loc, bd] : block_descriptors) {  // static (image) blocks never go in here
        const u64 pc = A64::LocationDescriptor{loc}.PC();
        if (bd.persistable && pc >= lo && pc < hi) v.push_back(loc.Value());
    }
    return v;
}

std::vector<u64> A64EmitX64::UsedImageDescriptors(u64 lo, u64 hi) {
    std::unique_lock lock{shared_mutex};
    std::vector<u64> v;
    for (size_t w = 0; static_image.active && w < static_image.live.size(); w++) {
        for (u64 bits = static_image.live[w]; bits; bits &= bits - 1) {
            const size_t i = w * 64 + static_cast<size_t>(__builtin_ctzll(bits));
            if (i >= static_image.n_blocks || static_image.Dead(i)) continue;
            const u64 d = static_image.blocks[i].desc;
            const u64 pc = StaticImage::Pc(d);
            if (pc >= lo && pc < hi) v.push_back(d);
        }
    }
    return v;
}

size_t A64EmitX64::SavePersistentCache(const std::string& path, const u8 cache_uuid[16], u64 build_id,
                                       u64 cache_lo, u64 cache_hi) {
    return SaveChunk(path, cache_uuid, build_id, cache_lo, cache_hi, kWholeSlab);
}

// x86Sim Speed 18: code_off == kWholeSlab saves the whole slab (A64JC06); otherwise only blocks from code_off on, as
// an A64CK01 chunk (header, then u64 code_off, then the same sections; the code section holds [code_off, code_size)).
size_t A64EmitX64::SaveChunk(const std::string& path, const u8 cache_uuid[16], u64 build_id,
                             u64 cache_lo, u64 cache_hi, u64 code_off) {
    const bool chunk = code_off != kWholeSlab;
    const u64 base_off = chunk ? code_off : 0;
    // Speed 5: snapshot under the shared lock, write the file after it (periodic saves from a live process must
    // not stall guest threads for the file write nor unlink their code).
    std::unique_lock lock{shared_mutex};
    // Every link site goes to the file in its unlinked form. Linked jumps may target HostCall blocks (excluded from
    // the descriptor list but still present in the slab); those bake ASLR-sensitive absolute addresses and crash on
    // reload. With atomic patch sites (shared translations) the unlinked heads are written into the copy below and
    // the live code stays linked; otherwise every block is unlinked in place first (old behaviour).
    if (!atomic_patch_sites) {
        code.EnableWriting();
        for (const auto& [desc, _] : block_descriptors) {
            Unpatch(desc);
        }
        code.DisableWriting();
    }

    const u8* begin = static_cast<const u8*>(code.GetCodeBegin());
    const u8* end = code.getCurr<const u8*>();
    if (!begin || end < begin) {
        return 0;
    }
    const u64 code_size = static_cast<u64>(end - begin);
    if (base_off >= code_size) {
        return 0;
    }

    const u64 begin_u = reinterpret_cast<u64>(begin);
    const u64 end_u = begin_u + code_size;
    const u64 alloc_u = reinterpret_cast<u64>(code.getCode());

    // Persist every non-HostCall block in the dyld-cache range, including those with fastmem
    // sites. HostCall blocks stay out of the descriptor list (absolute CallFunction embeds) but
    // their bytes remain in the slab — scrub those gaps to int3 below so a stray rel32 cannot
    // execute stale absolute Imm64s (warm MAPERR root cause).
    std::vector<PersistEntry> entries;
    entries.reserve(block_descriptors.size());
    std::vector<bool> in_persisted(code_size - base_off, false);
    // Speed 7: registered static blocks live only in lf_map + the live bitset
    std::vector<std::pair<IR::LocationDescriptor, BlockDescriptor>> all_blocks(block_descriptors.begin(), block_descriptors.end());
    for (size_t i = 0; static_image.active && i < static_image.n_blocks; i++) {
        if (static_image.Live(i) && !static_image.Dead(i)) {
            const auto& b = static_image.blocks[i];
            all_blocks.push_back({IR::LocationDescriptor{b.desc}, BlockDescriptor{static_image.code_begin + b.off, b.size, 1}});
        }
    }
    for (const auto& [loc, bd] : all_blocks) {
        if (!bd.persistable) {
            continue;
        }
        const PersistEntry e{loc.Value(), bd.entrypoint, bd.size};
        const A64::LocationDescriptor desc{IR::LocationDescriptor{e.location_descriptor}};
        const u64 pc = desc.PC();
        if (pc < cache_lo || pc >= cache_hi) {
            continue;
        }
        const u8* ep = static_cast<const u8*>(e.entrypoint);
        if (ep < begin || ep >= end) {
            continue;
        }
        const u64 eoff = reinterpret_cast<u64>(ep) - begin_u;
        if (eoff >= code_size || eoff < base_off) {
            continue;
        }
        const u64 eend = std::min(eoff + static_cast<u64>(e.size), code_size);
        for (u64 i = eoff; i < eend; i++) {
            in_persisted[i - base_off] = true;
        }
        entries.push_back(e);
    }
    if (entries.empty()) {
        return 0;
    }

    // Drop reloc entries whose Imm64 sits outside the saved slab (prelude / truncated).
    std::vector<RelocEntry> relocs;
    relocs.reserve(reloc_entries.size());
    for (const auto& r : reloc_entries) {
        if (static_cast<u64>(r.offset) + 8 <= code_size && r.offset >= base_off) {
            relocs.push_back(r);
        }
    }

    // Fastmem fault sites that sit inside a persisted block. Rebind callbacks by fallback-table
    // key on load (not absolute prelude addr). Sites in HostCall gaps are dropped with the scrub.
    std::unordered_map<u64, FastmemPersist> cb_to_key;
    auto index_fb = [&](u8 kind, const auto& map) {
        for (const auto& [tup, fn] : map) {
            FastmemPersist k{};
            k.kind = kind;
            k.ordered = static_cast<u8>(std::get<0>(tup));
            k.bitsize = static_cast<u16>(std::get<1>(tup));
            k.vaddr_idx = static_cast<u8>(std::get<2>(tup));
            k.value_idx = static_cast<u8>(std::get<3>(tup));
            cb_to_key.emplace(reinterpret_cast<u64>(fn), k);
        }
    };
    index_fb(0, read_fallbacks);
    index_fb(1, write_fallbacks);
    index_fb(2, exclusive_write_fallbacks);
    std::vector<FastmemPersist> fm_entries;
    fm_entries.reserve(fastmem_patch_info.size());
    const auto save_fm = [&](u64 fault_rip, const FastmemPatchInfo& info) {
        if (fault_rip < begin_u || fault_rip >= end_u) {
            return;
        }
        const u64 fault_off = fault_rip - begin_u;
        if (fault_off < base_off || !in_persisted[fault_off - base_off]) {
            return;
        }
        if (info.resume_rip < begin_u || info.resume_rip > end_u + 64) {
            return;
        }
        const auto it = cb_to_key.find(info.callback);
        if (it == cb_to_key.end()) {
            return;  // unknown trampoline (e.g. exclusive-read path); skip site
        }
        FastmemPersist e = it->second;
        e.fault_off = static_cast<s64>(fault_off);
        e.resume_off = static_cast<s64>(info.resume_rip - begin_u);
        fm_entries.push_back(e);
    };
    fastmem_patch_info.ForEach(save_fm);
    fastmem_patch_info.ForEachStatic(save_fm);  // Speed 7: sites of the static image (in persisted = registered blocks)
    // Speed 7: link sites of the static image, with the dynamic ones
    const auto for_each_site = [&](auto&& f) {
        patch_information.ForEach(f);
        for (size_t i = 0; static_image.active && i < static_image.n_links; i++) {
            const auto& l = static_image.links[i];
            f(l.target, static_cast<PatchInformation::Kind>(l.kind), static_cast<CodePtr>(static_image.code_begin + l.site_off));
        }
    };

    // Scrub HostCall / unlisted gaps so a mid-block rel32 into them cannot run ASLR-stale code.
    // Deferred abort stubs live inside block.size (Emit runs deferred_emits before sizing).
    std::vector<u8> slab(code_size - base_off, 0xCC);
    for (const auto& e : entries) {
        const u64 off = static_cast<u64>(static_cast<const u8*>(e.entrypoint) - begin);
        const u64 sz = std::min(static_cast<u64>(e.size), code_size - off);
        std::memcpy(slab.data() + (off - base_off), begin + off, static_cast<size_t>(sz));
    }
    if (atomic_patch_sites) {
        for_each_site([&](u64 target, PatchInformation::Kind kind, CodePtr site) {
            const u64 site_addr = reinterpret_cast<u64>(site);
            if (kind != PatchInformation::MOV_RCX && site_addr >= begin_u + base_off && site_addr + 8 <= end_u && in_persisted[site_addr - begin_u - base_off]) {
                const u64 head = UnlinkedHead(IR::LocationDescriptor{target});
                std::memcpy(slab.data() + (site_addr - begin_u - base_off), &head, 8);
            }
        });
    }
    // x86Sim Speed 25: PushRSB's `mov rcx, imm64` sites. The live imm64 may hold a patched block pointer while its
    // reloc entry still has the emit-time kind, and the target block may not be persisted at all (the slab is int3
    // filler there): a loading process pushed that pointer and its return jumped into int3 (SIGTRAP in launchd_sim
    // once RSB was on). Save every site in its unlinked form (ReturnFromRun, with that reloc kind) and as a link, so
    // the loader patches it to the loaded block or leaves it going through the dispatcher.
    {
        std::unordered_map<u32, size_t> reloc_at;
        for (size_t i = 0; i < relocs.size(); i++) reloc_at[relocs[i].offset] = i;
        // Perf 1: the unlinked form is the fast dispatch handler (UnlinkedRsbTarget), not ReturnFromRun
        const u64 ret = reinterpret_cast<u64>(UnlinkedRsbTarget());
        const RelocKind ret_kind = UnlinkedRsbTarget() == terminal_handler_fast_dispatch_hint ? RelocKind::TermFastDispatch : RelocKind::ReturnFromRun;
        for_each_site([&](u64, PatchInformation::Kind kind, CodePtr site) {
            const u64 sa = reinterpret_cast<u64>(site);
            if (kind != PatchInformation::MOV_RCX || sa < begin_u + base_off || sa + 10 > end_u || !in_persisted[sa - begin_u - base_off]) {
                return;
            }
            std::memcpy(slab.data() + (sa + 2 - begin_u - base_off), &ret, 8);
            const u32 off = static_cast<u32>(sa + 2 - begin_u);
            if (auto it = reloc_at.find(off); it != reloc_at.end()) {
                relocs[it->second].kind = ret_kind;
            } else {
                relocs.push_back(RelocEntry{off, ret_kind});
            }
        });
    }
    std::vector<u8> pool(static_cast<size_t>(code.GetConstantPoolUsedBytes()));
    if (!pool.empty() && pool.size() <= code.GetConstantPoolTotalBytes()) {
        std::memcpy(pool.data(), code.GetConstantPoolData(), pool.size());
    }

    std::vector<LinkPersist> links;
    for_each_site([&](u64 target, PatchInformation::Kind kind, CodePtr site) {
        const u64 sa = reinterpret_cast<u64>(site);
        if (sa < begin_u + base_off || sa + (kind == PatchInformation::MOV_RCX ? 10 : 8) > end_u || !in_persisted[sa - begin_u - base_off]) {
            return;
        }
        LinkPersist l{};
        l.target = target;
        l.site_off = static_cast<u32>(sa - begin_u);
        l.kind = static_cast<u8>(kind);
        links.push_back(l);
    });

    // header bases (live addresses) are taken under the lock too
    PersistHeader hdr{};
    hdr.n_links = links.size();
    std::memcpy(hdr.magic, chunk ? kChunkMagic : kPersistMagic, 8);
    std::memcpy(hdr.uuid, cache_uuid, 16);
    hdr.build_id = build_id;
    hdr.code_size = code_size;
    hdr.n_blocks = entries.size();
    hdr.prelude_size = begin_u - alloc_u;
    hdr.n_relocs = relocs.size();
    hdr.n_fastmem = fm_entries.size();
    hdr.old_bases[static_cast<size_t>(RelocKind::CodeBegin)] = begin_u;
    hdr.old_bases[static_cast<size_t>(RelocKind::ReturnFromRun)] =
        reinterpret_cast<u64>(code.GetReturnFromRunCodeAddress());
    hdr.old_bases[static_cast<size_t>(RelocKind::ForceReturn)] =
        reinterpret_cast<u64>(code.GetForceReturnFromRunCodeAddress());
    hdr.old_bases[static_cast<size_t>(RelocKind::TermFastDispatch)] =
        reinterpret_cast<u64>(terminal_handler_fast_dispatch_hint);
    hdr.old_bases[static_cast<size_t>(RelocKind::TermPopRSB)] =
        reinterpret_cast<u64>(terminal_handler_pop_rsb_hint);
    hdr.old_bases[static_cast<size_t>(RelocKind::FastDispatchTable)] =
        reinterpret_cast<u64>(fast_dispatch_table.data());
    hdr.old_bases[static_cast<size_t>(RelocKind::ObjcHitCounter)] =
        reinterpret_cast<u64>(conf.inline_objc_hit_counter);
    hdr.old_bases[static_cast<size_t>(RelocKind::ObjcMissCounter)] =
        reinterpret_cast<u64>(conf.inline_objc_miss_counter);
    hdr.old_bases[static_cast<size_t>(RelocKind::CallbackThis)] =
        reinterpret_cast<u64>(conf.callbacks);
    // Emitted blocks RIP-load FP/vector immediates from BlockOfCode's ConstantPool (prelude).
    // A warm process only populates pool slots touched by GenRunCode; Emit slots stay zero and
    // movi-derived stores (e.g. dyld hash-table mask=1) write 0 → classic warm MAPERR.
    hdr.const_pool_used = pool.size();
    lock.unlock();

    FILE* f = std::fopen(path.c_str(), "wb");
    if (!f) {
        return 0;
    }
    if (std::fwrite(&hdr, sizeof hdr, 1, f) != 1 || (chunk && std::fwrite(&base_off, 8, 1, f) != 1)) {
        std::fclose(f);
        return 0;
    }
    for (const auto& e : entries) {
        const u64 off = static_cast<u64>(static_cast<const u8*>(e.entrypoint) - begin);
        const u64 sz = e.size;
        const u64 desc = e.location_descriptor;
        if (std::fwrite(&desc, 8, 1, f) != 1 || std::fwrite(&off, 8, 1, f) != 1 || std::fwrite(&sz, 8, 1, f) != 1) {
            std::fclose(f);
            return 0;
        }
    }
    for (const auto& r : relocs) {
        const u32 off = r.offset;
        const u8 kind = static_cast<u8>(r.kind);
        if (std::fwrite(&off, 4, 1, f) != 1 || std::fwrite(&kind, 1, 1, f) != 1 ||
            std::fwrite("\0\0\0", 1, 3, f) != 3) {
            std::fclose(f);
            return 0;
        }
    }
    for (const auto& fm : fm_entries) {
        if (std::fwrite(&fm, sizeof fm, 1, f) != 1) {
            std::fclose(f);
            return 0;
        }
    }
    if (!links.empty() && std::fwrite(links.data(), sizeof(LinkPersist), links.size(), f) != links.size()) {
        std::fclose(f);
        return 0;
    }
    if (std::fwrite(slab.data(), 1, slab.size(), f) != slab.size()) {
        std::fclose(f);
        return 0;
    }
    if (hdr.const_pool_used) {
        if (std::fwrite(pool.data(), 1, pool.size(), f) != pool.size()) {
            std::fclose(f);
            return 0;
        }
    }
    std::fclose(f);
    if (std::getenv("X86SIM_A64_JITCACHE_DEBUG")) {
        size_t gap = 0;
        for (bool p : in_persisted) {
            if (!p) gap++;
        }
        std::fprintf(stderr,
                     "a64jitcache: save blocks=%zu fm=%zu relocs=%zu scrubbed_gap=%zu/%llu const_pool=%llu\n",
                     entries.size(), fm_entries.size(), relocs.size(), gap,
                     static_cast<unsigned long long>(code_size),
                     static_cast<unsigned long long>(hdr.const_pool_used));
    }
    return static_cast<size_t>(sizeof(PersistHeader) + entries.size() * 24 + relocs.size() * 8 +
                               fm_entries.size() * sizeof(FastmemPersist) + links.size() * sizeof(LinkPersist) + slab.size() +
                               hdr.const_pool_used);
}

std::vector<u64> A64EmitX64::ReadPersistentDescriptors(const std::string& path, const u8 cache_uuid[16], u64 build_id) {
    std::vector<u64> out;
    FILE* f = std::fopen(path.c_str(), "rb");
    if (!f) {
        return out;
    }
    PersistHeader hdr{};
    // Hot sets outlive the format: A64JC05 files have the same layout up to n_links (8 bytes shorter header).
    const bool ok = std::fread(&hdr, sizeof hdr, 1, f) == 1;
    const bool v5 = ok && std::memcmp(hdr.magic, "A64JC05", 8) == 0;
    if (v5) {
        std::fseek(f, static_cast<long>(sizeof hdr - sizeof hdr.n_links), SEEK_SET);
    }
    if (ok && (v5 || std::memcmp(hdr.magic, kPersistMagic, 8) == 0) &&
        (build_id == 0 || hdr.build_id == build_id) && std::memcmp(hdr.uuid, cache_uuid, 16) == 0) {
        out.reserve(hdr.n_blocks);
        for (u64 i = 0; i < hdr.n_blocks; i++) {
            u64 e[3];
            if (std::fread(e, 8, 3, f) != 3) {
                out.clear();
                break;
            }
            out.push_back(e[0]);
        }
    }
    std::fclose(f);
    return out;
}

void A64EmitX64::BeginChunk(u64 code_off) {
    std::unique_lock lock{shared_mutex};
    ClearCache();
    code.SetCodePtr(static_cast<const u8*>(code.GetCodeBegin()) + code_off);
}

void A64EmitX64::SetConstantPoolRegion(const std::vector<u8>& pool, size_t region_off) {
    std::unique_lock lock{shared_mutex};
    code.EnableWriting();
    const size_t n = std::min(pool.size(), code.GetConstantPoolTotalBytes()) & ~size_t{15};
    if (n) {
        // keep the slots this process's prelude already filled (GenRunCode): the union only adds to them
        std::vector<u8> merged(pool.begin(), pool.begin() + n);
        const u8* live = code.GetConstantPoolData();
        const size_t live_n = std::min(code.GetConstantPoolUsedBytes(), n);
        for (size_t i = 0; i < live_n; i += 16) {
            static const u8 zero[16]{};
            if (std::memcmp(live + i, zero, 16) != 0) {
                std::memcpy(merged.data() + i, live + i, 16);
            }
        }
        code.RestoreConstantPool(merged.data(), n);
    }
    code.SetConstantPoolInsertionOffset(region_off);
    code.DisableWriting();
}

namespace {
struct FileView {
    PersistHeader hdr{};
    u64 code_off = 0;  // chunk files
    bool chunk = false;
    long data_off = 0;  // after the header (and code_off)
    u64 SlabLen() const { return hdr.code_size - code_off; }
    long PoolOff() const {
        return data_off + static_cast<long>(hdr.n_blocks * 24 + hdr.n_relocs * 8 + hdr.n_fastmem * sizeof(FastmemPersist) +
                                            hdr.n_links * sizeof(LinkPersist) + SlabLen());
    }
};
bool ReadView(FILE* f, FileView& v) {
    if (std::fread(&v.hdr, sizeof v.hdr, 1, f) != 1) {
        return false;
    }
    v.chunk = std::memcmp(v.hdr.magic, kChunkMagic, 8) == 0;
    if (!v.chunk && std::memcmp(v.hdr.magic, kPersistMagic, 8) != 0) {
        return false;
    }
    if (v.chunk && (std::fread(&v.code_off, 8, 1, f) != 1 || v.code_off > v.hdr.code_size)) {
        return false;
    }
    v.data_off = std::ftell(f);
    return true;
}
}  // namespace

std::vector<u8> A64EmitX64::ReadPersistentPool(const std::string& path) {
    std::vector<u8> out;
    FILE* f = std::fopen(path.c_str(), "rb");
    if (!f) {
        return out;
    }
    FileView v;
    if (ReadView(f, v) && v.hdr.const_pool_used && std::fseek(f, v.PoolOff(), SEEK_SET) == 0) {
        out.resize(v.hdr.const_pool_used);
        if (std::fread(out.data(), 1, out.size(), f) != out.size()) {
            out.clear();
        }
    }
    std::fclose(f);
    return out;
}

namespace {
// x86Sim Speed 9: the prelude (dispatcher, terminal handlers, ~7,700 fastmem fallback thunks: ~3.8 MB, ~1.8 MB of it
// written) is byte-identical in every process with the same layout, yet each kept a private copy (~46 MB over one sim's
// ~26 image processes). Content-addressed <aot>.prelude.<hash>: the first process publishes its bytes, the others map
// the file MAP_PRIVATE over their identical copy (a page written later becomes private again). Layout differences (the
// FastDispatch mask of apps vs daemons, a table that missed its fixed address) just give another file or no sharing.
// X86SIM_A64_PRELUDE_SHARE=0 turns it off.
void SharePrelude(const std::string& aot_path, u64 lo, u64 hi) {
    if (hi <= lo || (std::getenv("X86SIM_A64_PRELUDE_SHARE") && std::atoi(std::getenv("X86SIM_A64_PRELUDE_SHARE")) == 0)) {
        return;
    }
    const u64 len = hi - lo;
    const u8* const p = reinterpret_cast<const u8*>(lo);
    u64 h = 0xcbf29ce484222325ull;
    for (u64 i = 0; i + 8 <= len; i += 8) {
        u64 w;
        std::memcpy(&w, p + i, 8);
        h = (h ^ w) * 0x100000001b3ull;
    }
    char hex[40];
    std::snprintf(hex, sizeof hex, ".prelude.%016llx", static_cast<unsigned long long>(h));
    const std::string file = aot_path + hex;
    int fd = open(file.c_str(), O_RDONLY | O_CLOEXEC);
    if (fd < 0) {
        const std::string tmp = file + ".tmp." + std::to_string(getpid());
        const int w = open(tmp.c_str(), O_WRONLY | O_CREAT | O_EXCL | O_CLOEXEC, 0644);
        if (w < 0) {
            return;
        }
        u64 done = 0;
        while (done < len) {
            const ssize_t n = write(w, p + done, len - done);
            if (n <= 0) {
                break;
            }
            done += static_cast<u64>(n);
        }
        close(w);
        if (done != len || (link(tmp.c_str(), file.c_str()) != 0 && errno != EEXIST)) {
            unlink(tmp.c_str());
            return;
        }
        unlink(tmp.c_str());
        fd = open(file.c_str(), O_RDONLY | O_CLOEXEC);
        if (fd < 0) {
            return;
        }
    }
    struct stat st {};
    bool same = fstat(fd, &st) == 0 && static_cast<u64>(st.st_size) == len;
    if (same) {
        void* chk = mmap(nullptr, len, PROT_READ, MAP_PRIVATE, fd, 0);
        same = chk != MAP_FAILED && std::memcmp(chk, p, len) == 0;
        if (chk != MAP_FAILED) {
            munmap(chk, len);
        }
    }
    if (same) {
        mmap(reinterpret_cast<void*>(lo), len, PROT_READ | PROT_WRITE | PROT_EXEC, MAP_PRIVATE | MAP_FIXED, fd, 0);
    }
    close(fd);
}

// Speed 28: the shared relocated image (.map) on huge pages. A copy on tmpfs (X86SIM_A64_AOT_HUGE_DIR, default
// /tmp/x86sim-a64-img: RAM; the container's /dev/shm is noexec) is filled through a MADV_HUGEPAGE mapping, so its
// page-cache folios are 2 MB (the mounts are huge=advise); every process maps it MAP_PRIVATE with MADV_HUGEPAGE and
// read faults map whole PMDs (the code region base is 2 MB aligned, so addresses and file offsets agree mod 2 MB).
// One copy per layout name; others in the directory are dropped when a new one is built (mapped ones stay alive
// until their processes exit). X86SIM_A64_AOT_HUGE=0: map the .map file itself as before. Caller holds the layout lock.
// Speed 34: fills hp (huge-page tmpfs copy of the .map) from mfd; false when it failed or got small pages.
bool BuildHugeCopy(const std::string& map_path, int mfd, const std::string& hp, u64 len) {
    const std::string tmp = hp + ".tmp." + std::to_string(getpid());
    const int w = open(tmp.c_str(), O_RDWR | O_CREAT | O_TRUNC | O_CLOEXEC, 0644);
    if (w < 0) {
        return false;
    }
    bool ok = ftruncate(w, static_cast<off_t>(len)) == 0;
    void* m = ok ? mmap(nullptr, len, PROT_READ | PROT_WRITE, MAP_SHARED, w, 0) : MAP_FAILED;
    ok = m != MAP_FAILED;
    if (ok) {
        madvise(m, len, MADV_HUGEPAGE);
        u64 done = 0;
        while (done < len) {
            const ssize_t n = pread(mfd, static_cast<u8*>(m) + done, std::min<u64>(len - done, 64ull << 20), static_cast<off_t>(done));
            if (n <= 0) {
                break;
            }
            done += static_cast<u64>(n);
        }
        ok = done == len;
#ifdef MADV_COLLAPSE
        if (ok) {
            madvise(m, len, MADV_COLLAPSE);  // best effort: folios the fault path left small
        }
#endif
        // keep the copy only when most of it is huge folios (PMD-mapped through this mapping); a 4 KB copy would just
        // double the image's RAM
        u64 pmd_kb = 0;
        if (ok) {
            if (FILE* sm = std::fopen("/proc/self/smaps", "r")) {
                char line[512];
                bool in = false;
                while (std::fgets(line, sizeof line, sm)) {
                    unsigned long a, b;
                    if (std::sscanf(line, "%lx-%lx ", &a, &b) == 2) {
                        in = a == reinterpret_cast<u64>(m);
                    } else if (in && std::sscanf(line, "ShmemPmdMapped: %lu", &a) == 1) {
                        pmd_kb = a;
                    }
                }
                std::fclose(sm);
            }
            if (pmd_kb * 1024 * 2 < len) {
                std::fprintf(stderr, "a64jitcache: huge image copy got %llu of %llu MB on 2 MB pages; mapping %s\n",
                             static_cast<unsigned long long>(pmd_kb >> 10), static_cast<unsigned long long>(len >> 20), map_path.c_str());
                ok = false;
                if (const int mk = open((hp + ".small").c_str(), O_WRONLY | O_CREAT | O_CLOEXEC, 0644); mk >= 0) {
                    close(mk);
                }
            }
        }
        munmap(m, len);
    }
    close(w);
    if (!ok || (link(tmp.c_str(), hp.c_str()) != 0 && errno != EEXIST)) {
        unlink(tmp.c_str());
        return false;
    }
    unlink(tmp.c_str());
    return true;
}


// Speed 35: starts a64hugecopy MAP HP unless a fresh HP.building marker says one runs. A raw clone without CLONE_VM
// and with no exit signal: the guest gets no SIGCHLD and its wait4(-1) never sees the child (only __WCLONE does);
// a64hugecopy forks the copy away at once, so the wait here is short.
void SpawnHugeCopy(const std::string& map_path, const std::string& hp, u64 pad) {
    struct stat ks {};
    if (stat((hp + ".building").c_str(), &ks) == 0 && time(nullptr) - ks.st_mtime < 300) {
        return;
    }
    Dl_info di{};
    if (!dladdr(reinterpret_cast<void*>(&SpawnHugeCopy), &di) || !di.dli_fname) {
        return;
    }
    std::string helper = di.dli_fname;
    helper = helper.substr(0, helper.rfind('/') + 1) + "a64hugecopy";
    if (access(helper.c_str(), X_OK) != 0) {
        return;
    }
    const std::string pad_s = std::to_string(pad);
    const char* argv[] = {helper.c_str(), map_path.c_str(), hp.c_str(), pad_s.c_str(), nullptr};
    const char* envp[] = {nullptr};
    const long pid = syscall(SYS_clone, CLONE_VFORK, 0, 0, 0, 0);
    if (pid == 0) {
        syscall(SYS_close_range, 3, ~0u, 0);
        syscall(SYS_execve, argv[0], argv, envp);
        syscall(SYS_exit, 127);
    }
    if (pid > 0) {
        int st = 0;
        while (waitpid(static_cast<pid_t>(pid), &st, __WCLONE) < 0 && errno == EINTR) {
        }
    }
}

// Perf 12: pad = (image address - file offset) mod 2 MB. The copy holds that many bytes before the .map's, so the copy's
// offsets line up with addresses modulo 2 MB and the kernel can map it with 2 MB pages (with offset 0x1000 at a page
// that is not 2 MB-aligned it never could: the 2026-11-03 A/B ran entirely on 4 KB mappings of the copy).
int HugeImageFd(const std::string& map_path, int mfd, u64 pad) {
    // Off by default (2026-11-03 defaults A/B, 3 fresh boots each): no measurable speed win over the file mapping
    // (Settings cold 4.34-4.51 vs 4.26-4.32 s, boot and taps equal), and the tmpfs copy pins the whole image in RAM
    // (1216 MB) where the page cache holds only touched, reclaimable pages. X86SIM_A64_AOT_HUGE=1 turns it on.
    if (const char* e = std::getenv("X86SIM_A64_AOT_HUGE"); !(e && std::atoi(e) == 1)) {
        return -1;
    }
    struct stat ms {};
    if (mfd < 0 || fstat(mfd, &ms) != 0 || ms.st_size <= 0) {
        return -1;
    }
    const u64 len = static_cast<u64>(ms.st_size) + pad;
    const char* d = std::getenv("X86SIM_A64_AOT_HUGE_DIR");
    const std::string dir = d ? d : "/tmp/x86sim-a64-img";
    mkdir(dir.c_str(), 0755);
    const std::string base = map_path.substr(map_path.rfind('/') + 1);
    const std::string hp = dir + "/" + base;
    int fd = open(hp.c_str(), O_RDONLY | O_CLOEXEC);
    struct stat st {};
    if (fd >= 0 && fstat(fd, &st) == 0 && static_cast<u64>(st.st_size) == len) {
        return fd;
    }
    if (fd >= 0) {
        close(fd);
    }
    // this boot's earlier attempt got mostly small pages (fragmented host memory): no copy, map the .map itself
    if (access((hp + ".small").c_str(), F_OK) == 0) {
        return -1;
    }
    // Speed 35: the copy no longer runs in a guest. The first process that finds no copy (and no fresh build marker)
    // starts linux/arm64jit's a64hugecopy next to libarm64jit.so (its own Linux process, detached) and maps the .map
    // itself, like every process until the copy is linked in. Speed 34's foreground copy (2-5 s in the first open after
    // an image change, under the layout lock) is opt-in: X86SIM_A64_AOT_HUGE_FG=1.
    static const bool fg = [] { const char* e = std::getenv("X86SIM_A64_AOT_HUGE_FG"); return e && std::atoi(e) == 1; }();
    if (!fg || pad) {  // the foreground copy has no pad
        SpawnHugeCopy(map_path, hp, pad);
        return -1;
    }
    if (DIR* dp = opendir(dir.c_str())) {
        while (dirent* de = readdir(dp)) {
            const std::string n = de->d_name;
            if (n != "." && n != ".." && n.compare(0, base.size(), base) != 0 && n.find(".map") != std::string::npos) {
                unlinkat(dirfd(dp), n.c_str(), 0);
            }
        }
        closedir(dp);
    }
    if (!BuildHugeCopy(map_path, mfd, hp, len)) {
        return -1;
    }
    return open(hp.c_str(), O_RDONLY | O_CLOEXEC);
}

// Maps [lo, hi) of the image from the huge copy when there is one (else from mfd) at file offset off.
// x86Sim RAM 13: the shared image's file mappings stay out of core dumps (X86SIM_A64_IMAGE_DUMP=1 keeps them): a
// dump reads every mapped page, so each crashing image process faulted the whole 1.3 GB image into the page cache
// (WebKit's helpers abort on Safari's teardown: one dump pass showed 870 MB of image pages). The code is in the file.
static void ImageDontDump(void* m, size_t len) {
    static const bool keep = [] { const char* e = std::getenv("X86SIM_A64_IMAGE_DUMP"); return e && std::atoi(e) == 1; }();
    if (m != MAP_FAILED && !keep) {
        madvise(m, len, MADV_DONTDUMP);
    }
}

void* MapImageRange(const std::string& map_path, int mfd, u64 lo, u64 hi, off_t off) {
    const u64 pad = (lo - static_cast<u64>(off)) & ((u64(1) << 21) - 1);
    const int hfd = HugeImageFd(map_path, mfd, pad);
    void* m = mmap(reinterpret_cast<void*>(lo), hi - lo, PROT_READ | PROT_WRITE | PROT_EXEC, MAP_PRIVATE | MAP_FIXED,
                   hfd >= 0 ? hfd : mfd, hfd >= 0 ? off + static_cast<off_t>(pad) : off);
    ImageDontDump(m, hi - lo);
    if (hfd >= 0) {
        if (m != MAP_FAILED) {
            madvise(m, hi - lo, MADV_HUGEPAGE);
        }
        close(hfd);
    }
    return m;
}
}  // namespace

size_t A64EmitX64::LoadPersistentCache(const std::string& path, const u8 cache_uuid[16], u64 build_id,
                                       u64 cache_lo, u64 cache_hi, bool shared_image) {
    int lock_fd = -1;
    SCOPE_EXIT {
        if (lock_fd >= 0) {
            close(lock_fd);  // releases the flock
        }
    };
    FILE* f = std::fopen(path.c_str(), "rb");
    if (!f) {
        return 0;
    }
    PersistHeader hdr{};
    if (std::fread(&hdr, sizeof hdr, 1, f) != 1) {
        std::fclose(f);
        return 0;
    }
    if (std::memcmp(hdr.magic, kPersistMagic, 8) != 0 || hdr.build_id != build_id ||
        std::memcmp(hdr.uuid, cache_uuid, 16) != 0) {
        std::fclose(f);
        return 0;
    }
    u8* begin = const_cast<u8*>(static_cast<const u8*>(code.GetCodeBegin()));
    const u64 prelude_size = reinterpret_cast<u64>(begin) - reinterpret_cast<u64>(code.getCode());
    if (hdr.prelude_size != prelude_size) {
        std::fprintf(stderr,
                     "a64jitcache: prelude_size mismatch saved=%llu live=%llu (near/far call layout?)\n",
                     static_cast<unsigned long long>(hdr.prelude_size),
                     static_cast<unsigned long long>(prelude_size));
        std::fclose(f);
        return 0;
    }
    if (std::getenv("X86SIM_A64_JITCACHE_DEBUG")) {
        std::fprintf(stderr,
                     "a64jitcache: load begin old=%#llx new=%#llx ret old=%#llx new=%#llx prelude=%llu relocs=%llu fastmem=%llu\n",
                     static_cast<unsigned long long>(hdr.old_bases[static_cast<size_t>(RelocKind::CodeBegin)]),
                     static_cast<unsigned long long>(reinterpret_cast<u64>(begin)),
                     static_cast<unsigned long long>(hdr.old_bases[static_cast<size_t>(RelocKind::ReturnFromRun)]),
                     static_cast<unsigned long long>(reinterpret_cast<u64>(code.GetReturnFromRunCodeAddress())),
                     static_cast<unsigned long long>(prelude_size),
                     static_cast<unsigned long long>(hdr.n_relocs),
                     static_cast<unsigned long long>(hdr.n_fastmem));
    }
    if (hdr.code_size == 0 || hdr.code_size > code.SpaceRemaining()) {
        std::fclose(f);
        return 0;
    }

    const long data_off = std::ftell(f);

    u64 new_bases[static_cast<size_t>(RelocKind::Count)]{};
    new_bases[static_cast<size_t>(RelocKind::CodeBegin)] = reinterpret_cast<u64>(begin);
    new_bases[static_cast<size_t>(RelocKind::ReturnFromRun)] =
        reinterpret_cast<u64>(code.GetReturnFromRunCodeAddress());
    new_bases[static_cast<size_t>(RelocKind::ForceReturn)] =
        reinterpret_cast<u64>(code.GetForceReturnFromRunCodeAddress());
    new_bases[static_cast<size_t>(RelocKind::TermFastDispatch)] =
        reinterpret_cast<u64>(terminal_handler_fast_dispatch_hint);
    new_bases[static_cast<size_t>(RelocKind::TermPopRSB)] =
        reinterpret_cast<u64>(terminal_handler_pop_rsb_hint);
    new_bases[static_cast<size_t>(RelocKind::FastDispatchTable)] =
        reinterpret_cast<u64>(fast_dispatch_table.data());
    new_bases[static_cast<size_t>(RelocKind::ObjcHitCounter)] =
        reinterpret_cast<u64>(conf.inline_objc_hit_counter);
    new_bases[static_cast<size_t>(RelocKind::ObjcMissCounter)] =
        reinterpret_cast<u64>(conf.inline_objc_miss_counter);
    new_bases[static_cast<size_t>(RelocKind::CallbackThis)] =
        reinterpret_cast<u64>(conf.callbacks);

    // Refuse kinds we cannot relocate (old base was set, new base is null, or vice versa for counters/callback).
    for (size_t k = 0; k < static_cast<size_t>(RelocKind::Count); k++) {
        const bool old_set = hdr.old_bases[k] != 0;
        const bool new_set = new_bases[k] != 0;
        if (old_set != new_set) {
            // Terminal handlers / FD table / code begin must always be present when used.
            if (k <= static_cast<size_t>(RelocKind::FastDispatchTable) ||
                k == static_cast<size_t>(RelocKind::CallbackThis)) {
                std::fclose(f);
                return 0;
            }
            // Objc counters: allow both-null; if only one side has them, refuse.
            std::fclose(f);
            return 0;
        }
    }

    // Stage 4 step 2: the code bytes after relocation, fastmem rebinding and linking depend only on this layout (the
    // bases below, the prelude's fallback thunks, the file). Processes with the same layout (ASLR off, fixed code cache
    // address) map one relocated copy MAP_PRIVATE: its pages stay shared until a process writes one (a later
    // link/unlink or invalidation copies just that page).
    const u64 page = 4096;
    const u64 begin_u64 = reinterpret_cast<u64>(begin);
    const u64 floor_u = begin_u64 & ~(page - 1);
    const u64 ceil_u = (begin_u64 + page - 1) & ~(page - 1);
    const u64 end_u64 = begin_u64 + hdr.code_size;
    const u64 end_ceil = (end_u64 + page - 1) & ~(page - 1);
    std::string map_path;
    bool mapped = false;
    if (shared_image && !std::getenv("X86SIM_A64_JITCACHE_NOLINK") && !std::getenv("X86SIM_A64_JITCACHE_SKIP_RANGE")) {
        u64 h = 0xcbf29ce484222325ull;
        const auto mix = [&h](u64 v) {
            for (int i = 0; i < 8; i++) {
                h = (h ^ ((v >> (8 * i)) & 0xff)) * 0x100000001b3ull;
            }
        };
        struct stat st {};
        if (fstat(fileno(f), &st) == 0) {
            mix(static_cast<u64>(st.st_size));
            mix(static_cast<u64>(st.st_mtim.tv_sec) * 1000000000ull + static_cast<u64>(st.st_mtim.tv_nsec));
            mix(static_cast<u64>(st.st_ino));
        }
        for (u64 b : new_bases) {
            mix(b);
        }
        mix(prelude_size);
        mix(cache_lo);
        mix(cache_hi);
        for (const auto* m : {&read_fallbacks, &write_fallbacks, &exclusive_write_fallbacks}) {
            u64 x = 0;
            for (const auto& [k, fn] : *m) {
                x += reinterpret_cast<u64>(fn) * 0x9E3779B97F4A7C15ull;
            }
            mix(x);
        }
        char hex[24];
        std::snprintf(hex, sizeof hex, ".%016llx.map", static_cast<unsigned long long>(h));
        map_path = path + hex;
        // Speed 7: one process at a time builds and publishes the .map/.idx; the others wait here and map them
        // (with every daemon on the image, ~25 processes start together and each built a private copy).
        lock_fd = open((map_path + ".lock").c_str(), O_RDWR | O_CREAT | O_CLOEXEC, 0644);
        if (lock_fd >= 0) {
            flock(lock_fd, LOCK_EX);
        }
        const int mfd = open(map_path.c_str(), O_RDONLY | O_CLOEXEC);
        struct stat mst {};
        if (mfd >= 0 && fstat(mfd, &mst) == 0 && static_cast<u64>(mst.st_size) == end_u64 - floor_u) {
            const u64 head = std::min(ceil_u, end_u64) - begin_u64;
            bool ok = pread(mfd, begin, head, static_cast<off_t>(begin_u64 - floor_u)) == static_cast<ssize_t>(head);
            if (ok && end_ceil > ceil_u) {
                void* m = MapImageRange(map_path, mfd, ceil_u, end_ceil, static_cast<off_t>(ceil_u - floor_u));
                ok = m != MAP_FAILED;
            }
            mapped = ok;
        }
        if (mfd >= 0) {
            close(mfd);
        }
    }
    // Speed 7: static image metadata (see EmitX64::StaticImage); X86SIM_A64_AOT_LAZY=0 registers every block as before.
    const bool lazy = !map_path.empty() && !(std::getenv("X86SIM_A64_AOT_LAZY") && std::atoi(std::getenv("X86SIM_A64_AOT_LAZY")) == 0);
    // Speed 10: a published .map + complete .idx for this layout is all a process needs (sorted blocks, links and
    // fastmem sites; the layout hash in the name pins the fallbacks the index refers to). Every process on the image
    // used to parse ~1.2M entries, sort them and compare the result with the .idx (~300 ms each, 25+ per boot).
    // Training (AOT_BUILD / AOT_AUTOSAVE=1) keeps the full parse: a later save needs the reloc table.
    const bool training = std::getenv("X86SIM_A64_AOT_BUILD") ||
                          (std::getenv("X86SIM_A64_AOT_AUTOSAVE") && std::atoi(std::getenv("X86SIM_A64_AOT_AUTOSAVE")) == 1);
    if (mapped && lazy && !training && !(std::getenv("X86SIM_A64_AOT_FASTLOAD") && std::atoi(std::getenv("X86SIM_A64_AOT_FASTLOAD")) == 0)) {
        fastmem_patch_info.clear();
        if (MapStaticIndex(map_path + ".idx", begin)) {
            const u64 skip = hdr.n_blocks * 24 + hdr.n_relocs * 8 + hdr.n_fastmem * sizeof(FastmemPersist) +
                             hdr.n_links * sizeof(LinkPersist) + hdr.code_size;
            bool ok = std::fseek(f, data_off + static_cast<long>(skip), SEEK_SET) == 0;
            if (ok && hdr.const_pool_used) {
                std::vector<u8> pool_bytes(static_cast<size_t>(hdr.const_pool_used));
                ok = hdr.const_pool_used <= code.GetConstantPoolTotalBytes() &&
                     std::fread(pool_bytes.data(), 1, hdr.const_pool_used, f) == hdr.const_pool_used;
                if (ok) {
                    code.EnableWriting();
                    code.RestoreConstantPool(pool_bytes.data(), static_cast<size_t>(hdr.const_pool_used));
                    code.DisableWriting();
                }
            }
            if (ok) {
                code.SetCodePtr(begin + hdr.code_size);
                std::fclose(f);
                patch_information.clear();
                ClearFastDispatchTable();
                SharePrelude(path, reinterpret_cast<u64>(code.getCode()), floor_u);
                return static_image.n_blocks;
            }
            static_image.Reset();
            static_groups.clear();  // Perf 1d  // fall through to the full parse
            fastmem_patch_info.clear();
        }
        std::fseek(f, data_off, SEEK_SET);
    }

    // one fread per section (it was three per block entry: ~4M calls per process)
    std::vector<std::tuple<u64, u64, u64>> entries;
    {
        std::vector<u64> raw(hdr.n_blocks * 3);
        if (std::fread(raw.data(), 8, raw.size(), f) != raw.size()) {
            std::fclose(f);
            return 0;
        }
        entries.resize(hdr.n_blocks);
        for (u64 i = 0; i < hdr.n_blocks; i++) {
            entries[i] = {raw[3 * i], raw[3 * i + 1], raw[3 * i + 2]};
        }
    }

    std::vector<RelocEntry> relocs;
    {
        struct Raw {
            u32 off;
            u8 kind, pad[3];
        };
        static_assert(sizeof(Raw) == 8);
        std::vector<Raw> raw(hdr.n_relocs);
        if (std::fread(raw.data(), sizeof(Raw), raw.size(), f) != raw.size()) {
            std::fclose(f);
            return 0;
        }
        relocs.resize(hdr.n_relocs);
        for (u64 i = 0; i < hdr.n_relocs; i++) {
            if (raw[i].kind >= static_cast<u8>(RelocKind::Count) || static_cast<u64>(raw[i].off) + 8 > hdr.code_size) {
                std::fclose(f);
                return 0;
            }
            relocs[i] = {raw[i].off, static_cast<RelocKind>(raw[i].kind)};
        }
    }

    std::vector<FastmemPersist> fm_entries(hdr.n_fastmem);
    if (hdr.n_fastmem && std::fread(fm_entries.data(), sizeof(FastmemPersist), hdr.n_fastmem, f) != hdr.n_fastmem) {
        std::fclose(f);
        return 0;
    }

    std::vector<LinkPersist> links(hdr.n_links);
    if (hdr.n_links && std::fread(links.data(), sizeof(LinkPersist), hdr.n_links, f) != hdr.n_links) {
        std::fclose(f);
        return 0;
    }

    std::vector<FastmemTable::StaticEntry> static_fm;
    std::vector<u64> static_cbs;
    code.EnableWriting();
    if (mapped) {
        std::fseek(f, static_cast<long>(hdr.code_size), SEEK_CUR);
    } else if (std::fread(begin, 1, hdr.code_size, f) != hdr.code_size) {
        code.DisableWriting();
        std::fclose(f);
        return 0;
    }
    // Restore ConstantPool bytes that persisted blocks RIP-reference (see save comment).
    if (hdr.const_pool_used) {
        if (hdr.const_pool_used > code.GetConstantPoolTotalBytes()) {
            code.DisableWriting();
            std::fclose(f);
            return 0;
        }
        std::vector<u8> pool_bytes(static_cast<size_t>(hdr.const_pool_used));
        if (std::fread(pool_bytes.data(), 1, hdr.const_pool_used, f) != hdr.const_pool_used) {
            code.DisableWriting();
            std::fclose(f);
            return 0;
        }
        // Pool lives in the writable prelude (allocated before PreludeComplete); safe to fill now.
        code.RestoreConstantPool(pool_bytes.data(), static_cast<size_t>(hdr.const_pool_used));
        if (std::getenv("X86SIM_A64_JITCACHE_DEBUG")) {
            std::fprintf(stderr, "a64jitcache: restored const_pool %llu bytes\n",
                         static_cast<unsigned long long>(hdr.const_pool_used));
        }
    }
    // Apply emitter-recorded relocations against the new bases (already applied in a mapped copy).
    for (const auto& r : (mapped ? std::vector<RelocEntry>{} : relocs)) {
        const size_t ki = static_cast<size_t>(r.kind);
        const u64 old_base = hdr.old_bases[ki];
        const u64 new_base = new_bases[ki];
        if (old_base == 0 && new_base == 0) {
            continue;
        }
        u64* slot = reinterpret_cast<u64*>(begin + r.offset);
        const u64 old_val = *slot;
        *slot = old_val - old_base + new_base;
    }
    // Restore fastmem fault→fallback map; rebind callbacks to this process's prelude trampolines.
    // Also rewrite the deferred abort stub's `call rel32` (E8) so the TBI/high-bits slow path
    // hits the live trampoline even if prelude near/far layout drifted within the same size.
    const u64 new_begin = reinterpret_cast<u64>(begin);
    fastmem_patch_info.clear();
    size_t fm_bound = 0;
    size_t fm_call_patched = 0;
    size_t fm_outside = 0;  // sites not in the static table (the .idx alone is then incomplete)
    for (const auto& fm : fm_entries) {
        if (fm.fault_off < 0 || static_cast<u64>(fm.fault_off) >= hdr.code_size) {
            continue;
        }
        const u64 fault = static_cast<u64>(static_cast<s64>(new_begin) + fm.fault_off);
        const u64 resume = static_cast<u64>(static_cast<s64>(new_begin) + fm.resume_off);
        const auto key = std::make_tuple(fm.ordered != 0, static_cast<size_t>(fm.bitsize),
                                         static_cast<int>(fm.vaddr_idx), static_cast<int>(fm.value_idx));
        void (*fn)() = nullptr;
        if (fm.kind == 0) {
            const auto it = read_fallbacks.find(key);
            if (it != read_fallbacks.end()) fn = it->second;
        } else if (fm.kind == 1) {
            const auto it = write_fallbacks.find(key);
            if (it != write_fallbacks.end()) fn = it->second;
        } else if (fm.kind == 2) {
            const auto it = exclusive_write_fallbacks.find(key);
            if (it != exclusive_write_fallbacks.end()) fn = it->second;
        }
        if (!fn) {
            continue;
        }
        const u64 delta = resume - fault;
        if (lazy && delta <= 0xFFFF && static_cast<u64>(fm.fault_off) <= 0xFFFFFFFFu) {
            const size_t ci = static_cast<size_t>(std::find(static_cbs.begin(), static_cbs.end(), reinterpret_cast<u64>(fn)) - static_cbs.begin());
            if (ci == static_cbs.size()) {
                static_cbs.push_back(reinterpret_cast<u64>(fn));
            }
            static_fm.push_back({static_cast<u32>(fm.fault_off), static_cast<u16>(delta), static_cast<u16>(ci)});
        } else {
            fastmem_patch_info.emplace(fault, FastmemPatchInfo{resume, reinterpret_cast<u64>(fn)});
            fm_outside++;
        }
        fm_bound++;
        // Abort stub shape: call wrapped_fn; <resume>. Patch E8 rel32 immediately before resume.
        // x86Sim RAM 3: only for a site with an out-of-line stub. An unchecked site (no stub) resumes right after its
        // own load/store, so the 5 bytes before resume are that instruction (a 0xE8 there is e.g. the disp8 of
        // [rax-0x18]): never patch inside it. A stub lies after the block body: resume - fault > 15 (the longest x86
        // instruction), and the old call target is a fallback in the prelude.
        const u64 prelude_begin = reinterpret_cast<u64>(code.getCode());
        if (fm.resume_off >= 5 && fm.resume_off - fm.fault_off > 15) {
            u8* call_site = begin + static_cast<size_t>(fm.resume_off) - 5;
            s32 old_rel;
            std::memcpy(&old_rel, call_site + 1, sizeof(old_rel));
            // rel32 moves with the code: the prelude sits right before begin in both processes
            const u64 old_target = static_cast<u64>(static_cast<s64>(reinterpret_cast<u64>(call_site) + 5) + old_rel);
            const bool to_prelude = old_target >= prelude_begin && old_target < new_begin;
            if (call_site[0] == 0xE8 && to_prelude) {
                const u64 next = reinterpret_cast<u64>(call_site) + 5;
                const s32 rel = static_cast<s32>(static_cast<s64>(reinterpret_cast<u64>(fn) - next));
                if (std::memcmp(call_site + 1, &rel, sizeof(rel)) != 0) {  // no write (page copy) when unchanged
                    std::memcpy(call_site + 1, &rel, sizeof(rel));
                    fm_call_patched++;
                }
            }
        }
    }
    if (std::getenv("X86SIM_A64_JITCACHE_DEBUG")) {
        std::fprintf(stderr, "a64jitcache: rebound %zu/%zu fastmem sites (abort-call patched %zu)\n",
                     fm_bound, fm_entries.size(), fm_call_patched);
    }
    code.SetCodePtr(begin + hdr.code_size);
    code.DisableWriting();
    std::fclose(f);

    size_t loaded = 0;
    reloc_entries.assign(relocs.begin(), relocs.end());  // keep for a later re-save under the new bases
    // Optional diagnostic: X86SIM_A64_JITCACHE_SKIP_RANGE=lo-hi skips registering blocks in
    // [lo, hi) so they retranslate fresh (e.g. to bisect a bad translation).
    u64 skip_lo = 0, skip_hi = 0;
    if (const char* sk = std::getenv("X86SIM_A64_JITCACHE_SKIP_RANGE")) {
        std::sscanf(sk, "%llx-%llx", &skip_lo, &skip_hi);
    }
    // block_ranges is for IC invalidation only; cover a single guest insn (4 bytes). Using host
    // size as a guest PC span (the old bug) made ranges hundreds of bytes wide and could
    // invalidate / confuse overlapping blocks after IVAU.
    size_t linked = 0;
    if (lazy) {
        std::vector<StaticImage::Block> sb;
        sb.reserve(entries.size());
        for (const auto& [desc_v, off, sz] : entries) {
            const u64 pc = A64::LocationDescriptor{IR::LocationDescriptor{desc_v}}.PC();
            if (pc >= cache_lo && pc < cache_hi && off + sz <= hdr.code_size) {
                sb.push_back({desc_v, static_cast<u32>(off), static_cast<u32>(sz)});
            }
        }
        std::stable_sort(sb.begin(), sb.end(), StaticImage::BlockLess);
        sb.erase(std::unique(sb.begin(), sb.end(), [](const auto& a, const auto& b) { return a.desc == b.desc; }), sb.end());
        std::vector<StaticImage::Link> sl;
        sl.reserve(links.size());
        // x86Sim Perf 1c: PushRSB's `mov rcx, imm64` sites (MOV_RCX, 10 bytes) too. They were left out here (the
        // non-lazy path below keeps them), so no RSB push site of the image was ever linked, even to a block of the
        // image: every return in image code reached its return site through the dispatcher (cold Settings: tens of
        // millions of C++ lookups; since Perf 1b through the fast dispatch handler's table probe).
        for (const auto& l : links) {
            const u64 len = l.kind == PatchInformation::MOV_RCX ? 10 : 8;
            if (static_cast<u64>(l.site_off) + len <= hdr.code_size && l.kind <= PatchInformation::MOV_RCX) {
                sl.push_back({l.target, l.site_off, l.kind});
            }
        }
        std::stable_sort(sl.begin(), sl.end(), [](const auto& a, const auto& b) { return a.target < b.target; });
        std::sort(static_fm.begin(), static_fm.end(), [](const auto& a, const auto& b) { return a.off < b.off; });
        static_image.Reset();
        static_groups.clear();  // Perf 1d
        static_image.code_begin = begin;
        static_image.own_blocks = std::move(sb);
        static_image.own_links = std::move(sl);
        static_image.blocks = static_image.own_blocks.data();
        static_image.n_blocks = static_image.own_blocks.size();
        static_image.links = static_image.own_links.data();
        static_image.n_links = static_image.own_links.size();
        if (!mapped) {
            // image-internal sites are linked in the code (a mapped copy has them already)
            const CodePtr save_code_ptr = code.getCurr();
            patching = true;
            code.EnableWriting();
            for (size_t i = 0; i < static_image.n_links; i++) {
                const auto& l = static_image.links[i];
                const size_t t = static_image.Index(l.target);
                if (t < static_image.n_blocks) {
                    PatchSite(static_cast<PatchInformation::Kind>(l.kind), begin + l.site_off, IR::LocationDescriptor{l.target}, begin + static_image.blocks[t].off);
                    linked++;
                }
            }
            code.DisableWriting();
            patching = false;
            code.SetCodePtr(save_code_ptr);
        }
        patch_information.clear();
        loaded = static_image.n_blocks;
    }
    for (const auto& [desc_v, off, sz] : (lazy ? decltype(entries){} : entries)) {
        const A64::LocationDescriptor desc{IR::LocationDescriptor{desc_v}};
        const u64 pc = desc.PC();
        if (pc < cache_lo || pc >= cache_hi) {
            continue;
        }
        if (skip_hi && pc >= skip_lo && pc < skip_hi) {
            continue;
        }
        if (off + sz > hdr.code_size) {
            continue;
        }
        CodePtr ep = begin + off;
        BlockDescriptor bd{ep, static_cast<u32>(sz), 1};
        if (block_descriptors.insert({IR::LocationDescriptor{desc_v}, bd}).second) {
            lf_map.Set(desc_v, ep);
        }
        const auto range = boost::icl::discrete_interval<u64>::closed(pc, pc + 3);
        block_ranges.AddRange(range, desc);
        loaded++;
    }
    // Rebuild link sites (the slab holds every site in its unlinked form) and link callers to loaded blocks.
    if (!lazy) {
        patch_information.clear();
    }
    for (const auto& l : (lazy ? decltype(links){} : links)) {
        if (static_cast<u64>(l.site_off) + 10 > hdr.code_size || l.kind > PatchInformation::MOV_RCX) {
            continue;
        }
        CodePtr site = begin + l.site_off;
        patch_information.Add(IR::LocationDescriptor{l.target}, static_cast<PatchInformation::Kind>(l.kind), site);
    }
    if (!lazy && !std::getenv("X86SIM_A64_JITCACHE_NOLINK")) {
        code.EnableWriting();
        for (const auto& [desc, bd] : block_descriptors) {
            if (patch_information.count(desc)) {
                Patch(desc, bd.entrypoint);
                linked++;
            }
        }
        code.DisableWriting();
    }
    if (std::getenv("X86SIM_A64_JITCACHE_DEBUG")) {
        std::fprintf(stderr, "a64jitcache: %zu link sites, %zu target blocks linked, %s, fm calls patched %zu\n", links.size(),
                     linked, mapped ? "mapped" : "copied", fm_call_patched);
    }
    // First process with this layout: write the relocated, linked code for the next ones (ASLR off only; with ASLR
    // every process has its own layout), then map it over our private copy so this process shares it too.
    if (!mapped && !map_path.empty() && (personality(0xffffffff) & ADDR_NO_RANDOMIZE) && end_u64 > floor_u) {
        const std::string tmp = map_path + ".tmp." + std::to_string(getpid());
        const int wfd = open(tmp.c_str(), O_WRONLY | O_CREAT | O_TRUNC | O_CLOEXEC, 0644);
        if (wfd >= 0) {
            const u64 len = end_u64 - floor_u;
            u64 done = 0;
            // x86Sim Speed 19: all-zero 64 KB pieces (slot headroom, ~40% of the image) become holes: a sparse file
            // that reads back the same
            constexpr u64 kPiece = 64 * 1024;
            static const u8 kZero[kPiece] = {};
            bool tail_hole = false;
            while (done < len) {
                const u64 want = std::min(kPiece, len - done);
                const u8* src = reinterpret_cast<const u8*>(floor_u) + done;
                if (want == kPiece && std::memcmp(src, kZero, kPiece) == 0) {
                    if (lseek(wfd, static_cast<off_t>(kPiece), SEEK_CUR) < 0) {
                        break;
                    }
                    done += kPiece;
                    tail_hole = true;
                    continue;
                }
                const ssize_t n = write(wfd, src, want);
                if (n <= 0) {
                    break;
                }
                done += static_cast<u64>(n);
                tail_hole = false;
            }
            if (done == len && tail_hole && ftruncate(wfd, static_cast<off_t>(len)) != 0) {
                done = 0;
            }
            close(wfd);
            // link, not rename: when processes with this layout start together, the first file stays and every one
            // maps it (a rename would leave the earlier ones on a deleted copy). The contents are identical.
            const bool published = done == len && (link(tmp.c_str(), map_path.c_str()) == 0 || errno == EEXIST);
            unlink(tmp.c_str());
            if (published) {
                const int mfd = open(map_path.c_str(), O_RDONLY | O_CLOEXEC);
                struct stat mst {};
                bool same = mfd >= 0 && end_ceil > ceil_u && fstat(mfd, &mst) == 0 && static_cast<u64>(mst.st_size) == len;
                if (same) {
                    // another process's file: it must hold exactly our bytes (the layout hash should guarantee it)
                    void* chk = mmap(nullptr, len, PROT_READ, MAP_PRIVATE, mfd, 0);
                    same = chk != MAP_FAILED && std::memcmp(static_cast<const u8*>(chk) + (begin_u64 - floor_u), begin, hdr.code_size) == 0;
                    if (chk != MAP_FAILED) {
                        munmap(chk, len);
                    }
                    if (!same) {
                        std::fprintf(stderr, "a64jitcache: %s differs from this process's relocated code; not mapped\n", map_path.c_str());
                    }
                }
                if (same) {
                    // identical bytes: swapping the private pages for the file's is invisible to the code
                    MapImageRange(map_path, mfd, ceil_u, end_ceil, static_cast<off_t>(ceil_u - floor_u));
                }
                if (mfd >= 0) {
                    close(mfd);
                }
            }
        }
    }
    if (lazy) {
        PublishStaticIndex(map_path + ".idx", std::move(static_fm), std::move(static_cbs), fm_outside == 0);
    }
    ClearFastDispatchTable();
    if (!map_path.empty()) {
        SharePrelude(path, reinterpret_cast<u64>(code.getCode()), floor_u);
    }
    return loaded;
}

namespace {
constexpr char kIndexMagic[8] = {'A', '6', '4', 'I', 'D', 'X', '0', '2'};
struct IndexHeader {
    char magic[8];
    u64 n_blocks, n_links, n_fm, n_cbs;
    u64 complete;  // Speed 10: every fastmem site is in the static table (MapStaticIndex may skip the image parse)
};
}  // namespace

// Speed 7: the first process with a layout writes the static arrays to <map>.idx (published with link(), like the
// .map); every process maps the file shared and drops its private arrays when the contents match.
void A64EmitX64::PublishStaticIndex(const std::string& idx_path, std::vector<FastmemTable::StaticEntry> fm, std::vector<u64> cbs, bool complete) {
    static_image.dead.assign((static_image.n_blocks + 63) / 64, 0);
    static_image.live.assign((static_image.n_blocks + 63) / 64, 0);
    static_image.active = true;
    const u8* begin = static_image.code_begin;
    IndexHeader h{};
    std::memcpy(h.magic, kIndexMagic, 8);
    h.n_blocks = static_image.n_blocks;
    h.n_links = static_image.n_links;
    h.n_fm = fm.size();
    h.n_cbs = cbs.size();
    h.complete = complete;
    const size_t o_cbs = sizeof h, o_blocks = o_cbs + cbs.size() * 8, o_links = o_blocks + h.n_blocks * sizeof(StaticImage::Block),
                 o_fm = o_links + h.n_links * sizeof(StaticImage::Link), len = o_fm + fm.size() * sizeof(FastmemTable::StaticEntry);
    const auto same = [&](const u8* m) {
        return std::memcmp(m, &h, sizeof h) == 0 && std::memcmp(m + o_cbs, cbs.data(), cbs.size() * 8) == 0 &&
               std::memcmp(m + o_blocks, static_image.blocks, h.n_blocks * sizeof(StaticImage::Block)) == 0 &&
               std::memcmp(m + o_links, static_image.links, h.n_links * sizeof(StaticImage::Link)) == 0 &&
               std::memcmp(m + o_fm, fm.data(), fm.size() * sizeof(FastmemTable::StaticEntry)) == 0;
    };
    int fd = open(idx_path.c_str(), O_RDONLY | O_CLOEXEC);
    if (fd < 0 && (personality(0xffffffff) & ADDR_NO_RANDOMIZE)) {
        const std::string tmp = idx_path + ".tmp." + std::to_string(getpid());
        if (FILE* w = std::fopen(tmp.c_str(), "wb")) {
            bool ok = std::fwrite(&h, sizeof h, 1, w) == 1;
            ok = ok && std::fwrite(cbs.data(), 8, cbs.size(), w) == cbs.size();
            ok = ok && std::fwrite(static_image.blocks, sizeof(StaticImage::Block), h.n_blocks, w) == h.n_blocks;
            ok = ok && std::fwrite(static_image.links, sizeof(StaticImage::Link), h.n_links, w) == h.n_links;
            ok = ok && std::fwrite(fm.data(), sizeof(FastmemTable::StaticEntry), fm.size(), w) == fm.size();
            ok = std::fclose(w) == 0 && ok;
            if (ok) {
                (void)link(tmp.c_str(), idx_path.c_str());
            }
            unlink(tmp.c_str());
        }
        fd = open(idx_path.c_str(), O_RDONLY | O_CLOEXEC);
    }
    struct stat st {};
    void* m = MAP_FAILED;
    if (fd >= 0 && fstat(fd, &st) == 0 && static_cast<size_t>(st.st_size) == len) {
        m = mmap(nullptr, len, PROT_READ, MAP_SHARED, fd, 0);
        ImageDontDump(m, len);
        if (m != MAP_FAILED && !same(static_cast<const u8*>(m))) {
            const u8* mm = static_cast<const u8*>(m);
            std::fprintf(stderr, "a64jitcache: %s differs from this process's index (hdr %d cbs %d blocks %d links %d fm %d); not mapped\n", idx_path.c_str(),
                         std::memcmp(mm, &h, sizeof h) != 0, std::memcmp(mm + o_cbs, cbs.data(), cbs.size() * 8) != 0,
                         std::memcmp(mm + o_blocks, static_image.blocks, h.n_blocks * sizeof(StaticImage::Block)) != 0,
                         std::memcmp(mm + o_links, static_image.links, h.n_links * sizeof(StaticImage::Link)) != 0,
                         std::memcmp(mm + o_fm, fm.data(), fm.size() * sizeof(FastmemTable::StaticEntry)) != 0);
            if (const char* d = std::getenv("X86SIM_A64_IDX_DUMP")) {
                if (FILE* w = std::fopen((std::string(d) + "/idx." + std::to_string(getpid())).c_str(), "wb")) {
                    std::fwrite(&h, sizeof h, 1, w);
                    std::fwrite(cbs.data(), 8, cbs.size(), w);
                    std::fwrite(static_image.blocks, sizeof(StaticImage::Block), h.n_blocks, w);
                    std::fwrite(static_image.links, sizeof(StaticImage::Link), h.n_links, w);
                    std::fwrite(fm.data(), sizeof(FastmemTable::StaticEntry), fm.size(), w);
                    std::fclose(w);
                }
            }
            munmap(m, len);
            m = MAP_FAILED;
        }
    }
    if (fd >= 0) {
        close(fd);
    }
    if (m != MAP_FAILED) {
        const u8* mb = static_cast<const u8*>(m);
        static_image.map = m;
        static_image.map_len = len;
        static_image.blocks = reinterpret_cast<const StaticImage::Block*>(mb + o_blocks);
        static_image.links = reinterpret_cast<const StaticImage::Link*>(mb + o_links);
        // (x = {} keeps the capacity)
        std::vector<StaticImage::Block>().swap(static_image.own_blocks);
        std::vector<StaticImage::Link>().swap(static_image.own_links);
        std::vector<FastmemTable::StaticEntry>().swap(static_fm_own);
        fastmem_patch_info.SetStatic(reinterpret_cast<u64>(begin), reinterpret_cast<const FastmemTable::StaticEntry*>(mb + o_fm), fm.size(), std::move(cbs));
    } else {
        static_fm_own = std::move(fm);
        fastmem_patch_info.SetStatic(reinterpret_cast<u64>(begin), static_fm_own.data(), static_fm_own.size(), std::move(cbs));
    }
    malloc_trim(0);
}

// Speed 10: adopt a published, complete .idx without the image parse (see LoadPersistentCache). The file was written
// by a process with this layout (the name's hash), so its callbacks and offsets hold here.
bool A64EmitX64::MapStaticIndex(const std::string& idx_path, u8* begin) {
    const int fd = open(idx_path.c_str(), O_RDONLY | O_CLOEXEC);
    if (fd < 0) {
        return false;
    }
    struct stat st {};
    IndexHeader h{};
    bool ok = fstat(fd, &st) == 0 && pread(fd, &h, sizeof h, 0) == static_cast<ssize_t>(sizeof h) &&
              std::memcmp(h.magic, kIndexMagic, 8) == 0 && h.complete == 1;
    const size_t o_cbs = sizeof h, o_blocks = o_cbs + h.n_cbs * 8, o_links = o_blocks + h.n_blocks * sizeof(StaticImage::Block),
                 o_fm = o_links + h.n_links * sizeof(StaticImage::Link), len = o_fm + h.n_fm * sizeof(FastmemTable::StaticEntry);
    ok = ok && static_cast<size_t>(st.st_size) == len;
    void* m = ok ? mmap(nullptr, len, PROT_READ, MAP_SHARED, fd, 0) : MAP_FAILED;
    close(fd);
    if (m == MAP_FAILED) {
        return false;
    }
    ImageDontDump(m, len);
    const u8* mb = static_cast<const u8*>(m);
    static_image.Reset();
    static_groups.clear();  // Perf 1d
    static_image.code_begin = begin;
    static_image.map = m;
    static_image.map_len = len;
    static_image.blocks = reinterpret_cast<const StaticImage::Block*>(mb + o_blocks);
    static_image.n_blocks = h.n_blocks;
    static_image.links = reinterpret_cast<const StaticImage::Link*>(mb + o_links);
    static_image.n_links = h.n_links;
    static_image.dead.assign((h.n_blocks + 63) / 64, 0);
    static_image.live.assign((h.n_blocks + 63) / 64, 0);
    static_image.active = true;
    std::vector<u64> cbs(h.n_cbs);
    std::memcpy(cbs.data(), mb + o_cbs, h.n_cbs * 8);
    fastmem_patch_info.SetStatic(reinterpret_cast<u64>(begin), reinterpret_cast<const FastmemTable::StaticEntry*>(mb + o_fm), h.n_fm, std::move(cbs));
    return true;
}

std::string A64EmitX64::MemoryReport() const {
    const auto mb = [](double b) { return b / 1048576.0; };
    char buf[512];
    std::snprintf(buf, sizeof buf,
                  "block_descriptors %.1f (%zu) patch_information %.1f (%zu) block_ranges %.1f fastmem %.1f (%zu) "
                  "relocs %.1f lf_map %.1f sl_map %.1f static %zu blocks (%zu registered, %zu dead bits) %zu links %zu fm %s",
                  mb(block_descriptors.bucket_count() * (sizeof(IR::LocationDescriptor) + sizeof(BlockDescriptor) + 8)), block_descriptors.size(),
                  mb(patch_information.MemoryBytes()), patch_information.size(),
                  mb(block_ranges.MemoryBytes()),
                  mb(fastmem_patch_info.MemoryBytes()), fastmem_patch_info.size(),
                  mb(reloc_entries.capacity() * sizeof(RelocEntry)), mb(lf_map.MemoryBytes()), mb(sl_map.MemoryBytes()),
                  static_image.n_blocks, static_image.registered, static_image.dead.size() * 64, static_image.n_links,
                  fastmem_patch_info.static_size(), static_image.map ? "mapped" : (static_image.active ? "private" : "off"));
    // x86Sim RAM 3: fastmem faults (unchecked accesses with a tagged / out-of-range address, read-only pages)
    std::string r = buf;
    std::vector<std::pair<u64, u64>> top;
    for (const auto& [rip, n] : fault_sites) {
        top.emplace_back(n, rip);
    }
    std::sort(top.rbegin(), top.rend());
    r += fmt::format(" faults {} at {} sites, {} blocks checked", fastmem_faults, fault_sites.size(), checked_retranslations);
    for (size_t i = 0; i < top.size() && i < 4; i++) {
        u64 guest = 0;
        for (const auto& [loc, bd] : block_descriptors) {
            const u64 e = reinterpret_cast<u64>(bd.entrypoint);
            if (top[i].second >= e && top[i].second < e + bd.size) {
                guest = A64::LocationDescriptor{loc}.PC();
                break;
            }
        }
        r += fmt::format(" {:#x}x{} (block {:#x})", top[i].second, top[i].first, guest);
    }
    return r;
}

void A64EmitX64::ClearCache() {
    EmitX64::ClearCache();
    block_ranges.ClearCache();
    ClearFastDispatchTable();
    fastmem_patch_info.clear();
    fastmem_recompile_markers.clear();
    reloc_entries.clear();
}

bool A64EmitX64::InvalidateCacheRanges(const boost::icl::interval_set<u64>& ranges) {
    auto locations = block_ranges.InvalidateRanges(ranges);
    if (static_image.active) {
        // static blocks cover one guest insn [pc, pc+3], as block_ranges did for loaded blocks
        for (const auto& r : ranges) {
            const u64 first = boost::icl::first(r), last = boost::icl::last(r);
            if (last < first) {
                continue;
            }
            const u64 lo = first >= 3 ? first - 3 : 0;
            const u64 hi = last;
            const StaticImage::Block key{lo, 0, 0};
            for (const auto* b = std::lower_bound(static_image.blocks, static_image.blocks + static_image.n_blocks, key, StaticImage::BlockLess);
                 b != static_image.blocks + static_image.n_blocks && StaticImage::Pc(b->desc) <= hi; b++) {
                if (!static_image.Dead(static_cast<size_t>(b - static_image.blocks))) {
                    locations.insert(IR::LocationDescriptor{b->desc});
                }
            }
        }
    }
    // X86SIM_A64_INVAL_DEBUG=<path prefix> (debug): blocks found per range invalidation, to <prefix>.<pid>
    if (static const bool dbg = std::getenv("X86SIM_A64_INVAL_DEBUG") != nullptr; dbg) {
        size_t known = 0;
        for (const auto& l : locations) known += block_descriptors.count(l);
        static FILE* df = std::fopen((std::string(std::getenv("X86SIM_A64_INVAL_DEBUG")) + "." + std::to_string(getpid())).c_str(), "a");
        if (df) {
            std::fprintf(df, "a64 invalidate: %zu ranges [%#llx..] -> %zu locations, %zu registered\n", ranges.iterative_size(),
                         ranges.empty() ? 0ull : static_cast<unsigned long long>(boost::icl::first(*ranges.begin())), locations.size(), known);
            std::fflush(df);
        }
    }
    if (locations.empty()) {
        return false;
    }
    InvalidateBasicBlocks(locations);
    return true;
}

namespace {
__attribute__((target("sse4.2"))) u64 FastDispatchCrc(u64 desc, u64 table) {
    return _mm_crc32_u64(desc, table);
}
}  // namespace

// Same slot as the emitted lookup: crc32(desc, table address) (SSE4.2) & mask, mask in bytes.
A64EmitX64::FastDispatchEntry* A64EmitX64::FastDispatchSlot(u64 location_descriptor) const {
    const u64 base = reinterpret_cast<u64>(fast_dispatch_table.data());
    u64 h = location_descriptor;
    if (code.HasHostFeature(HostFeature::SSE42)) {
        h = FastDispatchCrc(location_descriptor, base);
    }
    return reinterpret_cast<FastDispatchEntry*>(base + (static_cast<u32>(h) & static_cast<u32>(fast_dispatch_table_mask)));
}

bool A64EmitX64::GetBlockFillsFastDispatch() {
    // Speed 9: on by default (X86SIM_A64_GETBLOCK_FD=0 turns it off). Speed 7/8's cold-boot crashes with it were the
    // probe's torn 16-byte read (see FastDispatchLoad16). It changes the dispatcher's miss path (prelude size), so an
    // AOT image only loads in processes with the same setting.
    static const bool on = !(std::getenv("X86SIM_A64_GETBLOCK_FD") && std::atoi(std::getenv("X86SIM_A64_GETBLOCK_FD")) == 0);
    return on;
}

// x86Sim Speed 9: one 16-byte access each, in asm. clang compiled _mm_load_si128 + the two extracts into two 8-byte
// loads (key, then code): when another thread refilled the same slot in between, the probe matched location A's key
// and returned block B's code (X86SIM_A64_GETBLOCK_FD_VERIFY found swapped pairs; the guest jumped into the heap or
// got NULL back: the Speed 7/8 GetBlock probe crashes).
static inline __m128i FastDispatchLoad16(const void* p) {
    __m128i v;
    asm volatile("movdqa %1, %0" : "=x"(v) : "m"(*static_cast<const __m128i*>(p)));
    return v;
}

static inline void FastDispatchStore16(void* p, __m128i v) {
    asm volatile("movdqa %1, %0" : "=m"(*static_cast<__m128i*>(p)) : "x"(v) : "memory");
}

CodePtr A64EmitX64::FastDispatchProbe(u64 location_descriptor) const {
    const __m128i v = FastDispatchLoad16(FastDispatchSlot(location_descriptor));
    if (~static_cast<u64>(_mm_cvtsi128_si64(v)) != location_descriptor) {
        return nullptr;
    }
    return reinterpret_cast<CodePtr>(_mm_cvtsi128_si64(_mm_unpackhi_epi64(v, v)));
}

void A64EmitX64::FastDispatchFill(u64 location_descriptor, CodePtr code_ptr) {
    FastDispatchStore16(FastDispatchSlot(location_descriptor),
                        _mm_set_epi64x(static_cast<s64>(reinterpret_cast<u64>(code_ptr)), static_cast<s64>(~location_descriptor)));
}

void A64EmitX64::ClearFastDispatchTable() {
    if (!conf.HasOptimization(OptimizationFlag::FastDispatch)) {
        return;
    }
    // x86Sim: keys are stored inverted (empty = all-zero bytes), so a clear drops the pages instead of writing 4 MB
    // per process; a concurrent reader sees either the old entry or zeros (a miss).
    madvise(fast_dispatch_table.data(), fast_dispatch_table_size * sizeof(FastDispatchEntry), MADV_DONTNEED);
}

void A64EmitX64::EmitPinnedStore() {
    for (int g = 0; g < 33; g++) {
        if (const auto p = PinnedHost(g)) {
            if (g == 32) {
                code.mov(dword[r15 + GuestRegOffset(g)], p->cvt32());
            } else {
                code.mov(qword[r15 + GuestRegOffset(g)], *p);
            }
        }
    }
}
void A64EmitX64::EmitPinnedLoad() {
    for (int g = 0; g < 33; g++) {
        if (const auto p = PinnedHost(g)) {
            if (g == 32) {
                code.mov(p->cvt32(), dword[r15 + GuestRegOffset(g)]);
            } else {
                code.mov(*p, qword[r15 + GuestRegOffset(g)]);
            }
        }
    }
}
void A64EmitX64::LoadGuestX(const Xbyak::Reg64& dst, int guest) {
    if (const auto p = PinnedHost(guest)) {
        code.mov(dst, *p);
    } else {
        code.mov(dst, qword[r15 + GuestRegOffset(guest)]);
    }
}
void A64EmitX64::StoreGuestX(int guest, const Xbyak::Reg64& src) {
    if (const auto p = PinnedHost(guest)) {
        code.mov(*p, src);
    } else {
        code.mov(qword[r15 + GuestRegOffset(guest)], src);
    }
}

void A64EmitX64::GenTerminalHandlers() {
    // PC ends up in rdx, location_descriptor ends up in rbx
    const auto calculate_location_descriptor = [this] {
        // This calculation has to match up with A64::LocationDescriptor::UniqueHash
        // TODO: Optimization is available here based on known state of fpcr.
        code.mov(rdx, qword[r15 + JSO(pc)]);
        code.mov(rcx, A64::LocationDescriptor::pc_mask);
        code.and_(rcx, rdx);
        code.mov(ebx, dword[r15 + JSO(fpcr)]);
        code.and_(ebx, A64::LocationDescriptor::fpcr_mask);
        code.shl(rbx, A64::LocationDescriptor::fpcr_shift);
        code.or_(rbx, rcx);
    };

    Xbyak::Label fast_dispatch_cache_miss, rsb_cache_miss;

    code.align();
    terminal_handler_pop_rsb_hint = code.getCurr<const void*>();
    calculate_location_descriptor();
    Xbyak::Label rsb_gen_stale;
    if (conf.shared_translations && conf.HasOptimization(OptimizationFlag::FastDispatch)) {
        code.mov(rcx, qword[r15 + JSO(invalidate_gen_ptr)]);
        code.mov(rcx, qword[rcx]);
        code.cmp(rcx, qword[r15 + JSO(rsb_gen)]);
        code.jne(rsb_gen_stale, code.T_NEAR);
    }
    code.mov(eax, dword[r15 + JSO(rsb_ptr)]);
    code.sub(eax, 1);
    code.and_(eax, u32(A64JitState::RSBPtrMask));
    code.mov(dword[r15 + JSO(rsb_ptr)], eax);
    code.cmp(rbx, qword[r15 + JSO(rsb_location_descriptors) + rax * sizeof(u64)]);
    if (conf.HasOptimization(OptimizationFlag::FastDispatch)) {
        code.jne(rsb_cache_miss, code.T_NEAR);
    } else {
        code.jne(code.GetReturnFromRunCodeAddress());
    }
    code.mov(rax, qword[r15 + JSO(rsb_codeptrs) + rax * sizeof(u64)]);
    code.jmp(rax);
    if (conf.shared_translations && conf.HasOptimization(OptimizationFlag::FastDispatch)) {
        // a newer invalidation: forget every entry (ResetRSB), take this generation, dispatch this return normally
        code.L(rsb_gen_stale);
        code.mov(qword[r15 + JSO(rsb_gen)], rcx);
        code.mov(rax, u64(0xFFFFFFFFFFFFFFFFull));
        for (size_t i = 0; i < A64JitState::RSBSize; i++) {
            code.mov(qword[r15 + JSO(rsb_location_descriptors) + i * sizeof(u64)], rax);
        }
        code.jmp(rsb_cache_miss, code.T_NEAR);
    }
    PerfMapRegister(terminal_handler_pop_rsb_hint, code.getCurr(), "a64_terminal_handler_pop_rsb_hint");

    if (conf.HasOptimization(OptimizationFlag::FastDispatch)) {
        code.align();
        terminal_handler_fast_dispatch_hint = code.getCurr<const void*>();
        calculate_location_descriptor();
        code.L(rsb_cache_miss);
        // Prelude (before GetCodeBegin): not in the persistent slab; no reloc entry needed.
        code.mov(rsi, reinterpret_cast<u64>(fast_dispatch_table.data()));  // Perf 14: not r12 (pinned)
        code.mov(rdx, rbx);
        if (code.HasHostFeature(HostFeature::SSE42)) {
            code.crc32(rdx, rsi);
        }
        code.and_(edx, fast_dispatch_table_mask);
        code.lea(rdx, ptr[rsi + rdx]);
        if (conf.shared_translations) {
            // Entries are read and written as one aligned 16-byte access (atomic on AVX-capable x86): another
            // thread may be replacing the entry. xmm0/xmm1 are dead between blocks.
            Xbyak::Label shared_miss;
            code.movdqa(xmm0, xword[rdx]);
            code.movq(rax, xmm0);
            code.not_(rax);
            code.cmp(rbx, rax);
            code.jne(shared_miss);
            code.pextrq(rax, xmm0, 1);
            code.jmp(rax);
            code.L(shared_miss);
            if (!GetBlockFillsFastDispatch()) {
                code.push(rdx);  // Perf 14: rdx (the entry) is caller-saved; rbp is a pinned guest register
                code.sub(rsp, 8);
            }
            code.LookupBlock();
            if (!GetBlockFillsFastDispatch()) {
                code.add(rsp, 8);
                code.pop(rdx);
            }
            // Speed 8: GetBlock fills the entry, with the shared mutex held; a store here after LookupBlock could put
            // back a block that another thread invalidated meanwhile.
            if (!GetBlockFillsFastDispatch()) {
                code.not_(rbx);
                code.movq(xmm0, rbx);
                code.not_(rbx);
                code.movq(xmm1, rax);
                code.punpcklqdq(xmm0, xmm1);
                code.movdqa(xword[rdx], xmm0);
            }
            code.jmp(rax);
        }
        code.mov(rax, qword[rdx + offsetof(FastDispatchEntry, location_descriptor)]);
        code.not_(rax);
        code.cmp(rbx, rax);
        code.jne(fast_dispatch_cache_miss);
        code.jmp(ptr[rdx + offsetof(FastDispatchEntry, code_ptr)]);
        code.L(fast_dispatch_cache_miss);
        code.not_(rbx);
        code.mov(qword[rdx + offsetof(FastDispatchEntry, location_descriptor)], rbx);
        code.not_(rbx);
        code.push(rdx);
        code.sub(rsp, 8);
        code.LookupBlock();
        code.add(rsp, 8);
        code.pop(rdx);
        code.mov(ptr[rdx + offsetof(FastDispatchEntry, code_ptr)], rax);
        code.jmp(rax);
        PerfMapRegister(terminal_handler_fast_dispatch_hint, code.getCurr(), "a64_terminal_handler_fast_dispatch_hint");

        code.align();
        fast_dispatch_table_lookup = code.getCurr<FastDispatchEntry& (*)(u64)>();
        code.mov(code.ABI_PARAM2, reinterpret_cast<u64>(fast_dispatch_table.data()));
        if (code.HasHostFeature(HostFeature::SSE42)) {
            code.crc32(code.ABI_PARAM1, code.ABI_PARAM2);
        }
        code.and_(code.ABI_PARAM1.cvt32(), fast_dispatch_table_mask);
        code.lea(code.ABI_RETURN, code.ptr[code.ABI_PARAM2 + code.ABI_PARAM1]);
        code.ret();
        PerfMapRegister(fast_dispatch_table_lookup, code.getCurr(), "a64_fast_dispatch_table_lookup");
    }
}

void A64EmitX64::EmitPushRSB(EmitContext& ctx, IR::Inst* inst) {
    if (!conf.HasOptimization(OptimizationFlag::ReturnStackBuffer)) {
        return;
    }

    EmitX64::EmitPushRSB(ctx, inst);
}

void A64EmitX64::EmitA64SetCheckBit(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    const Xbyak::Reg8 to_store = ctx.reg_alloc.UseGpr(args[0]).cvt8();
    code.mov(code.byte[rsp + ABI_SHADOW_SPACE + offsetof(StackLayout, check_bit)], to_store);
}

void A64EmitX64::EmitA64GetCFlag(A64EmitContext& ctx, IR::Inst* inst) {
    const Xbyak::Reg32 result = ctx.reg_alloc.ScratchGpr().cvt32();
    if (nzcv_pinned) {
        code.mov(result, *nzcv_pinned);
    } else {
        code.mov(result, dword[r15 + JSO(cpsr_nzcv)]);
    }
    code.shr(result, NZCV::x64_c_flag_bit);
    code.and_(result, 1);
    ctx.reg_alloc.DefineValue(inst, result);
}

void A64EmitX64::EmitA64GetNZCVRaw(A64EmitContext& ctx, IR::Inst* inst) {
    const Xbyak::Reg32 nzcv_raw = ctx.reg_alloc.ScratchGpr().cvt32();

    if (nzcv_pinned) {
        code.mov(nzcv_raw, *nzcv_pinned);
    } else {
        code.mov(nzcv_raw, dword[r15 + JSO(cpsr_nzcv)]);
    }

    if (code.HasHostFeature(HostFeature::FastBMI2)) {
        const Xbyak::Reg32 tmp = ctx.reg_alloc.ScratchGpr().cvt32();
        code.mov(tmp, NZCV::x64_mask);
        code.pext(nzcv_raw, nzcv_raw, tmp);
        code.shl(nzcv_raw, 28);
    } else {
        code.and_(nzcv_raw, NZCV::x64_mask);
        code.imul(nzcv_raw, nzcv_raw, NZCV::from_x64_multiplier);
        code.and_(nzcv_raw, NZCV::arm_mask);
    }

    ctx.reg_alloc.DefineValue(inst, nzcv_raw);
}

void A64EmitX64::EmitA64SetNZCVRaw(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    const Xbyak::Reg32 nzcv_raw = ctx.reg_alloc.UseScratchGpr(args[0]).cvt32();

    code.shr(nzcv_raw, 28);
    if (code.HasHostFeature(HostFeature::FastBMI2)) {
        const Xbyak::Reg32 tmp = ctx.reg_alloc.ScratchGpr().cvt32();
        code.mov(tmp, NZCV::x64_mask);
        code.pdep(nzcv_raw, nzcv_raw, tmp);
    } else {
        code.imul(nzcv_raw, nzcv_raw, NZCV::to_x64_multiplier);
        code.and_(nzcv_raw, NZCV::x64_mask);
    }
    if (nzcv_pinned) {
        code.mov(*nzcv_pinned, nzcv_raw);
    } else {
        code.mov(dword[r15 + JSO(cpsr_nzcv)], nzcv_raw);
    }
}

void A64EmitX64::EmitA64SetNZCV(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    const Xbyak::Reg32 to_store = ctx.reg_alloc.UseScratchGpr(args[0]).cvt32();
    if (nzcv_pinned) {
        code.mov(*nzcv_pinned, to_store);
    } else {
        code.mov(dword[r15 + JSO(cpsr_nzcv)], to_store);
    }
}

void A64EmitX64::EmitA64GetW(A64EmitContext& ctx, IR::Inst* inst) {
    const A64::Reg reg = inst->GetArg(0).GetA64RegRef();
    const Xbyak::Reg32 result = ctx.reg_alloc.ScratchGpr().cvt32();
    if (const auto p = PinnedHost(static_cast<int>(reg))) {
        code.mov(result, p->cvt32());
        ctx.reg_alloc.DefineValue(inst, result);
        return;
    }

    code.mov(result, dword[r15 + JSO(reg) + sizeof(u64) * static_cast<size_t>(reg)]);
    ctx.reg_alloc.DefineValue(inst, result);
}

void A64EmitX64::EmitA64GetX(A64EmitContext& ctx, IR::Inst* inst) {
    const A64::Reg reg = inst->GetArg(0).GetA64RegRef();
    const Xbyak::Reg64 result = ctx.reg_alloc.ScratchGpr();
    if (const auto p = PinnedHost(static_cast<int>(reg))) {
        code.mov(result, *p);
        ctx.reg_alloc.DefineValue(inst, result);
        return;
    }

    code.mov(result, qword[r15 + JSO(reg) + sizeof(u64) * static_cast<size_t>(reg)]);
    ctx.reg_alloc.DefineValue(inst, result);
}

void A64EmitX64::EmitA64GetS(A64EmitContext& ctx, IR::Inst* inst) {
    const A64::Vec vec = inst->GetArg(0).GetA64VecRef();
    const auto addr = qword[r15 + JSO(vec) + sizeof(u64) * 2 * static_cast<size_t>(vec)];

    const Xbyak::Xmm result = ctx.reg_alloc.ScratchXmm();
    code.movd(result, addr);
    ctx.reg_alloc.DefineValue(inst, result);
}

void A64EmitX64::EmitA64GetD(A64EmitContext& ctx, IR::Inst* inst) {
    const A64::Vec vec = inst->GetArg(0).GetA64VecRef();
    const auto addr = qword[r15 + JSO(vec) + sizeof(u64) * 2 * static_cast<size_t>(vec)];

    const Xbyak::Xmm result = ctx.reg_alloc.ScratchXmm();
    code.movq(result, addr);
    ctx.reg_alloc.DefineValue(inst, result);
}

void A64EmitX64::EmitA64GetQ(A64EmitContext& ctx, IR::Inst* inst) {
    const A64::Vec vec = inst->GetArg(0).GetA64VecRef();
    const auto addr = xword[r15 + JSO(vec) + sizeof(u64) * 2 * static_cast<size_t>(vec)];

    const Xbyak::Xmm result = ctx.reg_alloc.ScratchXmm();
    code.movaps(result, addr);
    ctx.reg_alloc.DefineValue(inst, result);
}

void A64EmitX64::EmitA64GetSP(A64EmitContext& ctx, IR::Inst* inst) {
    const Xbyak::Reg64 result = ctx.reg_alloc.ScratchGpr();
    if (const auto p = PinnedHost(31)) {
        code.mov(result, *p);
        ctx.reg_alloc.DefineValue(inst, result);
        return;
    }
    code.mov(result, qword[r15 + JSO(sp)]);
    ctx.reg_alloc.DefineValue(inst, result);
}

void A64EmitX64::EmitA64GetFPCR(A64EmitContext& ctx, IR::Inst* inst) {
    const Xbyak::Reg32 result = ctx.reg_alloc.ScratchGpr().cvt32();
    code.mov(result, dword[r15 + JSO(fpcr)]);
    ctx.reg_alloc.DefineValue(inst, result);
}

static u32 GetFPSRImpl(A64JitState* jit_state) {
    return jit_state->GetFpsr();
}

void A64EmitX64::EmitA64GetFPSR(A64EmitContext& ctx, IR::Inst* inst) {
    ctx.has_host_call = true;
    ctx.reg_alloc.HostCall(inst);
    code.lea(code.ABI_PARAM1, code.ptr[code.r15 - A64JitState::kR15Bias]);  // x86Code Perf 20: the JitState
    code.stmxcsr(code.dword[code.r15 + JSO(guest_MXCSR)]);
    code.CallFunction(GetFPSRImpl);
}

void A64EmitX64::EmitA64SetW(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    const A64::Reg reg = inst->GetArg(0).GetA64RegRef();
    if (const auto p = PinnedHost(static_cast<int>(reg))) {
        if (args[1].IsImmediate()) {
            code.mov(p->cvt32(), static_cast<u32>(args[1].GetImmediateU64()));
        } else {
            code.mov(p->cvt32(), ctx.reg_alloc.UseGpr(args[1]).cvt32());
        }
        return;
    }
    const auto addr = qword[r15 + JSO(reg) + sizeof(u64) * static_cast<size_t>(reg)];
    if (args[1].FitsInImmediateS32()) {
        code.mov(addr, args[1].GetImmediateS32());
    } else {
        // TODO: zext tracking, xmm variant
        const Xbyak::Reg64 to_store = ctx.reg_alloc.UseScratchGpr(args[1]);
        code.mov(to_store.cvt32(), to_store.cvt32());
        code.mov(addr, to_store);
    }
}

void A64EmitX64::EmitA64SetX(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    const A64::Reg reg = inst->GetArg(0).GetA64RegRef();
    if (const auto p = PinnedHost(static_cast<int>(reg))) {
        if (args[1].IsImmediate()) {
            code.mov(*p, args[1].GetImmediateU64());
        } else if (args[1].IsInXmm()) {
            code.movq(*p, ctx.reg_alloc.UseXmm(args[1]));
        } else {
            code.mov(*p, ctx.reg_alloc.UseGpr(args[1]));
        }
        return;
    }
    const auto addr = qword[r15 + JSO(reg) + sizeof(u64) * static_cast<size_t>(reg)];
    if (args[1].FitsInImmediateS32()) {
        code.mov(addr, args[1].GetImmediateS32());
    } else if (args[1].IsInXmm()) {
        const Xbyak::Xmm to_store = ctx.reg_alloc.UseXmm(args[1]);
        code.movq(addr, to_store);
    } else {
        const Xbyak::Reg64 to_store = ctx.reg_alloc.UseGpr(args[1]);
        code.mov(addr, to_store);
    }
}

void A64EmitX64::EmitA64SetS(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    const A64::Vec vec = inst->GetArg(0).GetA64VecRef();
    const auto addr = xword[r15 + JSO(vec) + sizeof(u64) * 2 * static_cast<size_t>(vec)];

    const Xbyak::Xmm to_store = ctx.reg_alloc.UseXmm(args[1]);
    const Xbyak::Xmm tmp = ctx.reg_alloc.ScratchXmm();
    // TODO: Optimize
    code.pxor(tmp, tmp);
    code.movss(tmp, to_store);
    code.movaps(addr, tmp);
}

void A64EmitX64::EmitA64SetD(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    const A64::Vec vec = inst->GetArg(0).GetA64VecRef();
    const auto addr = xword[r15 + JSO(vec) + sizeof(u64) * 2 * static_cast<size_t>(vec)];

    const Xbyak::Xmm to_store = ctx.reg_alloc.UseScratchXmm(args[1]);
    code.movq(to_store, to_store);  // TODO: Remove when able
    code.movaps(addr, to_store);
}

void A64EmitX64::EmitA64SetQ(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    const A64::Vec vec = inst->GetArg(0).GetA64VecRef();
    const auto addr = xword[r15 + JSO(vec) + sizeof(u64) * 2 * static_cast<size_t>(vec)];

    const Xbyak::Xmm to_store = ctx.reg_alloc.UseXmm(args[1]);
    code.movaps(addr, to_store);
}

void A64EmitX64::EmitA64SetSP(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    if (const auto p = PinnedHost(31)) {
        if (args[0].IsImmediate()) {
            code.mov(*p, args[0].GetImmediateU64());
        } else if (args[0].IsInXmm()) {
            code.movq(*p, ctx.reg_alloc.UseXmm(args[0]));
        } else {
            code.mov(*p, ctx.reg_alloc.UseGpr(args[0]));
        }
        return;
    }
    const auto addr = qword[r15 + JSO(sp)];
    if (args[0].FitsInImmediateS32()) {
        code.mov(addr, args[0].GetImmediateS32());
    } else if (args[0].IsInXmm()) {
        const Xbyak::Xmm to_store = ctx.reg_alloc.UseXmm(args[0]);
        code.movq(addr, to_store);
    } else {
        const Xbyak::Reg64 to_store = ctx.reg_alloc.UseGpr(args[0]);
        code.mov(addr, to_store);
    }
}

static void SetFPCRImpl(A64JitState* jit_state, u32 value) {
    jit_state->SetFpcr(value);
}

void A64EmitX64::EmitA64SetFPCR(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    ctx.has_host_call = true;
    ctx.reg_alloc.HostCall(nullptr, {}, args[0]);
    code.lea(code.ABI_PARAM1, code.ptr[code.r15 - A64JitState::kR15Bias]);  // x86Code Perf 20: the JitState
    code.CallFunction(SetFPCRImpl);
    code.ldmxcsr(code.dword[code.r15 + JSO(guest_MXCSR)]);
}

static void SetFPSRImpl(A64JitState* jit_state, u32 value) {
    jit_state->SetFpsr(value);
}

void A64EmitX64::EmitA64SetFPSR(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    ctx.has_host_call = true;
    ctx.reg_alloc.HostCall(nullptr, {}, args[0]);
    code.lea(code.ABI_PARAM1, code.ptr[code.r15 - A64JitState::kR15Bias]);  // x86Code Perf 20: the JitState
    code.CallFunction(SetFPSRImpl);
    code.ldmxcsr(code.dword[code.r15 + JSO(guest_MXCSR)]);
}

void A64EmitX64::EmitA64SetPC(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    const auto addr = qword[r15 + JSO(pc)];
    if (args[0].FitsInImmediateS32()) {
        code.mov(addr, args[0].GetImmediateS32());
    } else if (args[0].IsInXmm()) {
        const Xbyak::Xmm to_store = ctx.reg_alloc.UseXmm(args[0]);
        code.movq(addr, to_store);
    } else {
        const Xbyak::Reg64 to_store = ctx.reg_alloc.UseGpr(args[0]);
        code.mov(addr, to_store);
    }
}

void A64EmitX64::EmitA64CallSupervisor(A64EmitContext& ctx, IR::Inst* inst) {
    const bool had_host_call = ctx.has_host_call;
    ctx.has_host_call = true;
    ctx.reg_alloc.HostCall(nullptr);
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    ASSERT(args[0].IsImmediate());
    const u32 imm = args[0].GetImmediateU32();
    // x86Sim Perf 8: a virtual call (see UserConfig::persist_svc_lo) keeps the block persistable
    if (const u64 pc = ctx.Location().PC(); conf.persist_svc_hi && pc >= conf.persist_svc_lo && pc < conf.persist_svc_hi) {
        struct MemberFunctionPointer {
            u64 ptr;  // 1 + vtable offset for a virtual function
            u64 adj;
        };
        const auto mfp = mcl::bit_cast<MemberFunctionPointer>(&A64::UserCallbacks::CallSVC);
        if ((mfp.ptr & 1) && mfp.adj == 0) {
            EmitPinnedStore();
            EmitMovAbs64(code.ABI_PARAM1, reinterpret_cast<u64>(conf.callbacks), RelocKind::CallbackThis);
            code.mov(code.ABI_PARAM2.cvt32(), imm);
            code.mov(rax, qword[code.ABI_PARAM1]);
            code.call(qword[rax + static_cast<u32>(mfp.ptr - 1)]);
            EmitPinnedLoad();
            code.mov(code.byte[r15 + JSO(exclusive_state)], u8(0));
            ctx.has_host_call = had_host_call;
            return;
        }
    }
    EmitPinnedStore();
    Devirtualize<&A64::UserCallbacks::CallSVC>(conf.callbacks).EmitCall(code, [&](RegList param) {
        code.mov(param[0], imm);
    });
    EmitPinnedLoad();
    // The kernel would have to execute ERET to get here, which would clear exclusive state.
    code.mov(code.byte[r15 + JSO(exclusive_state)], u8(0));
    // x86Sim: no PC=X30 rewrite here. The old one fired after every svc, including svcs not followed by a ret
    // (it skipped their code); that broke boot. Optional skip-ret lives in GuestThread::CallSVC.
}

void A64EmitX64::EmitA64ExceptionRaised(A64EmitContext& ctx, IR::Inst* inst) {
    ctx.has_host_call = true;
    ctx.reg_alloc.HostCall(nullptr);
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    ASSERT(args[0].IsImmediate() && args[1].IsImmediate());
    const u64 pc = args[0].GetImmediateU64();
    const u64 exception = args[1].GetImmediateU64();
    EmitPinnedStore();
    Devirtualize<&A64::UserCallbacks::ExceptionRaised>(conf.callbacks).EmitCall(code, [&](RegList param) {
        code.mov(param[0], pc);
        code.mov(param[1], exception);
    });
    EmitPinnedLoad();
}

void A64EmitX64::EmitA64DataCacheOperationRaised(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    ctx.has_host_call = true;
    ctx.reg_alloc.HostCall(nullptr, {}, args[1], args[2]);
    EmitPinnedStore();
    Devirtualize<&A64::UserCallbacks::DataCacheOperationRaised>(conf.callbacks).EmitCall(code);
    EmitPinnedLoad();
}

void A64EmitX64::EmitA64InstructionCacheOperationRaised(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    ctx.has_host_call = true;
    ctx.reg_alloc.HostCall(nullptr, {}, args[0], args[1]);
    EmitPinnedStore();
    Devirtualize<&A64::UserCallbacks::InstructionCacheOperationRaised>(conf.callbacks).EmitCall(code);
    EmitPinnedLoad();
}

void A64EmitX64::EmitA64DataSynchronizationBarrier(A64EmitContext&, IR::Inst*) {
    code.mfence();
    code.lfence();
}

void A64EmitX64::EmitA64DataMemoryBarrier(A64EmitContext&, IR::Inst*) {
    code.mfence();
}

void A64EmitX64::EmitA64InstructionSynchronizationBarrier(A64EmitContext& ctx, IR::Inst*) {
    if (!conf.hook_isb) {
        return;
    }

    ctx.has_host_call = true;
    ctx.reg_alloc.HostCall(nullptr);
    EmitPinnedStore();
    Devirtualize<&A64::UserCallbacks::InstructionSynchronizationBarrierRaised>(conf.callbacks).EmitCall(code);
    EmitPinnedLoad();
}

void A64EmitX64::EmitA64GetCNTFRQ(A64EmitContext& ctx, IR::Inst* inst) {
    const Xbyak::Reg32 result = ctx.reg_alloc.ScratchGpr().cvt32();
    code.mov(result, conf.cntfrq_el0);
    ctx.reg_alloc.DefineValue(inst, result);
}

void A64EmitX64::EmitA64GetCNTPCT(A64EmitContext& ctx, IR::Inst* inst) {
    ctx.has_host_call = true;
    ctx.reg_alloc.HostCall(inst);
    if (!conf.wall_clock_cntpct) {
        code.UpdateTicks();
    }
    Devirtualize<&A64::UserCallbacks::GetCNTPCT>(conf.callbacks).EmitCall(code);
}

void A64EmitX64::EmitA64GetCTR(A64EmitContext& ctx, IR::Inst* inst) {
    const Xbyak::Reg32 result = ctx.reg_alloc.ScratchGpr().cvt32();
    code.mov(result, conf.ctr_el0);
    ctx.reg_alloc.DefineValue(inst, result);
}

void A64EmitX64::EmitA64GetDCZID(A64EmitContext& ctx, IR::Inst* inst) {
    const Xbyak::Reg32 result = ctx.reg_alloc.ScratchGpr().cvt32();
    code.mov(result, conf.dczid_el0);
    ctx.reg_alloc.DefineValue(inst, result);
}

void A64EmitX64::EmitA64GetTPIDR(A64EmitContext& ctx, IR::Inst* inst) {
    const Xbyak::Reg64 result = ctx.reg_alloc.ScratchGpr();
    if (conf.shared_translations) {
        code.mov(result, qword[r15 + JSO(tpidr_el0_ptr)]);
        code.mov(result, qword[result]);
    } else if (conf.tpidr_el0) {
        code.mov(result, u64(conf.tpidr_el0));
        code.mov(result, qword[result]);
    } else {
        code.xor_(result.cvt32(), result.cvt32());
    }
    ctx.reg_alloc.DefineValue(inst, result);
}

void A64EmitX64::EmitA64GetTPIDRRO(A64EmitContext& ctx, IR::Inst* inst) {
    const Xbyak::Reg64 result = ctx.reg_alloc.ScratchGpr();
    if (conf.shared_translations) {
        code.mov(result, qword[r15 + JSO(tpidrro_el0_ptr)]);
        code.mov(result, qword[result]);
    } else if (conf.tpidrro_el0) {
        code.mov(result, u64(conf.tpidrro_el0));
        code.mov(result, qword[result]);
    } else {
        code.xor_(result.cvt32(), result.cvt32());
    }
    ctx.reg_alloc.DefineValue(inst, result);
}

void A64EmitX64::EmitA64SetTPIDR(A64EmitContext& ctx, IR::Inst* inst) {
    auto args = ctx.reg_alloc.GetArgumentInfo(inst);
    const Xbyak::Reg64 value = ctx.reg_alloc.UseGpr(args[0]);
    const Xbyak::Reg64 addr = ctx.reg_alloc.ScratchGpr();
    if (conf.shared_translations) {
        code.mov(addr, qword[r15 + JSO(tpidr_el0_ptr)]);
        code.mov(qword[addr], value);
    } else if (conf.tpidr_el0) {
        code.mov(addr, u64(conf.tpidr_el0));
        code.mov(qword[addr], value);
    }
}

std::string A64EmitX64::LocationDescriptorToFriendlyName(const IR::LocationDescriptor& ir_descriptor) const {
    const A64::LocationDescriptor descriptor{ir_descriptor};
    return fmt::format("a64_{:016X}_fpcr{:08X}",
                       descriptor.PC(),
                       descriptor.FPCR().Value());
}

void A64EmitX64::EmitTerminalImpl(IR::Term::Interpret terminal, IR::LocationDescriptor, bool) {
    code.SwitchMxcsrOnExit();
    EmitPinnedStore();
    Devirtualize<&A64::UserCallbacks::InterpreterFallback>(conf.callbacks).EmitCall(code, [&](RegList param) {
        code.mov(param[0], A64::LocationDescriptor{terminal.next}.PC());
        code.mov(qword[r15 + JSO(pc)], param[0]);
        code.mov(param[1].cvt32(), terminal.num_instructions);
    });
    EmitPinnedLoad();  // the interpreter wrote the JitState
    code.ReturnFromRunCode(true);  // TODO: Check cycles
}

void A64EmitX64::EmitTerminalImpl(IR::Term::ReturnToDispatch, IR::LocationDescriptor, bool) {
    code.ReturnFromRunCode();
}

void A64EmitX64::EmitTerminalImpl(IR::Term::LinkBlock terminal, IR::LocationDescriptor initial_location, bool is_single_step) {
    // x86Sim Perf 9: a forward link (target above this block's start) skips the halt check. Any cycle of direct
    // links has a link whose target is at or below its block's start, and that one still checks, so a thread in a
    // loop still sees HaltExecution (indirect branches never checked). X86SIM_A64_HALT_ALL=1 via conf: every link.
    if (!conf.enable_cycle_counting && !conf.halt_check_all_links && !is_single_step &&
        conf.HasOptimization(OptimizationFlag::BlockLinking) &&
        A64::LocationDescriptor{terminal.next}.PC() > A64::LocationDescriptor{initial_location}.PC()) {
        EmitTerminalImpl(IR::Term::LinkBlockFast{terminal.next}, initial_location, is_single_step);
        return;
    }
    if (!conf.HasOptimization(OptimizationFlag::BlockLinking) || is_single_step) {
        code.mov(rax, A64::LocationDescriptor{terminal.next}.PC());
        code.mov(qword[r15 + JSO(pc)], rax);
        code.ReturnFromRunCode();
        return;
    }

    if (conf.enable_cycle_counting) {
        code.cmp(qword[rsp + ABI_SHADOW_SPACE + offsetof(StackLayout, cycles_remaining)], 0);

        if (conf.shared_translations) {
            code.align(8);
        }
        patch_information.Add(terminal.next, PatchInformation::JG, code.getCurr());
        if (const auto next_bb = GetBasicBlock(terminal.next)) {
            EmitPatchJg(terminal.next, next_bb->entrypoint);
        } else {
            EmitPatchJg(terminal.next);
        }
    } else {
        code.cmp(dword[r15 + JSO(halt_reason)], 0);

        if (conf.shared_translations) {
            code.align(8);
        }
        patch_information.Add(terminal.next, PatchInformation::JZ, code.getCurr());
        if (const auto next_bb = GetBasicBlock(terminal.next)) {
            EmitPatchJz(terminal.next, next_bb->entrypoint);
        } else {
            EmitPatchJz(terminal.next);
        }
    }

    code.mov(rax, A64::LocationDescriptor{terminal.next}.PC());
    code.mov(qword[r15 + JSO(pc)], rax);
    code.ForceReturnFromRunCode();
}

void A64EmitX64::EmitTerminalImpl(IR::Term::LinkBlockFast terminal, IR::LocationDescriptor, bool is_single_step) {
    if (!conf.HasOptimization(OptimizationFlag::BlockLinking) || is_single_step) {
        code.mov(rax, A64::LocationDescriptor{terminal.next}.PC());
        code.mov(qword[r15 + JSO(pc)], rax);
        code.ReturnFromRunCode();
        return;
    }

    if (conf.shared_translations) {
        code.align(8);
    }
    patch_information.Add(terminal.next, PatchInformation::JMP, code.getCurr());
    if (auto next_bb = GetBasicBlock(terminal.next)) {
        EmitPatchJmp(terminal.next, next_bb->entrypoint);
    } else {
        EmitPatchJmp(terminal.next);
    }
}

void A64EmitX64::EmitTerminalImpl(IR::Term::PopRSBHint, IR::LocationDescriptor, bool is_single_step) {
    if (!conf.HasOptimization(OptimizationFlag::ReturnStackBuffer) || is_single_step) {
        code.ReturnFromRunCode();
        return;
    }

    // x86Sim Perf 7: the shared pop handler's hit path inline, so every return site has its own indirect jump
    // (the host's predictor keys on the jump's address: one shared `jmp rax` for every guest return mispredicted 39%
    // of the time, a third of all mispredicts in a cold Settings launch). Same steps as GenTerminalHandlers'
    // handler; a stale generation or a mismatch goes to the shared handlers, which do the rest as before.
    if (conf.shared_translations && conf.HasOptimization(OptimizationFlag::FastDispatch)) {
        code.mov(rdx, qword[r15 + JSO(pc)]);  // Perf 14: not rbp (pinned)
        code.mov(rcx, A64::LocationDescriptor::pc_mask);
        code.and_(rcx, rdx);
        code.mov(ebx, dword[r15 + JSO(fpcr)]);
        code.and_(ebx, A64::LocationDescriptor::fpcr_mask);
        code.shl(rbx, A64::LocationDescriptor::fpcr_shift);
        code.or_(rbx, rcx);
        code.mov(rcx, qword[r15 + JSO(invalidate_gen_ptr)]);
        code.mov(rcx, qword[rcx]);
        code.cmp(rcx, qword[r15 + JSO(rsb_gen)]);
        code.jne(terminal_handler_pop_rsb_hint);  // resets the RSB, then dispatches
        code.mov(eax, dword[r15 + JSO(rsb_ptr)]);
        code.sub(eax, 1);
        code.and_(eax, u32(A64JitState::RSBPtrMask));
        code.mov(dword[r15 + JSO(rsb_ptr)], eax);
        code.cmp(rbx, qword[r15 + JSO(rsb_location_descriptors) + rax * sizeof(u64)]);
        code.jne(terminal_handler_fast_dispatch_hint);
        code.mov(rax, qword[r15 + JSO(rsb_codeptrs) + rax * sizeof(u64)]);
        code.jmp(rax);
        return;
    }

    code.jmp(terminal_handler_pop_rsb_hint);
}

void A64EmitX64::EmitTerminalImpl(IR::Term::FastDispatchHint, IR::LocationDescriptor, bool is_single_step) {
    if (!conf.HasOptimization(OptimizationFlag::FastDispatch) || is_single_step) {
        code.ReturnFromRunCode();
        return;
    }

    code.jmp(terminal_handler_fast_dispatch_hint);
}

void A64EmitX64::EmitTerminalImpl(IR::Term::If terminal, IR::LocationDescriptor initial_location, bool is_single_step) {
    switch (terminal.if_) {
    case IR::Cond::AL:
    case IR::Cond::NV:
        EmitTerminal(terminal.then_, initial_location, is_single_step);
        break;
    default:
        Xbyak::Label pass = EmitCond(terminal.if_);
        EmitTerminal(terminal.else_, initial_location, is_single_step);
        code.L(pass);
        EmitTerminal(terminal.then_, initial_location, is_single_step);
        break;
    }
}

void A64EmitX64::EmitTerminalImpl(IR::Term::CheckBit terminal, IR::LocationDescriptor initial_location, bool is_single_step) {
    Xbyak::Label fail;
    code.cmp(code.byte[rsp + ABI_SHADOW_SPACE + offsetof(StackLayout, check_bit)], u8(0));
    code.jz(fail);
    EmitTerminal(terminal.then_, initial_location, is_single_step);
    code.L(fail);
    EmitTerminal(terminal.else_, initial_location, is_single_step);
}

void A64EmitX64::EmitTerminalImpl(IR::Term::CheckHalt terminal, IR::LocationDescriptor initial_location, bool is_single_step) {
    code.cmp(dword[r15 + JSO(halt_reason)], 0);
    code.jne(code.GetForceReturnFromRunCodeAddress());
    EmitTerminal(terminal.else_, initial_location, is_single_step);
}

// x86Sim shared translations. A jg/jz/jmp site always holds its unlinked form (mov rax, pc; mov [r15+pc], rax;
// jcc/jmp dispatcher; 23/22 bytes) and starts 8-byte aligned. Linking replaces only the first 8 bytes, atomically:
// `jcc rel32; jmp short <site end>` or `jmp rel32`. A thread inside the site sees either head, and the tail it may
// be executing never changes. kind: 0 jg, 1 jz, 2 jmp.
void A64EmitX64::WriteSharedLinkHead(int kind, CodePtr site, const IR::LocationDescriptor& target_desc, CodePtr target_code_ptr) {
    const u64 site_addr = reinterpret_cast<u64>(site);
    ASSERT((site_addr & 7) == 0);
    u64 head;
    if (!target_code_ptr) {
        head = UnlinkedHead(target_desc);
    } else {
        u8 bytes[8];
        std::memcpy(bytes, site, 8);
        const size_t insn_len = kind == 2 ? 5 : 6;
        const s64 rel = static_cast<s64>(reinterpret_cast<u64>(target_code_ptr)) - static_cast<s64>(site_addr + insn_len);
        ASSERT(rel == static_cast<s32>(rel));
        const s32 rel32 = static_cast<s32>(rel);
        if (kind == 2) {
            bytes[0] = 0xE9;
            std::memcpy(bytes + 1, &rel32, 4);
        } else {
            bytes[0] = 0x0F;
            bytes[1] = kind == 0 ? 0x8F : 0x84;
            std::memcpy(bytes + 2, &rel32, 4);
            bytes[6] = 0xEB;  // jmp short over the unlinked tail to the end of the site
            bytes[7] = 23 - 8;
        }
        std::memcpy(&head, bytes, 8);
    }
    // no store when unchanged: a mapped AOT image page stays shared (relinking at load writes the same bytes)
    if (__atomic_load_n(reinterpret_cast<const u64*>(site_addr), __ATOMIC_RELAXED) != head) {
        __atomic_store_n(reinterpret_cast<u64*>(site_addr), head, __ATOMIC_RELEASE);
    }
}

void A64EmitX64::EmitSharedPatchSite(int kind, const IR::LocationDescriptor& target_desc, CodePtr target_code_ptr) {
    const CodePtr site = code.getCurr();
    if (patching) {
        WriteSharedLinkHead(kind, site, target_desc, target_code_ptr);
        return;
    }
    // always the 10-byte `mov rax, imm64` (48 B8 imm64): no instruction may start inside the 8-byte head
    code.db(0x48);
    code.db(0xB8);
    code.dq(A64::LocationDescriptor{target_desc}.PC());
    code.mov(qword[r15 + JSO(pc)], rax);
    if (kind == 0) {
        code.jg(code.GetReturnFromRunCodeAddress());
    } else if (kind == 1) {
        code.jz(code.GetReturnFromRunCodeAddress());
    } else {
        code.jmp(code.GetReturnFromRunCodeAddress());
    }
    code.EnsurePatchLocationSize(site, kind == 2 ? 22 : 23);
    u64 head;
    std::memcpy(&head, site, 8);
    ASSERT(head == UnlinkedHead(target_desc));
    if (target_code_ptr) {
        WriteSharedLinkHead(kind, site, target_desc, target_code_ptr);
    }
}

void A64EmitX64::EmitPatchJg(const IR::LocationDescriptor& target_desc, CodePtr target_code_ptr) {
    if (conf.shared_translations) {
        return EmitSharedPatchSite(0, target_desc, target_code_ptr);
    }
    const CodePtr patch_location = code.getCurr();
    if (target_code_ptr) {
        code.jg(target_code_ptr);
    } else {
        code.mov(rax, A64::LocationDescriptor{target_desc}.PC());
        code.mov(qword[r15 + JSO(pc)], rax);
        code.jg(code.GetReturnFromRunCodeAddress());
    }
    code.EnsurePatchLocationSize(patch_location, 23);
}

void A64EmitX64::EmitPatchJz(const IR::LocationDescriptor& target_desc, CodePtr target_code_ptr) {
    if (conf.shared_translations) {
        return EmitSharedPatchSite(1, target_desc, target_code_ptr);
    }
    const CodePtr patch_location = code.getCurr();
    if (target_code_ptr) {
        code.jz(target_code_ptr);
    } else {
        code.mov(rax, A64::LocationDescriptor{target_desc}.PC());
        code.mov(qword[r15 + JSO(pc)], rax);
        code.jz(code.GetReturnFromRunCodeAddress());
    }
    code.EnsurePatchLocationSize(patch_location, 23);
}

void A64EmitX64::EmitPatchJmp(const IR::LocationDescriptor& target_desc, CodePtr target_code_ptr) {
    if (conf.shared_translations) {
        return EmitSharedPatchSite(2, target_desc, target_code_ptr);
    }
    const CodePtr patch_location = code.getCurr();
    if (target_code_ptr) {
        code.jmp(target_code_ptr);
    } else {
        code.mov(rax, A64::LocationDescriptor{target_desc}.PC());
        code.mov(qword[r15 + JSO(pc)], rax);
        code.jmp(code.GetReturnFromRunCodeAddress());
    }
    code.EnsurePatchLocationSize(patch_location, 22);
}

void A64EmitX64::EmitPatchMovRcx(CodePtr target_code_ptr) {
    if (!target_code_ptr) {
        target_code_ptr = UnlinkedRsbTarget();
    }
    const CodePtr patch_location = code.getCurr();
    if (conf.shared_translations && patching) {
        // the imm64 is 8-byte aligned (PushRSBHelper): one atomic store
        __atomic_store_n(reinterpret_cast<u64*>(reinterpret_cast<u64>(patch_location) + 2), reinterpret_cast<u64>(target_code_ptr), __ATOMIC_RELEASE);
        return;
    }
    // Absolute code pointer: block entry (CodeBegin-relative), ReturnFromRunCode or the fast dispatch handler.
    const RelocKind kind = (target_code_ptr == code.GetReturnFromRunCodeAddress())
                               ? RelocKind::ReturnFromRun
                               : (target_code_ptr == code.GetForceReturnFromRunCodeAddress())
                                     ? RelocKind::ForceReturn
                                     : (target_code_ptr == terminal_handler_fast_dispatch_hint)
                                           ? RelocKind::TermFastDispatch
                                           : RelocKind::CodeBegin;
    EmitMovAbs64(code.rcx, reinterpret_cast<u64>(target_code_ptr), kind);
    code.EnsurePatchLocationSize(patch_location, 10);
    ASSERT(!conf.shared_translations || (code.getCurr<const u8*>() - static_cast<const u8*>(patch_location) == 10 && ((reinterpret_cast<u64>(patch_location) + 2) & 7) == 0));
}

void A64EmitX64::Unpatch(const IR::LocationDescriptor& location) {
    EmitX64::Unpatch(location);
    if (conf.HasOptimization(OptimizationFlag::FastDispatch)) {
        code.DisableWriting();
        auto& entry = (*fast_dispatch_table_lookup)(location.Value());
        if (conf.shared_translations) {
            _mm_store_si128(reinterpret_cast<__m128i*>(&entry), _mm_setzero_si128());
        } else {
            entry = {};
        }
        code.EnableWriting();
    }
}

}  // namespace Dynarmic::Backend::X64
