{"0":{"0":"7400","1":"74x00 ","2":"4 ","3":{"title":"quad 2-input NAND gate ","url":"https:\/\/en.wikipedia.org\/wiki\/NAND_gate"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74LS00 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls00"},"99":"7400_TTL_Large_Footprint"},"1":{"0":"7401","1":"74x01 ","2":"4 ","3":"quad 2-input NAND gate ","4":" ","5":{"title":"open-collector ","url":"https:\/\/en.wikipedia.org\/wiki\/Open_collector"},"6":"14 ","7":{"title":"SN74LS01 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn5401"},"99":"7400_TTL_Large_Footprint"},"2":{"0":"7402","1":"74x02 ","2":"4 ","3":{"title":"quad 2-input NOR gate ","url":"https:\/\/en.wikipedia.org\/wiki\/NOR_gate"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74LS02 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls02"},"99":"7400_TTL_Large_Footprint"},"3":{"0":"7403","1":"74x03 ","2":"4 ","3":"quad 2-input NAND gate ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74LS03 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls03"},"99":"7400_TTL_Large_Footprint"},"4":{"0":"7404","1":"74x04 ","2":"6 ","3":{"title":"hex inverter gate ","url":"https:\/\/en.wikipedia.org\/wiki\/Inverter_gate"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74LS04 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls04"},"99":"7400_TTL_Large_Footprint"},"5":{"0":"7405","1":"74x05 ","2":"6 ","3":"hex inverter gate ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74LS05 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls05"},"99":"7400_TTL_Large_Footprint"},"6":{"0":"7406","1":"74x06 ","2":"6 ","3":"hex inverter gate ","4":" ","5":"open-collector 30&nbsp;V \/ 40&nbsp;mA ","6":"14 ","7":{"title":"SN74LS06 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls06"},"99":"7400_TTL_Large_Footprint"},"7":{"0":"7407","1":"74x07 ","2":"6 ","3":{"title":"hex buffer gate ","url":"https:\/\/en.wikipedia.org\/wiki\/Buffer_gate"},"4":" ","5":"open-collector 30&nbsp;V \/ 40&nbsp;mA ","6":"14 ","7":{"title":"SN74LS07 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls07"},"99":"7400_TTL_Large_Footprint"},"8":{"0":"7408","1":"74x08 ","2":"4 ","3":{"title":"quad 2-input AND gate ","url":"https:\/\/en.wikipedia.org\/wiki\/AND_gate"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74LS08 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls08"},"99":"7400_TTL_Large_Footprint"},"9":{"0":"7409","1":"74x09 ","2":"4 ","3":"quad 2-input AND gate ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74LS09 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls09"},"99":"7400_TTL_Large_Footprint"},"10":{"0":"7410","1":"74x10 ","2":"3 ","3":"triple 3-input NAND gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS10 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls10"},"99":"7400_TTL_Large_Footprint"},"11":{"0":"7411","1":"74x11 ","2":"3 ","3":"triple 3-input AND gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS11 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls11"},"99":"7400_TTL_Large_Footprint"},"12":{"0":"7412","1":"74x12 ","2":"3 ","3":"triple 3-input NAND gate ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74LS12 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/motorola\/SN54LS12J.pdf"},"99":"7400_TTL_Large_Footprint"},"13":{"0":"7413","1":"74x13 ","2":"2 ","3":"dual 4-input NAND gate ","4":{"title":"Schmitt trigger ","url":"https:\/\/en.wikipedia.org\/wiki\/Schmitt_trigger"},"5":" ","6":"14 ","7":{"title":"SN74LS13 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n125"},"99":"7400_TTL_Large_Footprint"},"14":{"0":"7414","1":"74x14 ","2":"6 ","3":"hex inverter gate ","4":"Schmitt trigger ","5":" ","6":"14 ","7":{"title":"SN74LS14 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls14"},"99":"7400_TTL_Large_Footprint"},"15":{"0":"7415","1":"74x15 ","2":"3 ","3":"triple 3-input AND gate ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74LS15 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/motorola\/74LS15.pdf"},"99":"7400_TTL_Large_Footprint"},"16":{"0":"7416","1":"74x16 ","2":"6 ","3":"hex inverter gate ","4":" ","5":"open-collector 15&nbsp;V \/ 40&nbsp;mA ","6":"14 ","7":{"title":"SN7416 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn7416"},"99":"7400_TTL_Large_Footprint"},"17":{"0":"7417","1":"74x17 ","2":"6 ","3":"hex buffer gate ","4":" ","5":"open-collector 15&nbsp;V \/ 40&nbsp;mA ","6":"14 ","7":{"title":"SN7417 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn7417"},"99":"7400_TTL_Large_Footprint"},"18":{"0":"7418","1":"74x18 ","2":"2 ","3":"dual 4-input NAND gate ","4":"Schmitt trigger ","5":" ","6":"14 ","7":{"title":"SN74LS18 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n149"},"99":"7400_TTL_Large_Footprint"},"19":{"0":"7419","1":"74x19 ","2":"6 ","3":"hex inverter gate ","4":"Schmitt trigger ","5":" ","6":"14 ","7":{"title":"SN74LS19 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n149"},"99":"7400_TTL_Large_Footprint"},"20":{"0":"7420","1":"74x20 ","2":"2 ","3":"dual 4-input NAND gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS20 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls20"},"99":"7400_TTL_Large_Footprint"},"21":{"0":"7421","1":"74x21 ","2":"2 ","3":"dual 4-input AND gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS21 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls21"},"99":"7400_TTL_Large_Footprint"},"22":{"0":"7422","1":"74x22 ","2":"2 ","3":"dual 4-input NAND gate ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74LS22 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheets\/270\/331402_DS.pdf"},"99":"7400_TTL_Large_Footprint"},"23":{"0":"7423","1":"74x23 ","2":"2 ","3":"dual 4-input NOR gate with strobe, one gate expandable with 74x60 ","4":" ","5":" ","6":"16 ","7":{"title":"SN7423 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn5423"},"99":"7400_TTL_Large_Footprint"},"24":{"0":"7424","1":"74x24 ","2":"4 ","3":"quad 2-input NAND gate ","4":"Schmitt trigger ","5":" ","6":"14 ","7":{"title":"SN74LS24 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n149"},"99":"7400_TTL_Large_Footprint"},"25":{"0":"7425","1":"74x25 ","2":"2 ","3":"dual 4-input NOR gate with strobe ","4":" ","5":" ","6":"14 ","7":{"title":"SN7425 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn7425"},"99":"7400_TTL_Large_Footprint"},"26":{"0":"7426","1":"74x26 ","2":"4 ","3":"quad 2-input NAND gate ","4":" ","5":"open-collector 15&nbsp;V ","6":"14 ","7":{"title":"SN74LS26 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls26"},"99":"7400_TTL_Large_Footprint"},"27":{"0":"7427","1":"74x27 ","2":"3 ","3":"triple 3-input NOR gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS27 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls27"},"99":"7400_TTL_Large_Footprint"},"28":{"0":"7428","1":"74x28 ","2":"4 ","3":"quad 2-input NOR gate ","4":" ","5":"driver N<sub>O<\/sub>=30 ","6":"14 ","7":{"title":"SN74LS28 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn5428"},"99":"7400_TTL_Large_Footprint"},"29":{"0":"7429","1":"74x29 ","2":"2 ","3":"dual 4-input NOR gate ","4":" ","5":" ","6":"14 ","7":{"title":"US7429A ","url":"https:\/\/archive.org\/stream\/bitsavers_derivationates1974DigitalIntegratedCircuitDataBook_79049866#page\/n101"},"99":"7400_TTL_Large_Footprint"},"30":{"0":"7430","1":"74x30 ","2":"1 ","3":"single 8-input NAND gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS30 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls30"},"99":"7400_TTL_Large_Footprint"},"31":{"0":"7431","1":"74x31 ","2":"6 ","3":"hex delay elements (two 6ns, two 23-32ns, two 45-48ns) ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS31 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls31"},"99":"7400_TTL_Large_Footprint"},"32":{"0":"7432","1":"74x32 ","2":"4 ","3":{"title":"quad 2-input OR gate ","url":"https:\/\/en.wikipedia.org\/wiki\/OR_gate"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74LS32 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls32"},"99":"7400_TTL_Large_Footprint"},"33":{"0":"7433","1":"74x33 ","2":"4 ","3":"quad 2-input NOR gate ","4":" ","5":"open-collector driver N<sub>O<\/sub>=30 ","6":"14 ","7":{"title":"SN74LS33 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls33"},"99":"7400_TTL_Large_Footprint"},"34":{"0":"7434","1":"74x34 ","2":"6 ","3":"hex buffer gate ","4":" ","5":" ","6":"14 ","7":{"title":"MM74HC34 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/nationalsemiconductor\/DS009389.PDF"},"99":"7400_TTL_Large_Footprint"},"35":{"0":"7435","1":"74x35 ","2":"6 ","3":"hex buffer gate ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74ALS35 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n101"},"99":"7400_TTL_Large_Footprint"},"36":{"0":"7436","1":"74x36 ","2":"4 ","3":"quad 2-input NOR gate (different pinout than 7402) ","4":" ","5":" ","6":"14 ","7":{"title":"SN74HC36 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookogicDataBook_23574286\/1984_High-speed_CMOS_Logic_Data_Book#page\/n81"},"99":"7400_TTL_Large_Footprint"},"37":{"0":"7437","1":"74x37 ","2":"4 ","3":"quad 2-input NAND gate ","4":" ","5":"driver N<sub>O<\/sub>=30 ","6":"14 ","7":{"title":"SN74LS37 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls37"},"99":"7400_TTL_Large_Footprint"},"38":{"0":"7438","1":"74x38 ","2":"4 ","3":"quad 2-input NAND gate ","4":" ","5":"open-collector driver N<sub>O<\/sub>=30 ","6":"14 ","7":{"title":"SN74LS38 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls38"},"99":"7400_TTL_Large_Footprint"},"39":{"0":"7439","1":"74x39 ","2":"4 ","3":{"title":"quad 2-input NAND gate (different pinout than 7438) ","url":"https:\/\/en.wikipedia.org\/wiki\/Pinout"},"4":" ","5":"open-collector 60&nbsp;mA ","6":"14 ","7":{"title":"SN7439 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheets\/90\/338005_DS.pdf"},"99":"7400_TTL_Large_Footprint"},"40":{"0":"7440","1":"74x40 ","2":"2 ","3":"dual 4-input NAND gate ","4":" ","5":"driver N<sub>O<\/sub>=30 ","6":"14 ","7":{"title":"SN74LS40 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/motorola\/SN54LS40J.pdf"},"99":"7400_TTL_Large_Footprint"},"41":{"0":"7441","1":"74x41 ","2":"1 ","3":{"title":"BCD to decimal decoder \/ Nixie tube driver ","url":"https:\/\/en.wikipedia.org\/wiki\/Nixie_tube"},"4":" ","5":"open-collector 70&nbsp;V ","6":"16 ","7":{"title":"DM7441A ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaTTLDatabook_42712617\/1976_National_TTL_Databook#page\/n146"},"99":"7400_TTL_Large_Footprint"},"42":{"0":"7442","1":"74x42 ","2":"1 ","3":"BCD to decimal decoder ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS42 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls42"},"99":"7400_TTL_Large_Footprint"},"43":{"0":"7443","1":"74x43 ","2":"1 ","3":{"title":"excess-3 to decimal decoder ","url":"https:\/\/en.wikipedia.org\/wiki\/Excess-3"},"4":" ","5":" ","6":"16 ","7":{"title":"SN7443A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n231"},"99":"7400_TTL_Large_Footprint"},"44":{"0":"7444","1":"74x44 ","2":"1 ","3":{"title":"Gray code to decimal decoder ","url":"https:\/\/en.wikipedia.org\/wiki\/Gray_code"},"4":" ","5":" ","6":"16 ","7":{"title":"SN7444A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n231"},"99":"7400_TTL_Large_Footprint"},"45":{"0":"7445","1":"74x45 ","2":"1 ","3":"BCD to decimal decoder\/driver ","4":" ","5":"open-collector 30&nbsp;V \/ 80&nbsp;mA ","6":"16 ","7":{"title":"SN7445 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn7445"},"99":"7400_TTL_Large_Footprint"},"46":{"0":"7446","1":"74x46 ","2":"1 ","3":{"title":"BCD to 7-segment display decoder\/driver ","url":"https:\/\/en.wikipedia.org\/wiki\/Seven-segment_display"},"4":" ","5":"open-collector 30&nbsp;V ","6":"16 ","7":{"title":"SN7446A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n244"},"99":"7400_TTL_Large_Footprint"},"47":{"0":"7447","1":"74x47 ","2":"1 ","3":"BCD to 7-segment decoder\/driver ","4":" ","5":"open-collector 15&nbsp;V ","6":"16 ","7":{"title":"SN74LS47 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls47"},"99":"7400_TTL_Large_Footprint"},"48":{"0":"7448","1":"74x48 ","2":"1 ","3":"BCD to 7-segment decoder\/driver ","4":" ","5":{"title":"open-collector, 2&nbsp;k\u03a9 pull-up ","url":"https:\/\/en.wikipedia.org\/wiki\/Pull-up_resistor"},"6":"16 ","7":{"title":"SN74LS48 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n244"},"99":"7400_TTL_Large_Footprint"},"49":{"0":"7449","1":"74x49 ","2":"1 ","3":"BCD to 7-segment decoder\/driver ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74LS49 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n244"},"99":"7400_TTL_Large_Footprint"},"50":{"0":"7450","1":"74x50 ","2":"2 ","3":{"title":"dual 2-2-input AND-OR-Invert gate, one gate expandable ","url":"https:\/\/en.wikipedia.org\/wiki\/AND-OR-Invert"},"4":" ","5":" ","6":"14 ","7":{"title":"SN7450 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn5450"},"99":"7400_TTL_Large_Footprint"},"51":{"0":"745174517451","1":"7451, 74H51, 74S51 ","2":"2 ","3":"dual 2-2-input AND-OR-Invert (AOI) gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN7451 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls51"},"99":"7400_TTL_Large_Footprint"},"52":{"0":"74517451","1":"74L51, 74LS51 ","2":"2 ","3":{"title":"3-3-input AND-OR-Invert gate and 2-2-input AND-OR-Invert gate ","url":"https:\/\/en.wikipedia.org\/wiki\/AND-OR-Invert"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74LS51 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls51"},"99":"7400_TTL_Large_Footprint"},"53":{"0":"7452","1":"74x52 ","2":"1 ","3":"3-2-2-2-input AND-OR gate, expandable with 74x61 ","4":" ","5":" ","6":"14 ","7":{"title":"SN74H52 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n271"},"99":"7400_TTL_Large_Footprint"},"54":{"0":"7453","1":"7453 ","2":"1 ","3":"2-2-2-2-input AND-OR-Invert gate, expandable ","4":" ","5":" ","6":"14 ","7":{"title":"SN7453 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n273"},"99":"7400_TTL_Large_Footprint"},"55":{"0":"7453","1":"74H53 ","2":"1 ","3":"3-2-2-2-input AND-OR-Invert gate, expandable ","4":" ","5":" ","6":"14 ","7":{"title":"SN74H53 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n273"},"99":"7400_TTL_Large_Footprint"},"56":{"0":"7454","1":"7454 ","2":"1 ","3":"2-2-2-2-input AND-OR-Invert gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN7454 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn5454"},"99":"7400_TTL_Large_Footprint"},"57":{"0":"7454","1":"74H54 ","2":"1 ","3":"3-2-2-2-input AND-OR-Invert gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN74H54 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n279"},"99":"7400_TTL_Large_Footprint"},"58":{"0":"74547454","1":"74L54, 74LS54 ","2":"1 ","3":"3-3-2-2-input AND-OR-Invert gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS54 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn5454"},"99":"7400_TTL_Large_Footprint"},"59":{"0":"7455","1":"74x55 ","2":"1 ","3":"4-4-input AND-OR-Invert gate, 74H55 is expandable ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS55 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n287"},"99":"7400_TTL_Large_Footprint"},"60":{"0":"7456","1":"74x56 ","2":"1 ","3":{"title":"50:1 frequency divider ","url":"https:\/\/en.wikipedia.org\/wiki\/Frequency_divider"},"4":" ","5":" ","6":"8 ","7":{"title":"SN74LS56 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n291"},"99":"7400_TTL_Large_Footprint"},"61":{"0":"7457","1":"74x57 ","2":"1 ","3":"60:1 frequency divider ","4":" ","5":" ","6":"8 ","7":{"title":"SN74LS57 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n291"},"99":"7400_TTL_Large_Footprint"},"62":{"0":"7458","1":"74x58 ","2":"2 ","3":"3-3-input AND-OR gate and 2-2-input AND-OR gate ","4":" ","5":" ","6":"14 ","7":{"title":"74HC58 ","url":"https:\/\/media.digikey.com\/pdf\/Data%20Sheets\/NXP%20PDFs\/74HC58.pdf"},"99":"7400_TTL_Large_Footprint"},"63":{"0":"7459","1":"74x59 ","2":"2 ","3":"dual 3-2-input AND-OR-Invert gate ","4":" ","5":" ","6":"14 ","7":{"title":"US7459A ","url":"https:\/\/archive.org\/stream\/bitsavers_derivationates1974DigitalIntegratedCircuitDataBook_79049866#page\/n103"},"99":"7400_TTL_Large_Footprint"},"64":{"0":"7460","1":"74x60 ","2":"2 ","3":"dual 4-input expander for 74x23, 74x50, 74x53, 74x55 ","4":" ","5":" ","6":"14 ","7":{"title":"SN7460 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheets\/166\/501736_DS.pdf"},"99":"7400_TTL_Large_Footprint"},"65":{"0":"7461","1":"74x61 ","2":"3 ","3":"triple 3-input expander for 74x52 ","4":" ","5":" ","6":"14 ","7":{"title":"SN74H61 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n299"},"99":"7400_TTL_Large_Footprint"},"66":{"0":"7462","1":"74x62 ","2":"1 ","3":"3-3-2-2-input AND-OR expander for 74x50, 74x53, 74x55 ","4":" ","5":" ","6":"14 ","7":{"title":"SN74H62 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n301"},"99":"7400_TTL_Large_Footprint"},"67":{"0":"7463","1":"74x63 ","2":"6 ","3":"hex current sensing interface gates ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS63 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n303"},"99":"7400_TTL_Large_Footprint"},"68":{"0":"7464","1":"74x64 ","2":"1 ","3":"4-3-2-2-input AND-OR-Invert gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN74S64 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54s64"},"99":"7400_TTL_Large_Footprint"},"69":{"0":"7465","1":"74x65 ","2":"1 ","3":"4-3-2-2 input AND-OR-Invert gate ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74S65 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54s64"},"99":"7400_TTL_Large_Footprint"},"70":{"0":"7467","1":"74x67 ","2":"1 ","3":"AND gated J-K master-slave flip-flop, asynchronous preset and clear (improved 74L72) ","4":" ","5":" ","6":"(16) ","7":{"title":"BL54L67Y ","url":"https:\/\/ntrs.nasa.gov\/archive\/nasa\/casi.ntrs.nasa.gov\/19720020596.pdf"},"99":"7400_TTL_Large_Footprint"},"71":{"0":"7468","1":"74L68 ","2":"2 ","3":"dual J-K flip-flop, asynchronous clear (improved 74L73) ","4":" ","5":" ","6":"(18) ","7":{"title":"BL54L68Y ","url":"https:\/\/ntrs.nasa.gov\/archive\/nasa\/casi.ntrs.nasa.gov\/19720020596.pdf"},"99":"7400_TTL_Large_Footprint"},"72":{"0":"7468","1":"74LS68 ","2":"2 ","3":"dual 4-bit decade counters ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS68 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n311"},"99":"7400_TTL_Large_Footprint"},"73":{"0":"7469","1":"74L69 ","2":"2 ","3":"dual J-K flip-flop, asynchronous preset, common clock and clear ","4":" ","5":" ","6":"(18) ","7":{"title":"BL54L69Y ","url":"https:\/\/archive.org\/stream\/bitsavers_derivationates1974DigitalIntegratedCircuitDataBook_79049866#page\/n47"},"99":"7400_TTL_Large_Footprint"},"74":{"0":"7469","1":"74LS69 ","2":"2 ","3":"dual 4-bit binary counters ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS69 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n311"},"99":"7400_TTL_Large_Footprint"},"75":{"0":"7470","1":"74x70 ","2":"1 ","3":{"title":"AND-gated positive edge triggered J-K flip-flop, asynchronous preset and clear ","url":"https:\/\/en.wikipedia.org\/wiki\/Flip-flop_(electronics)"},"4":" ","5":" ","6":"14 ","7":{"title":"SN7470 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n317"},"99":"7400_TTL_Large_Footprint"},"76":{"0":"7471","1":"74H71 ","2":"1 ","3":"AND-OR-gated J-K master-slave flip-flop, preset ","4":" ","5":" ","6":"14 ","7":{"title":"SN74H71 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n321"},"99":"7400_TTL_Large_Footprint"},"77":{"0":"7471","1":"74L71 ","2":"1 ","3":"AND-gated R-S master-slave flip-flop, preset and clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN54L71 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n325"},"99":"7400_TTL_Large_Footprint"},"78":{"0":"7472","1":"74x72 ","2":"1 ","3":"AND gated J-K master-slave flip-flop, asynchronous preset and clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN7472 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn5472"},"99":"7400_TTL_Large_Footprint"},"79":{"0":"7473","1":"74x73 ","2":"2 ","3":"dual J-K flip-flop, asynchronous clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN54LS73A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls73a"},"99":"7400_TTL_Large_Footprint"},"80":{"0":"7474","1":"74x74 ","2":"2 ","3":"dual D positive edge triggered flip-flop, asynchronous preset and clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS74A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls74a"},"99":"7400_TTL_Large_Footprint"},"81":{"0":"7475","1":"74x75 ","2":"2 ","3":{"title":"4-bit bistable latch, complementary outputs ","url":"https:\/\/en.wikipedia.org\/wiki\/Latch_(electronic)"},"4":" ","5":" ","6":"16 ","7":{"title":"SN74LS75 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls75"},"99":"7400_TTL_Large_Footprint"},"82":{"0":"7476","1":"74x76 ","2":"2 ","3":"dual J-K flip-flop, asynchronous preset and clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS76A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls76a"},"99":"7400_TTL_Large_Footprint"},"83":{"0":"7477","1":"74x77 ","2":"1 ","3":"4-bit bistable latch ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS77 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls75"},"99":"7400_TTL_Large_Footprint"},"84":{"0":"7478","1":"74H78 ","2":"2 ","3":"dual positive pulse triggered J-K flip-flop, preset, common clock and common clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN74H78 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n369"},"99":"7400_TTL_Large_Footprint"},"85":{"0":"7478","1":"74L78 ","2":"2 ","3":"dual positive pulse triggered J-K flip-flop, preset, common clock and common clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN54L78 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n369"},"99":"7400_TTL_Large_Footprint"},"86":{"0":"7478","1":"74LS78 ","2":"2 ","3":"dual negative edge triggered J-K flip-flop, preset, common clock and common clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS78A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n369"},"99":"7400_TTL_Large_Footprint"},"87":{"0":"7479","1":"74x79 ","2":"2 ","3":"dual D positive edge triggered flip-flop, asynchronous preset and clear ","4":" ","5":" ","6":"14 ","7":{"title":"MC7479 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaTTLIntegratedCircuitsDataBook_38442857\/1971_Motorola_TTL_Integrated_Circuits_Data_Book#page\/n387"},"99":"7400_TTL_Large_Footprint"},"88":{"0":"7480","1":"74x80 ","2":"1 ","3":{"title":"gated full adder ","url":"https:\/\/en.wikipedia.org\/wiki\/Full_adder"},"4":" ","5":" ","6":"14 ","7":{"title":"SN7480 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n377"},"99":"7400_TTL_Large_Footprint"},"89":{"0":"7481","1":"74x81 ","2":"1 ","3":{"title":"16-bit RAM ","url":"https:\/\/en.wikipedia.org\/wiki\/Random_access_memory"},"4":" ","5":" ","6":"14 ","7":{"title":"SN7481A ","url":"http:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-111\/DSAP0036758.pdf"},"99":"7400_TTL_Large_Footprint"},"90":{"0":"7482","1":"74x82 ","2":"1 ","3":"2-bit binary full adder ","4":" ","5":" ","6":"14 ","7":{"title":"SN7482 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n379"},"99":"7400_TTL_Large_Footprint"},"91":{"0":"7483","1":"74x83 ","2":"1 ","3":"4-bit binary full adder ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS83A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n383"},"99":"7400_TTL_Large_Footprint"},"92":{"0":"7484","1":"74x84 ","2":"1 ","3":{"title":"16-bit RAM ","url":"https:\/\/en.wikipedia.org\/wiki\/Random_access_memory"},"4":" ","5":" ","6":"16 ","7":{"title":"SN7484A ","url":"http:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-111\/DSAP0036758.pdf"},"99":"7400_TTL_Large_Footprint"},"93":{"0":"7485","1":"74x85 ","2":"1 ","3":{"title":"4-bit magnitude comparator ","url":"https:\/\/en.wikipedia.org\/wiki\/Digital_comparator"},"4":" ","5":" ","6":"16 ","7":{"title":"SN74LS85 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls85"},"99":"7400_TTL_Large_Footprint"},"94":{"0":"7486","1":"74x86 ","2":"4 ","3":{"title":"quad 2-input XOR gate ","url":"https:\/\/en.wikipedia.org\/wiki\/XOR_gate"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74LS86A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls86a"},"99":"7400_TTL_Large_Footprint"},"95":{"0":"7487","1":"74x87 ","2":"1 ","3":"4-bit true\/complement\/zero\/one element ","4":" ","5":" ","6":"14 ","7":{"title":"SN74H87 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n403"},"99":"7400_TTL_Large_Footprint"},"96":{"0":"7488","1":"74x88 ","2":"1 ","3":{"title":"256-bit ROM (32x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Read-only_memory"},"4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN7488A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n181"},"99":"7400_TTL_Large_Footprint"},"97":{"0":"7489","1":"74x89 ","2":"1 ","3":{"title":"64-bit RAM (16x4), inverted outputs ","url":"https:\/\/en.wikipedia.org\/wiki\/Random_access_memory"},"4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN7489 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheets\/270\/499426_DS.pdf"},"99":"7400_TTL_Large_Footprint"},"98":{"0":"7490","1":"74x90 ","2":"1 ","3":{"title":"decade counter (separate divide-by-2 and divide-by-5 sections) ","url":"https:\/\/en.wikipedia.org\/wiki\/Counter_(digital)"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74LS90 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls90"},"99":"7400_TTL_Large_Footprint"},"99":{"0":"7491","1":"74x91 ","2":"1 ","3":{"title":"8-bit shift register, serial in, serial out, gated input ","url":"https:\/\/en.wikipedia.org\/wiki\/Shift_register"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74LS91 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n419"},"99":"7400_TTL_Large_Footprint"},"100":{"0":"7492","1":"74x92 ","2":"1 ","3":"divide-by-12 counter (separate divide-by-2 and divide-by-6 sections) ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS92 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls92"},"99":"7400_TTL_Large_Footprint"},"101":{"0":"7493","1":"74x93 ","2":"1 ","3":"4-bit binary counter (separate divide-by-2 and divide-by-8 sections) ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS93 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls93"},"99":"7400_TTL_Large_Footprint"},"102":{"0":"7494","1":"74x94 ","2":"1 ","3":"4-bit shift register, dual asynchronous presets ","4":" ","5":" ","6":"16 ","7":{"title":"SN7494 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n423"},"99":"7400_TTL_Large_Footprint"},"103":{"0":"7495","1":"74x95 ","2":"1 ","3":"4-bit shift register, parallel in, parallel out, serial input ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS95B ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n427"},"99":"7400_TTL_Large_Footprint"},"104":{"0":"7496","1":"74x96 ","2":"1 ","3":"5-bit parallel-in\/parallel-out shift register, asynchronous preset ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS96 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n435"},"99":"7400_TTL_Large_Footprint"},"105":{"0":"7497","1":"74x97 ","2":"1 ","3":"synchronous 6-bit binary rate multiplier ","4":" ","5":" ","6":"16 ","7":{"title":"SN7497 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn5497"},"99":"7400_TTL_Large_Footprint"},"106":{"0":"7498","1":"74x98 ","2":"1 ","3":"4-bit data selector\/storage register ","4":" ","5":" ","6":"16 ","7":{"title":"SN54L98 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n449"},"99":"7400_TTL_Large_Footprint"},"107":{"0":"7499","1":"74x99 ","2":"1 ","3":"4-bit bidirectional universal shift register ","4":" ","5":" ","6":"16 ","7":{"title":"SN54L99 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n451"},"99":"7400_TTL_Large_Footprint"},"109":{"0":"74100","1":"74x100 ","2":"2 ","3":"dual 4-bit bistable latch ","4":" ","5":" ","6":"24 ","7":{"title":"SN74100 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n457"},"99":"7400_TTL_Large_Footprint"},"110":{"0":"74101","1":"74x101 ","2":"1 ","3":"AND-OR-gated J-K negative-edge-triggered flip-flop, preset ","4":" ","5":" ","6":"14 ","7":{"title":"SN74H101 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n459"},"99":"7400_TTL_Large_Footprint"},"111":{"0":"74102","1":"74x102 ","2":"1 ","3":"AND-gated J-K negative-edge-triggered flip-flop, preset and clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN74H102 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n463"},"99":"7400_TTL_Large_Footprint"},"112":{"0":"74103","1":"74x103 ","2":"2 ","3":"dual J-K negative-edge-triggered flip-flop, clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN74H103 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n465"},"99":"7400_TTL_Large_Footprint"},"113":{"0":"74104","1":"74x104 ","2":"1 ","3":"J-K master-slave flip-flop ","4":" ","5":" ","6":"14 ","7":{"title":"SN74104 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n469"},"99":"7400_TTL_Large_Footprint"},"114":{"0":"74105","1":"74x105 ","2":"1 ","3":"J-K master-slave flip-flop, J2 and K2 inverted ","4":" ","5":" ","6":"14 ","7":{"title":"SN74105 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n469"},"99":"7400_TTL_Large_Footprint"},"115":{"0":"74106","1":"74x106 ","2":"2 ","3":"dual J-K negative-edge-triggered flip-flop, preset and clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74H106 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n471"},"99":"7400_TTL_Large_Footprint"},"116":{"0":"74107","1":"74x107 ","2":"2 ","3":"dual J-K flip-flop, clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN74107 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls107a"},"99":"7400_TTL_Large_Footprint"},"117":{"0":"74107","1":"74x107A ","2":"2 ","3":"dual J-K negative-edge-triggered flip-flop, clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS107A ","url":"https:\/\/web.archive.org\/web\/20070125105009\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74107.pdf"},"99":"7400_TTL_Large_Footprint"},"118":{"0":"74108","1":"74x108 ","2":"2 ","3":"dual J-K negative-edge-triggered flip-flop, preset, common clear and common clock ","4":" ","5":" ","6":"14 ","7":{"title":"SN74H108 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n479"},"99":"7400_TTL_Large_Footprint"},"119":{"0":"74109","1":"74x109 ","2":"2 ","3":"dual J-NotK positive-edge-triggered flip-flop, clear and preset ","4":" ","5":" ","6":"16 ","7":{"title":"SN74109 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls109a"},"99":"7400_TTL_Large_Footprint"},"120":{"0":"74110","1":"74x110 ","2":"1 ","3":"AND-gated J-K master-slave flip-flop, data lockout ","4":" ","5":" ","6":"14 ","7":{"title":"SN74110 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n487"},"99":"7400_TTL_Large_Footprint"},"121":{"0":"74111","1":"74x111 ","2":"2 ","3":"dual J-K master-slave flip-flop, data lockout, reset, set ","4":" ","5":" ","6":"16 ","7":{"title":"TL74111N ","url":"http:\/\/www.fecegypt.com\/uploads\/dataSheet\/1481104190_tl74115n.pdf"},"99":"7400_TTL_Large_Footprint"},"122":{"0":"74112","1":"74x112 ","2":"2 ","3":"dual J-K negative-edge-triggered flip-flop, clear and preset ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS112A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74s112a"},"99":"7400_TTL_Large_Footprint"},"123":{"0":"74113","1":"74x113 ","2":"2 ","3":"dual J-K negative-edge-triggered flip-flop, preset ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS113A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n499"},"99":"7400_TTL_Large_Footprint"},"124":{"0":"74114","1":"74x114 ","2":"2 ","3":"dual J-K negative-edge-triggered flip-flop, preset, common clock and clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS114A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n505"},"99":"7400_TTL_Large_Footprint"},"125":{"0":"74115","1":"74x115 ","2":"2 ","3":"dual J-K master-slave flip-flop, data lockout, reset ","4":" ","5":" ","6":"14 ","7":{"title":"TL74115N ","url":"http:\/\/www.fecegypt.com\/uploads\/dataSheet\/1481104190_tl74115n.pdf"},"99":"7400_TTL_Large_Footprint"},"126":{"0":"74116","1":"74116 ","2":"2 ","3":"dual 4-bit latch, clear ","4":" ","5":" ","6":"24 ","7":{"title":"SN74116 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n511"},"99":"7400_TTL_Large_Footprint"},"127":{"0":"74116","1":"74H116 ","2":"1 ","3":"AND-gated J-K flip flop ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"6":"14 ","7":{"title":"MC74H116 ","url":"https:\/\/archive.org\/details\/Digital_IC_Equivalents\/page\/n97"},"99":"7400_TTL_Large_Footprint"},"128":{"0":"74117","1":"74x117 ","2":"1 ","3":"AND-gated J-K flip flop, one J and K input inverted ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"6":"14 ","7":{"title":"MC74H117 ","url":"https:\/\/archive.org\/details\/Digital_IC_Equivalents\/page\/n97"},"99":"7400_TTL_Large_Footprint"},"129":{"0":"74118","1":"74x118 ","2":"6 ","3":"hex set\/reset latch, common reset ","4":" ","5":" ","6":"16 ","7":{"title":"ITT74118 ","url":"https:\/\/archive.org\/details\/bitsavers_ittdataBootorProductCatalog_54440015\/page\/n161"},"99":"7400_TTL_Large_Footprint"},"130":{"0":"74119","1":"74119 ","2":"6 ","3":"hex set\/reset latch ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"6":"24 ","7":{"title":"TL74119N ","url":"https:\/\/archive.org\/stream\/bitsavers_derivationates1974DigitalIntegratedCircuitDataBook_79049866#page\/n57"},"99":"7400_TTL_Large_Footprint"},"131":{"0":"74119","1":"74H119 ","2":"2 ","3":"dual J-K flip-flop, shared clear and clock inputs ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"6":"14 ","7":{"title":"MC74H119 ","url":"https:\/\/archive.org\/details\/Digital_IC_Equivalents\/page\/n97"},"99":"7400_TTL_Large_Footprint"},"132":{"0":"74120","1":"74120 ","2":"2 ","3":"dual pulse synchronizer\/drivers ","4":"15&nbsp;k\u03a9 pull-up ","5":" ","6":"16 ","7":{"title":"SN74120 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n515"},"99":"7400_TTL_Large_Footprint"},"133":{"0":"74120","1":"74H120 ","2":"2 ","3":"dual J-K flip-flop, separate clock inputs ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"6":"14 ","7":{"title":"MC74H120 ","url":"https:\/\/archive.org\/details\/Digital_IC_Equivalents\/page\/n97"},"99":"7400_TTL_Large_Footprint"},"134":{"0":"74121","1":"74x121 ","2":"1 ","3":{"title":"monostable multivibrator ","url":"https:\/\/en.wikipedia.org\/wiki\/Multivibrator"},"4":"Schmitt trigger ","5":" ","6":"14 ","7":{"title":"SN74121 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74121"},"99":"7400_TTL_Large_Footprint"},"135":{"0":"74122","1":"74x122 ","2":"1 ","3":{"title":"retriggerable monostable multivibrator, clear ","url":"https:\/\/en.wikipedia.org\/wiki\/Retriggerable_monostable"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74122 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls122"},"99":"7400_TTL_Large_Footprint"},"136":{"0":"74123","1":"74x123 ","2":"2 ","3":"dual retriggerable monostable multivibrator, clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74123 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls122"},"99":"7400_TTL_Large_Footprint"},"137":{"0":"74124","1":"74x124 ","2":"2 ","3":{"title":"dual voltage-controlled oscillator ","url":"https:\/\/en.wikipedia.org\/wiki\/Voltage-controlled_oscillator"},"4":"analog ","5":" ","6":"16 ","7":{"title":"SN74S124 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54s124"},"99":"7400_TTL_Large_Footprint"},"138":{"0":"74125","1":"74x125 ","2":"4 ","3":"quad bus buffer, negative enable ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"14 ","7":{"title":"SN74LS125A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls126a"},"99":"7400_TTL_Large_Footprint"},"139":{"0":"74126","1":"74x126 ","2":"4 ","3":"quad bus buffer, positive enable ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"14 ","7":{"title":"SN74LS126A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls126a"},"99":"7400_TTL_Large_Footprint"},"140":{"0":"74128","1":"74x128 ","2":"4 ","3":"quad 2-input NOR gate ","4":" ","5":{"title":"driver 50&nbsp;\u03a9 ","url":"https:\/\/en.wikipedia.org\/wiki\/Electrical_termination"},"6":"14 ","7":{"title":"SN74128 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74128"},"99":"7400_TTL_Large_Footprint"},"141":{"0":"74130","1":"74x130 ","2":"2 ","3":"retriggerable monostable multivibrator ","4":" ","5":" ","6":"16 ","7":{"title":"SN74130 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls122"},"99":"7400_TTL_Large_Footprint"},"142":{"0":"74131","1":"74x131 ","2":"4 ","3":"quad 2-input AND gate ","4":" ","5":"open-collector 15&nbsp;V ","6":"14 ","7":{"title":"ITT74131 ","url":"https:\/\/archive.org\/details\/bitsavers_ittdataBootorProductCatalog_54440015\/page\/n181"},"99":"7400_TTL_Large_Footprint"},"143":{"0":"74132","1":"74x132 ","2":"4 ","3":"quad 2-input NAND gate ","4":"Schmitt trigger ","5":" ","6":"14 ","7":{"title":"SN74LS132 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls132"},"99":"7400_TTL_Large_Footprint"},"144":{"0":"74133","1":"74x133 ","2":"1 ","3":"single 13-input NAND gate ","4":" ","5":" ","6":"16 ","7":{"title":"SN54ALS133 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54als133"},"99":"7400_TTL_Large_Footprint"},"145":{"0":"74134","1":"74x134 ","2":"1 ","3":"single 12-input NAND gate ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74S134 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54s134"},"99":"7400_TTL_Large_Footprint"},"146":{"0":"74135","1":"74x135 ","2":"4 ","3":"quad XOR\/XNOR gate, two inputs to select logic type ","4":" ","5":" ","6":"16 ","7":{"title":"SN74S135 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n567"},"99":"7400_TTL_Large_Footprint"},"147":{"0":"74136","1":"74x136 ","2":"4 ","3":{"title":"quad 2-input XOR gate ","url":"https:\/\/en.wikipedia.org\/wiki\/XOR_gate"},"4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74LS136 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls136"},"99":"7400_TTL_Large_Footprint"},"148":{"0":"74137","1":"74x137 ","2":"1 ","3":{"title":"3-to-8 line decoder\/demultiplexer, address latch, inverting outputs ","url":"https:\/\/en.wikipedia.org\/wiki\/Demultiplexer"},"4":" ","5":" ","6":"16 ","7":{"title":"SN74LS137 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n573"},"99":"7400_TTL_Large_Footprint"},"149":{"0":"74138","1":"74x138 ","2":"1 ","3":"3-to-8 line decoder\/demultiplexer, inverting outputs ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS138 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls138"},"99":"7400_TTL_Large_Footprint"},"150":{"0":"74139","1":"74x139 ","2":"2 ","3":"dual 2-to-4 line decoder\/demultiplexer, inverting outputs ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS139A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls139a"},"99":"7400_TTL_Large_Footprint"},"151":{"0":"74140","1":"74x140 ","2":"2 ","3":"dual 4-input NAND gate ","4":" ","5":"driver 50&nbsp;\u03a9 ","6":"14 ","7":{"title":"SN74S140 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54s140"},"99":"7400_TTL_Large_Footprint"},"152":{"0":"74141","1":"74x141 ","2":"1 ","3":{"title":"BCD to decimal decoder\/driver for cold-cathode indicator \/ Nixie tube ","url":"https:\/\/en.wikipedia.org\/wiki\/Cold-cathode"},"4":" ","5":"open-collector 60&nbsp;V ","6":"16 ","7":{"title":"DM74141 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaTTLDatabook_42712617\/1976_National_TTL_Databook#page\/n146"},"99":"7400_TTL_Large_Footprint"},"153":{"0":"74142","1":"74x142 ","2":"1 ","3":"decade counter\/latch\/decoder\/driver for Nixie tubes ","4":" ","5":"open-collector 60&nbsp;V ","6":"16 ","7":{"title":"SN74142 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed07_23301973\/07#page\/n137"},"99":"7400_TTL_Large_Footprint"},"154":{"0":"74143","1":"74x143 ","2":"1 ","3":"decade counter\/latch\/decoder\/7-segment driver ","4":" ","5":"constant current 15&nbsp;mA ","6":"24 ","7":{"title":"SN74143 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed07_23301973\/07#page\/n141"},"99":"7400_TTL_Large_Footprint"},"155":{"0":"74144","1":"74x144 ","2":"1 ","3":"decade counter\/latch\/decoder\/7-segment driver ","4":" ","5":"open-collector 15&nbsp;V \/ 25&nbsp;mA ","6":"24 ","7":{"title":"SN74144 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed07_23301973\/07#page\/n141"},"99":"7400_TTL_Large_Footprint"},"156":{"0":"74145","1":"74x145 ","2":"1 ","3":"BCD to decimal decoder\/driver ","4":" ","5":"open-collector 15&nbsp;V \/ 80&nbsp;mA ","6":"16 ","7":{"title":"SN74145 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls145"},"99":"7400_TTL_Large_Footprint"},"157":{"0":"74146","1":"74x146 ","2":"1 ","3":"3-to-8 line decoder ","4":" ","5":" ","6":" ","7":{"title":"MCE74H146 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaTTLIntegratedCircuitsDataBook_38442857\/1971_Motorola_TTL_Integrated_Circuits_Data_Book#page\/n77"},"99":"7400_TTL_Large_Footprint"},"158":{"0":"74147","1":"74x147 ","2":"1 ","3":"10-line to 4-line priority encoder ","4":" ","5":" ","6":"16 ","7":{"title":"SN74147 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls148"},"99":"7400_TTL_Large_Footprint"},"159":{"0":"74148","1":"74x148 ","2":"1 ","3":"8-line to 3-line priority encoder ","4":" ","5":" ","6":"16 ","7":{"title":"SN74148 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls148"},"99":"7400_TTL_Large_Footprint"},"160":{"0":"74149","1":"74x149 ","2":"1 ","3":"8-line to 8-line priority encoder ","4":" ","5":" ","6":"20 ","7":{"title":"MM74HCT149 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/nationalsemiconductor\/DS005364.PDF"},"99":"7400_TTL_Large_Footprint"},"161":{"0":"74150","1":"74x150 ","2":"1 ","3":{"title":"16-line to 1-line data selector\/multiplexer ","url":"https:\/\/en.wikipedia.org\/wiki\/Multiplexer"},"4":" ","5":" ","6":"24 ","7":{"title":"SN74150 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls151"},"99":"7400_TTL_Large_Footprint"},"162":{"0":"74151","1":"74x151 ","2":"1 ","3":"8-line to 1-line data selector\/multiplexer ","4":" ","5":" ","6":"16 ","7":{"title":"SN74151A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls151"},"99":"7400_TTL_Large_Footprint"},"163":{"0":"74152","1":"74x152 ","2":"1 ","3":"8-line to 1-line data selector\/multiplexer, inverting output ","4":" ","5":" ","6":"14 ","7":{"title":"SN54152A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n611"},"99":"7400_TTL_Large_Footprint"},"164":{"0":"74153","1":"74x153 ","2":"2 ","3":"dual 4-line to 1-line data selector\/multiplexer, non-inverting outputs ","4":" ","5":" ","6":"16 ","7":{"title":"SN74153 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls153"},"99":"7400_TTL_Large_Footprint"},"165":{"0":"74154","1":"74x154 ","2":"1 ","3":"4-to-16 line decoder\/demultiplexer, inverting outputs ","4":" ","5":" ","6":"24 ","7":{"title":"SN74154 ","url":"https:\/\/web.archive.org\/web\/20150321045049\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74154.pdf"},"99":"7400_TTL_Large_Footprint"},"166":{"0":"74155","1":"74x155 ","2":"2 ","3":"dual 2-to-4 line decoder\/demultiplexer, inverting outputs ","4":" ","5":" ","6":"16 ","7":{"title":"SN74155 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls155a"},"99":"7400_TTL_Large_Footprint"},"167":{"0":"74156","1":"74x156 ","2":"2 ","3":"dual 2-to-4 line decoder\/demultiplexer, inverting outputs ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74156 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls155a"},"99":"7400_TTL_Large_Footprint"},"168":{"0":"74157","1":"74x157 ","2":"4 ","3":"quad 2-line to 1-line data selector\/multiplexer, non-inverting outputs ","4":" ","5":" ","6":"16 ","7":{"title":"SN74157 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls157"},"99":"7400_TTL_Large_Footprint"},"169":{"0":"74158","1":"74x158 ","2":"4 ","3":"quad 2-line to 1-line data selector\/multiplexer, inverting outputs ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS158 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls157"},"99":"7400_TTL_Large_Footprint"},"170":{"0":"74159","1":"74x159 ","2":"1 ","3":"4-to-16 line decoder\/demultiplexer ","4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74159 ","url":"https:\/\/web.archive.org\/web\/20070102021404\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74159.pdf"},"99":"7400_TTL_Large_Footprint"},"171":{"0":"74160","1":"74x160 ","2":"1 ","3":"synchronous presettable 4-bit decade counter, asynchronous clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74160 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls161a"},"99":"7400_TTL_Large_Footprint"},"172":{"0":"74161","1":"74x161 ","2":"1 ","3":"synchronous presettable 4-bit binary counter, asynchronous clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74161 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls161a"},"99":"7400_TTL_Large_Footprint"},"173":{"0":"74162","1":"74x162 ","2":"1 ","3":"synchronous presettable 4-bit decade counter, synchronous clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74162 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls161a"},"99":"7400_TTL_Large_Footprint"},"174":{"0":"74163","1":"74x163 ","2":"1 ","3":"synchronous presettable 4-bit binary counter, synchronous clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74163 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls161a"},"99":"7400_TTL_Large_Footprint"},"175":{"0":"74164","1":"74x164 ","2":"1 ","3":{"title":"8-bit serial-in parallel-out (SIPO) shift register, asynchronous clear, not output latch ","url":"https:\/\/en.wikipedia.org\/wiki\/Shift_register#Serial-in_parallel-out_(SIPO)"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74164 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls164"},"99":"7400_TTL_Large_Footprint"},"176":{"0":"74165","1":"74x165 ","2":"1 ","3":{"title":"8-bit parallel-in serial-out (PISO) shift register, parallel load, complementary outputs ","url":"https:\/\/en.wikipedia.org\/wiki\/Shift_register#Parallel-in_serial-out_(PISO)"},"4":" ","5":" ","6":"16 ","7":{"title":"SN74165 ","url":"http:\/\/www.ti.com\/lit\/ds\/symlink\/sn54hc165.pdf"},"99":"7400_TTL_Large_Footprint"},"177":{"0":"74166","1":"74x166 ","2":"1 ","3":"parallel-load 8-bit shift register ","4":" ","5":" ","6":"16 ","7":{"title":"SN74166 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls166a"},"99":"7400_TTL_Large_Footprint"},"178":{"0":"74167","1":"74x167 ","2":"1 ","3":"synchronous decade rate multiplier ","4":" ","5":" ","6":"16 ","7":{"title":"SN74167 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n695"},"99":"7400_TTL_Large_Footprint"},"179":{"0":"74168","1":"74x168 ","2":"1 ","3":"synchronous presettable 4-bit up\/down decade counter ","4":" ","5":" ","6":"16 ","7":{"title":"DM74LS168 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaTTLDatabook_42712617\/1976_National_TTL_Databook#page\/n229"},"99":"7400_TTL_Large_Footprint"},"180":{"0":"74169","1":"74x169 ","2":"1 ","3":"synchronous presettable 4-bit up\/down binary counter ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS169B ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls169b"},"99":"7400_TTL_Large_Footprint"},"181":{"0":"74170","1":"74x170 ","2":"1 ","3":"16-bit register file (4x4) ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74170 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n715"},"99":"7400_TTL_Large_Footprint"},"182":{"0":"74171","1":"74x171 ","2":"4 ","3":"quad D flip-flops, clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS171 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n725"},"99":"7400_TTL_Large_Footprint"},"183":{"0":"74172","1":"74x172 ","2":"1 ","3":"16-bit multiple port register file (8x2) ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"24 ","7":{"title":"SN74172 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n729"},"99":"7400_TTL_Large_Footprint"},"184":{"0":"74173","1":"74x173 ","2":"4 ","3":"quad D flip-flop, asynchronous clear ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74173 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls173a"},"99":"7400_TTL_Large_Footprint"},"185":{"0":"74174","1":"74x174 ","2":"6 ","3":"hex D flip-flop, common asynchronous clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74174 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74s175"},"99":"7400_TTL_Large_Footprint"},"186":{"0":"74175","1":"74x175 ","2":"4 ","3":"quad D edge-triggered flip-flop, complementary outputs and asynchronous clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74175 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74s175"},"99":"7400_TTL_Large_Footprint"},"187":{"0":"74176","1":"74x176 ","2":"1 ","3":"presettable decade (bi-quinary) counter\/latch ","4":" ","5":" ","6":"14 ","7":{"title":"SN74176 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n745"},"99":"7400_TTL_Large_Footprint"},"188":{"0":"74177","1":"74x177 ","2":"1 ","3":"presettable binary counter\/latch ","4":" ","5":" ","6":"14 ","7":{"title":"SN74177 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n745"},"99":"7400_TTL_Large_Footprint"},"189":{"0":"74178","1":"74x178 ","2":"1 ","3":"4-bit parallel-access shift register ","4":" ","5":" ","6":"14 ","7":{"title":"SN74178 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n751"},"99":"7400_TTL_Large_Footprint"},"190":{"0":"74179","1":"74x179 ","2":"1 ","3":"4-bit parallel-access shift register, asynchronous clear input, complementary Q<sub>d<\/sub> output ","4":" ","5":" ","6":"16 ","7":{"title":"SN74179 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n751"},"99":"7400_TTL_Large_Footprint"},"191":{"0":"74180","1":"74x180 ","2":"1 ","3":{"title":"9-bit odd\/even parity bit generator and checker ","url":"https:\/\/en.wikipedia.org\/wiki\/Parity_bit"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74180 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n755"},"99":"7400_TTL_Large_Footprint"},"192":{"0":{"title":"74181","url":"74181"},"1":{"title":"74x181 ","url":"https:\/\/en.wikipedia.org\/wiki\/74181"},"2":"1 ","3":"4-bit arithmetic logic unit and function generator ","4":" ","5":" ","6":"24 ","7":{"title":"SN74LS181 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls181"},"99":"7400_TTL_Large_Footprint"},"193":{"0":"74182","1":"74x182 ","2":"1 ","3":"lookahead carry generator ","4":" ","5":" ","6":"16 ","7":{"title":"SN74S182 ","url":"https:\/\/web.archive.org\/web\/20160418004301\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74s182.pdf"},"99":"7400_TTL_Large_Footprint"},"194":{"0":"74183","1":"74x183 ","2":"2 ","3":{"title":"dual carry-save full adder ","url":"https:\/\/en.wikipedia.org\/wiki\/Full_adder"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74LS183 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n777"},"99":"7400_TTL_Large_Footprint"},"195":{"0":"74184","1":"74x184 ","2":"1 ","3":"BCD to binary converter ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74184 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n781"},"99":"7400_TTL_Large_Footprint"},"196":{"0":"74185","1":"74x185 ","2":"1 ","3":"6-bit binary to BCD converter ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74185A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n781"},"99":"7400_TTL_Large_Footprint"},"197":{"0":"74186","1":"74x186 ","2":"1 ","3":{"title":"512-bit ROM (64x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Read-only_memory"},"4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74186 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookForDesignEngineers2ed_29954976\/1981_The_TTL_Data_Book_For_Design_Engineers_2ed#page\/n121"},"99":"7400_TTL_Large_Footprint"},"198":{"0":"74187","1":"74x187 ","2":"1 ","3":{"title":"1024-bit ROM (256x4) ","url":"https:\/\/en.wikipedia.org\/wiki\/Read-only_memory"},"4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74187 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n181"},"99":"7400_TTL_Large_Footprint"},"199":{"0":"74188","1":"74x188 ","2":"1 ","3":{"title":"256-bit PROM (32x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74S188 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n173"},"99":"7400_TTL_Large_Footprint"},"200":{"0":"74189","1":"74x189 ","2":"1 ","3":"64-bit RAM (16x4), inverting outputs ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74S189 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n191"},"99":"7400_TTL_Large_Footprint"},"201":{"0":"74190","1":"74x190 ","2":"1 ","3":"synchronous presettable up\/down 4-bit decade counter ","4":" ","5":" ","6":"16 ","7":{"title":"SN74190 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls191"},"99":"7400_TTL_Large_Footprint"},"202":{"0":"74191","1":"74x191 ","2":"1 ","3":"synchronous presettable up\/down 4-bit binary counter ","4":" ","5":" ","6":"16 ","7":{"title":"SN74191 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls191"},"99":"7400_TTL_Large_Footprint"},"203":{"0":"74192","1":"74x192 ","2":"1 ","3":"synchronous presettable up\/down 4-bit decade counter, clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74192 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls193"},"99":"7400_TTL_Large_Footprint"},"204":{"0":"74193","1":"74x193 ","2":"1 ","3":"synchronous presettable up\/down 4-bit binary counter, clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74193 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls193"},"99":"7400_TTL_Large_Footprint"},"205":{"0":"74194","1":"74x194 ","2":"1 ","3":"4-bit bidirectional universal shift register ","4":" ","5":" ","6":"16 ","7":{"title":"SN74194 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n820"},"99":"7400_TTL_Large_Footprint"},"206":{"0":"74195","1":"74x195 ","2":"1 ","3":"4-bit parallel-access shift register ","4":" ","5":" ","6":"16 ","7":{"title":"SN74195 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n829"},"99":"7400_TTL_Large_Footprint"},"207":{"0":"74196","1":"74x196 ","2":"1 ","3":"presettable 4-bit decade counter\/latch ","4":" ","5":" ","6":"14 ","7":{"title":"SN74196 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n837"},"99":"7400_TTL_Large_Footprint"},"208":{"0":"74197","1":"74x197 ","2":"1 ","3":"presettable 4-bit binary counter\/latch ","4":" ","5":" ","6":"14 ","7":{"title":"SN74197 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n837"},"99":"7400_TTL_Large_Footprint"},"209":{"0":"74198","1":"74x198 ","2":"1 ","3":"8-bit bidirectional universal shift register ","4":" ","5":" ","6":"24 ","7":{"title":"SN74198 ","url":"https:\/\/web.archive.org\/web\/20070228042947\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74198.pdf"},"99":"7400_TTL_Large_Footprint"},"210":{"0":"74199","1":"74x199 ","2":"1 ","3":"8-bit universal shift register, J-NotK serial inputs ","4":" ","5":" ","6":"24 ","7":{"title":"SN74199 ","url":"https:\/\/web.archive.org\/web\/20070228042947\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74198.pdf"},"99":"7400_TTL_Large_Footprint"},"212":{"0":"74200","1":"74x200 ","2":"1 ","3":"256-bit RAM (256x1) ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"DM74S200 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaTTLDatabook_42712617\/1976_National_TTL_Databook#page\/n299"},"99":"7400_TTL_Large_Footprint"},"213":{"0":"74201","1":"74x201 ","2":"1 ","3":"256-bit RAM (256x1) ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74S201 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n195"},"99":"7400_TTL_Large_Footprint"},"214":{"0":"74202","1":"74x202 ","2":"1 ","3":"256-bit RAM (256x1) with power down ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74LS202 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed05_2617547\/05#page\/n51"},"99":"7400_TTL_Large_Footprint"},"215":{"0":"74206","1":"74x206 ","2":"1 ","3":"256-bit RAM (256x1) ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"DM74S206 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaTTLDatabook_42712617\/1976_National_TTL_Databook#page\/n301"},"99":"7400_TTL_Large_Footprint"},"216":{"0":"74207","1":"74x207 ","2":"1 ","3":"1024-bit RAM (256x4) ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74LS207 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n205"},"99":"7400_TTL_Large_Footprint"},"217":{"0":"74208","1":"74x208 ","2":"1 ","3":"1024-bit RAM (256x4), separate data in- and outputs ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"SN74LS208 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n205"},"99":"7400_TTL_Large_Footprint"},"218":{"0":"74209","1":"74x209 ","2":"1 ","3":"1024-bit RAM (1024x1) ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74S209 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookmoryDataBook1975_9924035\/The_Semiconductor_Memory_Data_Book_1975#page\/n171"},"99":"7400_TTL_Large_Footprint"},"219":{"0":"74210","1":"74x210 ","2":"8 ","3":"octal buffer, inverting ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"SN74LS210 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n311"},"99":"7400_TTL_Large_Footprint"},"220":{"0":"74211","1":"74x211 ","2":"1 ","3":"144-bit RAM (16x9) with output latch ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"74F211 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_29981933\/1985_Fairchild_FAST_Data_Book#page\/n181"},"99":"7400_TTL_Large_Footprint"},"221":{"0":"74212","1":"74x212 ","2":"1 ","3":"144-bit RAM (16x9) ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"74F212 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_29981933\/1985_Fairchild_FAST_Data_Book#page\/n185"},"99":"7400_TTL_Large_Footprint"},"222":{"0":"74213","1":"74x213 ","2":"1 ","3":"192-bit RAM (16x12) ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"74F213 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_29981933\/1985_Fairchild_FAST_Data_Book#page\/n189"},"99":"7400_TTL_Large_Footprint"},"223":{"0":"74214","1":"74x214 ","2":"1 ","3":"1024-bit RAM (1024x1) ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74LS214 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n199"},"99":"7400_TTL_Large_Footprint"},"224":{"0":"74215","1":"74x215 ","2":"1 ","3":"1024-bit RAM (1024x1) with power-down mode ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74LS215 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n199"},"99":"7400_TTL_Large_Footprint"},"225":{"0":"74216","1":"74x216 ","2":"1 ","3":"256-bit RAM (64x4), common I\/O ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74LS216 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0044696.pdf"},"99":"7400_TTL_Large_Footprint"},"226":{"0":"74217","1":"74x217 ","2":"1 ","3":"256-bit RAM (64x4) ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"SN74ALS217 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookuitsDataBook_32771470\/1983_ALS_AL_Logic_Circuits_Data_Book#page\/n173"},"99":"7400_TTL_Large_Footprint"},"227":{"0":"74218","1":"74x218 ","2":"1 ","3":"256-bit RAM (32x8) ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"SN74ALS218 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookuitsDataBook_32771470\/1983_ALS_AL_Logic_Circuits_Data_Book#page\/n173"},"99":"7400_TTL_Large_Footprint"},"228":{"0":"74219","1":"74x219 ","2":"1 ","3":"64-bit RAM (16x4), non-inverting outputs ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74LS219 ","url":"https:\/\/archive.org\/stream\/SupplementToTheTTLDataBookForDesignEngineers2ndEdition\/Supplement%20to%20The%20TTL%20Data%20Book%20for%20Design%20Engineers_2nd_Edition#page\/n5"},"99":"7400_TTL_Large_Footprint"},"229":{"0":"74221","1":"74x221 ","2":"2 ","3":"dual monostable multivibrator ","4":"Schmitt trigger ","5":" ","6":"16 ","7":{"title":"SN74221 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74221"},"99":"7400_TTL_Large_Footprint"},"230":{"0":"74222","1":"74x222 ","2":"1 ","3":{"title":"64-bit FIFO memory (16x4), synchronous, input\/output ready enable ","url":"https:\/\/en.wikipedia.org\/wiki\/FIFO_(computing_and_electronics)"},"4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"SN74LS722 ","url":"http:\/\/www.ralphselectronics.com\/productimages\/SEMI-SN74LS224N.PDF"},"99":"7400_TTL_Large_Footprint"},"231":{"0":"74224","1":"74x224 ","2":"1 ","3":{"title":"64-bit FIFO memory (16x4), synchronous ","url":"https:\/\/en.wikipedia.org\/wiki\/FIFO_(computing_and_electronics)"},"4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74LS724 ","url":"http:\/\/www.ralphselectronics.com\/productimages\/SEMI-SN74LS224N.PDF"},"99":"7400_TTL_Large_Footprint"},"232":{"0":"74225","1":"74x225 ","2":"1 ","3":"80-bit FIFO memory (16x5), asynchronous ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"SN74S225 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74s225"},"99":"7400_TTL_Large_Footprint"},"233":{"0":"74226","1":"74x226 ","2":"1 ","3":"4-bit parallel latched bus transceiver ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74S226 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n219"},"99":"7400_TTL_Large_Footprint"},"234":{"0":"74227","1":"74x227 ","2":"1 ","3":{"title":"64-bit FIFO memory (16x4), synchronous, input\/output ready enable ","url":"https:\/\/en.wikipedia.org\/wiki\/FIFO_(computing_and_electronics)"},"4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS727 ","url":"http:\/\/www.ralphselectronics.com\/productimages\/SEMI-SN74LS224N.PDF"},"99":"7400_TTL_Large_Footprint"},"235":{"0":"74228","1":"74x228 ","2":"1 ","3":{"title":"64-bit FIFO memory (16x4), synchronous ","url":"https:\/\/en.wikipedia.org\/wiki\/FIFO_(computing_and_electronics)"},"4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS728 ","url":"http:\/\/www.ralphselectronics.com\/productimages\/SEMI-SN74LS224N.PDF"},"99":"7400_TTL_Large_Footprint"},"236":{"0":"74229","1":"74x229 ","2":"1 ","3":"80-bit FIFO memory (16x5), asynchronous ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"SN74ALS229B ","url":"https:\/\/web.archive.org\/web\/20070101063514\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74als229b.pdf"},"99":"7400_TTL_Large_Footprint"},"237":{"0":"74230","1":"74x230 ","2":"2 ","3":"dual 4-bit buffer\/driver, one inverted, one non-inverted; negative enable ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"SN74AS230 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n245"},"99":"7400_TTL_Large_Footprint"},"238":{"0":"74231","1":"74x231 ","2":"2 ","3":"dual 4-bit buffer\/driver, both inverted; one positive and one negative enable ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"SN74AS231 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n245"},"99":"7400_TTL_Large_Footprint"},"239":{"0":"74232","1":"74x232 ","2":"1 ","3":"64-bit FIFO memory (16x4), asynchronous ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74ALS232B ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als232b"},"99":"7400_TTL_Large_Footprint"},"240":{"0":"74233","1":"74x233 ","2":"1 ","3":"80-bit FIFO memory (16x5), asynchronous ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"SN74ALS233B ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookeFIFOMemoriesDatabook_63352841\/1996_High-Performance_FIFO_Memories_Databook#page\/n101"},"99":"7400_TTL_Large_Footprint"},"241":{"0":"74234","1":"74x234 ","2":"1 ","3":"256-bit FIFO memory (64x4), asynchronous ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74ALS234 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookeFIFOMemoriesDatabook_63352841\/1996_High-Performance_FIFO_Memories_Databook#page\/n63"},"99":"7400_TTL_Large_Footprint"},"242":{"0":"74235","1":"74x235 ","2":"1 ","3":"320-bit FIFO memory (64x5), asynchronous ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"20 ","7":{"title":"SN74ALS235 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookeFIFOMemoriesDatabook_63352841\/1996_High-Performance_FIFO_Memories_Databook#page\/n109"},"99":"7400_TTL_Large_Footprint"},"243":{"0":"74236","1":"74x236 ","2":"1 ","3":"256-bit FIFO memory (64x4), asynchronous ","4":" ","5":{"title":"three-state ","url":"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic"},"6":"16 ","7":{"title":"SN74ALS236 ","url":"https:\/\/web.archive.org\/web\/20070102044700\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74als236.pdf"},"99":"7400_TTL_Large_Footprint"},"244":{"0":"74237","1":"74x237 ","2":"1 ","3":"3-to-8 line decoder\/demultiplexer, address latch, active high outputs ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC237 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd54hc237"},"99":"7400_TTL_Large_Footprint"},"245":{"0":"74238","1":"74x238 ","2":"1 ","3":"3-to-8 line decoder\/demultiplexer, active high outputs ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC238 ","url":"http:\/\/www.ti.com\/lit\/gpn\/CD74HC238"},"99":"7400_TTL_Large_Footprint"},"246":{"0":"74239","1":"74x239 ","2":"2 ","3":"dual 2-to-4 line decoder\/demultiplexer, active high outputs ","4":" ","5":" ","6":"16 ","7":{"title":"SN74HC239 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookogicDataBook_23574286\/1984_High-speed_CMOS_Logic_Data_Book#page\/n241"},"99":"7400_TTL_Large_Footprint"},"247":{"0":"74240","1":"74x240 ","2":"8 ","3":"octal buffer, inverting outputs ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"SN74LS240 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls240"},"99":"7400_TTL_Large_Footprint"},"248":{"0":"74241","1":"74x241 ","2":"8 ","3":"octal buffer, non-inverting outputs ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"SN74LS241 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls240"},"99":"7400_TTL_Large_Footprint"},"249":{"0":"74242","1":"74x242 ","2":"4 ","3":"quad bus transceiver, inverting outputs ","4":"Schmitt trigger ","5":"three-state ","6":"14 ","7":{"title":"SN74LS242 ","url":"https:\/\/web.archive.org\/web\/20040608202058\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74ls242.pdf"},"99":"7400_TTL_Large_Footprint"},"250":{"0":"74243","1":"74x243 ","2":"4 ","3":"quad bus transceiver, non-inverting outputs ","4":"Schmitt trigger ","5":"three-state ","6":"14 ","7":{"title":"SN74LS243 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls243"},"99":"7400_TTL_Large_Footprint"},"251":{"0":"74244","1":"74x244 ","2":"8 ","3":"octal buffer, non-inverting outputs ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"SN74LS244 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls240"},"99":"7400_TTL_Large_Footprint"},"252":{"0":"74245","1":"74x245 ","2":"8 ","3":"octal bus transceiver, non-inverting outputs ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"SN74LS245 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls245"},"99":"7400_TTL_Large_Footprint"},"253":{"0":"74246","1":"74x246 ","2":"1 ","3":"BCD to 7-segment decoder\/driver ","4":" ","5":"open-collector 30&nbsp;V ","6":"16 ","7":{"title":"SN74246 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls247"},"99":"7400_TTL_Large_Footprint"},"254":{"0":"74247","1":"74x247 ","2":"1 ","3":"BCD to 7-segment decoder\/driver ","4":" ","5":"open-collector 15&nbsp;V ","6":"16 ","7":{"title":"SN74247 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls247"},"99":"7400_TTL_Large_Footprint"},"255":{"0":"74248","1":"74x248 ","2":"1 ","3":"BCD to 7-segment decoder\/driver ","4":" ","5":"open-collector, 2&nbsp;k\u03a9 pull-up ","6":"16 ","7":{"title":"SN74248 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls247"},"99":"7400_TTL_Large_Footprint"},"256":{"0":"74249","1":"74x249 ","2":"1 ","3":"BCD to 7-segment decoder\/driver ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74249 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n879"},"99":"7400_TTL_Large_Footprint"},"257":{"0":"74250","1":"74x250 ","2":"1 ","3":"1 of 16 data selector\/multiplexer ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS250 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n273"},"99":"7400_TTL_Large_Footprint"},"258":{"0":"74251","1":"74x251 ","2":"1 ","3":"8-line to 1-line data selector\/multiplexer, complementary outputs ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74251 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls251"},"99":"7400_TTL_Large_Footprint"},"259":{"0":"74253","1":"74x253 ","2":"2 ","3":"dual 4-line to 1-line data selector\/multiplexer ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS253 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls253"},"99":"7400_TTL_Large_Footprint"},"260":{"0":"74255","1":"74x255 ","2":"2 ","3":"dual 2-to-4 line decoder\/demultiplexer, inverting outputs ","4":" ","5":"three-state ","6":"16 ","7":{"title":"74LS255 ","url":"https:\/\/archive.org\/stream\/bitsavers_icMaster19_198675341\/1977_IC_Master#page\/n315"},"99":"7400_TTL_Large_Footprint"},"261":{"0":"74256","1":"74x256 ","2":"2 ","3":"dual 4-bit addressable latch ","4":" ","5":" ","6":"16 ","7":{"title":"MC74F256 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaFASTandLSTTLData_35934218\/1992_Motorola_FAST_and_LS_TTL_Data#page\/n161"},"99":"7400_TTL_Large_Footprint"},"262":{"0":"74257","1":"74x257 ","2":"4 ","3":"quad 2-line to 1-line data selector\/multiplexer, non-inverting outputs ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS257B ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls257b"},"99":"7400_TTL_Large_Footprint"},"263":{"0":"74258","1":"74x258 ","2":"4 ","3":"quad 2-line to 1-line data selector\/multiplexer, inverting outputs ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS258B ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls257b"},"99":"7400_TTL_Large_Footprint"},"264":{"0":"74259","1":"74x259 ","2":"1 ","3":"8-bit bit addressable input latch with clr ","4":" ","5":" ","6":"16 ","7":{"title":"SN74259 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls259b"},"99":"7400_TTL_Large_Footprint"},"265":{"0":"74260","1":"74x260 ","2":"2 ","3":"dual 5-input NOR gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS260 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheets\/90\/488420_DS.pdf"},"99":"7400_TTL_Large_Footprint"},"266":{"0":"74261","1":"74x261 ","2":"1 ","3":"2-bit by 4-bit parallel binary multiplier ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS261 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n921"},"99":"7400_TTL_Large_Footprint"},"267":{"0":"74262","1":"74x262 ","2":"1 ","3":{"title":"5760-bit ROM (Teletext character set, 128 characters 5x9) ","url":"https:\/\/en.wikipedia.org\/wiki\/Teletext"},"4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S262N ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0044628.pdf"},"99":"7400_TTL_Large_Footprint"},"268":{"0":"74264","1":"74x264 ","2":"1 ","3":"look ahead carry generator ","4":" ","5":" ","6":"16 ","7":{"title":"SN74AS264 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n295"},"99":"7400_TTL_Large_Footprint"},"269":{"0":"74265","1":"74x265 ","2":"4 ","3":"quad complementary output elements ","4":" ","5":" ","6":"16 ","7":{"title":"SN74265 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n927"},"99":"7400_TTL_Large_Footprint"},"270":{"0":"74266","1":"74x266 ","2":"4 ","3":{"title":"quad 2-input XNOR gate ","url":"https:\/\/en.wikipedia.org\/wiki\/XNOR_gate"},"4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74LS266 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls266"},"99":"7400_TTL_Large_Footprint"},"271":{"0":"74268","1":"74x268 ","2":"6 ","3":"hex D-type latches, common output control, common enable ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74S268 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n935"},"99":"7400_TTL_Large_Footprint"},"272":{"0":"74269","1":"74x269 ","2":"1 ","3":"8-bit bidirectional binary counter ","4":" ","5":" ","6":"24 ","7":{"title":"MC74F269 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaFASTandLSTTLData_35934218\/1992_Motorola_FAST_and_LS_TTL_Data#page\/n175"},"99":"7400_TTL_Large_Footprint"},"273":{"0":"74270","1":"74x270 ","2":"1 ","3":{"title":"2048-bit ROM (512x4) ","url":"https:\/\/en.wikipedia.org\/wiki\/Read-only_memory"},"4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74S270 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n181"},"99":"7400_TTL_Large_Footprint"},"274":{"0":"74271","1":"74x271 ","2":"1 ","3":{"title":"2048-bit ROM (256x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Read-only_memory"},"4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74S271 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n181"},"99":"7400_TTL_Large_Footprint"},"275":{"0":"74273","1":"74x273 ","2":"1 ","3":"8-bit register, asynchronous clear ","4":" ","5":" ","6":"20 ","7":{"title":"SN74273 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls273"},"99":"7400_TTL_Large_Footprint"},"276":{"0":"74274","1":"74x274 ","2":"1 ","3":"4-bit by 4-bit binary multiplier ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S274 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookForDesignEngineers2ed_29954976\/1981_The_TTL_Data_Book_For_Design_Engineers_2ed#page\/n647"},"99":"7400_TTL_Large_Footprint"},"277":{"0":"74275","1":"74x275 ","2":"1 ","3":{"title":"7-bit slice Wallace tree ","url":"https:\/\/en.wikipedia.org\/wiki\/Wallace_tree"},"4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74S275 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookForDesignEngineers2ed_29954976\/1981_The_TTL_Data_Book_For_Design_Engineers_2ed#page\/n647"},"99":"7400_TTL_Large_Footprint"},"278":{"0":"74276","1":"74x276 ","2":"4 ","3":{"title":"quad J-NotK edge-triggered flip-flops, separate clocks, common preset and clear ","url":"https:\/\/en.wikipedia.org\/wiki\/Flip-flop_(electronics)"},"4":" ","5":" ","6":"20 ","7":{"title":"SN74276 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n941"},"99":"7400_TTL_Large_Footprint"},"279":{"0":"74278","1":"74x278 ","2":"1 ","3":"4-bit cascadeable priority registers, latched data inputs ","4":" ","5":" ","6":"14 ","7":{"title":"SN74278 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n945"},"99":"7400_TTL_Large_Footprint"},"280":{"0":"74279","1":"74x279 ","2":"4 ","3":"quad set-reset latch ","4":" ","5":" ","6":"16 ","7":{"title":"SN74279 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls279a"},"99":"7400_TTL_Large_Footprint"},"281":{"0":"74280","1":"74x280 ","2":"1 ","3":{"title":"9-bit odd\/even parity bit generator\/checker ","url":"https:\/\/en.wikipedia.org\/wiki\/Parity_bit"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74LS280 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls280"},"99":"7400_TTL_Large_Footprint"},"282":{"0":"74281","1":"74x281 ","2":"1 ","3":"4-bit parallel binary accumulator ","4":" ","5":" ","6":"24 ","7":{"title":"SN74S281 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n959"},"99":"7400_TTL_Large_Footprint"},"283":{"0":"74282","1":"74x282 ","2":"1 ","3":"look-ahead carry generator, selectable carry inputs ","4":" ","5":" ","6":"20 ","7":{"title":"SN74AS282 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n309"},"99":"7400_TTL_Large_Footprint"},"284":{"0":"74283","1":"74x283 ","2":"1 ","3":{"title":"4-bit binary full adder (has carry in function) ","url":"https:\/\/en.wikipedia.org\/wiki\/Full_adder"},"4":" ","5":" ","6":"16 ","7":{"title":"SN74283 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls283"},"99":"7400_TTL_Large_Footprint"},"285":{"0":"74284","1":"74x284 ","2":"1 ","3":"4-bit by 4-bit parallel binary multiplier (low order 4 bits of product) ","4":" ","5":" ","6":"16 ","7":{"title":"SN74284 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n971"},"99":"7400_TTL_Large_Footprint"},"286":{"0":"74285","1":"74x285 ","2":"1 ","3":"4-bit by 4-bit parallel binary multiplier (high order 4 bits of product) ","4":" ","5":" ","6":"16 ","7":{"title":"SN74285 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n971"},"99":"7400_TTL_Large_Footprint"},"287":{"0":"74286","1":"74x286 ","2":"1 ","3":"9-bit parity generator\/checker, bus driver parity I\/O port ","4":" ","5":" ","6":"14 ","7":{"title":"SN74AS286 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74as286"},"99":"7400_TTL_Large_Footprint"},"288":{"0":"74287","1":"74x287 ","2":"1 ","3":{"title":"1024-bit PROM (256x4) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74S287 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n173"},"99":"7400_TTL_Large_Footprint"},"289":{"0":"74288","1":"74x288 ","2":"1 ","3":{"title":"256-bit PROM (32x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74S288 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n173"},"99":"7400_TTL_Large_Footprint"},"290":{"0":"74289","1":"74x289 ","2":"1 ","3":"64-bit RAM (16x4), inverted outputs ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74S289 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n191"},"99":"7400_TTL_Large_Footprint"},"291":{"0":"74290","1":"74x290 ","2":"1 ","3":"decade counter (separate divide-by-2 and divide-by-5 sections) ","4":" ","5":" ","6":"14 ","7":{"title":"SN74290 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls293"},"99":"7400_TTL_Large_Footprint"},"292":{"0":"74292","1":"74x292 ","2":"1 ","3":"programmable frequency divider\/digital timer ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS292 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls292"},"99":"7400_TTL_Large_Footprint"},"293":{"0":"74293","1":"74x293 ","2":"1 ","3":"4-bit binary counter (separate divide-by-2 and divide-by-8 sections) ","4":" ","5":" ","6":"14 ","7":{"title":"SN74293 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls293"},"99":"7400_TTL_Large_Footprint"},"294":{"0":"74294","1":"74x294 ","2":"1 ","3":"programmable frequency divider\/digital timer ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS294 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls292"},"99":"7400_TTL_Large_Footprint"},"295":{"0":"74295","1":"74x295 ","2":"1 ","3":"4-bit bidirectional shift register ","4":" ","5":"three-state ","6":"14 ","7":{"title":"SN74LS295B ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n989"},"99":"7400_TTL_Large_Footprint"},"296":{"0":"74297","1":"74x297 ","2":"1 ","3":{"title":"digital phase-locked loop filter ","url":"https:\/\/en.wikipedia.org\/wiki\/Phase-locked_loop"},"4":" ","5":" ","6":"16 ","7":{"title":"SN74LS297 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls297"},"99":"7400_TTL_Large_Footprint"},"297":{"0":"74298","1":"74x298 ","2":"4 ","3":"quad 2-input multiplexer, storage ","4":" ","5":" ","6":"16 ","7":{"title":"SN74298 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls298"},"99":"7400_TTL_Large_Footprint"},"298":{"0":"74299","1":"74x299 ","2":"1 ","3":"8-bit bidirectional universal shift\/storage register ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS299 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls299"},"99":"7400_TTL_Large_Footprint"},"300":{"0":"74300","1":"74x300 ","2":"1 ","3":{"title":"256-bit RAM (256x1) ","url":"https:\/\/en.wikipedia.org\/wiki\/Random_access_memory"},"4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74LS300A ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-TheTTLDataBookforDesignEngineersSecondEditionOCR\/page\/n135"},"99":"7400_TTL_Large_Footprint"},"301":{"0":"74301","1":"74x301 ","2":"1 ","3":{"title":"256-bit RAM (256x1) ","url":"https:\/\/en.wikipedia.org\/wiki\/Random_access_memory"},"4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74S301 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n195"},"99":"7400_TTL_Large_Footprint"},"302":{"0":"74302","1":"74x302 ","2":"1 ","3":"256-bit RAM (256x1) ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74LS302 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed05_2617547\/05#page\/n63"},"99":"7400_TTL_Large_Footprint"},"303":{"0":"74303","1":"74x303 ","2":"1 ","3":"octal divide-by-2 clock driver, 2 outputs inverted ","4":" ","5":" ","6":"16 ","7":{"title":"SN74AS303 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-AdvancedLogicandBusInterfaceLogic1991OCR\/page\/n515"},"99":"7400_TTL_Large_Footprint"},"304":{"0":"74304","1":"74x304 ","2":"1 ","3":"octal divide-by-2 clock driver ","4":" ","5":" ","6":"16 ","7":{"title":"SN74AS304 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-AdvancedLogicandBusInterfaceLogic1991OCR\/page\/n517"},"99":"7400_TTL_Large_Footprint"},"305":{"0":"74305","1":"74x305 ","2":"1 ","3":"octal divide-by-2 clock driver, 4 outputs inverted ","4":" ","5":" ","6":"16 ","7":{"title":"SN74AS305 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-AdvancedLogicandBusInterfaceLogic1991OCR\/page\/n521"},"99":"7400_TTL_Large_Footprint"},"306":{"0":"74309","1":"74x309 ","2":"1 ","3":"1024-bit RAM (1024x1) ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74S309 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookmoryDataBook1975_9924035\/The_Semiconductor_Memory_Data_Book_1975#page\/n171"},"99":"7400_TTL_Large_Footprint"},"307":{"0":"74310","1":"74x310 ","2":"8 ","3":"octal buffer, inverting ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"SN74LS310 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n315"},"99":"7400_TTL_Large_Footprint"},"308":{"0":"74311","1":"74x311 ","2":"1 ","3":"144-bit RAM (16x9) with output latch ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"74F311 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_20099339\/1981_Fairchild_FAST_Data_Book#page\/n303"},"99":"7400_TTL_Large_Footprint"},"309":{"0":"74312","1":"74x312 ","2":"1 ","3":"144-bit RAM (16x9) ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"74F312 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_20099339\/1981_Fairchild_FAST_Data_Book#page\/n303"},"99":"7400_TTL_Large_Footprint"},"310":{"0":"74313","1":"74x313 ","2":"1 ","3":"192-bit RAM (16x12) ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"74F313 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_20099339\/1981_Fairchild_FAST_Data_Book#page\/n303"},"99":"7400_TTL_Large_Footprint"},"311":{"0":"74314","1":"74x314 ","2":"1 ","3":"1024-bit RAM (1024x1) ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74LS314 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n199"},"99":"7400_TTL_Large_Footprint"},"312":{"0":"74315","1":"74x315 ","2":"1 ","3":"1024-bit RAM (1024x1) with power-down mode ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74LS315 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n199"},"99":"7400_TTL_Large_Footprint"},"313":{"0":"74316","1":"74x316 ","2":"1 ","3":"256-bit RAM (64x4), common I\/O ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74LS316 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0044696.pdf"},"99":"7400_TTL_Large_Footprint"},"314":{"0":"74317","1":"74x317 ","2":"1 ","3":"256-bit RAM (64x4) ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS317 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookuitsDataBook_32771470\/1983_ALS_AL_Logic_Circuits_Data_Book#page\/n221"},"99":"7400_TTL_Large_Footprint"},"315":{"0":"74318","1":"74x318 ","2":"1 ","3":"256-bit RAM (32x8) ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS318 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookuitsDataBook_32771470\/1983_ALS_AL_Logic_Circuits_Data_Book#page\/n221"},"99":"7400_TTL_Large_Footprint"},"316":{"0":"74319","1":"74x319 ","2":"1 ","3":{"title":"64-bit RAM (16x4) ","url":"https:\/\/en.wikipedia.org\/wiki\/Random_access_memory"},"4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74LS319 ","url":"https:\/\/archive.org\/stream\/SupplementToTheTTLDataBookForDesignEngineers2ndEdition\/Supplement%20to%20The%20TTL%20Data%20Book%20for%20Design%20Engineers_2nd_Edition#page\/n5"},"99":"7400_TTL_Large_Footprint"},"317":{"0":"74320","1":"74x320 ","2":"1 ","3":{"title":"crystal-controlled oscillator ","url":"https:\/\/en.wikipedia.org\/wiki\/Crystal_oscillator"},"4":" ","5":" ","6":"16 ","7":{"title":"SN74LS320 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1013"},"99":"7400_TTL_Large_Footprint"},"318":{"0":"74321","1":"74x321 ","2":"1 ","3":"crystal-controlled oscillators, F\/2 and F\/4 count-down outputs ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS320 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1013"},"99":"7400_TTL_Large_Footprint"},"319":{"0":"74322","1":"74x322 ","2":"1 ","3":"8-bit shift register, sign extend ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS322A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1013"},"99":"7400_TTL_Large_Footprint"},"320":{"0":"74323","1":"74x323 ","2":"1 ","3":"8-bit bidirectional universal shift\/storage register, synchronous clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS323 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls323"},"99":"7400_TTL_Large_Footprint"},"321":{"0":"74324","1":"74x324 ","2":"1 ","3":"voltage-controlled oscillator (or crystal controlled), enable input, complementary outputs ","4":"analog ","5":" ","6":"14 ","7":{"title":"SN74LS324 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed07_23301973\/07#page\/n443"},"99":"7400_TTL_Large_Footprint"},"322":{"0":"74325","1":"74x325 ","2":"2 ","3":"dual voltage-controlled oscillator (or crystal controlled), complementary outputs ","4":"analog ","5":" ","6":"16 ","7":{"title":"SN74LS325 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed07_23301973\/07#page\/n443"},"99":"7400_TTL_Large_Footprint"},"323":{"0":"74326","1":"74x326 ","2":"2 ","3":"dual voltage-controlled oscillator (or crystal controlled), enable input, complementary outputs ","4":"analog ","5":" ","6":"16 ","7":{"title":"SN74LS326 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed07_23301973\/07#page\/n443"},"99":"7400_TTL_Large_Footprint"},"324":{"0":"74327","1":"74x327 ","2":"2 ","3":"dual voltage-controlled oscillator (or crystal controlled) ","4":"analog ","5":" ","6":"14 ","7":{"title":"SN74LS327 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed07_23301973\/07#page\/n443"},"99":"7400_TTL_Large_Footprint"},"325":{"0":"74330","1":"74x330 ","2":"1 ","3":{"title":"PLA (12 inputs, 50 terms, 6 outputs) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_logic_array"},"4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S330 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n231"},"99":"7400_TTL_Large_Footprint"},"326":{"0":"74331","1":"74x331 ","2":"1 ","3":{"title":"PLA (12 inputs, 50 terms, 6 outputs) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_logic_array"},"4":" ","5":"open-collector, 2.5&nbsp;k\u03a9 pull-up ","6":"20 ","7":{"title":"SN74S331 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n231"},"99":"7400_TTL_Large_Footprint"},"327":{"0":"74333","1":"74x333 ","2":"1 ","3":{"title":"PLA (12 inputs, 32 terms, 6 outputs, 4 state registers) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_logic_array"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS333 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-111\/DSAP0036733.pdf"},"99":"7400_TTL_Large_Footprint"},"328":{"0":"74334","1":"74x334 ","2":"1 ","3":{"title":"PLA (12 inputs, 32 terms, 6 outputs) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_logic_array"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS334 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-111\/DSAP0036733.pdf"},"99":"7400_TTL_Large_Footprint"},"329":{"0":"74335","1":"74x335 ","2":"1 ","3":{"title":"PLA (12 inputs, 32 terms, 6 outputs, 4 state registers) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_logic_array"},"4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74LS335 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-111\/DSAP0036733.pdf"},"99":"7400_TTL_Large_Footprint"},"330":{"0":"74336","1":"74x336 ","2":"1 ","3":{"title":"PLA (12 inputs, 32 terms, 6 outputs) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_logic_array"},"4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74LS336 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-111\/DSAP0036733.pdf"},"99":"7400_TTL_Large_Footprint"},"331":{"0":"74337","1":"74x337 ","2":"1 ","3":"clock driver ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ABT337 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-AdvancedLogicandBusInterfaceLogic1991OCR\/page\/n485"},"99":"7400_TTL_Large_Footprint"},"332":{"0":"74340","1":"74x340 ","2":"8 ","3":"octal buffer, inverting outputs ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"SN74S340 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookForDesignEngineers2ed_29954976\/1981_The_TTL_Data_Book_For_Design_Engineers_2ed#page\/n701"},"99":"7400_TTL_Large_Footprint"},"333":{"0":"74341","1":"74x341 ","2":"8 ","3":"octal buffer, non-inverting outputs ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"SN74S341 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookForDesignEngineers2ed_29954976\/1981_The_TTL_Data_Book_For_Design_Engineers_2ed#page\/n701"},"99":"7400_TTL_Large_Footprint"},"334":{"0":"74344","1":"74x344 ","2":"8 ","3":"octal buffer, non-inverting outputs ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"SN74S344 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookForDesignEngineers2ed_29954976\/1981_The_TTL_Data_Book_For_Design_Engineers_2ed#page\/n701"},"99":"7400_TTL_Large_Footprint"},"335":{"0":"74347","1":"74x347 ","2":"1 ","3":"BCD to 7-segment decoders\/drivers, low voltage version of 7447 ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74LS347 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1027"},"99":"7400_TTL_Large_Footprint"},"336":{"0":"74348","1":"74x348 ","2":"1 ","3":"8 to 3-line priority encoder ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS348 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls348"},"99":"7400_TTL_Large_Footprint"},"337":{"0":"74350","1":"74x350 ","2":"1 ","3":"4-bit shifter ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74S350 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1035"},"99":"7400_TTL_Large_Footprint"},"338":{"0":"74351","1":"74x351 ","2":"2 ","3":"dual 8-line to 1-line data selectors\/multiplexers, 4 common data inputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74351 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1041"},"99":"7400_TTL_Large_Footprint"},"339":{"0":"74352","1":"74x352 ","2":"2 ","3":"dual 4-line to 1-line data selectors\/multiplexers, inverting outputs ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS352 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1045"},"99":"7400_TTL_Large_Footprint"},"340":{"0":"74353","1":"74x353 ","2":"2 ","3":"dual 4-line to 1-line data selectors\/multiplexers, inverting outputs ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS353 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1047"},"99":"7400_TTL_Large_Footprint"},"341":{"0":"74354","1":"74x354 ","2":"1 ","3":"8-line to 1-line data selector\/multiplexer, transparent registers ","4":" ","5":"three-state ","6":"20 ","7":{"title":"CD74HC354 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd54hc354"},"99":"7400_TTL_Large_Footprint"},"342":{"0":"74355","1":"74x355 ","2":"1 ","3":"8-line to 1-line data selector\/multiplexer, transparent registers ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS355 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1051"},"99":"7400_TTL_Large_Footprint"},"343":{"0":"74356","1":"74x356 ","2":"1 ","3":"8-line to 1-line data selector\/multiplexer, edge-triggered registers ","4":" ","5":"three-state ","6":"20 ","7":{"title":"CD74HCT356 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd74hct356"},"99":"7400_TTL_Large_Footprint"},"344":{"0":"74357","1":"74x357 ","2":"1 ","3":"8-line to 1-line data selector\/multiplexer, edge-triggered registers ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS357 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1051"},"99":"7400_TTL_Large_Footprint"},"345":{"0":"74361","1":"74x361 ","2":"1 ","3":{"title":"bubble memory function timing generator ","url":"https:\/\/en.wikipedia.org\/wiki\/Bubble_memory"},"4":" ","5":" ","6":"22 ","7":{"title":"SN74LS361 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-X2\/DSA848000-290.pdf"},"99":"7400_TTL_Large_Footprint"},"346":{"0":"74362","1":"74x362 ","2":"1 ","3":{"title":"four-phase clock generator\/driver for Texas Instruments TMS9900 ","url":"https:\/\/en.wikipedia.org\/wiki\/Texas_Instruments_TMS9900"},"4":" ","5":" ","6":"20 ","7":{"title":"SN74LS362 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed07_23301973\/07#page\/n457"},"99":"7400_TTL_Large_Footprint"},"347":{"0":"74363","1":"74x363 ","2":"1 ","3":"octal transparent latch ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS363 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed07_23301973\/07#page\/n465"},"99":"7400_TTL_Large_Footprint"},"348":{"0":"74364","1":"74x364 ","2":"1 ","3":"octal edge-triggered D-type register ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS364 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed07_23301973\/07#page\/n465"},"99":"7400_TTL_Large_Footprint"},"349":{"0":"74365","1":"74x365 ","2":"6 ","3":"hex buffer, non-inverting outputs ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS365A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls366a"},"99":"7400_TTL_Large_Footprint"},"350":{"0":"74366","1":"74x366 ","2":"6 ","3":"hex buffer, inverting outputs ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74HC366 ","url":"http:\/\/www.ti.com\/lit\/ds\/symlink\/sn54hc366.pdf"},"99":"7400_TTL_Large_Footprint"},"351":{"0":"74367","1":"74x367 ","2":"6 ","3":"hex buffer, non-inverting outputs ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS367A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls366a"},"99":"7400_TTL_Large_Footprint"},"352":{"0":"74368","1":"74x368 ","2":"6 ","3":"hex buffer, inverting outputs ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS368A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls366a"},"99":"7400_TTL_Large_Footprint"},"353":{"0":"74370","1":"74x370 ","2":"1 ","3":{"title":"2048-bit ROM (512x4) ","url":"https:\/\/en.wikipedia.org\/wiki\/Read-only_memory"},"4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74S370 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n181"},"99":"7400_TTL_Large_Footprint"},"354":{"0":"74371","1":"74x371 ","2":"1 ","3":{"title":"2048-bit ROM (256x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Read-only_memory"},"4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S371 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n181"},"99":"7400_TTL_Large_Footprint"},"355":{"0":"74373","1":"74x373 ","2":"8 ","3":"octal transparent latch ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS373 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls373"},"99":"7400_TTL_Large_Footprint"},"356":{"0":"74374","1":"74x374 ","2":"8 ","3":"octal register ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS374 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls373"},"99":"7400_TTL_Large_Footprint"},"357":{"0":"74375","1":"74x375 ","2":"4 ","3":"quad bistable latch ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS375 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls375"},"99":"7400_TTL_Large_Footprint"},"358":{"0":"74376","1":"74x376 ","2":"4 ","3":"quad J-NotK flip-flop, common clock and common clear ","4":" ","5":" ","6":"16 ","7":{"title":"SN74376 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1081"},"99":"7400_TTL_Large_Footprint"},"359":{"0":"74377","1":"74x377 ","2":"1 ","3":"8-bit register, clock enable ","4":" ","5":" ","6":"20 ","7":{"title":"SN74LS377 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls377"},"99":"7400_TTL_Large_Footprint"},"360":{"0":"74378","1":"74x378 ","2":"1 ","3":"6-bit register, clock enable ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS378 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls377"},"99":"7400_TTL_Large_Footprint"},"361":{"0":"74379","1":"74x379 ","2":"1 ","3":"4-bit register, clock enable and complementary outputs ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS379 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls377"},"99":"7400_TTL_Large_Footprint"},"362":{"0":"74380","1":"74x380 ","2":"1 ","3":"8-bit multifunction register (combines features of x374, x377, x273, x534 ICs) ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS380 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n193"},"99":"7400_TTL_Large_Footprint"},"363":{"0":"74381","1":"74x381 ","2":"1 ","3":"4-bit arithmetic logic unit\/function generator, generate and propagate outputs ","4":" ","5":" ","6":"20 ","7":{"title":"SN74LS381A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1087"},"99":"7400_TTL_Large_Footprint"},"364":{"0":"74382","1":"74x382 ","2":"1 ","3":"4-bit arithmetic logic unit\/function generator, ripple carry and overflow outputs ","4":" ","5":" ","6":"20 ","7":{"title":"SN74LS382 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1087"},"99":"7400_TTL_Large_Footprint"},"365":{"0":"74383","1":"74x383 ","2":"1 ","3":"8-bit register ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74S383 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n433"},"99":"7400_TTL_Large_Footprint"},"366":{"0":"74384","1":"74x384 ","2":"1 ","3":"8-bit by 1-bit two's complement multipliers ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS384 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1095"},"99":"7400_TTL_Large_Footprint"},"367":{"0":"74385","1":"74x385 ","2":"4 ","3":"quad serial adder\/subtractor ","4":" ","5":" ","6":"20 ","7":{"title":"SN74LS385 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1099"},"99":"7400_TTL_Large_Footprint"},"368":{"0":"74386","1":"74x386 ","2":"4 ","3":{"title":"quad 2-input XOR gate ","url":"https:\/\/en.wikipedia.org\/wiki\/XOR_gate"},"4":" ","5":" ","6":"14 ","7":{"title":"SN74LS386 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/motorola\/SN74LS386N.pdf"},"99":"7400_TTL_Large_Footprint"},"369":{"0":"74387","1":"74x387 ","2":"1 ","3":{"title":"1024-bit PROM (256x4) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74S387 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n173"},"99":"7400_TTL_Large_Footprint"},"370":{"0":"74388","1":"74x388 ","2":"1 ","3":"4-bit D-type register ","4":" ","5":"three-state and standard ","6":"16 ","7":{"title":"Am74S388 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-000\/Scans-0017104.pdf"},"99":"7400_TTL_Large_Footprint"},"371":{"0":"74390","1":"74x390 ","2":"2 ","3":"dual 4-bit decade counter ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS390 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls390"},"99":"7400_TTL_Large_Footprint"},"372":{"0":"74393","1":"74x393 ","2":"2 ","3":"dual 4-bit binary counter ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS393 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls390"},"99":"7400_TTL_Large_Footprint"},"373":{"0":"74395","1":"74x395 ","2":"1 ","3":"4-bit cascadable shift register ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS395A ","url":"https:\/\/web.archive.org\/web\/20070101063359\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74ls395a.pdf"},"99":"7400_TTL_Large_Footprint"},"374":{"0":"74396","1":"74x396 ","2":"8 ","3":"octal storage registers, parallel access ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS396 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1119"},"99":"7400_TTL_Large_Footprint"},"375":{"0":"74398","1":"74x398 ","2":"4 ","3":"quad 2-input multiplexers, storage and complementary outputs ","4":" ","5":" ","6":"20 ","7":{"title":"SN74LS398 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1119"},"99":"7400_TTL_Large_Footprint"},"376":{"0":"74399","1":"74x399 ","2":"4 ","3":"quad 2-input multiplexer, storage ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS399 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls399"},"99":"7400_TTL_Large_Footprint"},"378":{"0":"74401","1":"74x401 ","2":"1 ","3":"CRC generator\/checker ","4":" ","5":" ","6":"14 ","7":{"title":"74F401 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n371"},"99":"7400_TTL_Large_Footprint"},"379":{"0":"74402","1":"74x402 ","2":"1 ","3":"serial data polynomial generator\/checker ","4":" ","5":" ","6":"16 ","7":{"title":"74F402 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n375"},"99":"7400_TTL_Large_Footprint"},"380":{"0":"74403","1":"74x403 ","2":"1 ","3":"64-bit FIFO memory (16x4) ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F403 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n383"},"99":"7400_TTL_Large_Footprint"},"381":{"0":"74405","1":"74x405 ","2":"1 ","3":"3-to-8 line decoder (equivalent to Intel 8205) ","4":" ","5":" ","6":"16 ","7":{"title":"UCY74S405 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/CEMI\/mXyztyxt.pdf"},"99":"7400_TTL_Large_Footprint"},"382":{"0":"74406","1":"74x406 ","2":"1 ","3":"3-to-8 line decoder ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"6":"14 ","7":{"title":"MC74406P ","url":"https:\/\/archive.org\/details\/Digital_IC_Equivalents\/page\/n113"},"99":"7400_TTL_Large_Footprint"},"383":{"0":"74407","1":"74x407 ","2":"1 ","3":"data access register ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F407 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n401"},"99":"7400_TTL_Large_Footprint"},"384":{"0":"74408","1":"74408 ","2":"1 ","3":"8-bit parity tree ","4":" ","5":" ","6":"14 ","7":{"title":"MC74408 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n407"},"99":"7400_TTL_Large_Footprint"},"385":{"0":"74408","1":"74S408 ","2":"1 ","3":"controller\/driver for 16k\/64k\/256k dRAM ","4":" ","5":" ","6":"48 ","7":{"title":"SN74S408 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n273"},"99":"7400_TTL_Large_Footprint"},"386":{"0":"74409","1":"74x409 ","2":"1 ","3":"controller\/driver for 16k\/64k\/256k dRAM ","4":" ","5":" ","6":"48 ","7":{"title":"SN74S409 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n291"},"99":"7400_TTL_Large_Footprint"},"387":{"0":"74410","1":"74x410 ","2":"1 ","3":"64-bit RAM (16x4) with output register ","4":" ","5":"three-state ","6":"18 ","7":{"title":"74F410 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n407"},"99":"7400_TTL_Large_Footprint"},"388":{"0":"74411","1":"74x411 ","2":"1 ","3":"FIFO RAM controller ","4":" ","5":" ","6":"40 ","7":{"title":"74F411 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_29981933\/1985_Fairchild_FAST_Data_Book#page\/n357"},"99":"7400_TTL_Large_Footprint"},"389":{"0":"74412","1":"74x412 ","2":"1 ","3":{"title":"multi-mode buffered 8-bit latches (equivalent to Intel 3212\/8212) ","url":"https:\/\/en.wikipedia.org\/wiki\/Intel_3000"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74S412 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n247"},"99":"7400_TTL_Large_Footprint"},"390":{"0":"74413","1":"74x413 ","2":"1 ","3":"256-bit FIFO memory (64x4) ","4":" ","5":" ","6":"16 ","7":{"title":"74F413 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n417"},"99":"7400_TTL_Large_Footprint"},"391":{"0":"74414","1":"74x414 ","2":"1 ","3":{"title":"interrupt priority controller for Intel 8080 (equivalent to Intel 8214) ","url":"https:\/\/en.wikipedia.org\/wiki\/Intel_8080"},"4":" ","5":" ","6":"24 ","7":{"title":"UCY74S414 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/CEMI\/mXyztyxr.pdf"},"99":"7400_TTL_Large_Footprint"},"392":{"0":"74416","1":"74416 ","2":"1 ","3":"modulo 10 counter, preload and clear inputs ","4":" ","5":" ","6":"16 ","7":{"title":"MC74416 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n409"},"99":"7400_TTL_Large_Footprint"},"393":{"0":"74416","1":"74S416 ","2":"1 ","3":"4-bit bidirectional bus transceiver, non-inverting (equivalent to Intel 8216) ","4":" ","5":"three-state ","6":"16 ","7":{"title":"UCY74S416 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/CEMI\/mXyztyxq.pdf"},"99":"7400_TTL_Large_Footprint"},"394":{"0":"74417","1":"74x417 ","2":"2 ","3":"modulo 2 and modulo 5 counters, common preload and clear inputs ","4":" ","5":" ","6":"16 ","7":{"title":"MC74417 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n409"},"99":"7400_TTL_Large_Footprint"},"395":{"0":"74418","1":"74418 ","2":"1 ","3":"modulo 16 counter, preload and clear inputs ","4":" ","5":" ","6":"16 ","7":{"title":"MC74418 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n409"},"99":"7400_TTL_Large_Footprint"},"396":{"0":"74418","1":"74F418 ","2":"1 ","3":"32-bit error detection and correction circuit ","4":" ","5":"three-state ","6":"48 ","7":{"title":"74F418 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_29981933\/1985_Fairchild_FAST_Data_Book#page\/n375"},"99":"7400_TTL_Large_Footprint"},"397":{"0":"74419","1":"74419 ","2":"2 ","3":"dual modulo 4 counters, common preload and clear inputs ","4":" ","5":" ","6":"16 ","7":{"title":"MC74419 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n411"},"99":"7400_TTL_Large_Footprint"},"398":{"0":"74419","1":"74S419 ","2":"1 ","3":"FIFO RAM controller ","4":" ","5":" ","6":"40 ","7":{"title":"74S419 ","url":"https:\/\/archive.org\/details\/bitsavers_mmidataBook6ed_79579213\/page\/n727"},"99":"7400_TTL_Large_Footprint"},"399":{"0":"74420","1":"74x420 ","2":"1 ","3":"32-bit check bit \/ syndrome bit generator ","4":" ","5":"three-state ","6":"48 ","7":{"title":"74F420 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n421"},"99":"7400_TTL_Large_Footprint"},"400":{"0":"74422","1":"74x422 ","2":"1 ","3":"retriggerable monostable multivibrators, two inputs ","4":" ","5":" ","6":"14 ","7":{"title":"SN74LS422 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls423"},"99":"7400_TTL_Large_Footprint"},"401":{"0":"74423","1":"74x423 ","2":"2 ","3":"dual retriggerable monostable multivibrator ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS423 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls423"},"99":"7400_TTL_Large_Footprint"},"402":{"0":"74424","1":"74x424 ","2":"1 ","3":{"title":"two-phase clock generator\/driver for Intel 8080 (equivalent to Intel 8224) ","url":"https:\/\/en.wikipedia.org\/wiki\/Intel_8080"},"4":" ","5":" ","6":"16 ","7":{"title":"SN74LS424 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook2ed07_23301973\/07#page\/n505"},"99":"7400_TTL_Large_Footprint"},"403":{"0":"74425","1":"74x425 ","2":"4 ","3":"quad bus buffers, active low enables ","4":" ","5":"three-state ","6":"14 ","7":{"title":"SN74425 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1139"},"99":"7400_TTL_Large_Footprint"},"404":{"0":"74426","1":"74x426 ","2":"4 ","3":"quad bus buffers, active high enables ","4":" ","5":"three-state ","6":"14 ","7":{"title":"SN74426 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1139"},"99":"7400_TTL_Large_Footprint"},"405":{"0":"74428","1":"74x428 ","2":"1 ","3":{"title":"system controller for Intel 8080A (equivalent to Intel 8228) ","url":"https:\/\/en.wikipedia.org\/wiki\/Intel_8080"},"4":" ","5":" ","6":"28 ","7":{"title":"SN74S428 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n253"},"99":"7400_TTL_Large_Footprint"},"406":{"0":"74429","1":"74x429 ","2":"1 ","3":"FIFO RAM controller ","4":" ","5":"three-state ","6":"28 ","7":{"title":"74LS429 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-111\/DSAP0037196.pdf"},"99":"7400_TTL_Large_Footprint"},"407":{"0":"74430","1":"74x430 ","2":"1 ","3":"cyclic redundancy checker\/corrector ","4":" ","5":" ","6":"28 ","7":{"title":"74F430 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_20099339\/1981_Fairchild_FAST_Data_Book#page\/n309"},"99":"7400_TTL_Large_Footprint"},"408":{"0":"74432","1":"74x432 ","2":"1 ","3":"8-bit multi-mode buffered latch ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F432 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n425"},"99":"7400_TTL_Large_Footprint"},"409":{"0":"74433","1":"74x433 ","2":"1 ","3":"256-bit FIFO memory (64x4) ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F433 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n431"},"99":"7400_TTL_Large_Footprint"},"410":{"0":"74436","1":"74x436 ","2":"1 ","3":"line driver\/memory driver circuits - MOS memory interface, damping output resistor ","4":" ","5":" ","6":"16 ","7":{"title":"SN74S436 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1143"},"99":"7400_TTL_Large_Footprint"},"411":{"0":"74437","1":"74x437 ","2":"1 ","3":"line driver\/memory driver circuits - MOS memory interface ","4":" ","5":" ","6":"16 ","7":{"title":"SN74S437 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1143"},"99":"7400_TTL_Large_Footprint"},"412":{"0":"74438","1":"74x438 ","2":"1 ","3":{"title":"system controller for Intel 8080A (equivalent to Intel 8238) ","url":"https:\/\/en.wikipedia.org\/wiki\/Intel_8080"},"4":" ","5":" ","6":"28 ","7":{"title":"SN74S438 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n253"},"99":"7400_TTL_Large_Footprint"},"413":{"0":"74440","1":"74x440 ","2":"4 ","3":"quad tridirectional bus transceiver, non-inverting outputs ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS440 ","url":"https:\/\/web.archive.org\/web\/20070102044619\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74ls442.pdf"},"99":"7400_TTL_Large_Footprint"},"414":{"0":"74441","1":"74x441 ","2":"4 ","3":"quad tridirectional bus transceiver, inverting outputs ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS441 ","url":"https:\/\/web.archive.org\/web\/20070102044619\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74ls442.pdf"},"99":"7400_TTL_Large_Footprint"},"415":{"0":"74442","1":"74x442 ","2":"4 ","3":"quad tridirectional bus transceiver, non-inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS442 ","url":"https:\/\/web.archive.org\/web\/20070102044619\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74ls442.pdf"},"99":"7400_TTL_Large_Footprint"},"416":{"0":"74443","1":"74x443 ","2":"4 ","3":"quad tridirectional bus transceiver, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS443 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1147"},"99":"7400_TTL_Large_Footprint"},"417":{"0":"74444","1":"74x444 ","2":"4 ","3":"quad tridirectional bus transceiver, inverting and non-inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS444 ","url":"https:\/\/web.archive.org\/web\/20070102044619\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74ls442.pdf"},"99":"7400_TTL_Large_Footprint"},"418":{"0":"74445","1":"74x445 ","2":"1 ","3":"BCD to decimal decoders\/drivers ","4":" ","5":"driver 80&nbsp;mA ","6":"16 ","7":{"title":"SN74LS445 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1153"},"99":"7400_TTL_Large_Footprint"},"419":{"0":"74446","1":"74x446 ","2":"4 ","3":"quad bus transceivers, direction controls, inverting outputs ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS446 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1155"},"99":"7400_TTL_Large_Footprint"},"420":{"0":"74447","1":"74x447 ","2":"1 ","3":"BCD to 7-segment decoders\/drivers, low voltage version of 74247 ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74LS447 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1159"},"99":"7400_TTL_Large_Footprint"},"421":{"0":"74448","1":"74x448 ","2":"4 ","3":"quad tridirectional bus transceiver, inverting and non-inverting outputs ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS448 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1147"},"99":"7400_TTL_Large_Footprint"},"422":{"0":"74449","1":"74x449 ","2":"4 ","3":"quad bus transceivers, direction controls, non-inverting outputs ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS449 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1155"},"99":"7400_TTL_Large_Footprint"},"423":{"0":"74450","1":"74450 ","2":"1 ","3":"counter, latch, 7-segment decoder ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":"open-collector ","6":"16 ","7":{"title":"MC74450 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n419"},"99":"7400_TTL_Large_Footprint"},"424":{"0":"74450","1":"74S450 ","2":"1 ","3":"8192-bit PROM (1024x8) with power-down ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74S450 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n177"},"99":"7400_TTL_Large_Footprint"},"425":{"0":"74450","1":"74LS450 ","2":"1 ","3":"16-to-1 multiplexer, complementary outputs ","4":" ","5":" ","6":"24 ","7":{"title":"SN74LS450 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n201"},"99":"7400_TTL_Large_Footprint"},"426":{"0":"74451","1":"74S451 ","2":"1 ","3":"8192-bit PROM (1024x8) with power-down ","4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74S451 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n177"},"99":"7400_TTL_Large_Footprint"},"427":{"0":"74451","1":"74LS451 ","2":"2 ","3":"dual 8-to-1 multiplexer ","4":" ","5":" ","6":"24 ","7":{"title":"SN74LS451 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n205"},"99":"7400_TTL_Large_Footprint"},"428":{"0":"74452","1":"74x452 ","2":"2 ","3":"dual decade counter, synchronous ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"6":"16 ","7":{"title":"MC74452 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n419"},"99":"7400_TTL_Large_Footprint"},"429":{"0":"74453","1":"74453 ","2":"2 ","3":"dual binary counter, synchronous ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"6":"16 ","7":{"title":"MC74453 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n421"},"99":"7400_TTL_Large_Footprint"},"430":{"0":"74453","1":"74LS453 ","2":"4 ","3":"quad 4-to-1 multiplexer ","4":" ","5":" ","6":"24 ","7":{"title":"SN74LS453 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n209"},"99":"7400_TTL_Large_Footprint"},"431":{"0":"74454","1":"74x454 ","2":"2 ","3":"dual decade up\/down counter, synchronous, preset input ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"6":"24 ","7":{"title":"MC74454 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n421"},"99":"7400_TTL_Large_Footprint"},"432":{"0":"74455","1":"74455 ","2":"2 ","3":"dual binary up\/down counter, synchronous, preset input ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"6":"24 ","7":{"title":"MC74455 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n421"},"99":"7400_TTL_Large_Footprint"},"433":{"0":"74455","1":"74F455 ","2":"1 ","3":"octal buffer \/ line driver with parity, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F455 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n505"},"99":"7400_TTL_Large_Footprint"},"434":{"0":"74456","1":"74456 ","2":"1 ","3":"4-bit NBCD full adder ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"6":"16 ","7":{"title":"MC74456 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n421"},"99":"7400_TTL_Large_Footprint"},"435":{"0":"74456","1":"74F456 ","2":"1 ","3":"octal buffer \/ line driver with parity, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F456 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n505"},"99":"7400_TTL_Large_Footprint"},"436":{"0":"74458","1":"74x458 ","2":"1 ","3":"nines complement \/ zero element ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"6":"14 ","7":{"title":"MC74458 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n423"},"99":"7400_TTL_Large_Footprint"},"437":{"0":"74460","1":"74460 ","2":"1 ","3":"4-bit bus transfer switch ","4":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"5":"three-state ","6":"16 ","7":{"title":"MC74460 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladauctorDataLibraryVol8Chips_17508458\/page\/n423"},"99":"7400_TTL_Large_Footprint"},"438":{"0":"74460","1":"74LS460 ","2":"1 ","3":"10-bit comparator ","4":" ","5":" ","6":"24 ","7":{"title":"SN74LS460 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n219"},"99":"7400_TTL_Large_Footprint"},"439":{"0":"74461","1":"74x461 ","2":"1 ","3":"8-bit presettable binary counter ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS461 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n185"},"99":"7400_TTL_Large_Footprint"},"440":{"0":"74462","1":"74x462 ","2":"1 ","3":"fiber-optic data-link transmitter ","4":" ","5":"open-collector 100&nbsp;mA and standard ","6":"20 ","7":{"title":"SN74LS462 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-067\/DSA2IH00215108.pdf"},"99":"7400_TTL_Large_Footprint"},"441":{"0":"74463","1":"74x463 ","2":"1 ","3":"fiber-optic data-link receiver ","4":"analog ","5":" ","6":"20 ","7":{"title":"SN74LS463 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-067\/DSA2IH00215108.pdf"},"99":"7400_TTL_Large_Footprint"},"442":{"0":"74465","1":"74x465 ","2":"8 ","3":"octal buffer, non-inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS465 ","url":"https:\/\/web.archive.org\/web\/20070101063029\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74ls465.pdf"},"99":"7400_TTL_Large_Footprint"},"443":{"0":"74466","1":"74x466 ","2":"8 ","3":"octal buffers, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS466 ","url":"https:\/\/web.archive.org\/web\/20070101063029\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74ls465.pdf"},"99":"7400_TTL_Large_Footprint"},"444":{"0":"74467","1":"74x467 ","2":"8 ","3":"octal buffers, non-inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS467 ","url":"https:\/\/web.archive.org\/web\/20070101063029\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74ls465.pdf"},"99":"7400_TTL_Large_Footprint"},"445":{"0":"74468","1":"74x468 ","2":"8 ","3":"octal buffers, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS468 ","url":"https:\/\/web.archive.org\/web\/20070101063029\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74ls465.pdf"},"99":"7400_TTL_Large_Footprint"},"446":{"0":"74469","1":"74x469 ","2":"1 ","3":"8-bit synchronous up\/down counter, parallel load and hold capability ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS469 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n191"},"99":"7400_TTL_Large_Footprint"},"447":{"0":"74470","1":"74x470 ","2":"1 ","3":{"title":"2048-bit PROM (256x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74S470 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n173"},"99":"7400_TTL_Large_Footprint"},"448":{"0":"74471","1":"74x471 ","2":"1 ","3":{"title":"2048-bit PROM (256x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S471 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n173"},"99":"7400_TTL_Large_Footprint"},"449":{"0":"74472","1":"74x472 ","2":"1 ","3":{"title":"4096-bit PROM (512x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S472 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n173"},"99":"7400_TTL_Large_Footprint"},"450":{"0":"74473","1":"74x473 ","2":"1 ","3":{"title":"4096-bit PROM (512x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74S473 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n173"},"99":"7400_TTL_Large_Footprint"},"451":{"0":"74474","1":"74x474 ","2":"1 ","3":{"title":"4096-bit PROM (512x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74S474 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n173"},"99":"7400_TTL_Large_Footprint"},"452":{"0":"74475","1":"74x475 ","2":"1 ","3":{"title":"4096-bit PROM (512x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74S475 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n173"},"99":"7400_TTL_Large_Footprint"},"453":{"0":"74476","1":"74x476 ","2":"1 ","3":{"title":"4096-bit PROM (1024x4) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"three-state ","6":"18 ","7":{"title":"SN74S476 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n177"},"99":"7400_TTL_Large_Footprint"},"454":{"0":"74477","1":"74x477 ","2":"1 ","3":{"title":"4096-bit PROM (1024x4) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"open-collector ","6":"18 ","7":{"title":"SN74S477 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n177"},"99":"7400_TTL_Large_Footprint"},"455":{"0":"74478","1":"74x478 ","2":"1 ","3":{"title":"8192-bit PROM (1024x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74S478 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n177"},"99":"7400_TTL_Large_Footprint"},"456":{"0":"74479","1":"74x479 ","2":"1 ","3":{"title":"8192-bit PROM (1024x8) ","url":"https:\/\/en.wikipedia.org\/wiki\/Programmable_read-only_memory"},"4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74S479 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n177"},"99":"7400_TTL_Large_Footprint"},"457":{"0":"74480","1":"74x480 ","2":"1 ","3":"single burst error recovery circuit ","4":" ","5":" ","6":"24 ","7":{"title":"SN74S480 ","url":"https:\/\/archive.org\/details\/bitsavers_mmidataBook6ed_79579213\/page\/n727"},"99":"7400_TTL_Large_Footprint"},"458":{"0":"74481","1":"74x481 ","2":"1 ","3":{"title":"4-bit slice cascadable processor elements ","url":"https:\/\/en.wikipedia.org\/wiki\/Slice_cascadable_processor"},"4":" ","5":" ","6":"(48) ","7":{"title":"SN74S481 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n15"},"99":"7400_TTL_Large_Footprint"},"459":{"0":"74482","1":"74x482 ","2":"1 ","3":{"title":"4-bit slice expandable control elements ","url":"https:\/\/en.wikipedia.org\/wiki\/Bit-slicing"},"4":" ","5":" ","6":"20 ","7":{"title":"SN74S482 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/1977_TI_Bipolar_Microcomputer_Components_Data_Book#page\/n259"},"99":"7400_TTL_Large_Footprint"},"460":{"0":"74484","1":"74x484 ","2":"1 ","3":"BCD-to-binary converter ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S484A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook1986_14886851\/The_TTL_Data_Book_Vol_4_1986#page\/n379"},"99":"7400_TTL_Large_Footprint"},"461":{"0":"74485","1":"74x485 ","2":"1 ","3":"binary-to-BCD converter ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S485A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook1986_14886851\/The_TTL_Data_Book_Vol_4_1986#page\/n379"},"99":"7400_TTL_Large_Footprint"},"462":{"0":"74488","1":"74x488 ","2":"1 ","3":{"title":"IEEE-488 bus interface ","url":"https:\/\/en.wikipedia.org\/wiki\/IEEE-488"},"4":" ","5":" ","6":"48 ","7":{"title":"74ACT488 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFACTLogicDataBook_27153725\/1987_Fairchild_FACT_Logic_Data_Book#page\/n261"},"99":"7400_TTL_Large_Footprint"},"463":{"0":"74490","1":"74x490 ","2":"2 ","3":"dual decade counter ","4":" ","5":" ","6":"16 ","7":{"title":"SN74490 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1167"},"99":"7400_TTL_Large_Footprint"},"464":{"0":"74491","1":"74x491 ","2":"1 ","3":"10-bit binary up\/down counter, limited preset ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS491 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n197"},"99":"7400_TTL_Large_Footprint"},"465":{"0":"74498","1":"74x498 ","2":"1 ","3":"8-bit bidirectional shift register, parallel inputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS498 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n189"},"99":"7400_TTL_Large_Footprint"},"467":{"0":"74500","1":"74x500 ","2":"1 ","3":"6-bit flash analog-to-digital converter (ADC) ","4":"analog ","5":" ","6":"24 ","7":{"title":"74F500 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_29981933\/1985_Fairchild_FAST_Data_Book#page\/n409"},"99":"7400_TTL_Large_Footprint"},"468":{"0":"74502","1":"74x502 ","2":"1 ","3":"8-bit successive approximation register ","4":" ","5":" ","6":"16 ","7":{"title":"74LS502 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldTTLDataBook_39509923\/1978_Fairchild_TTL_Data_Book#page\/n497"},"99":"7400_TTL_Large_Footprint"},"469":{"0":"74503","1":"74x503 ","2":"1 ","3":"8-bit successive approximation register with expansion control ","4":" ","5":" ","6":"16 ","7":{"title":"74LS503 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldTTLDataBook_39509923\/1978_Fairchild_TTL_Data_Book#page\/n501"},"99":"7400_TTL_Large_Footprint"},"470":{"0":"74504","1":"74x504 ","2":"1 ","3":"12-bit successive approximation register with expansion control ","4":" ","5":" ","6":"24 ","7":{"title":"74LS504 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldTTLDataBook_39509923\/1978_Fairchild_TTL_Data_Book#page\/n505"},"99":"7400_TTL_Large_Footprint"},"471":{"0":"74505","1":"74x505 ","2":"1 ","3":{"title":"8-bit successive approximation ADC ","url":"https:\/\/en.wikipedia.org\/wiki\/Successive_approximation_ADC"},"4":"analog ","5":"three-state ","6":"24 ","7":{"title":"74F505 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_29981933\/1985_Fairchild_FAST_Data_Book#page\/n413"},"99":"7400_TTL_Large_Footprint"},"472":{"0":"74508","1":"74x508 ","2":"1 ","3":"8-bit multiplier\/divider ","4":" ","5":" ","6":"24 ","7":{"title":"SN74S508 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n289"},"99":"7400_TTL_Large_Footprint"},"473":{"0":"74516","1":"74x516 ","2":"1 ","3":"16-bit multiplier\/divider ","4":" ","5":" ","6":"24 ","7":{"title":"SN74S516 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n365"},"99":"7400_TTL_Large_Footprint"},"474":{"0":"74518","1":"74x518 ","2":"1 ","3":"8-bit comparator ","4":"20&nbsp;k\u03a9 pull-up ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS518 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54als520"},"99":"7400_TTL_Large_Footprint"},"475":{"0":"74519","1":"74x519 ","2":"1 ","3":"8-bit comparator ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS519 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n365"},"99":"7400_TTL_Large_Footprint"},"476":{"0":"74520","1":"74x520 ","2":"1 ","3":"8-bit comparator, inverting output ","4":"20&nbsp;k\u03a9 pull-up ","5":" ","6":"20 ","7":{"title":"SN74ALS520 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54als520"},"99":"7400_TTL_Large_Footprint"},"477":{"0":"74521","1":"74x521 ","2":"1 ","3":"8-bit comparator, inverting output ","4":" ","5":" ","6":"20 ","7":{"title":"SN74ALS521 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54als520"},"99":"7400_TTL_Large_Footprint"},"478":{"0":"74522","1":"74x522 ","2":"1 ","3":"8-bit comparator, inverting output ","4":"20&nbsp;k\u03a9 pull-up ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS522 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n365"},"99":"7400_TTL_Large_Footprint"},"479":{"0":"74524","1":"74x524 ","2":"1 ","3":"8-bit registered comparator ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"74F524 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n449"},"99":"7400_TTL_Large_Footprint"},"480":{"0":"74525","1":"74x525 ","2":"1 ","3":"16-bit programmable counter ","4":" ","5":" ","6":"28 ","7":{"title":"74F525 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n457"},"99":"7400_TTL_Large_Footprint"},"481":{"0":"74526","1":"74x526 ","2":"1 ","3":"fuse programmable identity comparator, 16-bit ","4":" ","5":" ","6":"20 ","7":{"title":"SN74ALS526 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n371"},"99":"7400_TTL_Large_Footprint"},"482":{"0":"74527","1":"74x527 ","2":"1 ","3":"fuse programmable identity comparator, 8-bit + 4-bit conventional Identity comparator ","4":" ","5":" ","6":"20 ","7":{"title":"SN74ALS527 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n371"},"99":"7400_TTL_Large_Footprint"},"483":{"0":"74528","1":"74x528 ","2":"1 ","3":"fuse programmable Identity comparator, 12-bit ","4":" ","5":" ","6":"16 ","7":{"title":"SN74ALS528 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n371"},"99":"7400_TTL_Large_Footprint"},"484":{"0":"74531","1":"74x531 ","2":"8 ","3":"octal transparent latch ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S531 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n329"},"99":"7400_TTL_Large_Footprint"},"485":{"0":"74532","1":"74x532 ","2":"8 ","3":"octal register ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S532 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n329"},"99":"7400_TTL_Large_Footprint"},"486":{"0":"74533","1":"74x533 ","2":"1 ","3":"octal transparent latch, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"CD74HC533 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd74hct563"},"99":"7400_TTL_Large_Footprint"},"487":{"0":"74534","1":"74x534 ","2":"1 ","3":"octal register, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"CD74HC534 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd74hc564"},"99":"7400_TTL_Large_Footprint"},"488":{"0":"74535","1":"74x535 ","2":"1 ","3":"octal transparent latch, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S535 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n331"},"99":"7400_TTL_Large_Footprint"},"489":{"0":"74536","1":"74x536 ","2":"1 ","3":"octal register, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S536 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1982DatabookOCR#page\/n331"},"99":"7400_TTL_Large_Footprint"},"490":{"0":"74537","1":"74x537 ","2":"1 ","3":"BCD to decimal decoder ","4":" ","5":"three-state ","6":"20 ","7":{"title":"MC74F537 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaFASTandLSTTLData_35934218\/1992_Motorola_FAST_and_LS_TTL_Data#page\/n247"},"99":"7400_TTL_Large_Footprint"},"491":{"0":"74538","1":"74x538 ","2":"1 ","3":"3-to-8 line decoder\/demultiplexer ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS538 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n389"},"99":"7400_TTL_Large_Footprint"},"492":{"0":"74539","1":"74x539 ","2":"2 ","3":"dual 2-to-4 line decoder\/demultiplexer ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS539 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n393"},"99":"7400_TTL_Large_Footprint"},"493":{"0":"74540","1":"74x540 ","2":"1 ","3":"octal inverter gate ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"SN74LS540 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls540"},"99":"7400_TTL_Large_Footprint"},"494":{"0":"74541","1":"74x541 ","2":"1 ","3":"octal buffer gate ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"SN74LS541 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls540"},"99":"7400_TTL_Large_Footprint"},"495":{"0":"74543","1":"74x543 ","2":"1 ","3":"octal registered transceiver, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74F543 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74f543"},"99":"7400_TTL_Large_Footprint"},"496":{"0":"74544","1":"74x544 ","2":"1 ","3":"octal registered transceiver, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"MC74F544 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaFASTandLSTTLData_35934218\/1992_Motorola_FAST_and_LS_TTL_Data#page\/n261"},"99":"7400_TTL_Large_Footprint"},"497":{"0":"74545","1":"74x545 ","2":"1 ","3":"octal bidirectional transceiver, non-inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"74F545 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n497"},"99":"7400_TTL_Large_Footprint"},"498":{"0":"74546","1":"74x546 ","2":"1 ","3":"8-bit bidirectional registered transceiver, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS546 ","url":"https:\/\/archive.org\/details\/bitsavers_mmidataBook6ed_79579213\/page\/n589"},"99":"7400_TTL_Large_Footprint"},"499":{"0":"74547","1":"74LS547 ","2":"1 ","3":"8-bit bidirectional latched transceiver, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS547 ","url":"https:\/\/archive.org\/details\/bitsavers_mmidataBook6ed_79579213\/page\/n589"},"99":"7400_TTL_Large_Footprint"},"500":{"0":"74547","1":"74F547 ","2":"1 ","3":"3-to-8 line decoder\/demultiplexer with address latches and acknowledge output ","4":" ","5":" ","6":"20 ","7":{"title":"74F547 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n501"},"99":"7400_TTL_Large_Footprint"},"501":{"0":"74548","1":"74LS548 ","2":"1 ","3":"8-bit two-stage pipelined register ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS548 ","url":"https:\/\/archive.org\/details\/bitsavers_mmidataBook6ed_79579213\/page\/n637"},"99":"7400_TTL_Large_Footprint"},"502":{"0":"74548","1":"74F548 ","2":"1 ","3":"3-to-8 line decoder\/demultiplexer with acknowledge output ","4":" ","5":" ","6":"20 ","7":{"title":"74F548 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n505"},"99":"7400_TTL_Large_Footprint"},"503":{"0":"74549","1":"74x549 ","2":"1 ","3":"8-bit two-stage pipelined latch ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS549 ","url":"https:\/\/archive.org\/details\/bitsavers_mmidataBook6ed_79579213\/page\/n637"},"99":"7400_TTL_Large_Footprint"},"504":{"0":"74550","1":"74x550 ","2":"1 ","3":"octal registered transceiver with status flags, non-inverting ","4":" ","5":"three-state ","6":"28 ","7":{"title":"74F550 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n509"},"99":"7400_TTL_Large_Footprint"},"505":{"0":"74551","1":"74x551 ","2":"1 ","3":"octal registered transceiver with status flags, inverting ","4":" ","5":"three-state ","6":"28 ","7":{"title":"74F551 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n509"},"99":"7400_TTL_Large_Footprint"},"506":{"0":"74552","1":"74x552 ","2":"1 ","3":"octal registered transceiver with parity and flags ","4":" ","5":"three-state ","6":"28 ","7":{"title":"74F552 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n515"},"99":"7400_TTL_Large_Footprint"},"507":{"0":"74556","1":"74x556 ","2":"1 ","3":"16x16-bit multiplier slice ","4":" ","5":"three-state ","6":"(84) ","7":{"title":"74S556 ","url":"https:\/\/archive.org\/details\/bitsavers_mmidataBook7ed_126879625\/page\/n567"},"99":"7400_TTL_Large_Footprint"},"508":{"0":"74557","1":"74x557 ","2":"1 ","3":"8-bit by 8-bit multiplier ","4":" ","5":"three-state ","6":"40 ","7":{"title":"SN74S557 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n381"},"99":"7400_TTL_Large_Footprint"},"509":{"0":"74558","1":"74x558 ","2":"1 ","3":"8-bit by 8-bit multiplier ","4":" ","5":"three-state ","6":"40 ","7":{"title":"SN74S558 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n381"},"99":"7400_TTL_Large_Footprint"},"510":{"0":"74559","1":"74x559 ","2":"1 ","3":"8-bit expandable two's complement multiplier\/divider ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F559 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_20099339\/1981_Fairchild_FAST_Data_Book#page\/n311"},"99":"7400_TTL_Large_Footprint"},"511":{"0":"74560","1":"74x560 ","2":"1 ","3":"4-bit decade counter ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS560A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n401"},"99":"7400_TTL_Large_Footprint"},"512":{"0":"74561","1":"74x561 ","2":"1 ","3":"4-bit binary counter ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS561A ","url":"https:\/\/web.archive.org\/web\/20170305192612\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74als561a.pdf"},"99":"7400_TTL_Large_Footprint"},"513":{"0":"74563","1":"74x563 ","2":"1 ","3":"8-bit D-type transparent latch, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS563B ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54als563b"},"99":"7400_TTL_Large_Footprint"},"514":{"0":"74564","1":"74x564 ","2":"1 ","3":"8-bit D-type edge-triggered register, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS564B ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54als564b"},"99":"7400_TTL_Large_Footprint"},"515":{"0":"74566","1":"74x566 ","2":"1 ","3":"8-bit bidirectional registered transceiver, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS566 ","url":"https:\/\/archive.org\/details\/bitsavers_mmidataBook6ed_79579213\/page\/n589"},"99":"7400_TTL_Large_Footprint"},"516":{"0":"74567","1":"74x567 ","2":"1 ","3":"8-bit bidirectional latched transceiver, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS567 ","url":"https:\/\/archive.org\/details\/bitsavers_mmidataBook6ed_79579213\/page\/n589"},"99":"7400_TTL_Large_Footprint"},"517":{"0":"74568","1":"74x568 ","2":"1 ","3":"decade up\/down counter ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS568A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als569a"},"99":"7400_TTL_Large_Footprint"},"518":{"0":"74569","1":"74x569 ","2":"1 ","3":"binary up\/down counter ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS569A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als569a"},"99":"7400_TTL_Large_Footprint"},"519":{"0":"74570","1":"74x570 ","2":"1 ","3":"2048-bit PROM (512x4) ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"DM74S570 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldataBook_16727669\/1980_Memory_Data_Book#page\/n315"},"99":"7400_TTL_Large_Footprint"},"520":{"0":"74571","1":"74x571 ","2":"1 ","3":"2048-bit PROM (512x4) ","4":" ","5":"three-state ","6":"16 ","7":{"title":"DM74S571 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldataBook_16727669\/1980_Memory_Data_Book#page\/n315"},"99":"7400_TTL_Large_Footprint"},"521":{"0":"74572","1":"74x572 ","2":"1 ","3":"4096-bit PROM (1024x4) ","4":" ","5":"open-collector ","6":"18 ","7":{"title":"DM74S572 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldataBook_16727669\/1980_Memory_Data_Book#page\/n317"},"99":"7400_TTL_Large_Footprint"},"522":{"0":"74573","1":"74x573 ","2":"1 ","3":"octal D-type transparent latch ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS573C ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als573c"},"99":"7400_TTL_Large_Footprint"},"523":{"0":"74574","1":"74x574 ","2":"1 ","3":"octal D-type edge-triggered flip-flop ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74HC574 ","url":"http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74hc574.pdf"},"99":"7400_TTL_Large_Footprint"},"524":{"0":"74575","1":"74x575 ","2":"1 ","3":"octal D-type edge-triggered flip-flop, synchronous clear ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS575A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als575a"},"99":"7400_TTL_Large_Footprint"},"525":{"0":"74576","1":"74x576 ","2":"1 ","3":"octal D-type edge-triggered flip-flop, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS576B ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74as576"},"99":"7400_TTL_Large_Footprint"},"526":{"0":"74577","1":"74x577 ","2":"1 ","3":"octal D-type edge-triggered flip-flop, synchronous clear, inverting outputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS577A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74as576"},"99":"7400_TTL_Large_Footprint"},"527":{"0":"74579","1":"74x579 ","2":"1 ","3":"8-bit bidirectional binary counter ","4":" ","5":"three-state ","6":"20 ","7":{"title":"MC74F579 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaFASTandLSTTLData_35934218\/1992_Motorola_FAST_and_LS_TTL_Data#page\/n273"},"99":"7400_TTL_Large_Footprint"},"528":{"0":"74580","1":"74x580 ","2":"1 ","3":"octal D-type transparent latch, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS580B ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als580b"},"99":"7400_TTL_Large_Footprint"},"529":{"0":"74582","1":"74x582 ","2":"1 ","3":"4-bit BCD arithmetic logic unit ","4":" ","5":" ","6":"24 ","7":{"title":"74F582 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n551"},"99":"7400_TTL_Large_Footprint"},"530":{"0":"74583","1":"74x583 ","2":"1 ","3":"4-bit BCD adder ","4":" ","5":" ","6":"16 ","7":{"title":"74F583 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n555"},"99":"7400_TTL_Large_Footprint"},"531":{"0":"74588","1":"74x588 ","2":"1 ","3":{"title":"octal bidirectional transceiver with IEEE-488 termination resistors ","url":"https:\/\/en.wikipedia.org\/wiki\/IEEE-488"},"4":" ","5":"three-state ","6":"20 ","7":{"title":"74F588 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n559"},"99":"7400_TTL_Large_Footprint"},"532":{"0":"74589","1":"74x589 ","2":"1 ","3":"8-bit shift register, input latch ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS589 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1181"},"99":"7400_TTL_Large_Footprint"},"533":{"0":"74590","1":"74x590 ","2":"1 ","3":"8-bit binary counter, output registers ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS590 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls590"},"99":"7400_TTL_Large_Footprint"},"534":{"0":"74591","1":"74x591 ","2":"1 ","3":"8-bit binary counter, output registers ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74LS591 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls590"},"99":"7400_TTL_Large_Footprint"},"535":{"0":"74592","1":"74x592 ","2":"1 ","3":"8-bit binary counter, input registers ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS592 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls592"},"99":"7400_TTL_Large_Footprint"},"536":{"0":"74593","1":"74x593 ","2":"1 ","3":"8-bit binary counter, input registers ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS593 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls592"},"99":"7400_TTL_Large_Footprint"},"537":{"0":"74594","1":"74x594 ","2":"1 ","3":"8-bit shift registers, Serial-In, Parallel-Out, output latches ","4":" ","5":"buffered ","6":"16 ","7":{"title":"SN74LS594 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls594"},"99":"7400_TTL_Large_Footprint"},"538":{"0":"74595","1":"74x595 ","2":"1 ","3":"8-bit shift registers, Serial-In, Parallel-Out, output latches, output enable ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS595 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls595"},"99":"7400_TTL_Large_Footprint"},"539":{"0":"74596","1":"74x596 ","2":"1 ","3":"8-bit shift registers, Serial-In, Parallel-Out, output latches, output enable ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74LS596 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls595"},"99":"7400_TTL_Large_Footprint"},"540":{"0":"74597","1":"74x597 ","2":"1 ","3":"8-bit shift registers, Parallel-In, Serial-Out, input latches ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS597 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls597"},"99":"7400_TTL_Large_Footprint"},"541":{"0":"74598","1":"74x598 ","2":"1 ","3":"8-bit shift register, Selectable Parallel-In\/Out input latches ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS598 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls597"},"99":"7400_TTL_Large_Footprint"},"542":{"0":"74599","1":"74x599 ","2":"1 ","3":"8-bit shift registers, Serial-In, Parallel-Out, output latches ","4":" ","5":"open-collector ","6":"16 ","7":{"title":"SN74LS599 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls594"},"99":"7400_TTL_Large_Footprint"},"544":{"0":"74600","1":"74x600 ","2":"1 ","3":"dynamic memory refresh controller, transparent and burst modes, for 4K or 16K dRAM ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS600A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1217"},"99":"7400_TTL_Large_Footprint"},"545":{"0":"74601","1":"74x601 ","2":"1 ","3":"dynamic memory refresh controller, transparent and burst modes, for 64K dRAM ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS601A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1217"},"99":"7400_TTL_Large_Footprint"},"546":{"0":"74602","1":"74x602 ","2":"1 ","3":"dynamic memory refresh controller, cycle steal and burst modes, for 4K or 16K dRAM ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS602A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1217"},"99":"7400_TTL_Large_Footprint"},"547":{"0":"74603","1":"74x603 ","2":"1 ","3":"dynamic memory refresh controller, cycle steal and burst modes, for 64K dRAM ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS603A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1217"},"99":"7400_TTL_Large_Footprint"},"548":{"0":"74604","1":"74x604 ","2":"1 ","3":"octal 2-input multiplexer, latch, high-speed ","4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74LS604 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1225"},"99":"7400_TTL_Large_Footprint"},"549":{"0":"74605","1":"74x605 ","2":"1 ","3":"octal 2-input multiplexer, latch, high-speed ","4":" ","5":"open-collector ","6":"28 ","7":{"title":"SN74LS605 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1225"},"99":"7400_TTL_Large_Footprint"},"550":{"0":"74606","1":"74x606 ","2":"1 ","3":"octal 2-input multiplexer, latch, glitch-free ","4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74LS606 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1225"},"99":"7400_TTL_Large_Footprint"},"551":{"0":"74607","1":"74x607 ","2":"1 ","3":"octal 2-input multiplexer, latch, glitch-free ","4":" ","5":"open-collector ","6":"28 ","7":{"title":"SN74LS607 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1225"},"99":"7400_TTL_Large_Footprint"},"552":{"0":"74608","1":"74x608 ","2":"1 ","3":"memory cycle controller ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS608 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1231"},"99":"7400_TTL_Large_Footprint"},"553":{"0":"74610","1":"74x610 ","2":"1 ","3":"memory mapper, latched ","4":" ","5":"three-state ","6":"40 ","7":{"title":"SN74LS610 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1237"},"99":"7400_TTL_Large_Footprint"},"554":{"0":"74611","1":"74x611 ","2":"1 ","3":"memory mapper, latched ","4":" ","5":"open-collector ","6":"40 ","7":{"title":"SN74LS611 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1237"},"99":"7400_TTL_Large_Footprint"},"555":{"0":"74612","1":"74x612 ","2":"1 ","3":"memory mapper ","4":" ","5":"three-state ","6":"40 ","7":{"title":"SN74LS612 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1237"},"99":"7400_TTL_Large_Footprint"},"556":{"0":"74613","1":"74x613 ","2":"1 ","3":"memory mapper ","4":" ","5":"open-collector ","6":"40 ","7":{"title":"SN74LS613 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1237"},"99":"7400_TTL_Large_Footprint"},"557":{"0":"74614","1":"74x614 ","2":"1 ","3":"octal bus transceiver and register, inverting ","4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74ALS614 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBooktaBook_60160366\/page\/n495"},"99":"7400_TTL_Large_Footprint"},"558":{"0":"74615","1":"74x615 ","2":"1 ","3":"octal bus transceiver and register, non-inverting ","4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74ALS615 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBooktaBook_60160366\/page\/n495"},"99":"7400_TTL_Large_Footprint"},"559":{"0":"74616","1":"74x616 ","2":"1 ","3":"16-bit parallel error detection and correction ","4":" ","5":"three-state ","6":"40 ","7":{"title":"SN74ALS616 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n101"},"99":"7400_TTL_Large_Footprint"},"560":{"0":"74617","1":"74x617 ","2":"1 ","3":"16-bit parallel error detection and correction ","4":" ","5":"open-collector ","6":"40 ","7":{"title":"SN74ALS617 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n101"},"99":"7400_TTL_Large_Footprint"},"561":{"0":"74620","1":"74x620 ","2":"1 ","3":"octal bus transceiver, inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS620 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls623"},"99":"7400_TTL_Large_Footprint"},"562":{"0":"74621","1":"74x621 ","2":"1 ","3":"octal bus transceiver, non-inverting ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS621 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls623"},"99":"7400_TTL_Large_Footprint"},"563":{"0":"74622","1":"74x622 ","2":"1 ","3":"octal bus transceiver, inverting ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS622 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1247"},"99":"7400_TTL_Large_Footprint"},"564":{"0":"74623","1":"74x623 ","2":"1 ","3":"octal bus transceiver, non-inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS623 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls623"},"99":"7400_TTL_Large_Footprint"},"565":{"0":"74624","1":"74x624 ","2":"1 ","3":{"title":"voltage-controlled oscillator, enable control, range control, two-phase outputs ","url":"https:\/\/en.wikipedia.org\/wiki\/Voltage-controlled_oscillator"},"4":"analog ","5":" ","6":"14 ","7":{"title":"SN74LS624 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls624"},"99":"7400_TTL_Large_Footprint"},"566":{"0":"74625","1":"74x625 ","2":"2 ","3":{"title":"dual voltage-controlled oscillator, two-phase outputs ","url":"https:\/\/en.wikipedia.org\/wiki\/Voltage-controlled_oscillator"},"4":"analog ","5":" ","6":"16 ","7":{"title":"SN74LS625 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls624"},"99":"7400_TTL_Large_Footprint"},"567":{"0":"74626","1":"74x626 ","2":"2 ","3":{"title":"dual voltage-controlled oscillator, enable control, two-phase outputs ","url":"https:\/\/en.wikipedia.org\/wiki\/Voltage-controlled_oscillator"},"4":"analog ","5":" ","6":"16 ","7":{"title":"SN74LS626 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls624"},"99":"7400_TTL_Large_Footprint"},"568":{"0":"74627","1":"74x627 ","2":"2 ","3":{"title":"dual voltage-controlled oscillator ","url":"https:\/\/en.wikipedia.org\/wiki\/Voltage-controlled_oscillator"},"4":"analog ","5":" ","6":"14 ","7":{"title":"SN74LS627 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls624"},"99":"7400_TTL_Large_Footprint"},"569":{"0":"74628","1":"74x628 ","2":"1 ","3":{"title":"voltage-controlled oscillator, enable control, range control, external temperature compensation, two-phase outputs ","url":"https:\/\/en.wikipedia.org\/wiki\/Voltage-controlled_oscillator"},"4":"analog ","5":" ","6":"14 ","7":{"title":"SN74LS628 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls624"},"99":"7400_TTL_Large_Footprint"},"570":{"0":"74629","1":"74x629 ","2":"2 ","3":{"title":"dual voltage-controlled oscillator, enable control, range control ","url":"https:\/\/en.wikipedia.org\/wiki\/Voltage-controlled_oscillator"},"4":"analog ","5":" ","6":"16 ","7":{"title":"SN74LS629 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls624"},"99":"7400_TTL_Large_Footprint"},"571":{"0":"74630","1":"74x630 ","2":"1 ","3":"16-bit error detection and correction (EDAC) ","4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74LS630 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1263"},"99":"7400_TTL_Large_Footprint"},"572":{"0":"74631","1":"74x631 ","2":"1 ","3":"16-bit error detection and correction ","4":" ","5":"open-collector ","6":"28 ","7":{"title":"SN74LS631 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1263"},"99":"7400_TTL_Large_Footprint"},"573":{"0":"74632","1":"74x632 ","2":"1 ","3":"32-bit parallel error detection and correction, byte-write ","4":" ","5":"three-state ","6":"52 ","7":{"title":"SN74ALS632 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n457"},"99":"7400_TTL_Large_Footprint"},"574":{"0":"74633","1":"74x633 ","2":"1 ","3":"32-bit parallel error detection and correction, byte-write ","4":" ","5":"open-collector ","6":"52 ","7":{"title":"SN74ALS633 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n457"},"99":"7400_TTL_Large_Footprint"},"575":{"0":"74634","1":"74x634 ","2":"1 ","3":"32-bit parallel error detection and correction ","4":" ","5":"three-state ","6":"48 ","7":{"title":"SN74ALS634 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n457"},"99":"7400_TTL_Large_Footprint"},"576":{"0":"74635","1":"74x635 ","2":"1 ","3":"32-bit parallel error detection and correction ","4":" ","5":"open-collector ","6":"48 ","7":{"title":"SN74ALS635 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n457"},"99":"7400_TTL_Large_Footprint"},"577":{"0":"74636","1":"74x636 ","2":"1 ","3":"8-bit parallel error detection and correction ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS636 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1271"},"99":"7400_TTL_Large_Footprint"},"578":{"0":"74637","1":"74x637 ","2":"1 ","3":"8-bit parallel error detection and correction ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS637 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1271"},"99":"7400_TTL_Large_Footprint"},"579":{"0":"74638","1":"74x638 ","2":"1 ","3":"octal bus transceiver, inverting outputs ","4":" ","5":"three-state and open-collector ","6":"20 ","7":{"title":"SN74LS638 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1279"},"99":"7400_TTL_Large_Footprint"},"580":{"0":"74639","1":"74x639 ","2":"1 ","3":"octal bus transceiver, non-inverting outputs ","4":" ","5":"three-state and open-collector ","6":"20 ","7":{"title":"SN74LS639 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1279"},"99":"7400_TTL_Large_Footprint"},"581":{"0":"74640","1":"74x640 ","2":"1 ","3":"octal bus transceiver, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS640 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls640"},"99":"7400_TTL_Large_Footprint"},"582":{"0":"74641","1":"74x641 ","2":"1 ","3":"octal bus transceiver, non-inverting outputs ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS641 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls640"},"99":"7400_TTL_Large_Footprint"},"583":{"0":"74642","1":"74x642 ","2":"1 ","3":"octal bus transceiver, inverting outputs ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS642 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls640"},"99":"7400_TTL_Large_Footprint"},"584":{"0":"74643","1":"74x643 ","2":"1 ","3":"octal bus transceiver, mix of inverting and non-inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS643 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1283"},"99":"7400_TTL_Large_Footprint"},"585":{"0":"74644","1":"74x644 ","2":"1 ","3":"octal bus transceiver, mix of inverting and non-inverting outputs ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS644 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls640"},"99":"7400_TTL_Large_Footprint"},"586":{"0":"74645","1":"74x645 ","2":"1 ","3":"octal bus transceiver, non-inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS645 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls640"},"99":"7400_TTL_Large_Footprint"},"587":{"0":"74646","1":"74x646 ","2":"1 ","3":"octal bus transceiver\/latch\/multiplexer, non-inverting outputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS646A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54als648"},"99":"7400_TTL_Large_Footprint"},"588":{"0":"74647","1":"74x647 ","2":"1 ","3":"octal bus transceiver\/latch\/multiplexer, non-inverting outputs ","4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74LS647 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1291"},"99":"7400_TTL_Large_Footprint"},"589":{"0":"74648","1":"74x648 ","2":"1 ","3":"octal bus transceiver\/latch\/multiplexer, inverting outputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS648A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54als648"},"99":"7400_TTL_Large_Footprint"},"590":{"0":"74649","1":"74x649 ","2":"1 ","3":"octal bus transceiver\/latch\/multiplexer, inverting outputs ","4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74LS649 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1291"},"99":"7400_TTL_Large_Footprint"},"591":{"0":"74651","1":"74x651 ","2":"1 ","3":"octal bus transceiver\/register, inverting outputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS651A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als654"},"99":"7400_TTL_Large_Footprint"},"592":{"0":"74652","1":"74x652 ","2":"1 ","3":"octal bus transceiver\/register, non-inverting outputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS652A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als654"},"99":"7400_TTL_Large_Footprint"},"593":{"0":"74653","1":"74x653 ","2":"1 ","3":"octal bus transceiver\/register, inverting outputs ","4":" ","5":"three-state and open-collector ","6":"24 ","7":{"title":"SN74ALS653 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als654"},"99":"7400_TTL_Large_Footprint"},"594":{"0":"74654","1":"74x654 ","2":"1 ","3":"octal bus transceiver\/register, non-inverting outputs ","4":" ","5":"three-state and open-collector ","6":"24 ","7":{"title":"SN74ALS654 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als654"},"99":"7400_TTL_Large_Footprint"},"595":{"0":"74655","1":"74x655 ","2":"1 ","3":"octal buffer \/ line driver with parity, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F655 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_29981933\/1985_Fairchild_FAST_Data_Book#page\/n553"},"99":"7400_TTL_Large_Footprint"},"596":{"0":"74656","1":"74x656 ","2":"1 ","3":"octal buffer \/ line driver with parity, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F656 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_29981933\/1985_Fairchild_FAST_Data_Book#page\/n553"},"99":"7400_TTL_Large_Footprint"},"597":{"0":"74657","1":"74x657 ","2":"1 ","3":"octal bidirectional transceiver with 8-bit parity generator\/checker ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74F657 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74f657"},"99":"7400_TTL_Large_Footprint"},"598":{"0":"74658","1":"74x658 ","2":"1 ","3":"octal bus transceiver, parity, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74HC658 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookogicDataBook_23574286\/1984_High-speed_CMOS_Logic_Data_Book#page\/n395"},"99":"7400_TTL_Large_Footprint"},"599":{"0":"74659","1":"74x659 ","2":"1 ","3":"octal bus transceiver, parity, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74HC659 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookogicDataBook_23574286\/1984_High-speed_CMOS_Logic_Data_Book#page\/n395"},"99":"7400_TTL_Large_Footprint"},"600":{"0":"74664","1":"74x664 ","2":"1 ","3":"octal bus transceiver, parity, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74HC664 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookogicDataBook_23574286\/1984_High-speed_CMOS_Logic_Data_Book#page\/n409"},"99":"7400_TTL_Large_Footprint"},"601":{"0":"74665","1":"74x665 ","2":"1 ","3":"octal bus transceiver, parity, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74HC665 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookogicDataBook_23574286\/1984_High-speed_CMOS_Logic_Data_Book#page\/n409"},"99":"7400_TTL_Large_Footprint"},"602":{"0":"74666","1":"74x666 ","2":"1 ","3":"8-bit D-type transparent read-back latch, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS666 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als666"},"99":"7400_TTL_Large_Footprint"},"603":{"0":"74667","1":"74x667 ","2":"1 ","3":"8-bit D-type transparent read-back latch, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS667 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als666"},"99":"7400_TTL_Large_Footprint"},"604":{"0":"74668","1":"74x668 ","2":"1 ","3":"synchronous 4-bit decade up\/down counter ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS668 ","url":"https:\/\/web.archive.org\/web\/20060602131759\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74ls669.pdf"},"99":"7400_TTL_Large_Footprint"},"605":{"0":"74669","1":"74x669 ","2":"1 ","3":"synchronous 4-bit binary up\/down counter ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS669 ","url":"https:\/\/web.archive.org\/web\/20060602131759\/http:\/\/focus.ti.com\/lit\/ds\/symlink\/sn74ls669.pdf"},"99":"7400_TTL_Large_Footprint"},"606":{"0":"74670","1":"74x670 ","2":"1 ","3":"16-bit register file (4x4) ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS670 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54ls670"},"99":"7400_TTL_Large_Footprint"},"607":{"0":"74671","1":"74x671 ","2":"1 ","3":"4-bit bidirectional shift register\/latch\/multiplexer, direct clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS671 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1327"},"99":"7400_TTL_Large_Footprint"},"608":{"0":"74672","1":"74x672 ","2":"1 ","3":"4-bit bidirectional shift register\/latch\/multiplexer, synchronous clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS672 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1327"},"99":"7400_TTL_Large_Footprint"},"609":{"0":"74673","1":"74x673 ","2":"1 ","3":"16-bit serial-in, serial\/parallel-out shift register, output storage registers ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS673 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls673"},"99":"7400_TTL_Large_Footprint"},"610":{"0":"74674","1":"74x674 ","2":"1 ","3":"16-bit parallel-in, serial-out shift register ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LS674 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls673"},"99":"7400_TTL_Large_Footprint"},"611":{"0":"74675","1":"74x675 ","2":"1 ","3":"16-bit serial-in, serial\/parallel-out shift register ","4":" ","5":" ","6":"24 ","7":{"title":"74F675A ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n607"},"99":"7400_TTL_Large_Footprint"},"612":{"0":"74676","1":"74x676 ","2":"1 ","3":"16-bit serial\/parallel-in, serial-out shift register ","4":" ","5":" ","6":"24 ","7":{"title":"74F676 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n611"},"99":"7400_TTL_Large_Footprint"},"613":{"0":"74677","1":"74x677 ","2":"1 ","3":{"title":"16-bit address comparator, enable ","url":"https:\/\/en.wikipedia.org\/wiki\/Comparator"},"4":" ","5":" ","6":"24 ","7":{"title":"SN74ALS677 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n507"},"99":"7400_TTL_Large_Footprint"},"614":{"0":"74678","1":"74x678 ","2":"1 ","3":"16-bit address comparator, latch ","4":" ","5":" ","6":"24 ","7":{"title":"SN74ALS678 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n507"},"99":"7400_TTL_Large_Footprint"},"615":{"0":"74679","1":"74x679 ","2":"1 ","3":"12-bit address comparator, latch ","4":" ","5":" ","6":"20 ","7":{"title":"SN74ALS679 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n513"},"99":"7400_TTL_Large_Footprint"},"616":{"0":"74680","1":"74x680 ","2":"1 ","3":"12-bit address comparator, enable ","4":" ","5":" ","6":"20 ","7":{"title":"SN74ALS680 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n513"},"99":"7400_TTL_Large_Footprint"},"617":{"0":"74681","1":"74x681 ","2":"1 ","3":"4-bit parallel binary accumulator ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS681 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1339"},"99":"7400_TTL_Large_Footprint"},"618":{"0":"74682","1":"74x682 ","2":"1 ","3":{"title":"8-bit magnitude comparator, P&gt;Q output ","url":"https:\/\/en.wikipedia.org\/wiki\/Digital_comparator"},"4":"20&nbsp;k\u03a9 pull-up ","5":" ","6":"20 ","7":{"title":"SN74LS682 ","url":"https:\/\/web.archive.org\/web\/20160531200122\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74ls682.pdf"},"99":"7400_TTL_Large_Footprint"},"619":{"0":"74683","1":"74x683 ","2":"1 ","3":"8-bit magnitude comparator, P&gt;Q output ","4":"20&nbsp;k\u03a9 pull-up ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS683 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1345"},"99":"7400_TTL_Large_Footprint"},"620":{"0":"74684","1":"74x684 ","2":"1 ","3":"8-bit magnitude comparator, P&gt;Q output ","4":" ","5":" ","6":"20 ","7":{"title":"SN74LS684 ","url":"https:\/\/web.archive.org\/web\/20160531200122\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74ls682.pdf"},"99":"7400_TTL_Large_Footprint"},"621":{"0":"74685","1":"74x685 ","2":"1 ","3":"8-bit magnitude comparator, P&gt;Q output ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS685 ","url":"https:\/\/web.archive.org\/web\/20160531200122\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74ls682.pdf"},"99":"7400_TTL_Large_Footprint"},"622":{"0":"74686","1":"74x686 ","2":"1 ","3":"8-bit magnitude comparator, P&gt;Q output, enable ","4":" ","5":" ","6":"24 ","7":{"title":"SN74LS686 ","url":"https:\/\/web.archive.org\/web\/20160531200122\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74ls682.pdf"},"99":"7400_TTL_Large_Footprint"},"623":{"0":"74687","1":"74x687 ","2":"1 ","3":"8-bit magnitude comparator, P&gt;Q output, enable ","4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74LS687 ","url":"https:\/\/web.archive.org\/web\/20160531200122\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74ls682.pdf"},"99":"7400_TTL_Large_Footprint"},"624":{"0":"74688","1":"74x688 ","2":"1 ","3":"8-bit magnitude comparator, enable ","4":" ","5":" ","6":"20 ","7":{"title":"SN74LS688 ","url":"https:\/\/web.archive.org\/web\/20160531200122\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74ls682.pdf"},"99":"7400_TTL_Large_Footprint"},"625":{"0":"74689","1":"74x689 ","2":"1 ","3":"8-bit magnitude comparator, enable ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74LS689 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1345"},"99":"7400_TTL_Large_Footprint"},"626":{"0":"74690","1":"74x690 ","2":"1 ","3":"4-bit decimal counter\/latch\/multiplexer, asynchronous clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS690 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1353"},"99":"7400_TTL_Large_Footprint"},"627":{"0":"74691","1":"74x691 ","2":"1 ","3":"4-bit binary counter\/latch\/multiplexer, asynchronous clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS691 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1353"},"99":"7400_TTL_Large_Footprint"},"628":{"0":"74692","1":"74x692 ","2":"1 ","3":"4-bit decimal counter\/latch\/multiplexer, synchronous clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS692 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1353"},"99":"7400_TTL_Large_Footprint"},"629":{"0":"74693","1":"74x693 ","2":"1 ","3":"4-bit binary counter\/latch\/multiplexer, synchronous clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS693 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1353"},"99":"7400_TTL_Large_Footprint"},"630":{"0":"74694","1":"74x694 ","2":"1 ","3":"4-bit decimal counter\/latch\/multiplexer, synchronous and asynchronous clears ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS694 ","url":"https:\/\/archive.org\/details\/bitsavers_icMaster19_159569496\/page\/n619"},"99":"7400_TTL_Large_Footprint"},"631":{"0":"74695","1":"74x695 ","2":"1 ","3":"4-bit binary counter\/latch\/multiplexer, synchronous and asynchronous clears ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS695 ","url":"https:\/\/archive.org\/details\/bitsavers_icMaster19_159569496\/page\/n619"},"99":"7400_TTL_Large_Footprint"},"632":{"0":"74696","1":"74x696 ","2":"1 ","3":"4-bit decimal counter\/register\/multiplexer, asynchronous clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS696 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls697"},"99":"7400_TTL_Large_Footprint"},"633":{"0":"74697","1":"74x697 ","2":"1 ","3":"4-bit binary counter\/register\/multiplexer, asynchronous clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS697 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls697"},"99":"7400_TTL_Large_Footprint"},"634":{"0":"74698","1":"74x698 ","2":"1 ","3":"4-bit decimal counter\/register\/multiplexer, synchronous clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS698 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol2_45945352\/1985_The_TTL_Data_Book_Vol_2#page\/n1365"},"99":"7400_TTL_Large_Footprint"},"635":{"0":"74699","1":"74x699 ","2":"1 ","3":"4-bit binary counter\/register\/multiplexer, synchronous clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS699 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls697"},"99":"7400_TTL_Large_Footprint"},"637":{"0":"74700","1":"74x700 ","2":"1 ","3":"octal dRAM driver, inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S700 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n315"},"99":"7400_TTL_Large_Footprint"},"638":{"0":"74701","1":"74x701 ","2":"1 ","3":"8-bit register\/counter\/comparator ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F701 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n615"},"99":"7400_TTL_Large_Footprint"},"639":{"0":"74702","1":"74x702 ","2":"1 ","3":"8-bit registered read-back transceiver ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F702 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n617"},"99":"7400_TTL_Large_Footprint"},"640":{"0":"74705","1":"74x705 ","2":"1 ","3":"arithmetic logic unit for digital signal processing applications ","4":" ","5":"three-state ","6":"(84) ","7":{"title":"74ACT705 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFACTLogicDataBook_27153725\/1987_Fairchild_FACT_Logic_Data_Book#page\/n349"},"99":"7400_TTL_Large_Footprint"},"641":{"0":"74707","1":"74x707 ","2":"1 ","3":"8-bit TTL-ECL shift register ","4":" ","5":" ","6":"20 ","7":{"title":"74F707 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaFASTDatabook_31226275\/page\/n621"},"99":"7400_TTL_Large_Footprint"},"642":{"0":"74708","1":"74x708 ","2":"1 ","3":"576-bit FIFO memory (64x9) ","4":" ","5":"three-state ","6":"28 ","7":{"title":"74ACT708 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFACTLogicDataBook_27153725\/1987_Fairchild_FACT_Logic_Data_Book#page\/n361"},"99":"7400_TTL_Large_Footprint"},"643":{"0":"74710","1":"74x710 ","2":"1 ","3":"8-bit single-supply TTL-ECL shift register ","4":" ","5":" ","6":"20 ","7":{"title":"74F710 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n621"},"99":"7400_TTL_Large_Footprint"},"644":{"0":"74711","1":"74x711 ","2":"5 ","3":"quint 2-to-1 multiplexers ","4":" ","5":"three-state ","6":"20 ","7":{"title":"74F711 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n777"},"99":"7400_TTL_Large_Footprint"},"645":{"0":"74712","1":"74x712 ","2":"5 ","3":"quint 3-to-1 multiplexers ","4":" ","5":" ","6":"24 ","7":{"title":"74F712 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n777"},"99":"7400_TTL_Large_Footprint"},"646":{"0":"74715","1":"74x715 ","2":"1 ","3":"programmable video sync generator ","4":" ","5":" ","6":"20 ","7":{"title":"74ACT715 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-303\/53948.pdf"},"99":"7400_TTL_Large_Footprint"},"647":{"0":"74716","1":"74x716 ","2":"1 ","3":"programmable decade counter ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS716 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n397"},"99":"7400_TTL_Large_Footprint"},"648":{"0":"74718","1":"74x718 ","2":"1 ","3":"programmable binary counter ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS718 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n397"},"99":"7400_TTL_Large_Footprint"},"649":{"0":"74723","1":"74x723 ","2":"1 ","3":"576-bit FIFO memory (64x9) ","4":" ","5":"three-state ","6":"28 ","7":{"title":"74ACT723 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFACTLogicDataBook_27153725\/1987_Fairchild_FACT_Logic_Data_Book#page\/n379"},"99":"7400_TTL_Large_Footprint"},"650":{"0":"74724","1":"74x724 ","2":"1 ","3":"voltage-controlled multivibrator ","4":"analog ","5":" ","6":"8 ","7":{"title":"SN74LS724 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n409"},"99":"7400_TTL_Large_Footprint"},"651":{"0":"74725","1":"74x725 ","2":"1 ","3":"4608-bit FIFO memory (512x9) ","4":" ","5":"three-state ","6":"28 ","7":{"title":"74ACT725 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFACTLogicDataBook_27153725\/1987_Fairchild_FACT_Logic_Data_Book#page\/n395"},"99":"7400_TTL_Large_Footprint"},"652":{"0":"74730","1":"74x730 ","2":"1 ","3":"octal dRAM driver, inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S730 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n315"},"99":"7400_TTL_Large_Footprint"},"653":{"0":"74731","1":"74x731 ","2":"1 ","3":"octal dRAM driver, non-inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S731 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n315"},"99":"7400_TTL_Large_Footprint"},"654":{"0":"74732","1":"74x732 ","2":"1 ","3":"4-bit 3-bus multiplexer, inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"74F732 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n789"},"99":"7400_TTL_Large_Footprint"},"655":{"0":"74733","1":"74x733 ","2":"1 ","3":"4-bit 3-bus multiplexer, non-inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"74F733 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n789"},"99":"7400_TTL_Large_Footprint"},"656":{"0":"74734","1":"74x734 ","2":"1 ","3":"octal dRAM driver, non-inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S734 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n315"},"99":"7400_TTL_Large_Footprint"},"657":{"0":"74740","1":"74x740 ","2":"2 ","3":"dual 4-bit line driver, inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S740 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-056\/DSAIH000137088.pdf"},"99":"7400_TTL_Large_Footprint"},"658":{"0":"74741","1":"74x741 ","2":"2 ","3":"dual 4-bit line driver, non-inverting, complementary enable inputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S741 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-056\/DSAIH000137088.pdf"},"99":"7400_TTL_Large_Footprint"},"659":{"0":"74744","1":"74x744 ","2":"2 ","3":"dual 4-bit line driver, non-inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74S744 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-056\/DSAIH000137088.pdf"},"99":"7400_TTL_Large_Footprint"},"660":{"0":"74746","1":"74x746 ","2":"1 ","3":"octal buffer \/ line driver, inverting ","4":"20&nbsp;k\u03a9 pull-up ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS746 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBooktaBook_60160366\/page\/n623"},"99":"7400_TTL_Large_Footprint"},"661":{"0":"74747","1":"74x747 ","2":"1 ","3":"octal buffer \/ line driver, non-inverting ","4":"20&nbsp;k\u03a9 pull-up ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS747 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBooktaBook_60160366\/page\/n623"},"99":"7400_TTL_Large_Footprint"},"662":{"0":"74748","1":"74x748 ","2":"1 ","3":"8 to 3-line priority encoder (glitch-less) ","4":" ","5":" ","6":"16 ","7":{"title":"SN74LS748 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n151"},"99":"7400_TTL_Large_Footprint"},"663":{"0":"74756","1":"74x756 ","2":"1 ","3":"octal buffer\/line driver, inverting outputs ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74AS756 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54as756"},"99":"7400_TTL_Large_Footprint"},"664":{"0":"74757","1":"74x757 ","2":"1 ","3":"octal buffer\/line driver, non-inverting outputs, complementary enable inputs ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74AS757 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54as756"},"99":"7400_TTL_Large_Footprint"},"665":{"0":"74758","1":"74x758 ","2":"1 ","3":"quadruple bus transceivers, inverting outputs ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74AS758 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n527"},"99":"7400_TTL_Large_Footprint"},"666":{"0":"74759","1":"74x759 ","2":"1 ","3":"quadruple bus transceivers, non-inverting outputs ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"SN74AS759 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n527"},"99":"7400_TTL_Large_Footprint"},"667":{"0":"74760","1":"74x760 ","2":"1 ","3":"octal buffer\/line driver, non-inverting outputs ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS760 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54as760"},"99":"7400_TTL_Large_Footprint"},"668":{"0":"74762","1":"74x762 ","2":"1 ","3":"octal buffer\/line driver, inverting and non-inverting outputs ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS762 ","url":"https:\/\/web.archive.org\/web\/20170224211619\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74as762.pdf"},"99":"7400_TTL_Large_Footprint"},"669":{"0":"74763","1":"74x763 ","2":"1 ","3":"octal buffer\/line driver, inverting outputs, complementary enable inputs ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS763 ","url":"https:\/\/web.archive.org\/web\/20170224211619\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74as762.pdf"},"99":"7400_TTL_Large_Footprint"},"670":{"0":"74764","1":"74x764 ","2":"1 ","3":"dual-port dRAM controller ","4":" ","5":" ","6":"40 ","7":{"title":"74F764 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n795"},"99":"7400_TTL_Large_Footprint"},"671":{"0":"74765","1":"74x765 ","2":"1 ","3":"dual-port dRAM controller with address latch ","4":" ","5":" ","6":"40 ","7":{"title":"74F765 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n795"},"99":"7400_TTL_Large_Footprint"},"672":{"0":"74776","1":"74x776 ","2":"1 ","3":{"title":"8-bit latched transceiver for FutureBus ","url":"https:\/\/en.wikipedia.org\/wiki\/FutureBus"},"4":" ","5":"three-state and open-collector ","6":"28 ","7":{"title":"SN74F776 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-AdvancedLogicandBusInterfaceLogic1991OCR\/page\/n453"},"99":"7400_TTL_Large_Footprint"},"673":{"0":"74777","1":"74x777 ","2":"3 ","3":"triple latched transceiver ","4":" ","5":"three-state and open-collector ","6":"20 ","7":{"title":"74F777 ","url":"https:\/\/cdn.datasheetspdf.com\/pdf-down\/7\/4\/F\/74F777_PhilipsSemiconductors.pdf"},"99":"7400_TTL_Large_Footprint"},"674":{"0":"74779","1":"74x779 ","2":"1 ","3":"8-bit bidirectional binary counter ","4":" ","5":"three-state ","6":"16 ","7":{"title":"MC74F779 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaFASTandLSTTLData_35934218\/1992_Motorola_FAST_and_LS_TTL_Data#page\/n297"},"99":"7400_TTL_Large_Footprint"},"675":{"0":"74783","1":"74x783 ","2":"1 ","3":"synchronous address multiplexer for display systems ","4":" ","5":" ","6":"40 ","7":{"title":"SN74LS783 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n411"},"99":"7400_TTL_Large_Footprint"},"676":{"0":"74784","1":"74x784 ","2":"1 ","3":"8-bit serial\/parallel multiplier with adder\/subtractor ","4":" ","5":" ","6":"20 ","7":{"title":"74F784 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFASTDataBook_29981933\/1985_Fairchild_FAST_Data_Book#page\/n583"},"99":"7400_TTL_Large_Footprint"},"677":{"0":"74786","1":"74x786 ","2":"1 ","3":"4-input asynchronous bus arbiter ","4":" ","5":" ","6":"16 ","7":{"title":"74F786 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n835"},"99":"7400_TTL_Large_Footprint"},"678":{"0":"74790","1":"74x790 ","2":"1 ","3":"error detection and correction (EDAC) ","4":" ","5":"three-state ","6":"48 ","7":{"title":"SN74ALS790 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n629"},"99":"7400_TTL_Large_Footprint"},"679":{"0":"74793","1":"74x793 ","2":"1 ","3":"8-bit latch, readback ","4":" ","5":" ","6":"20 ","7":{"title":"SN74LS793 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n433"},"99":"7400_TTL_Large_Footprint"},"680":{"0":"74794","1":"74x794 ","2":"1 ","3":"8-bit register, readback ","4":" ","5":" ","6":"20 ","7":{"title":"SN74LS794 ","url":"https:\/\/archive.org\/stream\/MonolithicMemories-MMI-BipolarLSI1984DatabookOCR#page\/n433"},"99":"7400_TTL_Large_Footprint"},"681":{"0":"74795","1":"74x795 ","2":"1 ","3":"octal buffer, non-inverting, common enable ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS795 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n437"},"99":"7400_TTL_Large_Footprint"},"682":{"0":"74796","1":"74x796 ","2":"1 ","3":"octal buffer, inverting, common enable ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS796 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n437"},"99":"7400_TTL_Large_Footprint"},"683":{"0":"74797","1":"74x797 ","2":"1 ","3":"octal buffer, non-inverting, enable for 4 buffers each ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS797 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n437"},"99":"7400_TTL_Large_Footprint"},"684":{"0":"74798","1":"74x798 ","2":"1 ","3":"octal buffer, inverting, enable for 4 buffers each ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LS798 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n437"},"99":"7400_TTL_Large_Footprint"},"686":{"0":"74800","1":"74x800 ","2":"3 ","3":"triple 4-input AND\/NAND drivers ","4":" ","5":"driver ","6":"20 ","7":{"title":"SN74AS800 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n537"},"99":"7400_TTL_Large_Footprint"},"687":{"0":"74802","1":"74x802 ","2":"3 ","3":"triple 4-input OR\/NOR drivers ","4":" ","5":"driver ","6":"20 ","7":{"title":"SN74AS802 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n541"},"99":"7400_TTL_Large_Footprint"},"688":{"0":"74803","1":"74x803 ","2":"4 ","3":"quad D flip flops with matched propagation delays ","4":" ","5":" ","6":"14 ","7":{"title":"MC74F803 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaFASTandLSTTLData_35934218\/1992_Motorola_FAST_and_LS_TTL_Data#page\/n301"},"99":"7400_TTL_Large_Footprint"},"689":{"0":"74804","1":"74x804 ","2":"6 ","3":"hex 2-input NAND drivers ","4":" ","5":"driver ","6":"20 ","7":{"title":"SN74ALS804A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54as804b"},"99":"7400_TTL_Large_Footprint"},"690":{"0":"74805","1":"74x805 ","2":"6 ","3":"hex 2-input NOR drivers ","4":" ","5":"driver ","6":"20 ","7":{"title":"SN74ALS805A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54as805b"},"99":"7400_TTL_Large_Footprint"},"691":{"0":"74807","1":"74x807 ","2":"1 ","3":"1-to-10 clock driver ","4":" ","5":"driver ","6":"20 ","7":{"title":"IDT74FCT807 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n569"},"99":"7400_TTL_Large_Footprint"},"692":{"0":"74808","1":"74x808 ","2":"6 ","3":"hex 2-input AND drivers ","4":" ","5":"driver ","6":"20 ","7":{"title":"SN74AS808B ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74as808b"},"99":"7400_TTL_Large_Footprint"},"693":{"0":"74810","1":"74x810 ","2":"4 ","3":"quad 2-input XNOR gates ","4":" ","5":" ","6":"14 ","7":{"title":"SN74ALS810 ","url":"https:\/\/web.archive.org\/web\/20170225141941\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74als810.pdf"},"99":"7400_TTL_Large_Footprint"},"694":{"0":"74811","1":"74x811 ","2":"4 ","3":"quad 2-input XNOR gates ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"DM74ALS811 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaicDatabook_22808448\/page\/n349"},"99":"7400_TTL_Large_Footprint"},"695":{"0":"74818","1":"74x818 ","2":"1 ","3":"8-bit diagnostic register ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74ACT818 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFACTLogicDataBook_27153725\/1987_Fairchild_FACT_Logic_Data_Book#page\/n411"},"99":"7400_TTL_Large_Footprint"},"696":{"0":"74819","1":"74x819 ","2":"1 ","3":"8-bit diagnostic \/ pipeline register ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS819 ","url":"https:\/\/pdf1.alldatasheet.com\/datasheet-pdf\/view\/466541\/TI1\/SN74ALS819.html"},"99":"7400_TTL_Large_Footprint"},"697":{"0":"74821","1":"74x821 ","2":"1 ","3":"10-bit bus interface flip-flop ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS821A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54as821a"},"99":"7400_TTL_Large_Footprint"},"698":{"0":"74822","1":"74x822 ","2":"1 ","3":"10-bit bus interface flip-flop, inverting inputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS822 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n557"},"99":"7400_TTL_Large_Footprint"},"699":{"0":"74823","1":"74x823 ","2":"1 ","3":"9-bit D-type flip-flops, clear and clock enable inputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS823A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54as823a"},"99":"7400_TTL_Large_Footprint"},"700":{"0":"74824","1":"74x824 ","2":"1 ","3":"9-bit D-type flip-flops, clear and clock enable inputs, inverting inputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS824 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n563"},"99":"7400_TTL_Large_Footprint"},"701":{"0":"74825","1":"74x825 ","2":"1 ","3":"8-bit D-type flip-flop, clear and clock enable inputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS825A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54as825a"},"99":"7400_TTL_Large_Footprint"},"702":{"0":"74826","1":"74x826 ","2":"1 ","3":"8-bit D-type flip-flop, clear and clock enable inputs, inverting inputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS826 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n569"},"99":"7400_TTL_Large_Footprint"},"703":{"0":"74827","1":"74x827 ","2":"1 ","3":"10-bit buffer, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"MC74F827 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaFASTandLSTTLData_35934218\/1992_Motorola_FAST_and_LS_TTL_Data#page\/n303"},"99":"7400_TTL_Large_Footprint"},"704":{"0":"74828","1":"74x828 ","2":"1 ","3":"10-bit buffer, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"MC74F828 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaFASTandLSTTLData_35934218\/1992_Motorola_FAST_and_LS_TTL_Data#page\/n303"},"99":"7400_TTL_Large_Footprint"},"705":{"0":"74832","1":"74x832 ","2":"6 ","3":"hex 2-input OR drivers ","4":" ","5":"driver ","6":"20 ","7":{"title":"SN74ALS832A ","url":"https:\/\/web.archive.org\/web\/20170221112630\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74als832a.pdf"},"99":"7400_TTL_Large_Footprint"},"706":{"0":"74833","1":"74x833 ","2":"1 ","3":"8-bit to 9-bit bus transceiver with parity register, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ABT833 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74abt833"},"99":"7400_TTL_Large_Footprint"},"707":{"0":"74834","1":"74x834 ","2":"1 ","3":"8-bit to 9-bit bus transceiver with parity register, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"IDT74FCT834 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceCMOSDataBook_66222191\/page\/n1071"},"99":"7400_TTL_Large_Footprint"},"708":{"0":"74835","1":"74x835 ","2":"1 ","3":"8-bit shift register with 2:1 input multiplexers, one input latched, serial output ","4":" ","5":" ","6":"24 ","7":{"title":"74F835 ","url":"https:\/\/cdn.datasheetspdf.com\/pdf-down\/7\/4\/F\/74F835_PhilipsSemiconductors.pdf"},"99":"7400_TTL_Large_Footprint"},"709":{"0":"74839","1":"74x839 ","2":"1 ","3":"field-programmable logic array 14x32x6 ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74PL839 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-TtlDataBookVol1_1984-DL\/page\/n259"},"99":"7400_TTL_Large_Footprint"},"710":{"0":"74840","1":"74x840 ","2":"1 ","3":"field-programmable logic array 14x32x6 ","4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74PL840 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-TtlDataBookVol1_1984-DL\/page\/n259"},"99":"7400_TTL_Large_Footprint"},"711":{"0":"74841","1":"74x841 ","2":"1 ","3":"10-bit D-type flip-flop ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS841 ","url":"https:\/\/web.archive.org\/web\/20170225141931\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74als841.pdf"},"99":"7400_TTL_Large_Footprint"},"712":{"0":"74842","1":"74x842 ","2":"1 ","3":"10-bit D-type flip-flop, inverting inputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS842 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n579"},"99":"7400_TTL_Large_Footprint"},"713":{"0":"74843","1":"74x843 ","2":"1 ","3":"9-bit D flip-flops, clear and set inputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS843 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als843"},"99":"7400_TTL_Large_Footprint"},"714":{"0":"74844","1":"74x844 ","2":"1 ","3":"9-bit D flip-flops, clear and set inputs, inverting inputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS844 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n587"},"99":"7400_TTL_Large_Footprint"},"715":{"0":"74845","1":"74x845 ","2":"1 ","3":"8-bit D flip-flops, clear and set inputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS845 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n595"},"99":"7400_TTL_Large_Footprint"},"716":{"0":"74846","1":"74x846 ","2":"1 ","3":"8-bit D flip-flops, clear and set inputs, inverting inputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS846 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n595"},"99":"7400_TTL_Large_Footprint"},"717":{"0":"74848","1":"74x848 ","2":"1 ","3":"8 to 3-line priority encoder (glitch-less) ","4":" ","5":"three-state ","6":"16 ","7":{"title":"SN74LS848 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n315"},"99":"7400_TTL_Large_Footprint"},"718":{"0":"74850","1":"74x850 ","2":"1 ","3":"1 of 16 data selector\/multiplexer, clocked select ","4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74AS850 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n603"},"99":"7400_TTL_Large_Footprint"},"719":{"0":"74851","1":"74x851 ","2":"1 ","3":"1 of 16 data selector\/multiplexer ","4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74AS851 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n603"},"99":"7400_TTL_Large_Footprint"},"720":{"0":"74852","1":"74x852 ","2":"1 ","3":"8-bit universal transceiver port controller ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS852 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n613"},"99":"7400_TTL_Large_Footprint"},"721":{"0":"74853","1":"74x853 ","2":"1 ","3":"8-bit to 9-bit bus transceiver with parity latch, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ABT853 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74abt853"},"99":"7400_TTL_Large_Footprint"},"722":{"0":"74854","1":"74x854 ","2":"1 ","3":"8-bit to 9-bit bus transceiver with parity latch, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"IDT74FCT854 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceCMOSDataBook_66222191\/page\/n1071"},"99":"7400_TTL_Large_Footprint"},"723":{"0":"74856","1":"74x856 ","2":"1 ","3":"8-bit universal transceiver port controller ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS856 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n619"},"99":"7400_TTL_Large_Footprint"},"724":{"0":"74857","1":"74x857 ","2":"6 ","3":"hex 2-line to 1-line multiplexer ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS857 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54als857"},"99":"7400_TTL_Large_Footprint"},"725":{"0":"74861","1":"74x861 ","2":"1 ","3":"10-bit bus transceiver, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ABT861 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook_80793740\/1993_TI_ABT_Data_Book#page\/n263"},"99":"7400_TTL_Large_Footprint"},"726":{"0":"74862","1":"74x862 ","2":"1 ","3":"10-bit bus transceiver, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ABT862 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook_80793740\/1993_TI_ABT_Data_Book#page\/n269"},"99":"7400_TTL_Large_Footprint"},"727":{"0":"74863","1":"74x863 ","2":"1 ","3":"9-bit bus transceiver, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ABT863 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBook_80793740\/1993_TI_ABT_Data_Book#page\/n273"},"99":"7400_TTL_Large_Footprint"},"728":{"0":"74864","1":"74x864 ","2":"1 ","3":"9-bit bus transceiver, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F864 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n867"},"99":"7400_TTL_Large_Footprint"},"729":{"0":"74866","1":"74x866 ","2":"1 ","3":"8-bit magnitude comparator with latches ","4":" ","5":" ","6":"24 ","7":{"title":"SN74AS866 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n633"},"99":"7400_TTL_Large_Footprint"},"730":{"0":"74867","1":"74x867 ","2":"1 ","3":"synchronous 8-bit up\/down counter, asynchronous clear ","4":" ","5":" ","6":"24 ","7":{"title":"SN74ALS867A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als867a"},"99":"7400_TTL_Large_Footprint"},"731":{"0":"74869","1":"74x869 ","2":"1 ","3":"synchronous 8-bit up\/down counter, synchronous clear ","4":" ","5":" ","6":"24 ","7":{"title":"SN74ALS869 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als867a"},"99":"7400_TTL_Large_Footprint"},"732":{"0":"74870","1":"74x870 ","2":"1 ","3":"dual 16x4 register files ","4":" ","5":" ","6":"24 ","7":{"title":"SN74AS870 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n645"},"99":"7400_TTL_Large_Footprint"},"733":{"0":"74871","1":"74x871 ","2":"1 ","3":"dual 16x4 register files ","4":" ","5":" ","6":"28 ","7":{"title":"SN74AS871 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n645"},"99":"7400_TTL_Large_Footprint"},"734":{"0":"74873","1":"74x873 ","2":"2 ","3":"dual 4-bit transparent latch with clear ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS873B ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als873b"},"99":"7400_TTL_Large_Footprint"},"735":{"0":"74874","1":"74x874 ","2":"2 ","3":"dual 4-bit edge-triggered D flip-flops with clear ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS874 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74as874"},"99":"7400_TTL_Large_Footprint"},"736":{"0":"74876","1":"74x876 ","2":"2 ","3":"dual 4-bit edge-triggered D flip-flops with set, inverting outputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS876 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74as874"},"99":"7400_TTL_Large_Footprint"},"737":{"0":"74877","1":"74x877 ","2":"1 ","3":"8-bit universal transceiver port controller ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS877 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n663"},"99":"7400_TTL_Large_Footprint"},"738":{"0":"74878","1":"74x878 ","2":"2 ","3":"dual 4-bit D-type flip-flop, synchronous clear, non-inverting outputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS878 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n669"},"99":"7400_TTL_Large_Footprint"},"739":{"0":"74879","1":"74x879 ","2":"2 ","3":"dual 4-bit D-type flip-flop, synchronous clear, inverting outputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS879 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n669"},"99":"7400_TTL_Large_Footprint"},"740":{"0":"74880","1":"74x880 ","2":"2 ","3":"dual 4-bit transparent latch with clear, inverting outputs ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS880 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n675"},"99":"7400_TTL_Large_Footprint"},"741":{"0":"74881","1":"74x881 ","2":"1 ","3":"4-bit arithmetic logic unit ","4":" ","5":" ","6":"24 ","7":{"title":"SN74AS881A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n681"},"99":"7400_TTL_Large_Footprint"},"742":{"0":"74882","1":"74x882 ","2":"1 ","3":"32-bit lookahead carry generator ","4":" ","5":" ","6":"24 ","7":{"title":"SN74AS882 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n683"},"99":"7400_TTL_Large_Footprint"},"743":{"0":"74885","1":"74x885 ","2":"1 ","3":"8-bit magnitude comparator ","4":" ","5":" ","6":"24 ","7":{"title":"SN74AS885 ","url":"https:\/\/web.archive.org\/web\/20170403014245\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74as885.pdf"},"99":"7400_TTL_Large_Footprint"},"744":{"0":"74887","1":"74x887 ","2":"1 ","3":"8-bit processor element (non-cascadable version of 74x888) ","4":" ","5":" ","6":"(68) ","7":{"title":"SN74AS887 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n277"},"99":"7400_TTL_Large_Footprint"},"745":{"0":"5488874888","1":"<span class=\"anchor\" id=\"54888\"><\/span>74x888 ","2":"1 ","3":{"title":"8-bit processor slice ","url":"https:\/\/en.wikipedia.org\/wiki\/Slice_processor"},"4":" ","5":" ","6":"64 ","7":{"title":"SN74AS888 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n325"},"99":"7400_TTL_Large_Footprint"},"746":{"0":"74889","1":"74x889 ","2":"1 ","3":{"title":"8-bit processor slice ","url":"https:\/\/en.wikipedia.org\/wiki\/Slice_processor"},"4":" ","5":" ","6":"(68) ","7":{"title":"SN74AS889 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookuitsDataBook_32771470\/1983_ALS_AL_Logic_Circuits_Data_Book#page\/n637"},"99":"7400_TTL_Large_Footprint"},"747":{"0":"74890","1":"74x890 ","2":"1 ","3":"microoperation sequencer ","4":" ","5":" ","6":"64 ","7":{"title":"SN74AS890 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n375"},"99":"7400_TTL_Large_Footprint"},"748":{"0":"74891","1":"74x891 ","2":"1 ","3":"microoperation sequencer ","4":" ","5":" ","6":"(68) ","7":{"title":"SN74AS891 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookuitsDataBook_32771470\/1983_ALS_AL_Logic_Circuits_Data_Book#page\/n685"},"99":"7400_TTL_Large_Footprint"},"749":{"0":"74895","1":"74x895 ","2":"1 ","3":"8-bit memory address generator ","4":" ","5":" ","6":"(68) ","7":{"title":"SN74AS895 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n393"},"99":"7400_TTL_Large_Footprint"},"750":{"0":"74897","1":"74x897 ","2":"1 ","3":"16-bit parallel\/serial barrel shifter ","4":" ","5":" ","6":"(68) ","7":{"title":"SN74AS897A ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n443"},"99":"7400_TTL_Large_Footprint"},"751":{"0":"74899","1":"74x899 ","2":"1 ","3":"9-bit latchable transceiver with parity generator \/ checker ","4":" ","5":"three-state ","6":"(28) ","7":{"title":"74AC899 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaFACTDatabook_39311242\/page\/n431"},"99":"7400_TTL_Large_Footprint"},"753":{"0":"74900","1":"74x900 ","2":"4 ","3":"quad 2-input NAND gate ","4":" ","5":"driver ","6":"14 ","7":{"title":"SN74ALS900 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0051456.pdf"},"99":"7400_TTL_Large_Footprint"},"754":{"0":"74901","1":"74x901 ","2":"6 ","3":"hex inverting TTL buffer ","4":" ","5":" ","6":"14 ","7":{"title":"MM74C901 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSIntegratedCircuits_16413029\/1975_National_CMOS_Integrated_Circuits#page\/n93"},"99":"7400_TTL_Large_Footprint"},"755":{"0":"74902","1":"74C902 ","2":"6 ","3":"hex non-inverting TTL buffer ","4":" ","5":" ","6":"14 ","7":{"title":"MM74C902 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSIntegratedCircuits_16413029\/1975_National_CMOS_Integrated_Circuits#page\/n93"},"99":"7400_TTL_Large_Footprint"},"756":{"0":"74902","1":"74ALS902 ","2":"4 ","3":"quad 2-input NOR gate ","4":" ","5":"driver ","6":"14 ","7":{"title":"SN74ALS902 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-111\/DSAP0036721.pdf"},"99":"7400_TTL_Large_Footprint"},"757":{"0":"74903","1":"74C903 ","2":"6 ","3":"hex inverting PMOS buffer ","4":" ","5":" ","6":"14 ","7":{"title":"MM74C903 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSIntegratedCircuits_16413029\/1975_National_CMOS_Integrated_Circuits#page\/n93"},"99":"7400_TTL_Large_Footprint"},"758":{"0":"74903","1":"74ALS903 ","2":"4 ","3":"quad 2-input NAND gate ","4":" ","5":"open-collector driver ","6":"14 ","7":{"title":"SN74ALS903 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-111\/DSAP0036722.pdf"},"99":"7400_TTL_Large_Footprint"},"759":{"0":"74904","1":"74x904 ","2":"6 ","3":"hex non-inverting PMOS buffer ","4":" ","5":" ","6":"14 ","7":{"title":"MM74C904 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSIntegratedCircuits_16413029\/1975_National_CMOS_Integrated_Circuits#page\/n93"},"99":"7400_TTL_Large_Footprint"},"760":{"0":"74905","1":"74x905 ","2":"1 ","3":"12-bit successive approximation register ","4":" ","5":" ","6":"24 ","7":{"title":"MM74C905 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSIntegratedCircuits_16413029\/1975_National_CMOS_Integrated_Circuits#page\/n97"},"99":"7400_TTL_Large_Footprint"},"761":{"0":"74906","1":"74x906 ","2":"6 ","3":"hex open drain n-channel buffers ","4":" ","5":"open-collector ","6":"14 ","7":{"title":"MM74C906 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSIntegratedCircuits_16413029\/1975_National_CMOS_Integrated_Circuits#page\/n103"},"99":"7400_TTL_Large_Footprint"},"762":{"0":"74907","1":"74x907 ","2":"6 ","3":"hex open drain p-channel buffers ","4":" ","5":" ","6":"14 ","7":{"title":"MM74C907 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSIntegratedCircuits_16413029\/1975_National_CMOS_Integrated_Circuits#page\/n103"},"99":"7400_TTL_Large_Footprint"},"763":{"0":"74908","1":"74x908 ","2":"2 ","3":"dual 2-input NAND 30&nbsp;V \/ 250&nbsp;mA relay driver ","4":" ","5":" ","6":"8 ","7":{"title":"MM74C908 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSIntegratedCircuits_16413029\/1975_National_CMOS_Integrated_Circuits#page\/n105"},"99":"7400_TTL_Large_Footprint"},"764":{"0":"74909","1":"74x909 ","2":"4 ","3":"quad voltage comparator ","4":"analog ","5":"open-collector ","6":"14 ","7":{"title":"MM74C909 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSIntegratedCircuits_16413029\/1975_National_CMOS_Integrated_Circuits#page\/n109"},"99":"7400_TTL_Large_Footprint"},"765":{"0":"74910","1":"74x910 ","2":"1 ","3":"256-bit RAM (64x4) ","4":" ","5":"three-state ","6":"18 ","7":{"title":"MM74C910 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSIntegratedCircuits_16413029\/1975_National_CMOS_Integrated_Circuits#page\/n115"},"99":"7400_TTL_Large_Footprint"},"766":{"0":"74911","1":"74x911 ","2":"1 ","3":"4-digit expandable display controller ","4":" ","5":"three-state ","6":"28 ","7":{"title":"MM74C911 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n135"},"99":"7400_TTL_Large_Footprint"},"767":{"0":"74912","1":"74x912 ","2":"1 ","3":"6-digit BCD display controller and driver ","4":" ","5":"three-state ","6":"28 ","7":{"title":"MM74C912 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n135"},"99":"7400_TTL_Large_Footprint"},"768":{"0":"74913","1":"74x913 ","2":"1 ","3":"6-digit BCD display controller and driver, no decimal point ","4":" ","5":" ","6":"24 ","7":{"title":"MM74C913 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n135"},"99":"7400_TTL_Large_Footprint"},"769":{"0":"74914","1":"74x914 ","2":"6 ","3":"hex inverter gate, extended input voltage ","4":"Schmitt trigger ","5":" ","6":"14 ","7":{"title":"MM74C914 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSIntegratedCircuits_16413029\/1975_National_CMOS_Integrated_Circuits#page\/n117"},"99":"7400_TTL_Large_Footprint"},"770":{"0":"74915","1":"74x915 ","2":"1 ","3":"7-segment to BCD converter ","4":" ","5":"three-state ","6":"18 ","7":{"title":"MM74C915 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n141"},"99":"7400_TTL_Large_Footprint"},"771":{"0":"74917","1":"74x917 ","2":"1 ","3":"6-digit hex display controller and driver ","4":" ","5":"three-state ","6":"28 ","7":{"title":"MM74C917 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaLogicDatabookVolume1_95500749\/1984_National_Logic_Databook_Volume_1#page\/n1333"},"99":"7400_TTL_Large_Footprint"},"772":{"0":"74918","1":"74x918 ","2":"2 ","3":"dual 2-input NAND 30&nbsp;V \/ 250&nbsp;mA relay driver ","4":" ","5":" ","6":"14 ","7":{"title":"MM74C918 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSIntegratedCircuits_16413029\/1975_National_CMOS_Integrated_Circuits#page\/n105"},"99":"7400_TTL_Large_Footprint"},"773":{"0":"74920","1":"74x920 ","2":"1 ","3":"1024-bit RAM (256x4), separate data inputs and outputs ","4":" ","5":"three-state ","6":"22 ","7":{"title":"MM74C920 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n145"},"99":"7400_TTL_Large_Footprint"},"774":{"0":"74921","1":"74x921 ","2":"1 ","3":"1024-bit RAM (256x4) ","4":" ","5":"three-state ","6":"18 ","7":{"title":"MM74C921 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n145"},"99":"7400_TTL_Large_Footprint"},"775":{"0":"74922","1":"74x922 ","2":"1 ","3":"16-key encoder ","4":" ","5":"three-state ","6":"18 ","7":{"title":"MM74C922 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n149"},"99":"7400_TTL_Large_Footprint"},"776":{"0":"74923","1":"74x923 ","2":"1 ","3":"20-key encoder ","4":" ","5":"three-state ","6":"20 ","7":{"title":"MM74C923 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n149"},"99":"7400_TTL_Large_Footprint"},"777":{"0":"74925","1":"74x925 ","2":"1 ","3":"4-digit counter\/display driver ","4":" ","5":" ","6":"16 ","7":{"title":"MM74C925 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n155"},"99":"7400_TTL_Large_Footprint"},"778":{"0":"74926","1":"74x926 ","2":"1 ","3":"4-digit decade counter\/display driver, carry out and latch (up to 9999) ","4":" ","5":" ","6":"16 ","7":{"title":"MM74C926 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n155"},"99":"7400_TTL_Large_Footprint"},"779":{"0":"74927","1":"74x927 ","2":"1 ","3":"4-digit timer counter\/display driver (up to 9599, intended as time elapsed, i.e. 9:59.9 min) ","4":" ","5":" ","6":"16 ","7":{"title":"MM74C927 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n155"},"99":"7400_TTL_Large_Footprint"},"780":{"0":"74928","1":"74x928 ","2":"1 ","3":"4-digit counter\/display driver (up to 1999) ","4":" ","5":" ","6":"16 ","7":{"title":"MM74C928 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n155"},"99":"7400_TTL_Large_Footprint"},"781":{"0":"74929","1":"74x929 ","2":"1 ","3":"1024-bit RAM (1024x1), single chip select ","4":" ","5":"three-state ","6":"16 ","7":{"title":"MM74C929 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n155"},"99":"7400_TTL_Large_Footprint"},"782":{"0":"74930","1":"74x930 ","2":"1 ","3":"1024-bit RAM (1024x1), three chip selects ","4":" ","5":"three-state ","6":"18 ","7":{"title":"MM74C930 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n155"},"99":"7400_TTL_Large_Footprint"},"783":{"0":"74932","1":"74x932 ","2":"1 ","3":{"title":"phase comparator ","url":"https:\/\/en.wikipedia.org\/wiki\/Phase_comparator"},"4":" ","5":" ","6":"8 ","7":{"title":"MM74C932 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaLogicDatabookVolume1_95500749\/1984_National_Logic_Databook_Volume_1#page\/n1305"},"99":"7400_TTL_Large_Footprint"},"784":{"0":"74933","1":"74x933 ","2":"1 ","3":"7-bit address bus comparator ","4":" ","5":" ","6":"20 ","7":{"title":"MM74C933 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor-CMOSDatabook1981#page\/n5"},"99":"7400_TTL_Large_Footprint"},"785":["74934","74934 ","1 ","ADC similar to ADC0829, see corresponding NSC datasheet "," "," "," "," "],"786":{"0":"74935","1":"74x935 ","2":"1 ","3":{"title":"ADC for 3.5-digit digital voltmeters, multiplexed 7-segment display outputs ","url":"https:\/\/en.wikipedia.org\/wiki\/Voltmeter"},"4":"analog ","5":" ","6":"28 ","7":{"title":"MM74C935 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaCMOSDatabook_23595721\/1977_National_CMOS_Databook#page\/n163"},"99":"7400_TTL_Large_Footprint"},"787":{"0":"74936","1":"74x936 ","2":"1 ","3":"ADC for 3.75-digit digital voltmeters, multiplexed 7-segment display outputs ","4":"analog ","5":" ","6":{"title":"\u2039See Tfd\u203a? ","url":"https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Templates_for_discussion\/Log\/2021_February_8#Template"},"7":{"title":"MM74C936 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaCMOSDatabook_23595721\/page\/n171"},"99":"7400_TTL_Large_Footprint"},"788":{"0":"74937","1":"74x937 ","2":"1 ","3":"ADC for 3.5-digit digital voltmeters, multiplexed BCD outputs ","4":"analog ","5":" ","6":"24 ","7":{"title":"MM74C937 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaDataAcquisitionHandbook_38492992\/page\/n83"},"99":"7400_TTL_Large_Footprint"},"789":{"0":"74938","1":"74x938 ","2":"1 ","3":"ADC for 3.75-digit digital voltmeters, multiplexed BCD outputs ","4":"analog ","5":" ","6":"24 ","7":{"title":"MM74C938 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaDataAcquisitionHandbook_38492992\/page\/n83"},"99":"7400_TTL_Large_Footprint"},"790":{"0":"74940","1":"74x940 ","2":"1 ","3":"octal bus\/line drivers\/line receivers ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"DM74S940 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductorLogicDatabook1981\/National%20Semiconductor%20Logic%20Databook%201981#page\/n161"},"99":"7400_TTL_Large_Footprint"},"791":{"0":"74941","1":"74x941 ","2":"1 ","3":"octal bus\/line drivers\/line receivers ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"DM74S941 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductorLogicDatabook1981\/National%20Semiconductor%20Logic%20Databook%201981#page\/n161"},"99":"7400_TTL_Large_Footprint"},"792":{"0":"74942","1":"74x942 ","2":"1 ","3":{"title":"300 baud Bell 103 modem (+\/- 5&nbsp;V supply) ","url":"https:\/\/en.wikipedia.org\/wiki\/Bell_103_modem"},"4":" ","5":" ","6":"20 ","7":{"title":"MM74HC942 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaLogicDatabookVolume1_95500749\/1984_National_Logic_Databook_Volume_1#page\/n639"},"99":"7400_TTL_Large_Footprint"},"793":{"0":"74943","1":"74x943 ","2":"1 ","3":{"title":"300 baud Bell 103 modem (single 5&nbsp;V supply) ","url":"https:\/\/en.wikipedia.org\/wiki\/Bell_103_modem"},"4":" ","5":" ","6":"20 ","7":{"title":"MM74HC943 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaLogicDatabookVolume1_95500749\/1984_National_Logic_Databook_Volume_1#page\/n645"},"99":"7400_TTL_Large_Footprint"},"794":{"0":"74945","1":"74x945 ","2":"1 ","3":"4-digit up\/down counter, decoder and LCD driver, output latch ","4":" ","5":" ","6":"40 ","7":{"title":"MM74C945 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaLogicDatabookVolume1_95500749\/1984_National_Logic_Databook_Volume_1#page\/n1343"},"99":"7400_TTL_Large_Footprint"},"795":{"0":"74946","1":"74x946 ","2":"1 ","3":"4.5-digit counter, decoder and LCD driver, leading zero blanking ","4":" ","5":" ","6":"40 ","7":{"title":"MM74C946 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaLogicDatabookVolume1_95500749\/1984_National_Logic_Databook_Volume_1#page\/n1351"},"99":"7400_TTL_Large_Footprint"},"796":{"0":"74947","1":"74x947 ","2":"1 ","3":"4-digit up\/down counter, decoder and LCD driver, leading zero blanking ","4":" ","5":" ","6":"40 ","7":{"title":"MM74C947 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaLogicDatabookVolume1_95500749\/1984_National_Logic_Databook_Volume_1#page\/n1343"},"99":"7400_TTL_Large_Footprint"},"797":{"0":"74948","1":"74x948 ","2":"1 ","3":{"title":"8-bit ADC with 16-channel analog multiplexer ","url":"https:\/\/en.wikipedia.org\/wiki\/Analog-to-digital_converter"},"4":"analog ","5":"three-state ","6":"40 ","7":{"title":"MM74C948 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaDataAcquisitionHandbook_38492992\/page\/n63"},"99":"7400_TTL_Large_Footprint"},"798":{"0":"74949","1":"74x949 ","2":"1 ","3":{"title":"8-bit ADC with 8-channel analog multiplexer ","url":"https:\/\/en.wikipedia.org\/wiki\/Analog-to-digital_converter"},"4":"analog ","5":"three-state ","6":"28 ","7":{"title":"MM74C949 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaCMOSDatabook_23595721\/page\/n173"},"99":"7400_TTL_Large_Footprint"},"799":{"0":"74950","1":"74x950 ","2":"1 ","3":{"title":"8-bit ADC with 8-channel analog multiplexer and sample and hold ","url":"https:\/\/en.wikipedia.org\/wiki\/Sample_and_hold"},"4":"analog ","5":"three-state ","6":"28 ","7":{"title":"MM74C950 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaCMOSDatabook_23595721\/page\/n173"},"99":"7400_TTL_Large_Footprint"},"800":{"0":"74952","1":"74x952 ","2":"1 ","3":"dual rank 8-bit shift register, synchronous clear ","4":" ","5":"three-state ","6":"18 ","7":{"title":"DM74LS952 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductorLogicDatabook1981\/National%20Semiconductor%20Logic%20Databook%201981#page\/n417"},"99":"7400_TTL_Large_Footprint"},"801":{"0":"74956","1":"74C956 ","2":"1 ","3":"4-digit, 17-segment alpha-numeric LED display driver with memory and decoder ","4":" ","5":" ","6":"40 ","7":{"title":"MM74C956 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaLogicDatabookVolume1_95500749\/1984_National_Logic_Databook_Volume_1#page\/n1357"},"99":"7400_TTL_Large_Footprint"},"802":{"0":"74956","1":"74BCT956 ","2":"1 ","3":"octal bus transceiver and latch ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74BCT956 ","url":"https:\/\/datasheetspdf.com\/pdf-file\/1271601\/Texas\/SN74BCT956\/1"},"99":"7400_TTL_Large_Footprint"},"803":{"0":"74962","1":"74x962 ","2":"1 ","3":"dual rank 8-bit shift register, register exchange mode ","4":" ","5":"three-state ","6":"18 ","7":{"title":"DM74LS962 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductorLogicDatabook1981\/National%20Semiconductor%20Logic%20Databook%201981#page\/n417"},"99":"7400_TTL_Large_Footprint"},"804":{"0":"74963","1":"74x963 ","2":"1 ","3":"dual rank 8-bit shift register, synchronous clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS963 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n461"},"99":"7400_TTL_Large_Footprint"},"805":{"0":"74964","1":"74x964 ","2":"1 ","3":"dual rank 8-bit shift register, synchronous and asynchronous clear ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS964 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n461"},"99":"7400_TTL_Large_Footprint"},"806":{"0":"74968","1":"74x968 ","2":"1 ","3":"controller\/driver for 16k\/64k\/256k\/1M dRAM ","4":" ","5":" ","6":"52 ","7":{"title":"74F968 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n655"},"99":"7400_TTL_Large_Footprint"},"807":{"0":"74978","1":"74x978 ","2":"1 ","3":"octal flip-flop with serial scanner ","4":" ","5":" ","6":"24 ","7":{"title":"74F978 ","url":"https:\/\/archive.org\/stream\/NationalSemiconductor1988FASTAdvancedSchottkyDatabook\/National%20Semiconductor%201988%20FAST%20Advanced%20Schottky%20Databook#page\/n667"},"99":"7400_TTL_Large_Footprint"},"808":{"0":"74979","1":"74x979 ","2":"1 ","3":{"title":"9-bit registered transceiver with parity generator\/checker for FutureBus ","url":"https:\/\/en.wikipedia.org\/wiki\/FutureBus"},"4":" ","5":"three-state and open-collector ","6":"(48) ","7":{"title":"SN74BCT979 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-AdvancedLogicandBusInterfaceLogic1991OCR\/page\/n447"},"99":"7400_TTL_Large_Footprint"},"809":{"0":"74989","1":"74x989 ","2":"1 ","3":"64-bit RAM (64x4), inverting output ","4":" ","5":"three-state ","6":"16 ","7":{"title":"MM74C989 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaLogicDatabookVolume1_95500749\/1984_National_Logic_Databook_Volume_1#page\/n1313"},"99":"7400_TTL_Large_Footprint"},"810":{"0":"74990","1":"74x990 ","2":"1 ","3":"8-bit D-type transparent read-back latch, non-inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS990 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als990"},"99":"7400_TTL_Large_Footprint"},"811":{"0":"74991","1":"74x991 ","2":"1 ","3":"8-bit D-type transparent read-back latch, inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS991 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n473"},"99":"7400_TTL_Large_Footprint"},"812":{"0":"74992","1":"74x992 ","2":"1 ","3":"9-bit D-type transparent read-back latch, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS992 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als992"},"99":"7400_TTL_Large_Footprint"},"813":{"0":"74993","1":"74x993 ","2":"1 ","3":"9-bit D-type transparent read-back latch, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS993 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n481"},"99":"7400_TTL_Large_Footprint"},"814":{"0":"74994","1":"74x994 ","2":"1 ","3":"10-bit D-type transparent read-back latch, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS994 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n489"},"99":"7400_TTL_Large_Footprint"},"815":{"0":"74995","1":"74x995 ","2":"1 ","3":"10-bit D-type transparent read-back latch, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS995 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n489"},"99":"7400_TTL_Large_Footprint"},"816":{"0":"74996","1":"74x996 ","2":"1 ","3":"8-bit D-type edge-triggered read-back latch ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS996 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als996"},"99":"7400_TTL_Large_Footprint"},"818":{"0":"741000","1":"74x1000 ","2":"4 ","3":"quad 2-input NAND gate ","4":" ","5":"driver ","6":"14 ","7":{"title":"SN74AS1000A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54as1000a"},"99":"7400_TTL_Large_Footprint"},"819":{"0":"741002","1":"74x1002 ","2":"4 ","3":"quad 2-input NOR gate ","4":" ","5":"driver ","6":"14 ","7":{"title":"SN74ALS1002A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54als1002a"},"99":"7400_TTL_Large_Footprint"},"820":{"0":"741003","1":"74x1003 ","2":"4 ","3":"quad 2-input NAND gate ","4":" ","5":"open-collector driver ","6":"14 ","7":{"title":"SN74ALS1003A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n701"},"99":"7400_TTL_Large_Footprint"},"821":{"0":"741004","1":"74x1004 ","2":"6 ","3":"hex inverting buffer ","4":" ","5":"driver ","6":"14 ","7":{"title":"SN74ALS1004 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als1004"},"99":"7400_TTL_Large_Footprint"},"822":{"0":"741005","1":"74x1005 ","2":"6 ","3":"hex inverting buffer ","4":" ","5":"open-collector driver ","6":"14 ","7":{"title":"SN74ALS1005 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als1005"},"99":"7400_TTL_Large_Footprint"},"823":{"0":"741008","1":"74x1008 ","2":"4 ","3":"quad 2-input AND gate ","4":" ","5":"driver ","6":"14 ","7":{"title":"SN74AS1008A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74as1008a"},"99":"7400_TTL_Large_Footprint"},"824":{"0":"741010","1":"74ALS1010 ","2":"3 ","3":"triple 3-input NAND gate ","4":" ","5":"driver ","6":"14 ","7":{"title":"SN74ALS1010A ","url":"https:\/\/web.archive.org\/web\/20170225141918\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74als1010a.pdf"},"99":"7400_TTL_Large_Footprint"},"825":{"0":"741010741010","1":"74AC1010<br \/>74ACT1010 ","2":"1 ","3":"16x16-bit multiplier\/accumulator ","4":" ","5":"three-state ","6":"64 ","7":{"title":"74AC1010 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFACTLogicDataBook_27153725\/1987_Fairchild_FACT_Logic_Data_Book#page\/n457"},"99":"7400_TTL_Large_Footprint"},"826":{"0":"741011","1":"74x1011 ","2":"3 ","3":"triple 3-input AND gate ","4":" ","5":"driver ","6":"14 ","7":{"title":"SN74ALS1011A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n715"},"99":"7400_TTL_Large_Footprint"},"827":{"0":"741016","1":"74F1016 ","2":"16 ","3":"16-bit Schottky diode R-C bus termination array ","4":" ","5":" ","6":"(20) ","7":{"title":"SN74F1016 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74f1016"},"99":"7400_TTL_Large_Footprint"},"828":{"0":"741016741016","1":"74AC1016<br \/>74ACT1016 ","2":"1 ","3":"16x16-bit multiplier ","4":" ","5":"three-state ","6":"64 ","7":{"title":"74AC1016 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFACTLogicDataBook_27153725\/1987_Fairchild_FACT_Logic_Data_Book#page\/n467"},"99":"7400_TTL_Large_Footprint"},"829":{"0":"741017","1":"74x1017 ","2":"1 ","3":"16x16-bit parallel multiplier ","4":" ","5":"three-state ","6":"64 ","7":{"title":"74AC1017 ","url":"https:\/\/archive.org\/stream\/bitsavers_fairchilddldFACTLogicDataBook_27153725\/1987_Fairchild_FACT_Logic_Data_Book#page\/n479"},"99":"7400_TTL_Large_Footprint"},"830":{"0":"741018","1":"74x1018 ","2":"18 ","3":"18-bit Schottky diode R-C bus termination array ","4":" ","5":" ","6":"(24) ","7":{"title":"SN74F1018 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-36\/DSA-706945.pdf"},"99":"7400_TTL_Large_Footprint"},"831":{"0":"741020","1":"74x1020 ","2":"2 ","3":"dual 4-input NAND gate ","4":" ","5":"driver ","6":"14 ","7":{"title":"SN74ALS1020A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n717"},"99":"7400_TTL_Large_Footprint"},"832":{"0":"741032","1":"74x1032 ","2":"4 ","3":"quad 2-input OR gate ","4":" ","5":"driver ","6":"14 ","7":{"title":"SN74AS1032A ","url":"https:\/\/web.archive.org\/web\/20170221113739\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74as1032a.pdf"},"99":"7400_TTL_Large_Footprint"},"833":{"0":"741034","1":"74x1034 ","2":"6 ","3":"hex non-inverting buffer ","4":" ","5":"driver ","6":"14 ","7":{"title":"SN74ALS1034 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54als1034"},"99":"7400_TTL_Large_Footprint"},"834":{"0":"741035","1":"74x1035 ","2":"6 ","3":"hex non-inverting buffer ","4":" ","5":"open-collector driver ","6":"14 ","7":{"title":"SN74ALS1035 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn54als1035"},"99":"7400_TTL_Large_Footprint"},"835":{"0":"741036","1":"74x1036 ","2":"4 ","3":"quad 2-input NOR gate ","4":" ","5":"driver ","6":"14 ","7":{"title":"SN74ALS1036 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n729"},"99":"7400_TTL_Large_Footprint"},"836":{"0":"741050","1":"74x1050 ","2":"12 ","3":"12-bit Schottky diode bus termination array, clamp to GND ","4":" ","5":" ","6":"16 ","7":{"title":"SN74S1050 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74s1050"},"99":"7400_TTL_Large_Footprint"},"837":{"0":"741051","1":"74x1051 ","2":"12 ","3":"12-bit Schottky diode bus termination array, clamp to GND\/V<sub>CC<\/sub> ","4":" ","5":" ","6":"16 ","7":{"title":"SN74S1051 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74s1051"},"99":"7400_TTL_Large_Footprint"},"838":{"0":"741052","1":"74x1052 ","2":"16 ","3":"16-bit Schottky diode bus termination array, clamp to GND ","4":" ","5":" ","6":"20 ","7":{"title":"SN74S1052 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-AdvancedLogicandBusInterfaceLogic1991OCR\/page\/n471"},"99":"7400_TTL_Large_Footprint"},"839":{"0":"741053","1":"74x1053 ","2":"16 ","3":"16-bit Schottky diode bus termination array, clamp to GND\/V<sub>CC<\/sub> ","4":" ","5":" ","6":"20 ","7":{"title":"SN74S1053 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74s1053"},"99":"7400_TTL_Large_Footprint"},"840":{"0":"741056","1":"74x1056 ","2":"8 ","3":"8-bit Schottky diode bus termination array, clamp to GND ","4":" ","5":" ","6":"(16) ","7":{"title":"SN74F1056 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74f1056"},"99":"7400_TTL_Large_Footprint"},"841":{"0":"741071","1":"74x1071 ","2":"10 ","3":"10-bit bus termination array with bus-hold function ","4":" ","5":" ","6":"(14) ","7":{"title":"SN74ACT1071 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74act1071"},"99":"7400_TTL_Large_Footprint"},"842":{"0":"741073","1":"74x1073 ","2":"16 ","3":"16-bit bus termination array with bus-hold function ","4":" ","5":" ","6":"(20) ","7":{"title":"SN74ACT1073 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74act1073"},"99":"7400_TTL_Large_Footprint"},"843":{"0":"741074","1":"74x1074 ","2":"2 ","3":"dual D negative edge triggered flip-flop, asynchronous preset and clear ","4":" ","5":" ","6":"14 ","7":{"title":"74FR1074 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-11\/DSA-210975.pdf"},"99":"7400_TTL_Large_Footprint"},"844":{"0":"741181","1":"74x1181 ","2":"1 ","3":"4-bit arithmetic logic unit ","4":" ","5":" ","6":"24 ","7":{"title":"SN74AS1181 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n503"},"99":"7400_TTL_Large_Footprint"},"845":{"0":"741240","1":"74x1240 ","2":"1 ","3":"octal buffer \/ line driver, inverting (lower-power version of 74x240) ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS1240 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n731"},"99":"7400_TTL_Large_Footprint"},"846":{"0":"741241","1":"74x1241 ","2":"1 ","3":"octal buffer \/ line driver, non-inverting (lower-power version of 74x241) ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS1241 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n731"},"99":"7400_TTL_Large_Footprint"},"847":{"0":"741242","1":"74x1242 ","2":"1 ","3":"quad bus transceiver, inverting (lower-power version of 74x242) ","4":" ","5":"three-state ","6":"14 ","7":{"title":"SN74ALS1242 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n735"},"99":"7400_TTL_Large_Footprint"},"848":{"0":"741243","1":"74x1243 ","2":"1 ","3":"quad bus transceiver, non-inverting (lower-power version of 74x243) ","4":" ","5":"three-state ","6":"14 ","7":{"title":"SN74ALS1243 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n735"},"99":"7400_TTL_Large_Footprint"},"849":{"0":"741244","1":"74x1244 ","2":"1 ","3":"octal buffer \/ driver, non-inverting (lower-power version of 74x244) ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS1244 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n739"},"99":"7400_TTL_Large_Footprint"},"850":{"0":"741245","1":"74x1245 ","2":"1 ","3":"octal bus transceiver (lower-power version of 74x245) ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS1245A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als1245a"},"99":"7400_TTL_Large_Footprint"},"851":{"0":"741280","1":"74x1280 ","2":"1 ","3":"9-bit parity generator\/checker with registered outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"QS74FCT1280 ","url":"https:\/\/web.archive.org\/web\/20181117162114\/https:\/\/4donline.ihs.com\/images\/VipMasterIC\/IC\/QSEM\/QSEMD004\/QSEMD004-3-71.pdf"},"99":"7400_TTL_Large_Footprint"},"852":{"0":"741284","1":"74x1284 ","2":"1 ","3":{"title":"parallel printer interface transceiver \/ buffer (IEEE 1284) ","url":"https:\/\/en.wikipedia.org\/wiki\/IEEE_1284"},"4":" ","5":" ","6":"20 ","7":{"title":"74HCT1284 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/philips\/74HCT1284PW.pdf"},"99":"7400_TTL_Large_Footprint"},"853":{"0":"741403","1":"74x1403 ","2":"1 ","3":"8-bit bus receiver plus 4-bit bus driver ","4":"Schmitt trigger ","5":"three-state ","6":"(32) ","7":{"title":"74LVT1403 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-25\/DSA-497532.pdf"},"99":"7400_TTL_Large_Footprint"},"854":{"0":"741404","1":"74x1404 ","2":"1 ","3":"oscillator driver ","4":"Schmitt trigger ","5":" ","6":"(8) ","7":{"title":"SN74LVC1404 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74lvc1404"},"99":"7400_TTL_Large_Footprint"},"855":{"0":"741604","1":"74x1604 ","2":"1 ","3":"dual 8-bit transparent latch with output multiplexer ","4":" ","5":" ","6":"28 ","7":{"title":"74F1604 ","url":"https:\/\/cdn.datasheetspdf.com\/pdf-down\/7\/4\/F\/74F1604_PhilipsSemiconductors.pdf"},"99":"7400_TTL_Large_Footprint"},"856":{"0":"741616","1":"74x1616 ","2":"1 ","3":"16x16-bit multimode multiplier ","4":" ","5":"three-state ","6":"64 ","7":{"title":"SN74ALS1616 ","url":"https:\/\/archive.org\/details\/bitsavers_icMaster19_159569496\/page\/n919"},"99":"7400_TTL_Large_Footprint"},"857":{"0":"741620","1":"74x1620 ","2":"1 ","3":"octal bus transceiver, inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS1620 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n747"},"99":"7400_TTL_Large_Footprint"},"858":{"0":"741621","1":"74x1621 ","2":"1 ","3":"octal bus transceiver, non-inverting ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS1621 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n747"},"99":"7400_TTL_Large_Footprint"},"859":{"0":"741622","1":"74x1622 ","2":"1 ","3":"octal bus transceiver, inverting ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS1622 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n747"},"99":"7400_TTL_Large_Footprint"},"860":{"0":"741623","1":"74x1623 ","2":"1 ","3":"octal bus transceiver, non-inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS1623 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n747"},"99":"7400_TTL_Large_Footprint"},"861":{"0":"741638","1":"74x1638 ","2":"1 ","3":"octal bus transceiver, inverting (lower-power version of 74x638) ","4":" ","5":"three-state and open-collector ","6":"20 ","7":{"title":"SN74ALS1638 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n753"},"99":"7400_TTL_Large_Footprint"},"862":{"0":"741639","1":"74x1639 ","2":"1 ","3":"octal bus transceiver, non-inverting (lower-power version of 74x639) ","4":" ","5":"three-state and open-collector ","6":"20 ","7":{"title":"SN74ALS1639 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n753"},"99":"7400_TTL_Large_Footprint"},"863":{"0":"741640","1":"74x1640 ","2":"1 ","3":"octal bus transceiver, inverting (lower-power version of 74x640) ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS1640A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als1645a"},"99":"7400_TTL_Large_Footprint"},"864":{"0":"741641","1":"74x1641 ","2":"1 ","3":"octal bus transceiver, non-inverting (lower-power version of 74x641) ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS641 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n757"},"99":"7400_TTL_Large_Footprint"},"865":{"0":"741642","1":"74x1642 ","2":"1 ","3":"octal bus transceiver, inverting (lower-power version of 74x642) ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS642 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n757"},"99":"7400_TTL_Large_Footprint"},"866":{"0":"741643","1":"74x1643 ","2":"1 ","3":"octal bus transceiver, inverting and non-inverting (lower-power version of 74x643) ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS643 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n757"},"99":"7400_TTL_Large_Footprint"},"867":{"0":"741644","1":"74x1644 ","2":"1 ","3":"octal bus transceiver, inverting and non-inverting (lower-power version of 74x644) ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"SN74ALS644 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n757"},"99":"7400_TTL_Large_Footprint"},"868":{"0":"741645","1":"74x1645 ","2":"1 ","3":"octal bus transceiver, non-inverting (lower-power version of 74x645) ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74ALS1645A ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74als1645a"},"99":"7400_TTL_Large_Footprint"},"869":{"0":"741650","1":"74x1650 ","2":"2 ","3":{"title":"dual 9-bit Futurebus universal storage transceiver with split TTL I\/O ","url":"https:\/\/en.wikipedia.org\/wiki\/Futurebus"},"4":" ","5":"three-state and open-collector ","6":"(100) ","7":{"title":"SN74FB1650 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n689"},"99":"7400_TTL_Large_Footprint"},"870":{"0":"741651","1":"74x1651 ","2":"2 ","3":"9-bit and 8-bit Futurebus universal storage transceivers with delayed buffered clock with split TTL I\/O ","4":" ","5":"three-state and open-collector ","6":"(100) ","7":{"title":"SN74FB1651 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-36\/DSA-703111.pdf"},"99":"7400_TTL_Large_Footprint"},"871":{"0":"741653","1":"74x1653 ","2":"2 ","3":"9-bit and 8-bit Futurebus universal storage transceivers with delayed buffered clock with split 3.3V TTL I\/O ","4":" ","5":"three-state and open-collector ","6":"(100) ","7":{"title":"SN74FB1653 ","url":"http:\/\/www.ti.com\/lit\/gpn\/SN74FB1653"},"99":"7400_TTL_Large_Footprint"},"872":{"0":"741665","1":"74x1665 ","2":"2 ","3":{"title":"dual 8-bit GTL universal storage transceivers with live insertion ","url":"https:\/\/en.wikipedia.org\/wiki\/Gunning_transceiver_logic"},"4":" ","5":"three-state and open-collector ","6":"(64) ","7":{"title":"SN74GTL1655 ","url":"http:\/\/www.ti.com\/lit\/gpn\/SN74GTL1655"},"99":"7400_TTL_Large_Footprint"},"873":{"0":"741760","1":"74x1760 ","2":"1 ","3":"10-bit 4-way latched address multiplexer ","4":" ","5":"three-state ","6":"64 ","7":{"title":"74F1760 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-111\/DSAP0034403.pdf"},"99":"7400_TTL_Large_Footprint"},"874":{"0":"741761","1":"74x1761 ","2":"1 ","3":"dRAM and interrupt vector controller ","4":" ","5":" ","6":"48 ","7":{"title":"74F1761 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n911"},"99":"7400_TTL_Large_Footprint"},"875":{"0":"741762","1":"74x1762 ","2":"1 ","3":"dRAM address controller ","4":" ","5":" ","6":"40 ","7":{"title":"74F1762 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n913"},"99":"7400_TTL_Large_Footprint"},"876":{"0":"741763","1":"74x1763 ","2":"1 ","3":"single-port dRAM controller ","4":" ","5":" ","6":"48 ","7":{"title":"74F1763 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n915"},"99":"7400_TTL_Large_Footprint"},"877":{"0":"741764","1":"74x1764 ","2":"1 ","3":"dual-port dRAM controller ","4":" ","5":" ","6":"48 ","7":{"title":"74F1764 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n917"},"99":"7400_TTL_Large_Footprint"},"878":{"0":"741765","1":"74x1765 ","2":"1 ","3":"dual-port dRAM controller with address latch ","4":" ","5":" ","6":"48 ","7":{"title":"74F1765 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n917"},"99":"7400_TTL_Large_Footprint"},"879":{"0":"741766","1":"74x1766 ","2":"1 ","3":"burst mode dRAM controller ","4":" ","5":" ","6":"48 ","7":{"title":"74F1766 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-054\/DSAIH00097122.pdf"},"99":"7400_TTL_Large_Footprint"},"880":{"0":"741779","1":"74x1779 ","2":"1 ","3":"8-bit bidirectional binary counter ","4":" ","5":"three-state ","6":"16 ","7":{"title":"74F1779 ","url":"https:\/\/cdn.datasheetspdf.com\/pdf-down\/7\/4\/F\/74F1779_PhilipsSemiconductors.pdf"},"99":"7400_TTL_Large_Footprint"},"881":{"0":"741801","1":"74x1801 ","2":"1 ","3":{"title":"FM, MFM, and DM encoder \/ decoder, data rates up to 10&nbsp;MHz ","url":"https:\/\/en.wikipedia.org\/wiki\/Differential_Manchester_encoding"},"4":" ","5":" ","6":"24 ","7":{"title":"74LS1801 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-002\/Scans-0052487.pdf"},"99":"7400_TTL_Large_Footprint"},"882":{"0":"741802","1":"74x1802 ","2":"1 ","3":{"title":"SerDes with ECC and CRC, data rates up to 10&nbsp;MHz ","url":"https:\/\/en.wikipedia.org\/wiki\/Cyclic_redundancy_check"},"4":" ","5":"three-state ","6":"48 ","7":{"title":"74LS1802 ","url":"https:\/\/4donline.ihs.com\/images\/VipMasterIC\/IC\/SIGC\/SIGCD005\/SIGCD005-7-26.pdf"},"99":"7400_TTL_Large_Footprint"},"883":{"0":"741803","1":"74x1803 ","2":"1 ","3":"quad clock driver ","4":" ","5":" ","6":"14 ","7":{"title":"MC74F1803 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladaFASTandLSTTLData_35934218\/page\/n309"},"99":"7400_TTL_Large_Footprint"},"884":{"0":"741804","1":"74x1804 ","2":"6 ","3":"hex 2-input NAND ","4":" ","5":"driver ","6":"20 ","7":{"title":"DM74AS1804 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaicDatabook_22808448\/page\/n639"},"99":"7400_TTL_Large_Footprint"},"885":{"0":"741805","1":"74x1805 ","2":"6 ","3":"hex 2-input NOR ","4":" ","5":"driver ","6":"20 ","7":{"title":"DM74AS1805 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaicDatabook_22808448\/page\/n641"},"99":"7400_TTL_Large_Footprint"},"886":{"0":"741808","1":"74x1808 ","2":"6 ","3":"hex 2-input AND ","4":" ","5":"driver ","6":"20 ","7":{"title":"DM74AS1808 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaicDatabook_22808448\/page\/n643"},"99":"7400_TTL_Large_Footprint"},"887":{"0":"741811","1":"74x1811 ","2":"1 ","3":{"title":"FM, MFM, and DM encoder \/ decoder, data rates up to 20&nbsp;MHz ","url":"https:\/\/en.wikipedia.org\/wiki\/Differential_Manchester_encoding"},"4":" ","5":" ","6":"24 ","7":{"title":"74LS1811 ","url":"https:\/\/4donline.ihs.com\/images\/VipMasterIC\/IC\/SIGC\/SIGCD005\/SIGCD005-7-36.pdf"},"99":"7400_TTL_Large_Footprint"},"888":{"0":"741812","1":"74x1812 ","2":"1 ","3":{"title":"SerDes with ECC and CRC, data rates up to 30&nbsp;MHz ","url":"https:\/\/en.wikipedia.org\/wiki\/Cyclic_redundancy_check"},"4":" ","5":"three-state ","6":"48 ","7":{"title":"74LS1812 ","url":"https:\/\/4donline.ihs.com\/images\/VipMasterIC\/IC\/SIGC\/SIGCD005\/SIGCD005-7-37.pdf"},"99":"7400_TTL_Large_Footprint"},"889":{"0":"741821","1":"74x1821 ","2":"1 ","3":"10-bit bus interface flip-flops ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS1821 ","url":"http:\/\/www.elektronikjk.pl\/elementy_czynne\/IC\/SN74AS1821.pdf"},"99":"7400_TTL_Large_Footprint"},"890":{"0":"741823","1":"74x1823 ","2":"1 ","3":"9-bit bus interface flip-flops with clear ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS1823 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-067\/DSA2IH00218035.pdf"},"99":"7400_TTL_Large_Footprint"},"891":{"0":"741832","1":"74x1832 ","2":"6 ","3":"hex 2-input OR ","4":" ","5":"driver ","6":"20 ","7":{"title":"DM74ALS1832 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaicDatabook_22808448\/page\/n645"},"99":"7400_TTL_Large_Footprint"},"892":{"0":"741841","1":"74x1841 ","2":"1 ","3":"10-bit bus interface transparent latches ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS1841 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-067\/DSA2IH00218036.pdf"},"99":"7400_TTL_Large_Footprint"},"893":{"0":"741843","1":"74x1843 ","2":"1 ","3":"9-bit bus interface transparent latches with clear ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74AS1843 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-36\/DSA-706295.pdf"},"99":"7400_TTL_Large_Footprint"},"895":{"0":"742000","1":"74x2000 ","2":"1 ","3":"direction discriminator with microprocessor interface ","4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74LS2000 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-110\/22.pdf"},"99":"7400_TTL_Large_Footprint"},"896":{"0":"742003","1":"74x2003 ","2":"1 ","3":"8-bit level translator ","4":" ","5":" ","6":"(20) ","7":{"title":"SN74GTL2003 ","url":"http:\/\/www.ti.com\/lit\/gpn\/SN74GTL2003"},"99":"7400_TTL_Large_Footprint"},"897":{"0":"742006","1":"74x2006 ","2":"1 ","3":{"title":"13-bit GTL to 3.3V TTL level translator ","url":"https:\/\/en.wikipedia.org\/wiki\/Gunning_transceiver_logic"},"4":" ","5":"open-collector ","6":"(28) ","7":{"title":"SN74GTL2006 ","url":"http:\/\/www.ti.com\/lit\/gpn\/SN74GTL2006"},"99":"7400_TTL_Large_Footprint"},"898":{"0":"742007","1":"74x2007 ","2":"1 ","3":{"title":"12-bit GTL to 3.3V TTL level translator ","url":"https:\/\/en.wikipedia.org\/wiki\/Gunning_transceiver_logic"},"4":" ","5":"open-collector ","6":"(28) ","7":{"title":"SN74GTL2007 ","url":"http:\/\/www.ti.com\/lit\/gpn\/SN74GTL2007"},"99":"7400_TTL_Large_Footprint"},"899":{"0":"742010","1":"74x2010 ","2":"1 ","3":"10-bit level translator ","4":" ","5":" ","6":"(24) ","7":{"title":"SN74GTL2010 ","url":"http:\/\/www.ti.com\/lit\/gpn\/SN74GTL2010"},"99":"7400_TTL_Large_Footprint"},"900":{"0":"742014","1":"74x2014 ","2":"1 ","3":{"title":"4-bit GTL to TTL transceiver ","url":"https:\/\/en.wikipedia.org\/wiki\/Gunning_transceiver_logic"},"4":" ","5":"three-state and open-collector ","6":"(14) ","7":{"title":"SN74GTL2014 ","url":"http:\/\/www.ti.com\/lit\/gpn\/SN74GTL2014"},"99":"7400_TTL_Large_Footprint"},"901":{"0":"742031","1":"74x2031 ","2":"1 ","3":{"title":"9-bit Futurebus address\/data transceiver ","url":"https:\/\/en.wikipedia.org\/wiki\/Futurebus"},"4":" ","5":"three-state and open-collector ","6":"(48) ","7":{"title":"SN74FB2031 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n695"},"99":"7400_TTL_Large_Footprint"},"902":{"0":"742032","1":"74x2032 ","2":"1 ","3":{"title":"9-bit Futurebus competition transceiver ","url":"https:\/\/en.wikipedia.org\/wiki\/Futurebus"},"4":" ","5":"three-state and open-collector ","6":"(48) ","7":{"title":"SN74FB2032 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n701"},"99":"7400_TTL_Large_Footprint"},"903":{"0":"742033","1":"74x2033 ","2":"1 ","3":{"title":"8-bit Futurebus registered transceiver with split TTL I\/O ","url":"https:\/\/en.wikipedia.org\/wiki\/Futurebus"},"4":" ","5":"three-state and open-collector ","6":"(52) ","7":{"title":"SN74FB2033 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n709"},"99":"7400_TTL_Large_Footprint"},"904":{"0":"742040","1":"74x2040 ","2":"1 ","3":{"title":"8-bit Futurebus transceiver with split TTL I\/O ","url":"https:\/\/en.wikipedia.org\/wiki\/Futurebus"},"4":" ","5":"three-state and open-collector ","6":"(48) ","7":{"title":"SN74FB2040 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n719"},"99":"7400_TTL_Large_Footprint"},"905":{"0":"742041","1":"74x2041 ","2":"1 ","3":{"title":"7-bit Futurebus transceiver with split TTL I\/O ","url":"https:\/\/en.wikipedia.org\/wiki\/Futurebus"},"4":" ","5":"three-state and open-collector ","6":"(52) ","7":{"title":"SN74FB2041 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n725"},"99":"7400_TTL_Large_Footprint"},"906":{"0":"742107","1":"74x2107 ","2":"1 ","3":{"title":"12-bit GTL to 3.3V TTL level translator ","url":"https:\/\/en.wikipedia.org\/wiki\/Gunning_transceiver_logic"},"4":" ","5":"open-collector ","6":"(28) ","7":{"title":"SN74GTL2107 ","url":"http:\/\/www.ti.com\/lit\/gpn\/SN74GTL2107"},"99":"7400_TTL_Large_Footprint"},"907":{"0":"742125","1":"74x2125 ","2":"4 ","3":"quad bus buffer ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"(14) ","7":{"title":"TC74VCX2125 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-2\/DSA-33230.pdf"},"99":"7400_TTL_Large_Footprint"},"908":{"0":"742140","1":"74x2140 ","2":"1 ","3":"8k x 18 cache data RAM ","4":" ","5":"three-state ","6":"(52) ","7":{"title":"SN74ACT2140A ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"909":{"0":"742150","1":"74x2150 ","2":"1 ","3":"512 x 8 cache address comparator ","4":" ","5":" ","6":"24 ","7":{"title":"SN74ACT2150A ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"910":{"0":"742151","1":"74ACT2151 ","2":"1 ","3":"1k x 11 cache address comparator ","4":" ","5":" ","6":"28 ","7":{"title":"SN74ACT2151 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"911":{"0":"742151","1":"74FCT2151 ","2":"1 ","3":"8-line to 1-line multiplexer ","4":" ","5":"25&nbsp;\u03a9 series resistor ","6":"(16) ","7":{"title":"CD74FCT2151 ","url":"https:\/\/archive.org\/details\/bitsavers_harrisdataCTLogic_25505286\/page\/n187"},"99":"7400_TTL_Large_Footprint"},"912":{"0":"742152","1":"74x2152 ","2":"1 ","3":"2k x 8 cache address comparator ","4":" ","5":" ","6":"28 ","7":{"title":"SN74ACT2152A ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"913":{"0":"742153","1":"74ACT2153 ","2":"1 ","3":"1k x 11 cache address comparator ","4":" ","5":"open-collector ","6":"28 ","7":{"title":"SN74ACT2153 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"914":{"0":"742153","1":"74FCT2153 ","2":"2 ","3":"dual 4-line to 1-line multiplexer ","4":" ","5":"25&nbsp;\u03a9 series resistor ","6":"(16) ","7":{"title":"CD74FCT2153 ","url":"https:\/\/archive.org\/details\/bitsavers_harrisdataCTLogic_25505286\/page\/n191"},"99":"7400_TTL_Large_Footprint"},"915":{"0":"742154","1":"74x2154 ","2":"1 ","3":"2k x 8 cache address comparator ","4":" ","5":"open-collector ","6":"28 ","7":{"title":"SN74ACT2154A ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"916":{"0":"742155","1":"74x2155 ","2":"1 ","3":"2k x 8 burst cache address comparator ","4":" ","5":"three-state ","6":"(44) ","7":{"title":"SN74ACT2155 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"917":{"0":"742156","1":"74x2156 ","2":"1 ","3":"16k x 4 burst cache address comparator ","4":" ","5":"three-state ","6":"(44) ","7":{"title":"SN74ACT2156 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"918":{"0":"742157","1":"74ACT2157 ","2":"1 ","3":"2k x 16 cache address comparator ","4":" ","5":"three-state ","6":"(44) ","7":{"title":"SN74ACT2157 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"919":{"0":"742157","1":"74FCT2157 ","2":"4 ","3":"quad 2-line to 1-line multiplexer ","4":" ","5":"25&nbsp;\u03a9 series resistor ","6":"(16) ","7":{"title":"CD74FCT2157 ","url":"https:\/\/archive.org\/details\/bitsavers_harrisdataCTLogic_25505286\/page\/n197"},"99":"7400_TTL_Large_Footprint"},"920":{"0":"742158","1":"74x2158 ","2":"1 ","3":"8k x 9 cache address comparator ","4":" ","5":"three-state ","6":"(44) ","7":{"title":"SN74ACT2158 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"921":{"0":"742159","1":"74x2159 ","2":"1 ","3":"8k x 9 cache address comparator ","4":" ","5":"three-state ","6":"(44) ","7":{"title":"SN74ACT2159 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"922":{"0":"742160","1":"74x2160 ","2":"1 ","3":"8k x 4 2-way cache address comparator ","4":" ","5":"three-state ","6":"(32) ","7":{"title":"SN74ACT2160 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"923":{"0":"742161","1":"74x2161 ","2":"1 ","3":"synchronous presettable 4-bit binary counter, asynchronous clear ","4":" ","5":"25&nbsp;\u03a9 series resistor ","6":"16 ","7":{"title":"QS74FCT2161T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n313"},"99":"7400_TTL_Large_Footprint"},"924":{"0":"742163742163","1":"74ACT2163<br \/>74BCT2163 ","2":"1 ","3":"16k x 5 cache address comparator ","4":" ","5":"three-state ","6":"(32) ","7":{"title":"SN74ACT2163 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"925":{"0":"742163","1":"74FCT2163 ","2":"1 ","3":"synchronous presettable 4-bit binary counter, synchronous clear ","4":" ","5":"25&nbsp;\u03a9 series resistor ","6":"16 ","7":{"title":"QS74FCT2163T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n313"},"99":"7400_TTL_Large_Footprint"},"926":{"0":"742164","1":"74x2164 ","2":"1 ","3":"16k x 5 cache address comparator ","4":" ","5":"three-state ","6":"(32) ","7":{"title":"SN74ACT2164 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"927":{"0":"742166","1":"74x2166 ","2":"1 ","3":"16k x 5 cache address comparator with input latches ","4":" ","5":"three-state ","6":"(32) ","7":{"title":"SN74BCT2166 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"928":{"0":"742191","1":"74x2191 ","2":"1 ","3":"synchronous presettable 4-bit binary up\/down counter, common clock ","4":" ","5":"25&nbsp;\u03a9 series resistor ","6":"16 ","7":{"title":"QS74FCT2191T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n321"},"99":"7400_TTL_Large_Footprint"},"929":{"0":"742193","1":"74x2193 ","2":"1 ","3":"synchronous presettable 4-bit binary counter, separate up\/down clocks ","4":" ","5":"25&nbsp;\u03a9 series resistor ","6":"16 ","7":{"title":"QS74FCT2193T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n329"},"99":"7400_TTL_Large_Footprint"},"930":{"0":"742226","1":"74x2226 ","2":"2 ","3":"dual 64-bit FIFO memories (64x1) ","4":" ","5":" ","6":"(24) ","7":{"title":"SN74ACT2226 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74act2226"},"99":"7400_TTL_Large_Footprint"},"931":{"0":"742227","1":"74x2227 ","2":"2 ","3":"dual 64-bit FIFO memories (64x1) ","4":" ","5":"three-state ","6":"(28) ","7":{"title":"SN74ACT2227 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74act2227"},"99":"7400_TTL_Large_Footprint"},"932":{"0":"742228","1":"74x2228 ","2":"2 ","3":"dual 256-bit FIFO memories (256x1) ","4":" ","5":" ","6":"(24) ","7":{"title":"SN74ACT2228 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74act2226"},"99":"7400_TTL_Large_Footprint"},"933":{"0":"742229","1":"74x2229 ","2":"2 ","3":"dual 256-bit FIFO memories (256x1) ","4":" ","5":"three-state ","6":"(28) ","7":{"title":"SN74ACT2229 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74act2227"},"99":"7400_TTL_Large_Footprint"},"934":{"0":"742232","1":"74x2232 ","2":"1 ","3":"512-bit FIFO memory (64x8) ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ALS2232A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookeFIFOMemoriesDatabook_63352841\/1996_High-Performance_FIFO_Memories_Databook#page\/n167"},"99":"7400_TTL_Large_Footprint"},"935":{"0":"742233","1":"74x2233 ","2":"1 ","3":"576-bit FIFO memory (64x9) ","4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74ALS2233A ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookeFIFOMemoriesDatabook_63352841\/1996_High-Performance_FIFO_Memories_Databook#page\/n175"},"99":"7400_TTL_Large_Footprint"},"936":{"0":"742235","1":"74x2235 ","2":"1 ","3":"18432-bit bidirectional FIFO memory (2x1024x9) ","4":" ","5":"three-state ","6":"(44) ","7":{"title":"SN74ACT2235 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookeFIFOMemoriesDatabook_63352841\/1996_High-Performance_FIFO_Memories_Databook#page\/n203"},"99":"7400_TTL_Large_Footprint"},"937":{"0":"742236","1":"74x2236 ","2":"1 ","3":"18432-bit bidirectional FIFO memory (2x1024x9) ","4":" ","5":"three-state ","6":"(44) ","7":{"title":"SN74ACT2236 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookeFIFOMemoriesDatabook_63352841\/1996_High-Performance_FIFO_Memories_Databook#page\/n215"},"99":"7400_TTL_Large_Footprint"},"938":{"0":"742238","1":"74x2238 ","2":"1 ","3":"576-bit bidirectional FIFO memory (2x32x9) ","4":" ","5":"three-state ","6":"40 ","7":{"title":"SN74ALS2238 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookeFIFOMemoriesDatabook_63352841\/1996_High-Performance_FIFO_Memories_Databook#page\/n157"},"99":"7400_TTL_Large_Footprint"},"939":{"0":"742240","1":"74x2240 ","2":"2 ","3":"dual 4-bit bidirectional buffer \/ line driver, inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"SN74BCT2240 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookerfaceLogicDataBook_4501982\/page\/n81"},"99":"7400_TTL_Large_Footprint"},"940":{"0":"742241","1":"74x2241 ","2":"2 ","3":"dual 4-bit bidirectional buffer \/ line driver, non-inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"SN74BCT2241 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookerfaceLogicDataBook_4501982\/page\/n85"},"99":"7400_TTL_Large_Footprint"},"941":{"0":"742242","1":"74x2242 ","2":"1 ","3":"4-bit bus transceiver, inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"14 ","7":{"title":"SN74ALS2242 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBooktaBook_60160366\/page\/n951"},"99":"7400_TTL_Large_Footprint"},"942":{"0":"742243","1":"74x2243 ","2":"1 ","3":"4-bit bus transceiver, non-inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"(14) ","7":{"title":"74F2243 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-11\/DSA-209724.pdf"},"99":"7400_TTL_Large_Footprint"},"943":{"0":"742244","1":"74x2244 ","2":"2 ","3":"dual 4-bit buffer \/ line driver, non-inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"SN74BCT2244 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookerfaceLogicDataBook_4501982\/page\/n89"},"99":"7400_TTL_Large_Footprint"},"944":{"0":"742245","1":"74x2245 ","2":"1 ","3":"octal bus transceiver ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"SN74ABT2245 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n599"},"99":"7400_TTL_Large_Footprint"},"945":{"0":"742253","1":"74x2253 ","2":"2 ","3":"dual 4-line to 1-line multiplexer ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"(16) ","7":{"title":"CD74FCT2253 ","url":"https:\/\/archive.org\/details\/bitsavers_harrisdataCTLogic_25505286\/page\/n191"},"99":"7400_TTL_Large_Footprint"},"946":{"0":"742257","1":"74x2257 ","2":"4 ","3":"quad 2-line to 1-line multiplexer ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"(16) ","7":{"title":"CD74FCT2257 ","url":"https:\/\/archive.org\/details\/bitsavers_harrisdataCTLogic_25505286\/page\/n197"},"99":"7400_TTL_Large_Footprint"},"947":{"0":"742273","1":"74x2273 ","2":"8 ","3":"octal D-type flip-flop with common clock and reset ","4":" ","5":"25&nbsp;\u03a9 series resistor ","6":"(20) ","7":{"title":"CD74FCT2273 ","url":"https:\/\/archive.org\/details\/bitsavers_harrisdataCTLogic_25505286\/page\/n215"},"99":"7400_TTL_Large_Footprint"},"948":{"0":"742299","1":"74x2299 ","2":"1 ","3":"8-bit universal shift register ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"QS74FCT2299T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n363"},"99":"7400_TTL_Large_Footprint"},"949":{"0":"742323","1":"74x2323 ","2":"2 ","3":"dual line receiver ","4":"analog ","5":" ","6":"(8) ","7":{"title":"SN74LS2323 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74ls2323"},"99":"7400_TTL_Large_Footprint"},"950":{"0":"742373","1":"74x2373 ","2":"1 ","3":"8-bit transparent latch ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"(20) ","7":{"title":"CD74FCT2373 ","url":"https:\/\/archive.org\/details\/bitsavers_harrisdataCTLogic_25505286\/page\/n219"},"99":"7400_TTL_Large_Footprint"},"951":{"0":"742374","1":"74x2374 ","2":"8 ","3":"octal D-type flip-flop with common clock ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"(20) ","7":{"title":"CD74FCT2374 ","url":"https:\/\/archive.org\/details\/bitsavers_harrisdataCTLogic_25505286\/page\/n227"},"99":"7400_TTL_Large_Footprint"},"952":{"0":"742377","1":"74x2377 ","2":"1 ","3":"8-bit register with clock enable ","4":" ","5":"25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"QS74FCT2377T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n381"},"99":"7400_TTL_Large_Footprint"},"953":{"0":"742400","1":"74x2400 ","2":"2 ","3":"dual 4-bit buffer, inverting ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"74THC2400 ","url":"http:\/\/www.ic72.com\/pdf_file\/i\/189451.pdf"},"99":"7400_TTL_Large_Footprint"},"954":{"0":"742410","1":"74x2410 ","2":"1 ","3":"11-bit MOS memory driver, non-inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"28 ","7":{"title":"SN74BCT2410 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-AdvancedLogicandBusInterfaceLogic1991OCR\/page\/n747"},"99":"7400_TTL_Large_Footprint"},"955":{"0":"742411","1":"74x2411 ","2":"1 ","3":"11-bit MOS memory driver, inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"28 ","7":{"title":"SN74BCT2411 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-AdvancedLogicandBusInterfaceLogic1991OCR\/page\/n749"},"99":"7400_TTL_Large_Footprint"},"956":{"0":"742414","1":"74x2414 ","2":"2 ","3":"dual 2-to-4 line decoder with supply voltage monitor ","4":" ","5":" ","6":"20 ","7":{"title":"SN74BCT2414 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-17\/DSA-337707.pdf"},"99":"7400_TTL_Large_Footprint"},"957":{"0":"742420","1":"74x2420 ","2":"1 ","3":{"title":"16-bit NuBus address\/data transceiver and register ","url":"https:\/\/en.wikipedia.org\/wiki\/NuBus"},"4":" ","5":"three-state ","6":"(68) ","7":{"title":"SN74BCT2420 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookProducts_10042209\/page\/n29"},"99":"7400_TTL_Large_Footprint"},"958":{"0":"742423","1":"74x2423 ","2":"1 ","3":{"title":"16-bit latched multiplexer\/demultiplexer NuBus transceiver, inverting ","url":"https:\/\/en.wikipedia.org\/wiki\/NuBus"},"4":" ","5":"three-state ","6":"(68) ","7":{"title":"SN74BCT2423 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookProducts_10042209\/page\/n39"},"99":"7400_TTL_Large_Footprint"},"959":{"0":"742424","1":"74x2424 ","2":"1 ","3":{"title":"16-bit latched multiplexer\/demultiplexer NuBus transceiver, non-inverting ","url":"https:\/\/en.wikipedia.org\/wiki\/NuBus"},"4":" ","5":"three-state ","6":"(68) ","7":{"title":"SN74BCT2424 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookProducts_10042209\/page\/n39"},"99":"7400_TTL_Large_Footprint"},"960":{"0":"742425","1":"74x2425 ","2":"1 ","3":{"title":"Macintosh Coprocessor Platform NuBus address\/data registered transceiver ","url":"https:\/\/en.wikipedia.org\/wiki\/NuBus"},"4":" ","5":"three-state ","6":"(100) ","7":{"title":"SN74BCT2425 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookProducts_10042209\/page\/n49"},"99":"7400_TTL_Large_Footprint"},"961":{"0":"742440","1":"74x2440 ","2":"1 ","3":{"title":"NuBus interface controller ","url":"https:\/\/en.wikipedia.org\/wiki\/NuBus"},"4":" ","5":" ","6":"(68) ","7":{"title":"SN74ACT2440 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookProducts_10042209\/page\/n61"},"99":"7400_TTL_Large_Footprint"},"962":{"0":"742441","1":"74x2441 ","2":"1 ","3":{"title":"NuBus interface controller ","url":"https:\/\/en.wikipedia.org\/wiki\/NuBus"},"4":" ","5":" ","6":"(100) ","7":{"title":"SN74ACT2441 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookProducts_10042209\/page\/n93"},"99":"7400_TTL_Large_Footprint"},"963":{"0":"742442","1":"74x2442 ","2":"1 ","3":{"title":"NuBus block slave address generator ","url":"https:\/\/en.wikipedia.org\/wiki\/NuBus"},"4":" ","5":"three-state ","6":"(20) ","7":{"title":"SN74ALS2442 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookProducts_10042209\/page\/n145"},"99":"7400_TTL_Large_Footprint"},"964":{"0":"742509","1":"74x2509 ","2":"1 ","3":{"title":"9-output clock driver with PLL ","url":"https:\/\/en.wikipedia.org\/wiki\/Phase-locked_loop"},"4":" ","5":"three-state ","6":"(24) ","7":{"title":"HD74CDC2509 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-13\/DSA-248016.pdf"},"99":"7400_TTL_Large_Footprint"},"965":{"0":"742510","1":"74x2510 ","2":"1 ","3":{"title":"10-output clock driver with PLL ","url":"https:\/\/en.wikipedia.org\/wiki\/Phase-locked_loop"},"4":" ","5":"three-state ","6":"(24) ","7":{"title":"HD74CDC2510 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-13\/DSA-248017.pdf"},"99":"7400_TTL_Large_Footprint"},"966":{"0":"742525","1":"74x2525 ","2":"1 ","3":"8-output clock driver ","4":" ","5":" ","6":"14 ","7":{"title":"74AC2525 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaFACTDatabook_39311242\/page\/n443"},"99":"7400_TTL_Large_Footprint"},"967":{"0":"742526","1":"74x2526 ","2":"1 ","3":"8-output clock driver with input multiplexer ","4":" ","5":" ","6":"16 ","7":{"title":"74AC2526 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaFACTDatabook_39311242\/page\/n443"},"99":"7400_TTL_Large_Footprint"},"968":{"0":"742533","1":"74x2533 ","2":"1 ","3":"8-bit bus interface latch, inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"QS74FCT2533T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n369"},"99":"7400_TTL_Large_Footprint"},"969":{"0":"742534","1":"74x2534 ","2":"1 ","3":"8-bit bus interface register, inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"QS74FCT2534T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n375"},"99":"7400_TTL_Large_Footprint"},"970":{"0":"742540","1":"74x2540 ","2":"1 ","3":"8-bit buffer \/ line driver, inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"SN74ALS2540 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBooktaBook_60160366\/page\/n955"},"99":"7400_TTL_Large_Footprint"},"971":{"0":"742541","1":"74x2541 ","2":"1 ","3":"8-bit buffer \/ line driver, non-inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"SN74ALS2541 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBooktaBook_60160366\/page\/n955"},"99":"7400_TTL_Large_Footprint"},"972":{"0":"742543","1":"74x2543 ","2":"1 ","3":"8-bit latched transceiver, non-inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2543T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n399"},"99":"7400_TTL_Large_Footprint"},"973":{"0":"742544","1":"74x2544 ","2":"1 ","3":"8-bit latched transceiver, inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2544T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n399"},"99":"7400_TTL_Large_Footprint"},"974":{"0":"742573","1":"74x2573 ","2":"1 ","3":"8-bit transparent latch ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"QS74FCT2573T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n407"},"99":"7400_TTL_Large_Footprint"},"975":{"0":"742574","1":"74x2574 ","2":"8 ","3":"octal D-type flip-flop with common clock ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"QS74FCT2574T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n413"},"99":"7400_TTL_Large_Footprint"},"976":{"0":"742620","1":"74x2620 ","2":"1 ","3":"octal bus transceiver \/ MOS driver, inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"SN74AS2620 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n763"},"99":"7400_TTL_Large_Footprint"},"977":{"0":"742623","1":"74x2623 ","2":"1 ","3":"octal bus transceiver \/ MOS driver, non-inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"SN74AS2623 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n763"},"99":"7400_TTL_Large_Footprint"},"978":{"0":"742640","1":"74x2640 ","2":"1 ","3":"octal bus transceiver \/ MOS driver, inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"SN74AS2640 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n767"},"99":"7400_TTL_Large_Footprint"},"979":{"0":"742643","1":"74x2643 ","2":"1 ","3":"octal bus transceiver, mix of inverting and non-inverting outputs ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"74F2643 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-22\/DSA-425742.pdf"},"99":"7400_TTL_Large_Footprint"},"980":{"0":"742645","1":"74x2645 ","2":"1 ","3":"octal bus transceiver \/ MOS driver, non-inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"20 ","7":{"title":"SN74AS2645 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n767"},"99":"7400_TTL_Large_Footprint"},"981":{"0":"742646","1":"74x2646 ","2":"1 ","3":"octal registered transceiver, non-inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2646T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n419"},"99":"7400_TTL_Large_Footprint"},"982":{"0":"742648","1":"74x2648 ","2":"1 ","3":"octal registered transceiver, inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2648T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n419"},"99":"7400_TTL_Large_Footprint"},"983":{"0":"742651","1":"74x2651 ","2":"1 ","3":"octal registered transceiver, inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2651T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n427"},"99":"7400_TTL_Large_Footprint"},"984":{"0":"742652","1":"74x2652 ","2":"1 ","3":"octal registered transceiver, non-inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2652T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n427"},"99":"7400_TTL_Large_Footprint"},"985":{"0":"742708","1":"74S2708 ","2":"1 ","3":"8192-bit PROM (1024x8) ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74S2708 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/page\/n177"},"99":"7400_TTL_Large_Footprint"},"986":{"0":"742708","1":"74AC2708 ","2":"1 ","3":"576-bit FIFO memory (64x9) ","4":" ","5":"three-state ","6":"28 ","7":{"title":"74AC2708 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaFACTDatabook_39311242\/page\/n445"},"99":"7400_TTL_Large_Footprint"},"987":{"0":"742725","1":"74x2725 ","2":"1 ","3":"4608-bit FIFO memory (512x9) ","4":" ","5":" ","6":"28 ","7":{"title":"74ACT2725 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaFACTDatabook_39311242\/page\/n461"},"99":"7400_TTL_Large_Footprint"},"988":{"0":"742726","1":"74x2726 ","2":"1 ","3":"4608-bit bidirectional FIFO memory (512x9) ","4":" ","5":" ","6":"28 ","7":{"title":"74ACT2726 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaFACTDatabook_39311242\/page\/n461"},"99":"7400_TTL_Large_Footprint"},"989":{"0":"742821","1":"74x2821 ","2":"1 ","3":"10-bit D-type flip-flop ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2821T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n435"},"99":"7400_TTL_Large_Footprint"},"990":{"0":"742823","1":"74x2823 ","2":"1 ","3":"9-bit D-type flip-flop with clear ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2823T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n435"},"99":"7400_TTL_Large_Footprint"},"991":{"0":"742825","1":"74x2825 ","2":"1 ","3":"8-bit D-type flip-flop with clear and clock enable ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2825T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n435"},"99":"7400_TTL_Large_Footprint"},"992":{"0":"742827","1":"74x2827 ","2":"1 ","3":"10-bit buffer, non-inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"SN74BCT2827A ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookerfaceLogicDataBook_4501982\/page\/n93"},"99":"7400_TTL_Large_Footprint"},"993":{"0":"742828","1":"74x2828 ","2":"1 ","3":"10-bit buffer, inverting ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"SN74BCT2828A ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookerfaceLogicDataBook_4501982\/page\/n93"},"99":"7400_TTL_Large_Footprint"},"994":{"0":"742833","1":"74x2833 ","2":"1 ","3":"8-bit bus transceiver with parity error flip-flop ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2833T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n451"},"99":"7400_TTL_Large_Footprint"},"995":{"0":"742841","1":"74x2841 ","2":"1 ","3":"10-bit transparent latch ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2841T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n453"},"99":"7400_TTL_Large_Footprint"},"996":{"0":"742843","1":"74x2843 ","2":"1 ","3":"9-bit transparent latch with asynchronous reset ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2843T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n453"},"99":"7400_TTL_Large_Footprint"},"997":{"0":"742845","1":"74x2845 ","2":"1 ","3":"8-bit transparent latch with asynchronous reset and multiple output enable ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2845T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n453"},"99":"7400_TTL_Large_Footprint"},"998":{"0":"742853","1":"74x2853 ","2":"1 ","3":"8-bit bus transceiver with parity error latch ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2853T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n451"},"99":"7400_TTL_Large_Footprint"},"999":{"0":"742861","1":"74x2861 ","2":"1 ","3":"10-bit non-inverting bus transceiver ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2861T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n463"},"99":"7400_TTL_Large_Footprint"},"1000":{"0":"742862","1":"74x2862 ","2":"1 ","3":"10-bit inverting bus transceiver ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2862T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n463"},"99":"7400_TTL_Large_Footprint"},"1001":{"0":"742863","1":"74x2863 ","2":"1 ","3":"9-bit non-inverting bus transceiver with dual output enable ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2863T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n463"},"99":"7400_TTL_Large_Footprint"},"1002":{"0":"742864","1":"74x2864 ","2":"1 ","3":"9-bit inverting bus transceiver with dual output enable ","4":" ","5":"three-state, 25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74FCT2864T ","url":"https:\/\/archive.org\/details\/QualitySemiconductor-1991DatabookOCR\/page\/n463"},"99":"7400_TTL_Large_Footprint"},"1003":{"0":"742952","1":"74x2952 ","2":"1 ","3":"octal bus transceiver and register, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LVC2952A ","url":"https:\/\/archive.org\/stream\/TexasInstrumentsLVCAndLVDataBook1998\/Texas_Instruments_LVC_and_LV_Data_Book_1998#page\/n391"},"99":"7400_TTL_Large_Footprint"},"1004":{"0":"742953","1":"74x2953 ","2":"1 ","3":"octal bus transceiver and register, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74F2953 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n945"},"99":"7400_TTL_Large_Footprint"},"1005":{"0":"742960742960","1":"74x2960<span class=\"anchor\" id=\"742960\"><\/span> ","2":"1 ","3":{"title":"error detection and correction (EDAC), equivalent to Am2960 ","url":"https:\/\/en.wikipedia.org\/wiki\/AMD_Am2900#Members_of_the_Am2900_family"},"4":" ","5":"three-state ","6":"48 ","7":{"title":"MC74F2960 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n629"},"99":"7400_TTL_Large_Footprint"},"1006":{"0":"742961","1":"74x2961 ","2":"1 ","3":{"title":"4-bit EDAC bus buffer, inverting, equivalent to Am2961 ","url":"https:\/\/en.wikipedia.org\/wiki\/AMD_Am2900#Members_of_the_Am2900_family"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"MC74F2961A ","url":"https:\/\/datasheetspdf.com\/pdf-file\/501240\/Motorola\/MC74F2961A\/1"},"99":"7400_TTL_Large_Footprint"},"1007":{"0":"742962","1":"74x2962 ","2":"1 ","3":{"title":"4-bit EDAC bus buffer, non-inverting, equivalent to Am2962 ","url":"https:\/\/en.wikipedia.org\/wiki\/AMD_Am2900#Members_of_the_Am2900_family"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"MC74F2962A ","url":"https:\/\/datasheetspdf.com\/pdf-file\/501240\/Motorola\/MC74F2961A\/1"},"99":"7400_TTL_Large_Footprint"},"1008":{"0":"742967","1":"74x2967 ","2":"1 ","3":"controller\/driver for 16k\/64k\/256k dRAM ","4":" ","5":" ","6":"48 ","7":{"title":"SN74ALS2967 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n515"},"99":"7400_TTL_Large_Footprint"},"1009":{"0":"742968","1":"74x2968 ","2":"1 ","3":"controller\/driver for 16k\/64k\/256k dRAM ","4":" ","5":" ","6":"48 ","7":{"title":"SN74ALS2968 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n515"},"99":"7400_TTL_Large_Footprint"},"1010":{"0":"742969","1":"74x2969 ","2":"1 ","3":{"title":"memory timing controller for use with EDAC ","url":"https:\/\/en.wikipedia.org\/wiki\/Error_detection_and_correction"},"4":" ","5":" ","6":"48 ","7":{"title":"MC74F2969 ","url":"https:\/\/archive.org\/stream\/bitsavers_motoroladaSchottkyTTLData_33878952\/1983_Motorola_Schottky_TTL_Data#page\/n635"},"99":"7400_TTL_Large_Footprint"},"1011":{"0":"742970","1":"74x2970 ","2":"1 ","3":"memory timing controller for use without EDAC ","4":" ","5":" ","6":"24 ","7":{"title":"MC74F2970 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0043139.pdf"},"99":"7400_TTL_Large_Footprint"},"1013":{"0":"743004","1":"74x3004 ","2":"1 ","3":{"title":"selectable GTL voltage reference ","url":"https:\/\/en.wikipedia.org\/wiki\/Gunning_transceiver_logic"},"4":" ","5":"analog ","6":"(6) ","7":{"title":"SN74GTL3004 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74gtl3004"},"99":"7400_TTL_Large_Footprint"},"1014":{"0":"743037","1":"74x3037 ","2":"4 ","3":"quad 2-input NAND gate ","4":" ","5":"driver 30&nbsp;\u03a9 ","6":"16 ","7":{"title":"74F3037 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n951"},"99":"7400_TTL_Large_Footprint"},"1015":{"0":"743038","1":"74x3038 ","2":"4 ","3":"quad 2-input NAND gate ","4":" ","5":"open-collector driver 30&nbsp;\u03a9 ","6":"16 ","7":{"title":"74F3038 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n955"},"99":"7400_TTL_Large_Footprint"},"1016":{"0":"743040","1":"74x3040 ","2":"2 ","3":"dual 4-input NAND gate ","4":" ","5":"driver 30&nbsp;\u03a9 ","6":"16 ","7":{"title":"74F3040 ","url":"https:\/\/archive.org\/details\/bitsavers_signeticsdaManual_57966640\/page\/n959"},"99":"7400_TTL_Large_Footprint"},"1017":{"0":"743125","1":"74x3125 ","2":"4 ","3":"quad FET bus switch, output enable active low ","4":" ","5":" ","6":"(14) ","7":{"title":"SN74CBT3125 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-CBT5-VandCBTLV3.3-VBusSwitches1998OCR\/page\/n45"},"99":"7400_TTL_Large_Footprint"},"1018":{"0":"743126","1":"74x3126 ","2":"4 ","3":"quad FET bus switch, output enable active high ","4":" ","5":" ","6":"(14) ","7":{"title":"SN74CBT3126 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-CBT5-VandCBTLV3.3-VBusSwitches1998OCR\/page\/n49"},"99":"7400_TTL_Large_Footprint"},"1019":{"0":"743244","1":"74FCT3244 ","2":"2 ","3":"dual 4-bit buffer \/ line driver ","4":" ","5":"three-state ","6":"20 ","7":{"title":"IDT74FCT3244 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n509"},"99":"7400_TTL_Large_Footprint"},"1020":{"0":"743244743244","1":"74CBT3244<br \/> 74FST3244 ","2":"2 ","3":"dual 4-bit FET bus switch ","4":" ","5":" ","6":"20 ","7":{"title":"SN74CBT3244 IDT74FST3244 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n641"},"99":"7400_TTL_Large_Footprint"},"1021":{"0":"743245","1":"74FCT3245 ","2":"1 ","3":"octal bidirectional transceiver ","4":" ","5":"three-state ","6":"20 ","7":{"title":"IDT74FCT3245 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n515"},"99":"7400_TTL_Large_Footprint"},"1022":{"0":"743245743245","1":"74CBT3245<br \/> 74FST3245 ","2":"1 ","3":"octal FET bus switch ","4":" ","5":" ","6":"20 ","7":{"title":"SN74CBT3245A IDT74FST3245 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n645"},"99":"7400_TTL_Large_Footprint"},"1023":{"0":"743245","1":"74LVX3245 ","2":"1 ","3":"octal bidirectional voltage-translating transceiver ","4":" ","5":"three-state ","6":"(24) ","7":{"title":"74LVX3245 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaCROSSVOLTLowVoltageLogicSeriesDatabook_18426235\/page\/n129"},"99":"7400_TTL_Large_Footprint"},"1024":{"0":"743251","1":"74x3251 ","2":"1 ","3":"8-line to 1-line FET multiplexer \/ demultiplexer ","4":" ","5":" ","6":"(16) ","7":{"title":"SN74CBT3251 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-CBT5-VandCBTLV3.3-VBusSwitches1998OCR\/page\/n69"},"99":"7400_TTL_Large_Footprint"},"1025":{"0":"743253","1":"74x3253 ","2":"2 ","3":"dual 4-line to 1-line FET multiplexer \/ demultiplexer ","4":" ","5":" ","6":"(16) ","7":{"title":"SN74CBT3253 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-CBT5-VandCBTLV3.3-VBusSwitches1998OCR\/page\/n73"},"99":"7400_TTL_Large_Footprint"},"1026":{"0":"743257","1":"74x3257 ","2":"4 ","3":"quad 2-line to 1-line FET multiplexer \/ demultiplexer ","4":" ","5":" ","6":"(16) ","7":{"title":"IDT74FST3257 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n651"},"99":"7400_TTL_Large_Footprint"},"1027":{"0":"743283","1":"74x3283 ","2":"1 ","3":"32-bit latchable transceiver with parity checker \/ generator ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"74ACTQ3283 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-22\/DSA-420818.pdf"},"99":"7400_TTL_Large_Footprint"},"1028":{"0":"743284","1":"74x3284 ","2":"1 ","3":"18-bit synchronous datapath multiplexer ","4":" ","5":"three-state ","6":"(100) ","7":{"title":"74ABT3284 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/library\/Datasheet-019\/DSA00332573.pdf"},"99":"7400_TTL_Large_Footprint"},"1029":{"0":"743305","1":"74x3305 ","2":"2 ","3":"dual FET bus switch with extended voltage range ","4":" ","5":" ","6":"(8) ","7":{"title":"SN74CBT3305C ","url":"https:\/\/www.ti.com\/lit\/gpn\/sn74cbt3305c"},"99":"7400_TTL_Large_Footprint"},"1030":{"0":"743306","1":"74x3306 ","2":"2 ","3":"dual FET bus switch ","4":" ","5":" ","6":"(8) ","7":{"title":"SN74CBT3306 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-CBT5-VandCBTLV3.3-VBusSwitches1998OCR\/page\/n85"},"99":"7400_TTL_Large_Footprint"},"1031":{"0":"743345","1":"74x3345 ","2":"1 ","3":"octal FET bus switch, dual output enable ","4":" ","5":" ","6":"(20) ","7":{"title":"SN74CBT3345 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-CBT5-VandCBTLV3.3-VBusSwitches1998OCR\/page\/n89"},"99":"7400_TTL_Large_Footprint"},"1032":{"0":"743374","1":"74x3374 ","2":"1 ","3":"8-bit metastable-resistant D-type flip-flop ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74AS3374 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-067\/DSA2IH00215569.pdf"},"99":"7400_TTL_Large_Footprint"},"1033":{"0":"743383","1":"74x3383 ","2":"1 ","3":"5-bit 4-port FET bus exchange switch ","4":" ","5":" ","6":"24 ","7":{"title":"IDT74FST3383 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n655"},"99":"7400_TTL_Large_Footprint"},"1034":{"0":"743384","1":"74x3384 ","2":"2 ","3":"dual 5-bit FET bus switch ","4":" ","5":" ","6":"24 ","7":{"title":"IDT74FST3384 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n509"},"99":"7400_TTL_Large_Footprint"},"1035":{"0":"743386","1":"74x3386 ","2":"1 ","3":"5-bit 4-port FET bus exchange switch with extended voltage range ","4":" ","5":" ","6":"(24) ","7":{"title":"SN74CBT3386 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-CBT5-VandCBTLV3.3-VBusSwitches1998OCR\/page\/n113"},"99":"7400_TTL_Large_Footprint"},"1036":{"0":"743390","1":"74x3390 ","2":"1 ","3":"octal 2-line to 1-line FET multiplexer \/ bus switch ","4":" ","5":" ","6":"(28) ","7":{"title":"IDT74FST3390 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n665"},"99":"7400_TTL_Large_Footprint"},"1037":{"0":"743573","1":"74x3573 ","2":"1 ","3":"octal transparent latch ","4":" ","5":"three-state ","6":"20 ","7":{"title":"IDT74FCT3573 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n521"},"99":"7400_TTL_Large_Footprint"},"1038":{"0":"743574","1":"74x3574 ","2":"1 ","3":"octal D-type flip flop ","4":" ","5":"three-state ","6":"20 ","7":{"title":"IDT74FCT3574 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n527"},"99":"7400_TTL_Large_Footprint"},"1039":{"0":"743584","1":"74x3584 ","2":"2 ","3":"dual 5-bit FET bus switch ","4":" ","5":"25&nbsp;\u03a9 series resistor ","6":"24 ","7":{"title":"QS74QST3584 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-111\/DSAP0025436.pdf"},"99":"7400_TTL_Large_Footprint"},"1040":{"0":"743611","1":"74x3611 ","2":"1 ","3":"2304-bit FIFO memory (64x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ABT3611 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n361"},"99":"7400_TTL_Large_Footprint"},"1041":{"0":"743612","1":"74x3612 ","2":"1 ","3":"4608-bit bidirectional FIFO memory (2x64x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ABT3612 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n387"},"99":"7400_TTL_Large_Footprint"},"1042":{"0":"743613","1":"74x3613 ","2":"1 ","3":"2304-bit FIFO memory (64x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ABT3613 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n287"},"99":"7400_TTL_Large_Footprint"},"1043":{"0":"743614","1":"74x3614 ","2":"1 ","3":"4608-bit bidirectional FIFO memory (2x64x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ABT3614 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n319"},"99":"7400_TTL_Large_Footprint"},"1044":{"0":"743622","1":"74x3622 ","2":"1 ","3":"18432-bit bidirectional FIFO memory (2x256x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ACT3622 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n177"},"99":"7400_TTL_Large_Footprint"},"1045":{"0":"743631","1":"74x3631 ","2":"1 ","3":"18432-bit FIFO memory (512x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ACT3631 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n105"},"99":"7400_TTL_Large_Footprint"},"1046":{"0":"743632","1":"74x3632 ","2":"1 ","3":"36864-bit bidirectional FIFO memory (2x512x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ACT3632 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n233"},"99":"7400_TTL_Large_Footprint"},"1047":{"0":"743638","1":"74x3638 ","2":"1 ","3":"32768-bit bidirectional FIFO memory (2x512x32) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ACT3638 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n203"},"99":"7400_TTL_Large_Footprint"},"1048":{"0":"743641","1":"74x3641 ","2":"1 ","3":"36864-bit FIFO memory (1024x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ACT3641 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n129"},"99":"7400_TTL_Large_Footprint"},"1049":{"0":"743642","1":"74x3642 ","2":"1 ","3":"73728-bit bidirectional FIFO memory (2x1024x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ACT3642 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n259"},"99":"7400_TTL_Large_Footprint"},"1050":{"0":"743651","1":"74x3651 ","2":"1 ","3":"73728-bit FIFO memory (2048x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ACT3651 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n153"},"99":"7400_TTL_Large_Footprint"},"1051":{"0":"743708","1":"74x3708 ","2":"1 ","3":"8192-bit PROM (1024x8) ","4":" ","5":"open-collector ","6":"24 ","7":{"title":"SN74S3708 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookcomputerComponentsDataBook_16851665\/page\/n177"},"99":"7400_TTL_Large_Footprint"},"1052":{"0":"743807","1":"74x3807 ","2":"1 ","3":"1-to-10 clock driver ","4":" ","5":"driver ","6":"20 ","7":{"title":"IDT74FCT3807 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n589"},"99":"7400_TTL_Large_Footprint"},"1053":{"0":"743827","1":"74x3827 ","2":"1 ","3":"10-bit buffer ","4":" ","5":"three-state ","6":"24 ","7":{"title":"IDT74FCT3827 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n535"},"99":"7400_TTL_Large_Footprint"},"1054":{"0":"743861","1":"74x3861 ","2":"1 ","3":"10-bit FET bus switch ","4":" ","5":" ","6":"(24) ","7":{"title":"SN74CBT3861 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-CBT5-VandCBTLV3.3-VBusSwitches1998OCR\/page\/n121"},"99":"7400_TTL_Large_Footprint"},"1055":{"0":"743862","1":"74x3862 ","2":"1 ","3":"10-bit FET bus switch with dual output enable ","4":" ","5":" ","6":"(24) ","7":{"title":"IDT74CBTLV3862 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-14\/DSA-272858.pdf"},"99":"7400_TTL_Large_Footprint"},"1056":{"0":"743893","1":"74x3893 ","2":"1 ","3":{"title":"quad Futurebus backplane transceiver ","url":"https:\/\/en.wikipedia.org\/wiki\/Futurebus"},"4":" ","5":"three-state and open-collector ","6":"(20) ","7":{"title":"MC74F3893A ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladaFASTandLSTTLData_35934218\/page\/n313"},"99":"7400_TTL_Large_Footprint"},"1057":{"0":"743907","1":"74x3907 ","2":"1 ","3":{"title":"Pentium clock synthesizer ","url":"https:\/\/en.wikipedia.org\/wiki\/P5_(microarchitecture)"},"4":" ","5":"three-state ","6":"(28) ","7":{"title":"IDT74FCT3907 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n629"},"99":"7400_TTL_Large_Footprint"},"1058":{"0":"743932","1":"74x3932 ","2":"1 ","3":"PLL-based clock driver ","4":" ","5":"three-state ","6":"(48) ","7":{"title":"IDT74FCT3932 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n619"},"99":"7400_TTL_Large_Footprint"},"1060":{"0":"744002","1":"74x4002 ","2":"2 ","3":"dual 4-input NOR gate ","4":" ","5":" ","6":"14 ","7":{"title":"CD74HC4002 ","url":"https:\/\/web.archive.org\/web\/20170221111335\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4002.pdf"},"99":"7400_TTL_Large_Footprint"},"1061":{"0":"744015","1":"74x4015 ","2":"2 ","3":"dual 4-bit shift registers ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC4015 ","url":"https:\/\/web.archive.org\/web\/20170805221247\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4015.pdf"},"99":"7400_TTL_Large_Footprint"},"1062":{"0":"744016","1":"74x4016 ","2":"4 ","3":"quad bilateral switch ","4":" ","5":"analog ","6":"14 ","7":{"title":"CD74HC4016 ","url":"https:\/\/web.archive.org\/web\/20170305192102\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4016.pdf"},"99":"7400_TTL_Large_Footprint"},"1063":{"0":"744017","1":"74x4017 ","2":"1 ","3":"5-stage \u00f710 Johnson counter ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC4017 ","url":"https:\/\/web.archive.org\/web\/20131111151724\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4017.pdf"},"99":"7400_TTL_Large_Footprint"},"1064":{"0":"744020","1":"74x4020 ","2":"1 ","3":"14-stage binary counter ","4":" ","5":" ","6":"16 ","7":{"title":"SN74HC4020 ","url":"https:\/\/web.archive.org\/web\/20170305220915\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74hc4020.pdf"},"99":"7400_TTL_Large_Footprint"},"1065":{"0":"744022","1":"74x4022 ","2":"1 ","3":"4-stage \u00f78 Johnson counter ","4":" ","5":" ","6":"14 ","7":{"title":"SN74HC4022 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookogicDataBook_23574286\/1984_High-speed_CMOS_Logic_Data_Book#page\/n611"},"99":"7400_TTL_Large_Footprint"},"1066":{"0":"744024","1":"74x4024 ","2":"1 ","3":"7-stage ripple carry binary counter ","4":" ","5":" ","6":"14 ","7":{"title":"CD74HC4024 ","url":"https:\/\/web.archive.org\/web\/20170305193812\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4024.pdf"},"99":"7400_TTL_Large_Footprint"},"1067":{"0":"744028","1":"74x4028 ","2":"1 ","3":"BCD to decimal decoder ","4":" ","5":" ","6":"16 ","7":{"title":"TC74HC4028P ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-067\/DSA2IH00204191.pdf"},"99":"7400_TTL_Large_Footprint"},"1068":{"0":"744040","1":"74x4040 ","2":"1 ","3":"12-stage binary ripple counter ","4":" ","5":" ","6":"16 ","7":{"title":"SN74HC4040 ","url":"https:\/\/web.archive.org\/web\/20161104125848\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74hc4040.pdf"},"99":"7400_TTL_Large_Footprint"},"1069":{"0":"744046","1":"74x4046 ","2":"1 ","3":{"title":"phase-locked loop and voltage-controlled oscillator ","url":"https:\/\/en.wikipedia.org\/wiki\/Voltage-controlled_oscillator"},"4":" ","5":" ","6":"16 ","7":{"title":"CD74HC4046A ","url":"https:\/\/web.archive.org\/web\/20161130143815\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4046a.pdf"},"99":"7400_TTL_Large_Footprint"},"1070":{"0":"744049","1":"74x4049 ","2":"6 ","3":"hex inverting buffer ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC4049 ","url":"https:\/\/web.archive.org\/web\/20170517050814\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4050.pdf"},"99":"7400_TTL_Large_Footprint"},"1071":{"0":"744050","1":"74x4050 ","2":"6 ","3":"hex buffer\/converter (non-inverting) ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC4050 ","url":"https:\/\/web.archive.org\/web\/20170517050814\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4050.pdf"},"99":"7400_TTL_Large_Footprint"},"1072":{"0":"744051","1":"74x4051 ","2":"1 ","3":"high-speed 8-channel analog multiplexer\/demultiplexer ","4":" ","5":"analog ","6":"16 ","7":{"title":"CD74HC4051 ","url":"https:\/\/web.archive.org\/web\/20161213211740\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4051.pdf"},"99":"7400_TTL_Large_Footprint"},"1073":{"0":"744052","1":"74x4052 ","2":"2 ","3":"dual 4-channel analog multiplexer\/demultiplexers ","4":" ","5":"analog ","6":"16 ","7":{"title":"CD74HC4052 ","url":"https:\/\/web.archive.org\/web\/20161213211740\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4051.pdf"},"99":"7400_TTL_Large_Footprint"},"1074":{"0":"744053","1":"74x4053 ","2":"3 ","3":"triple 2-channel analog multiplexer\/demultiplexers ","4":" ","5":"analog ","6":"16 ","7":{"title":"CD74HC4053 ","url":"https:\/\/web.archive.org\/web\/20161213211740\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4051.pdf"},"99":"7400_TTL_Large_Footprint"},"1075":{"0":"744059","1":"74x4059 ","2":"1 ","3":"programmable divide-by-N counter ","4":" ","5":" ","6":"24 ","7":{"title":"CD74HC4059 ","url":"https:\/\/web.archive.org\/web\/20161104185610\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4059.pdf"},"99":"7400_TTL_Large_Footprint"},"1076":{"0":"744060","1":"74x4060 ","2":"1 ","3":"14-stage binary ripple counter with oscillator ","4":" ","5":" ","6":"16 ","7":{"title":"SN74HC4060 ","url":"https:\/\/web.archive.org\/web\/20170306011107\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74hc4060.pdf"},"99":"7400_TTL_Large_Footprint"},"1077":{"0":"744061","1":"74x4061 ","2":"1 ","3":"14-stage asynchronous binary counter with oscillator ","4":" ","5":" ","6":"16 ","7":{"title":"SN74HC4061 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookogicDataBook_23574286\/1984_High-speed_CMOS_Logic_Data_Book#page\/n449"},"99":"7400_TTL_Large_Footprint"},"1078":{"0":"744066","1":"74x4066 ","2":"4 ","3":"quad single-pole single-throw analog switch ","4":" ","5":" ","6":"14 ","7":{"title":"SN74HC4066 ","url":"https:\/\/web.archive.org\/web\/20170305221555\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74hc4066.pdf"},"99":"7400_TTL_Large_Footprint"},"1079":{"0":"744067","1":"74x4067 ","2":"1 ","3":"16-channel analog multiplexer\/demultiplexer ","4":" ","5":"analog ","6":"24 ","7":{"title":"CD74HC4067 ","url":"https:\/\/web.archive.org\/web\/20170804052235\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4067.pdf"},"99":"7400_TTL_Large_Footprint"},"1080":{"0":"744072","1":"74x4072 ","2":"2 ","3":"dual 4-input OR gate ","4":" ","5":" ","6":"14 ","7":{"title":"TC74HC4072 ","url":"http:\/\/www.htmldatasheet.com\/pdf\/toshiba\/tc74hc4072.pdf"},"99":"7400_TTL_Large_Footprint"},"1081":{"0":"744075","1":"74x4075 ","2":"3 ","3":"triple 3-input OR gate ","4":" ","5":" ","6":"14 ","7":{"title":"CD74HC4075 ","url":"http:\/\/www.ti.com\/lit\/gpn\/CD74HCT4075"},"99":"7400_TTL_Large_Footprint"},"1082":{"0":"744078","1":"74x4078 ","2":"1 ","3":"single 8-input OR\/NOR gate ","4":" ","5":" ","6":"14 ","7":{"title":"MM74HC4078 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaLogicDatabookVolume1_95500749\/1984_National_Logic_Databook_Volume_1#page\/n701"},"99":"7400_TTL_Large_Footprint"},"1083":{"0":"744094","1":"74x4094 ","2":"1 ","3":"8-bit three-state shift register\/latch ","4":" ","5":"three-state ","6":"16 ","7":{"title":"CD74HC4094 ","url":"https:\/\/web.archive.org\/web\/20170706105747\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc4094.pdf"},"99":"7400_TTL_Large_Footprint"},"1084":{"0":"744245","1":"74x4245 ","2":"1 ","3":"8-bit 3V\/5V translating transceiver ","4":" ","5":"three-state ","6":"(24) ","7":{"title":"74LVX4245 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaCROSSVOLTLowVoltageLogicSeriesDatabook_18426235\/page\/n135"},"99":"7400_TTL_Large_Footprint"},"1085":{"0":"744301","1":"74x4301 ","2":"1 ","3":"8-bit latch, inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"MN74HC4301 ","url":"https:\/\/archive.org\/details\/bitsavers_panasonicdicHighSpeedCMOS_23161100\/page\/n413"},"99":"7400_TTL_Large_Footprint"},"1086":{"0":"744302","1":"74x4302 ","2":"1 ","3":"8-bit latch, non-inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"MN74HC4302 ","url":"https:\/\/archive.org\/details\/bitsavers_panasonicdicHighSpeedCMOS_23161100\/page\/n417"},"99":"7400_TTL_Large_Footprint"},"1087":{"0":"744303","1":"74x4303 ","2":"1 ","3":"8-bit D-type flip-flop, inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"MN74HC4303 ","url":"https:\/\/archive.org\/details\/bitsavers_panasonicdicHighSpeedCMOS_23161100\/page\/n421"},"99":"7400_TTL_Large_Footprint"},"1088":{"0":"744304","1":"74x4304 ","2":"1 ","3":"8-bit D-type flip-flop, non-inverting outputs ","4":" ","5":"three-state ","6":"20 ","7":{"title":"MN74HC4304 ","url":"https:\/\/archive.org\/details\/bitsavers_panasonicdicHighSpeedCMOS_23161100\/page\/n425"},"99":"7400_TTL_Large_Footprint"},"1089":{"0":"744305","1":"74x4305 ","2":"2 ","3":"dual 4-bit buffer, inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"MN74HC4305 ","url":"https:\/\/archive.org\/details\/bitsavers_panasonicdicHighSpeedCMOS_23161100\/page\/n429"},"99":"7400_TTL_Large_Footprint"},"1090":{"0":"744306","1":"74x4306 ","2":"2 ","3":"dual 4-bit buffer, non-inverting ","4":" ","5":"three-state ","6":"20 ","7":{"title":"MN74HC4306 ","url":"https:\/\/archive.org\/details\/bitsavers_panasonicdicHighSpeedCMOS_23161100\/page\/n433"},"99":"7400_TTL_Large_Footprint"},"1091":{"0":"744316","1":"74x4316 ","2":"4 ","3":"quad analog switch ","4":" ","5":"analog ","6":"14 ","7":{"title":"MM74HC4316 ","url":"https:\/\/archive.org\/stream\/bitsavers_nationaldaLogicDatabookVolume1_95500749\/1984_National_Logic_Databook_Volume_1#page\/n703"},"99":"7400_TTL_Large_Footprint"},"1092":{"0":"744351","1":"74x4351 ","2":"1 ","3":"8-channel analog multiplexer\/demultiplexer with latch ","4":" ","5":"analog ","6":"20 ","7":{"title":"CD74HC4351 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd74hc4352"},"99":"7400_TTL_Large_Footprint"},"1093":{"0":"744352","1":"74x4352 ","2":"2 ","3":"dual 4-channel analog multiplexer\/demultiplexer with latch ","4":" ","5":"analog ","6":"20 ","7":{"title":"CD74HC4352 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd74hc4352"},"99":"7400_TTL_Large_Footprint"},"1094":{"0":"744353","1":"74x4353 ","2":"3 ","3":"triple 2-channel analog multiplexer\/demultiplexer with latch ","4":" ","5":"analog ","6":"20 ","7":{"title":"MC74HC4353 ","url":"https:\/\/archive.org\/details\/bitsavers_motoroladaHighSpeedCMOSData_40597139\/page\/n741"},"99":"7400_TTL_Large_Footprint"},"1095":{"0":"744374","1":"74x4374 ","2":"1 ","3":"8-bit dual-rank synchronizer ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74AS4374 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-056\/DSAIH000137795.pdf"},"99":"7400_TTL_Large_Footprint"},"1096":{"0":"744503","1":"74x4503 ","2":"1 ","3":"controller for 64k\/256k\/1M dynamic RAM ","4":" ","5":"three-state ","6":"52 ","7":{"title":"SN74ACT4503 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"1097":{"0":"744510","1":"74x4510 ","2":"1 ","3":"BCD decade up\/down counter ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC4510 ","url":"https:\/\/archive.org\/details\/bitsavers_rcadataBooMOS_35821859\/page\/n559"},"99":"7400_TTL_Large_Footprint"},"1098":{"0":"744511","1":"74x4511 ","2":"1 ","3":"BCD to 7-segment decoder ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC4511 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd54hc4511"},"99":"7400_TTL_Large_Footprint"},"1099":{"0":"744514","1":"74x4514 ","2":"1 ","3":"4-to-16 line decoder\/demultiplexer, input latches ","4":" ","5":" ","6":"24 ","7":{"title":"CD74HC4514 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd54hc4514"},"99":"7400_TTL_Large_Footprint"},"1100":{"0":"744515","1":"74x4515 ","2":"1 ","3":"4-to-16 line decoder\/demultiplexer with input latches; inverting ","4":" ","5":" ","6":"24 ","7":{"title":"CD74HC4515 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd54hc4514"},"99":"7400_TTL_Large_Footprint"},"1101":{"0":"744516","1":"74x4516 ","2":"1 ","3":"4-bit binary up\/down counter ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC4516 ","url":"https:\/\/archive.org\/details\/bitsavers_rcadataBooMOS_35821859\/page\/n559"},"99":"7400_TTL_Large_Footprint"},"1102":{"0":"744518","1":"74x4518 ","2":"2 ","3":"dual 4-bit synchronous decade counter ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC4518 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd74hc4520"},"99":"7400_TTL_Large_Footprint"},"1103":{"0":"744520","1":"74x4520 ","2":"2 ","3":"dual 4-bit synchronous binary counter ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC4520 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd74hc4520"},"99":"7400_TTL_Large_Footprint"},"1104":{"0":"744538","1":"74x4538 ","2":"2 ","3":"dual retriggerable precision monostable multivibrator ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC4538 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd54hc4538"},"99":"7400_TTL_Large_Footprint"},"1105":{"0":"744543","1":"74x4543 ","2":"1 ","3":"BCD to 7-segment latch\/decoder\/driver for LCDs ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC4543 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd74hc4543"},"99":"7400_TTL_Large_Footprint"},"1106":{"0":"744560","1":"74x4560 ","2":"1 ","3":"4-bit BCD adder ","4":" ","5":" ","6":"16 ","7":{"title":"MM74HC4560 ","url":"https:\/\/archive.org\/details\/bitsavers_nationalda74HCDatabook_36362852\/page\/n531"},"99":"7400_TTL_Large_Footprint"},"1107":{"0":"744724","1":"74x4724 ","2":"1 ","3":"8-bit addressable latch ","4":" ","5":" ","6":"16 ","7":{"title":"SN74HC4724 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookogicDataBook_23574286\/1984_High-speed_CMOS_Logic_Data_Book#page\/n457"},"99":"7400_TTL_Large_Footprint"},"1108":{"0":"744764","1":"74x4764 ","2":"1 ","3":"programmable dRAM controller ","4":" ","5":" ","6":"(100) ","7":{"title":"74ABT4764 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-110\/DSAP0018785.pdf"},"99":"7400_TTL_Large_Footprint"},"1109":{"0":"744799","1":"74x4799 ","2":"1 ","3":"Timer for NiCd and NiMH chargers ","4":"Schmitt trigger ","5":"open-collector and three-state ","6":"16 ","7":{"title":"74LV4799 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-25\/DSA-494778.pdf"},"99":"7400_TTL_Large_Footprint"},"1110":{"0":"744851","1":"74x4851 ","2":"1 ","3":"8-channel analog multiplexer\/demultiplexer ","4":" ","5":"analog ","6":"16 ","7":{"title":"SN74HC4851 ","url":"https:\/\/web.archive.org\/web\/20160508140402\/http:\/\/www.ti.com\/lit\/ds\/symlink\/sn74hc4851.pdf"},"99":"7400_TTL_Large_Footprint"},"1111":{"0":"744852","1":"74x4852 ","2":"2 ","3":"dual 4-channel analog multiplexer\/demultiplexer ","4":" ","5":"analog ","6":"16 ","7":{"title":"SN74HC4852 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74hc4852"},"99":"7400_TTL_Large_Footprint"},"1112":{"0":"745074","1":"74x5074 ","2":"2 ","3":"dual positive edge-triggered D-type flip-flop (metastable immune) ","4":" ","5":" ","6":"14 ","7":{"title":"74ABT5074 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-25\/DSA-496118.pdf"},"99":"7400_TTL_Large_Footprint"},"1113":{"0":"745245","1":"74x5245 ","2":"1 ","3":"octal bidirectional transceiver ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"DM74ALS5245 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaicDatabook_22808448\/page\/n417"},"99":"7400_TTL_Large_Footprint"},"1114":{"0":"745300","1":"74x5300 ","2":"1 ","3":"fiber optic LED driver ","4":" ","5":"driver 120&nbsp;mA ","6":"8 ","7":{"title":"74F5300 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/philips\/N74F5300D.pdf"},"99":"7400_TTL_Large_Footprint"},"1115":{"0":"745302","1":"74x5302 ","2":"2 ","3":"dual fiber optic LED \/ clock driver ","4":" ","5":"driver 160&nbsp;mA ","6":"14 ","7":{"title":"74F5302 ","url":"http:\/\/www.datasheetbank.com\/datasheet-download\/530792\/1\/Philips\/74F5302"},"99":"7400_TTL_Large_Footprint"},"1116":{"0":"745400","1":"74x5400 ","2":"1 ","3":"11-bit line\/memory driver, non-inverting ","4":" ","5":"three-state, 25 \u03a9 series resistor ","6":"28 ","7":{"title":"SN74ABT5400 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n605"},"99":"7400_TTL_Large_Footprint"},"1117":{"0":"745401","1":"74x5401 ","2":"1 ","3":"11-bit line\/memory driver, inverting ","4":" ","5":"three-state, 25 \u03a9 series resistor ","6":"28 ","7":{"title":"SN74ABT5401 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n609"},"99":"7400_TTL_Large_Footprint"},"1118":{"0":"745402","1":"74x5402 ","2":"1 ","3":"12-bit line\/memory driver, non-inverting ","4":" ","5":"three-state, 25 \u03a9 series resistor ","6":"28 ","7":{"title":"SN74ABT5402 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n613"},"99":"7400_TTL_Large_Footprint"},"1119":{"0":"745403","1":"74x5403 ","2":"1 ","3":"12-bit line\/memory driver, inverting ","4":" ","5":"three-state, 25 \u03a9 series resistor ","6":"28 ","7":{"title":"SN74ABT5403 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n617"},"99":"7400_TTL_Large_Footprint"},"1120":{"0":"745555","1":"74x5555 ","2":"1 ","3":"programmable delay timer with oscillator ","4":" ","5":" ","6":"16 ","7":{"title":"74HC5555 ","url":"https:\/\/assets.nexperia.com\/documents\/data-sheet\/74HC5555.pdf"},"99":"7400_TTL_Large_Footprint"},"1121":{"0":"745620","1":"74x5620 ","2":"1 ","3":"octal bidirectional transceiver ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"DM74ALS5620 ","url":"https:\/\/archive.org\/details\/bitsavers_nationaldaicDatabook_22808448\/page\/n417"},"99":"7400_TTL_Large_Footprint"},"1123":{"0":"746000","1":"74x6000 ","2":"1 ","3":"logic-to-logic optocoupler, non-inverting ","4":" ","5":" ","6":"6 ","7":{"title":"74OL6000 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-12\/DSA-229129.pdf"},"99":"7400_TTL_Large_Footprint"},"1124":{"0":"746001","1":"74x6001 ","2":"1 ","3":"logic-to-logic optocoupler, inverting ","4":" ","5":" ","6":"6 ","7":{"title":"74OL6001 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-12\/DSA-229129.pdf"},"99":"7400_TTL_Large_Footprint"},"1125":{"0":"746010","1":"74x6010 ","2":"1 ","3":"logic-to-logic optocoupler, non-inverting ","4":" ","5":"open-collector 15&nbsp;V ","6":"6 ","7":{"title":"74OL6010 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-12\/DSA-229129.pdf"},"99":"7400_TTL_Large_Footprint"},"1126":{"0":"746011","1":"74x6011 ","2":"1 ","3":"logic-to-logic optocoupler, inverting ","4":" ","5":"open-collector 15&nbsp;V ","6":"6 ","7":{"title":"74OL6011 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-12\/DSA-229129.pdf"},"99":"7400_TTL_Large_Footprint"},"1127":{"0":"746300","1":"74x6300 ","2":"1 ","3":"programmable dynamic memory refresh timer ","4":" ","5":" ","6":"16 ","7":{"title":"SN74ALS6300 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"1128":{"0":"746301","1":"74x6301 ","2":"1 ","3":"dynamic memory refresh controller, transparent and burst modes, for 16K, 64K, 256K, and 1M dRAM ","4":" ","5":" ","6":"52 ","7":{"title":"SN74ALS6301 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n535"},"99":"7400_TTL_Large_Footprint"},"1129":{"0":"746302","1":"74x6302 ","2":"1 ","3":"dynamic memory refresh controller, transparent and burst modes, for 16K, 64K, 256K, and 1M dRAM ","4":" ","5":" ","6":"52 ","7":{"title":"SN74ALS6302 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n535"},"99":"7400_TTL_Large_Footprint"},"1130":{"0":"746310","1":"74x6310 ","2":"1 ","3":"static column and page mode access detector for dRAM ","4":" ","5":" ","6":"20 ","7":{"title":"SN74ALS6310A ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"1131":{"0":"746311","1":"74x6311 ","2":"1 ","3":"static column and page mode access detector for dRAM ","4":" ","5":" ","6":"20 ","7":{"title":"SN74ALS6311A ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"1132":{"0":"746323","1":"74x6323 ","2":"1 ","3":"programmable ripple counter with oscillator ","4":" ","5":"three-state ","6":"(8) ","7":{"title":"74HC6323A ","url":"https:\/\/assets.nexperia.com\/documents\/data-sheet\/74HC_HCT6323A.pdf"},"99":"7400_TTL_Large_Footprint"},"1133":{"0":"746364","1":"74x6364 ","2":"1 ","3":"64-bit flow-through error detection and correction circuit ","4":" ","5":"three-state ","6":"(207) ","7":{"title":"SN74AS6364 ","url":"https:\/\/usermanual.wiki\/Document\/1990TICacheMemoryManagementDataBook.1210032352.pdf"},"99":"7400_TTL_Large_Footprint"},"1134":{"0":"746800","1":"74x6800 ","2":"1 ","3":"10-bit FET bus switch with precharge ","4":" ","5":" ","6":"24 ","7":{"title":"IDT74FST6800 ","url":"https:\/\/archive.org\/details\/bitsavers_idtdataBoomanceLogicDataBook_51362967\/page\/n671"},"99":"7400_TTL_Large_Footprint"},"1135":{"0":"746845","1":"74x6845 ","2":"1 ","3":"8-bit FET bus switch with precharge and extended voltage range ","4":" ","5":" ","6":"(20) ","7":{"title":"SN74CBT6845C ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-36\/DSA-711566.pdf"},"99":"7400_TTL_Large_Footprint"},"1136":{"0":"747001","1":"74x7001 ","2":"4 ","3":"quad 2-input AND gate ","4":"Schmitt trigger ","5":" ","6":"14 ","7":{"title":"SN74HC7001 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74hc7001"},"99":"7400_TTL_Large_Footprint"},"1137":{"0":"747002","1":"74x7002 ","2":"4 ","3":"quad 2-input NOR gate ","4":"Schmitt trigger ","5":" ","6":"14 ","7":{"title":"SN74HC7002 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74hc7002"},"99":"7400_TTL_Large_Footprint"},"1138":{"0":"747006","1":"74x7006 ","2":"6 ","3":"two inverters, one 3-input NAND, one 4-input NAND, one 3-input NOR, one 4-input NOR ","4":" ","5":" ","6":"24 ","7":{"title":"SN74HC7006 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookSLogicDataBook_45157566\/page\/n773"},"99":"7400_TTL_Large_Footprint"},"1139":{"0":"747007","1":"74x7007 ","2":"6 ","3":"hex buffer gate ","4":" ","5":" ","6":"14 ","7":{"title":"TC74HCT7007AP ","url":"https:\/\/www.alldatasheet.com\/datasheet-pdf\/pdf\/31796\/TOSHIBA\/TC74HCT7007AF.html"},"99":"7400_TTL_Large_Footprint"},"1140":{"0":"747008","1":"74x7008 ","2":"6 ","3":"two inverters, three 2-input NAND, three 2-input NOR ","4":" ","5":" ","6":"24 ","7":{"title":"SN74HC7008 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookSLogicDataBook_45157566\/page\/n777"},"99":"7400_TTL_Large_Footprint"},"1141":{"0":"747014","1":"74x7014 ","2":"6 ","3":"hex buffer gate ","4":"Schmitt trigger ","5":" ","6":"14 ","7":{"title":"74HC7014 ","url":"https:\/\/assets.nexperia.com\/documents\/data-sheet\/74HC7014.pdf"},"99":"7400_TTL_Large_Footprint"},"1142":{"0":"747022","1":"74x7022 ","2":"1 ","3":"4-stage \u00f78 Johnson counter with power-up clear ","4":" ","5":" ","6":"14 ","7":{"title":"SN74HC7022 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookogicDataBook_23574286\/1984_High-speed_CMOS_Logic_Data_Book#page\/n615"},"99":"7400_TTL_Large_Footprint"},"1143":{"0":"747030","1":"74x7030 ","2":"1 ","3":"576-bit FIFO memory (64x9) ","4":" ","5":"three-state ","6":"28 ","7":{"title":"74HC7030 ","url":"https:\/\/archive.org\/details\/highspeedcmosda00sign\/page\/764"},"99":"7400_TTL_Large_Footprint"},"1144":{"0":"747032","1":"74x7032 ","2":"4 ","3":"quad 2-input OR gates ","4":"Schmitt trigger ","5":" ","6":"14 ","7":{"title":"SN74HC7032 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookSLogicDataBook_45157566\/page\/n787"},"99":"7400_TTL_Large_Footprint"},"1145":{"0":"747038","1":"74x7038 ","2":"1 ","3":"9-bit bus transceiver with latch ","4":" ","5":"three-state ","6":"24 ","7":{"title":"CD74HC7038 ","url":"https:\/\/archive.org\/details\/bitsavers_rcadataBooMOS_35821859\/page\/n641"},"99":"7400_TTL_Large_Footprint"},"1146":{"0":"747046","1":"74x7046 ","2":"1 ","3":{"title":"phase-locked loop with voltage-controlled oscillator and lock detector ","url":"https:\/\/en.wikipedia.org\/wiki\/Voltage-controlled_oscillator"},"4":" ","5":" ","6":"16 ","7":{"title":"CD74HC7046A ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd74hc7046a"},"99":"7400_TTL_Large_Footprint"},"1147":{"0":"747060","1":"74x7060 ","2":"1 ","3":"14-stage binary counter with oscillator ","4":"Schmitt trigger ","5":" ","6":"20 ","7":{"title":"CD74AC7060 ","url":"https:\/\/archive.org\/details\/RCA-RCAAdvancedCMOSLogicICs1987OCR\/page\/n291"},"99":"7400_TTL_Large_Footprint"},"1148":{"0":"747074","1":"74x7074 ","2":"6 ","3":"two inverters, one 2-input NAND, one 2-input NOR, two D-type flip-flops ","4":" ","5":" ","6":"24 ","7":{"title":"SN74HC7074 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookSLogicDataBook_45157566\/page\/n791"},"99":"7400_TTL_Large_Footprint"},"1149":{"0":"747075","1":"74x7075 ","2":"6 ","3":"two inverters, two 2-input NAND, two D-type flip-flops ","4":" ","5":" ","6":"24 ","7":{"title":"SN74HC7075 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookSLogicDataBook_45157566\/page\/n797"},"99":"7400_TTL_Large_Footprint"},"1150":{"0":"747076","1":"74x7076 ","2":"6 ","3":"two inverters, two 2-input NOR, two D-type flip-flops ","4":" ","5":" ","6":"24 ","7":{"title":"SN74HC7076 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookSLogicDataBook_45157566\/page\/n803"},"99":"7400_TTL_Large_Footprint"},"1151":{"0":"747080","1":"74x7080 ","2":"1 ","3":"16-bit parity generator \/ checker ","4":" ","5":" ","6":"20 ","7":{"title":"74HCT7080 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-25\/DSA-491964.pdf"},"99":"7400_TTL_Large_Footprint"},"1152":{"0":"747132","1":"74x7132 ","2":"4 ","3":"quad adjustable comparator with output latches ","4":"Schmitt trigger ","5":"three-state ","6":"14 ","7":{"title":"74HCT7132 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-30\/DSA-596949.pdf"},"99":"7400_TTL_Large_Footprint"},"1153":{"0":"747200","1":"74x7200 ","2":"1 ","3":"2304-bit FIFO memory (256x9) ","4":" ","5":" ","6":"28 ","7":{"title":"SN74ACT7200L ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n695"},"99":"7400_TTL_Large_Footprint"},"1154":{"0":"747201","1":"74x7201 ","2":"1 ","3":"4608-bit FIFO memory (512x9) ","4":" ","5":" ","6":"28 ","7":{"title":"SN74ACT7201LA ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n695"},"99":"7400_TTL_Large_Footprint"},"1155":{"0":"747202","1":"74x7202 ","2":"1 ","3":"9216-bit FIFO memory (1024x9) ","4":" ","5":" ","6":"28 ","7":{"title":"SN74ACT7202LA ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n695"},"99":"7400_TTL_Large_Footprint"},"1156":{"0":"747203","1":"74x7203 ","2":"1 ","3":"18432-bit FIFO memory (2048x9) ","4":" ","5":" ","6":"28 ","7":{"title":"SN74ACT7203L ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n715"},"99":"7400_TTL_Large_Footprint"},"1157":{"0":"747204","1":"74ACT7204 ","2":"1 ","3":"36864-bit FIFO memory (4096x9) ","4":" ","5":" ","6":"28 ","7":{"title":"SN74ACT7204L ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n715"},"99":"7400_TTL_Large_Footprint"},"1158":{"0":"747204","1":"74HCU7204 ","2":"2 ","3":"dual unbuffered inverters ","4":" ","5":" ","6":"(8) ","7":{"title":"SN74HCU7204 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74hcu7204"},"99":"7400_TTL_Large_Footprint"},"1159":{"0":"747205","1":"74x7205 ","2":"1 ","3":"73728-bit FIFO memory (8192x9) ","4":" ","5":" ","6":"28 ","7":{"title":"SN74ACT7205L ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-36\/DSA-705735.pdf"},"99":"7400_TTL_Large_Footprint"},"1160":{"0":"747206","1":"74x7206 ","2":"1 ","3":"147456-bit FIFO memory (16383x9) ","4":" ","5":" ","6":"28 ","7":{"title":"SN74ACT7206L ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-36\/DSA-705735.pdf"},"99":"7400_TTL_Large_Footprint"},"1161":{"0":"747240","1":"74x7240 ","2":"1 ","3":"octal bus buffer, inverting ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"TC74HC7240AP ","url":"http:\/\/pdf.datasheet.live\/datasheets-1\/toshiba\/TC74HC7241AP.pdf"},"99":"7400_TTL_Large_Footprint"},"1162":{"0":"747241","1":"74x7241 ","2":"1 ","3":"octal bus buffer, non-inverting ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"TC74HC7241AP ","url":"http:\/\/pdf.datasheet.live\/datasheets-1\/toshiba\/TC74HC7241AP.pdf"},"99":"7400_TTL_Large_Footprint"},"1163":{"0":"747244","1":"74x7244 ","2":"1 ","3":"octal bus buffer, non-inverting ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"TC74HC7244AP ","url":"http:\/\/pdf.datasheet.live\/datasheets-1\/toshiba\/TC74HC7241AP.pdf"},"99":"7400_TTL_Large_Footprint"},"1164":{"0":"747245","1":"74x7245 ","2":"1 ","3":"octal bus transceiver, non-inverting ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"M74HC7245 ","url":"https:\/\/pdf1.alldatasheet.com\/datasheet-pdf\/view\/23130\/STMICROELECTRONICS\/M74HC7645.html"},"99":"7400_TTL_Large_Footprint"},"1165":{"0":"747266","1":"74x7266 ","2":"4 ","3":"quad 2-input XNOR gate ","4":" ","5":" ","6":"14 ","7":{"title":"SN74HC7266 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookogicDataBook_23574286\/1984_High-speed_CMOS_Logic_Data_Book#page\/n461"},"99":"7400_TTL_Large_Footprint"},"1166":{"0":"747273","1":"74x7273 ","2":"8 ","3":"octal positive edge-triggered D-type flip-flop with reset ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"74HCT7273 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-25\/DSA-496043.pdf"},"99":"7400_TTL_Large_Footprint"},"1167":{"0":"747292","1":"74x7292 ","2":"1 ","3":"programmable divider\/timer ","4":" ","5":" ","6":"16 ","7":{"title":"TC74HC7292AP ","url":"https:\/\/pdf1.alldatasheet.com\/datasheet-pdf\/view\/31771\/TOSHIBA\/TC74HC7292AP.html"},"99":"7400_TTL_Large_Footprint"},"1168":{"0":"747294","1":"74x7294 ","2":"1 ","3":"programmable divider\/timer ","4":" ","5":" ","6":"16 ","7":{"title":"M74HC7294 ","url":"https:\/\/pdf1.alldatasheet.com\/datasheet-pdf\/view\/23075\/STMICROELECTRONICS\/M74HC7294.html"},"99":"7400_TTL_Large_Footprint"},"1169":{"0":"747340","1":"74x7340 ","2":"1 ","3":"8-bit bus driver with bidirectional registers ","4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74HC7340 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookogicDataBook_23574286\/1984_High-speed_CMOS_Logic_Data_Book#page\/n625"},"99":"7400_TTL_Large_Footprint"},"1170":{"0":"747403","1":"74x7403 ","2":"1 ","3":"256-bit FIFO memory (64x4) ","4":" ","5":"three-state ","6":"16 ","7":{"title":"74HC7403 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/philips\/74HC7403.pdf"},"99":"7400_TTL_Large_Footprint"},"1171":{"0":"747404","1":"74x7404 ","2":"1 ","3":"320-bit FIFO memory (64x5) ","4":" ","5":"three-state ","6":"18 ","7":{"title":"74HC7404 ","url":"https:\/\/pdf1.alldatasheet.com\/datasheet-pdf\/view\/15661\/PHILIPS\/74HC7404.html"},"99":"7400_TTL_Large_Footprint"},"1172":{"0":"747540","1":"74x7540 ","2":"8 ","3":"octal buffer\/line driver, inverting ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"74HC7540 ","url":"https:\/\/assets.nexperia.com\/documents\/data-sheet\/74HC_HCT7540.pdf"},"99":"7400_TTL_Large_Footprint"},"1173":{"0":"747541","1":"74x7541 ","2":"8 ","3":"octal buffer\/line driver, non-inverting ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"74HC7541 ","url":"https:\/\/assets.nexperia.com\/documents\/data-sheet\/74HC_HCT7541.pdf"},"99":"7400_TTL_Large_Footprint"},"1174":{"0":"747597","1":"74x7597 ","2":"1 ","3":"8-bit shift register with input latches ","4":" ","5":" ","6":"16 ","7":{"title":"74HC7597 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/philips\/74HC7597.pdf"},"99":"7400_TTL_Large_Footprint"},"1175":{"0":"747623","1":"74x7623 ","2":"1 ","3":"octal bus transceiver, non-inverting ","4":" ","5":"three-state and open-drain ","6":"20 ","7":{"title":"CD74AC7623 ","url":"https:\/\/archive.org\/details\/RCA-RCAAdvancedCMOSLogicICs1987OCR\/page\/n293"},"99":"7400_TTL_Large_Footprint"},"1176":{"0":"747640","1":"74x7640 ","2":"1 ","3":"octal bus transceiver, inverting ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"M74HC7640 ","url":"https:\/\/pdf1.alldatasheet.com\/datasheet-pdf\/view\/23130\/STMICROELECTRONICS\/M74HC7645.html"},"99":"7400_TTL_Large_Footprint"},"1177":{"0":"747643","1":"74x7643 ","2":"1 ","3":"octal bus transceiver, non-inverting\/inverting ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"M74HC7643 ","url":"https:\/\/pdf1.alldatasheet.com\/datasheet-pdf\/view\/23130\/STMICROELECTRONICS\/M74HC7645.html"},"99":"7400_TTL_Large_Footprint"},"1178":{"0":"747645","1":"74x7645 ","2":"1 ","3":"octal bus transceiver, non-inverting ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"M74HC7645 ","url":"https:\/\/pdf1.alldatasheet.com\/datasheet-pdf\/view\/23130\/STMICROELECTRONICS\/M74HC7645.html"},"99":"7400_TTL_Large_Footprint"},"1179":{"0":"747731","1":"74x7731 ","2":"4 ","3":"quad 64-bit static shift register ","4":" ","5":" ","6":"16 ","7":{"title":"74HC7731 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/philips\/74HCT7731.pdf"},"99":"7400_TTL_Large_Footprint"},"1180":{"0":"747793","1":"74x7793 ","2":"1 ","3":"8-bit noninverting transparent latch with readback ","4":" ","5":"three-state ","6":"20 ","7":{"title":"MC74HC7793 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0048904.pdf"},"99":"7400_TTL_Large_Footprint"},"1181":{"0":"747801","1":"74x7801 ","2":"1 ","3":"18432-bit FIFO memory (1024x18), clocked ","4":" ","5":"three-state ","6":"(68) ","7":{"title":"SN74ACT7801 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n21"},"99":"7400_TTL_Large_Footprint"},"1182":{"0":"747802","1":"74x7802 ","2":"1 ","3":"18432-bit FIFO memory (1024x18) ","4":" ","5":"three-state ","6":"(68) ","7":{"title":"SN74ACT7802 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n115"},"99":"7400_TTL_Large_Footprint"},"1183":{"0":"747803","1":"74x7803 ","2":"1 ","3":"9216-bit FIFO memory (512x18), clocked ","4":" ","5":"three-state ","6":"(56) ","7":{"title":"SN74ACT7803 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n37"},"99":"7400_TTL_Large_Footprint"},"1184":{"0":"747804","1":"74x7804 ","2":"1 ","3":"9216-bit FIFO memory (512x18) ","4":" ","5":"three-state ","6":"(56) ","7":{"title":"SN74ACT7804 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n127"},"99":"7400_TTL_Large_Footprint"},"1185":{"0":"747805","1":"74x7805 ","2":"1 ","3":"4608-bit FIFO memory (256x18), clocked ","4":" ","5":"three-state ","6":"(56) ","7":{"title":"SN74ACT7805 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n51"},"99":"7400_TTL_Large_Footprint"},"1186":{"0":"747806","1":"74x7806 ","2":"1 ","3":"4608-bit FIFO memory (256x18) ","4":" ","5":"three-state ","6":"(56) ","7":{"title":"SN74ACT7806 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n139"},"99":"7400_TTL_Large_Footprint"},"1187":{"0":"747807","1":"74x7807 ","2":"1 ","3":"18432-bit FIFO memory (2048x9), clocked ","4":" ","5":"three-state ","6":"(44) ","7":{"title":"SN74ACT7807 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n65"},"99":"7400_TTL_Large_Footprint"},"1188":{"0":"747808","1":"74x7808 ","2":"1 ","3":"18432-bit FIFO memory (2048x9) ","4":" ","5":"three-state ","6":"(44) ","7":{"title":"SN74ACT7808 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n151"},"99":"7400_TTL_Large_Footprint"},"1189":{"0":"747811","1":"74x7811 ","2":"1 ","3":"18432-bit FIFO memory (1024x18), clocked ","4":" ","5":"three-state ","6":"(68) ","7":{"title":"SN74ACT7811 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n81"},"99":"7400_TTL_Large_Footprint"},"1190":{"0":"747813","1":"74x7813 ","2":"1 ","3":"1152-bit FIFO memory (64x18), clocked ","4":" ","5":"three-state ","6":"(56) ","7":{"title":"SN74ACT7813 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n99"},"99":"7400_TTL_Large_Footprint"},"1191":{"0":"747814","1":"74x7814 ","2":"1 ","3":"1152-bit FIFO memory (64x18) ","4":" ","5":"three-state ","6":"(56) ","7":{"title":"SN74ACT7814 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n165"},"99":"7400_TTL_Large_Footprint"},"1192":{"0":"747815","1":"74x7815 ","2":"1 ","3":"4608-bit bidirectional FIFO memory(2x64x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ABT7815 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n279"},"99":"7400_TTL_Large_Footprint"},"1193":{"0":"747816","1":"74x7816 ","2":"1 ","3":"4608-bit bidirectional FIFO memory(2x64x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ABT7816 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n291"},"99":"7400_TTL_Large_Footprint"},"1194":{"0":"747817","1":"74x7817 ","2":"1 ","3":"2304-bit FIFO memory(64x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ABT7817 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n293"},"99":"7400_TTL_Large_Footprint"},"1195":{"0":"747818","1":"74x7818 ","2":"1 ","3":"2304-bit FIFO memory(64x36) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ABT7818 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n295"},"99":"7400_TTL_Large_Footprint"},"1196":{"0":"747819","1":"74x7819 ","2":"1 ","3":"18432-bit bidirectional FIFO memory (2x512x18), clocked ","4":" ","5":"three-state ","6":"(80) ","7":{"title":"SN74ABT7819 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n207"},"99":"7400_TTL_Large_Footprint"},"1197":{"0":"747820","1":"74x7820 ","2":"1 ","3":"18432-bit bidirectional FIFO memory (2x512x18) ","4":" ","5":"three-state ","6":"(80) ","7":{"title":"SN74ABT7820 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n229"},"99":"7400_TTL_Large_Footprint"},"1198":{"0":"747821","1":"74x7821 ","2":"1 ","3":"32768-bit bidirectional FIFO memory (2x512x32) ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ACT7821 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n317"},"99":"7400_TTL_Large_Footprint"},"1199":{"0":"747822","1":"74x7822 ","2":"1 ","3":"32768-bit bidirectional FIFO memory (2x512x32), clocked ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ACT7822 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n325"},"99":"7400_TTL_Large_Footprint"},"1200":{"0":"747823","1":"74x7823 ","2":"1 ","3":"36864-bit FIFO memory (1024x36), clocked ","4":" ","5":"three-state ","6":"(120) ","7":{"title":"SN74ACT7823 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook400_13134187\/page\/n333"},"99":"7400_TTL_Large_Footprint"},"1201":{"0":"747881","1":"74x7881 ","2":"1 ","3":"18432-bit FIFO memory (1024x18), clocked ","4":" ","5":"three-state ","6":"(68) ","7":{"title":"SN74ACT7881 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n479"},"99":"7400_TTL_Large_Footprint"},"1202":{"0":"747882","1":"74x7882 ","2":"1 ","3":"36864-bit FIFO memory (2048x18), clocked ","4":" ","5":"three-state ","6":"(68) ","7":{"title":"SN74ACT7882 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n495"},"99":"7400_TTL_Large_Footprint"},"1203":{"0":"747884","1":"74x7884 ","2":"1 ","3":"73728-bit FIFO memory (4096x18), clocked ","4":" ","5":"three-state ","6":"(68) ","7":{"title":"SN74ACT7884 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookeFIFOMemoriesDataBook_33517703\/page\/n511"},"99":"7400_TTL_Large_Footprint"},"1204":{"0":"748003","1":"74x8003 ","2":"2 ","3":"dual 2-input NAND gate ","4":" ","5":" ","6":"8 ","7":{"title":"SN74ALS8003 ","url":"https:\/\/archive.org\/stream\/bitsavers_tidataBookVol3_25840031\/1984_The_TTL_Data_Book_Vol_3#page\/n771"},"99":"7400_TTL_Large_Footprint"},"1205":{"0":"748151","1":"74x8151 ","2":"1 ","3":"10-bit inverting\/non-inverting buffer ","4":"Schmitt trigger ","5":"three-state ","6":"24 ","7":{"title":"SN74LV8151 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74lv8151"},"99":"7400_TTL_Large_Footprint"},"1206":{"0":"748153","1":"74x8153 ","2":"1 ","3":"8-bit serial-to-parallel interface ","4":" ","5":"three-state or open-collector ","6":"20 ","7":{"title":"SN74LV8153 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74lv8153"},"99":"7400_TTL_Large_Footprint"},"1207":{"0":"748154","1":"74x8154 ","2":"2 ","3":"dual 16-bit counters with output registers ","4":" ","5":"three-state ","6":"20 ","7":{"title":"SN74LV8154 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74lv8154"},"99":"7400_TTL_Large_Footprint"},"1208":{"0":"748161","1":"74x8161 ","2":"1 ","3":"8-bit synchronous binary counter ","4":" ","5":" ","6":"24 ","7":{"title":"SN74ALS8161 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/scans\/Scans-067\/DSA2IH00215541.pdf"},"99":"7400_TTL_Large_Footprint"},"1209":{"0":"748240","1":"74x8240 ","2":"1 ","3":{"title":"octal inverting buffer with JTAG port ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74BCT8240A ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookLogicDataBook_44713328\/page\/n23"},"99":"7400_TTL_Large_Footprint"},"1210":{"0":"748244","1":"74x8244 ","2":"1 ","3":{"title":"octal non-inverting buffer with JTAG port ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74BCT8244A ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookLogicDataBook_44713328\/page\/n43"},"99":"7400_TTL_Large_Footprint"},"1211":{"0":"748245","1":"74x8245 ","2":"1 ","3":{"title":"octal bus transceiver with JTAG port ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74ABT8245 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n735"},"99":"7400_TTL_Large_Footprint"},"1212":{"0":"748373","1":"74x8373 ","2":"1 ","3":{"title":"octal D-type latch with JTAG port ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74BCT8373A ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookLogicDataBook_44713328\/page\/n85"},"99":"7400_TTL_Large_Footprint"},"1213":{"0":"748374","1":"74x8374 ","2":"1 ","3":{"title":"octal D-type edge-triggered flip-flop with JTAG port ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74BCT8374A ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookLogicDataBook_44713328\/page\/n105"},"99":"7400_TTL_Large_Footprint"},"1214":{"0":"748400","1":"74x8400 ","2":"1 ","3":"expandable error checker \/ corrector ","4":" ","5":"three-state ","6":"48 ","7":{"title":"SN74ALS8400 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n541"},"99":"7400_TTL_Large_Footprint"},"1215":{"0":"748541","1":"74x8541 ","2":"1 ","3":"8-bit buffer, selectable inverting\/non-inverting ","4":"Schmitt trigger ","5":"three-state ","6":"20 ","7":{"title":"SN74AHC8541 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/DKDS41\/DSANUWW0029467.pdf"},"99":"7400_TTL_Large_Footprint"},"1216":{"0":"748543","1":"74x8543 ","2":"1 ","3":{"title":"octal registered bus transceiver with JTAG port ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74ABT8543 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n757"},"99":"7400_TTL_Large_Footprint"},"1217":{"0":"748646","1":"74x8646 ","2":"1 ","3":{"title":"octal bus transceiver and register with JTAG port ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74ABT8646 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n765"},"99":"7400_TTL_Large_Footprint"},"1218":{"0":"748652","1":"74x8652 ","2":"1 ","3":{"title":"octal bus transceiver and register with JTAG port ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74ABT8652 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n775"},"99":"7400_TTL_Large_Footprint"},"1219":{"0":"748818","1":"74x8818 ","2":"1 ","3":"16-bit microprogram sequencer, cascadable ","4":" ","5":"three-state ","6":"(84) ","7":{"title":"SN74ACT8818 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookamily32BitCMOSProcessorBuildingBlocksDat_39357329\/page\/n19"},"99":"7400_TTL_Large_Footprint"},"1220":{"0":"748832","1":"74x8832 ","2":"1 ","3":"32-bit registered ALU ","4":" ","5":"three-state ","6":"(208) ","7":{"title":"SN74ACT8832 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookamily32BitCMOSProcessorBuildingBlocksDat_39357329\/page\/n79"},"99":"7400_TTL_Large_Footprint"},"1221":{"0":"748834","1":"74x8834 ","2":"1 ","3":"40-bit register file ","4":" ","5":"three-state ","6":"(156) ","7":{"title":"SN74AS8834 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n545"},"99":"7400_TTL_Large_Footprint"},"1222":{"0":"748835","1":"74x8835 ","2":"1 ","3":"16-bit microprogram sequencer, cascadable ","4":" ","5":"three-state ","6":"(156) ","7":{"title":"SN74AS8835 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0053260.pdf"},"99":"7400_TTL_Large_Footprint"},"1223":{"0":"748836","1":"74x8836 ","2":"1 ","3":"32x32-bit multiplier\/accumulator ","4":" ","5":"three-state ","6":"(156) ","7":{"title":"SN74ACT8836 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookamily32BitCMOSProcessorBuildingBlocksDat_39357329\/page\/n273"},"99":"7400_TTL_Large_Footprint"},"1224":{"0":"748837","1":"74x8837 ","2":"1 ","3":"64-bit floating point unit ","4":" ","5":"three-state ","6":"(208) ","7":{"title":"SN74ACT8837 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookamily32BitCMOSProcessorBuildingBlocksDat_39357329\/page\/n307"},"99":"7400_TTL_Large_Footprint"},"1225":{"0":"748838","1":"74x8838 ","2":"1 ","3":"64-bit barrel shifter ","4":" ","5":"three-state ","6":"(84) ","7":{"title":"SN74AS8838 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBook_28346484\/page\/n555"},"99":"7400_TTL_Large_Footprint"},"1226":{"0":"748839","1":"74x8839 ","2":"1 ","3":"32-bit shuffle\/exchange network ","4":" ","5":"three-state ","6":"(85) ","7":{"title":"SN74AS8839 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0053259.pdf"},"99":"7400_TTL_Large_Footprint"},"1227":{"0":"748840","1":"74x8840 ","2":"1 ","3":"digital crossbar switch ","4":" ","5":"three-state ","6":"(156) ","7":{"title":"SN74AS8840 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-110\/DSAP0010220.pdf"},"99":"7400_TTL_Large_Footprint"},"1228":{"0":"748841","1":"74x8841 ","2":"1 ","3":"digital crossbar switch ","4":" ","5":"three-state ","6":"(156) ","7":{"title":"SN74ACT8841 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookamily32BitCMOSProcessorBuildingBlocksDat_39357329\/page\/n435"},"99":"7400_TTL_Large_Footprint"},"1229":{"0":"748847","1":"74x8847 ","2":"1 ","3":"64-bit floating point and integer unit ","4":" ","5":"three-state ","6":"(208) ","7":{"title":"SN74ACT8847 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookamily32BitCMOSProcessorBuildingBlocksDat_39357329\/page\/n461"},"99":"7400_TTL_Large_Footprint"},"1230":{"0":"748867","1":"74x8867 ","2":"1 ","3":"32-bit vector processor unit ","4":" ","5":"three-state ","6":"(208) ","7":{"title":"SN74ACT8867 ","url":"https:\/\/archive.org\/details\/TexasInstruments-TI-Data-SN74ACT8800Family32-BitCMOSProcessorBuildingBlocks1990OCR\/page\/n495"},"99":"7400_TTL_Large_Footprint"},"1231":{"0":"748952","1":"74x8952 ","2":"1 ","3":{"title":"octal registered bus transceiver with JTAG port ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74ABT8952 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookiCMOSTechnologyDataBook_40217042\/page\/n785"},"99":"7400_TTL_Large_Footprint"},"1232":{"0":"748960","1":"74x8960 ","2":"1 ","3":{"title":"8-bit bidirectional latched FutureBus transceiver, inverting ","url":"https:\/\/en.wikipedia.org\/wiki\/FutureBus"},"4":" ","5":"three-state and open-collector ","6":"28 ","7":{"title":"74F8960 ","url":"https:\/\/cdn.datasheetspdf.com\/pdf-down\/7\/4\/F\/74F8960_PhilipsSemiconductors.pdf"},"99":"7400_TTL_Large_Footprint"},"1233":{"0":"748961","1":"74x8961 ","2":"1 ","3":{"title":"8-bit bidirectional latched FutureBus transceiver, non-inverting ","url":"https:\/\/en.wikipedia.org\/wiki\/FutureBus"},"4":" ","5":"three-state and open-collector ","6":"28 ","7":{"title":"74F8961 ","url":"https:\/\/cdn.datasheetspdf.com\/pdf-down\/7\/4\/F\/74F8960_PhilipsSemiconductors.pdf"},"99":"7400_TTL_Large_Footprint"},"1234":{"0":"748962","1":"74x8962 ","2":"1 ","3":{"title":"9-bit bidirectional latched FutureBus transceiver, inverting ","url":"https:\/\/en.wikipedia.org\/wiki\/FutureBus"},"4":" ","5":"three-state and open-collector ","6":"(44) ","7":{"title":"74F8962 ","url":"https:\/\/cdn.datasheetspdf.com\/pdf-down\/7\/4\/F\/74F8962_PhilipsSemiconductors.pdf"},"99":"7400_TTL_Large_Footprint"},"1235":{"0":"748963","1":"74x8963 ","2":"1 ","3":{"title":"9-bit bidirectional latched FutureBus transceiver, non-inverting ","url":"https:\/\/en.wikipedia.org\/wiki\/FutureBus"},"4":" ","5":"three-state and open-collector ","6":"(44) ","7":{"title":"74F8963 ","url":"https:\/\/cdn.datasheetspdf.com\/pdf-down\/7\/4\/F\/74F8962_PhilipsSemiconductors.pdf"},"99":"7400_TTL_Large_Footprint"},"1236":{"0":"748965","1":"74x8965 ","2":"1 ","3":{"title":"9-bit bidirectional latched FutureBus transceiver, latch select ","url":"https:\/\/en.wikipedia.org\/wiki\/FutureBus"},"4":" ","5":"three-state and open-collector ","6":"(44) ","7":{"title":"74F8965 ","url":"https:\/\/cdn.datasheetspdf.com\/pdf-down\/7\/4\/F\/74F8965_PhilipsSemiconductors.pdf"},"99":"7400_TTL_Large_Footprint"},"1237":{"0":"748966","1":"74x8966 ","2":"1 ","3":{"title":"9-bit bidirectional latched FutureBus transceiver, idle arbitration request \/ output ","url":"https:\/\/en.wikipedia.org\/wiki\/FutureBus"},"4":" ","5":"three-state and open-collector ","6":"(44) ","7":{"title":"74F8966 ","url":"https:\/\/cdn.datasheetspdf.com\/pdf-down\/7\/4\/F\/74F8965_PhilipsSemiconductors.pdf"},"99":"7400_TTL_Large_Footprint"},"1238":{"0":"748980","1":"74x8980 ","2":"1 ","3":{"title":"JTAG test access port master with 8-bit host interface ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"24 ","7":{"title":"SN74LVT8980 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookLogicDataBook_44713328\/page\/n795"},"99":"7400_TTL_Large_Footprint"},"1239":{"0":"748986","1":"74x8986 ","2":"1 ","3":{"title":"linkable, multidrop-addressable JTAG transceiver ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"(64) ","7":{"title":"SN74LVT8986 ","url":"http:\/\/www.ti.com\/lit\/gpn\/sn74lvt8986"},"99":"7400_TTL_Large_Footprint"},"1240":{"0":"748990","1":"74x8990 ","2":"1 ","3":{"title":"JTAG test access port master with 16-bit host interface ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"(44) ","7":{"title":"SN74ACT8990 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookLogicDataBook_44713328\/page\/n825"},"99":"7400_TTL_Large_Footprint"},"1241":{"0":"748994","1":"74x8994 ","2":"1 ","3":{"title":"JTAG scan-controlled logic\/signature analyzer ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":" ","6":"(28) ","7":{"title":"SN74ACT8994 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookLogicDataBook_44713328\/page\/n837"},"99":"7400_TTL_Large_Footprint"},"1242":{"0":"748996","1":"74x8996 ","2":"1 ","3":{"title":"multidrop-addressable JTAG transceiver ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":" ","6":"24 ","7":{"title":"SN74ABT8996 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookLogicDataBook_44713328\/page\/n847"},"99":"7400_TTL_Large_Footprint"},"1243":{"0":"748997","1":"74x8997 ","2":"1 ","3":{"title":"scan-controlled JTAG concatenator ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74ACT8997 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookLogicDataBook_44713328\/page\/n887"},"99":"7400_TTL_Large_Footprint"},"1244":{"0":"748999","1":"74x8999 ","2":"1 ","3":{"title":"scan-controlled JTAG multiplexer ","url":"https:\/\/en.wikipedia.org\/wiki\/JTAG"},"4":" ","5":"three-state ","6":"28 ","7":{"title":"SN74ACT8999 ","url":"https:\/\/archive.org\/details\/bitsavers_tidataBookLogicDataBook_44713328\/page\/n911"},"99":"7400_TTL_Large_Footprint"},"1245":{"0":"749000","1":"74x9000 ","2":"1 ","3":"programmable timer with oscillator ","4":" ","5":" ","6":"20 ","7":{"title":"MC74HC9000 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0048905.pdf"},"99":"7400_TTL_Large_Footprint"},"1246":{"0":"749014","1":"74x9014 ","2":"9 ","3":"nine-wide buffer\/line driver, inverting ","4":"Schmitt trigger ","5":" ","6":"20 ","7":{"title":"74HC9014 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/philips\/74HCT9014.pdf"},"99":"7400_TTL_Large_Footprint"},"1247":{"0":"749015","1":"74x9015 ","2":"9 ","3":"nine-wide buffer\/line driver, non-inverting ","4":"Schmitt trigger ","5":" ","6":"20 ","7":{"title":"74HC9015 ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/philips\/74HC9015.pdf"},"99":"7400_TTL_Large_Footprint"},"1248":{"0":"749034","1":"74x9034 ","2":"9 ","3":"nine-wide buffer, inverting ","4":" ","5":" ","6":"20 ","7":{"title":"MC74HC9034 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0048907.pdf"},"99":"7400_TTL_Large_Footprint"},"1249":{"0":"749035","1":"74x9035 ","2":"9 ","3":"nine-wide buffer, noninverting ","4":" ","5":" ","6":"20 ","7":{"title":"MC74HC9035 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0048907.pdf"},"99":"7400_TTL_Large_Footprint"},"1250":{"0":"749046","1":"74x9046 ","2":"1 ","3":"PLL with band gap controlled VCO ","4":" ","5":" ","6":"16 ","7":{"title":"74HCT9046 ","url":"https:\/\/assets.nexperia.com\/documents\/data-sheet\/74HCT9046A.pdf"},"99":"7400_TTL_Large_Footprint"},"1251":{"0":"749114","1":"74x9114 ","2":"9 ","3":"nine-wide inverter ","4":"Schmitt trigger ","5":"open-collector ","6":"20 ","7":{"title":"74HC9114 ","url":"https:\/\/assets.nexperia.com\/documents\/data-sheet\/74HC_HCT9114.pdf"},"99":"7400_TTL_Large_Footprint"},"1252":{"0":"749115","1":"74x9115 ","2":"9 ","3":"nine-wide buffer ","4":"Schmitt trigger ","5":"open-collector ","6":"20 ","7":{"title":"74HC9115 ","url":"https:\/\/assets.nexperia.com\/documents\/data-sheet\/74HC9115.pdf"},"99":"7400_TTL_Large_Footprint"},"1253":{"0":"749134","1":"74x9134 ","2":"9 ","3":"nine-wide buffer, inverting ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"MC74HC9134 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0048910.pdf"},"99":"7400_TTL_Large_Footprint"},"1254":{"0":"749135","1":"74x9135 ","2":"9 ","3":"nine-wide buffer, noninverting ","4":" ","5":"open-collector ","6":"20 ","7":{"title":"MC74HC9135 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-112\/DSAP0048910.pdf"},"99":"7400_TTL_Large_Footprint"},"1255":{"0":"749164","1":"74x9164 ","2":"1 ","3":"8-bit shift register (serial in\/out, parallel in\/out) ","4":"Schmitt trigger ","5":"three-state ","6":"(16) ","7":{"title":"TC74VHC9164 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-SFU3\/DSASFU100040800.pdf"},"99":"7400_TTL_Large_Footprint"},"1256":{"0":"749240","1":"74x9240 ","2":"1 ","3":"9-bit buffer \/ line driver, inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74FR9240 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-11\/DSA-211521.pdf"},"99":"7400_TTL_Large_Footprint"},"1257":{"0":"749244","1":"74x9244 ","2":"1 ","3":"9-bit buffer \/ line driver, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74FR9244 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-11\/DSA-212907.pdf"},"99":"7400_TTL_Large_Footprint"},"1258":{"0":"749245","1":"74x9245 ","2":"1 ","3":"9-bit bidirectional transceiver, non-inverting ","4":" ","5":"three-state ","6":"24 ","7":{"title":"74FR9245 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-11\/DSA-203499.pdf"},"99":"7400_TTL_Large_Footprint"},"1259":{"0":"749323","1":"74x9323 ","2":"1 ","3":"programmable ripple counter with oscillator ","4":" ","5":"three-state ","6":"(8) ","7":{"title":"74HC9323A ","url":"http:\/\/pdf.datasheetcatalog.com\/datasheet\/philips\/74HCT7731.pdf"},"99":"7400_TTL_Large_Footprint"},"1260":{"0":"749595","1":"74x9595 ","2":"1 ","3":"8-bit shift register with latch (serial in, parallel out) ","4":"Schmitt trigger ","5":" ","6":"(16) ","7":{"title":"TC74VHC9595 ","url":"https:\/\/datasheet.datasheetarchive.com\/originals\/distributors\/Datasheets-SFU3\/DSASFU100040801.pdf"},"99":"7400_TTL_Large_Footprint"},"1261":{"0":"7440102","1":"74x40102 ","2":"1 ","3":"presettable synchronous 2-decade BCD down counter ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC40102 ","url":"https:\/\/archive.org\/details\/bitsavers_rcadataBooMOS_35821859\/page\/n603"},"99":"7400_TTL_Large_Footprint"},"1262":{"0":"7440103","1":"74x40103 ","2":"1 ","3":"presettable 8-bit synchronous down counter ","4":" ","5":" ","6":"16 ","7":{"title":"CD74HC40103 ","url":"https:\/\/web.archive.org\/web\/20161104125904\/http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc40103.pdf"},"99":"7400_TTL_Large_Footprint"},"1263":{"0":"7440104","1":"74x40104 ","2":"4 ","3":"4-bit bidirectional universal shift register ","4":" ","5":"three-state ","6":"16 ","7":{"title":"CD74HC40104 ","url":"https:\/\/archive.org\/details\/bitsavers_rcadataBooMOS_35821859\/page\/n613"},"99":"7400_TTL_Large_Footprint"},"1264":{"0":"7440105","1":"74x40105 ","2":"1 ","3":"64-bit FIFO memory (16x4) ","4":" ","5":"three-state ","6":"16 ","7":{"title":"CD74HC40105 ","url":"http:\/\/www.ti.com\/lit\/gpn\/cd74hc40105"},"99":"7400_TTL_Large_Footprint"}}