# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do i2c_bit_timer_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {i2c_bit_timer_min_1200mv_0c_fast.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:57 on Mar 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." i2c_bit_timer_min_1200mv_0c_fast.vo 
# -- Compiling module i2c_bit_timer
# -- Compiling module hard_block
# 
# Top level modules:
# 	i2c_bit_timer
# End time: 09:24:57 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3/syn/../tb {C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3/syn/../tb/tb_timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:58 on Mar 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3/syn/../tb" C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3/syn/../tb/tb_timer.v 
# -- Compiling module tb_timer
# 
# Top level modules:
# 	tb_timer
# End time: 09:24:58 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  tb_timer
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" tb_timer 
# Start time: 09:24:58 on Mar 19,2024
# Loading work.tb_timer
# Loading work.i2c_bit_timer
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from i2c_bit_timer_min_1200mv_0c_v_fast.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from i2c_bit_timer_min_1200mv_0c_v_fast.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_timer File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3/syn/../tb/tb_timer.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# [Info-   47.00 ns] Test counter
#  
# ----------------------------------------------------------------------------------------------------------------------
# [Info-   47.00 ns] Reset
# No ticks!
# ----------------------------------------------------------------------------------------------------------------------
# ** TEST PASSED **
# [Results @ n =   0, StopCycles =   8] Errors =           0 | TimeGap =    0.00 ns | CyclesGap =           0
# ----------------------------------------------------------------------------------------------------------------------
#  
#  
# ----------------------------------------------------------------------------------------------------------------------
# [Info-   97.00 ns] Reset
# [Info-  167.00 ns] Successful check at time
# [Info-  167.00 ns] Successful check at time
# [Info-  187.00 ns] Successful check at time
# [Info-  187.00 ns] Successful check at time
# ----------------------------------------------------------------------------------------------------------------------
# ** TEST PASSED **
# [Results @ n =   1, StopCycles =   8] Errors =           0 | TimeGap =   20.00 ns | CyclesGap =           1
# ----------------------------------------------------------------------------------------------------------------------
#  
#  
# ----------------------------------------------------------------------------------------------------------------------
# [Info-  187.00 ns] Reset
# [Info-  257.00 ns] Successful check at time
# [Info-  267.00 ns] Successful check at time
# [Info-  277.00 ns] Successful check at time
# [Info-  287.00 ns] Successful check at time
# [Info-  377.00 ns] Successful check at time
# [Info-  387.00 ns] Successful check at time
# [Info-  397.00 ns] Successful check at time
# [Info-  407.00 ns] Successful check at time
# [Info-  407.00 ns] Successful check at time
# [Info-  427.00 ns] Successful check at time
# [Info-  437.00 ns] Successful check at time
# [Info-  447.00 ns] Successful check at time
# [Info-  457.00 ns] Successful check at time
# [Info-  547.00 ns] Successful check at time
# [Info-  557.00 ns] Successful check at time
# [Info-  567.00 ns] Successful check at time
# [Info-  577.00 ns] Successful check at time
# [Info-  577.00 ns] Successful check at time
# ----------------------------------------------------------------------------------------------------------------------
# ** TEST PASSED **
# [Results @ n =   8, StopCycles =   8] Errors =           0 | TimeGap =  170.00 ns | CyclesGap =          16
# ----------------------------------------------------------------------------------------------------------------------
#  
#  
# ----------------------------------------------------------------------------------------------------------------------
# [Info-  577.00 ns] Reset
# [Info-  647.00 ns] Successful check at time
# [Info-  657.00 ns] Successful check at time
# [Info-  667.00 ns] Successful check at time
# [Info-  677.00 ns] Successful check at time
# [Info-  687.00 ns] Successful check at time
# [Info-  697.00 ns] Successful check at time
# [Info-  707.00 ns] Successful check at time
# [Info-  717.00 ns] Successful check at time
# [Info-  807.00 ns] Successful check at time
# [Info-  817.00 ns] Successful check at time
# [Info-  827.00 ns] Successful check at time
# [Info-  837.00 ns] Successful check at time
# [Info-  847.00 ns] Successful check at time
# [Info-  857.00 ns] Successful check at time
# [Info-  867.00 ns] Successful check at time
# [Info-  867.00 ns] Successful check at time
# [Info-  887.00 ns] Successful check at time
# [Info-  897.00 ns] Successful check at time
# [Info-  907.00 ns] Successful check at time
# [Info-  917.00 ns] Successful check at time
# [Info-  927.00 ns] Successful check at time
# [Info-  937.00 ns] Successful check at time
# [Info-  947.00 ns] Successful check at time
# [Info-  957.00 ns] Successful check at time
# [Info- 1047.00 ns] Successful check at time
# [Info- 1057.00 ns] Successful check at time
# [Info- 1067.00 ns] Successful check at time
# [Info- 1077.00 ns] Successful check at time
# [Info- 1087.00 ns] Successful check at time
# [Info- 1097.00 ns] Successful check at time
# [Info- 1107.00 ns] Successful check at time
# [Info- 1107.00 ns] Successful check at time
# ----------------------------------------------------------------------------------------------------------------------
# ** TEST PASSED **
# [Results @ n =  15, StopCycles =   8] Errors =           0 | TimeGap =  240.00 ns | CyclesGap =          23
# ----------------------------------------------------------------------------------------------------------------------
#  
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3/syn/../tb/tb_timer.v(96)
#    Time: 1157 ns  Iteration: 0  Instance: /tb_timer
# Break in Module tb_timer at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3/syn/../tb/tb_timer.v line 96
# End time: 09:29:00 on Mar 19,2024, Elapsed time: 0:04:02
# Errors: 0, Warnings: 0
