TimeQuest Timing Analyzer report for GSensor
Thu Apr 16 15:42:09 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK50'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Output Enable Times
 23. Minimum Output Enable Times
 24. Output Disable Times
 25. Minimum Output Disable Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLOCK50'
 34. Slow 1200mV 0C Model Hold: 'CLOCK50'
 35. Slow 1200mV 0C Model Recovery: 'CLOCK50'
 36. Slow 1200mV 0C Model Removal: 'CLOCK50'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Slow 1200mV 0C Model Metastability Report
 47. Fast 1200mV 0C Model Setup Summary
 48. Fast 1200mV 0C Model Hold Summary
 49. Fast 1200mV 0C Model Recovery Summary
 50. Fast 1200mV 0C Model Removal Summary
 51. Fast 1200mV 0C Model Minimum Pulse Width Summary
 52. Fast 1200mV 0C Model Setup: 'CLOCK50'
 53. Fast 1200mV 0C Model Hold: 'CLOCK50'
 54. Fast 1200mV 0C Model Recovery: 'CLOCK50'
 55. Fast 1200mV 0C Model Removal: 'CLOCK50'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Output Enable Times
 62. Minimum Output Enable Times
 63. Output Disable Times
 64. Minimum Output Disable Times
 65. Fast 1200mV 0C Model Metastability Report
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Board Trace Model Assignments
 72. Input Transition Times
 73. Signal Integrity Metrics (Slow 1200mv 0c Model)
 74. Signal Integrity Metrics (Slow 1200mv 85c Model)
 75. Signal Integrity Metrics (Fast 1200mv 0c Model)
 76. Setup Transfers
 77. Hold Transfers
 78. Recovery Transfers
 79. Removal Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; GSensor                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; GSensor.out.sdc ; OK     ; Thu Apr 16 15:42:07 2015 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK50    ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 67.72 MHz ; 67.72 MHz       ; CLOCK50    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+-------+-------------------+
; Clock   ; Slack ; End Point TNS     ;
+---------+-------+-------------------+
; CLOCK50 ; 5.233 ; 0.000             ;
+---------+-------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLOCK50 ; 0.357 ; 0.000            ;
+---------+-------+------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; CLOCK50 ; 15.679 ; 0.000               ;
+---------+--------+---------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+---------+-------+---------------------+
; Clock   ; Slack ; End Point TNS       ;
+---------+-------+---------------------+
; CLOCK50 ; 3.021 ; 0.000               ;
+---------+-------+---------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+-------+---------------------------------+
; Clock   ; Slack ; End Point TNS                   ;
+---------+-------+---------------------------------+
; CLOCK50 ; 9.487 ; 0.000                           ;
+---------+-------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK50'                                                                                                      ;
+--------+-------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 5.233  ; vga:u_vga|out_red                   ; out_red                ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.130     ; 2.637      ;
; 5.236  ; vga:u_vga|out_green                 ; out_green              ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.127     ; 2.637      ;
; 5.237  ; vga:u_vga|out_v_sync                ; out_v_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.126     ; 2.637      ;
; 5.237  ; vga:u_vga|out_h_sync                ; out_h_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.126     ; 2.637      ;
; 5.237  ; vga:u_vga|out_blue                  ; out_blue               ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.126     ; 2.637      ;
; 7.039  ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.889     ;
; 7.039  ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.889     ;
; 7.105  ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 12.826     ;
; 7.105  ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 12.826     ;
; 7.110  ; vga:u_vga|h_cnt[9]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 12.821     ;
; 7.110  ; vga:u_vga|h_cnt[9]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 12.821     ;
; 7.124  ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.803     ;
; 7.124  ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.803     ;
; 7.459  ; vga:u_vga|v_cnt[2]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.468     ;
; 7.459  ; vga:u_vga|v_cnt[2]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.468     ;
; 7.484  ; vga:u_vga|v_cnt[3]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.443     ;
; 7.484  ; vga:u_vga|v_cnt[3]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.443     ;
; 7.555  ; vga:u_vga|v_cnt[0]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.372     ;
; 7.555  ; vga:u_vga|v_cnt[0]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.372     ;
; 7.607  ; vga:u_vga|h_cnt[1]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 12.324     ;
; 7.607  ; vga:u_vga|h_cnt[1]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 12.324     ;
; 7.628  ; vga:u_vga|h_cnt[6]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 12.303     ;
; 7.628  ; vga:u_vga|h_cnt[6]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 12.303     ;
; 7.669  ; vga:u_vga|v_cnt[5]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.258     ;
; 7.669  ; vga:u_vga|v_cnt[5]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.258     ;
; 7.698  ; vga:u_vga|v_cnt[1]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.229     ;
; 7.698  ; vga:u_vga|v_cnt[1]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.229     ;
; 7.763  ; vga:u_vga|v_cnt[4]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.164     ;
; 7.763  ; vga:u_vga|v_cnt[4]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.164     ;
; 7.766  ; vga:u_vga|h_cnt[5]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 12.165     ;
; 7.766  ; vga:u_vga|h_cnt[5]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 12.165     ;
; 7.811  ; vga:u_vga|h_cnt[3]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 12.120     ;
; 7.811  ; vga:u_vga|h_cnt[3]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 12.120     ;
; 7.838  ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.089     ;
; 7.876  ; vga:u_vga|v_cnt[7]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.051     ;
; 7.876  ; vga:u_vga|v_cnt[7]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.051     ;
; 7.881  ; vga:u_vga|v_cnt[8]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.047     ;
; 7.881  ; vga:u_vga|v_cnt[8]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.047     ;
; 7.904  ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.085     ; 12.026     ;
; 7.909  ; vga:u_vga|h_cnt[9]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.085     ; 12.021     ;
; 7.923  ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 12.003     ;
; 7.926  ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.001     ;
; 7.926  ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 12.001     ;
; 8.039  ; vga:u_vga|h_cnt[7]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 11.892     ;
; 8.039  ; vga:u_vga|h_cnt[7]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 11.892     ;
; 8.055  ; vga:u_vga|h_cnt[2]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 11.876     ;
; 8.055  ; vga:u_vga|h_cnt[2]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 11.876     ;
; 8.132  ; vga:u_vga|h_cnt[0]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 11.799     ;
; 8.132  ; vga:u_vga|h_cnt[0]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.084     ; 11.799     ;
; 8.200  ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 11.727     ;
; 8.200  ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 11.727     ;
; 8.258  ; vga:u_vga|v_cnt[2]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 11.668     ;
; 8.283  ; vga:u_vga|v_cnt[3]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 11.643     ;
; 8.354  ; vga:u_vga|v_cnt[0]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 11.572     ;
; 8.406  ; vga:u_vga|h_cnt[1]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.085     ; 11.524     ;
; 8.427  ; vga:u_vga|h_cnt[6]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.085     ; 11.503     ;
; 8.428  ; vga:u_vga|h_cnt[4]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 11.500     ;
; 8.428  ; vga:u_vga|h_cnt[4]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 11.500     ;
; 8.468  ; vga:u_vga|v_cnt[5]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 11.458     ;
; 8.497  ; vga:u_vga|v_cnt[1]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 11.429     ;
; 8.562  ; vga:u_vga|v_cnt[4]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 11.364     ;
; 8.565  ; vga:u_vga|h_cnt[5]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.085     ; 11.365     ;
; 8.610  ; vga:u_vga|h_cnt[3]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.085     ; 11.320     ;
; 8.675  ; vga:u_vga|v_cnt[7]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 11.251     ;
; 8.680  ; vga:u_vga|v_cnt[8]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 11.247     ;
; 8.725  ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 11.201     ;
; 8.838  ; vga:u_vga|h_cnt[7]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.085     ; 11.092     ;
; 8.854  ; vga:u_vga|h_cnt[2]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.085     ; 11.076     ;
; 8.931  ; vga:u_vga|h_cnt[0]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.085     ; 10.999     ;
; 8.999  ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 10.927     ;
; 9.227  ; vga:u_vga|h_cnt[4]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 10.700     ;
; 9.259  ; vga:u_vga|current_submarine_line[5] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 10.669     ;
; 9.259  ; vga:u_vga|current_submarine_line[5] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 10.669     ;
; 9.317  ; vga:u_vga|current_submarine_line[6] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 10.611     ;
; 9.317  ; vga:u_vga|current_submarine_line[6] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 10.611     ;
; 9.358  ; vga:u_vga|current_submarine_line[2] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 10.569     ;
; 9.358  ; vga:u_vga|current_submarine_line[2] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 10.569     ;
; 9.359  ; vga:u_vga|current_submarine_line[4] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 10.569     ;
; 9.359  ; vga:u_vga|current_submarine_line[4] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 10.569     ;
; 9.392  ; vga:u_vga|current_submarine_line[7] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 10.536     ;
; 9.392  ; vga:u_vga|current_submarine_line[7] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 10.536     ;
; 9.890  ; vga:u_vga|current_submarine_line[8] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 10.038     ;
; 9.890  ; vga:u_vga|current_submarine_line[8] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 10.038     ;
; 9.982  ; vga:u_vga|current_submarine_line[9] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 9.946      ;
; 9.982  ; vga:u_vga|current_submarine_line[9] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 9.946      ;
; 10.058 ; vga:u_vga|current_submarine_line[5] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 9.869      ;
; 10.116 ; vga:u_vga|current_submarine_line[6] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 9.811      ;
; 10.157 ; vga:u_vga|current_submarine_line[2] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 9.769      ;
; 10.158 ; vga:u_vga|current_submarine_line[4] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 9.769      ;
; 10.191 ; vga:u_vga|current_submarine_line[7] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 9.736      ;
; 10.456 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|address_b[4] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 9.469      ;
; 10.456 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|address_b[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 9.469      ;
; 10.456 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|address_b[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 9.469      ;
; 10.456 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|address_b[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 9.469      ;
; 10.456 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|address_b[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.090     ; 9.469      ;
; 10.464 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[4] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 9.462      ;
; 10.464 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 9.462      ;
; 10.464 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 9.462      ;
; 10.464 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 9.462      ;
; 10.464 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.089     ; 9.462      ;
+--------+-------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK50'                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; vga:u_vga|current_submarine_line[2]                                              ; vga:u_vga|current_submarine_line[2]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|v_cnt[10]                                                              ; vga:u_vga|v_cnt[10]                                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|v_cnt[9]                                                               ; vga:u_vga|v_cnt[9]                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                                                                           ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; vga:u_vga|rd_en_b                                                                ; vga:u_vga|rd_en_b                                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|ask_read                                                               ; vga:u_vga|ask_read                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[1]                                                       ; vga:u_vga|nb_submarines[1]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[2]                                                       ; vga:u_vga|nb_submarines[2]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[3]                                                       ; vga:u_vga|nb_submarines[3]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[0]                                                       ; vga:u_vga|nb_submarines[0]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[32]                                                         ; vga:u_vga|submarines[32]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[0]                                                          ; vga:u_vga|submarines[0]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[20]                                                         ; vga:u_vga|submarines[20]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[18]                                                         ; vga:u_vga|submarines[18]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[22]                                                         ; vga:u_vga|submarines[22]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[28]                                                         ; vga:u_vga|submarines[28]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[24]                                                         ; vga:u_vga|submarines[24]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[26]                                                         ; vga:u_vga|submarines[26]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[30]                                                         ; vga:u_vga|submarines[30]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[16]                                                         ; vga:u_vga|submarines[16]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[48]                                                         ; vga:u_vga|submarines[48]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_part                                                             ; vga:u_vga|first_part                                                                                                           ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|update_submarines                                                      ; vga:u_vga|update_submarines                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reset_delay:u_reset_delay|cont[20]                                               ; reset_delay:u_reset_delay|cont[20]                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[11]                                                         ; vga:u_vga|second_row[11]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[11]                                                          ; vga:u_vga|first_row[11]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[9]                                                           ; vga:u_vga|first_row[9]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[8]                                                           ; vga:u_vga|first_row[8]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[7]                                                           ; vga:u_vga|first_row[7]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[6]                                                           ; vga:u_vga|first_row[6]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[5]                                                           ; vga:u_vga|first_row[5]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[4]                                                           ; vga:u_vga|first_row[4]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[3]                                                           ; vga:u_vga|first_row[3]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[2]                                                           ; vga:u_vga|first_row[2]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[1]                                                           ; vga:u_vga|first_row[1]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[0]                                                           ; vga:u_vga|first_row[0]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[9]                                                          ; vga:u_vga|second_row[9]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[8]                                                          ; vga:u_vga|second_row[8]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[7]                                                          ; vga:u_vga|second_row[7]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[6]                                                          ; vga:u_vga|second_row[6]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[5]                                                          ; vga:u_vga|second_row[5]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[4]                                                          ; vga:u_vga|second_row[4]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[3]                                                          ; vga:u_vga|second_row[3]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[2]                                                          ; vga:u_vga|second_row[2]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[1]                                                          ; vga:u_vga|second_row[1]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[0]                                                          ; vga:u_vga|second_row[0]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[40]                                                         ; vga:u_vga|submarines[40]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[12]                                                         ; vga:u_vga|submarines[12]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[8]                                                          ; vga:u_vga|submarines[8]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[10]                                                         ; vga:u_vga|submarines[10]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[46]                                                         ; vga:u_vga|submarines[46]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[42]                                                         ; vga:u_vga|submarines[42]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[44]                                                         ; vga:u_vga|submarines[44]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|update_rockets                                                         ; vga:u_vga|update_rockets                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[4]                                                          ; vga:u_vga|submarines[4]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[36]                                                         ; vga:u_vga|submarines[36]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[2]                                                          ; vga:u_vga|submarines[2]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[6]                                                          ; vga:u_vga|submarines[6]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[34]                                                         ; vga:u_vga|submarines[34]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[38]                                                         ; vga:u_vga|submarines[38]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[14]                                                         ; vga:u_vga|submarines[14]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; vga:u_vga|h_cnt[10]                                                              ; vga:u_vga|h_cnt[10]                                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; reset_delay:u_reset_delay|cont[0]                                                ; reset_delay:u_reset_delay|cont[0]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.593      ;
; 0.391 ; vga:u_vga|nb_submarines[2]                                                       ; vga:u_vga|nb_submarines[3]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4]                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.612      ;
; 0.393 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5]                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.613      ;
; 0.393 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3]                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.613      ;
; 0.393 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1]                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.613      ;
; 0.405 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.625      ;
; 0.409 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.629      ;
; 0.410 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.630      ;
; 0.418 ; vga:u_vga|ask_read                                                               ; vga:u_vga|nb_submarines[0]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.637      ;
; 0.419 ; vga:u_vga|ask_read                                                               ; vga:u_vga|nb_submarines[1]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.638      ;
; 0.480 ; vga:u_vga|data_a[8]                                                              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.382      ; 1.049      ;
; 0.482 ; vga:u_vga|data_a[4]                                                              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.382      ; 1.051      ;
; 0.502 ; vga:u_vga|data_a[26]                                                             ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.382      ; 1.071      ;
; 0.506 ; vga:u_vga|data_a[6]                                                              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.382      ; 1.075      ;
; 0.512 ; vga:u_vga|tmp_read_data[5]                                                       ; vga:u_vga|second_data[5]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.731      ;
; 0.515 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.735      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.736      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.736      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.736      ;
; 0.521 ; vga:u_vga|tmp_read_data[11]                                                      ; vga:u_vga|second_data[11]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.740      ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK50'                                                                                                                                                        ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.679 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.335     ; 2.001      ;
; 15.679 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.335     ; 2.001      ;
; 15.679 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.335     ; 2.001      ;
; 15.679 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.335     ; 2.001      ;
; 15.679 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.335     ; 2.001      ;
; 15.679 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.335     ; 2.001      ;
; 15.935 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 1.742      ;
; 15.935 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 1.742      ;
; 15.935 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 1.742      ;
; 15.935 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 1.742      ;
; 15.935 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 1.742      ;
; 15.935 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 1.742      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 15.973 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.334     ; 1.708      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.337     ; 1.489      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.337     ; 1.489      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.337     ; 1.489      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.337     ; 1.489      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.337     ; 1.489      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.337     ; 1.489      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.337     ; 1.489      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK50'                                                                                                                                                        ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.021 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.850     ; 1.328      ;
; 3.021 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.850     ; 1.328      ;
; 3.021 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.850     ; 1.328      ;
; 3.021 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.850     ; 1.328      ;
; 3.021 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.850     ; 1.328      ;
; 3.021 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.850     ; 1.328      ;
; 3.021 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.850     ; 1.328      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.250 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.847     ; 1.560      ;
; 3.280 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 1.586      ;
; 3.280 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 1.586      ;
; 3.280 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 1.586      ;
; 3.280 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 1.586      ;
; 3.280 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 1.586      ;
; 3.280 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 1.586      ;
; 3.513 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.848     ; 1.822      ;
; 3.513 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.848     ; 1.822      ;
; 3.513 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.848     ; 1.822      ;
; 3.513 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.848     ; 1.822      ;
; 3.513 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.848     ; 1.822      ;
; 3.513 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.848     ; 1.822      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK50'                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[0]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[10]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[11]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[16]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[17]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[18]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[19]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[1]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[20]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[21]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[22]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[23]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[24]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[25]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[26]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[27]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[2]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[3]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[4]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[5]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[6]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[7]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[8]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[9]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[0]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[11]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[16]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[17]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[18]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[19]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[1]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[20]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[21]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[22]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[23]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[24]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[25]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[27]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[2]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[3]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[4]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[5]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[6]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[7]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[8]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[9]                           ;
; 9.584 ; 9.739        ; 0.155          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|out_blue                                                                                                              ;
; 9.584 ; 9.739        ; 0.155          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|out_green                                                                                                             ;
; 9.584 ; 9.739        ; 0.155          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|out_h_sync                                                                                                            ;
; 9.584 ; 9.739        ; 0.155          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|out_red                                                                                                               ;
; 9.584 ; 9.739        ; 0.155          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|out_v_sync                                                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|data_a[19]                                                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|data_a[20]                                                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|data_a[21]                                                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|data_a[22]                                                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|data_a[23]                                                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|data_a[25]                                                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|data_a[26]                                                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_data[3]                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_data[5]                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_data[6]                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_data[7]                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_data[9]                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_row[0]                                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_row[1]                                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_row[2]                                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_row[3]                                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_row[4]                                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_row[5]                                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_row[6]                                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_row[7]                                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|first_row[8]                                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|h_sync                                                                                                                ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|second_row[3]                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|second_row[4]                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|second_row[5]                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|second_row[6]                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|second_row[7]                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|submarines[10]                                                                                                        ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|submarines[12]                                                                                                        ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|submarines[14]                                                                                                        ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|submarines[2]                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|submarines[34]                                                                                                        ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|submarines[36]                                                                                                        ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|submarines[38]                                                                                                        ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; vga:u_vga|submarines[40]                                                                                                        ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 6.498 ; 6.975 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 4.230 ; 4.799 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -4.340 ; -4.843 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -3.525 ; -4.070 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 5.436 ; 5.466 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 6.101 ; 5.946 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 8.128 ; 8.144 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.764 ; 4.677 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.767 ; 4.680 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 5.481 ; 5.670 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 4.855 ; 4.887 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.916 ; 5.104 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 4.739 ; 4.711 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.681 ; 4.594 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.683 ; 4.596 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.681 ; 4.594 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.685 ; 4.598 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.682 ; 4.595 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.916 ; 5.104 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 6.272 ; 6.150 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 5.250 ; 5.128 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 6.124     ; 6.246     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 5.086     ; 5.208     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 70.14 MHz ; 70.14 MHz       ; CLOCK50    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLOCK50 ; 5.742 ; 0.000            ;
+---------+-------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLOCK50 ; 0.311 ; 0.000           ;
+---------+-------+-----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; CLOCK50 ; 16.191 ; 0.000              ;
+---------+--------+--------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+---------+-------+--------------------+
; Clock   ; Slack ; End Point TNS      ;
+---------+-------+--------------------+
; CLOCK50 ; 2.677 ; 0.000              ;
+---------+-------+--------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+-------+--------------------------------+
; Clock   ; Slack ; End Point TNS                  ;
+---------+-------+--------------------------------+
; CLOCK50 ; 9.488 ; 0.000                          ;
+---------+-------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK50'                                                                                                       ;
+--------+-------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 5.742  ; vga:u_vga|out_red                   ; out_red                ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.916     ; 2.342      ;
; 5.744  ; vga:u_vga|out_green                 ; out_green              ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.914     ; 2.342      ;
; 5.746  ; vga:u_vga|out_v_sync                ; out_v_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.912     ; 2.342      ;
; 5.746  ; vga:u_vga|out_h_sync                ; out_h_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.912     ; 2.342      ;
; 5.746  ; vga:u_vga|out_blue                  ; out_blue               ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.912     ; 2.342      ;
; 8.384  ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 11.553     ;
; 8.384  ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 11.553     ;
; 8.472  ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 11.468     ;
; 8.472  ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 11.468     ;
; 8.478  ; vga:u_vga|h_cnt[9]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 11.462     ;
; 8.478  ; vga:u_vga|h_cnt[9]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 11.462     ;
; 8.480  ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 11.456     ;
; 8.480  ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 11.456     ;
; 8.774  ; vga:u_vga|v_cnt[2]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 11.162     ;
; 8.774  ; vga:u_vga|v_cnt[2]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 11.162     ;
; 8.783  ; vga:u_vga|v_cnt[3]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 11.153     ;
; 8.783  ; vga:u_vga|v_cnt[3]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 11.153     ;
; 8.854  ; vga:u_vga|v_cnt[0]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 11.082     ;
; 8.854  ; vga:u_vga|v_cnt[0]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 11.082     ;
; 8.939  ; vga:u_vga|h_cnt[6]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 11.001     ;
; 8.939  ; vga:u_vga|h_cnt[6]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 11.001     ;
; 8.949  ; vga:u_vga|h_cnt[1]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.991     ;
; 8.949  ; vga:u_vga|h_cnt[1]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.991     ;
; 8.959  ; vga:u_vga|v_cnt[5]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.977     ;
; 8.959  ; vga:u_vga|v_cnt[5]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.977     ;
; 8.986  ; vga:u_vga|v_cnt[1]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.950     ;
; 8.986  ; vga:u_vga|v_cnt[1]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.950     ;
; 9.037  ; vga:u_vga|v_cnt[4]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.899     ;
; 9.037  ; vga:u_vga|v_cnt[4]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.899     ;
; 9.077  ; vga:u_vga|h_cnt[5]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.863     ;
; 9.077  ; vga:u_vga|h_cnt[5]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.863     ;
; 9.110  ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 10.827     ;
; 9.128  ; vga:u_vga|h_cnt[3]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.812     ;
; 9.128  ; vga:u_vga|h_cnt[3]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.812     ;
; 9.146  ; vga:u_vga|v_cnt[7]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.790     ;
; 9.146  ; vga:u_vga|v_cnt[7]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.790     ;
; 9.172  ; vga:u_vga|v_cnt[8]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 10.765     ;
; 9.172  ; vga:u_vga|v_cnt[8]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 10.765     ;
; 9.198  ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.742     ;
; 9.204  ; vga:u_vga|h_cnt[9]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.736     ;
; 9.206  ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.730     ;
; 9.218  ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 10.719     ;
; 9.218  ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 10.719     ;
; 9.324  ; vga:u_vga|h_cnt[7]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.616     ;
; 9.324  ; vga:u_vga|h_cnt[7]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.616     ;
; 9.343  ; vga:u_vga|h_cnt[2]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.597     ;
; 9.343  ; vga:u_vga|h_cnt[2]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.597     ;
; 9.415  ; vga:u_vga|h_cnt[0]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.525     ;
; 9.415  ; vga:u_vga|h_cnt[0]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.525     ;
; 9.464  ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 10.473     ;
; 9.464  ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 10.473     ;
; 9.500  ; vga:u_vga|v_cnt[2]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.436     ;
; 9.511  ; vga:u_vga|v_cnt[3]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.425     ;
; 9.580  ; vga:u_vga|v_cnt[0]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.356     ;
; 9.663  ; vga:u_vga|h_cnt[4]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 10.274     ;
; 9.663  ; vga:u_vga|h_cnt[4]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 10.274     ;
; 9.665  ; vga:u_vga|h_cnt[6]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.275     ;
; 9.675  ; vga:u_vga|h_cnt[1]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.265     ;
; 9.685  ; vga:u_vga|v_cnt[5]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.251     ;
; 9.712  ; vga:u_vga|v_cnt[1]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.224     ;
; 9.765  ; vga:u_vga|v_cnt[4]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.171     ;
; 9.803  ; vga:u_vga|h_cnt[5]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.137     ;
; 9.854  ; vga:u_vga|h_cnt[3]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 10.086     ;
; 9.872  ; vga:u_vga|v_cnt[7]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.079     ; 10.064     ;
; 9.898  ; vga:u_vga|v_cnt[8]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 10.039     ;
; 9.944  ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.993      ;
; 10.050 ; vga:u_vga|h_cnt[7]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 9.890      ;
; 10.069 ; vga:u_vga|h_cnt[2]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 9.871      ;
; 10.141 ; vga:u_vga|h_cnt[0]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.075     ; 9.799      ;
; 10.190 ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.747      ;
; 10.358 ; vga:u_vga|current_submarine_line[5] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.579      ;
; 10.358 ; vga:u_vga|current_submarine_line[5] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.579      ;
; 10.389 ; vga:u_vga|h_cnt[4]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.548      ;
; 10.452 ; vga:u_vga|current_submarine_line[6] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.485      ;
; 10.452 ; vga:u_vga|current_submarine_line[6] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.485      ;
; 10.473 ; vga:u_vga|current_submarine_line[7] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.464      ;
; 10.473 ; vga:u_vga|current_submarine_line[7] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.464      ;
; 10.475 ; vga:u_vga|current_submarine_line[4] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.462      ;
; 10.475 ; vga:u_vga|current_submarine_line[4] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.462      ;
; 10.497 ; vga:u_vga|current_submarine_line[2] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.440      ;
; 10.497 ; vga:u_vga|current_submarine_line[2] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 9.440      ;
; 10.957 ; vga:u_vga|current_submarine_line[9] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 8.980      ;
; 10.957 ; vga:u_vga|current_submarine_line[9] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 8.980      ;
; 10.963 ; vga:u_vga|current_submarine_line[8] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 8.974      ;
; 10.963 ; vga:u_vga|current_submarine_line[8] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 8.974      ;
; 11.084 ; vga:u_vga|current_submarine_line[5] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 8.853      ;
; 11.180 ; vga:u_vga|current_submarine_line[6] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 8.757      ;
; 11.199 ; vga:u_vga|current_submarine_line[7] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 8.738      ;
; 11.203 ; vga:u_vga|current_submarine_line[4] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 8.734      ;
; 11.223 ; vga:u_vga|current_submarine_line[2] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.078     ; 8.714      ;
; 11.370 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[4] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.080     ; 8.565      ;
; 11.370 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.080     ; 8.565      ;
; 11.370 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.080     ; 8.565      ;
; 11.370 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.080     ; 8.565      ;
; 11.370 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.080     ; 8.565      ;
; 11.402 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|address_b[4] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.081     ; 8.532      ;
; 11.402 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|address_b[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.081     ; 8.532      ;
; 11.402 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|address_b[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.081     ; 8.532      ;
; 11.402 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|address_b[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.081     ; 8.532      ;
; 11.402 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|address_b[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.081     ; 8.532      ;
+--------+-------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK50'                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; vga:u_vga|first_part                                                             ; vga:u_vga|first_part                                                                                                          ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|update_submarines                                                      ; vga:u_vga|update_submarines                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; vga:u_vga|rd_en_b                                                                ; vga:u_vga|rd_en_b                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|ask_read                                                               ; vga:u_vga|ask_read                                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|nb_submarines[1]                                                       ; vga:u_vga|nb_submarines[1]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|nb_submarines[2]                                                       ; vga:u_vga|nb_submarines[2]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|nb_submarines[3]                                                       ; vga:u_vga|nb_submarines[3]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|nb_submarines[0]                                                       ; vga:u_vga|nb_submarines[0]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[32]                                                         ; vga:u_vga|submarines[32]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[0]                                                          ; vga:u_vga|submarines[0]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[20]                                                         ; vga:u_vga|submarines[20]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[18]                                                         ; vga:u_vga|submarines[18]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[22]                                                         ; vga:u_vga|submarines[22]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[28]                                                         ; vga:u_vga|submarines[28]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[24]                                                         ; vga:u_vga|submarines[24]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[26]                                                         ; vga:u_vga|submarines[26]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[30]                                                         ; vga:u_vga|submarines[30]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[16]                                                         ; vga:u_vga|submarines[16]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[48]                                                         ; vga:u_vga|submarines[48]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|current_submarine_line[2]                                              ; vga:u_vga|current_submarine_line[2]                                                                                           ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|v_cnt[10]                                                              ; vga:u_vga|v_cnt[10]                                                                                                           ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|v_cnt[9]                                                               ; vga:u_vga|v_cnt[9]                                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reset_delay:u_reset_delay|cont[20]                                               ; reset_delay:u_reset_delay|cont[20]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[11]                                                         ; vga:u_vga|second_row[11]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[11]                                                          ; vga:u_vga|first_row[11]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[9]                                                           ; vga:u_vga|first_row[9]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[8]                                                           ; vga:u_vga|first_row[8]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[7]                                                           ; vga:u_vga|first_row[7]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[6]                                                           ; vga:u_vga|first_row[6]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[5]                                                           ; vga:u_vga|first_row[5]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[4]                                                           ; vga:u_vga|first_row[4]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[3]                                                           ; vga:u_vga|first_row[3]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[2]                                                           ; vga:u_vga|first_row[2]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[1]                                                           ; vga:u_vga|first_row[1]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[0]                                                           ; vga:u_vga|first_row[0]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[9]                                                          ; vga:u_vga|second_row[9]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[8]                                                          ; vga:u_vga|second_row[8]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[7]                                                          ; vga:u_vga|second_row[7]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[6]                                                          ; vga:u_vga|second_row[6]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[5]                                                          ; vga:u_vga|second_row[5]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[4]                                                          ; vga:u_vga|second_row[4]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[3]                                                          ; vga:u_vga|second_row[3]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[2]                                                          ; vga:u_vga|second_row[2]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[1]                                                          ; vga:u_vga|second_row[1]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[0]                                                          ; vga:u_vga|second_row[0]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[4]                                                          ; vga:u_vga|submarines[4]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[36]                                                         ; vga:u_vga|submarines[36]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[2]                                                          ; vga:u_vga|submarines[2]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[6]                                                          ; vga:u_vga|submarines[6]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[34]                                                         ; vga:u_vga|submarines[34]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[38]                                                         ; vga:u_vga|submarines[38]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[14]                                                         ; vga:u_vga|submarines[14]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|update_rockets                                                         ; vga:u_vga|update_rockets                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                                                                          ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[40]                                                         ; vga:u_vga|submarines[40]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[12]                                                         ; vga:u_vga|submarines[12]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[8]                                                          ; vga:u_vga|submarines[8]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[10]                                                         ; vga:u_vga|submarines[10]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[46]                                                         ; vga:u_vga|submarines[46]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[42]                                                         ; vga:u_vga|submarines[42]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[44]                                                         ; vga:u_vga|submarines[44]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; vga:u_vga|h_cnt[10]                                                              ; vga:u_vga|h_cnt[10]                                                                                                           ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; reset_delay:u_reset_delay|cont[0]                                                ; reset_delay:u_reset_delay|cont[0]                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.519      ;
; 0.338 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.537      ;
; 0.340 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.539      ;
; 0.349 ; vga:u_vga|nb_submarines[2]                                                       ; vga:u_vga|nb_submarines[3]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.548      ;
; 0.356 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4]                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5]                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3]                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1]                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.556      ;
; 0.367 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.566      ;
; 0.369 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.568      ;
; 0.370 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.569      ;
; 0.372 ; vga:u_vga|ask_read                                                               ; vga:u_vga|nb_submarines[1]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.571      ;
; 0.372 ; vga:u_vga|ask_read                                                               ; vga:u_vga|nb_submarines[0]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.571      ;
; 0.464 ; vga:u_vga|data_a[8]                                                              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.341      ; 0.974      ;
; 0.465 ; vga:u_vga|data_a[4]                                                              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.341      ; 0.975      ;
; 0.465 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.664      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.666      ;
; 0.476 ; vga:u_vga|tmp_read_data[5]                                                       ; vga:u_vga|second_data[5]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.675      ;
; 0.478 ; vga:u_vga|tmp_read_data[11]                                                      ; vga:u_vga|second_data[11]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.677      ;
; 0.485 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2]                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.684      ;
; 0.486 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.685      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK50'                                                                                                                                                         ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.191 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.782      ;
; 16.191 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.782      ;
; 16.191 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.782      ;
; 16.191 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.782      ;
; 16.191 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.782      ;
; 16.191 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.782      ;
; 16.420 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.045     ; 1.550      ;
; 16.420 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.045     ; 1.550      ;
; 16.420 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.045     ; 1.550      ;
; 16.420 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.045     ; 1.550      ;
; 16.420 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.045     ; 1.550      ;
; 16.420 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.045     ; 1.550      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.451 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.042     ; 1.522      ;
; 16.651 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.044     ; 1.320      ;
; 16.651 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.044     ; 1.320      ;
; 16.651 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.044     ; 1.320      ;
; 16.651 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.044     ; 1.320      ;
; 16.651 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.044     ; 1.320      ;
; 16.651 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.044     ; 1.320      ;
; 16.651 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.044     ; 1.320      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK50'                                                                                                                                                         ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.612     ; 1.209      ;
; 2.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.612     ; 1.209      ;
; 2.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.612     ; 1.209      ;
; 2.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.612     ; 1.209      ;
; 2.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.612     ; 1.209      ;
; 2.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.612     ; 1.209      ;
; 2.677 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.612     ; 1.209      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.892 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.426      ;
; 2.908 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.613     ; 1.439      ;
; 2.908 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.613     ; 1.439      ;
; 2.908 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.613     ; 1.439      ;
; 2.908 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.613     ; 1.439      ;
; 2.908 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.613     ; 1.439      ;
; 2.908 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.613     ; 1.439      ;
; 3.131 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.665      ;
; 3.131 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.665      ;
; 3.131 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.665      ;
; 3.131 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.665      ;
; 3.131 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.665      ;
; 3.131 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.610     ; 1.665      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[10]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[16]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[17]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[18]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[26]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[27]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[16]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[17]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[18]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[27]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[0]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[11]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[19]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[1]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[20]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[21]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[22]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[23]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[24]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[25]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[2]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[3]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[4]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[5]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[6]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[7]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[8]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[9]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[0]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[11]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[19]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[1]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[20]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[21]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[22]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[23]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[24]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[25]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[2]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[3]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[4]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[5]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[6]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[7]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[8]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[9]                           ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                                                                 ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                                                                       ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                                                                      ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                                                                      ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                                                                       ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                                                                       ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                                                                       ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                                                                       ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                                                                       ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                                                                       ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                                                                ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                                                               ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                                                               ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                                                               ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                                                               ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                                                               ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                                                                ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                                                                ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                                                                ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                                                                ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                                                                ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                                                                ;
; 9.564 ; 9.748        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                                                                ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 5.735 ; 6.131 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 3.687 ; 4.136 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -3.789 ; -4.188 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -3.061 ; -3.494 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 4.904 ; 5.047 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 5.604 ; 5.309 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 7.338 ; 7.254 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.254 ; 4.179 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.256 ; 4.181 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.254 ; 4.179 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.258 ; 4.183 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.254 ; 4.179 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 5.044 ; 5.108 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 4.375 ; 4.516 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.524 ; 4.597 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 4.323 ; 4.203 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.183 ; 4.107 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.185 ; 4.109 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.183 ; 4.107 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.187 ; 4.111 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.183 ; 4.107 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.524 ; 4.597 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 5.710 ; 5.568 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.801 ; 4.659 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 5.476     ; 5.618     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.518     ; 4.660     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLOCK50 ; 7.160 ; 0.000            ;
+---------+-------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLOCK50 ; 0.186 ; 0.000           ;
+---------+-------+-----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; CLOCK50 ; 17.443 ; 0.000              ;
+---------+--------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+---------+-------+--------------------+
; Clock   ; Slack ; End Point TNS      ;
+---------+-------+--------------------+
; CLOCK50 ; 1.731 ; 0.000              ;
+---------+-------+--------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+-------+--------------------------------+
; Clock   ; Slack ; End Point TNS                  ;
+---------+-------+--------------------------------+
; CLOCK50 ; 9.208 ; 0.000                          ;
+---------+-------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK50'                                                                                                       ;
+--------+-------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 7.160  ; vga:u_vga|out_red                   ; out_red                ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.136     ; 1.704      ;
; 7.162  ; vga:u_vga|out_green                 ; out_green              ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.134     ; 1.704      ;
; 7.164  ; vga:u_vga|out_v_sync                ; out_v_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.132     ; 1.704      ;
; 7.164  ; vga:u_vga|out_h_sync                ; out_h_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.132     ; 1.704      ;
; 7.164  ; vga:u_vga|out_blue                  ; out_blue               ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.132     ; 1.704      ;
; 12.671 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 7.283      ;
; 12.671 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 7.283      ;
; 12.703 ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 7.254      ;
; 12.703 ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 7.254      ;
; 12.704 ; vga:u_vga|h_cnt[9]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 7.253      ;
; 12.704 ; vga:u_vga|h_cnt[9]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 7.253      ;
; 12.768 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 7.184      ;
; 12.768 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 7.184      ;
; 12.965 ; vga:u_vga|v_cnt[2]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 6.988      ;
; 12.965 ; vga:u_vga|v_cnt[2]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 6.988      ;
; 12.980 ; vga:u_vga|h_cnt[1]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.977      ;
; 12.980 ; vga:u_vga|h_cnt[1]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.977      ;
; 12.990 ; vga:u_vga|v_cnt[3]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 6.962      ;
; 12.990 ; vga:u_vga|v_cnt[3]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 6.962      ;
; 13.027 ; vga:u_vga|v_cnt[0]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 6.926      ;
; 13.027 ; vga:u_vga|v_cnt[0]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 6.926      ;
; 13.060 ; vga:u_vga|h_cnt[6]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.897      ;
; 13.060 ; vga:u_vga|h_cnt[6]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.897      ;
; 13.082 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.872      ;
; 13.093 ; vga:u_vga|v_cnt[5]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 6.859      ;
; 13.093 ; vga:u_vga|v_cnt[5]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 6.859      ;
; 13.105 ; vga:u_vga|v_cnt[1]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 6.848      ;
; 13.105 ; vga:u_vga|v_cnt[1]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 6.848      ;
; 13.109 ; vga:u_vga|h_cnt[3]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.848      ;
; 13.109 ; vga:u_vga|h_cnt[3]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.848      ;
; 13.114 ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.843      ;
; 13.115 ; vga:u_vga|h_cnt[9]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.842      ;
; 13.129 ; vga:u_vga|h_cnt[5]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.828      ;
; 13.129 ; vga:u_vga|h_cnt[5]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.828      ;
; 13.143 ; vga:u_vga|v_cnt[4]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 6.809      ;
; 13.143 ; vga:u_vga|v_cnt[4]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 6.809      ;
; 13.179 ; vga:u_vga|v_cnt[6]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 6.773      ;
; 13.217 ; vga:u_vga|v_cnt[8]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.737      ;
; 13.217 ; vga:u_vga|v_cnt[8]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.737      ;
; 13.221 ; vga:u_vga|v_cnt[7]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 6.732      ;
; 13.221 ; vga:u_vga|v_cnt[7]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 6.732      ;
; 13.236 ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.718      ;
; 13.236 ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.718      ;
; 13.249 ; vga:u_vga|h_cnt[2]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.708      ;
; 13.249 ; vga:u_vga|h_cnt[2]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.708      ;
; 13.273 ; vga:u_vga|h_cnt[7]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.684      ;
; 13.273 ; vga:u_vga|h_cnt[7]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.684      ;
; 13.288 ; vga:u_vga|h_cnt[0]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.669      ;
; 13.288 ; vga:u_vga|h_cnt[0]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.669      ;
; 13.376 ; vga:u_vga|v_cnt[2]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 6.577      ;
; 13.387 ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.567      ;
; 13.387 ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.567      ;
; 13.391 ; vga:u_vga|h_cnt[1]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.566      ;
; 13.401 ; vga:u_vga|v_cnt[3]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 6.551      ;
; 13.438 ; vga:u_vga|v_cnt[0]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 6.515      ;
; 13.471 ; vga:u_vga|h_cnt[6]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.486      ;
; 13.490 ; vga:u_vga|h_cnt[4]                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.464      ;
; 13.490 ; vga:u_vga|h_cnt[4]                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.464      ;
; 13.504 ; vga:u_vga|v_cnt[5]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 6.448      ;
; 13.516 ; vga:u_vga|v_cnt[1]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 6.437      ;
; 13.520 ; vga:u_vga|h_cnt[3]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.437      ;
; 13.540 ; vga:u_vga|h_cnt[5]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.417      ;
; 13.554 ; vga:u_vga|v_cnt[4]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 6.398      ;
; 13.628 ; vga:u_vga|v_cnt[8]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.326      ;
; 13.632 ; vga:u_vga|v_cnt[7]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 6.321      ;
; 13.647 ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.307      ;
; 13.660 ; vga:u_vga|h_cnt[2]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.297      ;
; 13.684 ; vga:u_vga|h_cnt[7]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.273      ;
; 13.699 ; vga:u_vga|h_cnt[0]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.050     ; 6.258      ;
; 13.798 ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.156      ;
; 13.901 ; vga:u_vga|h_cnt[4]                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 6.053      ;
; 14.008 ; vga:u_vga|current_submarine_line[6] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.946      ;
; 14.008 ; vga:u_vga|current_submarine_line[6] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.946      ;
; 14.026 ; vga:u_vga|current_submarine_line[4] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.928      ;
; 14.026 ; vga:u_vga|current_submarine_line[4] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.928      ;
; 14.031 ; vga:u_vga|current_submarine_line[2] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.923      ;
; 14.031 ; vga:u_vga|current_submarine_line[2] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.923      ;
; 14.044 ; vga:u_vga|current_submarine_line[5] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.910      ;
; 14.044 ; vga:u_vga|current_submarine_line[5] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.910      ;
; 14.115 ; vga:u_vga|current_submarine_line[7] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.839      ;
; 14.115 ; vga:u_vga|current_submarine_line[7] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.839      ;
; 14.334 ; vga:u_vga|current_submarine_line[8] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.620      ;
; 14.334 ; vga:u_vga|current_submarine_line[8] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.620      ;
; 14.419 ; vga:u_vga|current_submarine_line[6] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.535      ;
; 14.437 ; vga:u_vga|current_submarine_line[4] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.517      ;
; 14.442 ; vga:u_vga|current_submarine_line[2] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.512      ;
; 14.455 ; vga:u_vga|current_submarine_line[5] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.499      ;
; 14.464 ; vga:u_vga|current_submarine_line[9] ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.490      ;
; 14.464 ; vga:u_vga|current_submarine_line[9] ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.490      ;
; 14.514 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[4] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 5.438      ;
; 14.514 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 5.438      ;
; 14.514 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 5.438      ;
; 14.514 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 5.438      ;
; 14.514 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|address_b[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 5.438      ;
; 14.526 ; vga:u_vga|current_submarine_line[7] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.053     ; 5.428      ;
; 14.546 ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|address_b[4] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.409      ;
; 14.546 ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|address_b[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.409      ;
; 14.546 ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|address_b[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.409      ;
; 14.546 ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|address_b[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.409      ;
; 14.546 ; vga:u_vga|h_cnt[8]                  ; vga:u_vga|address_b[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.409      ;
+--------+-------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK50'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; vga:u_vga|ask_read                                                               ; vga:u_vga|ask_read                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[1]                                                       ; vga:u_vga|nb_submarines[1]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[2]                                                       ; vga:u_vga|nb_submarines[2]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[3]                                                       ; vga:u_vga|nb_submarines[3]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[0]                                                       ; vga:u_vga|nb_submarines[0]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[32]                                                         ; vga:u_vga|submarines[32]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[0]                                                          ; vga:u_vga|submarines[0]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[20]                                                         ; vga:u_vga|submarines[20]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[18]                                                         ; vga:u_vga|submarines[18]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[22]                                                         ; vga:u_vga|submarines[22]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[28]                                                         ; vga:u_vga|submarines[28]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[24]                                                         ; vga:u_vga|submarines[24]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[26]                                                         ; vga:u_vga|submarines[26]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[30]                                                         ; vga:u_vga|submarines[30]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[16]                                                         ; vga:u_vga|submarines[16]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[48]                                                         ; vga:u_vga|submarines[48]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_part                                                             ; vga:u_vga|first_part                                                                                                           ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[11]                                                         ; vga:u_vga|second_row[11]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[11]                                                          ; vga:u_vga|first_row[11]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[9]                                                           ; vga:u_vga|first_row[9]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[9]                                                          ; vga:u_vga|second_row[9]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[8]                                                          ; vga:u_vga|second_row[8]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[2]                                                          ; vga:u_vga|second_row[2]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[1]                                                          ; vga:u_vga|second_row[1]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[0]                                                          ; vga:u_vga|second_row[0]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga:u_vga|rd_en_b                                                                ; vga:u_vga|rd_en_b                                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|update_submarines                                                      ; vga:u_vga|update_submarines                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|current_submarine_line[2]                                              ; vga:u_vga|current_submarine_line[2]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|v_cnt[10]                                                              ; vga:u_vga|v_cnt[10]                                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|v_cnt[9]                                                               ; vga:u_vga|v_cnt[9]                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_delay:u_reset_delay|cont[20]                                               ; reset_delay:u_reset_delay|cont[20]                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row[8]                                                           ; vga:u_vga|first_row[8]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row[7]                                                           ; vga:u_vga|first_row[7]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row[6]                                                           ; vga:u_vga|first_row[6]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row[5]                                                           ; vga:u_vga|first_row[5]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row[4]                                                           ; vga:u_vga|first_row[4]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row[3]                                                           ; vga:u_vga|first_row[3]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row[2]                                                           ; vga:u_vga|first_row[2]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row[1]                                                           ; vga:u_vga|first_row[1]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row[0]                                                           ; vga:u_vga|first_row[0]                                                                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row[7]                                                          ; vga:u_vga|second_row[7]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row[6]                                                          ; vga:u_vga|second_row[6]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row[5]                                                          ; vga:u_vga|second_row[5]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row[4]                                                          ; vga:u_vga|second_row[4]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row[3]                                                          ; vga:u_vga|second_row[3]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[40]                                                         ; vga:u_vga|submarines[40]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[4]                                                          ; vga:u_vga|submarines[4]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[36]                                                         ; vga:u_vga|submarines[36]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[12]                                                         ; vga:u_vga|submarines[12]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[8]                                                          ; vga:u_vga|submarines[8]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[10]                                                         ; vga:u_vga|submarines[10]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[2]                                                          ; vga:u_vga|submarines[2]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[6]                                                          ; vga:u_vga|submarines[6]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[34]                                                         ; vga:u_vga|submarines[34]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[38]                                                         ; vga:u_vga|submarines[38]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[14]                                                         ; vga:u_vga|submarines[14]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[46]                                                         ; vga:u_vga|submarines[46]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[42]                                                         ; vga:u_vga|submarines[42]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[44]                                                         ; vga:u_vga|submarines[44]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|update_rockets                                                         ; vga:u_vga|update_rockets                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                                                                           ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; vga:u_vga|h_cnt[10]                                                              ; vga:u_vga|h_cnt[10]                                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_delay:u_reset_delay|cont[0]                                                ; reset_delay:u_reset_delay|cont[0]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.313      ;
; 0.197 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.316      ;
; 0.206 ; vga:u_vga|nb_submarines[2]                                                       ; vga:u_vga|nb_submarines[3]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4]                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5]                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3]                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1]                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.326      ;
; 0.212 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.332      ;
; 0.216 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.336      ;
; 0.220 ; vga:u_vga|ask_read                                                               ; vga:u_vga|nb_submarines[0]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.341      ;
; 0.221 ; vga:u_vga|ask_read                                                               ; vga:u_vga|nb_submarines[1]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.342      ;
; 0.235 ; vga:u_vga|data_a[4]                                                              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.221      ; 0.560      ;
; 0.235 ; vga:u_vga|data_a[8]                                                              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.221      ; 0.560      ;
; 0.251 ; vga:u_vga|data_a[26]                                                             ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.221      ; 0.576      ;
; 0.253 ; vga:u_vga|data_a[6]                                                              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.221      ; 0.578      ;
; 0.262 ; vga:u_vga|tmp_read_data[5]                                                       ; vga:u_vga|second_data[5]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.383      ;
; 0.264 ; vga:u_vga|tmp_read_data[11]                                                      ; vga:u_vga|second_data[11]                                                                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.385      ;
; 0.267 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; vga:u_vga|address_b[0]                                                           ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.224      ; 0.597      ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK50'                                                                                                                                                         ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.443 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.386     ; 1.178      ;
; 17.443 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.386     ; 1.178      ;
; 17.443 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.386     ; 1.178      ;
; 17.443 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.386     ; 1.178      ;
; 17.443 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.386     ; 1.178      ;
; 17.443 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.386     ; 1.178      ;
; 17.602 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.015      ;
; 17.602 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.015      ;
; 17.602 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.015      ;
; 17.602 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.015      ;
; 17.602 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.015      ;
; 17.602 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.015      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.631 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 0.991      ;
; 17.772 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.389     ; 0.846      ;
; 17.772 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.389     ; 0.846      ;
; 17.772 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.389     ; 0.846      ;
; 17.772 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.389     ; 0.846      ;
; 17.772 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.389     ; 0.846      ;
; 17.772 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.389     ; 0.846      ;
; 17.772 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.389     ; 0.846      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK50'                                                                                                                                                         ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.731 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.720      ;
; 1.731 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.720      ;
; 1.731 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.720      ;
; 1.731 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.720      ;
; 1.731 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.720      ;
; 1.731 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.720      ;
; 1.731 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.720      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.858 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 0.851      ;
; 1.873 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.862      ;
; 1.873 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.862      ;
; 1.873 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.862      ;
; 1.873 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.862      ;
; 1.873 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.862      ;
; 1.873 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.095     ; 0.862      ;
; 2.008 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 1.001      ;
; 2.008 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 1.001      ;
; 2.008 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 1.001      ;
; 2.008 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 1.001      ;
; 2.008 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 1.001      ;
; 2.008 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.091     ; 1.001      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[0]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[10]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[11]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[16]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[17]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[18]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[19]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[1]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[20]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[21]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[22]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[23]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[24]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[25]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[26]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[27]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[2]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[3]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[4]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[5]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[6]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[7]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[8]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[9]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[0]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[11]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[16]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[17]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[18]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[19]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[1]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[20]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[21]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[22]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[23]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[24]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[25]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[27]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[2]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[3]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[4]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[5]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[6]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[7]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[8]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[9]                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                                                                      ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                                                                         ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                                                                 ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                                                                         ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                                                                ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                                                               ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                                                               ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                                                               ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                                                               ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                                                               ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                                                                ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                                                                ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                                                                ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                                                                ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                                                                ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                                                                ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                                                                ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                                                                ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                                                                ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                                                                        ;
; 9.234 ; 9.418        ; 0.184          ; Low Pulse Width ; CLOCK50 ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0]                                                ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 3.689 ; 4.485 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 2.465 ; 3.275 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -2.476 ; -3.239 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -2.052 ; -2.846 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 3.273 ; 3.125 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.489 ; 3.860 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 4.672 ; 4.786 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 2.836 ; 2.781 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 2.838 ; 2.783 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 2.836 ; 2.781 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 2.840 ; 2.785 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 2.836 ; 2.781 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.132 ; 3.860 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 2.922 ; 2.782 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 2.799 ; 3.192 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 2.703 ; 2.793 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 2.787 ; 2.732 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 2.789 ; 2.734 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 2.787 ; 2.732 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 2.791 ; 2.736 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 2.788 ; 2.733 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 2.799 ; 3.520 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 3.620 ; 3.527 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 2.996 ; 2.903 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 3.602     ; 3.695     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 3.011     ; 3.104     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 5.233 ; 0.186 ; 15.679   ; 1.731   ; 9.208               ;
;  CLOCK50         ; 5.233 ; 0.186 ; 15.679   ; 1.731   ; 9.208               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK50         ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 6.498 ; 6.975 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 4.230 ; 4.799 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -2.476 ; -3.239 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -2.052 ; -2.846 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 5.436 ; 5.466 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 6.101 ; 5.946 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 8.128 ; 8.144 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.764 ; 4.677 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.767 ; 4.680 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 5.481 ; 5.670 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 2.922 ; 2.782 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 2.799 ; 3.192 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 2.703 ; 2.793 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 2.787 ; 2.732 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 2.789 ; 2.734 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 2.787 ; 2.732 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 2.791 ; 2.736 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 2.788 ; 2.733 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 2.799 ; 3.520 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_red       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_green     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_blue      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 682569   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 682569   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Apr 16 15:42:07 2015
Info: Command: quartus_sta GSensor -c GSensor
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'GSensor.out.sdc'
Warning (332060): Node: vga:u_vga|v_sync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga:u_vga|left_bound[9] is being clocked by vga:u_vga|v_sync
Warning (332070): Port "out_blue" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_blue" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_green" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_green" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_h_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_h_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_red" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_red" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_v_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_v_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK50 (Rise) to CLOCK50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.233               0.000 CLOCK50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 CLOCK50 
Info (332146): Worst-case recovery slack is 15.679
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.679               0.000 CLOCK50 
Info (332146): Worst-case removal slack is 3.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.021               0.000 CLOCK50 
Info (332146): Worst-case minimum pulse width slack is 9.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.487               0.000 CLOCK50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: vga:u_vga|v_sync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga:u_vga|left_bound[9] is being clocked by vga:u_vga|v_sync
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK50 (Rise) to CLOCK50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.742               0.000 CLOCK50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 CLOCK50 
Info (332146): Worst-case recovery slack is 16.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.191               0.000 CLOCK50 
Info (332146): Worst-case removal slack is 2.677
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.677               0.000 CLOCK50 
Info (332146): Worst-case minimum pulse width slack is 9.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.488               0.000 CLOCK50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: vga:u_vga|v_sync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga:u_vga|left_bound[9] is being clocked by vga:u_vga|v_sync
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK50 (Rise) to CLOCK50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.160               0.000 CLOCK50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK50 
Info (332146): Worst-case recovery slack is 17.443
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.443               0.000 CLOCK50 
Info (332146): Worst-case removal slack is 1.731
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.731               0.000 CLOCK50 
Info (332146): Worst-case minimum pulse width slack is 9.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.208               0.000 CLOCK50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 672 megabytes
    Info: Processing ended: Thu Apr 16 15:42:09 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


