library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity AdderN is
	port(a,b		:in std_logic_vector(n-1 downto 0);
			s  	:out std_logic_vector(n-1 downto 0));
end AdderN;

architecture Behavioral of AdderN is
begin

		s<=a +b;
		
end Behavioral;			

