{"sha": "77f7566e32f3f5be5d3baf38ea7dad08a107fd00", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzdmNzU2NmUzMmYzZjViZTVkM2JhZjM4ZWE3ZGFkMDhhMTA3ZmQwMA==", "commit": {"author": {"name": "Andrew Stubbs", "email": "ams@codesourcery.com", "date": "2019-12-19T13:59:05Z"}, "committer": {"name": "Andrew Stubbs", "email": "ams@gcc.gnu.org", "date": "2019-12-19T13:59:05Z"}, "message": "Implement sub-dword add/sub on amdgcn\n\n2019-12-19  Andrew Stubbs  <ams@codesourcery.com>\n\n\tgcc/\n\t* config/gcn/gcn-valu.md (addv64si3<exec_clobber>): Rename to ...\n\t(add<mode>3<exec_clobber>): ... this, and use VEC_ALL1REG_INT_MODE.\n\t(addv64si3_dup<exec_clobber>): Rename to ...\n\t(add<mode>3_dup<exec_clobber>): ... this, and use VEC_ALL1REG_INT_MODE.\n\t(subv64si3<exec_clobber>): Rename to ...\n\t(sub<mode>3<exec_clobber>): ... this, and use VEC_ALL1REG_INT_MODE.\n\nFrom-SVN: r279574", "tree": {"sha": "b5667cfe0e35881bc351924c1501624c8cb96ed2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b5667cfe0e35881bc351924c1501624c8cb96ed2"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/77f7566e32f3f5be5d3baf38ea7dad08a107fd00", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/77f7566e32f3f5be5d3baf38ea7dad08a107fd00", "html_url": "https://github.com/Rust-GCC/gccrs/commit/77f7566e32f3f5be5d3baf38ea7dad08a107fd00", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/77f7566e32f3f5be5d3baf38ea7dad08a107fd00/comments", "author": {"login": "ams-cs", "id": 2235130, "node_id": "MDQ6VXNlcjIyMzUxMzA=", "avatar_url": "https://avatars.githubusercontent.com/u/2235130?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ams-cs", "html_url": "https://github.com/ams-cs", "followers_url": "https://api.github.com/users/ams-cs/followers", "following_url": "https://api.github.com/users/ams-cs/following{/other_user}", "gists_url": "https://api.github.com/users/ams-cs/gists{/gist_id}", "starred_url": "https://api.github.com/users/ams-cs/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ams-cs/subscriptions", "organizations_url": "https://api.github.com/users/ams-cs/orgs", "repos_url": "https://api.github.com/users/ams-cs/repos", "events_url": "https://api.github.com/users/ams-cs/events{/privacy}", "received_events_url": "https://api.github.com/users/ams-cs/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "2b91bb48997ec1d695a2f4c0f132958c79f2b145", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2b91bb48997ec1d695a2f4c0f132958c79f2b145", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2b91bb48997ec1d695a2f4c0f132958c79f2b145"}], "stats": {"total": 41, "additions": 25, "deletions": 16}, "files": [{"sha": "9126ec1a19bf98cc5d365b1f2bf9392a44fa6913", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/77f7566e32f3f5be5d3baf38ea7dad08a107fd00/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/77f7566e32f3f5be5d3baf38ea7dad08a107fd00/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=77f7566e32f3f5be5d3baf38ea7dad08a107fd00", "patch": "@@ -1,3 +1,12 @@\n+2019-12-19  Andrew Stubbs  <ams@codesourcery.com>\n+\n+\t* config/gcn/gcn-valu.md (addv64si3<exec_clobber>): Rename to ...\n+\t(add<mode>3<exec_clobber>): ... this, and use VEC_ALL1REG_INT_MODE.\n+\t(addv64si3_dup<exec_clobber>): Rename to ...\n+\t(add<mode>3_dup<exec_clobber>): ... this, and use VEC_ALL1REG_INT_MODE.\n+\t(subv64si3<exec_clobber>): Rename to ...\n+\t(sub<mode>3<exec_clobber>): ... this, and use VEC_ALL1REG_INT_MODE.\n+\n 2019-12-19  Richard Sandiford  <richard.sandiford@arm.com>\n \n \t* config/aarch64/aarch64.c (aarch64_can_change_mode_class):"}, {"sha": "00a7604d686e68ffd703ba5ea7e29b8a0714edcd", "filename": "gcc/config/gcn/gcn-valu.md", "status": "modified", "additions": 16, "deletions": 16, "changes": 32, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/77f7566e32f3f5be5d3baf38ea7dad08a107fd00/gcc%2Fconfig%2Fgcn%2Fgcn-valu.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/77f7566e32f3f5be5d3baf38ea7dad08a107fd00/gcc%2Fconfig%2Fgcn%2Fgcn-valu.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fgcn%2Fgcn-valu.md?ref=77f7566e32f3f5be5d3baf38ea7dad08a107fd00", "patch": "@@ -1036,23 +1036,23 @@\n ;; }}}\n ;; {{{ ALU special case: add/sub\n \n-(define_insn \"addv64si3<exec_clobber>\"\n-  [(set (match_operand:V64SI 0 \"register_operand\"   \"=  v\")\n-\t(plus:V64SI\n-\t  (match_operand:V64SI 1 \"register_operand\" \"%  v\")\n-\t  (match_operand:V64SI 2 \"gcn_alu_operand\"  \"vSvB\")))\n+(define_insn \"add<mode>3<exec_clobber>\"\n+  [(set (match_operand:VEC_ALL1REG_INT_MODE 0 \"register_operand\"   \"=  v\")\n+\t(plus:VEC_ALL1REG_INT_MODE\n+\t  (match_operand:VEC_ALL1REG_INT_MODE 1 \"register_operand\" \"%  v\")\n+\t  (match_operand:VEC_ALL1REG_INT_MODE 2 \"gcn_alu_operand\"  \"vSvB\")))\n    (clobber (reg:DI VCC_REG))]\n   \"\"\n   \"v_add%^_u32\\t%0, vcc, %2, %1\"\n   [(set_attr \"type\" \"vop2\")\n    (set_attr \"length\" \"8\")])\n \n-(define_insn \"addv64si3_dup<exec_clobber>\"\n-  [(set (match_operand:V64SI 0 \"register_operand\"   \"= v\")\n-\t(plus:V64SI\n-\t  (vec_duplicate:V64SI\n-\t    (match_operand:SI 2 \"gcn_alu_operand\"   \"SvB\"))\n-\t  (match_operand:V64SI 1 \"register_operand\" \"  v\")))\n+(define_insn \"add<mode>3_dup<exec_clobber>\"\n+  [(set (match_operand:VEC_ALL1REG_INT_MODE 0 \"register_operand\"   \"= v\")\n+\t(plus:VEC_ALL1REG_INT_MODE\n+\t  (vec_duplicate:VEC_ALL1REG_INT_MODE\n+\t    (match_operand:<SCALAR_MODE> 2 \"gcn_alu_operand\"       \"SvB\"))\n+\t  (match_operand:VEC_ALL1REG_INT_MODE 1 \"register_operand\" \"  v\")))\n    (clobber (reg:DI VCC_REG))]\n   \"\"\n   \"v_add%^_u32\\t%0, vcc, %2, %1\"\n@@ -1158,11 +1158,11 @@\n   [(set_attr \"type\" \"vop2,vop3b\")\n    (set_attr \"length\" \"4,8\")])\n \n-(define_insn \"subv64si3<exec_clobber>\"\n-  [(set (match_operand:V64SI 0 \"register_operand\"  \"=  v,   v\")\n-\t(minus:V64SI\n-\t  (match_operand:V64SI 1 \"gcn_alu_operand\" \"vSvB,   v\")\n-\t  (match_operand:V64SI 2 \"gcn_alu_operand\" \"   v,vSvB\")))\n+(define_insn \"sub<mode>3<exec_clobber>\"\n+  [(set (match_operand:VEC_ALL1REG_INT_MODE 0 \"register_operand\"  \"=  v,   v\")\n+\t(minus:VEC_ALL1REG_INT_MODE\n+\t  (match_operand:VEC_ALL1REG_INT_MODE 1 \"gcn_alu_operand\" \"vSvB,   v\")\n+\t  (match_operand:VEC_ALL1REG_INT_MODE 2 \"gcn_alu_operand\" \"   v,vSvB\")))\n    (clobber (reg:DI VCC_REG))]\n   \"\"\n   \"@"}]}