

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Mon Nov  9 15:01:05 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       Unroll
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.660|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  23714|  23714|  23714|  23714|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  21312|  21312|       333|          -|          -|    64|    no    |
        | + Loop 1.1  |     76|     76|        19|          -|          -|     4|    no    |
        | + Loop 1.2  |     76|     76|        19|          -|          -|     4|    no    |
        | + Loop 1.3  |     76|     76|        19|          -|          -|     4|    no    |
        | + Loop 1.4  |     76|     76|        19|          -|          -|     4|    no    |
        |- Loop 2     |   2400|   2400|         5|          -|          -|   480|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 107
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 103 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 28 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 9 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 53 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 34 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 78 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 59 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 2 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 84 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 103 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Real_r) nounwind, !map !7"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Imag) nounwind, !map !13"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Reorder_fft_str) nounwind"   --->   Operation 110 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FFT_test_3/Reorder_FFT.cpp:9]   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Real_r, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FFT_test_3/Reorder_FFT.cpp:11]   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Imag, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FFT_test_3/Reorder_FFT.cpp:12]   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Real_r, [1 x i8]* @p_str, [12 x i8]* @p_str3, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FFT_test_3/Reorder_FFT.cpp:14]   --->   Operation 114 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Imag, [1 x i8]* @p_str, [12 x i8]* @p_str3, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FFT_test_3/Reorder_FFT.cpp:15]   --->   Operation 115 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.76ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 116 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%c_0_0 = phi i11 [ 0, %meminst35.preheader ], [ %add_ln43, %hls_label_0_end ]" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 117 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0_0, i32 10)" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 119 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %.preheader.preheader, label %hls_label_0_begin" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%empty_19 = trunc i11 %c_0_0 to i10" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 121 'trunc' 'empty_19' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln45 = or i10 %empty_19, 1" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 122 'or' 'or_ln45' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i11 %c_0_0 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 123 'zext' 'zext_ln49' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%Real_addr = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 124 'getelementptr' 'Real_addr' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 125 'load' 'Real_load' <Predicate = (!tmp_32)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %or_ln45 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 126 'zext' 'zext_ln51' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%Real_addr_2 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 127 'getelementptr' 'Real_addr_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%Imag_addr = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 128 'getelementptr' 'Imag_addr' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 129 'load' 'RE_vec_128_c_1' <Predicate = (!tmp_32)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 130 [1/1] (1.76ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 130 'br' <Predicate = (tmp_32)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln46 = or i10 %empty_19, 2" [FFT_test_3/Reorder_FFT.cpp:46]   --->   Operation 131 'or' 'or_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln47 = or i10 %empty_19, 3" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 132 'or' 'or_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 133 'load' 'Real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i10 %or_ln46 to i64" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 134 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%Real_addr_1 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln50" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 135 'getelementptr' 'Real_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 136 'load' 'Real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 137 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 137 'load' 'RE_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %or_ln47 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 138 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%Real_addr_3 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 139 'getelementptr' 'Real_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%Imag_addr_1 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 140 'getelementptr' 'Imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 141 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 142 [1/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 142 'load' 'Real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 143 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 143 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 144 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 144 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%Imag_addr_2 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 145 'getelementptr' 'Imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [2/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 146 'load' 'Imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 147 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 147 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 148 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 148 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 149 [1/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 149 'load' 'Imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%Imag_addr_3 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln50" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 150 'getelementptr' 'Imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [2/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 151 'load' 'Imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 152 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 152 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 153 [1/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 153 'load' 'Imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 154 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 154 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 155 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 155 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 156 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 156 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 157 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 157 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 158 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 158 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 159 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 159 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 160 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 161 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 162 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 162 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 163 [1/1] (1.76ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 163 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 7.66>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%c_aux_0_0 = phi i3 [ 0, %hls_label_0_begin ], [ %add_ln67, %2 ]" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 164 'phi' 'c_aux_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (1.13ns)   --->   "%icmp_ln67 = icmp eq i3 %c_aux_0_0, -4" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 165 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 166 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (1.65ns)   --->   "%add_ln67 = add i3 %c_aux_0_0, 1" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 167 'add' 'add_ln67' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %hls_label_0, label %2" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i3 %c_aux_0_0 to i2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 169 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (1.95ns)   --->   "%tmp_2 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln75) nounwind" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 170 'mux' 'tmp_2' <Predicate = (!icmp_ln67)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [4/4] (5.70ns)   --->   "%tmp3 = fmul float %tmp_2, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 171 'fmul' 'tmp3' <Predicate = (!icmp_ln67)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i3 %c_aux_0_0 to i1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 172 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.69ns)   --->   "%select_ln76 = select i1 %trunc_ln76, float %RE_vec_128_d_1, float %RE_vec_128_d_0" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 173 'select' 'select_ln76' <Predicate = (!icmp_ln67)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 174 [4/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_2, %select_ln76" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 174 'fmul' 'tmp_10' <Predicate = (!icmp_ln67)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.69ns)   --->   "%select_ln76_1 = select i1 %trunc_ln76, float %RE_vec_128_c_1, float %RE_vec_128_c_0" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 175 'select' 'select_ln76_1' <Predicate = (!icmp_ln67)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 176 [4/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp_2, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 176 'fmul' 'tmp_6' <Predicate = (!icmp_ln67)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.69ns)   --->   "%select_ln82 = select i1 %trunc_ln76, float %IM_vec_128_d_1, float %IM_vec_128_d_0" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 177 'select' 'select_ln82' <Predicate = (!icmp_ln67)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 178 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_2, %select_ln82" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 178 'fmul' 'tmp_8' <Predicate = (!icmp_ln67)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.69ns)   --->   "%select_ln82_1 = select i1 %trunc_ln76, float %IM_vec_128_c_1, float %IM_vec_128_c_0" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 179 'select' 'select_ln82_1' <Predicate = (!icmp_ln67)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln43 = or i10 %empty_19, 4" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 180 'or' 'or_ln43' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%or_ln45_1 = or i10 %empty_19, 5" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 181 'or' 'or_ln45_1' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i10 %or_ln43 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 182 'zext' 'zext_ln49_1' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%Real_addr_6 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49_1" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 183 'getelementptr' 'Real_addr_6' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 184 [2/2] (3.25ns)   --->   "%Real_load_7 = load volatile float* %Real_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 184 'load' 'Real_load_7' <Predicate = (icmp_ln67)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i10 %or_ln45_1 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 185 'zext' 'zext_ln51_1' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%Real_addr_8 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51_1" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 186 'getelementptr' 'Real_addr_8' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%Imag_addr_6 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51_1" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 187 'getelementptr' 'Imag_addr_6' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 188 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 188 'load' 'RE_vec_128_c_1_1' <Predicate = (icmp_ln67)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 189 [3/4] (5.70ns)   --->   "%tmp3 = fmul float %tmp_2, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 189 'fmul' 'tmp3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [3/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_2, %select_ln76" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 190 'fmul' 'tmp_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp_2, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 191 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_2, %select_ln82" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 192 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 193 [2/4] (5.70ns)   --->   "%tmp3 = fmul float %tmp_2, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 193 'fmul' 'tmp3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [2/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_2, %select_ln76" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 194 'fmul' 'tmp_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp_2, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 195 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_2, %select_ln82" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 196 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 197 [1/4] (5.70ns)   --->   "%tmp3 = fmul float %tmp_2, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 197 'fmul' 'tmp3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_2, %select_ln76" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 198 'fmul' 'tmp_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp_2, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 199 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_2, %select_ln82" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 200 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 201 [5/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp3, %Real_load" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 201 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_10, %select_ln76_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 202 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 203 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln82_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 204 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 205 [4/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp3, %Real_load" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 205 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_10, %select_ln76_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 206 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 207 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln82_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 208 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 209 [3/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp3, %Real_load" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 209 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_10, %select_ln76_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 210 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 211 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 212 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln82_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 212 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 213 [2/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp3, %Real_load" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 213 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_10, %select_ln76_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 214 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 215 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln82_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 216 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 217 [1/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp3, %Real_load" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 217 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_10, %select_ln76_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 218 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 219 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln82_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 220 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.66>
ST_18 : Operation 221 [1/1] (1.95ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln75) nounwind" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 221 'mux' 'tmp_11' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [4/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_11, %tmp_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 222 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (1.95ns)   --->   "%tmp_15 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln75) nounwind" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 223 'mux' 'tmp_15' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_15, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 224 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 225 [3/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_11, %tmp_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 225 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_15, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 226 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 227 [2/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_11, %tmp_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 227 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_15, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 228 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 229 [1/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_11, %tmp_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 229 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_15, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 230 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 231 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_13, %tmp_4" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 231 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [5/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 232 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 233 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_13, %tmp_4" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 233 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 234 [4/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 234 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 235 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_13, %tmp_4" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 235 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [3/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 236 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 237 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_13, %tmp_4" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 237 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [2/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 238 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 239 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_13, %tmp_4" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 239 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [1/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 240 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %c_0_0, i32 3, i32 10)" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 241 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%add_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_18, i3 %c_aux_0_0)" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 242 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i11 %add_ln to i64" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 243 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%Real_addr_10 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 244 'getelementptr' 'Real_addr_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 245 [1/1] (3.25ns)   --->   "store volatile float %tmp_5, float* %Real_addr_10, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 245 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%Imag_addr_10 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 246 'getelementptr' 'Imag_addr_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 247 [1/1] (3.25ns)   --->   "store volatile float %tmp_16, float* %Imag_addr_10, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 247 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 248 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 9> <Delay = 3.25>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln46_1 = or i10 %empty_19, 6" [FFT_test_3/Reorder_FFT.cpp:46]   --->   Operation 249 'or' 'or_ln46_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln47_1 = or i10 %empty_19, 7" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 250 'or' 'or_ln47_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 251 [1/2] (3.25ns)   --->   "%Real_load_7 = load volatile float* %Real_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 251 'load' 'Real_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i10 %or_ln46_1 to i64" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 252 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (0.00ns)   --->   "%Real_addr_7 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln50_1" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 253 'getelementptr' 'Real_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [2/2] (3.25ns)   --->   "%Real_load_8 = load volatile float* %Real_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 254 'load' 'Real_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 255 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 255 'load' 'RE_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i10 %or_ln47_1 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 256 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [1/1] (0.00ns)   --->   "%Real_addr_9 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53_1" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 257 'getelementptr' 'Real_addr_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 258 [1/1] (0.00ns)   --->   "%Imag_addr_7 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53_1" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 258 'getelementptr' 'Imag_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 259 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 259 'load' 'RE_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 10> <Delay = 3.25>
ST_29 : Operation 260 [1/2] (3.25ns)   --->   "%Real_load_8 = load volatile float* %Real_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 260 'load' 'Real_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 261 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 261 'load' 'RE_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 262 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 262 'load' 'RE_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%Imag_addr_8 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49_1" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 263 'getelementptr' 'Imag_addr_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 264 [2/2] (3.25ns)   --->   "%Imag_load_9 = load volatile float* %Imag_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 264 'load' 'Imag_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 11> <Delay = 3.25>
ST_30 : Operation 265 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 265 'load' 'RE_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 266 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 266 'load' 'RE_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 267 [1/2] (3.25ns)   --->   "%Imag_load_9 = load volatile float* %Imag_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 267 'load' 'Imag_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 268 [1/1] (0.00ns)   --->   "%Imag_addr_9 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln50_1" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 268 'getelementptr' 'Imag_addr_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 269 [2/2] (3.25ns)   --->   "%Imag_load_10 = load volatile float* %Imag_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 269 'load' 'Imag_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 12> <Delay = 3.25>
ST_31 : Operation 270 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 270 'load' 'RE_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 271 [1/2] (3.25ns)   --->   "%Imag_load_10 = load volatile float* %Imag_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 271 'load' 'Imag_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 272 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 272 'load' 'IM_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 273 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 273 'load' 'IM_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 13> <Delay = 3.25>
ST_32 : Operation 274 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 274 'load' 'IM_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 275 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 275 'load' 'IM_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 276 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 276 'load' 'IM_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 277 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 277 'load' 'IM_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 14> <Delay = 3.25>
ST_33 : Operation 278 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind" [FFT_test_3/Reorder_FFT.cpp:90]   --->   Operation 278 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 279 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i10 %or_ln43 to i11" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 280 'zext' 'zext_ln49_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 281 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 281 'load' 'IM_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 282 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 282 'load' 'IM_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 283 [1/1] (1.76ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 283 'br' <Predicate = true> <Delay = 1.76>

State 34 <SV = 15> <Delay = 7.66>
ST_34 : Operation 284 [1/1] (0.00ns)   --->   "%c_aux_0_1 = phi i3 [ 0, %hls_label_0 ], [ %add_ln67_1, %4 ]" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 284 'phi' 'c_aux_0_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 285 [1/1] (1.13ns)   --->   "%icmp_ln67_1 = icmp eq i3 %c_aux_0_1, -4" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 285 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 286 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 286 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 287 [1/1] (1.65ns)   --->   "%add_ln67_1 = add i3 %c_aux_0_1, 1" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 287 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 288 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67_1, label %hls_label_01, label %4" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i3 %c_aux_0_1 to i11" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 289 'zext' 'zext_ln75' <Predicate = (!icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i3 %c_aux_0_1 to i2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 290 'trunc' 'trunc_ln75_1' <Predicate = (!icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 291 [1/1] (1.95ns)   --->   "%tmp_20 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln75_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 291 'mux' 'tmp_20' <Predicate = (!icmp_ln67_1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 292 [4/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_20, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 292 'fmul' 'tmp_14' <Predicate = (!icmp_ln67_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i3 %c_aux_0_1 to i1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 293 'trunc' 'trunc_ln76_1' <Predicate = (!icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 294 [1/1] (0.69ns)   --->   "%select_ln76_2 = select i1 %trunc_ln76_1, float %RE_vec_128_d_1_1, float %RE_vec_128_d_0_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 294 'select' 'select_ln76_2' <Predicate = (!icmp_ln67_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 295 [4/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_20, %select_ln76_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 295 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln67_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 296 [1/1] (0.69ns)   --->   "%select_ln76_3 = select i1 %trunc_ln76_1, float %RE_vec_128_c_1_1, float %RE_vec_128_c_0_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 296 'select' 'select_ln76_3' <Predicate = (!icmp_ln67_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 297 [4/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_20, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 297 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln67_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 298 [1/1] (0.69ns)   --->   "%select_ln82_2 = select i1 %trunc_ln76_1, float %IM_vec_128_d_1_1, float %IM_vec_128_d_0_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 298 'select' 'select_ln82_2' <Predicate = (!icmp_ln67_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 299 [4/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_20, %select_ln82_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 299 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln67_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 300 [1/1] (0.69ns)   --->   "%select_ln82_3 = select i1 %trunc_ln76_1, float %IM_vec_128_c_1_1, float %IM_vec_128_c_0_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 300 'select' 'select_ln82_3' <Predicate = (!icmp_ln67_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 301 [1/1] (1.73ns)   --->   "%add_ln85 = add i11 %zext_ln49_4, %zext_ln75" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 301 'add' 'add_ln85' <Predicate = (!icmp_ln67_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 302 [1/1] (0.00ns)   --->   "%or_ln43_1 = or i10 %empty_19, 8" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 302 'or' 'or_ln43_1' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln45_2 = or i10 %empty_19, 9" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 303 'or' 'or_ln45_2' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i10 %or_ln43_1 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 304 'zext' 'zext_ln49_2' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 305 [1/1] (0.00ns)   --->   "%Real_addr_11 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49_2" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 305 'getelementptr' 'Real_addr_11' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 306 [2/2] (3.25ns)   --->   "%Real_load_14 = load volatile float* %Real_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 306 'load' 'Real_load_14' <Predicate = (icmp_ln67_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i10 %or_ln45_2 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 307 'zext' 'zext_ln51_2' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 308 [1/1] (0.00ns)   --->   "%Real_addr_13 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51_2" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 308 'getelementptr' 'Real_addr_13' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 309 [1/1] (0.00ns)   --->   "%Imag_addr_11 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51_2" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 309 'getelementptr' 'Imag_addr_11' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 310 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 310 'load' 'RE_vec_128_c_1_2' <Predicate = (icmp_ln67_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 35 <SV = 16> <Delay = 5.70>
ST_35 : Operation 311 [3/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_20, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 311 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 312 [3/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_20, %select_ln76_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 312 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 313 [3/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_20, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 313 'fmul' 'tmp_6_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 314 [3/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_20, %select_ln82_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 314 'fmul' 'tmp_8_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 17> <Delay = 5.70>
ST_36 : Operation 315 [2/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_20, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 315 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 316 [2/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_20, %select_ln76_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 316 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 317 [2/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_20, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 317 'fmul' 'tmp_6_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 318 [2/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_20, %select_ln82_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 318 'fmul' 'tmp_8_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 18> <Delay = 5.70>
ST_37 : Operation 319 [1/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_20, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 319 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 320 [1/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_20, %select_ln76_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 320 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 321 [1/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_20, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 321 'fmul' 'tmp_6_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 322 [1/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_20, %select_ln82_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 322 'fmul' 'tmp_8_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 19> <Delay = 7.25>
ST_38 : Operation 323 [5/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_14, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 323 'fadd' 'tmp_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 324 [5/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln76_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 324 'fadd' 'tmp_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 325 [5/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 325 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 326 [5/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln82_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 326 'fadd' 'tmp_9_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 20> <Delay = 7.25>
ST_39 : Operation 327 [4/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_14, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 327 'fadd' 'tmp_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 328 [4/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln76_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 328 'fadd' 'tmp_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 329 [4/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 329 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 330 [4/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln82_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 330 'fadd' 'tmp_9_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 21> <Delay = 7.25>
ST_40 : Operation 331 [3/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_14, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 331 'fadd' 'tmp_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 332 [3/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln76_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 332 'fadd' 'tmp_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 333 [3/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 333 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 334 [3/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln82_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 334 'fadd' 'tmp_9_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 22> <Delay = 7.25>
ST_41 : Operation 335 [2/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_14, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 335 'fadd' 'tmp_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 336 [2/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln76_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 336 'fadd' 'tmp_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 337 [2/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 337 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 338 [2/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln82_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 338 'fadd' 'tmp_9_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 7.25>
ST_42 : Operation 339 [1/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_14, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 339 'fadd' 'tmp_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 340 [1/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln76_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 340 'fadd' 'tmp_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 341 [1/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 341 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 342 [1/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln82_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 342 'fadd' 'tmp_9_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 7.66>
ST_43 : Operation 343 [1/1] (1.95ns)   --->   "%tmp_21 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln75_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 343 'mux' 'tmp_21' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 344 [4/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_21, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 344 'fmul' 'tmp_4_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 345 [1/1] (1.95ns)   --->   "%tmp_22 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln75_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 345 'mux' 'tmp_22' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 346 [4/4] (5.70ns)   --->   "%tmp_1_22 = fmul float %tmp_22, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 346 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 25> <Delay = 5.70>
ST_44 : Operation 347 [3/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_21, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 347 'fmul' 'tmp_4_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 348 [3/4] (5.70ns)   --->   "%tmp_1_22 = fmul float %tmp_22, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 348 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 26> <Delay = 5.70>
ST_45 : Operation 349 [2/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_21, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 349 'fmul' 'tmp_4_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 350 [2/4] (5.70ns)   --->   "%tmp_1_22 = fmul float %tmp_22, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 350 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 27> <Delay = 5.70>
ST_46 : Operation 351 [1/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_21, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 351 'fmul' 'tmp_4_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 352 [1/4] (5.70ns)   --->   "%tmp_1_22 = fmul float %tmp_22, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 352 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 28> <Delay = 7.25>
ST_47 : Operation 353 [5/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 353 'fadd' 'tmp_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 354 [5/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1_22, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 354 'fadd' 'tmp_10_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 29> <Delay = 7.25>
ST_48 : Operation 355 [4/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 355 'fadd' 'tmp_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 356 [4/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1_22, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 356 'fadd' 'tmp_10_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 30> <Delay = 7.25>
ST_49 : Operation 357 [3/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 357 'fadd' 'tmp_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 358 [3/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1_22, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 358 'fadd' 'tmp_10_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 31> <Delay = 7.25>
ST_50 : Operation 359 [2/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 359 'fadd' 'tmp_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 360 [2/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1_22, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 360 'fadd' 'tmp_10_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 32> <Delay = 7.25>
ST_51 : Operation 361 [1/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 361 'fadd' 'tmp_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 362 [1/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1_22, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 362 'fadd' 'tmp_10_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 33> <Delay = 3.25>
ST_52 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i11 %add_ln85 to i64" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 363 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 364 [1/1] (0.00ns)   --->   "%Real_addr_15 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln85_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 364 'getelementptr' 'Real_addr_15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 365 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_1, float* %Real_addr_15, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 365 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 366 [1/1] (0.00ns)   --->   "%Imag_addr_15 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln85_1" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 366 'getelementptr' 'Imag_addr_15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 367 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_1, float* %Imag_addr_15, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 367 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 368 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 368 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 16> <Delay = 3.25>
ST_53 : Operation 369 [1/1] (0.00ns)   --->   "%or_ln46_2 = or i10 %empty_19, 10" [FFT_test_3/Reorder_FFT.cpp:46]   --->   Operation 369 'or' 'or_ln46_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 370 [1/1] (0.00ns)   --->   "%or_ln47_2 = or i10 %empty_19, 11" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 370 'or' 'or_ln47_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 371 [1/2] (3.25ns)   --->   "%Real_load_14 = load volatile float* %Real_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 371 'load' 'Real_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i10 %or_ln46_2 to i64" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 372 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 373 [1/1] (0.00ns)   --->   "%Real_addr_12 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln50_2" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 373 'getelementptr' 'Real_addr_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 374 [2/2] (3.25ns)   --->   "%Real_load_15 = load volatile float* %Real_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 374 'load' 'Real_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 375 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 375 'load' 'RE_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i10 %or_ln47_2 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 376 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 377 [1/1] (0.00ns)   --->   "%Real_addr_14 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53_2" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 377 'getelementptr' 'Real_addr_14' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 378 [1/1] (0.00ns)   --->   "%Imag_addr_12 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53_2" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 378 'getelementptr' 'Imag_addr_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 379 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 379 'load' 'RE_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 54 <SV = 17> <Delay = 3.25>
ST_54 : Operation 380 [1/2] (3.25ns)   --->   "%Real_load_15 = load volatile float* %Real_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 380 'load' 'Real_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 381 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 381 'load' 'RE_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 382 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 382 'load' 'RE_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 383 [1/1] (0.00ns)   --->   "%Imag_addr_13 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49_2" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 383 'getelementptr' 'Imag_addr_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 384 [2/2] (3.25ns)   --->   "%Imag_load_15 = load volatile float* %Imag_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 384 'load' 'Imag_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 55 <SV = 18> <Delay = 3.25>
ST_55 : Operation 385 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 385 'load' 'RE_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 386 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 386 'load' 'RE_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 387 [1/2] (3.25ns)   --->   "%Imag_load_15 = load volatile float* %Imag_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 387 'load' 'Imag_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 388 [1/1] (0.00ns)   --->   "%Imag_addr_14 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln50_2" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 388 'getelementptr' 'Imag_addr_14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 389 [2/2] (3.25ns)   --->   "%Imag_load_16 = load volatile float* %Imag_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 389 'load' 'Imag_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 56 <SV = 19> <Delay = 3.25>
ST_56 : Operation 390 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 390 'load' 'RE_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 391 [1/2] (3.25ns)   --->   "%Imag_load_16 = load volatile float* %Imag_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 391 'load' 'Imag_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 392 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 392 'load' 'IM_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 393 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 393 'load' 'IM_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 57 <SV = 20> <Delay = 3.25>
ST_57 : Operation 394 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 394 'load' 'IM_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 395 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 395 'load' 'IM_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 396 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 396 'load' 'IM_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 397 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 397 'load' 'IM_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 58 <SV = 21> <Delay = 3.25>
ST_58 : Operation 398 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:90]   --->   Operation 398 'specregionend' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 399 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 400 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 400 'load' 'IM_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 401 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 401 'load' 'IM_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 402 [1/1] (1.76ns)   --->   "br label %5" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 402 'br' <Predicate = true> <Delay = 1.76>

State 59 <SV = 22> <Delay = 7.66>
ST_59 : Operation 403 [1/1] (0.00ns)   --->   "%c_aux_0_2 = phi i3 [ 0, %hls_label_01 ], [ %add_ln67_2, %6 ]" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 403 'phi' 'c_aux_0_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 404 [1/1] (1.13ns)   --->   "%icmp_ln67_2 = icmp eq i3 %c_aux_0_2, -4" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 404 'icmp' 'icmp_ln67_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 405 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 405 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 406 [1/1] (1.65ns)   --->   "%add_ln67_2 = add i3 %c_aux_0_2, 1" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 406 'add' 'add_ln67_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 407 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67_2, label %hls_label_02, label %6" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln75_2 = trunc i3 %c_aux_0_2 to i2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 408 'trunc' 'trunc_ln75_2' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 409 [1/1] (1.95ns)   --->   "%tmp_23 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln75_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 409 'mux' 'tmp_23' <Predicate = (!icmp_ln67_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 410 [4/4] (5.70ns)   --->   "%tmp_19 = fmul float %tmp_23, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 410 'fmul' 'tmp_19' <Predicate = (!icmp_ln67_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = trunc i3 %c_aux_0_2 to i1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 411 'trunc' 'trunc_ln76_2' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 412 [1/1] (0.69ns)   --->   "%select_ln76_4 = select i1 %trunc_ln76_2, float %RE_vec_128_d_1_2, float %RE_vec_128_d_0_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 412 'select' 'select_ln76_4' <Predicate = (!icmp_ln67_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 413 [4/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_23, %select_ln76_4" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 413 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln67_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 414 [1/1] (0.69ns)   --->   "%select_ln76_5 = select i1 %trunc_ln76_2, float %RE_vec_128_c_1_2, float %RE_vec_128_c_0_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 414 'select' 'select_ln76_5' <Predicate = (!icmp_ln67_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 415 [4/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_23, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 415 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln67_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 416 [1/1] (0.69ns)   --->   "%select_ln82_4 = select i1 %trunc_ln76_2, float %IM_vec_128_d_1_2, float %IM_vec_128_d_0_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 416 'select' 'select_ln82_4' <Predicate = (!icmp_ln67_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 417 [4/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_23, %select_ln82_4" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 417 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln67_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 418 [1/1] (0.69ns)   --->   "%select_ln82_5 = select i1 %trunc_ln76_2, float %IM_vec_128_c_1_2, float %IM_vec_128_c_0_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 418 'select' 'select_ln82_5' <Predicate = (!icmp_ln67_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_27 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln43_1, i32 3, i32 9)" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 419 'partselect' 'tmp_27' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 420 [1/1] (0.00ns)   --->   "%or_ln43_2 = or i10 %empty_19, 12" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 420 'or' 'or_ln43_2' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln45_3 = or i10 %empty_19, 13" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 421 'or' 'or_ln45_3' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i10 %or_ln43_2 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 422 'zext' 'zext_ln49_3' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 423 [1/1] (0.00ns)   --->   "%Real_addr_16 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49_3" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 423 'getelementptr' 'Real_addr_16' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 424 [2/2] (3.25ns)   --->   "%Real_load_20 = load volatile float* %Real_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 424 'load' 'Real_load_20' <Predicate = (icmp_ln67_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i10 %or_ln45_3 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 425 'zext' 'zext_ln51_3' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 426 [1/1] (0.00ns)   --->   "%Real_addr_18 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51_3" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 426 'getelementptr' 'Real_addr_18' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 427 [1/1] (0.00ns)   --->   "%Imag_addr_16 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51_3" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 427 'getelementptr' 'Imag_addr_16' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 428 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 428 'load' 'RE_vec_128_c_1_3' <Predicate = (icmp_ln67_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 60 <SV = 23> <Delay = 5.70>
ST_60 : Operation 429 [3/4] (5.70ns)   --->   "%tmp_19 = fmul float %tmp_23, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 429 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 430 [3/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_23, %select_ln76_4" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 430 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 431 [3/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_23, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 431 'fmul' 'tmp_6_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 432 [3/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_23, %select_ln82_4" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 432 'fmul' 'tmp_8_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 24> <Delay = 5.70>
ST_61 : Operation 433 [2/4] (5.70ns)   --->   "%tmp_19 = fmul float %tmp_23, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 433 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 434 [2/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_23, %select_ln76_4" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 434 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 435 [2/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_23, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 435 'fmul' 'tmp_6_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 436 [2/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_23, %select_ln82_4" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 436 'fmul' 'tmp_8_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 25> <Delay = 5.70>
ST_62 : Operation 437 [1/4] (5.70ns)   --->   "%tmp_19 = fmul float %tmp_23, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 437 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 438 [1/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_23, %select_ln76_4" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 438 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 439 [1/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_23, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 439 'fmul' 'tmp_6_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 440 [1/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_23, %select_ln82_4" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 440 'fmul' 'tmp_8_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 26> <Delay = 7.25>
ST_63 : Operation 441 [5/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_19, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 441 'fadd' 'tmp_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 442 [5/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln76_5" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 442 'fadd' 'tmp_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 443 [5/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 443 'fadd' 'tmp_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 444 [5/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln82_5" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 444 'fadd' 'tmp_9_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 27> <Delay = 7.25>
ST_64 : Operation 445 [4/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_19, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 445 'fadd' 'tmp_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 446 [4/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln76_5" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 446 'fadd' 'tmp_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 447 [4/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 447 'fadd' 'tmp_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 448 [4/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln82_5" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 448 'fadd' 'tmp_9_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 28> <Delay = 7.25>
ST_65 : Operation 449 [3/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_19, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 449 'fadd' 'tmp_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 450 [3/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln76_5" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 450 'fadd' 'tmp_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 451 [3/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 451 'fadd' 'tmp_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 452 [3/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln82_5" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 452 'fadd' 'tmp_9_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 29> <Delay = 7.25>
ST_66 : Operation 453 [2/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_19, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 453 'fadd' 'tmp_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 454 [2/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln76_5" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 454 'fadd' 'tmp_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 455 [2/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 455 'fadd' 'tmp_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 456 [2/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln82_5" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 456 'fadd' 'tmp_9_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 30> <Delay = 7.25>
ST_67 : Operation 457 [1/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_19, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 457 'fadd' 'tmp_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 458 [1/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln76_5" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 458 'fadd' 'tmp_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 459 [1/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 459 'fadd' 'tmp_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 460 [1/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln82_5" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 460 'fadd' 'tmp_9_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 31> <Delay = 7.66>
ST_68 : Operation 461 [1/1] (1.95ns)   --->   "%tmp_25 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln75_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 461 'mux' 'tmp_25' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 462 [4/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_25, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 462 'fmul' 'tmp_4_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 463 [1/1] (1.95ns)   --->   "%tmp_26 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln75_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 463 'mux' 'tmp_26' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 464 [4/4] (5.70ns)   --->   "%tmp_2_25 = fmul float %tmp_26, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 464 'fmul' 'tmp_2_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 32> <Delay = 5.70>
ST_69 : Operation 465 [3/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_25, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 465 'fmul' 'tmp_4_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 466 [3/4] (5.70ns)   --->   "%tmp_2_25 = fmul float %tmp_26, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 466 'fmul' 'tmp_2_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 33> <Delay = 5.70>
ST_70 : Operation 467 [2/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_25, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 467 'fmul' 'tmp_4_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 468 [2/4] (5.70ns)   --->   "%tmp_2_25 = fmul float %tmp_26, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 468 'fmul' 'tmp_2_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 34> <Delay = 5.70>
ST_71 : Operation 469 [1/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_25, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 469 'fmul' 'tmp_4_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 470 [1/4] (5.70ns)   --->   "%tmp_2_25 = fmul float %tmp_26, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 470 'fmul' 'tmp_2_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 35> <Delay = 7.25>
ST_72 : Operation 471 [5/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 471 'fadd' 'tmp_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 472 [5/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_25, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 472 'fadd' 'tmp_10_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 36> <Delay = 7.25>
ST_73 : Operation 473 [4/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 473 'fadd' 'tmp_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 474 [4/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_25, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 474 'fadd' 'tmp_10_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 37> <Delay = 7.25>
ST_74 : Operation 475 [3/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 475 'fadd' 'tmp_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 476 [3/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_25, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 476 'fadd' 'tmp_10_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 38> <Delay = 7.25>
ST_75 : Operation 477 [2/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 477 'fadd' 'tmp_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 478 [2/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_25, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 478 'fadd' 'tmp_10_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 39> <Delay = 7.25>
ST_76 : Operation 479 [1/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 479 'fadd' 'tmp_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 480 [1/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_25, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 480 'fadd' 'tmp_10_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 40> <Delay = 3.25>
ST_77 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_28 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_27, i3 %c_aux_0_2)" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 481 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i10 %tmp_28 to i64" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 482 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 483 [1/1] (0.00ns)   --->   "%Real_addr_20 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln85_2" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 483 'getelementptr' 'Real_addr_20' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 484 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_2, float* %Real_addr_20, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 484 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 485 [1/1] (0.00ns)   --->   "%Imag_addr_20 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln85_2" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 485 'getelementptr' 'Imag_addr_20' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 486 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_2, float* %Imag_addr_20, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 486 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 487 [1/1] (0.00ns)   --->   "br label %5" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 487 'br' <Predicate = true> <Delay = 0.00>

State 78 <SV = 23> <Delay = 3.25>
ST_78 : Operation 488 [1/1] (0.00ns)   --->   "%or_ln46_3 = or i10 %empty_19, 14" [FFT_test_3/Reorder_FFT.cpp:46]   --->   Operation 488 'or' 'or_ln46_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 489 [1/1] (0.00ns)   --->   "%or_ln47_3 = or i10 %empty_19, 15" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 489 'or' 'or_ln47_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 490 [1/2] (3.25ns)   --->   "%Real_load_20 = load volatile float* %Real_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 490 'load' 'Real_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i10 %or_ln46_3 to i64" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 491 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 492 [1/1] (0.00ns)   --->   "%Real_addr_17 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln50_3" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 492 'getelementptr' 'Real_addr_17' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 493 [2/2] (3.25ns)   --->   "%Real_load_21 = load volatile float* %Real_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 493 'load' 'Real_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 494 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 494 'load' 'RE_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i10 %or_ln47_3 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 495 'zext' 'zext_ln53_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 496 [1/1] (0.00ns)   --->   "%Real_addr_19 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53_3" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 496 'getelementptr' 'Real_addr_19' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 497 [1/1] (0.00ns)   --->   "%Imag_addr_17 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53_3" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 497 'getelementptr' 'Imag_addr_17' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 498 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 498 'load' 'RE_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 79 <SV = 24> <Delay = 3.25>
ST_79 : Operation 499 [1/2] (3.25ns)   --->   "%Real_load_21 = load volatile float* %Real_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 499 'load' 'Real_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 500 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 500 'load' 'RE_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 501 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 501 'load' 'RE_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 502 [1/1] (0.00ns)   --->   "%Imag_addr_18 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49_3" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 502 'getelementptr' 'Imag_addr_18' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 503 [2/2] (3.25ns)   --->   "%Imag_load_20 = load volatile float* %Imag_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 503 'load' 'Imag_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 80 <SV = 25> <Delay = 3.25>
ST_80 : Operation 504 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 504 'load' 'RE_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 505 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 505 'load' 'RE_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 506 [1/2] (3.25ns)   --->   "%Imag_load_20 = load volatile float* %Imag_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 506 'load' 'Imag_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 507 [1/1] (0.00ns)   --->   "%Imag_addr_19 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln50_3" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 507 'getelementptr' 'Imag_addr_19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 508 [2/2] (3.25ns)   --->   "%Imag_load_21 = load volatile float* %Imag_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 508 'load' 'Imag_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 81 <SV = 26> <Delay = 3.25>
ST_81 : Operation 509 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 509 'load' 'RE_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 510 [1/2] (3.25ns)   --->   "%Imag_load_21 = load volatile float* %Imag_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 510 'load' 'Imag_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 511 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 511 'load' 'IM_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 512 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 512 'load' 'IM_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 82 <SV = 27> <Delay = 3.25>
ST_82 : Operation 513 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 513 'load' 'IM_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 514 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 514 'load' 'IM_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 515 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 515 'load' 'IM_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 516 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 516 'load' 'IM_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 83 <SV = 28> <Delay = 3.25>
ST_83 : Operation 517 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_12) nounwind" [FFT_test_3/Reorder_FFT.cpp:90]   --->   Operation 517 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 518 'specregionbegin' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i10 %or_ln43_2 to i11" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 519 'zext' 'zext_ln49_5' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 520 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 520 'load' 'IM_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 521 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 521 'load' 'IM_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 522 [1/1] (1.76ns)   --->   "br label %7" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 522 'br' <Predicate = true> <Delay = 1.76>

State 84 <SV = 29> <Delay = 7.66>
ST_84 : Operation 523 [1/1] (0.00ns)   --->   "%c_aux_0_3 = phi i3 [ 0, %hls_label_02 ], [ %add_ln67_3, %8 ]" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 523 'phi' 'c_aux_0_3' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 524 [1/1] (1.13ns)   --->   "%icmp_ln67_3 = icmp eq i3 %c_aux_0_3, -4" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 524 'icmp' 'icmp_ln67_3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 525 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 525 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 526 [1/1] (1.65ns)   --->   "%add_ln67_3 = add i3 %c_aux_0_3, 1" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 526 'add' 'add_ln67_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 527 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67_3, label %hls_label_0_end, label %8" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 527 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i3 %c_aux_0_3 to i11" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 528 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln67_3)> <Delay = 0.00>
ST_84 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln75_3 = trunc i3 %c_aux_0_3 to i2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 529 'trunc' 'trunc_ln75_3' <Predicate = (!icmp_ln67_3)> <Delay = 0.00>
ST_84 : Operation 530 [1/1] (1.95ns)   --->   "%tmp_29 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln75_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 530 'mux' 'tmp_29' <Predicate = (!icmp_ln67_3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 531 [4/4] (5.70ns)   --->   "%tmp_24 = fmul float %tmp_29, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 531 'fmul' 'tmp_24' <Predicate = (!icmp_ln67_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln76_3 = trunc i3 %c_aux_0_3 to i1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 532 'trunc' 'trunc_ln76_3' <Predicate = (!icmp_ln67_3)> <Delay = 0.00>
ST_84 : Operation 533 [1/1] (0.69ns)   --->   "%select_ln76_6 = select i1 %trunc_ln76_3, float %RE_vec_128_d_1_3, float %RE_vec_128_d_0_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 533 'select' 'select_ln76_6' <Predicate = (!icmp_ln67_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 534 [4/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_29, %select_ln76_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 534 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln67_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 535 [1/1] (0.69ns)   --->   "%select_ln76_7 = select i1 %trunc_ln76_3, float %RE_vec_128_c_1_3, float %RE_vec_128_c_0_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 535 'select' 'select_ln76_7' <Predicate = (!icmp_ln67_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 536 [4/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_29, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 536 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln67_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 537 [1/1] (0.69ns)   --->   "%select_ln82_6 = select i1 %trunc_ln76_3, float %IM_vec_128_d_1_3, float %IM_vec_128_d_0_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 537 'select' 'select_ln82_6' <Predicate = (!icmp_ln67_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 538 [4/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_29, %select_ln82_6" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 538 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln67_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 539 [1/1] (0.69ns)   --->   "%select_ln82_7 = select i1 %trunc_ln76_3, float %IM_vec_128_c_1_3, float %IM_vec_128_c_0_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 539 'select' 'select_ln82_7' <Predicate = (!icmp_ln67_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 540 [1/1] (1.73ns)   --->   "%add_ln85_1 = add i11 %zext_ln49_5, %zext_ln75_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 540 'add' 'add_ln85_1' <Predicate = (!icmp_ln67_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 541 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_17) nounwind" [FFT_test_3/Reorder_FFT.cpp:90]   --->   Operation 541 'specregionend' 'empty_26' <Predicate = (icmp_ln67_3)> <Delay = 0.00>
ST_84 : Operation 542 [1/1] (1.63ns)   --->   "%add_ln43 = add i11 %c_0_0, 16" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 542 'add' 'add_ln43' <Predicate = (icmp_ln67_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 543 [1/1] (0.00ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 543 'br' <Predicate = (icmp_ln67_3)> <Delay = 0.00>

State 85 <SV = 30> <Delay = 5.70>
ST_85 : Operation 544 [3/4] (5.70ns)   --->   "%tmp_24 = fmul float %tmp_29, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 544 'fmul' 'tmp_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 545 [3/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_29, %select_ln76_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 545 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 546 [3/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_29, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 546 'fmul' 'tmp_6_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 547 [3/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_29, %select_ln82_6" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 547 'fmul' 'tmp_8_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 31> <Delay = 5.70>
ST_86 : Operation 548 [2/4] (5.70ns)   --->   "%tmp_24 = fmul float %tmp_29, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 548 'fmul' 'tmp_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 549 [2/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_29, %select_ln76_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 549 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 550 [2/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_29, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 550 'fmul' 'tmp_6_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 551 [2/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_29, %select_ln82_6" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 551 'fmul' 'tmp_8_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 32> <Delay = 5.70>
ST_87 : Operation 552 [1/4] (5.70ns)   --->   "%tmp_24 = fmul float %tmp_29, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 552 'fmul' 'tmp_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 553 [1/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_29, %select_ln76_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 553 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 554 [1/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_29, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 554 'fmul' 'tmp_6_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 555 [1/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_29, %select_ln82_6" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 555 'fmul' 'tmp_8_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 33> <Delay = 7.25>
ST_88 : Operation 556 [5/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_24, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 556 'fadd' 'tmp_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 557 [5/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln76_7" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 557 'fadd' 'tmp_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 558 [5/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 558 'fadd' 'tmp_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 559 [5/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln82_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 559 'fadd' 'tmp_9_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 34> <Delay = 7.25>
ST_89 : Operation 560 [4/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_24, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 560 'fadd' 'tmp_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 561 [4/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln76_7" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 561 'fadd' 'tmp_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 562 [4/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 562 'fadd' 'tmp_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 563 [4/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln82_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 563 'fadd' 'tmp_9_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 35> <Delay = 7.25>
ST_90 : Operation 564 [3/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_24, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 564 'fadd' 'tmp_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 565 [3/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln76_7" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 565 'fadd' 'tmp_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 566 [3/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 566 'fadd' 'tmp_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 567 [3/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln82_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 567 'fadd' 'tmp_9_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 36> <Delay = 7.25>
ST_91 : Operation 568 [2/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_24, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 568 'fadd' 'tmp_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 569 [2/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln76_7" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 569 'fadd' 'tmp_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 570 [2/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 570 'fadd' 'tmp_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 571 [2/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln82_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 571 'fadd' 'tmp_9_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 37> <Delay = 7.25>
ST_92 : Operation 572 [1/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_24, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 572 'fadd' 'tmp_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 573 [1/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln76_7" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 573 'fadd' 'tmp_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 574 [1/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 574 'fadd' 'tmp_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 575 [1/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln82_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 575 'fadd' 'tmp_9_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 38> <Delay = 7.66>
ST_93 : Operation 576 [1/1] (1.95ns)   --->   "%tmp_30 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln75_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 576 'mux' 'tmp_30' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 577 [4/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_30, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 577 'fmul' 'tmp_4_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 578 [1/1] (1.95ns)   --->   "%tmp_31 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln75_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 578 'mux' 'tmp_31' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 579 [4/4] (5.70ns)   --->   "%tmp_3_28 = fmul float %tmp_31, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 579 'fmul' 'tmp_3_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 39> <Delay = 5.70>
ST_94 : Operation 580 [3/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_30, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 580 'fmul' 'tmp_4_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 581 [3/4] (5.70ns)   --->   "%tmp_3_28 = fmul float %tmp_31, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 581 'fmul' 'tmp_3_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 40> <Delay = 5.70>
ST_95 : Operation 582 [2/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_30, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 582 'fmul' 'tmp_4_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 583 [2/4] (5.70ns)   --->   "%tmp_3_28 = fmul float %tmp_31, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 583 'fmul' 'tmp_3_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 41> <Delay = 5.70>
ST_96 : Operation 584 [1/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_30, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 584 'fmul' 'tmp_4_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 585 [1/4] (5.70ns)   --->   "%tmp_3_28 = fmul float %tmp_31, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 585 'fmul' 'tmp_3_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 42> <Delay = 7.25>
ST_97 : Operation 586 [5/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 586 'fadd' 'tmp_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 587 [5/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_28, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 587 'fadd' 'tmp_10_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 43> <Delay = 7.25>
ST_98 : Operation 588 [4/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 588 'fadd' 'tmp_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 589 [4/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_28, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 589 'fadd' 'tmp_10_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 44> <Delay = 7.25>
ST_99 : Operation 590 [3/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 590 'fadd' 'tmp_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 591 [3/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_28, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 591 'fadd' 'tmp_10_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 45> <Delay = 7.25>
ST_100 : Operation 592 [2/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 592 'fadd' 'tmp_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 593 [2/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_28, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 593 'fadd' 'tmp_10_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 46> <Delay = 7.25>
ST_101 : Operation 594 [1/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 594 'fadd' 'tmp_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 595 [1/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_28, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 595 'fadd' 'tmp_10_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 47> <Delay = 3.25>
ST_102 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i11 %add_ln85_1 to i64" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 596 'zext' 'zext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 597 [1/1] (0.00ns)   --->   "%Real_addr_21 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln85_3" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 597 'getelementptr' 'Real_addr_21' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 598 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_3, float* %Real_addr_21, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 598 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 599 [1/1] (0.00ns)   --->   "%Imag_addr_21 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln85_3" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 599 'getelementptr' 'Imag_addr_21' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 600 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_3, float* %Imag_addr_21, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 600 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 601 [1/1] (0.00ns)   --->   "br label %7" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 601 'br' <Predicate = true> <Delay = 0.00>

State 103 <SV = 2> <Delay = 3.25>
ST_103 : Operation 602 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 602 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 603 [1/1] (1.66ns)   --->   "%icmp_ln92 = icmp eq i9 %i_0, -32" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 603 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 604 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480) nounwind"   --->   Operation 604 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 605 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 605 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 606 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %10, label %9" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 606 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %i_0 to i64" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 607 'zext' 'zext_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_103 : Operation 608 [1/1] (0.00ns)   --->   "%lut_reorder_I_addr = getelementptr [480 x i10]* @lut_reorder_I, i64 0, i64 %zext_ln96" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 608 'getelementptr' 'lut_reorder_I_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_103 : Operation 609 [2/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 609 'load' 'indexI' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_103 : Operation 610 [1/1] (0.00ns)   --->   "%lut_reorder_J_addr = getelementptr [480 x i10]* @lut_reorder_J, i64 0, i64 %zext_ln96" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 610 'getelementptr' 'lut_reorder_J_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_103 : Operation 611 [2/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 611 'load' 'indexJ' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_103 : Operation 612 [1/1] (0.00ns)   --->   "ret void" [FFT_test_3/Reorder_FFT.cpp:107]   --->   Operation 612 'ret' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 104 <SV = 3> <Delay = 6.50>
ST_104 : Operation 613 [1/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 613 'load' 'indexI' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_104 : Operation 614 [1/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 614 'load' 'indexJ' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_104 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i10 %indexI to i64" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 615 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 616 [1/1] (0.00ns)   --->   "%Real_addr_4 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln99" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 616 'getelementptr' 'Real_addr_4' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 617 [2/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 617 'load' 'tempr' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 618 [1/1] (0.00ns)   --->   "%Imag_addr_4 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln99" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 618 'getelementptr' 'Imag_addr_4' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 619 [2/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 619 'load' 'tempi' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 105 <SV = 4> <Delay = 3.25>
ST_105 : Operation 620 [1/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 620 'load' 'tempr' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 621 [1/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 621 'load' 'tempi' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i10 %indexJ to i64" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 622 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 623 [1/1] (0.00ns)   --->   "%Real_addr_5 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln101" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 623 'getelementptr' 'Real_addr_5' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 624 [2/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 624 'load' 'Real_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 625 [1/1] (0.00ns)   --->   "%Imag_addr_5 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln101" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 625 'getelementptr' 'Imag_addr_5' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 626 [2/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 626 'load' 'Imag_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 106 <SV = 5> <Delay = 6.50>
ST_106 : Operation 627 [1/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 627 'load' 'Real_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 628 [1/1] (3.25ns)   --->   "store volatile float %Real_load_5, float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 629 [1/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 629 'load' 'Imag_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 630 [1/1] (3.25ns)   --->   "store volatile float %Imag_load_7, float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 630 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 107 <SV = 6> <Delay = 3.25>
ST_107 : Operation 631 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 631 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 632 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 632 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 633 [1/1] (0.00ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 633 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Real_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ Imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ lut_reorder_I]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lut_reorder_J]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln11 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln12 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln14   (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln15   (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43            (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
c_0_0              (phi              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
empty              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32             (bitselect        ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
br_ln43            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_19           (trunc            ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000]
or_ln45            (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln49          (zext             ) [ 000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr          (getelementptr    ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln51          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_2        (getelementptr    ) [ 000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr          (getelementptr    ) [ 000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln92            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
or_ln46            (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln47            (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load          (load             ) [ 000011111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln50          (zext             ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_1        (getelementptr    ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_1     (load             ) [ 000011111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_3        (getelementptr    ) [ 000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_1        (getelementptr    ) [ 000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_1        (load             ) [ 000001111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_1     (load             ) [ 000001111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_2        (getelementptr    ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_0     (load             ) [ 000000111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_load          (load             ) [ 000000111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_3        (getelementptr    ) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_0     (load             ) [ 000000011111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_load_1        (load             ) [ 000000011111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
IM_vec_128_c_0     (load             ) [ 000000001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
IM_vec_128_c_1     (load             ) [ 000000001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                (specregionbegin  ) [ 000000000111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
IM_vec_128_d_0     (load             ) [ 000000000111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
IM_vec_128_d_1     (load             ) [ 000000000111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln67            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
c_aux_0_0          (phi              ) [ 000000000111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln67          (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
empty_18           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln67           (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
br_ln67            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln75         (trunc            ) [ 000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2              (mux              ) [ 000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln76         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76        (select           ) [ 000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_1      (select           ) [ 000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln82        (select           ) [ 000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln82_1      (select           ) [ 000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln43            (or               ) [ 000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln45_1          (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln49_1        (zext             ) [ 000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_6        (getelementptr    ) [ 000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln51_1        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_8        (getelementptr    ) [ 000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_6        (getelementptr    ) [ 000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp3               (fmul             ) [ 000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10             (fmul             ) [ 000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6              (fmul             ) [ 000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8              (fmul             ) [ 000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4              (fadd             ) [ 000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3              (fadd             ) [ 000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7              (fadd             ) [ 000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9              (fadd             ) [ 000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11             (mux              ) [ 000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15             (mux              ) [ 000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13             (fmul             ) [ 000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s              (fmul             ) [ 000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5              (fadd             ) [ 000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16             (fadd             ) [ 000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln85          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_10       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_10       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln86         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln67            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
or_ln46_1          (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln47_1          (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_7        (load             ) [ 000000000000000000000000000001111111111111111111111110000000000000000000000000000000000000000000000000000000]
zext_ln50_1        (zext             ) [ 000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_7        (getelementptr    ) [ 000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_1_1   (load             ) [ 000000000000000000000000000001111111111111111111111110000000000000000000000000000000000000000000000000000000]
zext_ln53_1        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_9        (getelementptr    ) [ 000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_7        (getelementptr    ) [ 000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_8        (load             ) [ 000000000000000000000000000000111111111111111111111110000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_1_1   (load             ) [ 000000000000000000000000000000111111111111111111111110000000000000000000000000000000000000000000000000000000]
Imag_addr_8        (getelementptr    ) [ 000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_0_1   (load             ) [ 000000000000000000000000000000011111111111111111111110000000000000000000000000000000000000000000000000000000]
Imag_load_9        (load             ) [ 000000000000000000000000000000011111111111111111111110000000000000000000000000000000000000000000000000000000]
Imag_addr_9        (getelementptr    ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_0_1   (load             ) [ 000000000000000000000000000000001111111111111111111110000000000000000000000000000000000000000000000000000000]
Imag_load_10       (load             ) [ 000000000000000000000000000000001111111111111111111110000000000000000000000000000000000000000000000000000000]
IM_vec_128_c_0_1   (load             ) [ 000000000000000000000000000000000111111111111111111110000000000000000000000000000000000000000000000000000000]
IM_vec_128_c_1_1   (load             ) [ 000000000000000000000000000000000111111111111111111110000000000000000000000000000000000000000000000000000000]
empty_17           (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1              (specregionbegin  ) [ 000000000000000000000000000000000011111111111111111111111110000000000000000000000000000000000000000000000000]
zext_ln49_4        (zext             ) [ 000000000000000000000000000000000011111111111111111110000000000000000000000000000000000000000000000000000000]
IM_vec_128_d_0_1   (load             ) [ 000000000000000000000000000000000011111111111111111110000000000000000000000000000000000000000000000000000000]
IM_vec_128_d_1_1   (load             ) [ 000000000000000000000000000000000011111111111111111110000000000000000000000000000000000000000000000000000000]
br_ln67            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
c_aux_0_1          (phi              ) [ 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln67_1        (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
empty_21           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln67_1         (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
br_ln67            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln75          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln75_1       (trunc            ) [ 000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000]
tmp_20             (mux              ) [ 000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln76_1       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_2      (select           ) [ 000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_3      (select           ) [ 000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000]
select_ln82_2      (select           ) [ 000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000]
select_ln82_3      (select           ) [ 000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000]
add_ln85           (add              ) [ 000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000]
or_ln43_1          (or               ) [ 000000000000000000000000000000000000000000000000000001111111111111111111111111000000000000000000000000000000]
or_ln45_2          (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln49_2        (zext             ) [ 000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000]
Real_addr_11       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
zext_ln51_2        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_13       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
Imag_addr_11       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
tmp_14             (fmul             ) [ 000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1            (fmul             ) [ 000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1            (fmul             ) [ 000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
tmp_8_1            (fmul             ) [ 000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
tmp_1_1            (fadd             ) [ 000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000]
tmp_3_1            (fadd             ) [ 000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
tmp_7_1            (fadd             ) [ 000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000]
tmp_9_1            (fadd             ) [ 000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
tmp_21             (mux              ) [ 000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000]
tmp_22             (mux              ) [ 000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000]
tmp_4_1            (fmul             ) [ 000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000]
tmp_1_22           (fmul             ) [ 000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000]
tmp_5_1            (fadd             ) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
tmp_10_1           (fadd             ) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
zext_ln85_1        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_15       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_15       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln86         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln67            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
or_ln46_2          (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln47_2          (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_14       (load             ) [ 000000000000000000000000000000000000000000000000000000111111111111111111111111000000000000000000000000000000]
zext_ln50_2        (zext             ) [ 000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000]
Real_addr_12       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
RE_vec_128_c_1_2   (load             ) [ 000000000000000000000000000000000000000000000000000000111111111111111111111111000000000000000000000000000000]
zext_ln53_2        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_14       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000]
Imag_addr_12       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000]
Real_load_15       (load             ) [ 000000000000000000000000000000000000000000000000000000011111111111111111111111000000000000000000000000000000]
RE_vec_128_d_1_2   (load             ) [ 000000000000000000000000000000000000000000000000000000011111111111111111111111000000000000000000000000000000]
Imag_addr_13       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
RE_vec_128_c_0_2   (load             ) [ 000000000000000000000000000000000000000000000000000000001111111111111111111111000000000000000000000000000000]
Imag_load_15       (load             ) [ 000000000000000000000000000000000000000000000000000000001111111111111111111111000000000000000000000000000000]
Imag_addr_14       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
RE_vec_128_d_0_2   (load             ) [ 000000000000000000000000000000000000000000000000000000000111111111111111111111000000000000000000000000000000]
Imag_load_16       (load             ) [ 000000000000000000000000000000000000000000000000000000000111111111111111111111000000000000000000000000000000]
IM_vec_128_c_0_2   (load             ) [ 000000000000000000000000000000000000000000000000000000000011111111111111111111000000000000000000000000000000]
IM_vec_128_c_1_2   (load             ) [ 000000000000000000000000000000000000000000000000000000000011111111111111111111000000000000000000000000000000]
empty_20           (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12             (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111111111111000000000000000000000000]
IM_vec_128_d_0_2   (load             ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000]
IM_vec_128_d_1_2   (load             ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000]
br_ln67            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
c_aux_0_2          (phi              ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000]
icmp_ln67_2        (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
empty_24           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln67_2         (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
br_ln67            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln75_2       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000]
tmp_23             (mux              ) [ 000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000]
trunc_ln76_2       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_4      (select           ) [ 000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000]
select_ln76_5      (select           ) [ 000000000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000]
select_ln82_4      (select           ) [ 000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000]
select_ln82_5      (select           ) [ 000000000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000]
tmp_27             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000]
or_ln43_2          (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000]
or_ln45_3          (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln49_3        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000]
Real_addr_16       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
zext_ln51_3        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_18       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
Imag_addr_16       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
tmp_19             (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
tmp_2_2            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
tmp_6_2            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
tmp_8_2            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
tmp_1_2            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000]
tmp_3_2            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000]
tmp_7_2            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000]
tmp_9_2            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000]
tmp_25             (mux              ) [ 000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000]
tmp_26             (mux              ) [ 000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000]
tmp_4_2            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000]
tmp_2_25           (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000]
tmp_5_2            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
tmp_10_2           (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
tmp_28             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln85_2        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_20       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_20       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln86         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln67            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
or_ln46_3          (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln47_3          (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_20       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000]
zext_ln50_3        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000]
Real_addr_17       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
RE_vec_128_c_1_3   (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000]
zext_ln53_3        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_19       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
Imag_addr_17       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
Real_load_21       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111100000]
RE_vec_128_d_1_3   (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111100000]
Imag_addr_18       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
RE_vec_128_c_0_3   (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111100000]
Imag_load_20       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111100000]
Imag_addr_19       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000]
RE_vec_128_d_0_3   (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111100000]
Imag_load_21       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111100000]
IM_vec_128_c_0_3   (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111100000]
IM_vec_128_c_1_3   (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111100000]
empty_23           (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17             (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
zext_ln49_5        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
IM_vec_128_d_0_3   (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
IM_vec_128_d_1_3   (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
br_ln67            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
c_aux_0_3          (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
icmp_ln67_3        (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
empty_27           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln67_3         (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
br_ln67            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln75_1        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln75_3       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000]
tmp_29             (mux              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000]
trunc_ln76_3       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_6      (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000]
select_ln76_7      (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000]
select_ln82_6      (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000]
select_ln82_7      (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000]
add_ln85_1         (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000]
empty_26           (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln43           (add              ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
br_ln43            (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
tmp_24             (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
tmp_2_3            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
tmp_6_3            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
tmp_8_3            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
tmp_1_3            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000]
tmp_3_3            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000]
tmp_7_3            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000]
tmp_9_3            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000]
tmp_30             (mux              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000]
tmp_31             (mux              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000]
tmp_4_3            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000]
tmp_3_28           (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000]
tmp_5_3            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
tmp_10_3           (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
zext_ln85_3        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_21       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_21       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln86         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln67            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
i_0                (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
icmp_ln92          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
empty_29           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                  (add              ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
br_ln92            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln96          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lut_reorder_I_addr (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
lut_reorder_J_addr (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
ret_ln107          (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indexI             (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indexJ             (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
zext_ln99          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_4        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
Imag_addr_4        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
tempr              (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
tempi              (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
zext_ln101         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_5        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
Imag_addr_5        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
Real_load_5        (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln101        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_load_7        (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln102        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln103        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln104        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln92            (br               ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Real_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Real_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Imag"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lut_reorder_I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_I"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lut_reorder_J">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_J"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reorder_fft_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="Real_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Real_load/2 Real_load_1/3 RE_vec_128_c_0/4 RE_vec_128_d_0/5 IM_vec_128_c_1/6 IM_vec_128_d_1/7 Real_load_7/9 store_ln85/27 Real_load_8/28 RE_vec_128_c_0_1/29 RE_vec_128_d_0_1/30 IM_vec_128_c_1_1/31 IM_vec_128_d_1_1/32 Real_load_14/34 store_ln85/52 Real_load_15/53 RE_vec_128_c_0_2/54 RE_vec_128_d_0_2/55 IM_vec_128_c_1_2/56 IM_vec_128_d_1_2/57 Real_load_20/59 store_ln85/77 Real_load_21/78 RE_vec_128_c_0_3/79 RE_vec_128_d_0_3/80 IM_vec_128_c_1_3/81 IM_vec_128_d_1_3/82 store_ln85/102 tempr/104 Real_load_5/105 store_ln101/106 store_ln103/107 "/>
</bind>
</comp>

<comp id="127" class="1004" name="Real_addr_2_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="10" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_2/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Imag_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="10" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="RE_vec_128_c_1/2 RE_vec_128_d_1/3 Imag_load/4 Imag_load_1/5 IM_vec_128_c_0/6 IM_vec_128_d_0/7 RE_vec_128_c_1_1/9 store_ln86/27 RE_vec_128_d_1_1/28 Imag_load_9/29 Imag_load_10/30 IM_vec_128_c_0_1/31 IM_vec_128_d_0_1/32 RE_vec_128_c_1_2/34 store_ln86/52 RE_vec_128_d_1_2/53 Imag_load_15/54 Imag_load_16/55 IM_vec_128_c_0_2/56 IM_vec_128_d_0_2/57 RE_vec_128_c_1_3/59 store_ln86/77 RE_vec_128_d_1_3/78 Imag_load_20/79 Imag_load_21/80 IM_vec_128_c_0_3/81 IM_vec_128_d_0_3/82 store_ln86/102 tempi/104 Imag_load_7/105 store_ln102/106 store_ln104/107 "/>
</bind>
</comp>

<comp id="147" class="1004" name="Real_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_1/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="Real_addr_3_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_3/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Imag_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="10" slack="0"/>
<pin id="166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="Imag_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="2"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_2/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="Imag_addr_3_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="10" slack="2"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_3/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="Real_addr_6_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_6/9 "/>
</bind>
</comp>

<comp id="194" class="1004" name="Real_addr_8_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="10" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_8/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="Imag_addr_6_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="10" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_6/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="Real_addr_10_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="11" slack="0"/>
<pin id="213" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_10/27 "/>
</bind>
</comp>

<comp id="217" class="1004" name="Imag_addr_10_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="11" slack="0"/>
<pin id="221" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_10/27 "/>
</bind>
</comp>

<comp id="225" class="1004" name="Real_addr_7_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_7/28 "/>
</bind>
</comp>

<comp id="233" class="1004" name="Real_addr_9_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_9/28 "/>
</bind>
</comp>

<comp id="240" class="1004" name="Imag_addr_7_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="10" slack="0"/>
<pin id="244" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_7/28 "/>
</bind>
</comp>

<comp id="248" class="1004" name="Imag_addr_8_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="2"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_8/29 "/>
</bind>
</comp>

<comp id="256" class="1004" name="Imag_addr_9_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="2"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_9/30 "/>
</bind>
</comp>

<comp id="264" class="1004" name="Real_addr_11_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_11/34 "/>
</bind>
</comp>

<comp id="272" class="1004" name="Real_addr_13_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="10" slack="0"/>
<pin id="276" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_13/34 "/>
</bind>
</comp>

<comp id="279" class="1004" name="Imag_addr_11_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="10" slack="0"/>
<pin id="283" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_11/34 "/>
</bind>
</comp>

<comp id="287" class="1004" name="Real_addr_15_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="11" slack="0"/>
<pin id="291" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_15/52 "/>
</bind>
</comp>

<comp id="295" class="1004" name="Imag_addr_15_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="11" slack="0"/>
<pin id="299" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_15/52 "/>
</bind>
</comp>

<comp id="303" class="1004" name="Real_addr_12_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="10" slack="0"/>
<pin id="307" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_12/53 "/>
</bind>
</comp>

<comp id="311" class="1004" name="Real_addr_14_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="10" slack="0"/>
<pin id="315" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_14/53 "/>
</bind>
</comp>

<comp id="318" class="1004" name="Imag_addr_12_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="10" slack="0"/>
<pin id="322" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_12/53 "/>
</bind>
</comp>

<comp id="326" class="1004" name="Imag_addr_13_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="10" slack="2"/>
<pin id="330" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_13/54 "/>
</bind>
</comp>

<comp id="334" class="1004" name="Imag_addr_14_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="10" slack="2"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_14/55 "/>
</bind>
</comp>

<comp id="342" class="1004" name="Real_addr_16_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="10" slack="0"/>
<pin id="346" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_16/59 "/>
</bind>
</comp>

<comp id="350" class="1004" name="Real_addr_18_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="10" slack="0"/>
<pin id="354" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_18/59 "/>
</bind>
</comp>

<comp id="357" class="1004" name="Imag_addr_16_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="10" slack="0"/>
<pin id="361" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_16/59 "/>
</bind>
</comp>

<comp id="365" class="1004" name="Real_addr_20_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="10" slack="0"/>
<pin id="369" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_20/77 "/>
</bind>
</comp>

<comp id="373" class="1004" name="Imag_addr_20_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="10" slack="0"/>
<pin id="377" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_20/77 "/>
</bind>
</comp>

<comp id="381" class="1004" name="Real_addr_17_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="10" slack="0"/>
<pin id="385" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_17/78 "/>
</bind>
</comp>

<comp id="389" class="1004" name="Real_addr_19_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="10" slack="0"/>
<pin id="393" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_19/78 "/>
</bind>
</comp>

<comp id="396" class="1004" name="Imag_addr_17_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="10" slack="0"/>
<pin id="400" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_17/78 "/>
</bind>
</comp>

<comp id="404" class="1004" name="Imag_addr_18_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="10" slack="2"/>
<pin id="408" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_18/79 "/>
</bind>
</comp>

<comp id="412" class="1004" name="Imag_addr_19_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="10" slack="2"/>
<pin id="416" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_19/80 "/>
</bind>
</comp>

<comp id="420" class="1004" name="Real_addr_21_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="11" slack="0"/>
<pin id="424" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_21/102 "/>
</bind>
</comp>

<comp id="428" class="1004" name="Imag_addr_21_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="11" slack="0"/>
<pin id="432" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_21/102 "/>
</bind>
</comp>

<comp id="436" class="1004" name="lut_reorder_I_addr_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="9" slack="0"/>
<pin id="440" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_I_addr/103 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_access_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="0"/>
<pin id="445" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexI/103 "/>
</bind>
</comp>

<comp id="449" class="1004" name="lut_reorder_J_addr_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="9" slack="0"/>
<pin id="453" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_J_addr/103 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexJ/103 "/>
</bind>
</comp>

<comp id="462" class="1004" name="Real_addr_4_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="10" slack="0"/>
<pin id="466" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_4/104 "/>
</bind>
</comp>

<comp id="470" class="1004" name="Imag_addr_4_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="10" slack="0"/>
<pin id="474" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_4/104 "/>
</bind>
</comp>

<comp id="478" class="1004" name="Real_addr_5_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="10" slack="0"/>
<pin id="482" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_5/105 "/>
</bind>
</comp>

<comp id="486" class="1004" name="Imag_addr_5_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="10" slack="0"/>
<pin id="490" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_5/105 "/>
</bind>
</comp>

<comp id="496" class="1005" name="c_0_0_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="1"/>
<pin id="498" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c_0_0 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="c_0_0_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="11" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_0/2 "/>
</bind>
</comp>

<comp id="508" class="1005" name="c_aux_0_0_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="1"/>
<pin id="510" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_aux_0_0 (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="c_aux_0_0_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="3" slack="0"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_aux_0_0/9 "/>
</bind>
</comp>

<comp id="520" class="1005" name="c_aux_0_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="1"/>
<pin id="522" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_aux_0_1 (phireg) "/>
</bind>
</comp>

<comp id="524" class="1004" name="c_aux_0_1_phi_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="3" slack="0"/>
<pin id="528" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_aux_0_1/34 "/>
</bind>
</comp>

<comp id="531" class="1005" name="c_aux_0_2_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="1"/>
<pin id="533" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_aux_0_2 (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="c_aux_0_2_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="3" slack="0"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_aux_0_2/59 "/>
</bind>
</comp>

<comp id="543" class="1005" name="c_aux_0_3_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="1"/>
<pin id="545" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_aux_0_3 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="c_aux_0_3_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="3" slack="0"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_aux_0_3/84 "/>
</bind>
</comp>

<comp id="554" class="1005" name="i_0_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="9" slack="1"/>
<pin id="556" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="558" class="1004" name="i_0_phi_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="9" slack="0"/>
<pin id="560" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="1" slack="1"/>
<pin id="562" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/103 "/>
</bind>
</comp>

<comp id="565" class="1004" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="0" index="1" bw="32" slack="5"/>
<pin id="568" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_4/13 tmp_5/22 tmp_1_1/38 tmp_5_1/47 tmp_1_2/63 tmp_5_2/72 tmp_1_3/88 tmp_5_3/97 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="0" index="1" bw="32" slack="4"/>
<pin id="572" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3/13 tmp_16/22 tmp_3_1/38 tmp_10_1/47 tmp_3_2/63 tmp_10_2/72 tmp_3_3/88 tmp_10_3/97 "/>
</bind>
</comp>

<comp id="573" class="1004" name="grp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="0" index="1" bw="32" slack="8"/>
<pin id="576" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_7/13 tmp_7_1/38 tmp_7_2/63 tmp_7_3/88 "/>
</bind>
</comp>

<comp id="577" class="1004" name="grp_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="0" index="1" bw="32" slack="4"/>
<pin id="580" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_9/13 tmp_9_1/38 tmp_9_2/63 tmp_9_3/88 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="1"/>
<pin id="584" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp3/9 tmp_13/18 tmp_14/34 tmp_4_1/43 tmp_19/59 tmp_4_2/68 tmp_24/84 tmp_4_3/93 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_10/9 tmp_s/18 tmp_2_1/34 tmp_1_22/43 tmp_2_2/59 tmp_2_25/68 tmp_2_3/84 tmp_3_28/93 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="3"/>
<pin id="592" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6/9 tmp_6_1/34 tmp_6_2/59 tmp_6_3/84 "/>
</bind>
</comp>

<comp id="593" class="1004" name="grp_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/9 tmp_8_1/34 tmp_8_2/59 tmp_8_3/84 "/>
</bind>
</comp>

<comp id="597" class="1005" name="reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="2"/>
<pin id="599" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Real_load Real_load_7 Real_load_14 Real_load_20 tempr "/>
</bind>
</comp>

<comp id="603" class="1005" name="reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="2"/>
<pin id="605" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="RE_vec_128_c_1 RE_vec_128_c_1_1 RE_vec_128_c_1_2 RE_vec_128_c_1_3 tempi "/>
</bind>
</comp>

<comp id="608" class="1005" name="reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="5"/>
<pin id="610" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="Real_load_1 Real_load_8 Real_load_15 Real_load_21 "/>
</bind>
</comp>

<comp id="613" class="1005" name="reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="5"/>
<pin id="615" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="RE_vec_128_d_1 RE_vec_128_d_1_1 RE_vec_128_d_1_2 RE_vec_128_d_1_3 "/>
</bind>
</comp>

<comp id="617" class="1005" name="reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="4"/>
<pin id="619" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="RE_vec_128_c_0 RE_vec_128_c_0_1 RE_vec_128_c_0_2 RE_vec_128_c_0_3 "/>
</bind>
</comp>

<comp id="621" class="1005" name="reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="8"/>
<pin id="623" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="Imag_load Imag_load_9 Imag_load_15 Imag_load_20 "/>
</bind>
</comp>

<comp id="626" class="1005" name="reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="3"/>
<pin id="628" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="RE_vec_128_d_0 RE_vec_128_d_0_1 RE_vec_128_d_0_2 RE_vec_128_d_0_3 "/>
</bind>
</comp>

<comp id="630" class="1005" name="reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="3"/>
<pin id="632" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="Imag_load_1 Imag_load_10 Imag_load_16 Imag_load_21 "/>
</bind>
</comp>

<comp id="635" class="1005" name="reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="2"/>
<pin id="637" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="IM_vec_128_c_0 IM_vec_128_c_0_1 IM_vec_128_c_0_2 IM_vec_128_c_0_3 "/>
</bind>
</comp>

<comp id="639" class="1005" name="reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="2"/>
<pin id="641" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="IM_vec_128_c_1 IM_vec_128_c_1_1 IM_vec_128_c_1_2 IM_vec_128_c_1_3 "/>
</bind>
</comp>

<comp id="643" class="1005" name="reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IM_vec_128_d_0 IM_vec_128_d_0_1 IM_vec_128_d_0_2 IM_vec_128_d_0_3 "/>
</bind>
</comp>

<comp id="647" class="1005" name="reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IM_vec_128_d_1 IM_vec_128_d_1_1 IM_vec_128_d_1_2 IM_vec_128_d_1_3 "/>
</bind>
</comp>

<comp id="651" class="1005" name="reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 tmp_13 tmp_14 tmp_4_1 tmp_19 tmp_4_2 tmp_24 tmp_4_3 "/>
</bind>
</comp>

<comp id="656" class="1005" name="reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 tmp_s tmp_2_1 tmp_1_22 tmp_2_2 tmp_2_25 tmp_2_3 tmp_3_28 "/>
</bind>
</comp>

<comp id="661" class="1005" name="reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_6_1 tmp_6_2 tmp_6_3 "/>
</bind>
</comp>

<comp id="666" class="1005" name="reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_8_1 tmp_8_2 tmp_8_3 "/>
</bind>
</comp>

<comp id="671" class="1005" name="reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_5 tmp_1_1 tmp_5_1 tmp_1_2 tmp_5_2 tmp_1_3 tmp_5_3 "/>
</bind>
</comp>

<comp id="677" class="1005" name="reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 tmp_16 tmp_3_1 tmp_10_1 tmp_3_2 tmp_10_2 tmp_3_3 tmp_10_3 "/>
</bind>
</comp>

<comp id="683" class="1005" name="reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="5"/>
<pin id="685" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_7_1 tmp_7_2 tmp_7_3 "/>
</bind>
</comp>

<comp id="688" class="1005" name="reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp_9_1 tmp_9_2 tmp_9_3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_32_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="11" slack="0"/>
<pin id="696" dir="0" index="2" bw="5" slack="0"/>
<pin id="697" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="empty_19_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="11" slack="0"/>
<pin id="703" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_19/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="or_ln45_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln49_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="11" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln51_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="or_ln46_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="10" slack="1"/>
<pin id="724" dir="0" index="1" bw="3" slack="0"/>
<pin id="725" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="or_ln47_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="1"/>
<pin id="729" dir="0" index="1" bw="3" slack="0"/>
<pin id="730" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln50_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="0"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln53_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="10" slack="0"/>
<pin id="739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="icmp_ln67_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="3" slack="0"/>
<pin id="745" dir="0" index="1" bw="3" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/9 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln67_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="3" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/9 "/>
</bind>
</comp>

<comp id="755" class="1004" name="trunc_ln75_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="3" slack="0"/>
<pin id="757" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/9 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="0" index="2" bw="32" slack="0"/>
<pin id="763" dir="0" index="3" bw="32" slack="0"/>
<pin id="764" dir="0" index="4" bw="32" slack="0"/>
<pin id="765" dir="0" index="5" bw="2" slack="0"/>
<pin id="766" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="777" class="1004" name="trunc_ln76_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="0"/>
<pin id="779" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/9 "/>
</bind>
</comp>

<comp id="781" class="1004" name="select_ln76_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="5"/>
<pin id="784" dir="0" index="2" bw="32" slack="3"/>
<pin id="785" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/9 "/>
</bind>
</comp>

<comp id="790" class="1004" name="select_ln76_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="6"/>
<pin id="793" dir="0" index="2" bw="32" slack="4"/>
<pin id="794" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/9 "/>
</bind>
</comp>

<comp id="798" class="1004" name="select_ln82_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="1"/>
<pin id="801" dir="0" index="2" bw="32" slack="1"/>
<pin id="802" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/9 "/>
</bind>
</comp>

<comp id="807" class="1004" name="select_ln82_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="2"/>
<pin id="810" dir="0" index="2" bw="32" slack="2"/>
<pin id="811" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_1/9 "/>
</bind>
</comp>

<comp id="815" class="1004" name="or_ln43_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="7"/>
<pin id="817" dir="0" index="1" bw="4" slack="0"/>
<pin id="818" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="or_ln45_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="7"/>
<pin id="822" dir="0" index="1" bw="4" slack="0"/>
<pin id="823" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45_1/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln49_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="10" slack="0"/>
<pin id="827" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln51_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="0"/>
<pin id="832" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/9 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_11_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="0" index="2" bw="32" slack="0"/>
<pin id="840" dir="0" index="3" bw="32" slack="0"/>
<pin id="841" dir="0" index="4" bw="32" slack="0"/>
<pin id="842" dir="0" index="5" bw="2" slack="9"/>
<pin id="843" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/18 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_15_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="0"/>
<pin id="853" dir="0" index="2" bw="32" slack="0"/>
<pin id="854" dir="0" index="3" bw="32" slack="0"/>
<pin id="855" dir="0" index="4" bw="32" slack="0"/>
<pin id="856" dir="0" index="5" bw="2" slack="9"/>
<pin id="857" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_15/18 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_18_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="11" slack="25"/>
<pin id="867" dir="0" index="2" bw="3" slack="0"/>
<pin id="868" dir="0" index="3" bw="5" slack="0"/>
<pin id="869" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/27 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="11" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="0" index="2" bw="3" slack="18"/>
<pin id="878" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/27 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln85_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="11" slack="0"/>
<pin id="884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/27 "/>
</bind>
</comp>

<comp id="888" class="1004" name="or_ln46_1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="10" slack="8"/>
<pin id="890" dir="0" index="1" bw="4" slack="0"/>
<pin id="891" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_1/28 "/>
</bind>
</comp>

<comp id="893" class="1004" name="or_ln47_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="10" slack="8"/>
<pin id="895" dir="0" index="1" bw="4" slack="0"/>
<pin id="896" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47_1/28 "/>
</bind>
</comp>

<comp id="898" class="1004" name="zext_ln50_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="10" slack="0"/>
<pin id="900" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/28 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln53_1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="10" slack="0"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/28 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln49_4_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="10" slack="6"/>
<pin id="911" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_4/33 "/>
</bind>
</comp>

<comp id="912" class="1004" name="icmp_ln67_1_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="0"/>
<pin id="914" dir="0" index="1" bw="3" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_1/34 "/>
</bind>
</comp>

<comp id="918" class="1004" name="add_ln67_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="3" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/34 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln75_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="3" slack="0"/>
<pin id="926" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/34 "/>
</bind>
</comp>

<comp id="928" class="1004" name="trunc_ln75_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="3" slack="0"/>
<pin id="930" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_1/34 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_20_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="0"/>
<pin id="935" dir="0" index="2" bw="32" slack="0"/>
<pin id="936" dir="0" index="3" bw="32" slack="0"/>
<pin id="937" dir="0" index="4" bw="32" slack="0"/>
<pin id="938" dir="0" index="5" bw="2" slack="0"/>
<pin id="939" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_20/34 "/>
</bind>
</comp>

<comp id="950" class="1004" name="trunc_ln76_1_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="3" slack="0"/>
<pin id="952" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_1/34 "/>
</bind>
</comp>

<comp id="954" class="1004" name="select_ln76_2_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="5"/>
<pin id="957" dir="0" index="2" bw="32" slack="3"/>
<pin id="958" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/34 "/>
</bind>
</comp>

<comp id="963" class="1004" name="select_ln76_3_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="6"/>
<pin id="966" dir="0" index="2" bw="32" slack="4"/>
<pin id="967" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_3/34 "/>
</bind>
</comp>

<comp id="971" class="1004" name="select_ln82_2_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="1"/>
<pin id="974" dir="0" index="2" bw="32" slack="1"/>
<pin id="975" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_2/34 "/>
</bind>
</comp>

<comp id="980" class="1004" name="select_ln82_3_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="2"/>
<pin id="983" dir="0" index="2" bw="32" slack="2"/>
<pin id="984" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_3/34 "/>
</bind>
</comp>

<comp id="988" class="1004" name="add_ln85_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="10" slack="1"/>
<pin id="990" dir="0" index="1" bw="3" slack="0"/>
<pin id="991" dir="1" index="2" bw="11" slack="18"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/34 "/>
</bind>
</comp>

<comp id="993" class="1004" name="or_ln43_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="10" slack="14"/>
<pin id="995" dir="0" index="1" bw="5" slack="0"/>
<pin id="996" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_1/34 "/>
</bind>
</comp>

<comp id="998" class="1004" name="or_ln45_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="10" slack="14"/>
<pin id="1000" dir="0" index="1" bw="5" slack="0"/>
<pin id="1001" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45_2/34 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln49_2_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="10" slack="0"/>
<pin id="1005" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_2/34 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="zext_ln51_2_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="10" slack="0"/>
<pin id="1010" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/34 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_21_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="0"/>
<pin id="1017" dir="0" index="2" bw="32" slack="0"/>
<pin id="1018" dir="0" index="3" bw="32" slack="0"/>
<pin id="1019" dir="0" index="4" bw="32" slack="0"/>
<pin id="1020" dir="0" index="5" bw="2" slack="9"/>
<pin id="1021" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_21/43 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_22_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="0" index="1" bw="32" slack="0"/>
<pin id="1031" dir="0" index="2" bw="32" slack="0"/>
<pin id="1032" dir="0" index="3" bw="32" slack="0"/>
<pin id="1033" dir="0" index="4" bw="32" slack="0"/>
<pin id="1034" dir="0" index="5" bw="2" slack="9"/>
<pin id="1035" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_22/43 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln85_1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="11" slack="18"/>
<pin id="1044" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/52 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="or_ln46_2_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="10" slack="15"/>
<pin id="1049" dir="0" index="1" bw="5" slack="0"/>
<pin id="1050" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_2/53 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="or_ln47_2_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="10" slack="15"/>
<pin id="1054" dir="0" index="1" bw="5" slack="0"/>
<pin id="1055" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47_2/53 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="zext_ln50_2_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="10" slack="0"/>
<pin id="1059" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/53 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="zext_ln53_2_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="10" slack="0"/>
<pin id="1064" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_2/53 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="icmp_ln67_2_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="3" slack="0"/>
<pin id="1070" dir="0" index="1" bw="3" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_2/59 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="add_ln67_2_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="3" slack="0"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/59 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="trunc_ln75_2_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="3" slack="0"/>
<pin id="1082" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_2/59 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_23_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="0"/>
<pin id="1086" dir="0" index="1" bw="32" slack="0"/>
<pin id="1087" dir="0" index="2" bw="32" slack="0"/>
<pin id="1088" dir="0" index="3" bw="32" slack="0"/>
<pin id="1089" dir="0" index="4" bw="32" slack="0"/>
<pin id="1090" dir="0" index="5" bw="2" slack="0"/>
<pin id="1091" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_23/59 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="trunc_ln76_2_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="3" slack="0"/>
<pin id="1104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_2/59 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="select_ln76_4_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="32" slack="5"/>
<pin id="1109" dir="0" index="2" bw="32" slack="3"/>
<pin id="1110" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_4/59 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="select_ln76_5_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="6"/>
<pin id="1118" dir="0" index="2" bw="32" slack="4"/>
<pin id="1119" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_5/59 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="select_ln82_4_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="32" slack="1"/>
<pin id="1126" dir="0" index="2" bw="32" slack="1"/>
<pin id="1127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_4/59 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="select_ln82_5_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="32" slack="2"/>
<pin id="1135" dir="0" index="2" bw="32" slack="2"/>
<pin id="1136" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_5/59 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp_27_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="7" slack="0"/>
<pin id="1142" dir="0" index="1" bw="10" slack="7"/>
<pin id="1143" dir="0" index="2" bw="3" slack="0"/>
<pin id="1144" dir="0" index="3" bw="5" slack="0"/>
<pin id="1145" dir="1" index="4" bw="7" slack="18"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/59 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="or_ln43_2_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="10" slack="21"/>
<pin id="1151" dir="0" index="1" bw="5" slack="0"/>
<pin id="1152" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_2/59 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="or_ln45_3_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="10" slack="21"/>
<pin id="1156" dir="0" index="1" bw="5" slack="0"/>
<pin id="1157" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45_3/59 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="zext_ln49_3_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="10" slack="0"/>
<pin id="1161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_3/59 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="zext_ln51_3_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="10" slack="0"/>
<pin id="1166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_3/59 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="tmp_25_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="0"/>
<pin id="1172" dir="0" index="1" bw="32" slack="0"/>
<pin id="1173" dir="0" index="2" bw="32" slack="0"/>
<pin id="1174" dir="0" index="3" bw="32" slack="0"/>
<pin id="1175" dir="0" index="4" bw="32" slack="0"/>
<pin id="1176" dir="0" index="5" bw="2" slack="9"/>
<pin id="1177" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_25/68 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="tmp_26_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="0"/>
<pin id="1186" dir="0" index="1" bw="32" slack="0"/>
<pin id="1187" dir="0" index="2" bw="32" slack="0"/>
<pin id="1188" dir="0" index="3" bw="32" slack="0"/>
<pin id="1189" dir="0" index="4" bw="32" slack="0"/>
<pin id="1190" dir="0" index="5" bw="2" slack="9"/>
<pin id="1191" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/68 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_28_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="10" slack="0"/>
<pin id="1200" dir="0" index="1" bw="7" slack="18"/>
<pin id="1201" dir="0" index="2" bw="3" slack="18"/>
<pin id="1202" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/77 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="zext_ln85_2_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="10" slack="0"/>
<pin id="1207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_2/77 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="or_ln46_3_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="10" slack="22"/>
<pin id="1213" dir="0" index="1" bw="5" slack="0"/>
<pin id="1214" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_3/78 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="or_ln47_3_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="10" slack="22"/>
<pin id="1218" dir="0" index="1" bw="5" slack="0"/>
<pin id="1219" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47_3/78 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="zext_ln50_3_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="10" slack="0"/>
<pin id="1223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_3/78 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="zext_ln53_3_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="10" slack="0"/>
<pin id="1228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_3/78 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="zext_ln49_5_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="10" slack="6"/>
<pin id="1234" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_5/83 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="icmp_ln67_3_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="3" slack="0"/>
<pin id="1237" dir="0" index="1" bw="3" slack="0"/>
<pin id="1238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_3/84 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="add_ln67_3_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="3" slack="0"/>
<pin id="1243" dir="0" index="1" bw="1" slack="0"/>
<pin id="1244" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_3/84 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="zext_ln75_1_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="3" slack="0"/>
<pin id="1249" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/84 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="trunc_ln75_3_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="3" slack="0"/>
<pin id="1253" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_3/84 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="tmp_29_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="0"/>
<pin id="1257" dir="0" index="1" bw="32" slack="0"/>
<pin id="1258" dir="0" index="2" bw="32" slack="0"/>
<pin id="1259" dir="0" index="3" bw="32" slack="0"/>
<pin id="1260" dir="0" index="4" bw="32" slack="0"/>
<pin id="1261" dir="0" index="5" bw="2" slack="0"/>
<pin id="1262" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_29/84 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="trunc_ln76_3_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="3" slack="0"/>
<pin id="1275" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_3/84 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="select_ln76_6_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="0"/>
<pin id="1279" dir="0" index="1" bw="32" slack="5"/>
<pin id="1280" dir="0" index="2" bw="32" slack="3"/>
<pin id="1281" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_6/84 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="select_ln76_7_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="32" slack="6"/>
<pin id="1289" dir="0" index="2" bw="32" slack="4"/>
<pin id="1290" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_7/84 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="select_ln82_6_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="0"/>
<pin id="1296" dir="0" index="1" bw="32" slack="1"/>
<pin id="1297" dir="0" index="2" bw="32" slack="1"/>
<pin id="1298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_6/84 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="select_ln82_7_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="0"/>
<pin id="1305" dir="0" index="1" bw="32" slack="2"/>
<pin id="1306" dir="0" index="2" bw="32" slack="2"/>
<pin id="1307" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_7/84 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="add_ln85_1_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="10" slack="1"/>
<pin id="1313" dir="0" index="1" bw="3" slack="0"/>
<pin id="1314" dir="1" index="2" bw="11" slack="18"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/84 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="add_ln43_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="11" slack="28"/>
<pin id="1318" dir="0" index="1" bw="6" slack="0"/>
<pin id="1319" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/84 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="tmp_30_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="0"/>
<pin id="1324" dir="0" index="1" bw="32" slack="0"/>
<pin id="1325" dir="0" index="2" bw="32" slack="0"/>
<pin id="1326" dir="0" index="3" bw="32" slack="0"/>
<pin id="1327" dir="0" index="4" bw="32" slack="0"/>
<pin id="1328" dir="0" index="5" bw="2" slack="9"/>
<pin id="1329" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/93 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="tmp_31_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="0"/>
<pin id="1338" dir="0" index="1" bw="32" slack="0"/>
<pin id="1339" dir="0" index="2" bw="32" slack="0"/>
<pin id="1340" dir="0" index="3" bw="32" slack="0"/>
<pin id="1341" dir="0" index="4" bw="32" slack="0"/>
<pin id="1342" dir="0" index="5" bw="2" slack="9"/>
<pin id="1343" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_31/93 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="zext_ln85_3_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="11" slack="18"/>
<pin id="1352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_3/102 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="icmp_ln92_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="9" slack="0"/>
<pin id="1357" dir="0" index="1" bw="6" slack="0"/>
<pin id="1358" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/103 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="i_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="9" slack="0"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/103 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="zext_ln96_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="9" slack="0"/>
<pin id="1369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/103 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="zext_ln99_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="10" slack="0"/>
<pin id="1375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/104 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="zext_ln101_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="10" slack="1"/>
<pin id="1381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/105 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="empty_19_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="10" slack="1"/>
<pin id="1389" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="zext_ln49_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="64" slack="2"/>
<pin id="1407" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln49 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="Real_addr_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="10" slack="1"/>
<pin id="1412" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr "/>
</bind>
</comp>

<comp id="1415" class="1005" name="Real_addr_2_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="10" slack="2"/>
<pin id="1417" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_2 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="Imag_addr_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="10" slack="1"/>
<pin id="1422" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr "/>
</bind>
</comp>

<comp id="1425" class="1005" name="zext_ln50_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="64" slack="2"/>
<pin id="1427" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln50 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="Real_addr_1_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="10" slack="1"/>
<pin id="1432" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_1 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="Real_addr_3_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="10" slack="2"/>
<pin id="1437" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_3 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="Imag_addr_1_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="10" slack="1"/>
<pin id="1442" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_1 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="Imag_addr_2_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="10" slack="1"/>
<pin id="1447" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_2 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="Imag_addr_3_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="10" slack="1"/>
<pin id="1452" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_3 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="add_ln67_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="3" slack="0"/>
<pin id="1460" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="trunc_ln75_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="2" slack="9"/>
<pin id="1465" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln75 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="tmp_2_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="1"/>
<pin id="1471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="select_ln76_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="32" slack="1"/>
<pin id="1479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="select_ln76_1_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="32" slack="4"/>
<pin id="1484" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln76_1 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="select_ln82_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="1"/>
<pin id="1489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="select_ln82_1_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="32" slack="4"/>
<pin id="1494" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln82_1 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="or_ln43_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="10" slack="6"/>
<pin id="1499" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="or_ln43 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="zext_ln49_1_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="64" slack="2"/>
<pin id="1504" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln49_1 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="Real_addr_6_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="10" slack="1"/>
<pin id="1509" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_6 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="Real_addr_8_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="10" slack="2"/>
<pin id="1514" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_8 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="Imag_addr_6_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="10" slack="1"/>
<pin id="1519" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_6 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp_11_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="32" slack="1"/>
<pin id="1524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="tmp_15_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="32" slack="1"/>
<pin id="1529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="zext_ln50_1_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="64" slack="2"/>
<pin id="1534" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln50_1 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="Real_addr_7_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="10" slack="1"/>
<pin id="1539" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_7 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="Real_addr_9_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="10" slack="2"/>
<pin id="1544" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_9 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="Imag_addr_7_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="10" slack="1"/>
<pin id="1549" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_7 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="Imag_addr_8_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="10" slack="1"/>
<pin id="1554" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_8 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="Imag_addr_9_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="10" slack="1"/>
<pin id="1559" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_9 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="zext_ln49_4_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="11" slack="1"/>
<pin id="1564" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49_4 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="add_ln67_1_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="3" slack="0"/>
<pin id="1572" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="trunc_ln75_1_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="2" slack="9"/>
<pin id="1577" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln75_1 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="tmp_20_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="1"/>
<pin id="1583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="select_ln76_2_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="32" slack="1"/>
<pin id="1591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_2 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="select_ln76_3_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="4"/>
<pin id="1596" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln76_3 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="select_ln82_2_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="32" slack="1"/>
<pin id="1601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82_2 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="select_ln82_3_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="32" slack="4"/>
<pin id="1606" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln82_3 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="add_ln85_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="11" slack="18"/>
<pin id="1611" dir="1" index="1" bw="11" slack="18"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="or_ln43_1_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="10" slack="7"/>
<pin id="1616" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="or_ln43_1 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="zext_ln49_2_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="64" slack="2"/>
<pin id="1621" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln49_2 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="Real_addr_11_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="10" slack="1"/>
<pin id="1626" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_11 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="Real_addr_13_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="10" slack="2"/>
<pin id="1631" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_13 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="Imag_addr_11_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="10" slack="1"/>
<pin id="1636" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_11 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="tmp_21_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="32" slack="1"/>
<pin id="1641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="tmp_22_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="32" slack="1"/>
<pin id="1646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="zext_ln50_2_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="64" slack="2"/>
<pin id="1651" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln50_2 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="Real_addr_12_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="10" slack="1"/>
<pin id="1656" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_12 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="Real_addr_14_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="10" slack="2"/>
<pin id="1661" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_14 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="Imag_addr_12_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="10" slack="1"/>
<pin id="1666" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_12 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="Imag_addr_13_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="10" slack="1"/>
<pin id="1671" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_13 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="Imag_addr_14_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="10" slack="1"/>
<pin id="1676" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_14 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="add_ln67_2_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="3" slack="0"/>
<pin id="1684" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67_2 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="trunc_ln75_2_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="2" slack="9"/>
<pin id="1689" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln75_2 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="tmp_23_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="32" slack="1"/>
<pin id="1695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="select_ln76_4_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="32" slack="1"/>
<pin id="1703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_4 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="select_ln76_5_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="32" slack="4"/>
<pin id="1708" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln76_5 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="select_ln82_4_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="32" slack="1"/>
<pin id="1713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82_4 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="select_ln82_5_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="32" slack="4"/>
<pin id="1718" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln82_5 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="tmp_27_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="7" slack="18"/>
<pin id="1723" dir="1" index="1" bw="7" slack="18"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="or_ln43_2_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="10" slack="6"/>
<pin id="1728" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="or_ln43_2 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="zext_ln49_3_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="64" slack="2"/>
<pin id="1733" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln49_3 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="Real_addr_16_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="10" slack="1"/>
<pin id="1738" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_16 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="Real_addr_18_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="10" slack="2"/>
<pin id="1743" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_18 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="Imag_addr_16_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="10" slack="1"/>
<pin id="1748" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_16 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="tmp_25_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="32" slack="1"/>
<pin id="1753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1756" class="1005" name="tmp_26_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="32" slack="1"/>
<pin id="1758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="zext_ln50_3_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="64" slack="2"/>
<pin id="1763" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln50_3 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="Real_addr_17_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="10" slack="1"/>
<pin id="1768" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_17 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="Real_addr_19_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="10" slack="2"/>
<pin id="1773" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_19 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="Imag_addr_17_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="10" slack="1"/>
<pin id="1778" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_17 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="Imag_addr_18_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="10" slack="1"/>
<pin id="1783" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_18 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="Imag_addr_19_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="10" slack="1"/>
<pin id="1788" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_19 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="zext_ln49_5_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="11" slack="1"/>
<pin id="1793" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49_5 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="add_ln67_3_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="3" slack="0"/>
<pin id="1801" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67_3 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="trunc_ln75_3_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="2" slack="9"/>
<pin id="1806" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln75_3 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="tmp_29_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="32" slack="1"/>
<pin id="1812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="select_ln76_6_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="32" slack="1"/>
<pin id="1820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_6 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="select_ln76_7_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="32" slack="4"/>
<pin id="1825" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln76_7 "/>
</bind>
</comp>

<comp id="1828" class="1005" name="select_ln82_6_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="32" slack="1"/>
<pin id="1830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82_6 "/>
</bind>
</comp>

<comp id="1833" class="1005" name="select_ln82_7_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="32" slack="4"/>
<pin id="1835" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln82_7 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="add_ln85_1_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="11" slack="18"/>
<pin id="1840" dir="1" index="1" bw="11" slack="18"/>
</pin_list>
<bind>
<opset="add_ln85_1 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="add_ln43_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="11" slack="1"/>
<pin id="1845" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="tmp_30_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="32" slack="1"/>
<pin id="1850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="tmp_31_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="32" slack="1"/>
<pin id="1855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="i_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="9" slack="0"/>
<pin id="1863" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1866" class="1005" name="lut_reorder_I_addr_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="9" slack="1"/>
<pin id="1868" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_I_addr "/>
</bind>
</comp>

<comp id="1871" class="1005" name="lut_reorder_J_addr_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="9" slack="1"/>
<pin id="1873" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_J_addr "/>
</bind>
</comp>

<comp id="1876" class="1005" name="indexJ_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="10" slack="1"/>
<pin id="1878" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indexJ "/>
</bind>
</comp>

<comp id="1881" class="1005" name="Real_addr_4_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="10" slack="1"/>
<pin id="1883" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_4 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="Imag_addr_4_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="10" slack="1"/>
<pin id="1888" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_4 "/>
</bind>
</comp>

<comp id="1891" class="1005" name="Real_addr_5_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="10" slack="1"/>
<pin id="1893" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_5 "/>
</bind>
</comp>

<comp id="1896" class="1005" name="Imag_addr_5_reg_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="10" slack="1"/>
<pin id="1898" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="2" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="277"><net_src comp="0" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="2" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="279" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="287" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="300"><net_src comp="2" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="295" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="308"><net_src comp="0" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="303" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="318" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="331"><net_src comp="2" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="326" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="339"><net_src comp="2" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="334" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="347"><net_src comp="0" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="355"><net_src comp="0" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="2" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="357" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="370"><net_src comp="0" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="42" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="365" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="378"><net_src comp="2" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="373" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="386"><net_src comp="0" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="381" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="394"><net_src comp="0" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="42" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="2" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="396" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="409"><net_src comp="2" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="404" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="417"><net_src comp="2" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="42" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="412" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="425"><net_src comp="0" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="42" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="420" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="433"><net_src comp="2" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="42" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="428" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="441"><net_src comp="4" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="436" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="6" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="42" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="0" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="42" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="462" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="475"><net_src comp="2" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="42" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="470" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="483"><net_src comp="0" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="42" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="478" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="491"><net_src comp="2" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="42" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="486" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="494"><net_src comp="121" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="495"><net_src comp="141" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="499"><net_src comp="30" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="500" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="511"><net_src comp="52" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="512" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="523"><net_src comp="52" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="52" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="535" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="546"><net_src comp="52" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="106" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="600"><net_src comp="121" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="606"><net_src comp="141" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="611"><net_src comp="121" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="616"><net_src comp="141" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="121" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="141" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="629"><net_src comp="121" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="141" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="638"><net_src comp="141" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="121" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="141" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="121" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="581" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="659"><net_src comp="585" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="664"><net_src comp="589" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="669"><net_src comp="593" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="674"><net_src comp="565" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="680"><net_src comp="569" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="686"><net_src comp="573" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="691"><net_src comp="577" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="698"><net_src comp="36" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="500" pin="4"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="38" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="500" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="40" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="500" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="719"><net_src comp="705" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="726"><net_src comp="44" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="46" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="722" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="740"><net_src comp="727" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="747"><net_src comp="512" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="54" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="512" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="58" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="512" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="767"><net_src comp="60" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="768"><net_src comp="62" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="64" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="770"><net_src comp="62" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="771"><net_src comp="64" pin="0"/><net_sink comp="759" pin=4"/></net>

<net id="772"><net_src comp="755" pin="1"/><net_sink comp="759" pin=5"/></net>

<net id="773"><net_src comp="759" pin="6"/><net_sink comp="581" pin=0"/></net>

<net id="774"><net_src comp="759" pin="6"/><net_sink comp="585" pin=0"/></net>

<net id="775"><net_src comp="759" pin="6"/><net_sink comp="589" pin=0"/></net>

<net id="776"><net_src comp="759" pin="6"/><net_sink comp="593" pin=0"/></net>

<net id="780"><net_src comp="512" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="777" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="613" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="626" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="789"><net_src comp="781" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="795"><net_src comp="777" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="603" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="617" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="803"><net_src comp="777" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="647" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="643" pin="1"/><net_sink comp="798" pin=2"/></net>

<net id="806"><net_src comp="798" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="812"><net_src comp="777" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="639" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="635" pin="1"/><net_sink comp="807" pin=2"/></net>

<net id="819"><net_src comp="66" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="68" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="828"><net_src comp="815" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="833"><net_src comp="820" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="844"><net_src comp="60" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="845"><net_src comp="62" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="62" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="847"><net_src comp="64" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="848"><net_src comp="64" pin="0"/><net_sink comp="836" pin=4"/></net>

<net id="849"><net_src comp="836" pin="6"/><net_sink comp="581" pin=0"/></net>

<net id="858"><net_src comp="60" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="62" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="64" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="861"><net_src comp="64" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="862"><net_src comp="62" pin="0"/><net_sink comp="850" pin=4"/></net>

<net id="863"><net_src comp="850" pin="6"/><net_sink comp="585" pin=0"/></net>

<net id="870"><net_src comp="70" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="496" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="72" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="38" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="879"><net_src comp="74" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="864" pin="4"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="508" pin="1"/><net_sink comp="874" pin=2"/></net>

<net id="885"><net_src comp="874" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="892"><net_src comp="76" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="78" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="901"><net_src comp="888" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="906"><net_src comp="893" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="916"><net_src comp="524" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="54" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="524" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="58" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="524" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="524" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="940"><net_src comp="60" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="941"><net_src comp="62" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="64" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="943"><net_src comp="62" pin="0"/><net_sink comp="932" pin=3"/></net>

<net id="944"><net_src comp="64" pin="0"/><net_sink comp="932" pin=4"/></net>

<net id="945"><net_src comp="928" pin="1"/><net_sink comp="932" pin=5"/></net>

<net id="946"><net_src comp="932" pin="6"/><net_sink comp="581" pin=0"/></net>

<net id="947"><net_src comp="932" pin="6"/><net_sink comp="585" pin=0"/></net>

<net id="948"><net_src comp="932" pin="6"/><net_sink comp="589" pin=0"/></net>

<net id="949"><net_src comp="932" pin="6"/><net_sink comp="593" pin=0"/></net>

<net id="953"><net_src comp="524" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="959"><net_src comp="950" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="613" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="961"><net_src comp="626" pin="1"/><net_sink comp="954" pin=2"/></net>

<net id="962"><net_src comp="954" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="968"><net_src comp="950" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="603" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="617" pin="1"/><net_sink comp="963" pin=2"/></net>

<net id="976"><net_src comp="950" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="647" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="978"><net_src comp="643" pin="1"/><net_sink comp="971" pin=2"/></net>

<net id="979"><net_src comp="971" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="985"><net_src comp="950" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="639" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="987"><net_src comp="635" pin="1"/><net_sink comp="980" pin=2"/></net>

<net id="992"><net_src comp="924" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="82" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="84" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1006"><net_src comp="993" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1011"><net_src comp="998" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1022"><net_src comp="60" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1023"><net_src comp="62" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="62" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1025"><net_src comp="64" pin="0"/><net_sink comp="1014" pin=3"/></net>

<net id="1026"><net_src comp="64" pin="0"/><net_sink comp="1014" pin=4"/></net>

<net id="1027"><net_src comp="1014" pin="6"/><net_sink comp="581" pin=0"/></net>

<net id="1036"><net_src comp="60" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1037"><net_src comp="62" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="64" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1039"><net_src comp="64" pin="0"/><net_sink comp="1028" pin=3"/></net>

<net id="1040"><net_src comp="62" pin="0"/><net_sink comp="1028" pin=4"/></net>

<net id="1041"><net_src comp="1028" pin="6"/><net_sink comp="585" pin=0"/></net>

<net id="1045"><net_src comp="1042" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1051"><net_src comp="86" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1056"><net_src comp="88" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="1060"><net_src comp="1047" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1065"><net_src comp="1052" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1072"><net_src comp="535" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="54" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="535" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="58" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1083"><net_src comp="535" pin="4"/><net_sink comp="1080" pin=0"/></net>

<net id="1092"><net_src comp="60" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1093"><net_src comp="62" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="64" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1095"><net_src comp="62" pin="0"/><net_sink comp="1084" pin=3"/></net>

<net id="1096"><net_src comp="64" pin="0"/><net_sink comp="1084" pin=4"/></net>

<net id="1097"><net_src comp="1080" pin="1"/><net_sink comp="1084" pin=5"/></net>

<net id="1098"><net_src comp="1084" pin="6"/><net_sink comp="581" pin=0"/></net>

<net id="1099"><net_src comp="1084" pin="6"/><net_sink comp="585" pin=0"/></net>

<net id="1100"><net_src comp="1084" pin="6"/><net_sink comp="589" pin=0"/></net>

<net id="1101"><net_src comp="1084" pin="6"/><net_sink comp="593" pin=0"/></net>

<net id="1105"><net_src comp="535" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1111"><net_src comp="1102" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="613" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1113"><net_src comp="626" pin="1"/><net_sink comp="1106" pin=2"/></net>

<net id="1114"><net_src comp="1106" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="1120"><net_src comp="1102" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="603" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="617" pin="1"/><net_sink comp="1115" pin=2"/></net>

<net id="1128"><net_src comp="1102" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1129"><net_src comp="647" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1130"><net_src comp="643" pin="1"/><net_sink comp="1123" pin=2"/></net>

<net id="1131"><net_src comp="1123" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="1137"><net_src comp="1102" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="639" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="635" pin="1"/><net_sink comp="1132" pin=2"/></net>

<net id="1146"><net_src comp="90" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1147"><net_src comp="72" pin="0"/><net_sink comp="1140" pin=2"/></net>

<net id="1148"><net_src comp="92" pin="0"/><net_sink comp="1140" pin=3"/></net>

<net id="1153"><net_src comp="94" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1158"><net_src comp="96" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1162"><net_src comp="1149" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1167"><net_src comp="1154" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1178"><net_src comp="60" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1179"><net_src comp="62" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="62" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1181"><net_src comp="64" pin="0"/><net_sink comp="1170" pin=3"/></net>

<net id="1182"><net_src comp="64" pin="0"/><net_sink comp="1170" pin=4"/></net>

<net id="1183"><net_src comp="1170" pin="6"/><net_sink comp="581" pin=0"/></net>

<net id="1192"><net_src comp="60" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1193"><net_src comp="62" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1194"><net_src comp="64" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1195"><net_src comp="64" pin="0"/><net_sink comp="1184" pin=3"/></net>

<net id="1196"><net_src comp="62" pin="0"/><net_sink comp="1184" pin=4"/></net>

<net id="1197"><net_src comp="1184" pin="6"/><net_sink comp="585" pin=0"/></net>

<net id="1203"><net_src comp="98" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="531" pin="1"/><net_sink comp="1198" pin=2"/></net>

<net id="1208"><net_src comp="1198" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1215"><net_src comp="100" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1220"><net_src comp="102" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1224"><net_src comp="1211" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1229"><net_src comp="1216" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1239"><net_src comp="547" pin="4"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="54" pin="0"/><net_sink comp="1235" pin=1"/></net>

<net id="1245"><net_src comp="547" pin="4"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="58" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1250"><net_src comp="547" pin="4"/><net_sink comp="1247" pin=0"/></net>

<net id="1254"><net_src comp="547" pin="4"/><net_sink comp="1251" pin=0"/></net>

<net id="1263"><net_src comp="60" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1264"><net_src comp="62" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1265"><net_src comp="64" pin="0"/><net_sink comp="1255" pin=2"/></net>

<net id="1266"><net_src comp="62" pin="0"/><net_sink comp="1255" pin=3"/></net>

<net id="1267"><net_src comp="64" pin="0"/><net_sink comp="1255" pin=4"/></net>

<net id="1268"><net_src comp="1251" pin="1"/><net_sink comp="1255" pin=5"/></net>

<net id="1269"><net_src comp="1255" pin="6"/><net_sink comp="581" pin=0"/></net>

<net id="1270"><net_src comp="1255" pin="6"/><net_sink comp="585" pin=0"/></net>

<net id="1271"><net_src comp="1255" pin="6"/><net_sink comp="589" pin=0"/></net>

<net id="1272"><net_src comp="1255" pin="6"/><net_sink comp="593" pin=0"/></net>

<net id="1276"><net_src comp="547" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1282"><net_src comp="1273" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1283"><net_src comp="613" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1284"><net_src comp="626" pin="1"/><net_sink comp="1277" pin=2"/></net>

<net id="1285"><net_src comp="1277" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="1291"><net_src comp="1273" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="603" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="617" pin="1"/><net_sink comp="1286" pin=2"/></net>

<net id="1299"><net_src comp="1273" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1300"><net_src comp="647" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1301"><net_src comp="643" pin="1"/><net_sink comp="1294" pin=2"/></net>

<net id="1302"><net_src comp="1294" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="1308"><net_src comp="1273" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1309"><net_src comp="639" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1310"><net_src comp="635" pin="1"/><net_sink comp="1303" pin=2"/></net>

<net id="1315"><net_src comp="1247" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1320"><net_src comp="496" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="104" pin="0"/><net_sink comp="1316" pin=1"/></net>

<net id="1330"><net_src comp="60" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1331"><net_src comp="62" pin="0"/><net_sink comp="1322" pin=1"/></net>

<net id="1332"><net_src comp="62" pin="0"/><net_sink comp="1322" pin=2"/></net>

<net id="1333"><net_src comp="64" pin="0"/><net_sink comp="1322" pin=3"/></net>

<net id="1334"><net_src comp="64" pin="0"/><net_sink comp="1322" pin=4"/></net>

<net id="1335"><net_src comp="1322" pin="6"/><net_sink comp="581" pin=0"/></net>

<net id="1344"><net_src comp="60" pin="0"/><net_sink comp="1336" pin=0"/></net>

<net id="1345"><net_src comp="62" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1346"><net_src comp="64" pin="0"/><net_sink comp="1336" pin=2"/></net>

<net id="1347"><net_src comp="64" pin="0"/><net_sink comp="1336" pin=3"/></net>

<net id="1348"><net_src comp="62" pin="0"/><net_sink comp="1336" pin=4"/></net>

<net id="1349"><net_src comp="1336" pin="6"/><net_sink comp="585" pin=0"/></net>

<net id="1353"><net_src comp="1350" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1359"><net_src comp="558" pin="4"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="108" pin="0"/><net_sink comp="1355" pin=1"/></net>

<net id="1365"><net_src comp="558" pin="4"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="112" pin="0"/><net_sink comp="1361" pin=1"/></net>

<net id="1370"><net_src comp="558" pin="4"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1376"><net_src comp="443" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1382"><net_src comp="1379" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1390"><net_src comp="701" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1393"><net_src comp="1387" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1394"><net_src comp="1387" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1395"><net_src comp="1387" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1396"><net_src comp="1387" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1397"><net_src comp="1387" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1398"><net_src comp="1387" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1399"><net_src comp="1387" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1400"><net_src comp="1387" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1401"><net_src comp="1387" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1402"><net_src comp="1387" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1403"><net_src comp="1387" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1404"><net_src comp="1387" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1408"><net_src comp="711" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="1413"><net_src comp="114" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1418"><net_src comp="127" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1423"><net_src comp="134" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1428"><net_src comp="732" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1433"><net_src comp="147" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1438"><net_src comp="155" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1443"><net_src comp="162" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1448"><net_src comp="170" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1453"><net_src comp="178" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1461"><net_src comp="749" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1466"><net_src comp="755" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="836" pin=5"/></net>

<net id="1468"><net_src comp="1463" pin="1"/><net_sink comp="850" pin=5"/></net>

<net id="1472"><net_src comp="759" pin="6"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1474"><net_src comp="1469" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1475"><net_src comp="1469" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1476"><net_src comp="1469" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1480"><net_src comp="781" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1485"><net_src comp="790" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1490"><net_src comp="798" pin="3"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1495"><net_src comp="807" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1500"><net_src comp="815" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1505"><net_src comp="825" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1510"><net_src comp="186" pin="3"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1515"><net_src comp="194" pin="3"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1520"><net_src comp="201" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1525"><net_src comp="836" pin="6"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1530"><net_src comp="850" pin="6"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1535"><net_src comp="898" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1540"><net_src comp="225" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1545"><net_src comp="233" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1550"><net_src comp="240" pin="3"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1555"><net_src comp="248" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1560"><net_src comp="256" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1565"><net_src comp="909" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1573"><net_src comp="918" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1578"><net_src comp="928" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="1014" pin=5"/></net>

<net id="1580"><net_src comp="1575" pin="1"/><net_sink comp="1028" pin=5"/></net>

<net id="1584"><net_src comp="932" pin="6"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1586"><net_src comp="1581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1587"><net_src comp="1581" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1588"><net_src comp="1581" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1592"><net_src comp="954" pin="3"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1597"><net_src comp="963" pin="3"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1602"><net_src comp="971" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1607"><net_src comp="980" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1612"><net_src comp="988" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1617"><net_src comp="993" pin="2"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1622"><net_src comp="1003" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1627"><net_src comp="264" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1632"><net_src comp="272" pin="3"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1637"><net_src comp="279" pin="3"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1642"><net_src comp="1014" pin="6"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1647"><net_src comp="1028" pin="6"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1652"><net_src comp="1057" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1657"><net_src comp="303" pin="3"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1662"><net_src comp="311" pin="3"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1667"><net_src comp="318" pin="3"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1672"><net_src comp="326" pin="3"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1677"><net_src comp="334" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1685"><net_src comp="1074" pin="2"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="1690"><net_src comp="1080" pin="1"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="1170" pin=5"/></net>

<net id="1692"><net_src comp="1687" pin="1"/><net_sink comp="1184" pin=5"/></net>

<net id="1696"><net_src comp="1084" pin="6"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1698"><net_src comp="1693" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1699"><net_src comp="1693" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1700"><net_src comp="1693" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1704"><net_src comp="1106" pin="3"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1709"><net_src comp="1115" pin="3"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1714"><net_src comp="1123" pin="3"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1719"><net_src comp="1132" pin="3"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1724"><net_src comp="1140" pin="4"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1729"><net_src comp="1149" pin="2"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1734"><net_src comp="1159" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1739"><net_src comp="342" pin="3"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1744"><net_src comp="350" pin="3"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1749"><net_src comp="357" pin="3"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1754"><net_src comp="1170" pin="6"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1759"><net_src comp="1184" pin="6"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1764"><net_src comp="1221" pin="1"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1769"><net_src comp="381" pin="3"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1774"><net_src comp="389" pin="3"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1779"><net_src comp="396" pin="3"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1784"><net_src comp="404" pin="3"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1789"><net_src comp="412" pin="3"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1794"><net_src comp="1232" pin="1"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1802"><net_src comp="1241" pin="2"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="1807"><net_src comp="1251" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="1322" pin=5"/></net>

<net id="1809"><net_src comp="1804" pin="1"/><net_sink comp="1336" pin=5"/></net>

<net id="1813"><net_src comp="1255" pin="6"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1815"><net_src comp="1810" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1816"><net_src comp="1810" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1817"><net_src comp="1810" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1821"><net_src comp="1277" pin="3"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1826"><net_src comp="1286" pin="3"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1831"><net_src comp="1294" pin="3"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1836"><net_src comp="1303" pin="3"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1841"><net_src comp="1311" pin="2"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1846"><net_src comp="1316" pin="2"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1851"><net_src comp="1322" pin="6"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1856"><net_src comp="1336" pin="6"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1864"><net_src comp="1361" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1869"><net_src comp="436" pin="3"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1874"><net_src comp="449" pin="3"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1879"><net_src comp="456" pin="3"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1884"><net_src comp="462" pin="3"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1889"><net_src comp="470" pin="3"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1894"><net_src comp="478" pin="3"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1899"><net_src comp="486" pin="3"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Real_r | {27 52 77 102 106 107 }
	Port: Imag | {27 52 77 102 106 107 }
 - Input state : 
	Port: Reorder_fft : Real_r | {2 3 4 5 6 7 8 9 28 29 30 31 32 33 34 53 54 55 56 57 58 59 78 79 80 81 82 83 104 105 106 }
	Port: Reorder_fft : Imag | {2 3 4 5 6 7 8 9 28 29 30 31 32 33 34 53 54 55 56 57 58 59 78 79 80 81 82 83 104 105 106 }
	Port: Reorder_fft : lut_reorder_I | {103 104 }
	Port: Reorder_fft : lut_reorder_J | {103 104 }
  - Chain level:
	State 1
	State 2
		tmp_32 : 1
		br_ln43 : 2
		empty_19 : 1
		or_ln45 : 2
		zext_ln49 : 1
		Real_addr : 2
		Real_load : 3
		zext_ln51 : 2
		Real_addr_2 : 3
		Imag_addr : 3
		RE_vec_128_c_1 : 4
	State 3
		Real_addr_1 : 1
		Real_load_1 : 2
		Real_addr_3 : 1
		Imag_addr_1 : 1
		RE_vec_128_d_1 : 2
	State 4
		Imag_load : 1
	State 5
		Imag_load_1 : 1
	State 6
	State 7
	State 8
	State 9
		icmp_ln67 : 1
		add_ln67 : 1
		br_ln67 : 2
		trunc_ln75 : 1
		tmp_2 : 2
		tmp3 : 3
		trunc_ln76 : 1
		select_ln76 : 2
		tmp_10 : 3
		select_ln76_1 : 2
		tmp_6 : 3
		select_ln82 : 2
		tmp_8 : 3
		select_ln82_1 : 2
		Real_addr_6 : 1
		Real_load_7 : 2
		Real_addr_8 : 1
		Imag_addr_6 : 1
		RE_vec_128_c_1_1 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp_13 : 1
		tmp_s : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		add_ln : 1
		zext_ln85 : 2
		Real_addr_10 : 3
		store_ln85 : 4
		Imag_addr_10 : 3
		store_ln86 : 4
	State 28
		Real_addr_7 : 1
		Real_load_8 : 2
		Real_addr_9 : 1
		Imag_addr_7 : 1
		RE_vec_128_d_1_1 : 2
	State 29
		Imag_load_9 : 1
	State 30
		Imag_load_10 : 1
	State 31
	State 32
	State 33
	State 34
		icmp_ln67_1 : 1
		add_ln67_1 : 1
		br_ln67 : 2
		zext_ln75 : 1
		trunc_ln75_1 : 1
		tmp_20 : 2
		tmp_14 : 3
		trunc_ln76_1 : 1
		select_ln76_2 : 2
		tmp_2_1 : 3
		select_ln76_3 : 2
		tmp_6_1 : 3
		select_ln82_2 : 2
		tmp_8_1 : 3
		select_ln82_3 : 2
		add_ln85 : 2
		Real_addr_11 : 1
		Real_load_14 : 2
		Real_addr_13 : 1
		Imag_addr_11 : 1
		RE_vec_128_c_1_2 : 2
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		tmp_4_1 : 1
		tmp_1_22 : 1
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
		Real_addr_15 : 1
		store_ln85 : 2
		Imag_addr_15 : 1
		store_ln86 : 2
	State 53
		Real_addr_12 : 1
		Real_load_15 : 2
		Real_addr_14 : 1
		Imag_addr_12 : 1
		RE_vec_128_d_1_2 : 2
	State 54
		Imag_load_15 : 1
	State 55
		Imag_load_16 : 1
	State 56
	State 57
	State 58
	State 59
		icmp_ln67_2 : 1
		add_ln67_2 : 1
		br_ln67 : 2
		trunc_ln75_2 : 1
		tmp_23 : 2
		tmp_19 : 3
		trunc_ln76_2 : 1
		select_ln76_4 : 2
		tmp_2_2 : 3
		select_ln76_5 : 2
		tmp_6_2 : 3
		select_ln82_4 : 2
		tmp_8_2 : 3
		select_ln82_5 : 2
		Real_addr_16 : 1
		Real_load_20 : 2
		Real_addr_18 : 1
		Imag_addr_16 : 1
		RE_vec_128_c_1_3 : 2
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
		tmp_4_2 : 1
		tmp_2_25 : 1
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		zext_ln85_2 : 1
		Real_addr_20 : 2
		store_ln85 : 3
		Imag_addr_20 : 2
		store_ln86 : 3
	State 78
		Real_addr_17 : 1
		Real_load_21 : 2
		Real_addr_19 : 1
		Imag_addr_17 : 1
		RE_vec_128_d_1_3 : 2
	State 79
		Imag_load_20 : 1
	State 80
		Imag_load_21 : 1
	State 81
	State 82
	State 83
	State 84
		icmp_ln67_3 : 1
		add_ln67_3 : 1
		br_ln67 : 2
		zext_ln75_1 : 1
		trunc_ln75_3 : 1
		tmp_29 : 2
		tmp_24 : 3
		trunc_ln76_3 : 1
		select_ln76_6 : 2
		tmp_2_3 : 3
		select_ln76_7 : 2
		tmp_6_3 : 3
		select_ln82_6 : 2
		tmp_8_3 : 3
		select_ln82_7 : 2
		add_ln85_1 : 2
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
		tmp_4_3 : 1
		tmp_3_28 : 1
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
		Real_addr_21 : 1
		store_ln85 : 2
		Imag_addr_21 : 1
		store_ln86 : 2
	State 103
		icmp_ln92 : 1
		i : 1
		br_ln92 : 2
		zext_ln96 : 1
		lut_reorder_I_addr : 2
		indexI : 3
		lut_reorder_J_addr : 2
		indexJ : 3
	State 104
		zext_ln99 : 1
		Real_addr_4 : 2
		tempr : 3
		Imag_addr_4 : 2
		tempi : 3
	State 105
		Real_addr_5 : 1
		Real_load_5 : 2
		Imag_addr_5 : 1
		Imag_load_7 : 2
	State 106
		store_ln101 : 1
		store_ln102 : 1
	State 107


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_565      |    2    |   205   |   390   |
|   fadd   |       grp_fu_569      |    2    |   205   |   390   |
|          |       grp_fu_573      |    2    |   205   |   390   |
|          |       grp_fu_577      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_581      |    3    |   143   |   321   |
|   fmul   |       grp_fu_585      |    3    |   143   |   321   |
|          |       grp_fu_589      |    3    |   143   |   321   |
|          |       grp_fu_593      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln76_fu_781  |    0    |    0    |    32   |
|          |  select_ln76_1_fu_790 |    0    |    0    |    32   |
|          |   select_ln82_fu_798  |    0    |    0    |    32   |
|          |  select_ln82_1_fu_807 |    0    |    0    |    32   |
|          |  select_ln76_2_fu_954 |    0    |    0    |    32   |
|          |  select_ln76_3_fu_963 |    0    |    0    |    32   |
|          |  select_ln82_2_fu_971 |    0    |    0    |    32   |
|  select  |  select_ln82_3_fu_980 |    0    |    0    |    32   |
|          | select_ln76_4_fu_1106 |    0    |    0    |    32   |
|          | select_ln76_5_fu_1115 |    0    |    0    |    32   |
|          | select_ln82_4_fu_1123 |    0    |    0    |    32   |
|          | select_ln82_5_fu_1132 |    0    |    0    |    32   |
|          | select_ln76_6_fu_1277 |    0    |    0    |    32   |
|          | select_ln76_7_fu_1286 |    0    |    0    |    32   |
|          | select_ln82_6_fu_1294 |    0    |    0    |    32   |
|          | select_ln82_7_fu_1303 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_2_fu_759     |    0    |    0    |    21   |
|          |     tmp_11_fu_836     |    0    |    0    |    21   |
|          |     tmp_15_fu_850     |    0    |    0    |    21   |
|          |     tmp_20_fu_932     |    0    |    0    |    21   |
|          |     tmp_21_fu_1014    |    0    |    0    |    21   |
|    mux   |     tmp_22_fu_1028    |    0    |    0    |    21   |
|          |     tmp_23_fu_1084    |    0    |    0    |    21   |
|          |     tmp_25_fu_1170    |    0    |    0    |    21   |
|          |     tmp_26_fu_1184    |    0    |    0    |    21   |
|          |     tmp_29_fu_1255    |    0    |    0    |    21   |
|          |     tmp_30_fu_1322    |    0    |    0    |    21   |
|          |     tmp_31_fu_1336    |    0    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln67_fu_749    |    0    |    0    |    12   |
|          |   add_ln67_1_fu_918   |    0    |    0    |    12   |
|          |    add_ln85_fu_988    |    0    |    0    |    14   |
|    add   |   add_ln67_2_fu_1074  |    0    |    0    |    12   |
|          |   add_ln67_3_fu_1241  |    0    |    0    |    12   |
|          |   add_ln85_1_fu_1311  |    0    |    0    |    14   |
|          |    add_ln43_fu_1316   |    0    |    0    |    13   |
|          |       i_fu_1361       |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln67_fu_743   |    0    |    0    |    9    |
|          |   icmp_ln67_1_fu_912  |    0    |    0    |    9    |
|   icmp   |  icmp_ln67_2_fu_1068  |    0    |    0    |    9    |
|          |  icmp_ln67_3_fu_1235  |    0    |    0    |    9    |
|          |   icmp_ln92_fu_1355   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
| bitselect|     tmp_32_fu_693     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    empty_19_fu_701    |    0    |    0    |    0    |
|          |   trunc_ln75_fu_755   |    0    |    0    |    0    |
|          |   trunc_ln76_fu_777   |    0    |    0    |    0    |
|          |  trunc_ln75_1_fu_928  |    0    |    0    |    0    |
|   trunc  |  trunc_ln76_1_fu_950  |    0    |    0    |    0    |
|          |  trunc_ln75_2_fu_1080 |    0    |    0    |    0    |
|          |  trunc_ln76_2_fu_1102 |    0    |    0    |    0    |
|          |  trunc_ln75_3_fu_1251 |    0    |    0    |    0    |
|          |  trunc_ln76_3_fu_1273 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln45_fu_705    |    0    |    0    |    0    |
|          |     or_ln46_fu_722    |    0    |    0    |    0    |
|          |     or_ln47_fu_727    |    0    |    0    |    0    |
|          |     or_ln43_fu_815    |    0    |    0    |    0    |
|          |    or_ln45_1_fu_820   |    0    |    0    |    0    |
|          |    or_ln46_1_fu_888   |    0    |    0    |    0    |
|          |    or_ln47_1_fu_893   |    0    |    0    |    0    |
|    or    |    or_ln43_1_fu_993   |    0    |    0    |    0    |
|          |    or_ln45_2_fu_998   |    0    |    0    |    0    |
|          |   or_ln46_2_fu_1047   |    0    |    0    |    0    |
|          |   or_ln47_2_fu_1052   |    0    |    0    |    0    |
|          |   or_ln43_2_fu_1149   |    0    |    0    |    0    |
|          |   or_ln45_3_fu_1154   |    0    |    0    |    0    |
|          |   or_ln46_3_fu_1211   |    0    |    0    |    0    |
|          |   or_ln47_3_fu_1216   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln49_fu_711   |    0    |    0    |    0    |
|          |    zext_ln51_fu_716   |    0    |    0    |    0    |
|          |    zext_ln50_fu_732   |    0    |    0    |    0    |
|          |    zext_ln53_fu_737   |    0    |    0    |    0    |
|          |   zext_ln49_1_fu_825  |    0    |    0    |    0    |
|          |   zext_ln51_1_fu_830  |    0    |    0    |    0    |
|          |    zext_ln85_fu_882   |    0    |    0    |    0    |
|          |   zext_ln50_1_fu_898  |    0    |    0    |    0    |
|          |   zext_ln53_1_fu_903  |    0    |    0    |    0    |
|          |   zext_ln49_4_fu_909  |    0    |    0    |    0    |
|          |    zext_ln75_fu_924   |    0    |    0    |    0    |
|          |  zext_ln49_2_fu_1003  |    0    |    0    |    0    |
|          |  zext_ln51_2_fu_1008  |    0    |    0    |    0    |
|   zext   |  zext_ln85_1_fu_1042  |    0    |    0    |    0    |
|          |  zext_ln50_2_fu_1057  |    0    |    0    |    0    |
|          |  zext_ln53_2_fu_1062  |    0    |    0    |    0    |
|          |  zext_ln49_3_fu_1159  |    0    |    0    |    0    |
|          |  zext_ln51_3_fu_1164  |    0    |    0    |    0    |
|          |  zext_ln85_2_fu_1205  |    0    |    0    |    0    |
|          |  zext_ln50_3_fu_1221  |    0    |    0    |    0    |
|          |  zext_ln53_3_fu_1226  |    0    |    0    |    0    |
|          |  zext_ln49_5_fu_1232  |    0    |    0    |    0    |
|          |  zext_ln75_1_fu_1247  |    0    |    0    |    0    |
|          |  zext_ln85_3_fu_1350  |    0    |    0    |    0    |
|          |   zext_ln96_fu_1367   |    0    |    0    |    0    |
|          |   zext_ln99_fu_1373   |    0    |    0    |    0    |
|          |   zext_ln101_fu_1379  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     tmp_18_fu_864     |    0    |    0    |    0    |
|          |     tmp_27_fu_1140    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     add_ln_fu_874     |    0    |    0    |    0    |
|          |     tmp_28_fu_1198    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    20   |   1392  |   3761  |
|----------|-----------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|lut_reorder_I|    1   |    0   |    0   |
|lut_reorder_J|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    2   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   Imag_addr_11_reg_1634   |   10   |
|   Imag_addr_12_reg_1664   |   10   |
|   Imag_addr_13_reg_1669   |   10   |
|   Imag_addr_14_reg_1674   |   10   |
|   Imag_addr_16_reg_1746   |   10   |
|   Imag_addr_17_reg_1776   |   10   |
|   Imag_addr_18_reg_1781   |   10   |
|   Imag_addr_19_reg_1786   |   10   |
|    Imag_addr_1_reg_1440   |   10   |
|    Imag_addr_2_reg_1445   |   10   |
|    Imag_addr_3_reg_1450   |   10   |
|    Imag_addr_4_reg_1886   |   10   |
|    Imag_addr_5_reg_1896   |   10   |
|    Imag_addr_6_reg_1517   |   10   |
|    Imag_addr_7_reg_1547   |   10   |
|    Imag_addr_8_reg_1552   |   10   |
|    Imag_addr_9_reg_1557   |   10   |
|     Imag_addr_reg_1420    |   10   |
|   Real_addr_11_reg_1624   |   10   |
|   Real_addr_12_reg_1654   |   10   |
|   Real_addr_13_reg_1629   |   10   |
|   Real_addr_14_reg_1659   |   10   |
|   Real_addr_16_reg_1736   |   10   |
|   Real_addr_17_reg_1766   |   10   |
|   Real_addr_18_reg_1741   |   10   |
|   Real_addr_19_reg_1771   |   10   |
|    Real_addr_1_reg_1430   |   10   |
|    Real_addr_2_reg_1415   |   10   |
|    Real_addr_3_reg_1435   |   10   |
|    Real_addr_4_reg_1881   |   10   |
|    Real_addr_5_reg_1891   |   10   |
|    Real_addr_6_reg_1507   |   10   |
|    Real_addr_7_reg_1537   |   10   |
|    Real_addr_8_reg_1512   |   10   |
|    Real_addr_9_reg_1542   |   10   |
|     Real_addr_reg_1410    |   10   |
|     add_ln43_reg_1843     |   11   |
|    add_ln67_1_reg_1570    |    3   |
|    add_ln67_2_reg_1682    |    3   |
|    add_ln67_3_reg_1799    |    3   |
|     add_ln67_reg_1458     |    3   |
|    add_ln85_1_reg_1838    |   11   |
|     add_ln85_reg_1609     |   11   |
|       c_0_0_reg_496       |   11   |
|     c_aux_0_0_reg_508     |    3   |
|     c_aux_0_1_reg_520     |    3   |
|     c_aux_0_2_reg_531     |    3   |
|     c_aux_0_3_reg_543     |    3   |
|     empty_19_reg_1387     |   10   |
|        i_0_reg_554        |    9   |
|         i_reg_1861        |    9   |
|      indexJ_reg_1876      |   10   |
|lut_reorder_I_addr_reg_1866|    9   |
|lut_reorder_J_addr_reg_1871|    9   |
|     or_ln43_1_reg_1614    |   10   |
|     or_ln43_2_reg_1726    |   10   |
|      or_ln43_reg_1497     |   10   |
|          reg_597          |   32   |
|          reg_603          |   32   |
|          reg_608          |   32   |
|          reg_613          |   32   |
|          reg_617          |   32   |
|          reg_621          |   32   |
|          reg_626          |   32   |
|          reg_630          |   32   |
|          reg_635          |   32   |
|          reg_639          |   32   |
|          reg_643          |   32   |
|          reg_647          |   32   |
|          reg_651          |   32   |
|          reg_656          |   32   |
|          reg_661          |   32   |
|          reg_666          |   32   |
|          reg_671          |   32   |
|          reg_677          |   32   |
|          reg_683          |   32   |
|          reg_688          |   32   |
|   select_ln76_1_reg_1482  |   32   |
|   select_ln76_2_reg_1589  |   32   |
|   select_ln76_3_reg_1594  |   32   |
|   select_ln76_4_reg_1701  |   32   |
|   select_ln76_5_reg_1706  |   32   |
|   select_ln76_6_reg_1818  |   32   |
|   select_ln76_7_reg_1823  |   32   |
|    select_ln76_reg_1477   |   32   |
|   select_ln82_1_reg_1492  |   32   |
|   select_ln82_2_reg_1599  |   32   |
|   select_ln82_3_reg_1604  |   32   |
|   select_ln82_4_reg_1711  |   32   |
|   select_ln82_5_reg_1716  |   32   |
|   select_ln82_6_reg_1828  |   32   |
|   select_ln82_7_reg_1833  |   32   |
|    select_ln82_reg_1487   |   32   |
|      tmp_11_reg_1522      |   32   |
|      tmp_15_reg_1527      |   32   |
|      tmp_20_reg_1581      |   32   |
|      tmp_21_reg_1639      |   32   |
|      tmp_22_reg_1644      |   32   |
|      tmp_23_reg_1693      |   32   |
|      tmp_25_reg_1751      |   32   |
|      tmp_26_reg_1756      |   32   |
|      tmp_27_reg_1721      |    7   |
|      tmp_29_reg_1810      |   32   |
|       tmp_2_reg_1469      |   32   |
|      tmp_30_reg_1848      |   32   |
|      tmp_31_reg_1853      |   32   |
|   trunc_ln75_1_reg_1575   |    2   |
|   trunc_ln75_2_reg_1687   |    2   |
|   trunc_ln75_3_reg_1804   |    2   |
|    trunc_ln75_reg_1463    |    2   |
|    zext_ln49_1_reg_1502   |   64   |
|    zext_ln49_2_reg_1619   |   64   |
|    zext_ln49_3_reg_1731   |   64   |
|    zext_ln49_4_reg_1562   |   11   |
|    zext_ln49_5_reg_1791   |   11   |
|     zext_ln49_reg_1405    |   64   |
|    zext_ln50_1_reg_1532   |   64   |
|    zext_ln50_2_reg_1649   |   64   |
|    zext_ln50_3_reg_1761   |   64   |
|     zext_ln50_reg_1425    |   64   |
+---------------------------+--------+
|           Total           |  2599  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |  32  |  10  |   320  ||   145   |
| grp_access_fu_121 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_141 |  p0  |  40  |  10  |   400  ||   177   |
| grp_access_fu_141 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_443 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_456 |  p0  |   2  |   9  |   18   ||    9    |
|   c_0_0_reg_496   |  p0  |   2  |  11  |   22   ||    9    |
| c_aux_0_0_reg_508 |  p0  |   2  |   3  |    6   ||    9    |
| c_aux_0_2_reg_531 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_565    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_569    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_577    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_581    |  p0  |  16  |  32  |   512  ||    65   |
|     grp_fu_581    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_585    |  p0  |  16  |  32  |   512  ||    65   |
|     grp_fu_585    |  p1  |   9  |  32  |   288  ||    44   |
|     grp_fu_589    |  p0  |   8  |  32  |   256  ||    41   |
|     grp_fu_593    |  p0  |   8  |  32  |   256  ||    41   |
|     grp_fu_593    |  p1  |   8  |  32  |   256  ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  3478  || 37.9455 ||   760   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   20   |    -   |  1392  |  3761  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   37   |    -   |   760  |
|  Register |    -   |    -   |    -   |  2599  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   20   |   37   |  3991  |  4521  |
+-----------+--------+--------+--------+--------+--------+
