{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700840740774 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CORDIC_top EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"CORDIC_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700840740803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700840740823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700840740823 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700840740890 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700840741309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700840741309 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700840741309 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/quartus13.01/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13.01/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 7617 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700840741313 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/quartus13.01/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13.01/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 7618 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700840741313 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/quartus13.01/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13.01/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 7619 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700840741313 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700840741313 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1700840741697 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CORDIC_top.sdc " "Synopsys Design Constraints File file not found: 'CORDIC_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700840741701 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700840741701 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700840741728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[8\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[8\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1284 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[7\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[7\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[6\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[6\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[5\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[5\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[4\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[4\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[3\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[3\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1289 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[2\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[2\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1290 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[1\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[1\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1291 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700840741879 ""}  } { { "c:/quartus13.01/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13.01/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/quartus13.01/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13.01/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "vsrc/CORDIC_top.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 4 0 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700840741879 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Input_block:u_Input_block_1\|temp_angle_to_arith\[6\]~4  " "Automatically promoted node Input_block:u_Input_block_1\|temp_angle_to_arith\[6\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|comb~5 " "Destination node Input_block:u_Input_block_1\|comb~5" {  } { { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|comb~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 4178 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|comb~6 " "Destination node Input_block:u_Input_block_1\|comb~6" {  } { { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|comb~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 4179 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|sin_sign " "Destination node Input_block:u_Input_block_1\|sin_sign" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|sin_sign } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741879 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700840741879 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_arith[6]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 4158 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700840741879 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node rst_n (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700840741880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output_block:u_Output_block\|tx_start_reg " "Destination node Output_block:u_Output_block\|tx_start_reg" {  } { { "vsrc/Output_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Output_block.v" 25 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output_block:u_Output_block|tx_start_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arith_block:u_Arith_block\|Sin_pre\[73\]~41 " "Destination node Arith_block:u_Arith_block\|Sin_pre\[73\]~41" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 123 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arith_block:u_Arith_block|Sin_pre[73]~41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 4414 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arith_block_Ext:u_Arith_block_Ext\|Sinh_pre\[73\]~41 " "Destination node Arith_block_Ext:u_Arith_block_Ext\|Sinh_pre\[73\]~41" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 101 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arith_block_Ext:u_Arith_block_Ext|Sinh_pre[73]~41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 4572 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arith_block:u_Arith_block\|z_pre\[41\]~1 " "Destination node Arith_block:u_Arith_block\|z_pre\[41\]~1" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 123 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arith_block:u_Arith_block|z_pre[41]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 5398 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arith_block:u_Arith_block\|z_curr\[41\]~42 " "Destination node Arith_block:u_Arith_block\|z_curr\[41\]~42" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 123 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arith_block:u_Arith_block|z_curr[41]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 5524 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arith_block_Ext:u_Arith_block_Ext\|y_curr\[0\]~42 " "Destination node Arith_block_Ext:u_Arith_block_Ext\|y_curr\[0\]~42" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 101 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arith_block_Ext:u_Arith_block_Ext|y_curr[0]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 6122 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arith_block_Ext:u_Arith_block_Ext\|z_pre\[41\]~1 " "Destination node Arith_block_Ext:u_Arith_block_Ext\|z_pre\[41\]~1" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 101 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arith_block_Ext:u_Arith_block_Ext|z_pre[41]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 7206 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840741880 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700840741880 ""}  } { { "c:/quartus13.01/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13.01/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/quartus13.01/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13.01/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "vsrc/CORDIC_top.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 7 0 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700840741880 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700840742153 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700840742157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700840742157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700840742162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700840742165 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700840742168 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700840742315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "336 Embedded multiplier block " "Packed 336 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1700840742319 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "336 " "Created 336 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1700840742319 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700840742319 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700840742367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700840743159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700840744018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700840744044 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700840749378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700840749378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700840749804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1700840751830 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700840751830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700840753752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1700840753755 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700840753755 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.73 " "Total time spent on timing analysis during the Fitter is 3.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1700840753832 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700840753839 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "22 " "Found 22 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[0\] 0 " "Pin \"out_Seg0_num\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[1\] 0 " "Pin \"out_Seg0_num\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[2\] 0 " "Pin \"out_Seg0_num\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[3\] 0 " "Pin \"out_Seg0_num\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[4\] 0 " "Pin \"out_Seg0_num\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[5\] 0 " "Pin \"out_Seg0_num\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[6\] 0 " "Pin \"out_Seg0_num\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[0\] 0 " "Pin \"out_Seg1_num\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[1\] 0 " "Pin \"out_Seg1_num\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[2\] 0 " "Pin \"out_Seg1_num\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[3\] 0 " "Pin \"out_Seg1_num\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[4\] 0 " "Pin \"out_Seg1_num\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[5\] 0 " "Pin \"out_Seg1_num\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[6\] 0 " "Pin \"out_Seg1_num\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[0\] 0 " "Pin \"out_Seg2_num\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[1\] 0 " "Pin \"out_Seg2_num\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[2\] 0 " "Pin \"out_Seg2_num\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[3\] 0 " "Pin \"out_Seg2_num\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[4\] 0 " "Pin \"out_Seg2_num\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[5\] 0 " "Pin \"out_Seg2_num\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[6\] 0 " "Pin \"out_Seg2_num\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_tx_out 0 " "Pin \"uart_tx_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840753900 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1700840753900 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700840754084 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700840754312 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700840754554 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700840754943 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/E_Xpj/E_Project/Quartus/CORDIC/output_files/CORDIC_top.fit.smsg " "Generated suppressed messages file E:/E_Xpj/E_Project/Quartus/CORDIC/output_files/CORDIC_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700840755323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5851 " "Peak virtual memory: 5851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700840755883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 23:45:55 2023 " "Processing ended: Fri Nov 24 23:45:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700840755883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700840755883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700840755883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700840755883 ""}
