// Seed: 3037164713
program module_0;
  always disable id_1;
  assign module_2.type_19 = 0;
  assign id_1 = 1;
endprogram
module module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  integer id_2 = 1, id_3;
  wire id_4;
  assign id_2 = 1'b0;
  wire id_5, id_6;
  wire id_7;
  initial id_7 = 1;
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    input tri id_2,
    output wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input wand id_7,
    input tri0 id_8
    , id_10
);
  assign id_6 = 1;
  wire  id_11;
  uwire id_12;
  assign id_11 = id_5;
  assign id_12 = 1;
  assign id_6  = 1 == id_7;
  always @(1 or id_8 ==? 1) id_10 = #1 "" ** 1;
  module_0 modCall_1 ();
endmodule
