Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b7020236ba4e4477a182caac9cf187ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gaussian_behav xil_defaultlib.tb_gaussian xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.block_ram
Compiling module xil_defaultlib.adder_9bit
Compiling module xil_defaultlib.adder_10bit
Compiling module xil_defaultlib.adder_8bit
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.interface
Compiling module xil_defaultlib.divider_3
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.adder_12bit
Compiling module xil_defaultlib.conv_unit
Compiling module xil_defaultlib.remainder_480
Compiling module xil_defaultlib.remainder_640
Compiling module xil_defaultlib.adder_remainder_10bit
Compiling module xil_defaultlib.watermark
Compiling module xil_defaultlib.final_top_distr
Compiling module xil_defaultlib.tb_gaussian
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gaussian_behav
