Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb 18 21:53:35 2026
| Host         : DESKTOP-SFB4JCN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_dht11_fnd_timing_summary_routed.rpt -pb top_dht11_fnd_timing_summary_routed.pb -rpx top_dht11_fnd_timing_summary_routed.rpx -warn_on_violation
| Design       : top_dht11_fnd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_DEBOUNCE/clk_100khz_reg_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_FND_CTRL/U_CLK_DIV/o_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.193        0.000                      0                  248        0.167        0.000                      0                  248        4.500        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.193        0.000                      0                  248        0.167        0.000                      0                  248        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/humidity_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 2.338ns (35.735%)  route 4.205ns (64.265%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.553     5.074    U_DHT11/CLK
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_DHT11/data_reg_reg_reg[20]/Q
                         net (fo=5, routed)           0.824     6.354    U_DHT11/p_0_in0_in[4]
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.152     6.506 r  U_DHT11/humidity_next1__2_carry__0_i_9/O
                         net (fo=2, routed)           0.830     7.335    U_DHT11/humidity_next1__2_carry__0_i_9_n_0
    SLICE_X34Y52         LUT5 (Prop_lut5_I4_O)        0.376     7.711 r  U_DHT11/humidity_next1__2_carry__0_i_2/O
                         net (fo=2, routed)           0.485     8.197    U_DHT11/humidity_next1__2_carry__0_i_2_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.348     8.545 r  U_DHT11/humidity_next1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.545    U_DHT11/humidity_next1__2_carry__0_i_6_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.125 r  U_DHT11/humidity_next1__2_carry__0/O[2]
                         net (fo=2, routed)           0.466     9.591    U_DHT11/humidity_next1[6]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.302     9.893 f  U_DHT11/temperature_reg[15]_i_2/O
                         net (fo=1, routed)           0.670    10.564    U_DHT11/temperature_reg[15]_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.688 r  U_DHT11/temperature_reg[15]_i_1/O
                         net (fo=31, routed)          0.929    11.617    U_DHT11/humidity_next
    SLICE_X33Y50         FDCE                                         r  U_DHT11/humidity_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.436    14.777    U_DHT11/CLK
    SLICE_X33Y50         FDCE                                         r  U_DHT11/humidity_reg_reg[3]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.810    U_DHT11/humidity_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/temperature_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 2.338ns (35.735%)  route 4.205ns (64.265%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.553     5.074    U_DHT11/CLK
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_DHT11/data_reg_reg_reg[20]/Q
                         net (fo=5, routed)           0.824     6.354    U_DHT11/p_0_in0_in[4]
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.152     6.506 r  U_DHT11/humidity_next1__2_carry__0_i_9/O
                         net (fo=2, routed)           0.830     7.335    U_DHT11/humidity_next1__2_carry__0_i_9_n_0
    SLICE_X34Y52         LUT5 (Prop_lut5_I4_O)        0.376     7.711 r  U_DHT11/humidity_next1__2_carry__0_i_2/O
                         net (fo=2, routed)           0.485     8.197    U_DHT11/humidity_next1__2_carry__0_i_2_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.348     8.545 r  U_DHT11/humidity_next1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.545    U_DHT11/humidity_next1__2_carry__0_i_6_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.125 r  U_DHT11/humidity_next1__2_carry__0/O[2]
                         net (fo=2, routed)           0.466     9.591    U_DHT11/humidity_next1[6]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.302     9.893 f  U_DHT11/temperature_reg[15]_i_2/O
                         net (fo=1, routed)           0.670    10.564    U_DHT11/temperature_reg[15]_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.688 r  U_DHT11/temperature_reg[15]_i_1/O
                         net (fo=31, routed)          0.929    11.617    U_DHT11/humidity_next
    SLICE_X33Y50         FDCE                                         r  U_DHT11/temperature_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.436    14.777    U_DHT11/CLK
    SLICE_X33Y50         FDCE                                         r  U_DHT11/temperature_reg_reg[3]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.810    U_DHT11/temperature_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/temperature_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 2.338ns (35.735%)  route 4.205ns (64.265%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.553     5.074    U_DHT11/CLK
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_DHT11/data_reg_reg_reg[20]/Q
                         net (fo=5, routed)           0.824     6.354    U_DHT11/p_0_in0_in[4]
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.152     6.506 r  U_DHT11/humidity_next1__2_carry__0_i_9/O
                         net (fo=2, routed)           0.830     7.335    U_DHT11/humidity_next1__2_carry__0_i_9_n_0
    SLICE_X34Y52         LUT5 (Prop_lut5_I4_O)        0.376     7.711 r  U_DHT11/humidity_next1__2_carry__0_i_2/O
                         net (fo=2, routed)           0.485     8.197    U_DHT11/humidity_next1__2_carry__0_i_2_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.348     8.545 r  U_DHT11/humidity_next1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.545    U_DHT11/humidity_next1__2_carry__0_i_6_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.125 r  U_DHT11/humidity_next1__2_carry__0/O[2]
                         net (fo=2, routed)           0.466     9.591    U_DHT11/humidity_next1[6]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.302     9.893 f  U_DHT11/temperature_reg[15]_i_2/O
                         net (fo=1, routed)           0.670    10.564    U_DHT11/temperature_reg[15]_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.688 r  U_DHT11/temperature_reg[15]_i_1/O
                         net (fo=31, routed)          0.929    11.617    U_DHT11/humidity_next
    SLICE_X33Y50         FDCE                                         r  U_DHT11/temperature_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.436    14.777    U_DHT11/CLK
    SLICE_X33Y50         FDCE                                         r  U_DHT11/temperature_reg_reg[4]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.810    U_DHT11/temperature_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/temperature_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 2.338ns (35.735%)  route 4.205ns (64.265%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.553     5.074    U_DHT11/CLK
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_DHT11/data_reg_reg_reg[20]/Q
                         net (fo=5, routed)           0.824     6.354    U_DHT11/p_0_in0_in[4]
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.152     6.506 r  U_DHT11/humidity_next1__2_carry__0_i_9/O
                         net (fo=2, routed)           0.830     7.335    U_DHT11/humidity_next1__2_carry__0_i_9_n_0
    SLICE_X34Y52         LUT5 (Prop_lut5_I4_O)        0.376     7.711 r  U_DHT11/humidity_next1__2_carry__0_i_2/O
                         net (fo=2, routed)           0.485     8.197    U_DHT11/humidity_next1__2_carry__0_i_2_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.348     8.545 r  U_DHT11/humidity_next1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.545    U_DHT11/humidity_next1__2_carry__0_i_6_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.125 r  U_DHT11/humidity_next1__2_carry__0/O[2]
                         net (fo=2, routed)           0.466     9.591    U_DHT11/humidity_next1[6]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.302     9.893 f  U_DHT11/temperature_reg[15]_i_2/O
                         net (fo=1, routed)           0.670    10.564    U_DHT11/temperature_reg[15]_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.688 r  U_DHT11/temperature_reg[15]_i_1/O
                         net (fo=31, routed)          0.929    11.617    U_DHT11/humidity_next
    SLICE_X33Y50         FDCE                                         r  U_DHT11/temperature_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.436    14.777    U_DHT11/CLK
    SLICE_X33Y50         FDCE                                         r  U_DHT11/temperature_reg_reg[8]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.810    U_DHT11/temperature_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/humidity_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.338ns (36.515%)  route 4.065ns (63.485%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.553     5.074    U_DHT11/CLK
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_DHT11/data_reg_reg_reg[20]/Q
                         net (fo=5, routed)           0.824     6.354    U_DHT11/p_0_in0_in[4]
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.152     6.506 r  U_DHT11/humidity_next1__2_carry__0_i_9/O
                         net (fo=2, routed)           0.830     7.335    U_DHT11/humidity_next1__2_carry__0_i_9_n_0
    SLICE_X34Y52         LUT5 (Prop_lut5_I4_O)        0.376     7.711 r  U_DHT11/humidity_next1__2_carry__0_i_2/O
                         net (fo=2, routed)           0.485     8.197    U_DHT11/humidity_next1__2_carry__0_i_2_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.348     8.545 r  U_DHT11/humidity_next1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.545    U_DHT11/humidity_next1__2_carry__0_i_6_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.125 r  U_DHT11/humidity_next1__2_carry__0/O[2]
                         net (fo=2, routed)           0.466     9.591    U_DHT11/humidity_next1[6]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.302     9.893 f  U_DHT11/temperature_reg[15]_i_2/O
                         net (fo=1, routed)           0.670    10.564    U_DHT11/temperature_reg[15]_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.688 r  U_DHT11/temperature_reg[15]_i_1/O
                         net (fo=31, routed)          0.789    11.477    U_DHT11/humidity_next
    SLICE_X33Y51         FDCE                                         r  U_DHT11/humidity_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.436    14.777    U_DHT11/CLK
    SLICE_X33Y51         FDCE                                         r  U_DHT11/humidity_reg_reg[1]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.810    U_DHT11/humidity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/humidity_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.338ns (36.515%)  route 4.065ns (63.485%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.553     5.074    U_DHT11/CLK
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_DHT11/data_reg_reg_reg[20]/Q
                         net (fo=5, routed)           0.824     6.354    U_DHT11/p_0_in0_in[4]
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.152     6.506 r  U_DHT11/humidity_next1__2_carry__0_i_9/O
                         net (fo=2, routed)           0.830     7.335    U_DHT11/humidity_next1__2_carry__0_i_9_n_0
    SLICE_X34Y52         LUT5 (Prop_lut5_I4_O)        0.376     7.711 r  U_DHT11/humidity_next1__2_carry__0_i_2/O
                         net (fo=2, routed)           0.485     8.197    U_DHT11/humidity_next1__2_carry__0_i_2_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.348     8.545 r  U_DHT11/humidity_next1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.545    U_DHT11/humidity_next1__2_carry__0_i_6_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.125 r  U_DHT11/humidity_next1__2_carry__0/O[2]
                         net (fo=2, routed)           0.466     9.591    U_DHT11/humidity_next1[6]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.302     9.893 f  U_DHT11/temperature_reg[15]_i_2/O
                         net (fo=1, routed)           0.670    10.564    U_DHT11/temperature_reg[15]_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.688 r  U_DHT11/temperature_reg[15]_i_1/O
                         net (fo=31, routed)          0.789    11.477    U_DHT11/humidity_next
    SLICE_X33Y51         FDCE                                         r  U_DHT11/humidity_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.436    14.777    U_DHT11/CLK
    SLICE_X33Y51         FDCE                                         r  U_DHT11/humidity_reg_reg[2]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.810    U_DHT11/humidity_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/humidity_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.338ns (36.515%)  route 4.065ns (63.485%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.553     5.074    U_DHT11/CLK
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_DHT11/data_reg_reg_reg[20]/Q
                         net (fo=5, routed)           0.824     6.354    U_DHT11/p_0_in0_in[4]
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.152     6.506 r  U_DHT11/humidity_next1__2_carry__0_i_9/O
                         net (fo=2, routed)           0.830     7.335    U_DHT11/humidity_next1__2_carry__0_i_9_n_0
    SLICE_X34Y52         LUT5 (Prop_lut5_I4_O)        0.376     7.711 r  U_DHT11/humidity_next1__2_carry__0_i_2/O
                         net (fo=2, routed)           0.485     8.197    U_DHT11/humidity_next1__2_carry__0_i_2_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.348     8.545 r  U_DHT11/humidity_next1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.545    U_DHT11/humidity_next1__2_carry__0_i_6_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.125 r  U_DHT11/humidity_next1__2_carry__0/O[2]
                         net (fo=2, routed)           0.466     9.591    U_DHT11/humidity_next1[6]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.302     9.893 f  U_DHT11/temperature_reg[15]_i_2/O
                         net (fo=1, routed)           0.670    10.564    U_DHT11/temperature_reg[15]_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.688 r  U_DHT11/temperature_reg[15]_i_1/O
                         net (fo=31, routed)          0.789    11.477    U_DHT11/humidity_next
    SLICE_X33Y51         FDCE                                         r  U_DHT11/humidity_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.436    14.777    U_DHT11/CLK
    SLICE_X33Y51         FDCE                                         r  U_DHT11/humidity_reg_reg[7]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.810    U_DHT11/humidity_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/temperature_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.338ns (36.515%)  route 4.065ns (63.485%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.553     5.074    U_DHT11/CLK
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_DHT11/data_reg_reg_reg[20]/Q
                         net (fo=5, routed)           0.824     6.354    U_DHT11/p_0_in0_in[4]
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.152     6.506 r  U_DHT11/humidity_next1__2_carry__0_i_9/O
                         net (fo=2, routed)           0.830     7.335    U_DHT11/humidity_next1__2_carry__0_i_9_n_0
    SLICE_X34Y52         LUT5 (Prop_lut5_I4_O)        0.376     7.711 r  U_DHT11/humidity_next1__2_carry__0_i_2/O
                         net (fo=2, routed)           0.485     8.197    U_DHT11/humidity_next1__2_carry__0_i_2_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.348     8.545 r  U_DHT11/humidity_next1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.545    U_DHT11/humidity_next1__2_carry__0_i_6_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.125 r  U_DHT11/humidity_next1__2_carry__0/O[2]
                         net (fo=2, routed)           0.466     9.591    U_DHT11/humidity_next1[6]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.302     9.893 f  U_DHT11/temperature_reg[15]_i_2/O
                         net (fo=1, routed)           0.670    10.564    U_DHT11/temperature_reg[15]_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.688 r  U_DHT11/temperature_reg[15]_i_1/O
                         net (fo=31, routed)          0.789    11.477    U_DHT11/humidity_next
    SLICE_X32Y51         FDCE                                         r  U_DHT11/temperature_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.436    14.777    U_DHT11/CLK
    SLICE_X32Y51         FDCE                                         r  U_DHT11/temperature_reg_reg[14]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.810    U_DHT11/temperature_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/temperature_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.338ns (36.515%)  route 4.065ns (63.485%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.553     5.074    U_DHT11/CLK
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_DHT11/data_reg_reg_reg[20]/Q
                         net (fo=5, routed)           0.824     6.354    U_DHT11/p_0_in0_in[4]
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.152     6.506 r  U_DHT11/humidity_next1__2_carry__0_i_9/O
                         net (fo=2, routed)           0.830     7.335    U_DHT11/humidity_next1__2_carry__0_i_9_n_0
    SLICE_X34Y52         LUT5 (Prop_lut5_I4_O)        0.376     7.711 r  U_DHT11/humidity_next1__2_carry__0_i_2/O
                         net (fo=2, routed)           0.485     8.197    U_DHT11/humidity_next1__2_carry__0_i_2_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.348     8.545 r  U_DHT11/humidity_next1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.545    U_DHT11/humidity_next1__2_carry__0_i_6_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.125 r  U_DHT11/humidity_next1__2_carry__0/O[2]
                         net (fo=2, routed)           0.466     9.591    U_DHT11/humidity_next1[6]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.302     9.893 f  U_DHT11/temperature_reg[15]_i_2/O
                         net (fo=1, routed)           0.670    10.564    U_DHT11/temperature_reg[15]_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.688 r  U_DHT11/temperature_reg[15]_i_1/O
                         net (fo=31, routed)          0.789    11.477    U_DHT11/humidity_next
    SLICE_X32Y51         FDCE                                         r  U_DHT11/temperature_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.436    14.777    U_DHT11/CLK
    SLICE_X32Y51         FDCE                                         r  U_DHT11/temperature_reg_reg[1]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.810    U_DHT11/temperature_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/temperature_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.338ns (36.515%)  route 4.065ns (63.485%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.553     5.074    U_DHT11/CLK
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_DHT11/data_reg_reg_reg[20]/Q
                         net (fo=5, routed)           0.824     6.354    U_DHT11/p_0_in0_in[4]
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.152     6.506 r  U_DHT11/humidity_next1__2_carry__0_i_9/O
                         net (fo=2, routed)           0.830     7.335    U_DHT11/humidity_next1__2_carry__0_i_9_n_0
    SLICE_X34Y52         LUT5 (Prop_lut5_I4_O)        0.376     7.711 r  U_DHT11/humidity_next1__2_carry__0_i_2/O
                         net (fo=2, routed)           0.485     8.197    U_DHT11/humidity_next1__2_carry__0_i_2_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.348     8.545 r  U_DHT11/humidity_next1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.545    U_DHT11/humidity_next1__2_carry__0_i_6_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.125 r  U_DHT11/humidity_next1__2_carry__0/O[2]
                         net (fo=2, routed)           0.466     9.591    U_DHT11/humidity_next1[6]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.302     9.893 f  U_DHT11/temperature_reg[15]_i_2/O
                         net (fo=1, routed)           0.670    10.564    U_DHT11/temperature_reg[15]_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.688 r  U_DHT11/temperature_reg[15]_i_1/O
                         net (fo=31, routed)          0.789    11.477    U_DHT11/humidity_next
    SLICE_X32Y51         FDCE                                         r  U_DHT11/temperature_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.436    14.777    U_DHT11/CLK
    SLICE_X32Y51         FDCE                                         r  U_DHT11/temperature_reg_reg[2]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.810    U_DHT11/temperature_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  3.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/temperature_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.562     1.445    U_DHT11/CLK
    SLICE_X31Y52         FDCE                                         r  U_DHT11/data_reg_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_DHT11/data_reg_reg_reg[21]/Q
                         net (fo=5, routed)           0.113     1.699    U_DHT11/p_0_in0_in[5]
    SLICE_X32Y52         FDCE                                         r  U_DHT11/temperature_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.830     1.958    U_DHT11/CLK
    SLICE_X32Y52         FDCE                                         r  U_DHT11/temperature_reg_reg[13]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X32Y52         FDCE (Hold_fdce_C_D)         0.071     1.532    U_DHT11/temperature_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/humidity_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.980%)  route 0.363ns (72.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.561     1.444    U_DHT11/CLK
    SLICE_X35Y51         FDCE                                         r  U_DHT11/data_reg_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_DHT11/data_reg_reg_reg[24]/Q
                         net (fo=4, routed)           0.363     1.948    U_DHT11/p_0_in[0]
    SLICE_X34Y49         FDCE                                         r  U_DHT11/humidity_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.832     1.959    U_DHT11/CLK
    SLICE_X34Y49         FDCE                                         r  U_DHT11/humidity_reg_reg[0]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.059     1.774    U_DHT11/humidity_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_reg_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.064%)  route 0.109ns (39.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.562     1.445    U_DHT11/CLK
    SLICE_X38Y52         FDCE                                         r  U_DHT11/data_reg_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_DHT11/data_reg_reg_reg[1]/Q
                         net (fo=2, routed)           0.109     1.718    U_DHT11/data_reg_reg_reg_n_0_[1]
    SLICE_X37Y52         FDCE                                         r  U_DHT11/data_reg_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.830     1.958    U_DHT11/CLK
    SLICE_X37Y52         FDCE                                         r  U_DHT11/data_reg_reg_reg[2]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X37Y52         FDCE (Hold_fdce_C_D)         0.070     1.531    U_DHT11/data_reg_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_reg_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.293%)  route 0.395ns (73.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.562     1.445    U_DHT11/CLK
    SLICE_X36Y52         FDCE                                         r  U_DHT11/data_reg_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_DHT11/data_reg_reg_reg[8]/Q
                         net (fo=4, routed)           0.395     1.981    U_DHT11/p_0_in1_in[0]
    SLICE_X35Y51         FDCE                                         r  U_DHT11/data_reg_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.829     1.957    U_DHT11/CLK
    SLICE_X35Y51         FDCE                                         r  U_DHT11/data_reg_reg_reg[9]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y51         FDCE (Hold_fdce_C_D)         0.078     1.786    U_DHT11/data_reg_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/humidity_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.284%)  route 0.138ns (45.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.561     1.444    U_DHT11/CLK
    SLICE_X34Y51         FDCE                                         r  U_DHT11/data_reg_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  U_DHT11/data_reg_reg_reg[31]/Q
                         net (fo=3, routed)           0.138     1.746    U_DHT11/p_0_in[7]
    SLICE_X33Y51         FDCE                                         r  U_DHT11/humidity_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.830     1.958    U_DHT11/CLK
    SLICE_X33Y51         FDCE                                         r  U_DHT11/humidity_reg_reg[7]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X33Y51         FDCE (Hold_fdce_C_D)         0.070     1.550    U_DHT11/humidity_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_reg_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.562     1.445    U_DHT11/CLK
    SLICE_X31Y52         FDCE                                         r  U_DHT11/data_reg_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_DHT11/data_reg_reg_reg[19]/Q
                         net (fo=5, routed)           0.136     1.723    U_DHT11/p_0_in0_in[3]
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.829     1.957    U_DHT11/CLK
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[20]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X31Y53         FDCE (Hold_fdce_C_D)         0.066     1.526    U_DHT11/data_reg_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_DHT11/U_TICK_1u/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_TICK_1u/tick_1u_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.294%)  route 0.150ns (44.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.561     1.444    U_DHT11/U_TICK_1u/CLK
    SLICE_X39Y55         FDCE                                         r  U_DHT11/U_TICK_1u/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_DHT11/U_TICK_1u/counter_reg_reg[6]/Q
                         net (fo=4, routed)           0.150     1.736    U_DHT11/U_TICK_1u/counter_reg_reg_n_0_[6]
    SLICE_X40Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.781 r  U_DHT11/U_TICK_1u/tick_1u_i_1/O
                         net (fo=1, routed)           0.000     1.781    U_DHT11/U_TICK_1u/tick_1u_0
    SLICE_X40Y55         FDCE                                         r  U_DHT11/U_TICK_1u/tick_1u_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.831     1.958    U_DHT11/U_TICK_1u/CLK
    SLICE_X40Y55         FDCE                                         r  U_DHT11/U_TICK_1u/tick_1u_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.092     1.572    U_DHT11/U_TICK_1u/tick_1u_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/temperature_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.787%)  route 0.110ns (40.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.562     1.445    U_DHT11/CLK
    SLICE_X30Y52         FDCE                                         r  U_DHT11/data_reg_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_DHT11/data_reg_reg_reg[13]/Q
                         net (fo=5, routed)           0.110     1.720    U_DHT11/p_0_in1_in[5]
    SLICE_X33Y52         FDCE                                         r  U_DHT11/temperature_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.830     1.958    U_DHT11/CLK
    SLICE_X33Y52         FDCE                                         r  U_DHT11/temperature_reg_reg[5]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X33Y52         FDCE (Hold_fdce_C_D)         0.047     1.508    U_DHT11/temperature_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_reg_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.021%)  route 0.134ns (44.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.562     1.445    U_DHT11/CLK
    SLICE_X30Y52         FDCE                                         r  U_DHT11/data_reg_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_DHT11/data_reg_reg_reg[13]/Q
                         net (fo=5, routed)           0.134     1.743    U_DHT11/p_0_in1_in[5]
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.829     1.957    U_DHT11/CLK
    SLICE_X31Y53         FDCE                                         r  U_DHT11/data_reg_reg_reg[14]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X31Y53         FDCE (Hold_fdce_C_D)         0.070     1.530    U_DHT11/data_reg_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_DHT11/data_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.677%)  route 0.141ns (40.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.562     1.445    U_DHT11/CLK
    SLICE_X38Y52         FDCE                                         r  U_DHT11/data_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_DHT11/data_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.141     1.750    U_DHT11/data_cnt_reg[0]
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.795 r  U_DHT11/data_cnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    U_DHT11/data_cnt_next[3]
    SLICE_X38Y51         FDCE                                         r  U_DHT11/data_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.830     1.958    U_DHT11/CLK
    SLICE_X38Y51         FDCE                                         r  U_DHT11/data_cnt_reg_reg[3]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.121     1.582    U_DHT11/data_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y57   U_BTN_DEBOUNCE/clk_100khz_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y55   U_BTN_DEBOUNCE/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y57   U_BTN_DEBOUNCE/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y57   U_BTN_DEBOUNCE/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y57   U_BTN_DEBOUNCE/counter_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y58   U_BTN_DEBOUNCE/counter_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y58   U_BTN_DEBOUNCE/counter_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y54   U_BTN_DEBOUNCE/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y55   U_DHT11/U_TICK_1u/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   U_DHT11/temperature_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   U_DHT11/temperature_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   U_DHT11/humidity_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   U_DHT11/humidity_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y57   U_BTN_DEBOUNCE/clk_100khz_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y57   U_BTN_DEBOUNCE/clk_100khz_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y57   U_BTN_DEBOUNCE/counter_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y57   U_BTN_DEBOUNCE/counter_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y57   U_BTN_DEBOUNCE/counter_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y58   U_BTN_DEBOUNCE/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y55   U_BTN_DEBOUNCE/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y57   U_BTN_DEBOUNCE/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y57   U_BTN_DEBOUNCE/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y57   U_BTN_DEBOUNCE/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y58   U_BTN_DEBOUNCE/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y58   U_BTN_DEBOUNCE/counter_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y54   U_BTN_DEBOUNCE/edge_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   U_DHT11/U_TICK_1u/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y55   U_DHT11/U_TICK_1u/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   U_DHT11/U_TICK_1u/counter_reg_reg[2]/C



