#ifndef PERIPHERALS_H   /* prevent circular inclusions */
#define PERIPHERALS_H   /* by using protection macros */


/******************************************************************/

/* Canonical definitions for peripheral AXI_GPIO_0 */
#define XPAR_GPIO_0_BASEADDR 0x40000000

/* Canonical definitions for peripheral AXI_GPIO_1 */
#define XPAR_GPIO_1_BASEADDR 0x40010000

/******************************************************************/


/* Canonical definitions for peripheral AXI_QUAD_SPI_0 */
#define XPAR_SPI_0_BASEADDR 0x44A00000U


/******************************************************************/

/* Canonical definitions for peripheral AXI_TIMER_0 */
#define XPAR_TMRCTR_0_BASEADDR 0x41C00000U

/******************************************************************/

/* Canonical definitions for peripheral AXI_UARTLITE_0 */
#define XPAR_UARTLITE_0_BASEADDR 0x40600000
#define XPAR_UARTLITE_1_BASEADDR 0x40600000


/******************************************************************/

#endif  /* end of protection macro */
