<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86InstrBuilder.h source code [llvm/llvm/lib/Target/X86/X86InstrBuilder.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::X86AddressMode "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86InstrBuilder.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86InstrBuilder.h.html'>X86InstrBuilder.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86InstrBuilder.h - Functions to aid building x86 insts -*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file exposes functions that may be used with BuildMI from the</i></td></tr>
<tr><th id="10">10</th><td><i>// MachineInstrBuilder.h file to handle X86'isms in a clean way.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>// The BuildMem function may be used with the BuildMI function to add entire</i></td></tr>
<tr><th id="13">13</th><td><i>// memory references in a single, typed, function call.  X86 memory references</i></td></tr>
<tr><th id="14">14</th><td><i>// can be very complex expressions (described in the README), so wrapping them</i></td></tr>
<tr><th id="15">15</th><td><i>// up behind an easier to use interface makes sense.  Descriptions of the</i></td></tr>
<tr><th id="16">16</th><td><i>// functions are included below.</i></td></tr>
<tr><th id="17">17</th><td><i>//</i></td></tr>
<tr><th id="18">18</th><td><i>// For reference, the order of operands for memory references is:</i></td></tr>
<tr><th id="19">19</th><td><i>// (Operand), Base, Scale, Index, Displacement.</i></td></tr>
<tr><th id="20">20</th><td><i>//</i></td></tr>
<tr><th id="21">21</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#<span data-ppcond="23">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_X86INSTRBUILDER_H">LLVM_LIB_TARGET_X86_X86INSTRBUILDER_H</span></u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_X86INSTRBUILDER_H" data-ref="_M/LLVM_LIB_TARGET_X86_X86INSTRBUILDER_H">LLVM_LIB_TARGET_X86_X86INSTRBUILDER_H</dfn></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// X86AddressMode - This struct holds a generalized full x86 address mode.</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// The base register can be a frame index, which will eventually be replaced</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">/// with BP or SP and Disp being offsetted accordingly.  The displacement may</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">/// also include the offset of a global value.</i></td></tr>
<tr><th id="42">42</th><td><b>struct</b> <dfn class="type def" id="llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</dfn> {</td></tr>
<tr><th id="43">43</th><td>  <b>enum</b> {</td></tr>
<tr><th id="44">44</th><td>    <dfn class="enum" id="llvm::X86AddressMode::RegBase" title='llvm::X86AddressMode::RegBase' data-ref="llvm::X86AddressMode::RegBase">RegBase</dfn>,</td></tr>
<tr><th id="45">45</th><td>    <dfn class="enum" id="llvm::X86AddressMode::FrameIndexBase" title='llvm::X86AddressMode::FrameIndexBase' data-ref="llvm::X86AddressMode::FrameIndexBase">FrameIndexBase</dfn></td></tr>
<tr><th id="46">46</th><td>  } <dfn class="decl" id="llvm::X86AddressMode::BaseType" title='llvm::X86AddressMode::BaseType' data-ref="llvm::X86AddressMode::BaseType">BaseType</dfn>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <b>union</b> {</td></tr>
<tr><th id="49">49</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</dfn>;</td></tr>
<tr><th id="50">50</th><td>    <em>int</em> <dfn class="decl" id="llvm::X86AddressMode::(anonymous)::FrameIndex" title='llvm::X86AddressMode::(anonymous union)::FrameIndex' data-ref="llvm::X86AddressMode::(anonymous)::FrameIndex">FrameIndex</dfn>;</td></tr>
<tr><th id="51">51</th><td>  } <dfn class="decl" id="llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</dfn>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</dfn>;</td></tr>
<tr><th id="54">54</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</dfn>;</td></tr>
<tr><th id="55">55</th><td>  <em>int</em> <dfn class="decl" id="llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</dfn>;</td></tr>
<tr><th id="56">56</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="decl" id="llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</dfn>;</td></tr>
<tr><th id="57">57</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86AddressMode::GVOpFlags" title='llvm::X86AddressMode::GVOpFlags' data-ref="llvm::X86AddressMode::GVOpFlags">GVOpFlags</dfn>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <dfn class="decl def" id="_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev">X86AddressMode</dfn>()</td></tr>
<tr><th id="60">60</th><td>    : <a class="member" href="#llvm::X86AddressMode::BaseType" title='llvm::X86AddressMode::BaseType' data-ref="llvm::X86AddressMode::BaseType">BaseType</a>(<a class="enum" href="#llvm::X86AddressMode::RegBase" title='llvm::X86AddressMode::RegBase' data-ref="llvm::X86AddressMode::RegBase">RegBase</a>), <a class="member" href="#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a>(<var>1</var>), <a class="member" href="#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a>(<var>0</var>), <a class="member" href="#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a>(<var>0</var>), <a class="member" href="#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a>(<b>nullptr</b>),</td></tr>
<tr><th id="61">61</th><td>      <a class="member" href="#llvm::X86AddressMode::GVOpFlags" title='llvm::X86AddressMode::GVOpFlags' data-ref="llvm::X86AddressMode::GVOpFlags">GVOpFlags</a>(<var>0</var>) {</td></tr>
<tr><th id="62">62</th><td>    <a class="member" href="#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> = <var>0</var>;</td></tr>
<tr><th id="63">63</th><td>  }</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14X86AddressMode14getFullAddressERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::X86AddressMode::getFullAddress' data-ref="_ZN4llvm14X86AddressMode14getFullAddressERNS_15SmallVectorImplINS_14MachineOperandEEE">getFullAddress</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="1MO" title='MO' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="1MO">MO</dfn>) {</td></tr>
<tr><th id="66">66</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Scale == 1 || Scale == 2 || Scale == 4 || Scale == 8) ? void (0) : __assert_fail (&quot;Scale == 1 || Scale == 2 || Scale == 4 || Scale == 8&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstrBuilder.h&quot;, 66, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a> == <var>1</var> || <a class="member" href="#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a> == <var>2</var> || <a class="member" href="#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a> == <var>4</var> || <a class="member" href="#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a> == <var>8</var>);</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>    <b>if</b> (<a class="member" href="#llvm::X86AddressMode::BaseType" title='llvm::X86AddressMode::BaseType' data-ref="llvm::X86AddressMode::BaseType">BaseType</a> == <a class="type" href="#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a>::<a class="enum" href="#llvm::X86AddressMode::RegBase" title='llvm::X86AddressMode::RegBase' data-ref="llvm::X86AddressMode::RegBase">RegBase</a>)</td></tr>
<tr><th id="69">69</th><td>      <a class="local col1 ref" href="#1MO" title='MO' data-ref="1MO">MO</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="member" href="#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a>, <b>false</b>, <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="70">70</th><td>                                             <b>false</b>, <b>false</b>, <b>false</b>, <var>0</var>, <b>false</b>));</td></tr>
<tr><th id="71">71</th><td>    <b>else</b> {</td></tr>
<tr><th id="72">72</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BaseType == X86AddressMode::FrameIndexBase) ? void (0) : __assert_fail (&quot;BaseType == X86AddressMode::FrameIndexBase&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstrBuilder.h&quot;, 72, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86AddressMode::BaseType" title='llvm::X86AddressMode::BaseType' data-ref="llvm::X86AddressMode::BaseType">BaseType</a> == <a class="type" href="#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a>::<a class="enum" href="#llvm::X86AddressMode::FrameIndexBase" title='llvm::X86AddressMode::FrameIndexBase' data-ref="llvm::X86AddressMode::FrameIndexBase">FrameIndexBase</a>);</td></tr>
<tr><th id="73">73</th><td>      <a class="local col1 ref" href="#1MO" title='MO' data-ref="1MO">MO</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand8CreateFIEi" title='llvm::MachineOperand::CreateFI' data-ref="_ZN4llvm14MachineOperand8CreateFIEi">CreateFI</a>(<a class="member" href="#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="#llvm::X86AddressMode::(anonymous)::FrameIndex" title='llvm::X86AddressMode::(anonymous union)::FrameIndex' data-ref="llvm::X86AddressMode::(anonymous)::FrameIndex">FrameIndex</a>));</td></tr>
<tr><th id="74">74</th><td>    }</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>    <a class="local col1 ref" href="#1MO" title='MO' data-ref="1MO">MO</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="member" href="#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a>));</td></tr>
<tr><th id="77">77</th><td>    <a class="local col1 ref" href="#1MO" title='MO' data-ref="1MO">MO</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="member" href="#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a>, <b>false</b>, <b>false</b>, <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="78">78</th><td>                                           <b>false</b>, <b>false</b>, <var>0</var>, <b>false</b>));</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>    <b>if</b> (<a class="member" href="#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a>)</td></tr>
<tr><th id="81">81</th><td>      <a class="local col1 ref" href="#1MO" title='MO' data-ref="1MO">MO</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand8CreateGAEPKNS_11GlobalValueElh" title='llvm::MachineOperand::CreateGA' data-ref="_ZN4llvm14MachineOperand8CreateGAEPKNS_11GlobalValueElh">CreateGA</a>(<a class="member" href="#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a>, <a class="member" href="#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a>, <a class="member" href="#llvm::X86AddressMode::GVOpFlags" title='llvm::X86AddressMode::GVOpFlags' data-ref="llvm::X86AddressMode::GVOpFlags">GVOpFlags</a>));</td></tr>
<tr><th id="82">82</th><td>    <b>else</b></td></tr>
<tr><th id="83">83</th><td>      <a class="local col1 ref" href="#1MO" title='MO' data-ref="1MO">MO</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="member" href="#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a>));</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>    <a class="local col1 ref" href="#1MO" title='MO' data-ref="1MO">MO</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<var>0</var>, <b>false</b>, <b>false</b>, <b>false</b>, <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="86">86</th><td>                                           <b>false</b>, <var>0</var>, <b>false</b>));</td></tr>
<tr><th id="87">87</th><td>  }</td></tr>
<tr><th id="88">88</th><td>};</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i class="doc">/// Compute the addressing mode from an machine instruction starting with the</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">/// given operand.</i></td></tr>
<tr><th id="92">92</th><td><em>static</em> <b>inline</b> <a class="type" href="#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <dfn class="decl def" id="_ZN4llvmL19getAddressFromInstrEPKNS_12MachineInstrEj" title='llvm::getAddressFromInstr' data-ref="_ZN4llvmL19getAddressFromInstrEPKNS_12MachineInstrEj">getAddressFromInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="2MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="2MI">MI</dfn>,</td></tr>
<tr><th id="93">93</th><td>                                                 <em>unsigned</em> <dfn class="local col3 decl" id="3Operand" title='Operand' data-type='unsigned int' data-ref="3Operand">Operand</dfn>) {</td></tr>
<tr><th id="94">94</th><td>  <a class="type" href="#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <a class="ref fake" href="#_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev"></a><dfn class="local col4 decl" id="4AM" title='AM' data-type='llvm::X86AddressMode' data-ref="4AM">AM</dfn>;</td></tr>
<tr><th id="95">95</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="5Op0" title='Op0' data-type='const llvm::MachineOperand &amp;' data-ref="5Op0">Op0</dfn> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#3Operand" title='Operand' data-ref="3Operand">Operand</a>);</td></tr>
<tr><th id="96">96</th><td>  <b>if</b> (<a class="local col5 ref" href="#5Op0" title='Op0' data-ref="5Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="97">97</th><td>    <a class="local col4 ref" href="#4AM" title='AM' data-ref="4AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::BaseType" title='llvm::X86AddressMode::BaseType' data-ref="llvm::X86AddressMode::BaseType">BaseType</a> = <a class="type" href="#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a>::<a class="enum" href="#llvm::X86AddressMode::RegBase" title='llvm::X86AddressMode::RegBase' data-ref="llvm::X86AddressMode::RegBase">RegBase</a>;</td></tr>
<tr><th id="98">98</th><td>    <a class="local col4 ref" href="#4AM" title='AM' data-ref="4AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> = <a class="local col5 ref" href="#5Op0" title='Op0' data-ref="5Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="99">99</th><td>  } <b>else</b> {</td></tr>
<tr><th id="100">100</th><td>    <a class="local col4 ref" href="#4AM" title='AM' data-ref="4AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::BaseType" title='llvm::X86AddressMode::BaseType' data-ref="llvm::X86AddressMode::BaseType">BaseType</a> = <a class="type" href="#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a>::<a class="enum" href="#llvm::X86AddressMode::FrameIndexBase" title='llvm::X86AddressMode::FrameIndexBase' data-ref="llvm::X86AddressMode::FrameIndexBase">FrameIndexBase</a>;</td></tr>
<tr><th id="101">101</th><td>    <a class="local col4 ref" href="#4AM" title='AM' data-ref="4AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="#llvm::X86AddressMode::(anonymous)::FrameIndex" title='llvm::X86AddressMode::(anonymous union)::FrameIndex' data-ref="llvm::X86AddressMode::(anonymous)::FrameIndex">FrameIndex</a> = <a class="local col5 ref" href="#5Op0" title='Op0' data-ref="5Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="102">102</th><td>  }</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="6Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="6Op1">Op1</dfn> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#3Operand" title='Operand' data-ref="3Operand">Operand</a> + <var>1</var>);</td></tr>
<tr><th id="105">105</th><td>  <a class="local col4 ref" href="#4AM" title='AM' data-ref="4AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a> = <a class="local col6 ref" href="#6Op1" title='Op1' data-ref="6Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="7Op2" title='Op2' data-type='const llvm::MachineOperand &amp;' data-ref="7Op2">Op2</dfn> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#3Operand" title='Operand' data-ref="3Operand">Operand</a> + <var>2</var>);</td></tr>
<tr><th id="108">108</th><td>  <a class="local col4 ref" href="#4AM" title='AM' data-ref="4AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> = <a class="local col7 ref" href="#7Op2" title='Op2' data-ref="7Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="8Op3" title='Op3' data-type='const llvm::MachineOperand &amp;' data-ref="8Op3">Op3</dfn> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#3Operand" title='Operand' data-ref="3Operand">Operand</a> + <var>3</var>);</td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (<a class="local col8 ref" href="#8Op3" title='Op3' data-ref="8Op3">Op3</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>())</td></tr>
<tr><th id="112">112</th><td>    <a class="local col4 ref" href="#4AM" title='AM' data-ref="4AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a> = <a class="local col8 ref" href="#8Op3" title='Op3' data-ref="8Op3">Op3</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="113">113</th><td>  <b>else</b></td></tr>
<tr><th id="114">114</th><td>    <a class="local col4 ref" href="#4AM" title='AM' data-ref="4AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a> = <a class="local col8 ref" href="#8Op3" title='Op3' data-ref="8Op3">Op3</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <b>return</b> <a class="local col4 ref" href="#4AM" title='AM' data-ref="4AM">AM</a>;</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i class="doc">/// addDirectMem - This function is used to add a direct memory reference to the</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">/// current instruction -- that is, a dereference of an address in a register,</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">/// with no scale, index or displacement. An example is: DWORD PTR [EAX].</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">///</i></td></tr>
<tr><th id="123">123</th><td><em>static</em> <b>inline</b> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;</td></tr>
<tr><th id="124">124</th><td><dfn class="decl def" id="_ZN4llvmL12addDirectMemERKNS_19MachineInstrBuilderEj" title='llvm::addDirectMem' data-ref="_ZN4llvmL12addDirectMemERKNS_19MachineInstrBuilderEj">addDirectMem</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="9MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="9MIB">MIB</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10Reg" title='Reg' data-type='unsigned int' data-ref="10Reg">Reg</dfn>) {</td></tr>
<tr><th id="125">125</th><td>  <i>// Because memory references are always represented with five</i></td></tr>
<tr><th id="126">126</th><td><i>  // values, this adds: Reg, 1, NoReg, 0, NoReg to the instruction.</i></td></tr>
<tr><th id="127">127</th><td>  <b>return</b> <a class="local col9 ref" href="#9MIB" title='MIB' data-ref="9MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i class="doc">/// Replace the address used in the instruction with the direct memory</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">/// reference.</i></td></tr>
<tr><th id="132">132</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def" id="_ZN4llvmL23setDirectAddressInInstrEPNS_12MachineInstrEjj" title='llvm::setDirectAddressInInstr' data-ref="_ZN4llvmL23setDirectAddressInInstrEPNS_12MachineInstrEjj">setDirectAddressInInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr *' data-ref="11MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12Operand" title='Operand' data-type='unsigned int' data-ref="12Operand">Operand</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                           <em>unsigned</em> <dfn class="local col3 decl" id="13Reg" title='Reg' data-type='unsigned int' data-ref="13Reg">Reg</dfn>) {</td></tr>
<tr><th id="134">134</th><td>  <i>// Direct memory address is in a form of: Reg, 1 (Scale), NoReg, 0, NoReg.</i></td></tr>
<tr><th id="135">135</th><td>  <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#12Operand" title='Operand' data-ref="12Operand">Operand</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#13Reg" title='Reg' data-ref="13Reg">Reg</a>);</td></tr>
<tr><th id="136">136</th><td>  <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#12Operand" title='Operand' data-ref="12Operand">Operand</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>1</var>);</td></tr>
<tr><th id="137">137</th><td>  <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#12Operand" title='Operand' data-ref="12Operand">Operand</a> + <var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<var>0</var>);</td></tr>
<tr><th id="138">138</th><td>  <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#12Operand" title='Operand' data-ref="12Operand">Operand</a> + <var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>0</var>);</td></tr>
<tr><th id="139">139</th><td>  <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#12Operand" title='Operand' data-ref="12Operand">Operand</a> + <var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<var>0</var>);</td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><em>static</em> <b>inline</b> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;</td></tr>
<tr><th id="143">143</th><td><dfn class="decl def" id="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" title='llvm::addOffset' data-ref="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi">addOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="14MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="14MIB">MIB</dfn>, <em>int</em> <dfn class="local col5 decl" id="15Offset" title='Offset' data-type='int' data-ref="15Offset">Offset</dfn>) {</td></tr>
<tr><th id="144">144</th><td>  <b>return</b> <a class="local col4 ref" href="#14MIB" title='MIB' data-ref="14MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#15Offset" title='Offset' data-ref="15Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="145">145</th><td>}</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><em>static</em> <b>inline</b> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;</td></tr>
<tr><th id="148">148</th><td><dfn class="decl def" id="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderERKNS_14MachineOperandE" title='llvm::addOffset' data-ref="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderERKNS_14MachineOperandE">addOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="16MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="16MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&amp; <dfn class="local col7 decl" id="17Offset" title='Offset' data-type='const llvm::MachineOperand &amp;' data-ref="17Offset">Offset</dfn>) {</td></tr>
<tr><th id="149">149</th><td>  <b>return</b> <a class="local col6 ref" href="#16MIB" title='MIB' data-ref="16MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#17Offset" title='Offset' data-ref="17Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><i class="doc">/// addRegOffset - This function is used to add a memory reference of the form</i></td></tr>
<tr><th id="153">153</th><td><i class="doc">/// [Reg + Offset], i.e., one with no scale or index, but with a</i></td></tr>
<tr><th id="154">154</th><td><i class="doc">/// displacement. An example is: DWORD PTR [EAX + 4].</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">///</i></td></tr>
<tr><th id="156">156</th><td><em>static</em> <b>inline</b> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;</td></tr>
<tr><th id="157">157</th><td><dfn class="decl def" id="_ZN4llvmL12addRegOffsetERKNS_19MachineInstrBuilderEjbi" title='llvm::addRegOffset' data-ref="_ZN4llvmL12addRegOffsetERKNS_19MachineInstrBuilderEjbi">addRegOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="18MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="18MIB">MIB</dfn>,</td></tr>
<tr><th id="158">158</th><td>             <em>unsigned</em> <dfn class="local col9 decl" id="19Reg" title='Reg' data-type='unsigned int' data-ref="19Reg">Reg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="20isKill" title='isKill' data-type='bool' data-ref="20isKill">isKill</dfn>, <em>int</em> <dfn class="local col1 decl" id="21Offset" title='Offset' data-type='int' data-ref="21Offset">Offset</dfn>) {</td></tr>
<tr><th id="159">159</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" title='llvm::addOffset' data-ref="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi">addOffset</a>(<a class="local col8 ref" href="#18MIB" title='MIB' data-ref="18MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg">Reg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#20isKill" title='isKill' data-ref="20isKill">isKill</a>)), <a class="local col1 ref" href="#21Offset" title='Offset' data-ref="21Offset">Offset</a>);</td></tr>
<tr><th id="160">160</th><td>}</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i class="doc">/// addRegReg - This function is used to add a memory reference of the form:</i></td></tr>
<tr><th id="163">163</th><td><i class="doc">/// [Reg + Reg].</i></td></tr>
<tr><th id="164">164</th><td><em>static</em> <b>inline</b> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="decl def" id="_ZN4llvmL9addRegRegERKNS_19MachineInstrBuilderEjbjb" title='llvm::addRegReg' data-ref="_ZN4llvmL9addRegRegERKNS_19MachineInstrBuilderEjbjb">addRegReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="22MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="22MIB">MIB</dfn>,</td></tr>
<tr><th id="165">165</th><td>                                            <em>unsigned</em> <dfn class="local col3 decl" id="23Reg1" title='Reg1' data-type='unsigned int' data-ref="23Reg1">Reg1</dfn>, <em>bool</em> <dfn class="local col4 decl" id="24isKill1" title='isKill1' data-type='bool' data-ref="24isKill1">isKill1</dfn>,</td></tr>
<tr><th id="166">166</th><td>                                            <em>unsigned</em> <dfn class="local col5 decl" id="25Reg2" title='Reg2' data-type='unsigned int' data-ref="25Reg2">Reg2</dfn>, <em>bool</em> <dfn class="local col6 decl" id="26isKill2" title='isKill2' data-type='bool' data-ref="26isKill2">isKill2</dfn>) {</td></tr>
<tr><th id="167">167</th><td>  <b>return</b> <a class="local col2 ref" href="#22MIB" title='MIB' data-ref="22MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#23Reg1" title='Reg1' data-ref="23Reg1">Reg1</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#24isKill1" title='isKill1' data-ref="24isKill1">isKill1</a>)).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="168">168</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#25Reg2" title='Reg2' data-ref="25Reg2">Reg2</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#26isKill2" title='isKill2' data-ref="26isKill2">isKill2</a>)).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="169">169</th><td>}</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><em>static</em> <b>inline</b> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;</td></tr>
<tr><th id="172">172</th><td><dfn class="decl def" id="_ZN4llvmL14addFullAddressERKNS_19MachineInstrBuilderERKNS_14X86AddressModeE" title='llvm::addFullAddress' data-ref="_ZN4llvmL14addFullAddressERKNS_19MachineInstrBuilderERKNS_14X86AddressModeE">addFullAddress</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="27MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="27MIB">MIB</dfn>,</td></tr>
<tr><th id="173">173</th><td>               <em>const</em> <a class="type" href="#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col8 decl" id="28AM" title='AM' data-type='const llvm::X86AddressMode &amp;' data-ref="28AM">AM</dfn>) {</td></tr>
<tr><th id="174">174</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AM.Scale == 1 || AM.Scale == 2 || AM.Scale == 4 || AM.Scale == 8) ? void (0) : __assert_fail (&quot;AM.Scale == 1 || AM.Scale == 2 || AM.Scale == 4 || AM.Scale == 8&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstrBuilder.h&quot;, 174, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a> == <var>1</var> || <a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a> == <var>2</var> || <a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a> == <var>4</var> || <a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a> == <var>8</var>);</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <b>if</b> (<a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::BaseType" title='llvm::X86AddressMode::BaseType' data-ref="llvm::X86AddressMode::BaseType">BaseType</a> == <a class="type" href="#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a>::<a class="enum" href="#llvm::X86AddressMode::RegBase" title='llvm::X86AddressMode::RegBase' data-ref="llvm::X86AddressMode::RegBase">RegBase</a>)</td></tr>
<tr><th id="177">177</th><td>    <a class="local col7 ref" href="#27MIB" title='MIB' data-ref="27MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a>);</td></tr>
<tr><th id="178">178</th><td>  <b>else</b> {</td></tr>
<tr><th id="179">179</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AM.BaseType == X86AddressMode::FrameIndexBase) ? void (0) : __assert_fail (&quot;AM.BaseType == X86AddressMode::FrameIndexBase&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstrBuilder.h&quot;, 179, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::BaseType" title='llvm::X86AddressMode::BaseType' data-ref="llvm::X86AddressMode::BaseType">BaseType</a> == <a class="type" href="#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a>::<a class="enum" href="#llvm::X86AddressMode::FrameIndexBase" title='llvm::X86AddressMode::FrameIndexBase' data-ref="llvm::X86AddressMode::FrameIndexBase">FrameIndexBase</a>);</td></tr>
<tr><th id="180">180</th><td>    <a class="local col7 ref" href="#27MIB" title='MIB' data-ref="27MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="#llvm::X86AddressMode::(anonymous)::FrameIndex" title='llvm::X86AddressMode::(anonymous union)::FrameIndex' data-ref="llvm::X86AddressMode::(anonymous)::FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="181">181</th><td>  }</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <a class="local col7 ref" href="#27MIB" title='MIB' data-ref="27MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a>);</td></tr>
<tr><th id="184">184</th><td>  <b>if</b> (<a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a>)</td></tr>
<tr><th id="185">185</th><td>    <a class="local col7 ref" href="#27MIB" title='MIB' data-ref="27MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a>, <a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a>, <a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::GVOpFlags" title='llvm::X86AddressMode::GVOpFlags' data-ref="llvm::X86AddressMode::GVOpFlags">GVOpFlags</a>);</td></tr>
<tr><th id="186">186</th><td>  <b>else</b></td></tr>
<tr><th id="187">187</th><td>    <a class="local col7 ref" href="#27MIB" title='MIB' data-ref="27MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#28AM" title='AM' data-ref="28AM">AM</a>.<a class="ref" href="#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a>);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <b>return</b> <a class="local col7 ref" href="#27MIB" title='MIB' data-ref="27MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="190">190</th><td>}</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i class="doc">/// addFrameReference - This function is used to add a reference to the base of</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">/// an abstract object on the stack frame of the current function.  This</i></td></tr>
<tr><th id="194">194</th><td><i class="doc">/// reference has base register as the FrameIndex offset until it is resolved.</i></td></tr>
<tr><th id="195">195</th><td><i class="doc">/// This allows a constant offset to be specified as well...</i></td></tr>
<tr><th id="196">196</th><td><i class="doc">///</i></td></tr>
<tr><th id="197">197</th><td><em>static</em> <b>inline</b> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;</td></tr>
<tr><th id="198">198</th><td><dfn class="decl def" id="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="29MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="29MIB">MIB</dfn>, <em>int</em> <dfn class="local col0 decl" id="30FI" title='FI' data-type='int' data-ref="30FI">FI</dfn>, <em>int</em> <dfn class="local col1 decl" id="31Offset" title='Offset' data-type='int' data-ref="31Offset">Offset</dfn> = <var>0</var>) {</td></tr>
<tr><th id="199">199</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="32MI" title='MI' data-type='llvm::MachineInstr *' data-ref="32MI">MI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#29MIB" title='MIB' data-ref="29MIB">MIB</a>;</td></tr>
<tr><th id="200">200</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="33MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="33MF">MF</dfn> = *<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="34MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="34MFI">MFI</dfn> = <a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="202">202</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="35MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="35MCID">MCID</dfn> = <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="203">203</th><td>  <em>auto</em> <dfn class="local col6 decl" id="36Flags" title='Flags' data-type='llvm::MachineMemOperand::Flags' data-ref="36Flags">Flags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MONone" title='llvm::MachineMemOperand::Flags::MONone' data-ref="llvm::MachineMemOperand::Flags::MONone">MONone</a>;</td></tr>
<tr><th id="204">204</th><td>  <b>if</b> (<a class="local col5 ref" href="#35MCID" title='MCID' data-ref="35MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>())</td></tr>
<tr><th id="205">205</th><td>    <a class="local col6 ref" href="#36Flags" title='Flags' data-ref="36Flags">Flags</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailoRERT_S1_" title='llvm::BitmaskEnumDetail::operator|=' data-ref="_ZN4llvm17BitmaskEnumDetailoRERT_S1_">|=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>;</td></tr>
<tr><th id="206">206</th><td>  <b>if</b> (<a class="local col5 ref" href="#35MCID" title='MCID' data-ref="35MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>())</td></tr>
<tr><th id="207">207</th><td>    <a class="local col6 ref" href="#36Flags" title='Flags' data-ref="36Flags">Flags</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailoRERT_S1_" title='llvm::BitmaskEnumDetail::operator|=' data-ref="_ZN4llvm17BitmaskEnumDetailoRERT_S1_">|=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>;</td></tr>
<tr><th id="208">208</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="37MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="37MMO">MMO</dfn> = <a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="209">209</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF">MF</a></span>, <a class="local col0 ref" href="#30FI" title='FI' data-ref="30FI">FI</a>, <a class="local col1 ref" href="#31Offset" title='Offset' data-ref="31Offset">Offset</a>), <a class="local col6 ref" href="#36Flags" title='Flags' data-ref="36Flags">Flags</a>,</td></tr>
<tr><th id="210">210</th><td>      <a class="local col4 ref" href="#34MFI" title='MFI' data-ref="34MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col0 ref" href="#30FI" title='FI' data-ref="30FI">FI</a>), <a class="local col4 ref" href="#34MFI" title='MFI' data-ref="34MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col0 ref" href="#30FI" title='FI' data-ref="30FI">FI</a>));</td></tr>
<tr><th id="211">211</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" title='llvm::addOffset' data-ref="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi">addOffset</a>(<a class="local col9 ref" href="#29MIB" title='MIB' data-ref="29MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col0 ref" href="#30FI" title='FI' data-ref="30FI">FI</a>), <a class="local col1 ref" href="#31Offset" title='Offset' data-ref="31Offset">Offset</a>)</td></tr>
<tr><th id="212">212</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col7 ref" href="#37MMO" title='MMO' data-ref="37MMO">MMO</a>);</td></tr>
<tr><th id="213">213</th><td>}</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i class="doc">/// addConstantPoolReference - This function is used to add a reference to the</i></td></tr>
<tr><th id="216">216</th><td><i class="doc">/// base of a constant value spilled to the per-function constant pool.  The</i></td></tr>
<tr><th id="217">217</th><td><i class="doc">/// reference uses the abstract ConstantPoolIndex which is retained until</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">/// either machine code emission or assembly output. In PIC mode on x86-32,</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">/// the GlobalBaseReg parameter can be used to make this a</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">/// GlobalBaseReg-relative reference.</i></td></tr>
<tr><th id="221">221</th><td><i class="doc">///</i></td></tr>
<tr><th id="222">222</th><td><em>static</em> <b>inline</b> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;</td></tr>
<tr><th id="223">223</th><td><dfn class="decl def" id="_ZN4llvmL24addConstantPoolReferenceERKNS_19MachineInstrBuilderEjjh" title='llvm::addConstantPoolReference' data-ref="_ZN4llvmL24addConstantPoolReferenceERKNS_19MachineInstrBuilderEjjh">addConstantPoolReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="38MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="38MIB">MIB</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="39CPI" title='CPI' data-type='unsigned int' data-ref="39CPI">CPI</dfn>,</td></tr>
<tr><th id="224">224</th><td>                         <em>unsigned</em> <dfn class="local col0 decl" id="40GlobalBaseReg" title='GlobalBaseReg' data-type='unsigned int' data-ref="40GlobalBaseReg">GlobalBaseReg</dfn>, <em>unsigned</em> <em>char</em> <dfn class="local col1 decl" id="41OpFlags" title='OpFlags' data-type='unsigned char' data-ref="41OpFlags">OpFlags</dfn>) {</td></tr>
<tr><th id="225">225</th><td>  <i>//FIXME: factor this</i></td></tr>
<tr><th id="226">226</th><td>  <b>return</b> <a class="local col8 ref" href="#38MIB" title='MIB' data-ref="38MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#40GlobalBaseReg" title='GlobalBaseReg' data-ref="40GlobalBaseReg">GlobalBaseReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>)</td></tr>
<tr><th id="227">227</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjih" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjih">addConstantPoolIndex</a>(<a class="local col9 ref" href="#39CPI" title='CPI' data-ref="39CPI">CPI</a>, <var>0</var>, <a class="local col1 ref" href="#41OpFlags" title='OpFlags' data-ref="41OpFlags">OpFlags</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#<span data-ppcond="23">endif</span> // LLVM_LIB_TARGET_X86_X86INSTRBUILDER_H</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='X86DiscriminateMemOps.cpp.html'>llvm/llvm/lib/Target/X86/X86DiscriminateMemOps.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
