
SmartRelay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003354  080001d0  080001d0  000101d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08003524  08003524  00013524  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080035c8  080035c8  000135c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080035cc  080035cc  000135cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a8  20000000  080035d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000138  200000a8  08003678  000200a8  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200001e0  08003678  000201e0  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000e30d  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000021f9  00000000  00000000  0002e3de  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005785  00000000  00000000  000305d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008b0  00000000  00000000  00035d60  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b90  00000000  00000000  00036610  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004564  00000000  00000000  000371a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003396  00000000  00000000  0003b704  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003ea9a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001f9c  00000000  00000000  0003eb18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000a8 	.word	0x200000a8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800350c 	.word	0x0800350c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000ac 	.word	0x200000ac
 800020c:	0800350c 	.word	0x0800350c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	; 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800035e:	f1a4 0401 	sub.w	r4, r4, #1
 8000362:	d1e9      	bne.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	bf14      	ite	ne
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e720      	b.n	8000364 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aedc 	beq.w	8000312 <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6c1      	b.n	8000312 <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_frsub>:
 8000b30:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b34:	e002      	b.n	8000b3c <__addsf3>
 8000b36:	bf00      	nop

08000b38 <__aeabi_fsub>:
 8000b38:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b3c <__addsf3>:
 8000b3c:	0042      	lsls	r2, r0, #1
 8000b3e:	bf1f      	itttt	ne
 8000b40:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b44:	ea92 0f03 	teqne	r2, r3
 8000b48:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b4c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b50:	d06a      	beq.n	8000c28 <__addsf3+0xec>
 8000b52:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b56:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b5a:	bfc1      	itttt	gt
 8000b5c:	18d2      	addgt	r2, r2, r3
 8000b5e:	4041      	eorgt	r1, r0
 8000b60:	4048      	eorgt	r0, r1
 8000b62:	4041      	eorgt	r1, r0
 8000b64:	bfb8      	it	lt
 8000b66:	425b      	neglt	r3, r3
 8000b68:	2b19      	cmp	r3, #25
 8000b6a:	bf88      	it	hi
 8000b6c:	4770      	bxhi	lr
 8000b6e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b76:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b82:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b86:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b8a:	bf18      	it	ne
 8000b8c:	4249      	negne	r1, r1
 8000b8e:	ea92 0f03 	teq	r2, r3
 8000b92:	d03f      	beq.n	8000c14 <__addsf3+0xd8>
 8000b94:	f1a2 0201 	sub.w	r2, r2, #1
 8000b98:	fa41 fc03 	asr.w	ip, r1, r3
 8000b9c:	eb10 000c 	adds.w	r0, r0, ip
 8000ba0:	f1c3 0320 	rsb	r3, r3, #32
 8000ba4:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bac:	d502      	bpl.n	8000bb4 <__addsf3+0x78>
 8000bae:	4249      	negs	r1, r1
 8000bb0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bb4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb8:	d313      	bcc.n	8000be2 <__addsf3+0xa6>
 8000bba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bbe:	d306      	bcc.n	8000bce <__addsf3+0x92>
 8000bc0:	0840      	lsrs	r0, r0, #1
 8000bc2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bc6:	f102 0201 	add.w	r2, r2, #1
 8000bca:	2afe      	cmp	r2, #254	; 0xfe
 8000bcc:	d251      	bcs.n	8000c72 <__addsf3+0x136>
 8000bce:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bd2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bd6:	bf08      	it	eq
 8000bd8:	f020 0001 	biceq.w	r0, r0, #1
 8000bdc:	ea40 0003 	orr.w	r0, r0, r3
 8000be0:	4770      	bx	lr
 8000be2:	0049      	lsls	r1, r1, #1
 8000be4:	eb40 0000 	adc.w	r0, r0, r0
 8000be8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bec:	f1a2 0201 	sub.w	r2, r2, #1
 8000bf0:	d1ed      	bne.n	8000bce <__addsf3+0x92>
 8000bf2:	fab0 fc80 	clz	ip, r0
 8000bf6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bfa:	ebb2 020c 	subs.w	r2, r2, ip
 8000bfe:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c02:	bfaa      	itet	ge
 8000c04:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c08:	4252      	neglt	r2, r2
 8000c0a:	4318      	orrge	r0, r3
 8000c0c:	bfbc      	itt	lt
 8000c0e:	40d0      	lsrlt	r0, r2
 8000c10:	4318      	orrlt	r0, r3
 8000c12:	4770      	bx	lr
 8000c14:	f092 0f00 	teq	r2, #0
 8000c18:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c1c:	bf06      	itte	eq
 8000c1e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c22:	3201      	addeq	r2, #1
 8000c24:	3b01      	subne	r3, #1
 8000c26:	e7b5      	b.n	8000b94 <__addsf3+0x58>
 8000c28:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c2c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c30:	bf18      	it	ne
 8000c32:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c36:	d021      	beq.n	8000c7c <__addsf3+0x140>
 8000c38:	ea92 0f03 	teq	r2, r3
 8000c3c:	d004      	beq.n	8000c48 <__addsf3+0x10c>
 8000c3e:	f092 0f00 	teq	r2, #0
 8000c42:	bf08      	it	eq
 8000c44:	4608      	moveq	r0, r1
 8000c46:	4770      	bx	lr
 8000c48:	ea90 0f01 	teq	r0, r1
 8000c4c:	bf1c      	itt	ne
 8000c4e:	2000      	movne	r0, #0
 8000c50:	4770      	bxne	lr
 8000c52:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c56:	d104      	bne.n	8000c62 <__addsf3+0x126>
 8000c58:	0040      	lsls	r0, r0, #1
 8000c5a:	bf28      	it	cs
 8000c5c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c60:	4770      	bx	lr
 8000c62:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c66:	bf3c      	itt	cc
 8000c68:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c6c:	4770      	bxcc	lr
 8000c6e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c72:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c76:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7a:	4770      	bx	lr
 8000c7c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c80:	bf16      	itet	ne
 8000c82:	4608      	movne	r0, r1
 8000c84:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c88:	4601      	movne	r1, r0
 8000c8a:	0242      	lsls	r2, r0, #9
 8000c8c:	bf06      	itte	eq
 8000c8e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c92:	ea90 0f01 	teqeq	r0, r1
 8000c96:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c9a:	4770      	bx	lr

08000c9c <__aeabi_ui2f>:
 8000c9c:	f04f 0300 	mov.w	r3, #0
 8000ca0:	e004      	b.n	8000cac <__aeabi_i2f+0x8>
 8000ca2:	bf00      	nop

08000ca4 <__aeabi_i2f>:
 8000ca4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca8:	bf48      	it	mi
 8000caa:	4240      	negmi	r0, r0
 8000cac:	ea5f 0c00 	movs.w	ip, r0
 8000cb0:	bf08      	it	eq
 8000cb2:	4770      	bxeq	lr
 8000cb4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb8:	4601      	mov	r1, r0
 8000cba:	f04f 0000 	mov.w	r0, #0
 8000cbe:	e01c      	b.n	8000cfa <__aeabi_l2f+0x2a>

08000cc0 <__aeabi_ul2f>:
 8000cc0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc4:	bf08      	it	eq
 8000cc6:	4770      	bxeq	lr
 8000cc8:	f04f 0300 	mov.w	r3, #0
 8000ccc:	e00a      	b.n	8000ce4 <__aeabi_l2f+0x14>
 8000cce:	bf00      	nop

08000cd0 <__aeabi_l2f>:
 8000cd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd4:	bf08      	it	eq
 8000cd6:	4770      	bxeq	lr
 8000cd8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cdc:	d502      	bpl.n	8000ce4 <__aeabi_l2f+0x14>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	ea5f 0c01 	movs.w	ip, r1
 8000ce8:	bf02      	ittt	eq
 8000cea:	4684      	moveq	ip, r0
 8000cec:	4601      	moveq	r1, r0
 8000cee:	2000      	moveq	r0, #0
 8000cf0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cf4:	bf08      	it	eq
 8000cf6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cfa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cfe:	fabc f28c 	clz	r2, ip
 8000d02:	3a08      	subs	r2, #8
 8000d04:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d08:	db10      	blt.n	8000d2c <__aeabi_l2f+0x5c>
 8000d0a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d0e:	4463      	add	r3, ip
 8000d10:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d14:	f1c2 0220 	rsb	r2, r2, #32
 8000d18:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d1c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d20:	eb43 0002 	adc.w	r0, r3, r2
 8000d24:	bf08      	it	eq
 8000d26:	f020 0001 	biceq.w	r0, r0, #1
 8000d2a:	4770      	bx	lr
 8000d2c:	f102 0220 	add.w	r2, r2, #32
 8000d30:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d34:	f1c2 0220 	rsb	r2, r2, #32
 8000d38:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d3c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d40:	eb43 0002 	adc.w	r0, r3, r2
 8000d44:	bf08      	it	eq
 8000d46:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d4a:	4770      	bx	lr

08000d4c <__aeabi_fmul>:
 8000d4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d54:	bf1e      	ittt	ne
 8000d56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d5a:	ea92 0f0c 	teqne	r2, ip
 8000d5e:	ea93 0f0c 	teqne	r3, ip
 8000d62:	d06f      	beq.n	8000e44 <__aeabi_fmul+0xf8>
 8000d64:	441a      	add	r2, r3
 8000d66:	ea80 0c01 	eor.w	ip, r0, r1
 8000d6a:	0240      	lsls	r0, r0, #9
 8000d6c:	bf18      	it	ne
 8000d6e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d72:	d01e      	beq.n	8000db2 <__aeabi_fmul+0x66>
 8000d74:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d78:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d7c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d80:	fba0 3101 	umull	r3, r1, r0, r1
 8000d84:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d88:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d8c:	bf3e      	ittt	cc
 8000d8e:	0049      	lslcc	r1, r1, #1
 8000d90:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d94:	005b      	lslcc	r3, r3, #1
 8000d96:	ea40 0001 	orr.w	r0, r0, r1
 8000d9a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d9e:	2afd      	cmp	r2, #253	; 0xfd
 8000da0:	d81d      	bhi.n	8000dde <__aeabi_fmul+0x92>
 8000da2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000da6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000daa:	bf08      	it	eq
 8000dac:	f020 0001 	biceq.w	r0, r0, #1
 8000db0:	4770      	bx	lr
 8000db2:	f090 0f00 	teq	r0, #0
 8000db6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dba:	bf08      	it	eq
 8000dbc:	0249      	lsleq	r1, r1, #9
 8000dbe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dc2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dc6:	3a7f      	subs	r2, #127	; 0x7f
 8000dc8:	bfc2      	ittt	gt
 8000dca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dd2:	4770      	bxgt	lr
 8000dd4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	3a01      	subs	r2, #1
 8000dde:	dc5d      	bgt.n	8000e9c <__aeabi_fmul+0x150>
 8000de0:	f112 0f19 	cmn.w	r2, #25
 8000de4:	bfdc      	itt	le
 8000de6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dea:	4770      	bxle	lr
 8000dec:	f1c2 0200 	rsb	r2, r2, #0
 8000df0:	0041      	lsls	r1, r0, #1
 8000df2:	fa21 f102 	lsr.w	r1, r1, r2
 8000df6:	f1c2 0220 	rsb	r2, r2, #32
 8000dfa:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dfe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e02:	f140 0000 	adc.w	r0, r0, #0
 8000e06:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e0a:	bf08      	it	eq
 8000e0c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e10:	4770      	bx	lr
 8000e12:	f092 0f00 	teq	r2, #0
 8000e16:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e1a:	bf02      	ittt	eq
 8000e1c:	0040      	lsleq	r0, r0, #1
 8000e1e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e22:	3a01      	subeq	r2, #1
 8000e24:	d0f9      	beq.n	8000e1a <__aeabi_fmul+0xce>
 8000e26:	ea40 000c 	orr.w	r0, r0, ip
 8000e2a:	f093 0f00 	teq	r3, #0
 8000e2e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e32:	bf02      	ittt	eq
 8000e34:	0049      	lsleq	r1, r1, #1
 8000e36:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e3a:	3b01      	subeq	r3, #1
 8000e3c:	d0f9      	beq.n	8000e32 <__aeabi_fmul+0xe6>
 8000e3e:	ea41 010c 	orr.w	r1, r1, ip
 8000e42:	e78f      	b.n	8000d64 <__aeabi_fmul+0x18>
 8000e44:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e48:	ea92 0f0c 	teq	r2, ip
 8000e4c:	bf18      	it	ne
 8000e4e:	ea93 0f0c 	teqne	r3, ip
 8000e52:	d00a      	beq.n	8000e6a <__aeabi_fmul+0x11e>
 8000e54:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e58:	bf18      	it	ne
 8000e5a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e5e:	d1d8      	bne.n	8000e12 <__aeabi_fmul+0xc6>
 8000e60:	ea80 0001 	eor.w	r0, r0, r1
 8000e64:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e68:	4770      	bx	lr
 8000e6a:	f090 0f00 	teq	r0, #0
 8000e6e:	bf17      	itett	ne
 8000e70:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e74:	4608      	moveq	r0, r1
 8000e76:	f091 0f00 	teqne	r1, #0
 8000e7a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e7e:	d014      	beq.n	8000eaa <__aeabi_fmul+0x15e>
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	d101      	bne.n	8000e8a <__aeabi_fmul+0x13e>
 8000e86:	0242      	lsls	r2, r0, #9
 8000e88:	d10f      	bne.n	8000eaa <__aeabi_fmul+0x15e>
 8000e8a:	ea93 0f0c 	teq	r3, ip
 8000e8e:	d103      	bne.n	8000e98 <__aeabi_fmul+0x14c>
 8000e90:	024b      	lsls	r3, r1, #9
 8000e92:	bf18      	it	ne
 8000e94:	4608      	movne	r0, r1
 8000e96:	d108      	bne.n	8000eaa <__aeabi_fmul+0x15e>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea8:	4770      	bx	lr
 8000eaa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eb2:	4770      	bx	lr

08000eb4 <__aeabi_fdiv>:
 8000eb4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ebc:	bf1e      	ittt	ne
 8000ebe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ec2:	ea92 0f0c 	teqne	r2, ip
 8000ec6:	ea93 0f0c 	teqne	r3, ip
 8000eca:	d069      	beq.n	8000fa0 <__aeabi_fdiv+0xec>
 8000ecc:	eba2 0203 	sub.w	r2, r2, r3
 8000ed0:	ea80 0c01 	eor.w	ip, r0, r1
 8000ed4:	0249      	lsls	r1, r1, #9
 8000ed6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eda:	d037      	beq.n	8000f4c <__aeabi_fdiv+0x98>
 8000edc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ee0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ee4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000eec:	428b      	cmp	r3, r1
 8000eee:	bf38      	it	cc
 8000ef0:	005b      	lslcc	r3, r3, #1
 8000ef2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ef6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000efa:	428b      	cmp	r3, r1
 8000efc:	bf24      	itt	cs
 8000efe:	1a5b      	subcs	r3, r3, r1
 8000f00:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f04:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f08:	bf24      	itt	cs
 8000f0a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f0e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f12:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f16:	bf24      	itt	cs
 8000f18:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f20:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f24:	bf24      	itt	cs
 8000f26:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f2a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f2e:	011b      	lsls	r3, r3, #4
 8000f30:	bf18      	it	ne
 8000f32:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f36:	d1e0      	bne.n	8000efa <__aeabi_fdiv+0x46>
 8000f38:	2afd      	cmp	r2, #253	; 0xfd
 8000f3a:	f63f af50 	bhi.w	8000dde <__aeabi_fmul+0x92>
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f44:	bf08      	it	eq
 8000f46:	f020 0001 	biceq.w	r0, r0, #1
 8000f4a:	4770      	bx	lr
 8000f4c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f50:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f54:	327f      	adds	r2, #127	; 0x7f
 8000f56:	bfc2      	ittt	gt
 8000f58:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f5c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f60:	4770      	bxgt	lr
 8000f62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f66:	f04f 0300 	mov.w	r3, #0
 8000f6a:	3a01      	subs	r2, #1
 8000f6c:	e737      	b.n	8000dde <__aeabi_fmul+0x92>
 8000f6e:	f092 0f00 	teq	r2, #0
 8000f72:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f76:	bf02      	ittt	eq
 8000f78:	0040      	lsleq	r0, r0, #1
 8000f7a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f7e:	3a01      	subeq	r2, #1
 8000f80:	d0f9      	beq.n	8000f76 <__aeabi_fdiv+0xc2>
 8000f82:	ea40 000c 	orr.w	r0, r0, ip
 8000f86:	f093 0f00 	teq	r3, #0
 8000f8a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f8e:	bf02      	ittt	eq
 8000f90:	0049      	lsleq	r1, r1, #1
 8000f92:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f96:	3b01      	subeq	r3, #1
 8000f98:	d0f9      	beq.n	8000f8e <__aeabi_fdiv+0xda>
 8000f9a:	ea41 010c 	orr.w	r1, r1, ip
 8000f9e:	e795      	b.n	8000ecc <__aeabi_fdiv+0x18>
 8000fa0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fa4:	ea92 0f0c 	teq	r2, ip
 8000fa8:	d108      	bne.n	8000fbc <__aeabi_fdiv+0x108>
 8000faa:	0242      	lsls	r2, r0, #9
 8000fac:	f47f af7d 	bne.w	8000eaa <__aeabi_fmul+0x15e>
 8000fb0:	ea93 0f0c 	teq	r3, ip
 8000fb4:	f47f af70 	bne.w	8000e98 <__aeabi_fmul+0x14c>
 8000fb8:	4608      	mov	r0, r1
 8000fba:	e776      	b.n	8000eaa <__aeabi_fmul+0x15e>
 8000fbc:	ea93 0f0c 	teq	r3, ip
 8000fc0:	d104      	bne.n	8000fcc <__aeabi_fdiv+0x118>
 8000fc2:	024b      	lsls	r3, r1, #9
 8000fc4:	f43f af4c 	beq.w	8000e60 <__aeabi_fmul+0x114>
 8000fc8:	4608      	mov	r0, r1
 8000fca:	e76e      	b.n	8000eaa <__aeabi_fmul+0x15e>
 8000fcc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fd0:	bf18      	it	ne
 8000fd2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fd6:	d1ca      	bne.n	8000f6e <__aeabi_fdiv+0xba>
 8000fd8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fdc:	f47f af5c 	bne.w	8000e98 <__aeabi_fmul+0x14c>
 8000fe0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fe4:	f47f af3c 	bne.w	8000e60 <__aeabi_fmul+0x114>
 8000fe8:	e75f      	b.n	8000eaa <__aeabi_fmul+0x15e>
 8000fea:	bf00      	nop

08000fec <__aeabi_f2uiz>:
 8000fec:	0042      	lsls	r2, r0, #1
 8000fee:	d20e      	bcs.n	800100e <__aeabi_f2uiz+0x22>
 8000ff0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000ff4:	d30b      	bcc.n	800100e <__aeabi_f2uiz+0x22>
 8000ff6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000ffa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ffe:	d409      	bmi.n	8001014 <__aeabi_f2uiz+0x28>
 8001000:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001004:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001008:	fa23 f002 	lsr.w	r0, r3, r2
 800100c:	4770      	bx	lr
 800100e:	f04f 0000 	mov.w	r0, #0
 8001012:	4770      	bx	lr
 8001014:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001018:	d101      	bne.n	800101e <__aeabi_f2uiz+0x32>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	d102      	bne.n	8001024 <__aeabi_f2uiz+0x38>
 800101e:	f04f 30ff 	mov.w	r0, #4294967295
 8001022:	4770      	bx	lr
 8001024:	f04f 0000 	mov.w	r0, #0
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800102c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800102e:	4b0e      	ldr	r3, [pc, #56]	; (8001068 <HAL_InitTick+0x3c>)
{
 8001030:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001032:	7818      	ldrb	r0, [r3, #0]
 8001034:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001038:	fbb3 f3f0 	udiv	r3, r3, r0
 800103c:	4a0b      	ldr	r2, [pc, #44]	; (800106c <HAL_InitTick+0x40>)
 800103e:	6810      	ldr	r0, [r2, #0]
 8001040:	fbb0 f0f3 	udiv	r0, r0, r3
 8001044:	f000 f89a 	bl	800117c <HAL_SYSTICK_Config>
 8001048:	4604      	mov	r4, r0
 800104a:	b958      	cbnz	r0, 8001064 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800104c:	2d0f      	cmp	r5, #15
 800104e:	d809      	bhi.n	8001064 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001050:	4602      	mov	r2, r0
 8001052:	4629      	mov	r1, r5
 8001054:	f04f 30ff 	mov.w	r0, #4294967295
 8001058:	f000 f84e 	bl	80010f8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800105c:	4b04      	ldr	r3, [pc, #16]	; (8001070 <HAL_InitTick+0x44>)
 800105e:	4620      	mov	r0, r4
 8001060:	601d      	str	r5, [r3, #0]
 8001062:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001064:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001066:	bd38      	pop	{r3, r4, r5, pc}
 8001068:	20000000 	.word	0x20000000
 800106c:	2000003c 	.word	0x2000003c
 8001070:	20000004 	.word	0x20000004

08001074 <HAL_Init>:
{
 8001074:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001076:	2003      	movs	r0, #3
 8001078:	f000 f82c 	bl	80010d4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800107c:	2000      	movs	r0, #0
 800107e:	f7ff ffd5 	bl	800102c <HAL_InitTick>
  HAL_MspInit();
 8001082:	f001 faf1 	bl	8002668 <HAL_MspInit>
}
 8001086:	2000      	movs	r0, #0
 8001088:	bd08      	pop	{r3, pc}
	...

0800108c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800108c:	4a03      	ldr	r2, [pc, #12]	; (800109c <HAL_IncTick+0x10>)
 800108e:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <HAL_IncTick+0x14>)
 8001090:	6811      	ldr	r1, [r2, #0]
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	440b      	add	r3, r1
 8001096:	6013      	str	r3, [r2, #0]
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	200000e4 	.word	0x200000e4
 80010a0:	20000000 	.word	0x20000000

080010a4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80010a4:	4b01      	ldr	r3, [pc, #4]	; (80010ac <HAL_GetTick+0x8>)
 80010a6:	6818      	ldr	r0, [r3, #0]
}
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	200000e4 	.word	0x200000e4

080010b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b0:	b538      	push	{r3, r4, r5, lr}
 80010b2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80010b4:	f7ff fff6 	bl	80010a4 <HAL_GetTick>
 80010b8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ba:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80010bc:	bf1e      	ittt	ne
 80010be:	4b04      	ldrne	r3, [pc, #16]	; (80010d0 <HAL_Delay+0x20>)
 80010c0:	781b      	ldrbne	r3, [r3, #0]
 80010c2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010c4:	f7ff ffee 	bl	80010a4 <HAL_GetTick>
 80010c8:	1b40      	subs	r0, r0, r5
 80010ca:	4284      	cmp	r4, r0
 80010cc:	d8fa      	bhi.n	80010c4 <HAL_Delay+0x14>
  {
  }
}
 80010ce:	bd38      	pop	{r3, r4, r5, pc}
 80010d0:	20000000 	.word	0x20000000

080010d4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010d4:	4a07      	ldr	r2, [pc, #28]	; (80010f4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010d6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010d8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010da:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010de:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80010e2:	041b      	lsls	r3, r3, #16
 80010e4:	0c1b      	lsrs	r3, r3, #16
 80010e6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80010ee:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80010f0:	60d3      	str	r3, [r2, #12]
 80010f2:	4770      	bx	lr
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010f8:	4b17      	ldr	r3, [pc, #92]	; (8001158 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010fa:	b530      	push	{r4, r5, lr}
 80010fc:	68dc      	ldr	r4, [r3, #12]
 80010fe:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001102:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001106:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001108:	2b04      	cmp	r3, #4
 800110a:	bf28      	it	cs
 800110c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800110e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001110:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001114:	bf98      	it	ls
 8001116:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001118:	fa05 f303 	lsl.w	r3, r5, r3
 800111c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001120:	bf88      	it	hi
 8001122:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001124:	4019      	ands	r1, r3
 8001126:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001128:	fa05 f404 	lsl.w	r4, r5, r4
 800112c:	3c01      	subs	r4, #1
 800112e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8001130:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001132:	ea42 0201 	orr.w	r2, r2, r1
 8001136:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800113a:	bfa9      	itett	ge
 800113c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001140:	4b06      	ldrlt	r3, [pc, #24]	; (800115c <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001142:	b2d2      	uxtbge	r2, r2
 8001144:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001148:	bfbb      	ittet	lt
 800114a:	f000 000f 	andlt.w	r0, r0, #15
 800114e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001150:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001154:	541a      	strblt	r2, [r3, r0]
 8001156:	bd30      	pop	{r4, r5, pc}
 8001158:	e000ed00 	.word	0xe000ed00
 800115c:	e000ed14 	.word	0xe000ed14

08001160 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001160:	2800      	cmp	r0, #0
 8001162:	db08      	blt.n	8001176 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001164:	2301      	movs	r3, #1
 8001166:	0942      	lsrs	r2, r0, #5
 8001168:	f000 001f 	and.w	r0, r0, #31
 800116c:	fa03 f000 	lsl.w	r0, r3, r0
 8001170:	4b01      	ldr	r3, [pc, #4]	; (8001178 <HAL_NVIC_EnableIRQ+0x18>)
 8001172:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001176:	4770      	bx	lr
 8001178:	e000e100 	.word	0xe000e100

0800117c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800117c:	3801      	subs	r0, #1
 800117e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001182:	d20a      	bcs.n	800119a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001184:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001186:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001188:	4a06      	ldr	r2, [pc, #24]	; (80011a4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800118a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800118c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001190:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001192:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001194:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800119a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	e000e010 	.word	0xe000e010
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80011ac:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80011ae:	4626      	mov	r6, r4
 80011b0:	4b66      	ldr	r3, [pc, #408]	; (800134c <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80011b2:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 800135c <HAL_GPIO_Init+0x1b4>
 80011b6:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8001360 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011ba:	680a      	ldr	r2, [r1, #0]
 80011bc:	fa32 f506 	lsrs.w	r5, r2, r6
 80011c0:	d102      	bne.n	80011c8 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80011c2:	b003      	add	sp, #12
 80011c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80011c8:	f04f 0801 	mov.w	r8, #1
 80011cc:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011d0:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80011d4:	4590      	cmp	r8, r2
 80011d6:	d17f      	bne.n	80012d8 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80011d8:	684d      	ldr	r5, [r1, #4]
 80011da:	2d12      	cmp	r5, #18
 80011dc:	f000 80aa 	beq.w	8001334 <HAL_GPIO_Init+0x18c>
 80011e0:	f200 8083 	bhi.w	80012ea <HAL_GPIO_Init+0x142>
 80011e4:	2d02      	cmp	r5, #2
 80011e6:	f000 80a2 	beq.w	800132e <HAL_GPIO_Init+0x186>
 80011ea:	d877      	bhi.n	80012dc <HAL_GPIO_Init+0x134>
 80011ec:	2d00      	cmp	r5, #0
 80011ee:	f000 8089 	beq.w	8001304 <HAL_GPIO_Init+0x15c>
 80011f2:	2d01      	cmp	r5, #1
 80011f4:	f000 8099 	beq.w	800132a <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80011f8:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011fc:	2aff      	cmp	r2, #255	; 0xff
 80011fe:	bf93      	iteet	ls
 8001200:	4682      	movls	sl, r0
 8001202:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001206:	3d08      	subhi	r5, #8
 8001208:	f8d0 b000 	ldrls.w	fp, [r0]
 800120c:	bf92      	itee	ls
 800120e:	00b5      	lslls	r5, r6, #2
 8001210:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001214:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001216:	fa09 f805 	lsl.w	r8, r9, r5
 800121a:	ea2b 0808 	bic.w	r8, fp, r8
 800121e:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001222:	bf88      	it	hi
 8001224:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001228:	ea48 0505 	orr.w	r5, r8, r5
 800122c:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001230:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001234:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001238:	d04e      	beq.n	80012d8 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800123a:	4d45      	ldr	r5, [pc, #276]	; (8001350 <HAL_GPIO_Init+0x1a8>)
 800123c:	4f44      	ldr	r7, [pc, #272]	; (8001350 <HAL_GPIO_Init+0x1a8>)
 800123e:	69ad      	ldr	r5, [r5, #24]
 8001240:	f026 0803 	bic.w	r8, r6, #3
 8001244:	f045 0501 	orr.w	r5, r5, #1
 8001248:	61bd      	str	r5, [r7, #24]
 800124a:	69bd      	ldr	r5, [r7, #24]
 800124c:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001250:	f005 0501 	and.w	r5, r5, #1
 8001254:	9501      	str	r5, [sp, #4]
 8001256:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800125a:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800125e:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001260:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8001264:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001268:	fa09 f90b 	lsl.w	r9, r9, fp
 800126c:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001270:	4d38      	ldr	r5, [pc, #224]	; (8001354 <HAL_GPIO_Init+0x1ac>)
 8001272:	42a8      	cmp	r0, r5
 8001274:	d063      	beq.n	800133e <HAL_GPIO_Init+0x196>
 8001276:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800127a:	42a8      	cmp	r0, r5
 800127c:	d061      	beq.n	8001342 <HAL_GPIO_Init+0x19a>
 800127e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001282:	42a8      	cmp	r0, r5
 8001284:	d05f      	beq.n	8001346 <HAL_GPIO_Init+0x19e>
 8001286:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800128a:	42a8      	cmp	r0, r5
 800128c:	bf0c      	ite	eq
 800128e:	2503      	moveq	r5, #3
 8001290:	2504      	movne	r5, #4
 8001292:	fa05 f50b 	lsl.w	r5, r5, fp
 8001296:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 800129a:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800129e:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012a0:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80012a4:	bf14      	ite	ne
 80012a6:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012a8:	4395      	biceq	r5, r2
 80012aa:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80012ac:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012ae:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80012b2:	bf14      	ite	ne
 80012b4:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80012b6:	4395      	biceq	r5, r2
 80012b8:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80012ba:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012bc:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80012c0:	bf14      	ite	ne
 80012c2:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012c4:	4395      	biceq	r5, r2
 80012c6:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80012c8:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012ca:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80012ce:	bf14      	ite	ne
 80012d0:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012d2:	ea25 0202 	biceq.w	r2, r5, r2
 80012d6:	60da      	str	r2, [r3, #12]
	position++;
 80012d8:	3601      	adds	r6, #1
 80012da:	e76e      	b.n	80011ba <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80012dc:	2d03      	cmp	r5, #3
 80012de:	d022      	beq.n	8001326 <HAL_GPIO_Init+0x17e>
 80012e0:	2d11      	cmp	r5, #17
 80012e2:	d189      	bne.n	80011f8 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012e4:	68cc      	ldr	r4, [r1, #12]
 80012e6:	3404      	adds	r4, #4
          break;
 80012e8:	e786      	b.n	80011f8 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80012ea:	4f1b      	ldr	r7, [pc, #108]	; (8001358 <HAL_GPIO_Init+0x1b0>)
 80012ec:	42bd      	cmp	r5, r7
 80012ee:	d009      	beq.n	8001304 <HAL_GPIO_Init+0x15c>
 80012f0:	d812      	bhi.n	8001318 <HAL_GPIO_Init+0x170>
 80012f2:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8001364 <HAL_GPIO_Init+0x1bc>
 80012f6:	454d      	cmp	r5, r9
 80012f8:	d004      	beq.n	8001304 <HAL_GPIO_Init+0x15c>
 80012fa:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80012fe:	454d      	cmp	r5, r9
 8001300:	f47f af7a 	bne.w	80011f8 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001304:	688c      	ldr	r4, [r1, #8]
 8001306:	b1c4      	cbz	r4, 800133a <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001308:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 800130a:	bf0c      	ite	eq
 800130c:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001310:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001314:	2408      	movs	r4, #8
 8001316:	e76f      	b.n	80011f8 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8001318:	4575      	cmp	r5, lr
 800131a:	d0f3      	beq.n	8001304 <HAL_GPIO_Init+0x15c>
 800131c:	4565      	cmp	r5, ip
 800131e:	d0f1      	beq.n	8001304 <HAL_GPIO_Init+0x15c>
 8001320:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001368 <HAL_GPIO_Init+0x1c0>
 8001324:	e7eb      	b.n	80012fe <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001326:	2400      	movs	r4, #0
 8001328:	e766      	b.n	80011f8 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800132a:	68cc      	ldr	r4, [r1, #12]
          break;
 800132c:	e764      	b.n	80011f8 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800132e:	68cc      	ldr	r4, [r1, #12]
 8001330:	3408      	adds	r4, #8
          break;
 8001332:	e761      	b.n	80011f8 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001334:	68cc      	ldr	r4, [r1, #12]
 8001336:	340c      	adds	r4, #12
          break;
 8001338:	e75e      	b.n	80011f8 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800133a:	2404      	movs	r4, #4
 800133c:	e75c      	b.n	80011f8 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800133e:	2500      	movs	r5, #0
 8001340:	e7a7      	b.n	8001292 <HAL_GPIO_Init+0xea>
 8001342:	2501      	movs	r5, #1
 8001344:	e7a5      	b.n	8001292 <HAL_GPIO_Init+0xea>
 8001346:	2502      	movs	r5, #2
 8001348:	e7a3      	b.n	8001292 <HAL_GPIO_Init+0xea>
 800134a:	bf00      	nop
 800134c:	40010400 	.word	0x40010400
 8001350:	40021000 	.word	0x40021000
 8001354:	40010800 	.word	0x40010800
 8001358:	10210000 	.word	0x10210000
 800135c:	10310000 	.word	0x10310000
 8001360:	10320000 	.word	0x10320000
 8001364:	10110000 	.word	0x10110000
 8001368:	10220000 	.word	0x10220000

0800136c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800136c:	6883      	ldr	r3, [r0, #8]
 800136e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001370:	bf14      	ite	ne
 8001372:	2001      	movne	r0, #1
 8001374:	2000      	moveq	r0, #0
 8001376:	4770      	bx	lr

08001378 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001378:	b10a      	cbz	r2, 800137e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800137a:	6101      	str	r1, [r0, #16]
 800137c:	4770      	bx	lr
 800137e:	0409      	lsls	r1, r1, #16
 8001380:	e7fb      	b.n	800137a <HAL_GPIO_WritePin+0x2>

08001382 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001382:	68c3      	ldr	r3, [r0, #12]
 8001384:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001386:	bf14      	ite	ne
 8001388:	6141      	strne	r1, [r0, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800138a:	6101      	streq	r1, [r0, #16]
 800138c:	4770      	bx	lr

0800138e <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800138e:	4770      	bx	lr

08001390 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001390:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001392:	4b04      	ldr	r3, [pc, #16]	; (80013a4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001394:	6959      	ldr	r1, [r3, #20]
 8001396:	4201      	tst	r1, r0
 8001398:	d002      	beq.n	80013a0 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800139a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800139c:	f7ff fff7 	bl	800138e <HAL_GPIO_EXTI_Callback>
 80013a0:	bd08      	pop	{r3, pc}
 80013a2:	bf00      	nop
 80013a4:	40010400 	.word	0x40010400

080013a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013a8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013ac:	4605      	mov	r5, r0
 80013ae:	b908      	cbnz	r0, 80013b4 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80013b0:	2001      	movs	r0, #1
 80013b2:	e03c      	b.n	800142e <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013b4:	6803      	ldr	r3, [r0, #0]
 80013b6:	07db      	lsls	r3, r3, #31
 80013b8:	d410      	bmi.n	80013dc <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013ba:	682b      	ldr	r3, [r5, #0]
 80013bc:	079f      	lsls	r7, r3, #30
 80013be:	d45d      	bmi.n	800147c <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013c0:	682b      	ldr	r3, [r5, #0]
 80013c2:	0719      	lsls	r1, r3, #28
 80013c4:	f100 8094 	bmi.w	80014f0 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013c8:	682b      	ldr	r3, [r5, #0]
 80013ca:	075a      	lsls	r2, r3, #29
 80013cc:	f100 80be 	bmi.w	800154c <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013d0:	69e8      	ldr	r0, [r5, #28]
 80013d2:	2800      	cmp	r0, #0
 80013d4:	f040 812c 	bne.w	8001630 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 80013d8:	2000      	movs	r0, #0
 80013da:	e028      	b.n	800142e <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013dc:	4c8f      	ldr	r4, [pc, #572]	; (800161c <HAL_RCC_OscConfig+0x274>)
 80013de:	6863      	ldr	r3, [r4, #4]
 80013e0:	f003 030c 	and.w	r3, r3, #12
 80013e4:	2b04      	cmp	r3, #4
 80013e6:	d007      	beq.n	80013f8 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013e8:	6863      	ldr	r3, [r4, #4]
 80013ea:	f003 030c 	and.w	r3, r3, #12
 80013ee:	2b08      	cmp	r3, #8
 80013f0:	d109      	bne.n	8001406 <HAL_RCC_OscConfig+0x5e>
 80013f2:	6863      	ldr	r3, [r4, #4]
 80013f4:	03de      	lsls	r6, r3, #15
 80013f6:	d506      	bpl.n	8001406 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013f8:	6823      	ldr	r3, [r4, #0]
 80013fa:	039c      	lsls	r4, r3, #14
 80013fc:	d5dd      	bpl.n	80013ba <HAL_RCC_OscConfig+0x12>
 80013fe:	686b      	ldr	r3, [r5, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d1da      	bne.n	80013ba <HAL_RCC_OscConfig+0x12>
 8001404:	e7d4      	b.n	80013b0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001406:	686b      	ldr	r3, [r5, #4]
 8001408:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800140c:	d112      	bne.n	8001434 <HAL_RCC_OscConfig+0x8c>
 800140e:	6823      	ldr	r3, [r4, #0]
 8001410:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001414:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001416:	f7ff fe45 	bl	80010a4 <HAL_GetTick>
 800141a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800141c:	6823      	ldr	r3, [r4, #0]
 800141e:	0398      	lsls	r0, r3, #14
 8001420:	d4cb      	bmi.n	80013ba <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001422:	f7ff fe3f 	bl	80010a4 <HAL_GetTick>
 8001426:	1b80      	subs	r0, r0, r6
 8001428:	2864      	cmp	r0, #100	; 0x64
 800142a:	d9f7      	bls.n	800141c <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 800142c:	2003      	movs	r0, #3
}
 800142e:	b002      	add	sp, #8
 8001430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001434:	b99b      	cbnz	r3, 800145e <HAL_RCC_OscConfig+0xb6>
 8001436:	6823      	ldr	r3, [r4, #0]
 8001438:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800143c:	6023      	str	r3, [r4, #0]
 800143e:	6823      	ldr	r3, [r4, #0]
 8001440:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001444:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001446:	f7ff fe2d 	bl	80010a4 <HAL_GetTick>
 800144a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800144c:	6823      	ldr	r3, [r4, #0]
 800144e:	0399      	lsls	r1, r3, #14
 8001450:	d5b3      	bpl.n	80013ba <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001452:	f7ff fe27 	bl	80010a4 <HAL_GetTick>
 8001456:	1b80      	subs	r0, r0, r6
 8001458:	2864      	cmp	r0, #100	; 0x64
 800145a:	d9f7      	bls.n	800144c <HAL_RCC_OscConfig+0xa4>
 800145c:	e7e6      	b.n	800142c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800145e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001462:	6823      	ldr	r3, [r4, #0]
 8001464:	d103      	bne.n	800146e <HAL_RCC_OscConfig+0xc6>
 8001466:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800146a:	6023      	str	r3, [r4, #0]
 800146c:	e7cf      	b.n	800140e <HAL_RCC_OscConfig+0x66>
 800146e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001472:	6023      	str	r3, [r4, #0]
 8001474:	6823      	ldr	r3, [r4, #0]
 8001476:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800147a:	e7cb      	b.n	8001414 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800147c:	4c67      	ldr	r4, [pc, #412]	; (800161c <HAL_RCC_OscConfig+0x274>)
 800147e:	6863      	ldr	r3, [r4, #4]
 8001480:	f013 0f0c 	tst.w	r3, #12
 8001484:	d007      	beq.n	8001496 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001486:	6863      	ldr	r3, [r4, #4]
 8001488:	f003 030c 	and.w	r3, r3, #12
 800148c:	2b08      	cmp	r3, #8
 800148e:	d110      	bne.n	80014b2 <HAL_RCC_OscConfig+0x10a>
 8001490:	6863      	ldr	r3, [r4, #4]
 8001492:	03da      	lsls	r2, r3, #15
 8001494:	d40d      	bmi.n	80014b2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001496:	6823      	ldr	r3, [r4, #0]
 8001498:	079b      	lsls	r3, r3, #30
 800149a:	d502      	bpl.n	80014a2 <HAL_RCC_OscConfig+0xfa>
 800149c:	692b      	ldr	r3, [r5, #16]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d186      	bne.n	80013b0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a2:	6823      	ldr	r3, [r4, #0]
 80014a4:	696a      	ldr	r2, [r5, #20]
 80014a6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80014aa:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80014ae:	6023      	str	r3, [r4, #0]
 80014b0:	e786      	b.n	80013c0 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014b2:	692a      	ldr	r2, [r5, #16]
 80014b4:	4b5a      	ldr	r3, [pc, #360]	; (8001620 <HAL_RCC_OscConfig+0x278>)
 80014b6:	b16a      	cbz	r2, 80014d4 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 80014b8:	2201      	movs	r2, #1
 80014ba:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80014bc:	f7ff fdf2 	bl	80010a4 <HAL_GetTick>
 80014c0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c2:	6823      	ldr	r3, [r4, #0]
 80014c4:	079f      	lsls	r7, r3, #30
 80014c6:	d4ec      	bmi.n	80014a2 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014c8:	f7ff fdec 	bl	80010a4 <HAL_GetTick>
 80014cc:	1b80      	subs	r0, r0, r6
 80014ce:	2802      	cmp	r0, #2
 80014d0:	d9f7      	bls.n	80014c2 <HAL_RCC_OscConfig+0x11a>
 80014d2:	e7ab      	b.n	800142c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80014d4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80014d6:	f7ff fde5 	bl	80010a4 <HAL_GetTick>
 80014da:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014dc:	6823      	ldr	r3, [r4, #0]
 80014de:	0798      	lsls	r0, r3, #30
 80014e0:	f57f af6e 	bpl.w	80013c0 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014e4:	f7ff fdde 	bl	80010a4 <HAL_GetTick>
 80014e8:	1b80      	subs	r0, r0, r6
 80014ea:	2802      	cmp	r0, #2
 80014ec:	d9f6      	bls.n	80014dc <HAL_RCC_OscConfig+0x134>
 80014ee:	e79d      	b.n	800142c <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014f0:	69aa      	ldr	r2, [r5, #24]
 80014f2:	4c4a      	ldr	r4, [pc, #296]	; (800161c <HAL_RCC_OscConfig+0x274>)
 80014f4:	4b4b      	ldr	r3, [pc, #300]	; (8001624 <HAL_RCC_OscConfig+0x27c>)
 80014f6:	b1da      	cbz	r2, 8001530 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80014f8:	2201      	movs	r2, #1
 80014fa:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80014fc:	f7ff fdd2 	bl	80010a4 <HAL_GetTick>
 8001500:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001502:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001504:	079b      	lsls	r3, r3, #30
 8001506:	d50d      	bpl.n	8001524 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001508:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800150c:	4b46      	ldr	r3, [pc, #280]	; (8001628 <HAL_RCC_OscConfig+0x280>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	fbb3 f3f2 	udiv	r3, r3, r2
 8001514:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001516:	bf00      	nop
  }
  while (Delay --);
 8001518:	9b01      	ldr	r3, [sp, #4]
 800151a:	1e5a      	subs	r2, r3, #1
 800151c:	9201      	str	r2, [sp, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d1f9      	bne.n	8001516 <HAL_RCC_OscConfig+0x16e>
 8001522:	e751      	b.n	80013c8 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001524:	f7ff fdbe 	bl	80010a4 <HAL_GetTick>
 8001528:	1b80      	subs	r0, r0, r6
 800152a:	2802      	cmp	r0, #2
 800152c:	d9e9      	bls.n	8001502 <HAL_RCC_OscConfig+0x15a>
 800152e:	e77d      	b.n	800142c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001530:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001532:	f7ff fdb7 	bl	80010a4 <HAL_GetTick>
 8001536:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001538:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800153a:	079f      	lsls	r7, r3, #30
 800153c:	f57f af44 	bpl.w	80013c8 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001540:	f7ff fdb0 	bl	80010a4 <HAL_GetTick>
 8001544:	1b80      	subs	r0, r0, r6
 8001546:	2802      	cmp	r0, #2
 8001548:	d9f6      	bls.n	8001538 <HAL_RCC_OscConfig+0x190>
 800154a:	e76f      	b.n	800142c <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800154c:	4c33      	ldr	r4, [pc, #204]	; (800161c <HAL_RCC_OscConfig+0x274>)
 800154e:	69e3      	ldr	r3, [r4, #28]
 8001550:	00d8      	lsls	r0, r3, #3
 8001552:	d424      	bmi.n	800159e <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8001554:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001556:	69e3      	ldr	r3, [r4, #28]
 8001558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155c:	61e3      	str	r3, [r4, #28]
 800155e:	69e3      	ldr	r3, [r4, #28]
 8001560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001568:	4e30      	ldr	r6, [pc, #192]	; (800162c <HAL_RCC_OscConfig+0x284>)
 800156a:	6833      	ldr	r3, [r6, #0]
 800156c:	05d9      	lsls	r1, r3, #23
 800156e:	d518      	bpl.n	80015a2 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001570:	68eb      	ldr	r3, [r5, #12]
 8001572:	2b01      	cmp	r3, #1
 8001574:	d126      	bne.n	80015c4 <HAL_RCC_OscConfig+0x21c>
 8001576:	6a23      	ldr	r3, [r4, #32]
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800157e:	f7ff fd91 	bl	80010a4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001582:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001586:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001588:	6a23      	ldr	r3, [r4, #32]
 800158a:	079b      	lsls	r3, r3, #30
 800158c:	d53f      	bpl.n	800160e <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800158e:	2f00      	cmp	r7, #0
 8001590:	f43f af1e 	beq.w	80013d0 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001594:	69e3      	ldr	r3, [r4, #28]
 8001596:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800159a:	61e3      	str	r3, [r4, #28]
 800159c:	e718      	b.n	80013d0 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800159e:	2700      	movs	r7, #0
 80015a0:	e7e2      	b.n	8001568 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015a2:	6833      	ldr	r3, [r6, #0]
 80015a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015a8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80015aa:	f7ff fd7b 	bl	80010a4 <HAL_GetTick>
 80015ae:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b0:	6833      	ldr	r3, [r6, #0]
 80015b2:	05da      	lsls	r2, r3, #23
 80015b4:	d4dc      	bmi.n	8001570 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015b6:	f7ff fd75 	bl	80010a4 <HAL_GetTick>
 80015ba:	eba0 0008 	sub.w	r0, r0, r8
 80015be:	2864      	cmp	r0, #100	; 0x64
 80015c0:	d9f6      	bls.n	80015b0 <HAL_RCC_OscConfig+0x208>
 80015c2:	e733      	b.n	800142c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015c4:	b9ab      	cbnz	r3, 80015f2 <HAL_RCC_OscConfig+0x24a>
 80015c6:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015c8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015cc:	f023 0301 	bic.w	r3, r3, #1
 80015d0:	6223      	str	r3, [r4, #32]
 80015d2:	6a23      	ldr	r3, [r4, #32]
 80015d4:	f023 0304 	bic.w	r3, r3, #4
 80015d8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80015da:	f7ff fd63 	bl	80010a4 <HAL_GetTick>
 80015de:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015e0:	6a23      	ldr	r3, [r4, #32]
 80015e2:	0798      	lsls	r0, r3, #30
 80015e4:	d5d3      	bpl.n	800158e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015e6:	f7ff fd5d 	bl	80010a4 <HAL_GetTick>
 80015ea:	1b80      	subs	r0, r0, r6
 80015ec:	4540      	cmp	r0, r8
 80015ee:	d9f7      	bls.n	80015e0 <HAL_RCC_OscConfig+0x238>
 80015f0:	e71c      	b.n	800142c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015f2:	2b05      	cmp	r3, #5
 80015f4:	6a23      	ldr	r3, [r4, #32]
 80015f6:	d103      	bne.n	8001600 <HAL_RCC_OscConfig+0x258>
 80015f8:	f043 0304 	orr.w	r3, r3, #4
 80015fc:	6223      	str	r3, [r4, #32]
 80015fe:	e7ba      	b.n	8001576 <HAL_RCC_OscConfig+0x1ce>
 8001600:	f023 0301 	bic.w	r3, r3, #1
 8001604:	6223      	str	r3, [r4, #32]
 8001606:	6a23      	ldr	r3, [r4, #32]
 8001608:	f023 0304 	bic.w	r3, r3, #4
 800160c:	e7b6      	b.n	800157c <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800160e:	f7ff fd49 	bl	80010a4 <HAL_GetTick>
 8001612:	eba0 0008 	sub.w	r0, r0, r8
 8001616:	42b0      	cmp	r0, r6
 8001618:	d9b6      	bls.n	8001588 <HAL_RCC_OscConfig+0x1e0>
 800161a:	e707      	b.n	800142c <HAL_RCC_OscConfig+0x84>
 800161c:	40021000 	.word	0x40021000
 8001620:	42420000 	.word	0x42420000
 8001624:	42420480 	.word	0x42420480
 8001628:	2000003c 	.word	0x2000003c
 800162c:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001630:	4b2a      	ldr	r3, [pc, #168]	; (80016dc <HAL_RCC_OscConfig+0x334>)
 8001632:	685a      	ldr	r2, [r3, #4]
 8001634:	461c      	mov	r4, r3
 8001636:	f002 020c 	and.w	r2, r2, #12
 800163a:	2a08      	cmp	r2, #8
 800163c:	d03d      	beq.n	80016ba <HAL_RCC_OscConfig+0x312>
 800163e:	2300      	movs	r3, #0
 8001640:	4e27      	ldr	r6, [pc, #156]	; (80016e0 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001642:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001644:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001646:	d12b      	bne.n	80016a0 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8001648:	f7ff fd2c 	bl	80010a4 <HAL_GetTick>
 800164c:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800164e:	6823      	ldr	r3, [r4, #0]
 8001650:	0199      	lsls	r1, r3, #6
 8001652:	d41f      	bmi.n	8001694 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001654:	6a2b      	ldr	r3, [r5, #32]
 8001656:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800165a:	d105      	bne.n	8001668 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800165c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800165e:	68a9      	ldr	r1, [r5, #8]
 8001660:	f022 020f 	bic.w	r2, r2, #15
 8001664:	430a      	orrs	r2, r1
 8001666:	62e2      	str	r2, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001668:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800166a:	6862      	ldr	r2, [r4, #4]
 800166c:	430b      	orrs	r3, r1
 800166e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001672:	4313      	orrs	r3, r2
 8001674:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001676:	2301      	movs	r3, #1
 8001678:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800167a:	f7ff fd13 	bl	80010a4 <HAL_GetTick>
 800167e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001680:	6823      	ldr	r3, [r4, #0]
 8001682:	019a      	lsls	r2, r3, #6
 8001684:	f53f aea8 	bmi.w	80013d8 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001688:	f7ff fd0c 	bl	80010a4 <HAL_GetTick>
 800168c:	1b40      	subs	r0, r0, r5
 800168e:	2802      	cmp	r0, #2
 8001690:	d9f6      	bls.n	8001680 <HAL_RCC_OscConfig+0x2d8>
 8001692:	e6cb      	b.n	800142c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001694:	f7ff fd06 	bl	80010a4 <HAL_GetTick>
 8001698:	1bc0      	subs	r0, r0, r7
 800169a:	2802      	cmp	r0, #2
 800169c:	d9d7      	bls.n	800164e <HAL_RCC_OscConfig+0x2a6>
 800169e:	e6c5      	b.n	800142c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80016a0:	f7ff fd00 	bl	80010a4 <HAL_GetTick>
 80016a4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016a6:	6823      	ldr	r3, [r4, #0]
 80016a8:	019b      	lsls	r3, r3, #6
 80016aa:	f57f ae95 	bpl.w	80013d8 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ae:	f7ff fcf9 	bl	80010a4 <HAL_GetTick>
 80016b2:	1b40      	subs	r0, r0, r5
 80016b4:	2802      	cmp	r0, #2
 80016b6:	d9f6      	bls.n	80016a6 <HAL_RCC_OscConfig+0x2fe>
 80016b8:	e6b8      	b.n	800142c <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016ba:	2801      	cmp	r0, #1
 80016bc:	f43f aeb7 	beq.w	800142e <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 80016c0:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016c2:	6a2b      	ldr	r3, [r5, #32]
 80016c4:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 80016c8:	429a      	cmp	r2, r3
 80016ca:	f47f ae71 	bne.w	80013b0 <HAL_RCC_OscConfig+0x8>
 80016ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80016d0:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 80016d4:	1ac0      	subs	r0, r0, r3
 80016d6:	bf18      	it	ne
 80016d8:	2001      	movne	r0, #1
 80016da:	e6a8      	b.n	800142e <HAL_RCC_OscConfig+0x86>
 80016dc:	40021000 	.word	0x40021000
 80016e0:	42420060 	.word	0x42420060

080016e4 <HAL_RCC_GetSysClockFreq>:
{
 80016e4:	b530      	push	{r4, r5, lr}
 80016e6:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80016e8:	466c      	mov	r4, sp
 80016ea:	4b1b      	ldr	r3, [pc, #108]	; (8001758 <HAL_RCC_GetSysClockFreq+0x74>)
 80016ec:	f103 0510 	add.w	r5, r3, #16
 80016f0:	4622      	mov	r2, r4
 80016f2:	6818      	ldr	r0, [r3, #0]
 80016f4:	6859      	ldr	r1, [r3, #4]
 80016f6:	3308      	adds	r3, #8
 80016f8:	c203      	stmia	r2!, {r0, r1}
 80016fa:	42ab      	cmp	r3, r5
 80016fc:	4614      	mov	r4, r2
 80016fe:	d1f7      	bne.n	80016f0 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8001700:	4b16      	ldr	r3, [pc, #88]	; (800175c <HAL_RCC_GetSysClockFreq+0x78>)
 8001702:	ac04      	add	r4, sp, #16
 8001704:	f103 0510 	add.w	r5, r3, #16
 8001708:	4622      	mov	r2, r4
 800170a:	6818      	ldr	r0, [r3, #0]
 800170c:	6859      	ldr	r1, [r3, #4]
 800170e:	3308      	adds	r3, #8
 8001710:	c203      	stmia	r2!, {r0, r1}
 8001712:	42ab      	cmp	r3, r5
 8001714:	4614      	mov	r4, r2
 8001716:	d1f7      	bne.n	8001708 <HAL_RCC_GetSysClockFreq+0x24>
  tmpreg = RCC->CFGR;
 8001718:	4911      	ldr	r1, [pc, #68]	; (8001760 <HAL_RCC_GetSysClockFreq+0x7c>)
 800171a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800171c:	f003 020c 	and.w	r2, r3, #12
 8001720:	2a08      	cmp	r2, #8
 8001722:	d117      	bne.n	8001754 <HAL_RCC_GetSysClockFreq+0x70>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001724:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001728:	a808      	add	r0, sp, #32
 800172a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800172c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800172e:	f812 2c20 	ldrb.w	r2, [r2, #-32]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001732:	d50c      	bpl.n	800174e <HAL_RCC_GetSysClockFreq+0x6a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001734:	6acb      	ldr	r3, [r1, #44]	; 0x2c
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001736:	480b      	ldr	r0, [pc, #44]	; (8001764 <HAL_RCC_GetSysClockFreq+0x80>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001738:	f003 030f 	and.w	r3, r3, #15
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800173c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 800173e:	aa08      	add	r2, sp, #32
 8001740:	4413      	add	r3, r2
 8001742:	f813 3c10 	ldrb.w	r3, [r3, #-16]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001746:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800174a:	b009      	add	sp, #36	; 0x24
 800174c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800174e:	4806      	ldr	r0, [pc, #24]	; (8001768 <HAL_RCC_GetSysClockFreq+0x84>)
 8001750:	4350      	muls	r0, r2
 8001752:	e7fa      	b.n	800174a <HAL_RCC_GetSysClockFreq+0x66>
      sysclockfreq = HSE_VALUE;
 8001754:	4803      	ldr	r0, [pc, #12]	; (8001764 <HAL_RCC_GetSysClockFreq+0x80>)
  return sysclockfreq;
 8001756:	e7f8      	b.n	800174a <HAL_RCC_GetSysClockFreq+0x66>
 8001758:	08003524 	.word	0x08003524
 800175c:	08003534 	.word	0x08003534
 8001760:	40021000 	.word	0x40021000
 8001764:	007a1200 	.word	0x007a1200
 8001768:	003d0900 	.word	0x003d0900

0800176c <HAL_RCC_ClockConfig>:
{
 800176c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (RCC_ClkInitStruct == NULL)
 800176e:	4605      	mov	r5, r0
 8001770:	b908      	cbnz	r0, 8001776 <HAL_RCC_ClockConfig+0xa>
    return HAL_ERROR;
 8001772:	2001      	movs	r0, #1
 8001774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001776:	6802      	ldr	r2, [r0, #0]
 8001778:	4c30      	ldr	r4, [pc, #192]	; (800183c <HAL_RCC_ClockConfig+0xd0>)
 800177a:	f012 0f02 	tst.w	r2, #2
 800177e:	d011      	beq.n	80017a4 <HAL_RCC_ClockConfig+0x38>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001780:	0757      	lsls	r7, r2, #29
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001782:	bf42      	ittt	mi
 8001784:	6863      	ldrmi	r3, [r4, #4]
 8001786:	f443 63e0 	orrmi.w	r3, r3, #1792	; 0x700
 800178a:	6063      	strmi	r3, [r4, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800178c:	0716      	lsls	r6, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800178e:	bf42      	ittt	mi
 8001790:	6863      	ldrmi	r3, [r4, #4]
 8001792:	f443 5360 	orrmi.w	r3, r3, #14336	; 0x3800
 8001796:	6063      	strmi	r3, [r4, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001798:	6863      	ldr	r3, [r4, #4]
 800179a:	6881      	ldr	r1, [r0, #8]
 800179c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017a0:	430b      	orrs	r3, r1
 80017a2:	6063      	str	r3, [r4, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017a4:	07d0      	lsls	r0, r2, #31
 80017a6:	d41b      	bmi.n	80017e0 <HAL_RCC_ClockConfig+0x74>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017a8:	682a      	ldr	r2, [r5, #0]
 80017aa:	0751      	lsls	r1, r2, #29
 80017ac:	d43f      	bmi.n	800182e <HAL_RCC_ClockConfig+0xc2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ae:	0713      	lsls	r3, r2, #28
 80017b0:	d506      	bpl.n	80017c0 <HAL_RCC_ClockConfig+0x54>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017b2:	6863      	ldr	r3, [r4, #4]
 80017b4:	692a      	ldr	r2, [r5, #16]
 80017b6:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80017ba:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80017be:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017c0:	f7ff ff90 	bl	80016e4 <HAL_RCC_GetSysClockFreq>
 80017c4:	6863      	ldr	r3, [r4, #4]
 80017c6:	4a1e      	ldr	r2, [pc, #120]	; (8001840 <HAL_RCC_ClockConfig+0xd4>)
 80017c8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80017cc:	5cd3      	ldrb	r3, [r2, r3]
 80017ce:	40d8      	lsrs	r0, r3
 80017d0:	4b1c      	ldr	r3, [pc, #112]	; (8001844 <HAL_RCC_ClockConfig+0xd8>)
 80017d2:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80017d4:	4b1c      	ldr	r3, [pc, #112]	; (8001848 <HAL_RCC_ClockConfig+0xdc>)
 80017d6:	6818      	ldr	r0, [r3, #0]
 80017d8:	f7ff fc28 	bl	800102c <HAL_InitTick>
  return HAL_OK;
 80017dc:	2000      	movs	r0, #0
 80017de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017e0:	686a      	ldr	r2, [r5, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e2:	6823      	ldr	r3, [r4, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017e4:	2a01      	cmp	r2, #1
 80017e6:	d11a      	bne.n	800181e <HAL_RCC_ClockConfig+0xb2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ec:	d0c1      	beq.n	8001772 <HAL_RCC_ClockConfig+0x6>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017ee:	6863      	ldr	r3, [r4, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f0:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017f4:	f023 0303 	bic.w	r3, r3, #3
 80017f8:	4313      	orrs	r3, r2
 80017fa:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80017fc:	f7ff fc52 	bl	80010a4 <HAL_GetTick>
 8001800:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001802:	6863      	ldr	r3, [r4, #4]
 8001804:	686a      	ldr	r2, [r5, #4]
 8001806:	f003 030c 	and.w	r3, r3, #12
 800180a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800180e:	d0cb      	beq.n	80017a8 <HAL_RCC_ClockConfig+0x3c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001810:	f7ff fc48 	bl	80010a4 <HAL_GetTick>
 8001814:	1b80      	subs	r0, r0, r6
 8001816:	42b8      	cmp	r0, r7
 8001818:	d9f3      	bls.n	8001802 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 800181a:	2003      	movs	r0, #3
}
 800181c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800181e:	2a02      	cmp	r2, #2
 8001820:	d102      	bne.n	8001828 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001822:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001826:	e7e1      	b.n	80017ec <HAL_RCC_ClockConfig+0x80>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001828:	f013 0f02 	tst.w	r3, #2
 800182c:	e7de      	b.n	80017ec <HAL_RCC_ClockConfig+0x80>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800182e:	6863      	ldr	r3, [r4, #4]
 8001830:	68e9      	ldr	r1, [r5, #12]
 8001832:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001836:	430b      	orrs	r3, r1
 8001838:	6063      	str	r3, [r4, #4]
 800183a:	e7b8      	b.n	80017ae <HAL_RCC_ClockConfig+0x42>
 800183c:	40021000 	.word	0x40021000
 8001840:	0800357e 	.word	0x0800357e
 8001844:	2000003c 	.word	0x2000003c
 8001848:	20000004 	.word	0x20000004

0800184c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800184c:	6a03      	ldr	r3, [r0, #32]
{
 800184e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001850:	f023 0301 	bic.w	r3, r3, #1
 8001854:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001856:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001858:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800185a:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800185c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800185e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001862:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001864:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001866:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800186a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800186c:	4d17      	ldr	r5, [pc, #92]	; (80018cc <TIM_OC1_SetConfig+0x80>)
 800186e:	42a8      	cmp	r0, r5
 8001870:	d00b      	beq.n	800188a <TIM_OC1_SetConfig+0x3e>
 8001872:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001876:	42a8      	cmp	r0, r5
 8001878:	d007      	beq.n	800188a <TIM_OC1_SetConfig+0x3e>
 800187a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800187e:	42a8      	cmp	r0, r5
 8001880:	d003      	beq.n	800188a <TIM_OC1_SetConfig+0x3e>
 8001882:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001886:	42a8      	cmp	r0, r5
 8001888:	d11a      	bne.n	80018c0 <TIM_OC1_SetConfig+0x74>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800188a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800188c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001890:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001892:	4d0e      	ldr	r5, [pc, #56]	; (80018cc <TIM_OC1_SetConfig+0x80>)
    tmpccer &= ~TIM_CCER_CC1NE;
 8001894:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001898:	42a8      	cmp	r0, r5
 800189a:	d00b      	beq.n	80018b4 <TIM_OC1_SetConfig+0x68>
 800189c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80018a0:	42a8      	cmp	r0, r5
 80018a2:	d007      	beq.n	80018b4 <TIM_OC1_SetConfig+0x68>
 80018a4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018a8:	42a8      	cmp	r0, r5
 80018aa:	d003      	beq.n	80018b4 <TIM_OC1_SetConfig+0x68>
 80018ac:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018b0:	42a8      	cmp	r0, r5
 80018b2:	d105      	bne.n	80018c0 <TIM_OC1_SetConfig+0x74>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80018b4:	f422 7540 	bic.w	r5, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80018b8:	698e      	ldr	r6, [r1, #24]
 80018ba:	694a      	ldr	r2, [r1, #20]
 80018bc:	4332      	orrs	r2, r6
 80018be:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80018c0:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80018c2:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 80018c4:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80018c6:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80018c8:	6203      	str	r3, [r0, #32]
 80018ca:	bd70      	pop	{r4, r5, r6, pc}
 80018cc:	40012c00 	.word	0x40012c00

080018d0 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80018d0:	6a03      	ldr	r3, [r0, #32]
{
 80018d2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80018d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018d8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80018da:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80018dc:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80018de:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80018e0:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80018e2:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80018e6:	4326      	orrs	r6, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80018e8:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80018ea:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80018ee:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80018f2:	4c11      	ldr	r4, [pc, #68]	; (8001938 <TIM_OC3_SetConfig+0x68>)
 80018f4:	42a0      	cmp	r0, r4
 80018f6:	d10e      	bne.n	8001916 <TIM_OC3_SetConfig+0x46>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80018f8:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80018fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80018fe:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001902:	f423 6380 	bic.w	r3, r3, #1024	; 0x400

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001906:	694c      	ldr	r4, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001908:	698d      	ldr	r5, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800190a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800190e:	432c      	orrs	r4, r5
 8001910:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8001914:	e009      	b.n	800192a <TIM_OC3_SetConfig+0x5a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001916:	4d09      	ldr	r5, [pc, #36]	; (800193c <TIM_OC3_SetConfig+0x6c>)
 8001918:	42a8      	cmp	r0, r5
 800191a:	d0f4      	beq.n	8001906 <TIM_OC3_SetConfig+0x36>
 800191c:	4c08      	ldr	r4, [pc, #32]	; (8001940 <TIM_OC3_SetConfig+0x70>)
 800191e:	42a0      	cmp	r0, r4
 8001920:	d0f1      	beq.n	8001906 <TIM_OC3_SetConfig+0x36>
 8001922:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001926:	42a0      	cmp	r0, r4
 8001928:	d0ed      	beq.n	8001906 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800192a:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800192c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800192e:	61c6      	str	r6, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001930:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001932:	6203      	str	r3, [r0, #32]
}
 8001934:	bd70      	pop	{r4, r5, r6, pc}
 8001936:	bf00      	nop
 8001938:	40012c00 	.word	0x40012c00
 800193c:	40014000 	.word	0x40014000
 8001940:	40014400 	.word	0x40014400

08001944 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001944:	6a03      	ldr	r3, [r0, #32]
{
 8001946:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001948:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800194c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800194e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001950:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001952:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001954:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001956:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800195a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800195e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001960:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001964:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001968:	4d0c      	ldr	r5, [pc, #48]	; (800199c <TIM_OC4_SetConfig+0x58>)
 800196a:	42a8      	cmp	r0, r5
 800196c:	d00b      	beq.n	8001986 <TIM_OC4_SetConfig+0x42>
 800196e:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001972:	42a8      	cmp	r0, r5
 8001974:	d007      	beq.n	8001986 <TIM_OC4_SetConfig+0x42>
 8001976:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800197a:	42a8      	cmp	r0, r5
 800197c:	d003      	beq.n	8001986 <TIM_OC4_SetConfig+0x42>
 800197e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001982:	42a8      	cmp	r0, r5
 8001984:	d104      	bne.n	8001990 <TIM_OC4_SetConfig+0x4c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001986:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001988:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800198c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001990:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001992:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001994:	684a      	ldr	r2, [r1, #4]
 8001996:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001998:	6203      	str	r3, [r0, #32]
 800199a:	bd30      	pop	{r4, r5, pc}
 800199c:	40012c00 	.word	0x40012c00

080019a0 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019a0:	6803      	ldr	r3, [r0, #0]
}
 80019a2:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019a4:	68da      	ldr	r2, [r3, #12]
 80019a6:	f042 0201 	orr.w	r2, r2, #1
 80019aa:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80019ac:	689a      	ldr	r2, [r3, #8]
 80019ae:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019b2:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80019b4:	bf1e      	ittt	ne
 80019b6:	681a      	ldrne	r2, [r3, #0]
 80019b8:	f042 0201 	orrne.w	r2, r2, #1
 80019bc:	601a      	strne	r2, [r3, #0]
}
 80019be:	4770      	bx	lr

080019c0 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80019c0:	6803      	ldr	r3, [r0, #0]
 80019c2:	68da      	ldr	r2, [r3, #12]
 80019c4:	f022 0201 	bic.w	r2, r2, #1
 80019c8:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 80019ca:	f241 1211 	movw	r2, #4369	; 0x1111
 80019ce:	6a19      	ldr	r1, [r3, #32]
 80019d0:	4211      	tst	r1, r2
 80019d2:	d108      	bne.n	80019e6 <HAL_TIM_Base_Stop_IT+0x26>
 80019d4:	f240 4244 	movw	r2, #1092	; 0x444
 80019d8:	6a19      	ldr	r1, [r3, #32]
 80019da:	4211      	tst	r1, r2
 80019dc:	bf02      	ittt	eq
 80019de:	681a      	ldreq	r2, [r3, #0]
 80019e0:	f022 0201 	biceq.w	r2, r2, #1
 80019e4:	601a      	streq	r2, [r3, #0]
}
 80019e6:	2000      	movs	r0, #0
 80019e8:	4770      	bx	lr

080019ea <HAL_TIM_PeriodElapsedCallback>:
 80019ea:	4770      	bx	lr

080019ec <HAL_TIM_OC_DelayElapsedCallback>:
 80019ec:	4770      	bx	lr

080019ee <HAL_TIM_IC_CaptureCallback>:
 80019ee:	4770      	bx	lr

080019f0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80019f0:	4770      	bx	lr

080019f2 <HAL_TIM_TriggerCallback>:
 80019f2:	4770      	bx	lr

080019f4 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80019f4:	6803      	ldr	r3, [r0, #0]
{
 80019f6:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80019f8:	691a      	ldr	r2, [r3, #16]
{
 80019fa:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80019fc:	0791      	lsls	r1, r2, #30
 80019fe:	d50e      	bpl.n	8001a1e <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001a00:	68da      	ldr	r2, [r3, #12]
 8001a02:	0792      	lsls	r2, r2, #30
 8001a04:	d50b      	bpl.n	8001a1e <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001a06:	f06f 0202 	mvn.w	r2, #2
 8001a0a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a0c:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a0e:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a10:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a12:	079b      	lsls	r3, r3, #30
 8001a14:	d077      	beq.n	8001b06 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001a16:	f7ff ffea 	bl	80019ee <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001a1e:	6823      	ldr	r3, [r4, #0]
 8001a20:	691a      	ldr	r2, [r3, #16]
 8001a22:	0750      	lsls	r0, r2, #29
 8001a24:	d510      	bpl.n	8001a48 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001a26:	68da      	ldr	r2, [r3, #12]
 8001a28:	0751      	lsls	r1, r2, #29
 8001a2a:	d50d      	bpl.n	8001a48 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001a2c:	f06f 0204 	mvn.w	r2, #4
 8001a30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a32:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a34:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a36:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a38:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001a3c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a3e:	d068      	beq.n	8001b12 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001a40:	f7ff ffd5 	bl	80019ee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a44:	2300      	movs	r3, #0
 8001a46:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001a48:	6823      	ldr	r3, [r4, #0]
 8001a4a:	691a      	ldr	r2, [r3, #16]
 8001a4c:	0712      	lsls	r2, r2, #28
 8001a4e:	d50f      	bpl.n	8001a70 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001a50:	68da      	ldr	r2, [r3, #12]
 8001a52:	0710      	lsls	r0, r2, #28
 8001a54:	d50c      	bpl.n	8001a70 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a56:	f06f 0208 	mvn.w	r2, #8
 8001a5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a5c:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a5e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a60:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a62:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8001a64:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a66:	d05a      	beq.n	8001b1e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001a68:	f7ff ffc1 	bl	80019ee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001a70:	6823      	ldr	r3, [r4, #0]
 8001a72:	691a      	ldr	r2, [r3, #16]
 8001a74:	06d2      	lsls	r2, r2, #27
 8001a76:	d510      	bpl.n	8001a9a <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001a78:	68da      	ldr	r2, [r3, #12]
 8001a7a:	06d0      	lsls	r0, r2, #27
 8001a7c:	d50d      	bpl.n	8001a9a <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001a7e:	f06f 0210 	mvn.w	r2, #16
 8001a82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a84:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a86:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a88:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a8a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001a8e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a90:	d04b      	beq.n	8001b2a <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001a92:	f7ff ffac 	bl	80019ee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a96:	2300      	movs	r3, #0
 8001a98:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001a9a:	6823      	ldr	r3, [r4, #0]
 8001a9c:	691a      	ldr	r2, [r3, #16]
 8001a9e:	07d1      	lsls	r1, r2, #31
 8001aa0:	d508      	bpl.n	8001ab4 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001aa2:	68da      	ldr	r2, [r3, #12]
 8001aa4:	07d2      	lsls	r2, r2, #31
 8001aa6:	d505      	bpl.n	8001ab4 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001aa8:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001aac:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001aae:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ab0:	f7ff ff9b 	bl	80019ea <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ab4:	6823      	ldr	r3, [r4, #0]
 8001ab6:	691a      	ldr	r2, [r3, #16]
 8001ab8:	0610      	lsls	r0, r2, #24
 8001aba:	d508      	bpl.n	8001ace <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001abc:	68da      	ldr	r2, [r3, #12]
 8001abe:	0611      	lsls	r1, r2, #24
 8001ac0:	d505      	bpl.n	8001ace <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ac2:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001ac6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ac8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001aca:	f000 f942 	bl	8001d52 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ace:	6823      	ldr	r3, [r4, #0]
 8001ad0:	691a      	ldr	r2, [r3, #16]
 8001ad2:	0652      	lsls	r2, r2, #25
 8001ad4:	d508      	bpl.n	8001ae8 <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001ad6:	68da      	ldr	r2, [r3, #12]
 8001ad8:	0650      	lsls	r0, r2, #25
 8001ada:	d505      	bpl.n	8001ae8 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001adc:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001ae0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ae2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001ae4:	f7ff ff85 	bl	80019f2 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001ae8:	6823      	ldr	r3, [r4, #0]
 8001aea:	691a      	ldr	r2, [r3, #16]
 8001aec:	0691      	lsls	r1, r2, #26
 8001aee:	d522      	bpl.n	8001b36 <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001af0:	68da      	ldr	r2, [r3, #12]
 8001af2:	0692      	lsls	r2, r2, #26
 8001af4:	d51f      	bpl.n	8001b36 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001af6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8001afa:	4620      	mov	r0, r4
}
 8001afc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b00:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8001b02:	f000 b925 	b.w	8001d50 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b06:	f7ff ff71 	bl	80019ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b0a:	4620      	mov	r0, r4
 8001b0c:	f7ff ff70 	bl	80019f0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001b10:	e783      	b.n	8001a1a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b12:	f7ff ff6b 	bl	80019ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b16:	4620      	mov	r0, r4
 8001b18:	f7ff ff6a 	bl	80019f0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001b1c:	e792      	b.n	8001a44 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b1e:	f7ff ff65 	bl	80019ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b22:	4620      	mov	r0, r4
 8001b24:	f7ff ff64 	bl	80019f0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001b28:	e7a0      	b.n	8001a6c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b2a:	f7ff ff5f 	bl	80019ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b2e:	4620      	mov	r0, r4
 8001b30:	f7ff ff5e 	bl	80019f0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001b34:	e7af      	b.n	8001a96 <HAL_TIM_IRQHandler+0xa2>
 8001b36:	bd10      	pop	{r4, pc}

08001b38 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b38:	4a26      	ldr	r2, [pc, #152]	; (8001bd4 <TIM_Base_SetConfig+0x9c>)
  tmpcr1 = TIMx->CR1;
 8001b3a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b3c:	4290      	cmp	r0, r2
 8001b3e:	d00a      	beq.n	8001b56 <TIM_Base_SetConfig+0x1e>
 8001b40:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b44:	d007      	beq.n	8001b56 <TIM_Base_SetConfig+0x1e>
 8001b46:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001b4a:	4290      	cmp	r0, r2
 8001b4c:	d003      	beq.n	8001b56 <TIM_Base_SetConfig+0x1e>
 8001b4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b52:	4290      	cmp	r0, r2
 8001b54:	d111      	bne.n	8001b7a <TIM_Base_SetConfig+0x42>
    tmpcr1 |= Structure->CounterMode;
 8001b56:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001b5c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b5e:	4a1d      	ldr	r2, [pc, #116]	; (8001bd4 <TIM_Base_SetConfig+0x9c>)
 8001b60:	4290      	cmp	r0, r2
 8001b62:	d015      	beq.n	8001b90 <TIM_Base_SetConfig+0x58>
 8001b64:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b68:	d012      	beq.n	8001b90 <TIM_Base_SetConfig+0x58>
 8001b6a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001b6e:	4290      	cmp	r0, r2
 8001b70:	d00e      	beq.n	8001b90 <TIM_Base_SetConfig+0x58>
 8001b72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b76:	4290      	cmp	r0, r2
 8001b78:	d00a      	beq.n	8001b90 <TIM_Base_SetConfig+0x58>
 8001b7a:	4a17      	ldr	r2, [pc, #92]	; (8001bd8 <TIM_Base_SetConfig+0xa0>)
 8001b7c:	4290      	cmp	r0, r2
 8001b7e:	d007      	beq.n	8001b90 <TIM_Base_SetConfig+0x58>
 8001b80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b84:	4290      	cmp	r0, r2
 8001b86:	d003      	beq.n	8001b90 <TIM_Base_SetConfig+0x58>
 8001b88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b8c:	4290      	cmp	r0, r2
 8001b8e:	d103      	bne.n	8001b98 <TIM_Base_SetConfig+0x60>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b90:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b96:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b98:	694a      	ldr	r2, [r1, #20]
 8001b9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b9e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001ba0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ba2:	688b      	ldr	r3, [r1, #8]
 8001ba4:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001ba6:	680b      	ldr	r3, [r1, #0]
 8001ba8:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001baa:	4b0a      	ldr	r3, [pc, #40]	; (8001bd4 <TIM_Base_SetConfig+0x9c>)
 8001bac:	4298      	cmp	r0, r3
 8001bae:	d00b      	beq.n	8001bc8 <TIM_Base_SetConfig+0x90>
 8001bb0:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8001bb4:	4298      	cmp	r0, r3
 8001bb6:	d007      	beq.n	8001bc8 <TIM_Base_SetConfig+0x90>
 8001bb8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001bbc:	4298      	cmp	r0, r3
 8001bbe:	d003      	beq.n	8001bc8 <TIM_Base_SetConfig+0x90>
 8001bc0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001bc4:	4298      	cmp	r0, r3
 8001bc6:	d101      	bne.n	8001bcc <TIM_Base_SetConfig+0x94>
    TIMx->RCR = Structure->RepetitionCounter;
 8001bc8:	690b      	ldr	r3, [r1, #16]
 8001bca:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	6143      	str	r3, [r0, #20]
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	40012c00 	.word	0x40012c00
 8001bd8:	40014000 	.word	0x40014000

08001bdc <HAL_TIM_Base_Init>:
{
 8001bdc:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001bde:	4604      	mov	r4, r0
 8001be0:	b1a0      	cbz	r0, 8001c0c <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001be2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001be6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001bea:	b91b      	cbnz	r3, 8001bf4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001bec:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001bf0:	f000 fd90 	bl	8002714 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001bf4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bf6:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001bf8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bfc:	1d21      	adds	r1, r4, #4
 8001bfe:	f7ff ff9b 	bl	8001b38 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001c02:	2301      	movs	r3, #1
  return HAL_OK;
 8001c04:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001c06:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001c0a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c0c:	2001      	movs	r0, #1
}
 8001c0e:	bd10      	pop	{r4, pc}

08001c10 <HAL_TIM_OC_Init>:
{
 8001c10:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001c12:	4604      	mov	r4, r0
 8001c14:	b1a0      	cbz	r0, 8001c40 <HAL_TIM_OC_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001c16:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001c1a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c1e:	b91b      	cbnz	r3, 8001c28 <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001c20:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8001c24:	f000 fd42 	bl	80026ac <HAL_TIM_OC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001c28:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001c2a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001c2c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001c30:	1d21      	adds	r1, r4, #4
 8001c32:	f7ff ff81 	bl	8001b38 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001c36:	2301      	movs	r3, #1
  return HAL_OK;
 8001c38:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001c3a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001c3e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c40:	2001      	movs	r0, #1
}
 8001c42:	bd10      	pop	{r4, pc}

08001c44 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c44:	6a03      	ldr	r3, [r0, #32]
{
 8001c46:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c48:	f023 0310 	bic.w	r3, r3, #16
 8001c4c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001c4e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001c50:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001c52:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c54:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c56:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c5a:	ea44 2606 	orr.w	r6, r4, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c5e:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001c60:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c64:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001c68:	4c10      	ldr	r4, [pc, #64]	; (8001cac <TIM_OC2_SetConfig+0x68>)
 8001c6a:	42a0      	cmp	r0, r4
 8001c6c:	d10e      	bne.n	8001c8c <TIM_OC2_SetConfig+0x48>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c6e:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001c70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c74:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8001c78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001c7c:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c7e:	698d      	ldr	r5, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001c80:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c84:	432c      	orrs	r4, r5
 8001c86:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 8001c8a:	e009      	b.n	8001ca0 <TIM_OC2_SetConfig+0x5c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c8c:	4d08      	ldr	r5, [pc, #32]	; (8001cb0 <TIM_OC2_SetConfig+0x6c>)
 8001c8e:	42a8      	cmp	r0, r5
 8001c90:	d0f4      	beq.n	8001c7c <TIM_OC2_SetConfig+0x38>
 8001c92:	4c08      	ldr	r4, [pc, #32]	; (8001cb4 <TIM_OC2_SetConfig+0x70>)
 8001c94:	42a0      	cmp	r0, r4
 8001c96:	d0f1      	beq.n	8001c7c <TIM_OC2_SetConfig+0x38>
 8001c98:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001c9c:	42a0      	cmp	r0, r4
 8001c9e:	d0ed      	beq.n	8001c7c <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 8001ca0:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8001ca2:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001ca4:	6186      	str	r6, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001ca6:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001ca8:	6203      	str	r3, [r0, #32]
}
 8001caa:	bd70      	pop	{r4, r5, r6, pc}
 8001cac:	40012c00 	.word	0x40012c00
 8001cb0:	40014000 	.word	0x40014000
 8001cb4:	40014400 	.word	0x40014400

08001cb8 <HAL_TIM_OC_ConfigChannel>:
{
 8001cb8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001cba:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001cbe:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	f04f 0002 	mov.w	r0, #2
 8001cc6:	d018      	beq.n	8001cfa <HAL_TIM_OC_ConfigChannel+0x42>
 8001cc8:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001cca:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001cce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001cd2:	461d      	mov	r5, r3
  switch (Channel)
 8001cd4:	2a0c      	cmp	r2, #12
 8001cd6:	d80b      	bhi.n	8001cf0 <HAL_TIM_OC_ConfigChannel+0x38>
 8001cd8:	e8df f002 	tbb	[pc, r2]
 8001cdc:	0a0a0a07 	.word	0x0a0a0a07
 8001ce0:	0a0a0a10 	.word	0x0a0a0a10
 8001ce4:	0a0a0a14 	.word	0x0a0a0a14
 8001ce8:	18          	.byte	0x18
 8001ce9:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001cea:	6820      	ldr	r0, [r4, #0]
 8001cec:	f7ff fdae 	bl	800184c <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim);
 8001cf0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001cf2:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001cf6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001cfa:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001cfc:	6820      	ldr	r0, [r4, #0]
 8001cfe:	f7ff ffa1 	bl	8001c44 <TIM_OC2_SetConfig>
      break;
 8001d02:	e7f5      	b.n	8001cf0 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d04:	6820      	ldr	r0, [r4, #0]
 8001d06:	f7ff fde3 	bl	80018d0 <TIM_OC3_SetConfig>
      break;
 8001d0a:	e7f1      	b.n	8001cf0 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001d0c:	6820      	ldr	r0, [r4, #0]
 8001d0e:	f7ff fe19 	bl	8001944 <TIM_OC4_SetConfig>
      break;
 8001d12:	e7ed      	b.n	8001cf0 <HAL_TIM_OC_ConfigChannel+0x38>

08001d14 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d14:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001d18:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	f04f 0302 	mov.w	r3, #2
 8001d20:	d014      	beq.n	8001d4c <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001d22:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001d24:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8001d28:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001d2a:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d2c:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d2e:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d30:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001d34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d38:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d3a:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001d3c:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001d3e:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001d40:	2301      	movs	r3, #1
 8001d42:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d46:	2300      	movs	r3, #0
 8001d48:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001d4c:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001d4e:	bd30      	pop	{r4, r5, pc}

08001d50 <HAL_TIMEx_CommutCallback>:
 8001d50:	4770      	bx	lr

08001d52 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001d52:	4770      	bx	lr

08001d54 <enableClock>:
}

// enables GPIO RCC Clock
void enableClock(void)
{  
  if(_port == GPIOA)
 8001d54:	4b24      	ldr	r3, [pc, #144]	; (8001de8 <enableClock+0x94>)
 8001d56:	4a25      	ldr	r2, [pc, #148]	; (8001dec <enableClock+0x98>)
 8001d58:	681b      	ldr	r3, [r3, #0]
{  
 8001d5a:	b086      	sub	sp, #24
  if(_port == GPIOA)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d10b      	bne.n	8001d78 <enableClock+0x24>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8001d60:	4b23      	ldr	r3, [pc, #140]	; (8001df0 <enableClock+0x9c>)
 8001d62:	699a      	ldr	r2, [r3, #24]
 8001d64:	f042 0204 	orr.w	r2, r2, #4
 8001d68:	619a      	str	r2, [r3, #24]
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	f003 0304 	and.w	r3, r3, #4
 8001d70:	9301      	str	r3, [sp, #4]
 8001d72:	9b01      	ldr	r3, [sp, #4]
		__HAL_RCC_GPIOE_CLK_ENABLE();
	//else if(_port == GPIOF)
	//	__HAL_RCC_GPIOF_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 8001d74:	b006      	add	sp, #24
 8001d76:	4770      	bx	lr
  else if(_port == GPIOB)
 8001d78:	4a1e      	ldr	r2, [pc, #120]	; (8001df4 <enableClock+0xa0>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d10a      	bne.n	8001d94 <enableClock+0x40>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001d7e:	4b1c      	ldr	r3, [pc, #112]	; (8001df0 <enableClock+0x9c>)
 8001d80:	699a      	ldr	r2, [r3, #24]
 8001d82:	f042 0208 	orr.w	r2, r2, #8
 8001d86:	619a      	str	r2, [r3, #24]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	f003 0308 	and.w	r3, r3, #8
 8001d8e:	9302      	str	r3, [sp, #8]
 8001d90:	9b02      	ldr	r3, [sp, #8]
 8001d92:	e7ef      	b.n	8001d74 <enableClock+0x20>
	else if(_port == GPIOC)
 8001d94:	4a18      	ldr	r2, [pc, #96]	; (8001df8 <enableClock+0xa4>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d10a      	bne.n	8001db0 <enableClock+0x5c>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8001d9a:	4b15      	ldr	r3, [pc, #84]	; (8001df0 <enableClock+0x9c>)
 8001d9c:	699a      	ldr	r2, [r3, #24]
 8001d9e:	f042 0210 	orr.w	r2, r2, #16
 8001da2:	619a      	str	r2, [r3, #24]
 8001da4:	699b      	ldr	r3, [r3, #24]
 8001da6:	f003 0310 	and.w	r3, r3, #16
 8001daa:	9303      	str	r3, [sp, #12]
 8001dac:	9b03      	ldr	r3, [sp, #12]
 8001dae:	e7e1      	b.n	8001d74 <enableClock+0x20>
	else if(_port == GPIOD)
 8001db0:	4a12      	ldr	r2, [pc, #72]	; (8001dfc <enableClock+0xa8>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d10a      	bne.n	8001dcc <enableClock+0x78>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8001db6:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <enableClock+0x9c>)
 8001db8:	699a      	ldr	r2, [r3, #24]
 8001dba:	f042 0220 	orr.w	r2, r2, #32
 8001dbe:	619a      	str	r2, [r3, #24]
 8001dc0:	699b      	ldr	r3, [r3, #24]
 8001dc2:	f003 0320 	and.w	r3, r3, #32
 8001dc6:	9304      	str	r3, [sp, #16]
 8001dc8:	9b04      	ldr	r3, [sp, #16]
 8001dca:	e7d3      	b.n	8001d74 <enableClock+0x20>
	else if(_port == GPIOE)
 8001dcc:	4a0c      	ldr	r2, [pc, #48]	; (8001e00 <enableClock+0xac>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d1d0      	bne.n	8001d74 <enableClock+0x20>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8001dd2:	4b07      	ldr	r3, [pc, #28]	; (8001df0 <enableClock+0x9c>)
 8001dd4:	699a      	ldr	r2, [r3, #24]
 8001dd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001dda:	619a      	str	r2, [r3, #24]
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001de2:	9305      	str	r3, [sp, #20]
 8001de4:	9b05      	ldr	r3, [sp, #20]
}
 8001de6:	e7c5      	b.n	8001d74 <enableClock+0x20>
 8001de8:	200000f0 	.word	0x200000f0
 8001dec:	40010800 	.word	0x40010800
 8001df0:	40021000 	.word	0x40021000
 8001df4:	40010c00 	.word	0x40010c00
 8001df8:	40011000 	.word	0x40011000
 8001dfc:	40011400 	.word	0x40011400
 8001e00:	40011800 	.word	0x40011800

08001e04 <pulseEnable>:
    write4bits(value>>4);
    write4bits(value);
  }
}

void pulseEnable(void) {
 8001e04:	b538      	push	{r3, r4, r5, lr}
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8001e06:	4d0e      	ldr	r5, [pc, #56]	; (8001e40 <pulseEnable+0x3c>)
 8001e08:	4c0e      	ldr	r4, [pc, #56]	; (8001e44 <pulseEnable+0x40>)
 8001e0a:	8829      	ldrh	r1, [r5, #0]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	6820      	ldr	r0, [r4, #0]
 8001e10:	f7ff fab2 	bl	8001378 <HAL_GPIO_WritePin>
  HAL_Delay(1);    
 8001e14:	2001      	movs	r0, #1
 8001e16:	f7ff f94b 	bl	80010b0 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 8001e1a:	8829      	ldrh	r1, [r5, #0]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	6820      	ldr	r0, [r4, #0]
 8001e20:	f7ff faaa 	bl	8001378 <HAL_GPIO_WritePin>
  HAL_Delay(1);    // enable pulse must be >450ns
 8001e24:	2001      	movs	r0, #1
 8001e26:	f7ff f943 	bl	80010b0 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8001e2a:	6820      	ldr	r0, [r4, #0]
 8001e2c:	8829      	ldrh	r1, [r5, #0]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f7ff faa2 	bl	8001378 <HAL_GPIO_WritePin>
  HAL_Delay(1);   // commands need > 37us to settle
}
 8001e34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_Delay(1);   // commands need > 37us to settle
 8001e38:	2001      	movs	r0, #1
 8001e3a:	f7ff b939 	b.w	80010b0 <HAL_Delay>
 8001e3e:	bf00      	nop
 8001e40:	20000108 	.word	0x20000108
 8001e44:	200000f0 	.word	0x200000f0

08001e48 <write4bits>:

void write4bits(uint8_t value) {
 8001e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e4a:	4607      	mov	r7, r0
  for (int i = 0; i < 4; i++) {
 8001e4c:	2400      	movs	r4, #0
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8001e4e:	4e09      	ldr	r6, [pc, #36]	; (8001e74 <write4bits+0x2c>)
 8001e50:	4d09      	ldr	r5, [pc, #36]	; (8001e78 <write4bits+0x30>)
 8001e52:	fa47 f204 	asr.w	r2, r7, r4
 8001e56:	f836 1014 	ldrh.w	r1, [r6, r4, lsl #1]
 8001e5a:	f002 0201 	and.w	r2, r2, #1
 8001e5e:	6828      	ldr	r0, [r5, #0]
  for (int i = 0; i < 4; i++) {
 8001e60:	3401      	adds	r4, #1
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8001e62:	f7ff fa89 	bl	8001378 <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 8001e66:	2c04      	cmp	r4, #4
 8001e68:	d1f3      	bne.n	8001e52 <write4bits+0xa>
  }

  pulseEnable();
}
 8001e6a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  pulseEnable();
 8001e6e:	f7ff bfc9 	b.w	8001e04 <pulseEnable>
 8001e72:	bf00      	nop
 8001e74:	200000f6 	.word	0x200000f6
 8001e78:	200000f0 	.word	0x200000f0

08001e7c <write8bits>:

void write8bits(uint8_t value) {
 8001e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e7e:	4607      	mov	r7, r0
  for (int i = 0; i < 8; i++) {
 8001e80:	2400      	movs	r4, #0
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8001e82:	4e09      	ldr	r6, [pc, #36]	; (8001ea8 <write8bits+0x2c>)
 8001e84:	4d09      	ldr	r5, [pc, #36]	; (8001eac <write8bits+0x30>)
 8001e86:	fa47 f204 	asr.w	r2, r7, r4
 8001e8a:	f836 1014 	ldrh.w	r1, [r6, r4, lsl #1]
 8001e8e:	f002 0201 	and.w	r2, r2, #1
 8001e92:	6828      	ldr	r0, [r5, #0]
  for (int i = 0; i < 8; i++) {
 8001e94:	3401      	adds	r4, #1
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8001e96:	f7ff fa6f 	bl	8001378 <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 8001e9a:	2c08      	cmp	r4, #8
 8001e9c:	d1f3      	bne.n	8001e86 <write8bits+0xa>
  }
  
  pulseEnable();
}
 8001e9e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  pulseEnable();
 8001ea2:	f7ff bfaf 	b.w	8001e04 <pulseEnable>
 8001ea6:	bf00      	nop
 8001ea8:	200000f6 	.word	0x200000f6
 8001eac:	200000f0 	.word	0x200000f0

08001eb0 <send>:
void send(uint8_t value, GPIO_PinState mode) {
 8001eb0:	b538      	push	{r3, r4, r5, lr}
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 8001eb2:	4b10      	ldr	r3, [pc, #64]	; (8001ef4 <send+0x44>)
 8001eb4:	4d10      	ldr	r5, [pc, #64]	; (8001ef8 <send+0x48>)
 8001eb6:	460a      	mov	r2, r1
void send(uint8_t value, GPIO_PinState mode) {
 8001eb8:	4604      	mov	r4, r0
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 8001eba:	8819      	ldrh	r1, [r3, #0]
 8001ebc:	6828      	ldr	r0, [r5, #0]
 8001ebe:	f7ff fa5b 	bl	8001378 <HAL_GPIO_WritePin>
  if (_rw_pin != 255) { 
 8001ec2:	4b0e      	ldr	r3, [pc, #56]	; (8001efc <send+0x4c>)
 8001ec4:	8819      	ldrh	r1, [r3, #0]
 8001ec6:	29ff      	cmp	r1, #255	; 0xff
 8001ec8:	d003      	beq.n	8001ed2 <send+0x22>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8001eca:	2200      	movs	r2, #0
 8001ecc:	6828      	ldr	r0, [r5, #0]
 8001ece:	f7ff fa53 	bl	8001378 <HAL_GPIO_WritePin>
  if (_displayfunction & LCD_8BITMODE) {
 8001ed2:	4b0b      	ldr	r3, [pc, #44]	; (8001f00 <send+0x50>)
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	06db      	lsls	r3, r3, #27
 8001ed8:	d504      	bpl.n	8001ee4 <send+0x34>
    write8bits(value); 
 8001eda:	4620      	mov	r0, r4
}
 8001edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    write8bits(value); 
 8001ee0:	f7ff bfcc 	b.w	8001e7c <write8bits>
    write4bits(value>>4);
 8001ee4:	0920      	lsrs	r0, r4, #4
 8001ee6:	f7ff ffaf 	bl	8001e48 <write4bits>
    write4bits(value);
 8001eea:	4620      	mov	r0, r4
}
 8001eec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    write4bits(value);
 8001ef0:	f7ff bfaa 	b.w	8001e48 <write4bits>
 8001ef4:	2000010a 	.word	0x2000010a
 8001ef8:	200000f0 	.word	0x200000f0
 8001efc:	200000ec 	.word	0x200000ec
 8001f00:	20000107 	.word	0x20000107

08001f04 <command>:
  send(value, GPIO_PIN_RESET);
 8001f04:	2100      	movs	r1, #0
 8001f06:	f7ff bfd3 	b.w	8001eb0 <send>

08001f0a <clear>:
{
 8001f0a:	b508      	push	{r3, lr}
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 8001f0c:	2001      	movs	r0, #1
 8001f0e:	f7ff fff9 	bl	8001f04 <command>
}
 8001f12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_Delay(2);  // this command takes a long time!
 8001f16:	2002      	movs	r0, #2
 8001f18:	f7ff b8ca 	b.w	80010b0 <HAL_Delay>

08001f1c <setCursor>:
{
 8001f1c:	2903      	cmp	r1, #3
 8001f1e:	bf28      	it	cs
 8001f20:	2103      	movcs	r1, #3
  if ( row >= _numlines ) {
 8001f22:	4b07      	ldr	r3, [pc, #28]	; (8001f40 <setCursor+0x24>)
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	428b      	cmp	r3, r1
    row = _numlines - 1;    // we count rows starting w/0
 8001f28:	bf9c      	itt	ls
 8001f2a:	f103 33ff 	addls.w	r3, r3, #4294967295
 8001f2e:	b2d9      	uxtbls	r1, r3
  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 8001f30:	4b04      	ldr	r3, [pc, #16]	; (8001f44 <setCursor+0x28>)
 8001f32:	5c5b      	ldrb	r3, [r3, r1]
 8001f34:	4418      	add	r0, r3
 8001f36:	f060 007f 	orn	r0, r0, #127	; 0x7f
 8001f3a:	b2c0      	uxtb	r0, r0
 8001f3c:	f7ff bfe2 	b.w	8001f04 <command>
 8001f40:	200000f5 	.word	0x200000f5
 8001f44:	200000e8 	.word	0x200000e8

08001f48 <display>:
  _displaycontrol |= LCD_DISPLAYON;
 8001f48:	4b04      	ldr	r3, [pc, #16]	; (8001f5c <display+0x14>)
 8001f4a:	7818      	ldrb	r0, [r3, #0]
 8001f4c:	f040 0204 	orr.w	r2, r0, #4
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 8001f50:	f040 000c 	orr.w	r0, r0, #12
  _displaycontrol |= LCD_DISPLAYON;
 8001f54:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 8001f56:	f7ff bfd5 	b.w	8001f04 <command>
 8001f5a:	bf00      	nop
 8001f5c:	200000f4 	.word	0x200000f4

08001f60 <begin>:
void begin(uint8_t cols, uint8_t lines) {
 8001f60:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  _row_offsets[0] = row0;
 8001f64:	2200      	movs	r2, #0
 8001f66:	4c55      	ldr	r4, [pc, #340]	; (80020bc <begin+0x15c>)
  if (lines > 1) {
 8001f68:	2901      	cmp	r1, #1
    _displayfunction |= LCD_2LINE;
 8001f6a:	bf82      	ittt	hi
 8001f6c:	7823      	ldrbhi	r3, [r4, #0]
 8001f6e:	f043 0308 	orrhi.w	r3, r3, #8
 8001f72:	7023      	strbhi	r3, [r4, #0]
  _numlines = lines;
 8001f74:	4b52      	ldr	r3, [pc, #328]	; (80020c0 <begin+0x160>)
 8001f76:	7019      	strb	r1, [r3, #0]
  _row_offsets[0] = row0;
 8001f78:	4b52      	ldr	r3, [pc, #328]	; (80020c4 <begin+0x164>)
 8001f7a:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 8001f7c:	2240      	movs	r2, #64	; 0x40
  _row_offsets[2] = row2;
 8001f7e:	7098      	strb	r0, [r3, #2]
  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);  
 8001f80:	4410      	add	r0, r2
  _row_offsets[1] = row1;
 8001f82:	705a      	strb	r2, [r3, #1]
  _row_offsets[3] = row3;
 8001f84:	70d8      	strb	r0, [r3, #3]
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 8001f86:	4b50      	ldr	r3, [pc, #320]	; (80020c8 <begin+0x168>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	b12b      	cbz	r3, 8001f98 <begin+0x38>
 8001f8c:	2901      	cmp	r1, #1
    _displayfunction |= LCD_5x10DOTS;
 8001f8e:	bf02      	ittt	eq
 8001f90:	7823      	ldrbeq	r3, [r4, #0]
 8001f92:	f043 0304 	orreq.w	r3, r3, #4
 8001f96:	7023      	strbeq	r3, [r4, #0]
  enableClock();
 8001f98:	f7ff fedc 	bl	8001d54 <enableClock>
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	9303      	str	r3, [sp, #12]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	9301      	str	r3, [sp, #4]
  if(_fourbit_mode)
 8001fa4:	4b49      	ldr	r3, [pc, #292]	; (80020cc <begin+0x16c>)
 8001fa6:	4f4a      	ldr	r7, [pc, #296]	; (80020d0 <begin+0x170>)
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	4d4a      	ldr	r5, [pc, #296]	; (80020d4 <begin+0x174>)
 8001fac:	4e4a      	ldr	r6, [pc, #296]	; (80020d8 <begin+0x178>)
 8001fae:	4a4b      	ldr	r2, [pc, #300]	; (80020dc <begin+0x17c>)
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d059      	beq.n	8002068 <begin+0x108>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8001fb4:	8829      	ldrh	r1, [r5, #0]
 8001fb6:	883b      	ldrh	r3, [r7, #0]
 8001fb8:	430b      	orrs	r3, r1
 8001fba:	8831      	ldrh	r1, [r6, #0]
 8001fbc:	430b      	orrs	r3, r1
 8001fbe:	8811      	ldrh	r1, [r2, #0]
 8001fc0:	430b      	orrs	r3, r1
 8001fc2:	8851      	ldrh	r1, [r2, #2]
 8001fc4:	430b      	orrs	r3, r1
 8001fc6:	8891      	ldrh	r1, [r2, #4]
 8001fc8:	88d2      	ldrh	r2, [r2, #6]
 8001fca:	430b      	orrs	r3, r1
  HAL_GPIO_Init(_port, &gpio_init);
 8001fcc:	f8df 8118 	ldr.w	r8, [pc, #280]	; 80020e8 <begin+0x188>
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	b29b      	uxth	r3, r3
  HAL_GPIO_Init(_port, &gpio_init);
 8001fd4:	4669      	mov	r1, sp
 8001fd6:	f8d8 0000 	ldr.w	r0, [r8]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8001fda:	9300      	str	r3, [sp, #0]
  HAL_GPIO_Init(_port, &gpio_init);
 8001fdc:	f7ff f8e4 	bl	80011a8 <HAL_GPIO_Init>
  HAL_Delay(50); 
 8001fe0:	2032      	movs	r0, #50	; 0x32
 8001fe2:	f7ff f865 	bl	80010b0 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	8839      	ldrh	r1, [r7, #0]
 8001fea:	f8d8 0000 	ldr.w	r0, [r8]
 8001fee:	f7ff f9c3 	bl	8001378 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8001ff2:	8831      	ldrh	r1, [r6, #0]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f8d8 0000 	ldr.w	r0, [r8]
 8001ffa:	f7ff f9bd 	bl	8001378 <HAL_GPIO_WritePin>
  if (_rw_pin != 255) { 
 8001ffe:	8829      	ldrh	r1, [r5, #0]
 8002000:	29ff      	cmp	r1, #255	; 0xff
 8002002:	d004      	beq.n	800200e <begin+0xae>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8002004:	2200      	movs	r2, #0
 8002006:	f8d8 0000 	ldr.w	r0, [r8]
 800200a:	f7ff f9b5 	bl	8001378 <HAL_GPIO_WritePin>
  if (! (_displayfunction & LCD_8BITMODE)) {
 800200e:	7820      	ldrb	r0, [r4, #0]
 8002010:	06c3      	lsls	r3, r0, #27
 8002012:	d43e      	bmi.n	8002092 <begin+0x132>
    write4bits(0x03);
 8002014:	2003      	movs	r0, #3
 8002016:	f7ff ff17 	bl	8001e48 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 800201a:	2005      	movs	r0, #5
 800201c:	f7ff f848 	bl	80010b0 <HAL_Delay>
    write4bits(0x03);
 8002020:	2003      	movs	r0, #3
 8002022:	f7ff ff11 	bl	8001e48 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8002026:	2005      	movs	r0, #5
 8002028:	f7ff f842 	bl	80010b0 <HAL_Delay>
    write4bits(0x03); 
 800202c:	2003      	movs	r0, #3
 800202e:	f7ff ff0b 	bl	8001e48 <write4bits>
    HAL_Delay(1);
 8002032:	2001      	movs	r0, #1
 8002034:	f7ff f83c 	bl	80010b0 <HAL_Delay>
    write4bits(0x02); 
 8002038:	2002      	movs	r0, #2
 800203a:	f7ff ff05 	bl	8001e48 <write4bits>
  command(LCD_FUNCTIONSET | _displayfunction);  
 800203e:	7820      	ldrb	r0, [r4, #0]
 8002040:	f040 0020 	orr.w	r0, r0, #32
 8002044:	f7ff ff5e 	bl	8001f04 <command>
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;  
 8002048:	2204      	movs	r2, #4
 800204a:	4b25      	ldr	r3, [pc, #148]	; (80020e0 <begin+0x180>)
 800204c:	701a      	strb	r2, [r3, #0]
  display();
 800204e:	f7ff ff7b 	bl	8001f48 <display>
  clear();
 8002052:	f7ff ff5a 	bl	8001f0a <clear>
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8002056:	2202      	movs	r2, #2
 8002058:	4b22      	ldr	r3, [pc, #136]	; (80020e4 <begin+0x184>)
  command(LCD_ENTRYMODESET | _displaymode);
 800205a:	2006      	movs	r0, #6
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800205c:	701a      	strb	r2, [r3, #0]
  command(LCD_ENTRYMODESET | _displaymode);
 800205e:	f7ff ff51 	bl	8001f04 <command>
}
 8002062:	b004      	add	sp, #16
 8002064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8002068:	8829      	ldrh	r1, [r5, #0]
 800206a:	883b      	ldrh	r3, [r7, #0]
 800206c:	430b      	orrs	r3, r1
 800206e:	8831      	ldrh	r1, [r6, #0]
 8002070:	430b      	orrs	r3, r1
 8002072:	8811      	ldrh	r1, [r2, #0]
 8002074:	430b      	orrs	r3, r1
 8002076:	8851      	ldrh	r1, [r2, #2]
 8002078:	430b      	orrs	r3, r1
 800207a:	8891      	ldrh	r1, [r2, #4]
 800207c:	430b      	orrs	r3, r1
 800207e:	88d1      	ldrh	r1, [r2, #6]
 8002080:	430b      	orrs	r3, r1
 8002082:	8911      	ldrh	r1, [r2, #8]
 8002084:	430b      	orrs	r3, r1
 8002086:	8951      	ldrh	r1, [r2, #10]
 8002088:	430b      	orrs	r3, r1
 800208a:	8991      	ldrh	r1, [r2, #12]
 800208c:	89d2      	ldrh	r2, [r2, #14]
 800208e:	430b      	orrs	r3, r1
 8002090:	e79c      	b.n	8001fcc <begin+0x6c>
    command(LCD_FUNCTIONSET | _displayfunction);
 8002092:	f040 0020 	orr.w	r0, r0, #32
 8002096:	f7ff ff35 	bl	8001f04 <command>
    HAL_Delay(5);  // wait more than 4.1ms
 800209a:	2005      	movs	r0, #5
 800209c:	f7ff f808 	bl	80010b0 <HAL_Delay>
    command(LCD_FUNCTIONSET | _displayfunction);
 80020a0:	7820      	ldrb	r0, [r4, #0]
 80020a2:	f040 0020 	orr.w	r0, r0, #32
 80020a6:	f7ff ff2d 	bl	8001f04 <command>
    HAL_Delay(1);
 80020aa:	2001      	movs	r0, #1
 80020ac:	f7ff f800 	bl	80010b0 <HAL_Delay>
    command(LCD_FUNCTIONSET | _displayfunction);
 80020b0:	7820      	ldrb	r0, [r4, #0]
 80020b2:	f040 0020 	orr.w	r0, r0, #32
 80020b6:	f7ff ff25 	bl	8001f04 <command>
 80020ba:	e7c0      	b.n	800203e <begin+0xde>
 80020bc:	20000107 	.word	0x20000107
 80020c0:	200000f5 	.word	0x200000f5
 80020c4:	200000e8 	.word	0x200000e8
 80020c8:	200000c4 	.word	0x200000c4
 80020cc:	20000008 	.word	0x20000008
 80020d0:	2000010a 	.word	0x2000010a
 80020d4:	200000ec 	.word	0x200000ec
 80020d8:	20000108 	.word	0x20000108
 80020dc:	200000f6 	.word	0x200000f6
 80020e0:	200000f4 	.word	0x200000f4
 80020e4:	20000106 	.word	0x20000106
 80020e8:	200000f0 	.word	0x200000f0

080020ec <init>:
{
 80020ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  _rs_pin = rs;
 80020f0:	f8df b07c 	ldr.w	fp, [pc, #124]	; 8002170 <init+0x84>
{
 80020f4:	f8bd a024 	ldrh.w	sl, [sp, #36]	; 0x24
  _rs_pin = rs;
 80020f8:	f8ab 2000 	strh.w	r2, [fp]
  _rw_pin = rw;
 80020fc:	4a17      	ldr	r2, [pc, #92]	; (800215c <init+0x70>)
{
 80020fe:	f8bd 9028 	ldrh.w	r9, [sp, #40]	; 0x28
  _rw_pin = rw;
 8002102:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8002104:	4b16      	ldr	r3, [pc, #88]	; (8002160 <init+0x74>)
{
 8002106:	f8bd 802c 	ldrh.w	r8, [sp, #44]	; 0x2c
  _enable_pin = enable;
 800210a:	f8a3 a000 	strh.w	sl, [r3]
  _port = gpioport;
 800210e:	4b15      	ldr	r3, [pc, #84]	; (8002164 <init+0x78>)
{
 8002110:	f8bd c030 	ldrh.w	ip, [sp, #48]	; 0x30
  _port = gpioport;
 8002114:	6019      	str	r1, [r3, #0]
{
 8002116:	f8bd e034 	ldrh.w	lr, [sp, #52]	; 0x34
  _data_pins[0] = d0;
 800211a:	4b13      	ldr	r3, [pc, #76]	; (8002168 <init+0x7c>)
{
 800211c:	f8bd 7038 	ldrh.w	r7, [sp, #56]	; 0x38
 8002120:	f8bd 603c 	ldrh.w	r6, [sp, #60]	; 0x3c
 8002124:	f8bd 5040 	ldrh.w	r5, [sp, #64]	; 0x40
 8002128:	f8bd 4044 	ldrh.w	r4, [sp, #68]	; 0x44
  _data_pins[0] = d0;
 800212c:	f8a3 9000 	strh.w	r9, [r3]
  _data_pins[1] = d1;
 8002130:	f8a3 8002 	strh.w	r8, [r3, #2]
  _data_pins[2] = d2;
 8002134:	f8a3 c004 	strh.w	ip, [r3, #4]
  _data_pins[3] = d3; 
 8002138:	f8a3 e006 	strh.w	lr, [r3, #6]
  _data_pins[4] = d4;
 800213c:	811f      	strh	r7, [r3, #8]
  _data_pins[5] = d5;
 800213e:	815e      	strh	r6, [r3, #10]
  _data_pins[6] = d6;
 8002140:	819d      	strh	r5, [r3, #12]
  _data_pins[7] = d7;
 8002142:	81dc      	strh	r4, [r3, #14]
 8002144:	4b09      	ldr	r3, [pc, #36]	; (800216c <init+0x80>)
  if (fourbitmode)
 8002146:	b138      	cbz	r0, 8002158 <init+0x6c>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8002148:	2200      	movs	r2, #0
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 800214a:	701a      	strb	r2, [r3, #0]
  begin(16, 2);
 800214c:	2102      	movs	r1, #2
}
 800214e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  begin(16, 2);
 8002152:	2010      	movs	r0, #16
 8002154:	f7ff bf04 	b.w	8001f60 <begin>
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8002158:	2210      	movs	r2, #16
 800215a:	e7f6      	b.n	800214a <init+0x5e>
 800215c:	200000ec 	.word	0x200000ec
 8002160:	20000108 	.word	0x20000108
 8002164:	200000f0 	.word	0x200000f0
 8002168:	200000f6 	.word	0x200000f6
 800216c:	20000107 	.word	0x20000107
 8002170:	2000010a 	.word	0x2000010a

08002174 <LiquidCrystal>:
{
 8002174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002176:	4605      	mov	r5, r0
  if(_fourbit_mode)
 8002178:	4814      	ldr	r0, [pc, #80]	; (80021cc <LiquidCrystal+0x58>)
{
 800217a:	b08b      	sub	sp, #44	; 0x2c
  if(_fourbit_mode)
 800217c:	7800      	ldrb	r0, [r0, #0]
{
 800217e:	f8bd 6040 	ldrh.w	r6, [sp, #64]	; 0x40
 8002182:	f8bd 7044 	ldrh.w	r7, [sp, #68]	; 0x44
 8002186:	f8bd e048 	ldrh.w	lr, [sp, #72]	; 0x48
 800218a:	f8bd c04c 	ldrh.w	ip, [sp, #76]	; 0x4c
  if(_fourbit_mode)
 800218e:	b180      	cbz	r0, 80021b2 <LiquidCrystal+0x3e>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8002190:	2400      	movs	r4, #0
 8002192:	e88d 40c8 	stmia.w	sp, {r3, r6, r7, lr}
 8002196:	2001      	movs	r0, #1
 8002198:	4613      	mov	r3, r2
 800219a:	460a      	mov	r2, r1
 800219c:	4629      	mov	r1, r5
 800219e:	9408      	str	r4, [sp, #32]
 80021a0:	9407      	str	r4, [sp, #28]
 80021a2:	9406      	str	r4, [sp, #24]
 80021a4:	9405      	str	r4, [sp, #20]
 80021a6:	f8cd c010 	str.w	ip, [sp, #16]
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 80021aa:	f7ff ff9f 	bl	80020ec <init>
}
 80021ae:	b00b      	add	sp, #44	; 0x2c
 80021b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 80021b2:	e88d 40c8 	stmia.w	sp, {r3, r6, r7, lr}
 80021b6:	9008      	str	r0, [sp, #32]
 80021b8:	4613      	mov	r3, r2
 80021ba:	9007      	str	r0, [sp, #28]
 80021bc:	460a      	mov	r2, r1
 80021be:	9006      	str	r0, [sp, #24]
 80021c0:	9005      	str	r0, [sp, #20]
 80021c2:	f8cd c010 	str.w	ip, [sp, #16]
 80021c6:	4629      	mov	r1, r5
 80021c8:	e7ef      	b.n	80021aa <LiquidCrystal+0x36>
 80021ca:	bf00      	nop
 80021cc:	20000008 	.word	0x20000008

080021d0 <blink>:
  _displaycontrol |= LCD_BLINKON;
 80021d0:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <blink+0x14>)
 80021d2:	7818      	ldrb	r0, [r3, #0]
 80021d4:	f040 0201 	orr.w	r2, r0, #1
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 80021d8:	f040 0009 	orr.w	r0, r0, #9
  _displaycontrol |= LCD_BLINKON;
 80021dc:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 80021de:	f7ff be91 	b.w	8001f04 <command>
 80021e2:	bf00      	nop
 80021e4:	200000f4 	.word	0x200000f4

080021e8 <print>:
size_t print(const char str[]) {
 80021e8:	b570      	push	{r4, r5, r6, lr}
  if (str == NULL) return 0;
 80021ea:	4604      	mov	r4, r0
 80021ec:	b168      	cbz	r0, 800220a <print+0x22>
  size_t size = strlen(str);
 80021ee:	f7fe f80f 	bl	8000210 <strlen>
 80021f2:	4605      	mov	r5, r0
 80021f4:	1826      	adds	r6, r4, r0
  while (size--) {
 80021f6:	42b4      	cmp	r4, r6
 80021f8:	d101      	bne.n	80021fe <print+0x16>
}
 80021fa:	4628      	mov	r0, r5
 80021fc:	bd70      	pop	{r4, r5, r6, pc}
  send(value, GPIO_PIN_SET);
 80021fe:	2101      	movs	r1, #1
 8002200:	f814 0b01 	ldrb.w	r0, [r4], #1
 8002204:	f7ff fe54 	bl	8001eb0 <send>
 8002208:	e7f5      	b.n	80021f6 <print+0xe>
  if (str == NULL) return 0;
 800220a:	4605      	mov	r5, r0
 800220c:	e7f5      	b.n	80021fa <print+0x12>
	...

08002210 <GetDesiredPeriodandPrescaler>:

#include "Timer.h"


unsigned int GetDesiredPeriodandPrescaler(float DesiredDelay, int clockspeed)//seconds(desired second for period)
{
 8002210:	b570      	push	{r4, r5, r6, lr}
 8002212:	4606      	mov	r6, r0
	//clock speed(timer clock? or system clock? or ABP1/2) not sure how to get will change
	unsigned int periodPrescaler = 0;
	periodPrescaler = sqrt((double)clockspeed * (double)DesiredDelay)+1;
 8002214:	4608      	mov	r0, r1
 8002216:	f7fe f955 	bl	80004c4 <__aeabi_i2d>
 800221a:	4604      	mov	r4, r0
 800221c:	4630      	mov	r0, r6
 800221e:	460d      	mov	r5, r1
 8002220:	f7fe f962 	bl	80004e8 <__aeabi_f2d>
 8002224:	4602      	mov	r2, r0
 8002226:	460b      	mov	r3, r1
 8002228:	4620      	mov	r0, r4
 800222a:	4629      	mov	r1, r5
 800222c:	f7fe f9b0 	bl	8000590 <__aeabi_dmul>
 8002230:	f001 f86a 	bl	8003308 <sqrt>
 8002234:	2200      	movs	r2, #0
 8002236:	4b05      	ldr	r3, [pc, #20]	; (800224c <GetDesiredPeriodandPrescaler+0x3c>)
 8002238:	f7fd fff8 	bl	800022c <__adddf3>
 800223c:	f7fe fc58 	bl	8000af0 <__aeabi_d2uiz>

	if(periodPrescaler >= INT_16BIT_MAX)
		periodPrescaler = INT_16BIT_MAX - 1;

	return periodPrescaler;
}
 8002240:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002244:	4298      	cmp	r0, r3
 8002246:	bf28      	it	cs
 8002248:	4618      	movcs	r0, r3
 800224a:	bd70      	pop	{r4, r5, r6, pc}
 800224c:	3ff00000 	.word	0x3ff00000

08002250 <UpdateTimer>:

char UpdateTimer(int timerNumber,int pinState)
{
 8002250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	char togglePin = 0;
	timerCounter[timerNumber]++;
 8002254:	4f37      	ldr	r7, [pc, #220]	; (8002334 <UpdateTimer+0xe4>)
 8002256:	4e38      	ldr	r6, [pc, #224]	; (8002338 <UpdateTimer+0xe8>)
 8002258:	f857 2020 	ldr.w	r2, [r7, r0, lsl #2]
 800225c:	0084      	lsls	r4, r0, #2
 800225e:	f102 0801 	add.w	r8, r2, #1
	  unsigned int triggerTime = 0;
	  if(pinState == 1)
 8002262:	2901      	cmp	r1, #1
{
 8002264:	4605      	mov	r5, r0
	timerCounter[timerNumber]++;
 8002266:	f847 8020 	str.w	r8, [r7, r0, lsl #2]
	  {
		  triggerTime = ((float)timer[0][timerNumber][3] * 60 * 60 * 100)
 800226a:	4434      	add	r4, r6
	  if(pinState == 1)
 800226c:	d138      	bne.n	80022e0 <UpdateTimer+0x90>
		  triggerTime = ((float)timer[0][timerNumber][3] * 60 * 60 * 100)
 800226e:	78e0      	ldrb	r0, [r4, #3]
 8002270:	f7fe fd14 	bl	8000c9c <__aeabi_ui2f>
 8002274:	4931      	ldr	r1, [pc, #196]	; (800233c <UpdateTimer+0xec>)
 8002276:	f7fe fd69 	bl	8000d4c <__aeabi_fmul>
 800227a:	4930      	ldr	r1, [pc, #192]	; (800233c <UpdateTimer+0xec>)
 800227c:	f7fe fd66 	bl	8000d4c <__aeabi_fmul>
 8002280:	492f      	ldr	r1, [pc, #188]	; (8002340 <UpdateTimer+0xf0>)
 8002282:	f7fe fd63 	bl	8000d4c <__aeabi_fmul>
 8002286:	4681      	mov	r9, r0
							  +((float)timer[0][timerNumber][2] * 60 * 100)
 8002288:	78a0      	ldrb	r0, [r4, #2]
 800228a:	f7fe fd07 	bl	8000c9c <__aeabi_ui2f>
 800228e:	492b      	ldr	r1, [pc, #172]	; (800233c <UpdateTimer+0xec>)
 8002290:	f7fe fd5c 	bl	8000d4c <__aeabi_fmul>
 8002294:	492a      	ldr	r1, [pc, #168]	; (8002340 <UpdateTimer+0xf0>)
 8002296:	f7fe fd59 	bl	8000d4c <__aeabi_fmul>
 800229a:	4601      	mov	r1, r0
 800229c:	4648      	mov	r0, r9
 800229e:	f7fe fc4d 	bl	8000b3c <__addsf3>
 80022a2:	4681      	mov	r9, r0
							  +((float)timer[0][timerNumber][1] * 100)
 80022a4:	7860      	ldrb	r0, [r4, #1]
 80022a6:	f7fe fcf9 	bl	8000c9c <__aeabi_ui2f>
 80022aa:	4925      	ldr	r1, [pc, #148]	; (8002340 <UpdateTimer+0xf0>)
 80022ac:	f7fe fd4e 	bl	8000d4c <__aeabi_fmul>
 80022b0:	4601      	mov	r1, r0
 80022b2:	4648      	mov	r0, r9
 80022b4:	f7fe fc42 	bl	8000b3c <__addsf3>
 80022b8:	4604      	mov	r4, r0
							  +((float)timer[0][timerNumber][0]);
 80022ba:	f816 0025 	ldrb.w	r0, [r6, r5, lsl #2]
	  }else
	  {
		  triggerTime = ((float)timer[1][timerNumber][3] * 60 * 60 * 100)
							  +((float)timer[1][timerNumber][2] * 60 * 100)
							  +((float)timer[1][timerNumber][1] * 100)
							  +((float)timer[1][timerNumber][0]);
 80022be:	f7fe fced 	bl	8000c9c <__aeabi_ui2f>
 80022c2:	4601      	mov	r1, r0
 80022c4:	4620      	mov	r0, r4
 80022c6:	f7fe fc39 	bl	8000b3c <__addsf3>
		  triggerTime = ((float)timer[1][timerNumber][3] * 60 * 60 * 100)
 80022ca:	f7fe fe8f 	bl	8000fec <__aeabi_f2uiz>
	  }
	  if(timerCounter[timerNumber] >= triggerTime)
 80022ce:	4540      	cmp	r0, r8
 80022d0:	f04f 0000 	mov.w	r0, #0
	  {
		  timerCounter[timerNumber] = 0;
 80022d4:	bf9c      	itt	ls
 80022d6:	f847 0025 	strls.w	r0, [r7, r5, lsl #2]
		  togglePin = 1;
 80022da:	2001      	movls	r0, #1
	}
	  return togglePin;
}
 80022dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		  triggerTime = ((float)timer[1][timerNumber][3] * 60 * 60 * 100)
 80022e0:	7ce0      	ldrb	r0, [r4, #19]
 80022e2:	f7fe fcdb 	bl	8000c9c <__aeabi_ui2f>
 80022e6:	4915      	ldr	r1, [pc, #84]	; (800233c <UpdateTimer+0xec>)
 80022e8:	f7fe fd30 	bl	8000d4c <__aeabi_fmul>
 80022ec:	4913      	ldr	r1, [pc, #76]	; (800233c <UpdateTimer+0xec>)
 80022ee:	f7fe fd2d 	bl	8000d4c <__aeabi_fmul>
 80022f2:	4913      	ldr	r1, [pc, #76]	; (8002340 <UpdateTimer+0xf0>)
 80022f4:	f7fe fd2a 	bl	8000d4c <__aeabi_fmul>
 80022f8:	4681      	mov	r9, r0
							  +((float)timer[1][timerNumber][2] * 60 * 100)
 80022fa:	7ca0      	ldrb	r0, [r4, #18]
 80022fc:	f7fe fcce 	bl	8000c9c <__aeabi_ui2f>
 8002300:	490e      	ldr	r1, [pc, #56]	; (800233c <UpdateTimer+0xec>)
 8002302:	f7fe fd23 	bl	8000d4c <__aeabi_fmul>
 8002306:	490e      	ldr	r1, [pc, #56]	; (8002340 <UpdateTimer+0xf0>)
 8002308:	f7fe fd20 	bl	8000d4c <__aeabi_fmul>
 800230c:	4601      	mov	r1, r0
 800230e:	4648      	mov	r0, r9
 8002310:	f7fe fc14 	bl	8000b3c <__addsf3>
 8002314:	4681      	mov	r9, r0
							  +((float)timer[1][timerNumber][1] * 100)
 8002316:	7c60      	ldrb	r0, [r4, #17]
 8002318:	f7fe fcc0 	bl	8000c9c <__aeabi_ui2f>
 800231c:	4908      	ldr	r1, [pc, #32]	; (8002340 <UpdateTimer+0xf0>)
 800231e:	f7fe fd15 	bl	8000d4c <__aeabi_fmul>
 8002322:	4601      	mov	r1, r0
 8002324:	4648      	mov	r0, r9
 8002326:	f7fe fc09 	bl	8000b3c <__addsf3>
							  +((float)timer[1][timerNumber][0]);
 800232a:	1d2b      	adds	r3, r5, #4
							  +((float)timer[1][timerNumber][1] * 100)
 800232c:	4604      	mov	r4, r0
							  +((float)timer[1][timerNumber][0]);
 800232e:	f816 0023 	ldrb.w	r0, [r6, r3, lsl #2]
 8002332:	e7c4      	b.n	80022be <UpdateTimer+0x6e>
 8002334:	200000c8 	.word	0x200000c8
 8002338:	20000009 	.word	0x20000009
 800233c:	42700000 	.word	0x42700000
 8002340:	42c80000 	.word	0x42c80000

08002344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002344:	b500      	push	{lr}
 8002346:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002348:	2228      	movs	r2, #40	; 0x28
 800234a:	2100      	movs	r1, #0
 800234c:	a806      	add	r0, sp, #24
 800234e:	f000 fba7 	bl	8002aa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002352:	2214      	movs	r2, #20
 8002354:	2100      	movs	r1, #0
 8002356:	a801      	add	r0, sp, #4
 8002358:	f000 fba2 	bl	8002aa0 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800235c:	2302      	movs	r3, #2
 800235e:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002360:	2301      	movs	r3, #1
 8002362:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002364:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002366:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002368:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800236a:	f7ff f81d 	bl	80013a8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800236e:	230f      	movs	r3, #15
 8002370:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV16;
 8002372:	23b0      	movs	r3, #176	; 0xb0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002374:	2100      	movs	r1, #0
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV16;
 8002376:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8002378:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800237c:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800237e:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8002380:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002382:	9105      	str	r1, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002384:	f7ff f9f2 	bl	800176c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8002388:	b011      	add	sp, #68	; 0x44
 800238a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08002390 <main>:
{
 8002390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002394:	b099      	sub	sp, #100	; 0x64
  HAL_Init();
 8002396:	f7fe fe6d 	bl	8001074 <HAL_Init>
  SystemClock_Config();
 800239a:	f7ff ffd3 	bl	8002344 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800239e:	2210      	movs	r2, #16
 80023a0:	2100      	movs	r1, #0
 80023a2:	a80b      	add	r0, sp, #44	; 0x2c
 80023a4:	f000 fb7c 	bl	8002aa0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023a8:	4b9d      	ldr	r3, [pc, #628]	; (8002620 <main+0x290>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3|LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80023aa:	f44f 7143 	mov.w	r1, #780	; 0x30c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ae:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3|LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80023b0:	489c      	ldr	r0, [pc, #624]	; (8002624 <main+0x294>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023b2:	f042 0210 	orr.w	r2, r2, #16
 80023b6:	619a      	str	r2, [r3, #24]
 80023b8:	699a      	ldr	r2, [r3, #24]
                          |GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80023ba:	2502      	movs	r5, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023bc:	f002 0210 	and.w	r2, r2, #16
 80023c0:	9206      	str	r2, [sp, #24]
 80023c2:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023c4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : PC2 PC3 LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|LD4_Pin|LD3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c6:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023c8:	f042 0220 	orr.w	r2, r2, #32
 80023cc:	619a      	str	r2, [r3, #24]
 80023ce:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d0:	f04f 0801 	mov.w	r8, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023d4:	f002 0220 	and.w	r2, r2, #32
 80023d8:	9207      	str	r2, [sp, #28]
 80023da:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023dc:	699a      	ldr	r2, [r3, #24]
  htim7.Instance = TIM7;
 80023de:	4f92      	ldr	r7, [pc, #584]	; (8002628 <main+0x298>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e0:	f042 0204 	orr.w	r2, r2, #4
 80023e4:	619a      	str	r2, [r3, #24]
 80023e6:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3|LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80023e8:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ea:	f003 0304 	and.w	r3, r3, #4
 80023ee:	9308      	str	r3, [sp, #32]
 80023f0:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3|LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80023f2:	f7fe ffc1 	bl	8001378 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 80023f6:	2200      	movs	r2, #0
 80023f8:	f44f 411f 	mov.w	r1, #40704	; 0x9f00
 80023fc:	488b      	ldr	r0, [pc, #556]	; (800262c <main+0x29c>)
 80023fe:	f7fe ffbb 	bl	8001378 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002402:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002406:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002408:	4b89      	ldr	r3, [pc, #548]	; (8002630 <main+0x2a0>)
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800240a:	a90b      	add	r1, sp, #44	; 0x2c
 800240c:	4885      	ldr	r0, [pc, #532]	; (8002624 <main+0x294>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800240e:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002410:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002412:	f7fe fec9 	bl	80011a8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|LD4_Pin|LD3_Pin;
 8002416:	f44f 7343 	mov.w	r3, #780	; 0x30c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800241a:	a90b      	add	r1, sp, #44	; 0x2c
 800241c:	4881      	ldr	r0, [pc, #516]	; (8002624 <main+0x294>)
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|LD4_Pin|LD3_Pin;
 800241e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002420:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002424:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002426:	950e      	str	r5, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002428:	f7fe febe 	bl	80011a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11 
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800242c:	f44f 431f 	mov.w	r3, #40704	; 0x9f00
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002430:	a90b      	add	r1, sp, #44	; 0x2c
 8002432:	487e      	ldr	r0, [pc, #504]	; (800262c <main+0x29c>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8002434:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002436:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243c:	950e      	str	r5, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800243e:	f7fe feb3 	bl	80011a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002442:	4622      	mov	r2, r4
 8002444:	4621      	mov	r1, r4
 8002446:	2028      	movs	r0, #40	; 0x28
 8002448:	f7fe fe56 	bl	80010f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800244c:	2028      	movs	r0, #40	; 0x28
  htim4.Instance = TIM4;
 800244e:	4d79      	ldr	r5, [pc, #484]	; (8002634 <main+0x2a4>)
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002450:	f7fe fe86 	bl	8001160 <HAL_NVIC_EnableIRQ>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002454:	221c      	movs	r2, #28
 8002456:	4621      	mov	r1, r4
 8002458:	a80b      	add	r0, sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800245a:	9409      	str	r4, [sp, #36]	; 0x24
 800245c:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 800245e:	f000 fb1f 	bl	8002aa0 <memset>
  htim4.Instance = TIM4;
 8002462:	4b75      	ldr	r3, [pc, #468]	; (8002638 <main+0x2a8>)
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8002464:	4628      	mov	r0, r5
  htim4.Init.Prescaler = 0;
 8002466:	e885 0018 	stmia.w	r5, {r3, r4}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800246a:	60ac      	str	r4, [r5, #8]
  htim4.Init.Period = 0;
 800246c:	60ec      	str	r4, [r5, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800246e:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002470:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8002472:	f7ff fbcd 	bl	8001c10 <HAL_TIM_OC_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002476:	a909      	add	r1, sp, #36	; 0x24
 8002478:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800247a:	9409      	str	r4, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800247c:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800247e:	f7ff fc49 	bl	8001d14 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002482:	4622      	mov	r2, r4
 8002484:	a90b      	add	r1, sp, #44	; 0x2c
 8002486:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002488:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 800248a:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800248c:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800248e:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002490:	f7ff fc12 	bl	8001cb8 <HAL_TIM_OC_ConfigChannel>
  int period = GetDesiredPeriodandPrescaler(.01,62500);
 8002494:	f24f 4124 	movw	r1, #62500	; 0xf424
 8002498:	4868      	ldr	r0, [pc, #416]	; (800263c <main+0x2ac>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800249a:	940b      	str	r4, [sp, #44]	; 0x2c
 800249c:	940c      	str	r4, [sp, #48]	; 0x30
  int period = GetDesiredPeriodandPrescaler(.01,62500);
 800249e:	f7ff feb7 	bl	8002210 <GetDesiredPeriodandPrescaler>
  htim7.Instance = TIM7;
 80024a2:	4b67      	ldr	r3, [pc, #412]	; (8002640 <main+0x2b0>)
  htim7.Init.Prescaler = prescaler;
 80024a4:	6078      	str	r0, [r7, #4]
  htim7.Init.Period = period;
 80024a6:	60f8      	str	r0, [r7, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80024a8:	4638      	mov	r0, r7
  htim7.Instance = TIM7;
 80024aa:	603b      	str	r3, [r7, #0]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ac:	60bc      	str	r4, [r7, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ae:	61bc      	str	r4, [r7, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80024b0:	f7ff fb94 	bl	8001bdc <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80024b4:	a90b      	add	r1, sp, #44	; 0x2c
 80024b6:	4638      	mov	r0, r7
  htim3.Instance = TIM3;
 80024b8:	4e62      	ldr	r6, [pc, #392]	; (8002644 <main+0x2b4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ba:	940b      	str	r4, [sp, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024bc:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80024be:	f7ff fc29 	bl	8001d14 <HAL_TIMEx_MasterConfigSynchronization>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024c2:	221c      	movs	r2, #28
 80024c4:	4621      	mov	r1, r4
 80024c6:	a80b      	add	r0, sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024c8:	9409      	str	r4, [sp, #36]	; 0x24
 80024ca:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024cc:	f000 fae8 	bl	8002aa0 <memset>
  htim3.Instance = TIM3;
 80024d0:	4b5d      	ldr	r3, [pc, #372]	; (8002648 <main+0x2b8>)
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80024d2:	4630      	mov	r0, r6
  htim3.Init.Prescaler = 0;
 80024d4:	e886 0018 	stmia.w	r6, {r3, r4}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024d8:	60b4      	str	r4, [r6, #8]
  htim3.Init.Period = 0;
 80024da:	60f4      	str	r4, [r6, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024dc:	6134      	str	r4, [r6, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024de:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80024e0:	f7ff fb96 	bl	8001c10 <HAL_TIM_OC_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024e4:	a909      	add	r1, sp, #36	; 0x24
 80024e6:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e8:	9409      	str	r4, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024ea:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024ec:	f7ff fc12 	bl	8001d14 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024f0:	4622      	mov	r2, r4
 80024f2:	a90b      	add	r1, sp, #44	; 0x2c
 80024f4:	4630      	mov	r0, r6
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80024f6:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80024f8:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024fa:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024fc:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024fe:	f7ff fbdb 	bl	8001cb8 <HAL_TIM_OC_ConfigChannel>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,0);//set low to keep current going through NC(Normally closed)
 8002502:	4622      	mov	r2, r4
 8002504:	2108      	movs	r1, #8
 8002506:	4847      	ldr	r0, [pc, #284]	; (8002624 <main+0x294>)
 8002508:	f7fe ff36 	bl	8001378 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,1);//set high to keep current going through NO(Normally Open)
 800250c:	4642      	mov	r2, r8
 800250e:	2104      	movs	r1, #4
 8002510:	4844      	ldr	r0, [pc, #272]	; (8002624 <main+0x294>)
 8002512:	f7fe ff31 	bl	8001378 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim7);
 8002516:	4638      	mov	r0, r7
 8002518:	f7ff fa42 	bl	80019a0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 800251c:	4630      	mov	r0, r6
 800251e:	f7ff fa3f 	bl	80019a0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8002522:	4628      	mov	r0, r5
 8002524:	f7ff fa3c 	bl	80019a0 <HAL_TIM_Base_Start_IT>
  LiquidCrystal(GPIOA, GPIO_PIN_15, 0, GPIO_PIN_12, GPIO_PIN_11, GPIO_PIN_10, GPIO_PIN_9, GPIO_PIN_8);
 8002528:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800252c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002530:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002534:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002538:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800253c:	4622      	mov	r2, r4
  displayChange = true;
 800253e:	4c43      	ldr	r4, [pc, #268]	; (800264c <main+0x2bc>)
  LiquidCrystal(GPIOA, GPIO_PIN_15, 0, GPIO_PIN_12, GPIO_PIN_11, GPIO_PIN_10, GPIO_PIN_9, GPIO_PIN_8);
 8002540:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002544:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002548:	4838      	ldr	r0, [pc, #224]	; (800262c <main+0x29c>)
 800254a:	f7ff fe13 	bl	8002174 <LiquidCrystal>
		int size1 = sprintf(str, "- %1d %02u:%02u:%02u.%02u%1d"
 800254e:	4f40      	ldr	r7, [pc, #256]	; (8002650 <main+0x2c0>)
  displayChange = true;
 8002550:	f884 8000 	strb.w	r8, [r4]
				, timer[0][currentTimer][3]
 8002554:	4d3f      	ldr	r5, [pc, #252]	; (8002654 <main+0x2c4>)
				, HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_3));
 8002556:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8002624 <main+0x294>
	  if(displayChange)
 800255a:	7823      	ldrb	r3, [r4, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d05e      	beq.n	800261e <main+0x28e>
		displayChange = false;
 8002560:	2600      	movs	r6, #0
 8002562:	7026      	strb	r6, [r4, #0]
		clear();
 8002564:	f7ff fcd1 	bl	8001f0a <clear>
		setCursor(0, 0);
 8002568:	4631      	mov	r1, r6
 800256a:	4630      	mov	r0, r6
 800256c:	f7ff fcd6 	bl	8001f1c <setCursor>
		int size1 = sprintf(str, "- %1d %02u:%02u:%02u.%02u%1d"
 8002570:	f897 9000 	ldrb.w	r9, [r7]
				, HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_3));
 8002574:	2108      	movs	r1, #8
				, timer[0][currentTimer][3]
 8002576:	eb05 0289 	add.w	r2, r5, r9, lsl #2
		int size1 = sprintf(str, "- %1d %02u:%02u:%02u.%02u%1d"
 800257a:	f892 a003 	ldrb.w	sl, [r2, #3]
 800257e:	f892 b002 	ldrb.w	fp, [r2, #2]
 8002582:	7853      	ldrb	r3, [r2, #1]
 8002584:	f815 2029 	ldrb.w	r2, [r5, r9, lsl #2]
				, HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_3));
 8002588:	4640      	mov	r0, r8
		int size1 = sprintf(str, "- %1d %02u:%02u:%02u.%02u%1d"
 800258a:	9305      	str	r3, [sp, #20]
 800258c:	9204      	str	r2, [sp, #16]
				, HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_3));
 800258e:	f7fe feed 	bl	800136c <HAL_GPIO_ReadPin>
		int size1 = sprintf(str, "- %1d %02u:%02u:%02u.%02u%1d"
 8002592:	9a04      	ldr	r2, [sp, #16]
 8002594:	9b05      	ldr	r3, [sp, #20]
 8002596:	4930      	ldr	r1, [pc, #192]	; (8002658 <main+0x2c8>)
 8002598:	9003      	str	r0, [sp, #12]
 800259a:	9202      	str	r2, [sp, #8]
 800259c:	9301      	str	r3, [sp, #4]
 800259e:	464a      	mov	r2, r9
 80025a0:	4653      	mov	r3, sl
 80025a2:	f8cd b000 	str.w	fp, [sp]
 80025a6:	a80b      	add	r0, sp, #44	; 0x2c
 80025a8:	f000 fa82 	bl	8002ab0 <siprintf>
 80025ac:	4681      	mov	r9, r0
		print(str);
 80025ae:	a80b      	add	r0, sp, #44	; 0x2c
 80025b0:	f7ff fe1a 	bl	80021e8 <print>
		setCursor(0, 1);
 80025b4:	2101      	movs	r1, #1
 80025b6:	4630      	mov	r0, r6
 80025b8:	f7ff fcb0 	bl	8001f1c <setCursor>
		int size2 = sprintf(str, "+ %1d %02u:%02u:%02u.%02u%1d"
 80025bc:	783e      	ldrb	r6, [r7, #0]
											, HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_3));
 80025be:	2108      	movs	r1, #8
				, timer[1][currentTimer][3]
 80025c0:	eb05 0286 	add.w	r2, r5, r6, lsl #2
		int size2 = sprintf(str, "+ %1d %02u:%02u:%02u.%02u%1d"
 80025c4:	7c53      	ldrb	r3, [r2, #17]
 80025c6:	f892 a013 	ldrb.w	sl, [r2, #19]
 80025ca:	f892 b012 	ldrb.w	fp, [r2, #18]
				, timer[1][currentTimer][0]
 80025ce:	1d32      	adds	r2, r6, #4
		int size2 = sprintf(str, "+ %1d %02u:%02u:%02u.%02u%1d"
 80025d0:	f815 2022 	ldrb.w	r2, [r5, r2, lsl #2]
											, HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_3));
 80025d4:	4640      	mov	r0, r8
		int size2 = sprintf(str, "+ %1d %02u:%02u:%02u.%02u%1d"
 80025d6:	9305      	str	r3, [sp, #20]
 80025d8:	9204      	str	r2, [sp, #16]
											, HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_3));
 80025da:	f7fe fec7 	bl	800136c <HAL_GPIO_ReadPin>
		int size2 = sprintf(str, "+ %1d %02u:%02u:%02u.%02u%1d"
 80025de:	9a04      	ldr	r2, [sp, #16]
 80025e0:	9b05      	ldr	r3, [sp, #20]
 80025e2:	491e      	ldr	r1, [pc, #120]	; (800265c <main+0x2cc>)
 80025e4:	9003      	str	r0, [sp, #12]
 80025e6:	9202      	str	r2, [sp, #8]
 80025e8:	9301      	str	r3, [sp, #4]
 80025ea:	4632      	mov	r2, r6
 80025ec:	4653      	mov	r3, sl
 80025ee:	f8cd b000 	str.w	fp, [sp]
 80025f2:	a80b      	add	r0, sp, #44	; 0x2c
 80025f4:	f000 fa5c 	bl	8002ab0 <siprintf>
 80025f8:	4606      	mov	r6, r0
		print(str);
 80025fa:	a80b      	add	r0, sp, #44	; 0x2c
 80025fc:	f7ff fdf4 	bl	80021e8 <print>
		setCursor((currectTimerState? size2 : size1) - 3*(currentTimerVal) - 1, currectTimerState);
 8002600:	4b17      	ldr	r3, [pc, #92]	; (8002660 <main+0x2d0>)
 8002602:	7819      	ldrb	r1, [r3, #0]
 8002604:	4b17      	ldr	r3, [pc, #92]	; (8002664 <main+0x2d4>)
 8002606:	2900      	cmp	r1, #0
 8002608:	bf08      	it	eq
 800260a:	464e      	moveq	r6, r9
 800260c:	7818      	ldrb	r0, [r3, #0]
 800260e:	eba0 0080 	sub.w	r0, r0, r0, lsl #2
 8002612:	4430      	add	r0, r6
 8002614:	3801      	subs	r0, #1
 8002616:	f7ff fc81 	bl	8001f1c <setCursor>
		blink();
 800261a:	f7ff fdd9 	bl	80021d0 <blink>
	  if(displayChange)
 800261e:	e79c      	b.n	800255a <main+0x1ca>
 8002620:	40021000 	.word	0x40021000
 8002624:	40011000 	.word	0x40011000
 8002628:	2000019c 	.word	0x2000019c
 800262c:	40010800 	.word	0x40010800
 8002630:	10110000 	.word	0x10110000
 8002634:	20000118 	.word	0x20000118
 8002638:	40000800 	.word	0x40000800
 800263c:	3c23d70a 	.word	0x3c23d70a
 8002640:	40001400 	.word	0x40001400
 8002644:	20000158 	.word	0x20000158
 8002648:	40000400 	.word	0x40000400
 800264c:	20000198 	.word	0x20000198
 8002650:	200000c6 	.word	0x200000c6
 8002654:	20000009 	.word	0x20000009
 8002658:	08003544 	.word	0x08003544
 800265c:	08003561 	.word	0x08003561
 8002660:	200000c5 	.word	0x200000c5
 8002664:	20000199 	.word	0x20000199

08002668 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002668:	4b0e      	ldr	r3, [pc, #56]	; (80026a4 <HAL_MspInit+0x3c>)
{
 800266a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800266c:	699a      	ldr	r2, [r3, #24]
 800266e:	f042 0201 	orr.w	r2, r2, #1
 8002672:	619a      	str	r2, [r3, #24]
 8002674:	699a      	ldr	r2, [r3, #24]
 8002676:	f002 0201 	and.w	r2, r2, #1
 800267a:	9200      	str	r2, [sp, #0]
 800267c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800267e:	69da      	ldr	r2, [r3, #28]
 8002680:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002684:	61da      	str	r2, [r3, #28]
 8002686:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002688:	4a07      	ldr	r2, [pc, #28]	; (80026a8 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800268a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268e:	9301      	str	r3, [sp, #4]
 8002690:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002692:	6853      	ldr	r3, [r2, #4]
 8002694:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002698:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800269c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800269e:	b002      	add	sp, #8
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	40021000 	.word	0x40021000
 80026a8:	40010000 	.word	0x40010000

080026ac <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 80026ac:	b507      	push	{r0, r1, r2, lr}
  if(htim_oc->Instance==TIM3)
 80026ae:	6803      	ldr	r3, [r0, #0]
 80026b0:	4a15      	ldr	r2, [pc, #84]	; (8002708 <HAL_TIM_OC_MspInit+0x5c>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d114      	bne.n	80026e0 <HAL_TIM_OC_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026b6:	4b15      	ldr	r3, [pc, #84]	; (800270c <HAL_TIM_OC_MspInit+0x60>)
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80026b8:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026ba:	69da      	ldr	r2, [r3, #28]
 80026bc:	f042 0202 	orr.w	r2, r2, #2
 80026c0:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80026c2:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026c4:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80026c6:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026c8:	f003 0302 	and.w	r3, r3, #2
 80026cc:	9300      	str	r3, [sp, #0]
 80026ce:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80026d0:	f7fe fd12 	bl	80010f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80026d4:	201d      	movs	r0, #29
  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80026d6:	f7fe fd43 	bl	8001160 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80026da:	b003      	add	sp, #12
 80026dc:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_oc->Instance==TIM4)
 80026e0:	4a0b      	ldr	r2, [pc, #44]	; (8002710 <HAL_TIM_OC_MspInit+0x64>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d1f9      	bne.n	80026da <HAL_TIM_OC_MspInit+0x2e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026e6:	4b09      	ldr	r3, [pc, #36]	; (800270c <HAL_TIM_OC_MspInit+0x60>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80026e8:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026ea:	69da      	ldr	r2, [r3, #28]
 80026ec:	f042 0204 	orr.w	r2, r2, #4
 80026f0:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80026f2:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026f4:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80026f6:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026f8:	f003 0304 	and.w	r3, r3, #4
 80026fc:	9301      	str	r3, [sp, #4]
 80026fe:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002700:	f7fe fcfa 	bl	80010f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002704:	201e      	movs	r0, #30
 8002706:	e7e6      	b.n	80026d6 <HAL_TIM_OC_MspInit+0x2a>
 8002708:	40000400 	.word	0x40000400
 800270c:	40021000 	.word	0x40021000
 8002710:	40000800 	.word	0x40000800

08002714 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002714:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM7)
 8002716:	4b0d      	ldr	r3, [pc, #52]	; (800274c <HAL_TIM_Base_MspInit+0x38>)
 8002718:	6802      	ldr	r2, [r0, #0]
 800271a:	429a      	cmp	r2, r3
 800271c:	d112      	bne.n	8002744 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800271e:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8002722:	69da      	ldr	r2, [r3, #28]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002724:	2037      	movs	r0, #55	; 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002726:	f042 0220 	orr.w	r2, r2, #32
 800272a:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800272c:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 800272e:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002730:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002732:	f003 0320 	and.w	r3, r3, #32
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800273a:	f7fe fcdd 	bl	80010f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800273e:	2037      	movs	r0, #55	; 0x37
 8002740:	f7fe fd0e 	bl	8001160 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002744:	b003      	add	sp, #12
 8002746:	f85d fb04 	ldr.w	pc, [sp], #4
 800274a:	bf00      	nop
 800274c:	40001400 	.word	0x40001400

08002750 <NMI_Handler>:
 8002750:	4770      	bx	lr

08002752 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002752:	e7fe      	b.n	8002752 <HardFault_Handler>

08002754 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002754:	e7fe      	b.n	8002754 <MemManage_Handler>

08002756 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002756:	e7fe      	b.n	8002756 <BusFault_Handler>

08002758 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002758:	e7fe      	b.n	8002758 <UsageFault_Handler>

0800275a <SVC_Handler>:
 800275a:	4770      	bx	lr

0800275c <DebugMon_Handler>:
 800275c:	4770      	bx	lr

0800275e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800275e:	4770      	bx	lr

08002760 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002760:	f7fe bc94 	b.w	800108c <HAL_IncTick>

08002764 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002764:	4801      	ldr	r0, [pc, #4]	; (800276c <TIM3_IRQHandler+0x8>)
 8002766:	f7ff b945 	b.w	80019f4 <HAL_TIM_IRQHandler>
 800276a:	bf00      	nop
 800276c:	20000158 	.word	0x20000158

08002770 <TIM4_IRQHandler>:
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */
	debouncer = 0;
 8002770:	2200      	movs	r2, #0
{
 8002772:	b510      	push	{r4, lr}
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002774:	4c05      	ldr	r4, [pc, #20]	; (800278c <TIM4_IRQHandler+0x1c>)
	debouncer = 0;
 8002776:	4b06      	ldr	r3, [pc, #24]	; (8002790 <TIM4_IRQHandler+0x20>)
  HAL_TIM_IRQHandler(&htim4);
 8002778:	4620      	mov	r0, r4
	debouncer = 0;
 800277a:	601a      	str	r2, [r3, #0]
  HAL_TIM_IRQHandler(&htim4);
 800277c:	f7ff f93a 	bl	80019f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */
	HAL_TIM_Base_Stop_IT(&htim4);
 8002780:	4620      	mov	r0, r4

  /* USER CODE END TIM4_IRQn 1 */
}
 8002782:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Stop_IT(&htim4);
 8002786:	f7ff b91b 	b.w	80019c0 <HAL_TIM_Base_Stop_IT>
 800278a:	bf00      	nop
 800278c:	20000118 	.word	0x20000118
 8002790:	20000114 	.word	0x20000114

08002794 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if(debouncer == 0)
 8002796:	4b5a      	ldr	r3, [pc, #360]	; (8002900 <EXTI15_10_IRQHandler+0x16c>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	2a00      	cmp	r2, #0
 800279c:	f040 809a 	bne.w	80028d4 <EXTI15_10_IRQHandler+0x140>
	{
		debouncer = 1;
 80027a0:	2701      	movs	r7, #1

		int read_10 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10);
 80027a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027a6:	4857      	ldr	r0, [pc, #348]	; (8002904 <EXTI15_10_IRQHandler+0x170>)
		debouncer = 1;
 80027a8:	601f      	str	r7, [r3, #0]
		int read_10 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10);
 80027aa:	f7fe fddf 	bl	800136c <HAL_GPIO_ReadPin>
		int read_11 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11);
 80027ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
		int read_10 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10);
 80027b2:	4605      	mov	r5, r0
		int read_11 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11);
 80027b4:	4853      	ldr	r0, [pc, #332]	; (8002904 <EXTI15_10_IRQHandler+0x170>)
 80027b6:	f7fe fdd9 	bl	800136c <HAL_GPIO_ReadPin>
		int read_12 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12);
 80027ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
		int read_11 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11);
 80027be:	4604      	mov	r4, r0
		int read_12 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12);
 80027c0:	4850      	ldr	r0, [pc, #320]	; (8002904 <EXTI15_10_IRQHandler+0x170>)
 80027c2:	f7fe fdd3 	bl	800136c <HAL_GPIO_ReadPin>
		int read_15 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80027c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		int read_12 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12);
 80027ca:	4606      	mov	r6, r0
		int read_15 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80027cc:	484d      	ldr	r0, [pc, #308]	; (8002904 <EXTI15_10_IRQHandler+0x170>)
 80027ce:	f7fe fdcd 	bl	800136c <HAL_GPIO_ReadPin>

		if(read_10)
 80027d2:	b135      	cbz	r5, 80027e2 <EXTI15_10_IRQHandler+0x4e>
		{

			currentTimerVal--;
 80027d4:	4a4c      	ldr	r2, [pc, #304]	; (8002908 <EXTI15_10_IRQHandler+0x174>)
 80027d6:	7813      	ldrb	r3, [r2, #0]
 80027d8:	3b01      	subs	r3, #1
 80027da:	b2db      	uxtb	r3, r3
			if(currentTimerVal == 255)//hours place
 80027dc:	2bff      	cmp	r3, #255	; 0xff
 80027de:	d02e      	beq.n	800283e <EXTI15_10_IRQHandler+0xaa>
			currentTimerVal--;
 80027e0:	7013      	strb	r3, [r2, #0]
						currentTimer = timerCount - 1;
					}
				}
			}
		}
		if(read_11)
 80027e2:	b184      	cbz	r4, 8002806 <EXTI15_10_IRQHandler+0x72>
		{
			currentTimerVal++;
 80027e4:	4a48      	ldr	r2, [pc, #288]	; (8002908 <EXTI15_10_IRQHandler+0x174>)
 80027e6:	7813      	ldrb	r3, [r2, #0]
 80027e8:	3301      	adds	r3, #1
 80027ea:	b2db      	uxtb	r3, r3
			if(currentTimerVal > 3)//hours place
 80027ec:	2b03      	cmp	r3, #3
			currentTimerVal++;
 80027ee:	7013      	strb	r3, [r2, #0]
			if(currentTimerVal > 3)//hours place
 80027f0:	d909      	bls.n	8002806 <EXTI15_10_IRQHandler+0x72>
			{
				currentTimerVal = 0;
 80027f2:	2100      	movs	r1, #0
 80027f4:	4b44      	ldr	r3, [pc, #272]	; (8002908 <EXTI15_10_IRQHandler+0x174>)
				currectTimerState++;
 80027f6:	4a45      	ldr	r2, [pc, #276]	; (800290c <EXTI15_10_IRQHandler+0x178>)
				currentTimerVal = 0;
 80027f8:	7019      	strb	r1, [r3, #0]
				currectTimerState++;
 80027fa:	7813      	ldrb	r3, [r2, #0]
 80027fc:	3301      	adds	r3, #1
 80027fe:	b2db      	uxtb	r3, r3
				if(currectTimerState > 1)//on
 8002800:	2b01      	cmp	r3, #1
 8002802:	d833      	bhi.n	800286c <EXTI15_10_IRQHandler+0xd8>
				currectTimerState++;
 8002804:	7013      	strb	r3, [r2, #0]
						currentTimer = 0;
					}
				}
			}
		}
		if(read_12)
 8002806:	2e00      	cmp	r6, #0
 8002808:	d05a      	beq.n	80028c0 <EXTI15_10_IRQHandler+0x12c>
		{
			timer[currectTimerState][currentTimer][currentTimerVal]--;
 800280a:	4b40      	ldr	r3, [pc, #256]	; (800290c <EXTI15_10_IRQHandler+0x178>)
 800280c:	4c40      	ldr	r4, [pc, #256]	; (8002910 <EXTI15_10_IRQHandler+0x17c>)
 800280e:	781d      	ldrb	r5, [r3, #0]
 8002810:	4b40      	ldr	r3, [pc, #256]	; (8002914 <EXTI15_10_IRQHandler+0x180>)
 8002812:	781a      	ldrb	r2, [r3, #0]
 8002814:	4b3c      	ldr	r3, [pc, #240]	; (8002908 <EXTI15_10_IRQHandler+0x174>)
 8002816:	eb02 0185 	add.w	r1, r2, r5, lsl #2
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8002820:	5ce1      	ldrb	r1, [r4, r3]
 8002822:	18e6      	adds	r6, r4, r3
 8002824:	3901      	subs	r1, #1
 8002826:	b2c9      	uxtb	r1, r1
			if(timer[currectTimerState][currentTimer][currentTimerVal] == 255)
 8002828:	29ff      	cmp	r1, #255	; 0xff
			timer[currectTimerState][currentTimer][currentTimerVal]--;
 800282a:	54e1      	strb	r1, [r4, r3]
			if(timer[currectTimerState][currentTimer][currentTimerVal] == 255)
 800282c:	d12a      	bne.n	8002884 <EXTI15_10_IRQHandler+0xf0>
				timer[currectTimerState][currentTimer][currentTimerVal] = 99;
		}

		if(read_15)
 800282e:	2800      	cmp	r0, #0
 8002830:	d143      	bne.n	80028ba <EXTI15_10_IRQHandler+0x126>
				timer[currectTimerState][currentTimer][currentTimerVal] = 99;
 8002832:	2363      	movs	r3, #99	; 0x63
 8002834:	7033      	strb	r3, [r6, #0]
				timer[currectTimerState][currentTimer][currentTimerVal] = 0;
		}

		if(read_15 || read_12 || read_11 || read_10)
		{
			displayChange = true;
 8002836:	2201      	movs	r2, #1
 8002838:	4b37      	ldr	r3, [pc, #220]	; (8002918 <EXTI15_10_IRQHandler+0x184>)
 800283a:	701a      	strb	r2, [r3, #0]
 800283c:	e046      	b.n	80028cc <EXTI15_10_IRQHandler+0x138>
				currentTimerVal = 3;
 800283e:	2303      	movs	r3, #3
 8002840:	7013      	strb	r3, [r2, #0]
				currectTimerState--;
 8002842:	4a32      	ldr	r2, [pc, #200]	; (800290c <EXTI15_10_IRQHandler+0x178>)
 8002844:	7813      	ldrb	r3, [r2, #0]
 8002846:	3b01      	subs	r3, #1
 8002848:	b2db      	uxtb	r3, r3
				if(currectTimerState == 255)//on
 800284a:	2bff      	cmp	r3, #255	; 0xff
 800284c:	d10a      	bne.n	8002864 <EXTI15_10_IRQHandler+0xd0>
					currectTimerState = 1;
 800284e:	7017      	strb	r7, [r2, #0]
					currentTimer--;
 8002850:	4a30      	ldr	r2, [pc, #192]	; (8002914 <EXTI15_10_IRQHandler+0x180>)
 8002852:	7813      	ldrb	r3, [r2, #0]
 8002854:	3b01      	subs	r3, #1
 8002856:	b2db      	uxtb	r3, r3
					if(currentTimer == 255)
 8002858:	2bff      	cmp	r3, #255	; 0xff
					currentTimer--;
 800285a:	7013      	strb	r3, [r2, #0]
					if(currentTimer == 255)
 800285c:	d103      	bne.n	8002866 <EXTI15_10_IRQHandler+0xd2>
						currentTimer = timerCount - 1;
 800285e:	4b2f      	ldr	r3, [pc, #188]	; (800291c <EXTI15_10_IRQHandler+0x188>)
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	3b01      	subs	r3, #1
				currectTimerState--;
 8002864:	7013      	strb	r3, [r2, #0]
		if(read_11)
 8002866:	2c00      	cmp	r4, #0
 8002868:	d0cd      	beq.n	8002806 <EXTI15_10_IRQHandler+0x72>
 800286a:	e7c2      	b.n	80027f2 <EXTI15_10_IRQHandler+0x5e>
					currectTimerState = 0;
 800286c:	7011      	strb	r1, [r2, #0]
					currentTimer++;
 800286e:	4a29      	ldr	r2, [pc, #164]	; (8002914 <EXTI15_10_IRQHandler+0x180>)
					if(currentTimer >= timerCount)
 8002870:	4f2a      	ldr	r7, [pc, #168]	; (800291c <EXTI15_10_IRQHandler+0x188>)
					currentTimer++;
 8002872:	7813      	ldrb	r3, [r2, #0]
					if(currentTimer >= timerCount)
 8002874:	783f      	ldrb	r7, [r7, #0]
					currentTimer++;
 8002876:	3301      	adds	r3, #1
 8002878:	b2db      	uxtb	r3, r3
					if(currentTimer >= timerCount)
 800287a:	429f      	cmp	r7, r3
					currentTimer++;
 800287c:	7013      	strb	r3, [r2, #0]
						currentTimer = 0;
 800287e:	bf98      	it	ls
 8002880:	7011      	strbls	r1, [r2, #0]
 8002882:	e7c0      	b.n	8002806 <EXTI15_10_IRQHandler+0x72>
		if(read_15)
 8002884:	2800      	cmp	r0, #0
 8002886:	d0d6      	beq.n	8002836 <EXTI15_10_IRQHandler+0xa2>
			timer[currectTimerState][currentTimer][currentTimerVal]++;
 8002888:	4b20      	ldr	r3, [pc, #128]	; (800290c <EXTI15_10_IRQHandler+0x178>)
 800288a:	4821      	ldr	r0, [pc, #132]	; (8002910 <EXTI15_10_IRQHandler+0x17c>)
 800288c:	781d      	ldrb	r5, [r3, #0]
 800288e:	4b21      	ldr	r3, [pc, #132]	; (8002914 <EXTI15_10_IRQHandler+0x180>)
 8002890:	781a      	ldrb	r2, [r3, #0]
 8002892:	4b1d      	ldr	r3, [pc, #116]	; (8002908 <EXTI15_10_IRQHandler+0x174>)
 8002894:	eb02 0185 	add.w	r1, r2, r5, lsl #2
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800289e:	5cc1      	ldrb	r1, [r0, r3]
 80028a0:	3101      	adds	r1, #1
 80028a2:	b2c9      	uxtb	r1, r1
			if(timer[currectTimerState][currentTimer][currentTimerVal] > 99)
 80028a4:	2963      	cmp	r1, #99	; 0x63
			timer[currectTimerState][currentTimer][currentTimerVal]++;
 80028a6:	54c1      	strb	r1, [r0, r3]
			if(timer[currectTimerState][currentTimer][currentTimerVal] > 99)
 80028a8:	d9c5      	bls.n	8002836 <EXTI15_10_IRQHandler+0xa2>
				timer[currectTimerState][currentTimer][currentTimerVal] = 0;
 80028aa:	4919      	ldr	r1, [pc, #100]	; (8002910 <EXTI15_10_IRQHandler+0x17c>)
 80028ac:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 80028b0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80028b4:	2100      	movs	r1, #0
 80028b6:	54d1      	strb	r1, [r2, r3]
 80028b8:	e7bd      	b.n	8002836 <EXTI15_10_IRQHandler+0xa2>
			timer[currectTimerState][currentTimer][currentTimerVal]++;
 80028ba:	2164      	movs	r1, #100	; 0x64
 80028bc:	7031      	strb	r1, [r6, #0]
 80028be:	e7f4      	b.n	80028aa <EXTI15_10_IRQHandler+0x116>
		if(read_15)
 80028c0:	2800      	cmp	r0, #0
 80028c2:	d1e1      	bne.n	8002888 <EXTI15_10_IRQHandler+0xf4>
		if(read_15 || read_12 || read_11 || read_10)
 80028c4:	2c00      	cmp	r4, #0
 80028c6:	d1b6      	bne.n	8002836 <EXTI15_10_IRQHandler+0xa2>
 80028c8:	2d00      	cmp	r5, #0
 80028ca:	d1b4      	bne.n	8002836 <EXTI15_10_IRQHandler+0xa2>
		}

		TIM4->ARR = 112*112;//GetDesiredPeriodandPrescaler(.2);
 80028cc:	f44f 5244 	mov.w	r2, #12544	; 0x3100
 80028d0:	4b13      	ldr	r3, [pc, #76]	; (8002920 <EXTI15_10_IRQHandler+0x18c>)
 80028d2:	62da      	str	r2, [r3, #44]	; 0x2c
		//TIM4->ARR *= TIM4->ARR;
	}

	HAL_TIM_Base_Start_IT(&htim4);
 80028d4:	4813      	ldr	r0, [pc, #76]	; (8002924 <EXTI15_10_IRQHandler+0x190>)
 80028d6:	f7ff f863 	bl	80019a0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80028da:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80028de:	f7fe fd57 	bl	8001390 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80028e2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80028e6:	f7fe fd53 	bl	8001390 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80028ea:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80028ee:	f7fe fd4f 	bl	8001390 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80028f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80028f6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80028fa:	f7fe bd49 	b.w	8001390 <HAL_GPIO_EXTI_IRQHandler>
 80028fe:	bf00      	nop
 8002900:	20000114 	.word	0x20000114
 8002904:	40011000 	.word	0x40011000
 8002908:	20000199 	.word	0x20000199
 800290c:	200000c5 	.word	0x200000c5
 8002910:	20000009 	.word	0x20000009
 8002914:	200000c6 	.word	0x200000c6
 8002918:	20000198 	.word	0x20000198
 800291c:	20000029 	.word	0x20000029
 8002920:	40000800 	.word	0x40000800
 8002924:	20000118 	.word	0x20000118

08002928 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */
	for(int timerNumber = 0; timerNumber < 2; timerNumber++)
 800292c:	2400      	movs	r4, #0
	{
		int read = HAL_GPIO_ReadPin(GPIOC,timerPin[timerNumber]);
 800292e:	4d0f      	ldr	r5, [pc, #60]	; (800296c <TIM7_IRQHandler+0x44>)
 8002930:	4f0f      	ldr	r7, [pc, #60]	; (8002970 <TIM7_IRQHandler+0x48>)
		if(UpdateTimer(timerNumber, read) == 1)
		{
			HAL_GPIO_TogglePin(GPIOC,timerPin[timerNumber]);
			displayChange = true;
 8002932:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8002978 <TIM7_IRQHandler+0x50>
		int read = HAL_GPIO_ReadPin(GPIOC,timerPin[timerNumber]);
 8002936:	f835 1024 	ldrh.w	r1, [r5, r4, lsl #2]
 800293a:	480d      	ldr	r0, [pc, #52]	; (8002970 <TIM7_IRQHandler+0x48>)
 800293c:	f7fe fd16 	bl	800136c <HAL_GPIO_ReadPin>
		if(UpdateTimer(timerNumber, read) == 1)
 8002940:	4601      	mov	r1, r0
 8002942:	4620      	mov	r0, r4
 8002944:	f7ff fc84 	bl	8002250 <UpdateTimer>
 8002948:	2801      	cmp	r0, #1
 800294a:	4606      	mov	r6, r0
 800294c:	d106      	bne.n	800295c <TIM7_IRQHandler+0x34>
			HAL_GPIO_TogglePin(GPIOC,timerPin[timerNumber]);
 800294e:	f835 1024 	ldrh.w	r1, [r5, r4, lsl #2]
 8002952:	4638      	mov	r0, r7
 8002954:	f7fe fd15 	bl	8001382 <HAL_GPIO_TogglePin>
			displayChange = true;
 8002958:	f888 6000 	strb.w	r6, [r8]
	for(int timerNumber = 0; timerNumber < 2; timerNumber++)
 800295c:	3401      	adds	r4, #1
 800295e:	2c02      	cmp	r4, #2
 8002960:	d1e9      	bne.n	8002936 <TIM7_IRQHandler+0xe>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002962:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_TIM_IRQHandler(&htim7);
 8002966:	4803      	ldr	r0, [pc, #12]	; (8002974 <TIM7_IRQHandler+0x4c>)
 8002968:	f7ff b844 	b.w	80019f4 <HAL_TIM_IRQHandler>
 800296c:	2000002c 	.word	0x2000002c
 8002970:	40011000 	.word	0x40011000
 8002974:	2000019c 	.word	0x2000019c
 8002978:	20000198 	.word	0x20000198

0800297c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800297c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800297e:	4b0a      	ldr	r3, [pc, #40]	; (80029a8 <_sbrk+0x2c>)
{
 8002980:	4602      	mov	r2, r0
	if (heap_end == 0)
 8002982:	6819      	ldr	r1, [r3, #0]
 8002984:	b909      	cbnz	r1, 800298a <_sbrk+0xe>
		heap_end = &end;
 8002986:	4909      	ldr	r1, [pc, #36]	; (80029ac <_sbrk+0x30>)
 8002988:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 800298a:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 800298c:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800298e:	4402      	add	r2, r0
 8002990:	428a      	cmp	r2, r1
 8002992:	d906      	bls.n	80029a2 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002994:	f000 f85a 	bl	8002a4c <__errno>
 8002998:	230c      	movs	r3, #12
 800299a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800299c:	f04f 30ff 	mov.w	r0, #4294967295
 80029a0:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80029a2:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80029a4:	bd08      	pop	{r3, pc}
 80029a6:	bf00      	nop
 80029a8:	200000d8 	.word	0x200000d8
 80029ac:	200001e0 	.word	0x200001e0

080029b0 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80029b0:	4b10      	ldr	r3, [pc, #64]	; (80029f4 <SystemInit+0x44>)
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	f042 0201 	orr.w	r2, r2, #1
 80029b8:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80029ba:	6859      	ldr	r1, [r3, #4]
 80029bc:	4a0e      	ldr	r2, [pc, #56]	; (80029f8 <SystemInit+0x48>)
 80029be:	400a      	ands	r2, r1
 80029c0:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80029c8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80029cc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80029d4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80029dc:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;
#elif defined(STM32F100xB) || defined(STM32F100xE)
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80029de:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80029e2:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
 80029e4:	2200      	movs	r2, #0
 80029e6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80029e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80029ec:	4b03      	ldr	r3, [pc, #12]	; (80029fc <SystemInit+0x4c>)
 80029ee:	609a      	str	r2, [r3, #8]
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	40021000 	.word	0x40021000
 80029f8:	f8ff0000 	.word	0xf8ff0000
 80029fc:	e000ed00 	.word	0xe000ed00

08002a00 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002a00:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002a02:	e003      	b.n	8002a0c <LoopCopyDataInit>

08002a04 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002a04:	4b0b      	ldr	r3, [pc, #44]	; (8002a34 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002a06:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002a08:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002a0a:	3104      	adds	r1, #4

08002a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002a0c:	480a      	ldr	r0, [pc, #40]	; (8002a38 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002a0e:	4b0b      	ldr	r3, [pc, #44]	; (8002a3c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002a10:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002a12:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002a14:	d3f6      	bcc.n	8002a04 <CopyDataInit>
  ldr r2, =_sbss
 8002a16:	4a0a      	ldr	r2, [pc, #40]	; (8002a40 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002a18:	e002      	b.n	8002a20 <LoopFillZerobss>

08002a1a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002a1a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002a1c:	f842 3b04 	str.w	r3, [r2], #4

08002a20 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002a20:	4b08      	ldr	r3, [pc, #32]	; (8002a44 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002a22:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002a24:	d3f9      	bcc.n	8002a1a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a26:	f7ff ffc3 	bl	80029b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a2a:	f000 f815 	bl	8002a58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a2e:	f7ff fcaf 	bl	8002390 <main>
  bx lr
 8002a32:	4770      	bx	lr
  ldr r3, =_sidata
 8002a34:	080035d0 	.word	0x080035d0
  ldr r0, =_sdata
 8002a38:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002a3c:	200000a8 	.word	0x200000a8
  ldr r2, =_sbss
 8002a40:	200000a8 	.word	0x200000a8
  ldr r3, = _ebss
 8002a44:	200001e0 	.word	0x200001e0

08002a48 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a48:	e7fe      	b.n	8002a48 <ADC1_IRQHandler>
	...

08002a4c <__errno>:
 8002a4c:	4b01      	ldr	r3, [pc, #4]	; (8002a54 <__errno+0x8>)
 8002a4e:	6818      	ldr	r0, [r3, #0]
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	20000040 	.word	0x20000040

08002a58 <__libc_init_array>:
 8002a58:	b570      	push	{r4, r5, r6, lr}
 8002a5a:	2500      	movs	r5, #0
 8002a5c:	4e0c      	ldr	r6, [pc, #48]	; (8002a90 <__libc_init_array+0x38>)
 8002a5e:	4c0d      	ldr	r4, [pc, #52]	; (8002a94 <__libc_init_array+0x3c>)
 8002a60:	1ba4      	subs	r4, r4, r6
 8002a62:	10a4      	asrs	r4, r4, #2
 8002a64:	42a5      	cmp	r5, r4
 8002a66:	d109      	bne.n	8002a7c <__libc_init_array+0x24>
 8002a68:	f000 fd50 	bl	800350c <_init>
 8002a6c:	2500      	movs	r5, #0
 8002a6e:	4e0a      	ldr	r6, [pc, #40]	; (8002a98 <__libc_init_array+0x40>)
 8002a70:	4c0a      	ldr	r4, [pc, #40]	; (8002a9c <__libc_init_array+0x44>)
 8002a72:	1ba4      	subs	r4, r4, r6
 8002a74:	10a4      	asrs	r4, r4, #2
 8002a76:	42a5      	cmp	r5, r4
 8002a78:	d105      	bne.n	8002a86 <__libc_init_array+0x2e>
 8002a7a:	bd70      	pop	{r4, r5, r6, pc}
 8002a7c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a80:	4798      	blx	r3
 8002a82:	3501      	adds	r5, #1
 8002a84:	e7ee      	b.n	8002a64 <__libc_init_array+0xc>
 8002a86:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a8a:	4798      	blx	r3
 8002a8c:	3501      	adds	r5, #1
 8002a8e:	e7f2      	b.n	8002a76 <__libc_init_array+0x1e>
 8002a90:	080035c8 	.word	0x080035c8
 8002a94:	080035c8 	.word	0x080035c8
 8002a98:	080035c8 	.word	0x080035c8
 8002a9c:	080035cc 	.word	0x080035cc

08002aa0 <memset>:
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	4402      	add	r2, r0
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d100      	bne.n	8002aaa <memset+0xa>
 8002aa8:	4770      	bx	lr
 8002aaa:	f803 1b01 	strb.w	r1, [r3], #1
 8002aae:	e7f9      	b.n	8002aa4 <memset+0x4>

08002ab0 <siprintf>:
 8002ab0:	b40e      	push	{r1, r2, r3}
 8002ab2:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002ab6:	b500      	push	{lr}
 8002ab8:	b09c      	sub	sp, #112	; 0x70
 8002aba:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002abe:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002ac2:	9104      	str	r1, [sp, #16]
 8002ac4:	9107      	str	r1, [sp, #28]
 8002ac6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002aca:	ab1d      	add	r3, sp, #116	; 0x74
 8002acc:	9002      	str	r0, [sp, #8]
 8002ace:	9006      	str	r0, [sp, #24]
 8002ad0:	4808      	ldr	r0, [pc, #32]	; (8002af4 <siprintf+0x44>)
 8002ad2:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ad6:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002ada:	6800      	ldr	r0, [r0, #0]
 8002adc:	a902      	add	r1, sp, #8
 8002ade:	9301      	str	r3, [sp, #4]
 8002ae0:	f000 f866 	bl	8002bb0 <_svfiprintf_r>
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	9b02      	ldr	r3, [sp, #8]
 8002ae8:	701a      	strb	r2, [r3, #0]
 8002aea:	b01c      	add	sp, #112	; 0x70
 8002aec:	f85d eb04 	ldr.w	lr, [sp], #4
 8002af0:	b003      	add	sp, #12
 8002af2:	4770      	bx	lr
 8002af4:	20000040 	.word	0x20000040

08002af8 <__ssputs_r>:
 8002af8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002afc:	688e      	ldr	r6, [r1, #8]
 8002afe:	4682      	mov	sl, r0
 8002b00:	429e      	cmp	r6, r3
 8002b02:	460c      	mov	r4, r1
 8002b04:	4691      	mov	r9, r2
 8002b06:	4698      	mov	r8, r3
 8002b08:	d835      	bhi.n	8002b76 <__ssputs_r+0x7e>
 8002b0a:	898a      	ldrh	r2, [r1, #12]
 8002b0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002b10:	d031      	beq.n	8002b76 <__ssputs_r+0x7e>
 8002b12:	2302      	movs	r3, #2
 8002b14:	6825      	ldr	r5, [r4, #0]
 8002b16:	6909      	ldr	r1, [r1, #16]
 8002b18:	1a6f      	subs	r7, r5, r1
 8002b1a:	6965      	ldr	r5, [r4, #20]
 8002b1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b20:	fb95 f5f3 	sdiv	r5, r5, r3
 8002b24:	f108 0301 	add.w	r3, r8, #1
 8002b28:	443b      	add	r3, r7
 8002b2a:	429d      	cmp	r5, r3
 8002b2c:	bf38      	it	cc
 8002b2e:	461d      	movcc	r5, r3
 8002b30:	0553      	lsls	r3, r2, #21
 8002b32:	d531      	bpl.n	8002b98 <__ssputs_r+0xa0>
 8002b34:	4629      	mov	r1, r5
 8002b36:	f000 fb47 	bl	80031c8 <_malloc_r>
 8002b3a:	4606      	mov	r6, r0
 8002b3c:	b950      	cbnz	r0, 8002b54 <__ssputs_r+0x5c>
 8002b3e:	230c      	movs	r3, #12
 8002b40:	f8ca 3000 	str.w	r3, [sl]
 8002b44:	89a3      	ldrh	r3, [r4, #12]
 8002b46:	f04f 30ff 	mov.w	r0, #4294967295
 8002b4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b4e:	81a3      	strh	r3, [r4, #12]
 8002b50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b54:	463a      	mov	r2, r7
 8002b56:	6921      	ldr	r1, [r4, #16]
 8002b58:	f000 fac4 	bl	80030e4 <memcpy>
 8002b5c:	89a3      	ldrh	r3, [r4, #12]
 8002b5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002b62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b66:	81a3      	strh	r3, [r4, #12]
 8002b68:	6126      	str	r6, [r4, #16]
 8002b6a:	443e      	add	r6, r7
 8002b6c:	6026      	str	r6, [r4, #0]
 8002b6e:	4646      	mov	r6, r8
 8002b70:	6165      	str	r5, [r4, #20]
 8002b72:	1bed      	subs	r5, r5, r7
 8002b74:	60a5      	str	r5, [r4, #8]
 8002b76:	4546      	cmp	r6, r8
 8002b78:	bf28      	it	cs
 8002b7a:	4646      	movcs	r6, r8
 8002b7c:	4649      	mov	r1, r9
 8002b7e:	4632      	mov	r2, r6
 8002b80:	6820      	ldr	r0, [r4, #0]
 8002b82:	f000 faba 	bl	80030fa <memmove>
 8002b86:	68a3      	ldr	r3, [r4, #8]
 8002b88:	2000      	movs	r0, #0
 8002b8a:	1b9b      	subs	r3, r3, r6
 8002b8c:	60a3      	str	r3, [r4, #8]
 8002b8e:	6823      	ldr	r3, [r4, #0]
 8002b90:	441e      	add	r6, r3
 8002b92:	6026      	str	r6, [r4, #0]
 8002b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b98:	462a      	mov	r2, r5
 8002b9a:	f000 fb73 	bl	8003284 <_realloc_r>
 8002b9e:	4606      	mov	r6, r0
 8002ba0:	2800      	cmp	r0, #0
 8002ba2:	d1e1      	bne.n	8002b68 <__ssputs_r+0x70>
 8002ba4:	6921      	ldr	r1, [r4, #16]
 8002ba6:	4650      	mov	r0, sl
 8002ba8:	f000 fac2 	bl	8003130 <_free_r>
 8002bac:	e7c7      	b.n	8002b3e <__ssputs_r+0x46>
	...

08002bb0 <_svfiprintf_r>:
 8002bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bb4:	b09d      	sub	sp, #116	; 0x74
 8002bb6:	9303      	str	r3, [sp, #12]
 8002bb8:	898b      	ldrh	r3, [r1, #12]
 8002bba:	4680      	mov	r8, r0
 8002bbc:	061c      	lsls	r4, r3, #24
 8002bbe:	460d      	mov	r5, r1
 8002bc0:	4616      	mov	r6, r2
 8002bc2:	d50f      	bpl.n	8002be4 <_svfiprintf_r+0x34>
 8002bc4:	690b      	ldr	r3, [r1, #16]
 8002bc6:	b96b      	cbnz	r3, 8002be4 <_svfiprintf_r+0x34>
 8002bc8:	2140      	movs	r1, #64	; 0x40
 8002bca:	f000 fafd 	bl	80031c8 <_malloc_r>
 8002bce:	6028      	str	r0, [r5, #0]
 8002bd0:	6128      	str	r0, [r5, #16]
 8002bd2:	b928      	cbnz	r0, 8002be0 <_svfiprintf_r+0x30>
 8002bd4:	230c      	movs	r3, #12
 8002bd6:	f8c8 3000 	str.w	r3, [r8]
 8002bda:	f04f 30ff 	mov.w	r0, #4294967295
 8002bde:	e0c4      	b.n	8002d6a <_svfiprintf_r+0x1ba>
 8002be0:	2340      	movs	r3, #64	; 0x40
 8002be2:	616b      	str	r3, [r5, #20]
 8002be4:	2300      	movs	r3, #0
 8002be6:	9309      	str	r3, [sp, #36]	; 0x24
 8002be8:	2320      	movs	r3, #32
 8002bea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002bee:	2330      	movs	r3, #48	; 0x30
 8002bf0:	f04f 0b01 	mov.w	fp, #1
 8002bf4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002bf8:	4637      	mov	r7, r6
 8002bfa:	463c      	mov	r4, r7
 8002bfc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d13c      	bne.n	8002c7e <_svfiprintf_r+0xce>
 8002c04:	ebb7 0a06 	subs.w	sl, r7, r6
 8002c08:	d00b      	beq.n	8002c22 <_svfiprintf_r+0x72>
 8002c0a:	4653      	mov	r3, sl
 8002c0c:	4632      	mov	r2, r6
 8002c0e:	4629      	mov	r1, r5
 8002c10:	4640      	mov	r0, r8
 8002c12:	f7ff ff71 	bl	8002af8 <__ssputs_r>
 8002c16:	3001      	adds	r0, #1
 8002c18:	f000 80a2 	beq.w	8002d60 <_svfiprintf_r+0x1b0>
 8002c1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c1e:	4453      	add	r3, sl
 8002c20:	9309      	str	r3, [sp, #36]	; 0x24
 8002c22:	783b      	ldrb	r3, [r7, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f000 809b 	beq.w	8002d60 <_svfiprintf_r+0x1b0>
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c30:	9304      	str	r3, [sp, #16]
 8002c32:	9307      	str	r3, [sp, #28]
 8002c34:	9205      	str	r2, [sp, #20]
 8002c36:	9306      	str	r3, [sp, #24]
 8002c38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002c3c:	931a      	str	r3, [sp, #104]	; 0x68
 8002c3e:	2205      	movs	r2, #5
 8002c40:	7821      	ldrb	r1, [r4, #0]
 8002c42:	4850      	ldr	r0, [pc, #320]	; (8002d84 <_svfiprintf_r+0x1d4>)
 8002c44:	f000 fa40 	bl	80030c8 <memchr>
 8002c48:	1c67      	adds	r7, r4, #1
 8002c4a:	9b04      	ldr	r3, [sp, #16]
 8002c4c:	b9d8      	cbnz	r0, 8002c86 <_svfiprintf_r+0xd6>
 8002c4e:	06d9      	lsls	r1, r3, #27
 8002c50:	bf44      	itt	mi
 8002c52:	2220      	movmi	r2, #32
 8002c54:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002c58:	071a      	lsls	r2, r3, #28
 8002c5a:	bf44      	itt	mi
 8002c5c:	222b      	movmi	r2, #43	; 0x2b
 8002c5e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002c62:	7822      	ldrb	r2, [r4, #0]
 8002c64:	2a2a      	cmp	r2, #42	; 0x2a
 8002c66:	d016      	beq.n	8002c96 <_svfiprintf_r+0xe6>
 8002c68:	2100      	movs	r1, #0
 8002c6a:	200a      	movs	r0, #10
 8002c6c:	9a07      	ldr	r2, [sp, #28]
 8002c6e:	4627      	mov	r7, r4
 8002c70:	783b      	ldrb	r3, [r7, #0]
 8002c72:	3401      	adds	r4, #1
 8002c74:	3b30      	subs	r3, #48	; 0x30
 8002c76:	2b09      	cmp	r3, #9
 8002c78:	d950      	bls.n	8002d1c <_svfiprintf_r+0x16c>
 8002c7a:	b1c9      	cbz	r1, 8002cb0 <_svfiprintf_r+0x100>
 8002c7c:	e011      	b.n	8002ca2 <_svfiprintf_r+0xf2>
 8002c7e:	2b25      	cmp	r3, #37	; 0x25
 8002c80:	d0c0      	beq.n	8002c04 <_svfiprintf_r+0x54>
 8002c82:	4627      	mov	r7, r4
 8002c84:	e7b9      	b.n	8002bfa <_svfiprintf_r+0x4a>
 8002c86:	4a3f      	ldr	r2, [pc, #252]	; (8002d84 <_svfiprintf_r+0x1d4>)
 8002c88:	463c      	mov	r4, r7
 8002c8a:	1a80      	subs	r0, r0, r2
 8002c8c:	fa0b f000 	lsl.w	r0, fp, r0
 8002c90:	4318      	orrs	r0, r3
 8002c92:	9004      	str	r0, [sp, #16]
 8002c94:	e7d3      	b.n	8002c3e <_svfiprintf_r+0x8e>
 8002c96:	9a03      	ldr	r2, [sp, #12]
 8002c98:	1d11      	adds	r1, r2, #4
 8002c9a:	6812      	ldr	r2, [r2, #0]
 8002c9c:	9103      	str	r1, [sp, #12]
 8002c9e:	2a00      	cmp	r2, #0
 8002ca0:	db01      	blt.n	8002ca6 <_svfiprintf_r+0xf6>
 8002ca2:	9207      	str	r2, [sp, #28]
 8002ca4:	e004      	b.n	8002cb0 <_svfiprintf_r+0x100>
 8002ca6:	4252      	negs	r2, r2
 8002ca8:	f043 0302 	orr.w	r3, r3, #2
 8002cac:	9207      	str	r2, [sp, #28]
 8002cae:	9304      	str	r3, [sp, #16]
 8002cb0:	783b      	ldrb	r3, [r7, #0]
 8002cb2:	2b2e      	cmp	r3, #46	; 0x2e
 8002cb4:	d10d      	bne.n	8002cd2 <_svfiprintf_r+0x122>
 8002cb6:	787b      	ldrb	r3, [r7, #1]
 8002cb8:	1c79      	adds	r1, r7, #1
 8002cba:	2b2a      	cmp	r3, #42	; 0x2a
 8002cbc:	d132      	bne.n	8002d24 <_svfiprintf_r+0x174>
 8002cbe:	9b03      	ldr	r3, [sp, #12]
 8002cc0:	3702      	adds	r7, #2
 8002cc2:	1d1a      	adds	r2, r3, #4
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	9203      	str	r2, [sp, #12]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	bfb8      	it	lt
 8002ccc:	f04f 33ff 	movlt.w	r3, #4294967295
 8002cd0:	9305      	str	r3, [sp, #20]
 8002cd2:	4c2d      	ldr	r4, [pc, #180]	; (8002d88 <_svfiprintf_r+0x1d8>)
 8002cd4:	2203      	movs	r2, #3
 8002cd6:	7839      	ldrb	r1, [r7, #0]
 8002cd8:	4620      	mov	r0, r4
 8002cda:	f000 f9f5 	bl	80030c8 <memchr>
 8002cde:	b138      	cbz	r0, 8002cf0 <_svfiprintf_r+0x140>
 8002ce0:	2340      	movs	r3, #64	; 0x40
 8002ce2:	1b00      	subs	r0, r0, r4
 8002ce4:	fa03 f000 	lsl.w	r0, r3, r0
 8002ce8:	9b04      	ldr	r3, [sp, #16]
 8002cea:	3701      	adds	r7, #1
 8002cec:	4303      	orrs	r3, r0
 8002cee:	9304      	str	r3, [sp, #16]
 8002cf0:	7839      	ldrb	r1, [r7, #0]
 8002cf2:	2206      	movs	r2, #6
 8002cf4:	4825      	ldr	r0, [pc, #148]	; (8002d8c <_svfiprintf_r+0x1dc>)
 8002cf6:	1c7e      	adds	r6, r7, #1
 8002cf8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002cfc:	f000 f9e4 	bl	80030c8 <memchr>
 8002d00:	2800      	cmp	r0, #0
 8002d02:	d035      	beq.n	8002d70 <_svfiprintf_r+0x1c0>
 8002d04:	4b22      	ldr	r3, [pc, #136]	; (8002d90 <_svfiprintf_r+0x1e0>)
 8002d06:	b9fb      	cbnz	r3, 8002d48 <_svfiprintf_r+0x198>
 8002d08:	9b03      	ldr	r3, [sp, #12]
 8002d0a:	3307      	adds	r3, #7
 8002d0c:	f023 0307 	bic.w	r3, r3, #7
 8002d10:	3308      	adds	r3, #8
 8002d12:	9303      	str	r3, [sp, #12]
 8002d14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d16:	444b      	add	r3, r9
 8002d18:	9309      	str	r3, [sp, #36]	; 0x24
 8002d1a:	e76d      	b.n	8002bf8 <_svfiprintf_r+0x48>
 8002d1c:	fb00 3202 	mla	r2, r0, r2, r3
 8002d20:	2101      	movs	r1, #1
 8002d22:	e7a4      	b.n	8002c6e <_svfiprintf_r+0xbe>
 8002d24:	2300      	movs	r3, #0
 8002d26:	240a      	movs	r4, #10
 8002d28:	4618      	mov	r0, r3
 8002d2a:	9305      	str	r3, [sp, #20]
 8002d2c:	460f      	mov	r7, r1
 8002d2e:	783a      	ldrb	r2, [r7, #0]
 8002d30:	3101      	adds	r1, #1
 8002d32:	3a30      	subs	r2, #48	; 0x30
 8002d34:	2a09      	cmp	r2, #9
 8002d36:	d903      	bls.n	8002d40 <_svfiprintf_r+0x190>
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d0ca      	beq.n	8002cd2 <_svfiprintf_r+0x122>
 8002d3c:	9005      	str	r0, [sp, #20]
 8002d3e:	e7c8      	b.n	8002cd2 <_svfiprintf_r+0x122>
 8002d40:	fb04 2000 	mla	r0, r4, r0, r2
 8002d44:	2301      	movs	r3, #1
 8002d46:	e7f1      	b.n	8002d2c <_svfiprintf_r+0x17c>
 8002d48:	ab03      	add	r3, sp, #12
 8002d4a:	9300      	str	r3, [sp, #0]
 8002d4c:	462a      	mov	r2, r5
 8002d4e:	4b11      	ldr	r3, [pc, #68]	; (8002d94 <_svfiprintf_r+0x1e4>)
 8002d50:	a904      	add	r1, sp, #16
 8002d52:	4640      	mov	r0, r8
 8002d54:	f3af 8000 	nop.w
 8002d58:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002d5c:	4681      	mov	r9, r0
 8002d5e:	d1d9      	bne.n	8002d14 <_svfiprintf_r+0x164>
 8002d60:	89ab      	ldrh	r3, [r5, #12]
 8002d62:	065b      	lsls	r3, r3, #25
 8002d64:	f53f af39 	bmi.w	8002bda <_svfiprintf_r+0x2a>
 8002d68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002d6a:	b01d      	add	sp, #116	; 0x74
 8002d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d70:	ab03      	add	r3, sp, #12
 8002d72:	9300      	str	r3, [sp, #0]
 8002d74:	462a      	mov	r2, r5
 8002d76:	4b07      	ldr	r3, [pc, #28]	; (8002d94 <_svfiprintf_r+0x1e4>)
 8002d78:	a904      	add	r1, sp, #16
 8002d7a:	4640      	mov	r0, r8
 8002d7c:	f000 f884 	bl	8002e88 <_printf_i>
 8002d80:	e7ea      	b.n	8002d58 <_svfiprintf_r+0x1a8>
 8002d82:	bf00      	nop
 8002d84:	0800358e 	.word	0x0800358e
 8002d88:	08003594 	.word	0x08003594
 8002d8c:	08003598 	.word	0x08003598
 8002d90:	00000000 	.word	0x00000000
 8002d94:	08002af9 	.word	0x08002af9

08002d98 <_printf_common>:
 8002d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d9c:	4691      	mov	r9, r2
 8002d9e:	461f      	mov	r7, r3
 8002da0:	688a      	ldr	r2, [r1, #8]
 8002da2:	690b      	ldr	r3, [r1, #16]
 8002da4:	4606      	mov	r6, r0
 8002da6:	4293      	cmp	r3, r2
 8002da8:	bfb8      	it	lt
 8002daa:	4613      	movlt	r3, r2
 8002dac:	f8c9 3000 	str.w	r3, [r9]
 8002db0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002db4:	460c      	mov	r4, r1
 8002db6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002dba:	b112      	cbz	r2, 8002dc2 <_printf_common+0x2a>
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	f8c9 3000 	str.w	r3, [r9]
 8002dc2:	6823      	ldr	r3, [r4, #0]
 8002dc4:	0699      	lsls	r1, r3, #26
 8002dc6:	bf42      	ittt	mi
 8002dc8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002dcc:	3302      	addmi	r3, #2
 8002dce:	f8c9 3000 	strmi.w	r3, [r9]
 8002dd2:	6825      	ldr	r5, [r4, #0]
 8002dd4:	f015 0506 	ands.w	r5, r5, #6
 8002dd8:	d107      	bne.n	8002dea <_printf_common+0x52>
 8002dda:	f104 0a19 	add.w	sl, r4, #25
 8002dde:	68e3      	ldr	r3, [r4, #12]
 8002de0:	f8d9 2000 	ldr.w	r2, [r9]
 8002de4:	1a9b      	subs	r3, r3, r2
 8002de6:	429d      	cmp	r5, r3
 8002de8:	db2a      	blt.n	8002e40 <_printf_common+0xa8>
 8002dea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002dee:	6822      	ldr	r2, [r4, #0]
 8002df0:	3300      	adds	r3, #0
 8002df2:	bf18      	it	ne
 8002df4:	2301      	movne	r3, #1
 8002df6:	0692      	lsls	r2, r2, #26
 8002df8:	d42f      	bmi.n	8002e5a <_printf_common+0xc2>
 8002dfa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002dfe:	4639      	mov	r1, r7
 8002e00:	4630      	mov	r0, r6
 8002e02:	47c0      	blx	r8
 8002e04:	3001      	adds	r0, #1
 8002e06:	d022      	beq.n	8002e4e <_printf_common+0xb6>
 8002e08:	6823      	ldr	r3, [r4, #0]
 8002e0a:	68e5      	ldr	r5, [r4, #12]
 8002e0c:	f003 0306 	and.w	r3, r3, #6
 8002e10:	2b04      	cmp	r3, #4
 8002e12:	bf18      	it	ne
 8002e14:	2500      	movne	r5, #0
 8002e16:	f8d9 2000 	ldr.w	r2, [r9]
 8002e1a:	f04f 0900 	mov.w	r9, #0
 8002e1e:	bf08      	it	eq
 8002e20:	1aad      	subeq	r5, r5, r2
 8002e22:	68a3      	ldr	r3, [r4, #8]
 8002e24:	6922      	ldr	r2, [r4, #16]
 8002e26:	bf08      	it	eq
 8002e28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	bfc4      	itt	gt
 8002e30:	1a9b      	subgt	r3, r3, r2
 8002e32:	18ed      	addgt	r5, r5, r3
 8002e34:	341a      	adds	r4, #26
 8002e36:	454d      	cmp	r5, r9
 8002e38:	d11b      	bne.n	8002e72 <_printf_common+0xda>
 8002e3a:	2000      	movs	r0, #0
 8002e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e40:	2301      	movs	r3, #1
 8002e42:	4652      	mov	r2, sl
 8002e44:	4639      	mov	r1, r7
 8002e46:	4630      	mov	r0, r6
 8002e48:	47c0      	blx	r8
 8002e4a:	3001      	adds	r0, #1
 8002e4c:	d103      	bne.n	8002e56 <_printf_common+0xbe>
 8002e4e:	f04f 30ff 	mov.w	r0, #4294967295
 8002e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e56:	3501      	adds	r5, #1
 8002e58:	e7c1      	b.n	8002dde <_printf_common+0x46>
 8002e5a:	2030      	movs	r0, #48	; 0x30
 8002e5c:	18e1      	adds	r1, r4, r3
 8002e5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e62:	1c5a      	adds	r2, r3, #1
 8002e64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e68:	4422      	add	r2, r4
 8002e6a:	3302      	adds	r3, #2
 8002e6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e70:	e7c3      	b.n	8002dfa <_printf_common+0x62>
 8002e72:	2301      	movs	r3, #1
 8002e74:	4622      	mov	r2, r4
 8002e76:	4639      	mov	r1, r7
 8002e78:	4630      	mov	r0, r6
 8002e7a:	47c0      	blx	r8
 8002e7c:	3001      	adds	r0, #1
 8002e7e:	d0e6      	beq.n	8002e4e <_printf_common+0xb6>
 8002e80:	f109 0901 	add.w	r9, r9, #1
 8002e84:	e7d7      	b.n	8002e36 <_printf_common+0x9e>
	...

08002e88 <_printf_i>:
 8002e88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e8c:	4617      	mov	r7, r2
 8002e8e:	7e0a      	ldrb	r2, [r1, #24]
 8002e90:	b085      	sub	sp, #20
 8002e92:	2a6e      	cmp	r2, #110	; 0x6e
 8002e94:	4698      	mov	r8, r3
 8002e96:	4606      	mov	r6, r0
 8002e98:	460c      	mov	r4, r1
 8002e9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002e9c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002ea0:	f000 80bc 	beq.w	800301c <_printf_i+0x194>
 8002ea4:	d81a      	bhi.n	8002edc <_printf_i+0x54>
 8002ea6:	2a63      	cmp	r2, #99	; 0x63
 8002ea8:	d02e      	beq.n	8002f08 <_printf_i+0x80>
 8002eaa:	d80a      	bhi.n	8002ec2 <_printf_i+0x3a>
 8002eac:	2a00      	cmp	r2, #0
 8002eae:	f000 80c8 	beq.w	8003042 <_printf_i+0x1ba>
 8002eb2:	2a58      	cmp	r2, #88	; 0x58
 8002eb4:	f000 808a 	beq.w	8002fcc <_printf_i+0x144>
 8002eb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ebc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002ec0:	e02a      	b.n	8002f18 <_printf_i+0x90>
 8002ec2:	2a64      	cmp	r2, #100	; 0x64
 8002ec4:	d001      	beq.n	8002eca <_printf_i+0x42>
 8002ec6:	2a69      	cmp	r2, #105	; 0x69
 8002ec8:	d1f6      	bne.n	8002eb8 <_printf_i+0x30>
 8002eca:	6821      	ldr	r1, [r4, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002ed2:	d023      	beq.n	8002f1c <_printf_i+0x94>
 8002ed4:	1d11      	adds	r1, r2, #4
 8002ed6:	6019      	str	r1, [r3, #0]
 8002ed8:	6813      	ldr	r3, [r2, #0]
 8002eda:	e027      	b.n	8002f2c <_printf_i+0xa4>
 8002edc:	2a73      	cmp	r2, #115	; 0x73
 8002ede:	f000 80b4 	beq.w	800304a <_printf_i+0x1c2>
 8002ee2:	d808      	bhi.n	8002ef6 <_printf_i+0x6e>
 8002ee4:	2a6f      	cmp	r2, #111	; 0x6f
 8002ee6:	d02a      	beq.n	8002f3e <_printf_i+0xb6>
 8002ee8:	2a70      	cmp	r2, #112	; 0x70
 8002eea:	d1e5      	bne.n	8002eb8 <_printf_i+0x30>
 8002eec:	680a      	ldr	r2, [r1, #0]
 8002eee:	f042 0220 	orr.w	r2, r2, #32
 8002ef2:	600a      	str	r2, [r1, #0]
 8002ef4:	e003      	b.n	8002efe <_printf_i+0x76>
 8002ef6:	2a75      	cmp	r2, #117	; 0x75
 8002ef8:	d021      	beq.n	8002f3e <_printf_i+0xb6>
 8002efa:	2a78      	cmp	r2, #120	; 0x78
 8002efc:	d1dc      	bne.n	8002eb8 <_printf_i+0x30>
 8002efe:	2278      	movs	r2, #120	; 0x78
 8002f00:	496f      	ldr	r1, [pc, #444]	; (80030c0 <_printf_i+0x238>)
 8002f02:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002f06:	e064      	b.n	8002fd2 <_printf_i+0x14a>
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002f0e:	1d11      	adds	r1, r2, #4
 8002f10:	6019      	str	r1, [r3, #0]
 8002f12:	6813      	ldr	r3, [r2, #0]
 8002f14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e0a3      	b.n	8003064 <_printf_i+0x1dc>
 8002f1c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002f20:	f102 0104 	add.w	r1, r2, #4
 8002f24:	6019      	str	r1, [r3, #0]
 8002f26:	d0d7      	beq.n	8002ed8 <_printf_i+0x50>
 8002f28:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	da03      	bge.n	8002f38 <_printf_i+0xb0>
 8002f30:	222d      	movs	r2, #45	; 0x2d
 8002f32:	425b      	negs	r3, r3
 8002f34:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002f38:	4962      	ldr	r1, [pc, #392]	; (80030c4 <_printf_i+0x23c>)
 8002f3a:	220a      	movs	r2, #10
 8002f3c:	e017      	b.n	8002f6e <_printf_i+0xe6>
 8002f3e:	6820      	ldr	r0, [r4, #0]
 8002f40:	6819      	ldr	r1, [r3, #0]
 8002f42:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002f46:	d003      	beq.n	8002f50 <_printf_i+0xc8>
 8002f48:	1d08      	adds	r0, r1, #4
 8002f4a:	6018      	str	r0, [r3, #0]
 8002f4c:	680b      	ldr	r3, [r1, #0]
 8002f4e:	e006      	b.n	8002f5e <_printf_i+0xd6>
 8002f50:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002f54:	f101 0004 	add.w	r0, r1, #4
 8002f58:	6018      	str	r0, [r3, #0]
 8002f5a:	d0f7      	beq.n	8002f4c <_printf_i+0xc4>
 8002f5c:	880b      	ldrh	r3, [r1, #0]
 8002f5e:	2a6f      	cmp	r2, #111	; 0x6f
 8002f60:	bf14      	ite	ne
 8002f62:	220a      	movne	r2, #10
 8002f64:	2208      	moveq	r2, #8
 8002f66:	4957      	ldr	r1, [pc, #348]	; (80030c4 <_printf_i+0x23c>)
 8002f68:	2000      	movs	r0, #0
 8002f6a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002f6e:	6865      	ldr	r5, [r4, #4]
 8002f70:	2d00      	cmp	r5, #0
 8002f72:	60a5      	str	r5, [r4, #8]
 8002f74:	f2c0 809c 	blt.w	80030b0 <_printf_i+0x228>
 8002f78:	6820      	ldr	r0, [r4, #0]
 8002f7a:	f020 0004 	bic.w	r0, r0, #4
 8002f7e:	6020      	str	r0, [r4, #0]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d13f      	bne.n	8003004 <_printf_i+0x17c>
 8002f84:	2d00      	cmp	r5, #0
 8002f86:	f040 8095 	bne.w	80030b4 <_printf_i+0x22c>
 8002f8a:	4675      	mov	r5, lr
 8002f8c:	2a08      	cmp	r2, #8
 8002f8e:	d10b      	bne.n	8002fa8 <_printf_i+0x120>
 8002f90:	6823      	ldr	r3, [r4, #0]
 8002f92:	07da      	lsls	r2, r3, #31
 8002f94:	d508      	bpl.n	8002fa8 <_printf_i+0x120>
 8002f96:	6923      	ldr	r3, [r4, #16]
 8002f98:	6862      	ldr	r2, [r4, #4]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	bfde      	ittt	le
 8002f9e:	2330      	movle	r3, #48	; 0x30
 8002fa0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002fa4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002fa8:	ebae 0305 	sub.w	r3, lr, r5
 8002fac:	6123      	str	r3, [r4, #16]
 8002fae:	f8cd 8000 	str.w	r8, [sp]
 8002fb2:	463b      	mov	r3, r7
 8002fb4:	aa03      	add	r2, sp, #12
 8002fb6:	4621      	mov	r1, r4
 8002fb8:	4630      	mov	r0, r6
 8002fba:	f7ff feed 	bl	8002d98 <_printf_common>
 8002fbe:	3001      	adds	r0, #1
 8002fc0:	d155      	bne.n	800306e <_printf_i+0x1e6>
 8002fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc6:	b005      	add	sp, #20
 8002fc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fcc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002fd0:	493c      	ldr	r1, [pc, #240]	; (80030c4 <_printf_i+0x23c>)
 8002fd2:	6822      	ldr	r2, [r4, #0]
 8002fd4:	6818      	ldr	r0, [r3, #0]
 8002fd6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002fda:	f100 0504 	add.w	r5, r0, #4
 8002fde:	601d      	str	r5, [r3, #0]
 8002fe0:	d001      	beq.n	8002fe6 <_printf_i+0x15e>
 8002fe2:	6803      	ldr	r3, [r0, #0]
 8002fe4:	e002      	b.n	8002fec <_printf_i+0x164>
 8002fe6:	0655      	lsls	r5, r2, #25
 8002fe8:	d5fb      	bpl.n	8002fe2 <_printf_i+0x15a>
 8002fea:	8803      	ldrh	r3, [r0, #0]
 8002fec:	07d0      	lsls	r0, r2, #31
 8002fee:	bf44      	itt	mi
 8002ff0:	f042 0220 	orrmi.w	r2, r2, #32
 8002ff4:	6022      	strmi	r2, [r4, #0]
 8002ff6:	b91b      	cbnz	r3, 8003000 <_printf_i+0x178>
 8002ff8:	6822      	ldr	r2, [r4, #0]
 8002ffa:	f022 0220 	bic.w	r2, r2, #32
 8002ffe:	6022      	str	r2, [r4, #0]
 8003000:	2210      	movs	r2, #16
 8003002:	e7b1      	b.n	8002f68 <_printf_i+0xe0>
 8003004:	4675      	mov	r5, lr
 8003006:	fbb3 f0f2 	udiv	r0, r3, r2
 800300a:	fb02 3310 	mls	r3, r2, r0, r3
 800300e:	5ccb      	ldrb	r3, [r1, r3]
 8003010:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003014:	4603      	mov	r3, r0
 8003016:	2800      	cmp	r0, #0
 8003018:	d1f5      	bne.n	8003006 <_printf_i+0x17e>
 800301a:	e7b7      	b.n	8002f8c <_printf_i+0x104>
 800301c:	6808      	ldr	r0, [r1, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003024:	6949      	ldr	r1, [r1, #20]
 8003026:	d004      	beq.n	8003032 <_printf_i+0x1aa>
 8003028:	1d10      	adds	r0, r2, #4
 800302a:	6018      	str	r0, [r3, #0]
 800302c:	6813      	ldr	r3, [r2, #0]
 800302e:	6019      	str	r1, [r3, #0]
 8003030:	e007      	b.n	8003042 <_printf_i+0x1ba>
 8003032:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003036:	f102 0004 	add.w	r0, r2, #4
 800303a:	6018      	str	r0, [r3, #0]
 800303c:	6813      	ldr	r3, [r2, #0]
 800303e:	d0f6      	beq.n	800302e <_printf_i+0x1a6>
 8003040:	8019      	strh	r1, [r3, #0]
 8003042:	2300      	movs	r3, #0
 8003044:	4675      	mov	r5, lr
 8003046:	6123      	str	r3, [r4, #16]
 8003048:	e7b1      	b.n	8002fae <_printf_i+0x126>
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	1d11      	adds	r1, r2, #4
 800304e:	6019      	str	r1, [r3, #0]
 8003050:	6815      	ldr	r5, [r2, #0]
 8003052:	2100      	movs	r1, #0
 8003054:	6862      	ldr	r2, [r4, #4]
 8003056:	4628      	mov	r0, r5
 8003058:	f000 f836 	bl	80030c8 <memchr>
 800305c:	b108      	cbz	r0, 8003062 <_printf_i+0x1da>
 800305e:	1b40      	subs	r0, r0, r5
 8003060:	6060      	str	r0, [r4, #4]
 8003062:	6863      	ldr	r3, [r4, #4]
 8003064:	6123      	str	r3, [r4, #16]
 8003066:	2300      	movs	r3, #0
 8003068:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800306c:	e79f      	b.n	8002fae <_printf_i+0x126>
 800306e:	6923      	ldr	r3, [r4, #16]
 8003070:	462a      	mov	r2, r5
 8003072:	4639      	mov	r1, r7
 8003074:	4630      	mov	r0, r6
 8003076:	47c0      	blx	r8
 8003078:	3001      	adds	r0, #1
 800307a:	d0a2      	beq.n	8002fc2 <_printf_i+0x13a>
 800307c:	6823      	ldr	r3, [r4, #0]
 800307e:	079b      	lsls	r3, r3, #30
 8003080:	d507      	bpl.n	8003092 <_printf_i+0x20a>
 8003082:	2500      	movs	r5, #0
 8003084:	f104 0919 	add.w	r9, r4, #25
 8003088:	68e3      	ldr	r3, [r4, #12]
 800308a:	9a03      	ldr	r2, [sp, #12]
 800308c:	1a9b      	subs	r3, r3, r2
 800308e:	429d      	cmp	r5, r3
 8003090:	db05      	blt.n	800309e <_printf_i+0x216>
 8003092:	68e0      	ldr	r0, [r4, #12]
 8003094:	9b03      	ldr	r3, [sp, #12]
 8003096:	4298      	cmp	r0, r3
 8003098:	bfb8      	it	lt
 800309a:	4618      	movlt	r0, r3
 800309c:	e793      	b.n	8002fc6 <_printf_i+0x13e>
 800309e:	2301      	movs	r3, #1
 80030a0:	464a      	mov	r2, r9
 80030a2:	4639      	mov	r1, r7
 80030a4:	4630      	mov	r0, r6
 80030a6:	47c0      	blx	r8
 80030a8:	3001      	adds	r0, #1
 80030aa:	d08a      	beq.n	8002fc2 <_printf_i+0x13a>
 80030ac:	3501      	adds	r5, #1
 80030ae:	e7eb      	b.n	8003088 <_printf_i+0x200>
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d1a7      	bne.n	8003004 <_printf_i+0x17c>
 80030b4:	780b      	ldrb	r3, [r1, #0]
 80030b6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80030ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80030be:	e765      	b.n	8002f8c <_printf_i+0x104>
 80030c0:	080035b0 	.word	0x080035b0
 80030c4:	0800359f 	.word	0x0800359f

080030c8 <memchr>:
 80030c8:	b510      	push	{r4, lr}
 80030ca:	b2c9      	uxtb	r1, r1
 80030cc:	4402      	add	r2, r0
 80030ce:	4290      	cmp	r0, r2
 80030d0:	4603      	mov	r3, r0
 80030d2:	d101      	bne.n	80030d8 <memchr+0x10>
 80030d4:	2000      	movs	r0, #0
 80030d6:	bd10      	pop	{r4, pc}
 80030d8:	781c      	ldrb	r4, [r3, #0]
 80030da:	3001      	adds	r0, #1
 80030dc:	428c      	cmp	r4, r1
 80030de:	d1f6      	bne.n	80030ce <memchr+0x6>
 80030e0:	4618      	mov	r0, r3
 80030e2:	bd10      	pop	{r4, pc}

080030e4 <memcpy>:
 80030e4:	b510      	push	{r4, lr}
 80030e6:	1e43      	subs	r3, r0, #1
 80030e8:	440a      	add	r2, r1
 80030ea:	4291      	cmp	r1, r2
 80030ec:	d100      	bne.n	80030f0 <memcpy+0xc>
 80030ee:	bd10      	pop	{r4, pc}
 80030f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80030f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80030f8:	e7f7      	b.n	80030ea <memcpy+0x6>

080030fa <memmove>:
 80030fa:	4288      	cmp	r0, r1
 80030fc:	b510      	push	{r4, lr}
 80030fe:	eb01 0302 	add.w	r3, r1, r2
 8003102:	d803      	bhi.n	800310c <memmove+0x12>
 8003104:	1e42      	subs	r2, r0, #1
 8003106:	4299      	cmp	r1, r3
 8003108:	d10c      	bne.n	8003124 <memmove+0x2a>
 800310a:	bd10      	pop	{r4, pc}
 800310c:	4298      	cmp	r0, r3
 800310e:	d2f9      	bcs.n	8003104 <memmove+0xa>
 8003110:	1881      	adds	r1, r0, r2
 8003112:	1ad2      	subs	r2, r2, r3
 8003114:	42d3      	cmn	r3, r2
 8003116:	d100      	bne.n	800311a <memmove+0x20>
 8003118:	bd10      	pop	{r4, pc}
 800311a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800311e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003122:	e7f7      	b.n	8003114 <memmove+0x1a>
 8003124:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003128:	f802 4f01 	strb.w	r4, [r2, #1]!
 800312c:	e7eb      	b.n	8003106 <memmove+0xc>
	...

08003130 <_free_r>:
 8003130:	b538      	push	{r3, r4, r5, lr}
 8003132:	4605      	mov	r5, r0
 8003134:	2900      	cmp	r1, #0
 8003136:	d043      	beq.n	80031c0 <_free_r+0x90>
 8003138:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800313c:	1f0c      	subs	r4, r1, #4
 800313e:	2b00      	cmp	r3, #0
 8003140:	bfb8      	it	lt
 8003142:	18e4      	addlt	r4, r4, r3
 8003144:	f000 f8d4 	bl	80032f0 <__malloc_lock>
 8003148:	4a1e      	ldr	r2, [pc, #120]	; (80031c4 <_free_r+0x94>)
 800314a:	6813      	ldr	r3, [r2, #0]
 800314c:	4610      	mov	r0, r2
 800314e:	b933      	cbnz	r3, 800315e <_free_r+0x2e>
 8003150:	6063      	str	r3, [r4, #4]
 8003152:	6014      	str	r4, [r2, #0]
 8003154:	4628      	mov	r0, r5
 8003156:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800315a:	f000 b8ca 	b.w	80032f2 <__malloc_unlock>
 800315e:	42a3      	cmp	r3, r4
 8003160:	d90b      	bls.n	800317a <_free_r+0x4a>
 8003162:	6821      	ldr	r1, [r4, #0]
 8003164:	1862      	adds	r2, r4, r1
 8003166:	4293      	cmp	r3, r2
 8003168:	bf01      	itttt	eq
 800316a:	681a      	ldreq	r2, [r3, #0]
 800316c:	685b      	ldreq	r3, [r3, #4]
 800316e:	1852      	addeq	r2, r2, r1
 8003170:	6022      	streq	r2, [r4, #0]
 8003172:	6063      	str	r3, [r4, #4]
 8003174:	6004      	str	r4, [r0, #0]
 8003176:	e7ed      	b.n	8003154 <_free_r+0x24>
 8003178:	4613      	mov	r3, r2
 800317a:	685a      	ldr	r2, [r3, #4]
 800317c:	b10a      	cbz	r2, 8003182 <_free_r+0x52>
 800317e:	42a2      	cmp	r2, r4
 8003180:	d9fa      	bls.n	8003178 <_free_r+0x48>
 8003182:	6819      	ldr	r1, [r3, #0]
 8003184:	1858      	adds	r0, r3, r1
 8003186:	42a0      	cmp	r0, r4
 8003188:	d10b      	bne.n	80031a2 <_free_r+0x72>
 800318a:	6820      	ldr	r0, [r4, #0]
 800318c:	4401      	add	r1, r0
 800318e:	1858      	adds	r0, r3, r1
 8003190:	4282      	cmp	r2, r0
 8003192:	6019      	str	r1, [r3, #0]
 8003194:	d1de      	bne.n	8003154 <_free_r+0x24>
 8003196:	6810      	ldr	r0, [r2, #0]
 8003198:	6852      	ldr	r2, [r2, #4]
 800319a:	4401      	add	r1, r0
 800319c:	6019      	str	r1, [r3, #0]
 800319e:	605a      	str	r2, [r3, #4]
 80031a0:	e7d8      	b.n	8003154 <_free_r+0x24>
 80031a2:	d902      	bls.n	80031aa <_free_r+0x7a>
 80031a4:	230c      	movs	r3, #12
 80031a6:	602b      	str	r3, [r5, #0]
 80031a8:	e7d4      	b.n	8003154 <_free_r+0x24>
 80031aa:	6820      	ldr	r0, [r4, #0]
 80031ac:	1821      	adds	r1, r4, r0
 80031ae:	428a      	cmp	r2, r1
 80031b0:	bf01      	itttt	eq
 80031b2:	6811      	ldreq	r1, [r2, #0]
 80031b4:	6852      	ldreq	r2, [r2, #4]
 80031b6:	1809      	addeq	r1, r1, r0
 80031b8:	6021      	streq	r1, [r4, #0]
 80031ba:	6062      	str	r2, [r4, #4]
 80031bc:	605c      	str	r4, [r3, #4]
 80031be:	e7c9      	b.n	8003154 <_free_r+0x24>
 80031c0:	bd38      	pop	{r3, r4, r5, pc}
 80031c2:	bf00      	nop
 80031c4:	200000dc 	.word	0x200000dc

080031c8 <_malloc_r>:
 80031c8:	b570      	push	{r4, r5, r6, lr}
 80031ca:	1ccd      	adds	r5, r1, #3
 80031cc:	f025 0503 	bic.w	r5, r5, #3
 80031d0:	3508      	adds	r5, #8
 80031d2:	2d0c      	cmp	r5, #12
 80031d4:	bf38      	it	cc
 80031d6:	250c      	movcc	r5, #12
 80031d8:	2d00      	cmp	r5, #0
 80031da:	4606      	mov	r6, r0
 80031dc:	db01      	blt.n	80031e2 <_malloc_r+0x1a>
 80031de:	42a9      	cmp	r1, r5
 80031e0:	d903      	bls.n	80031ea <_malloc_r+0x22>
 80031e2:	230c      	movs	r3, #12
 80031e4:	6033      	str	r3, [r6, #0]
 80031e6:	2000      	movs	r0, #0
 80031e8:	bd70      	pop	{r4, r5, r6, pc}
 80031ea:	f000 f881 	bl	80032f0 <__malloc_lock>
 80031ee:	4a23      	ldr	r2, [pc, #140]	; (800327c <_malloc_r+0xb4>)
 80031f0:	6814      	ldr	r4, [r2, #0]
 80031f2:	4621      	mov	r1, r4
 80031f4:	b991      	cbnz	r1, 800321c <_malloc_r+0x54>
 80031f6:	4c22      	ldr	r4, [pc, #136]	; (8003280 <_malloc_r+0xb8>)
 80031f8:	6823      	ldr	r3, [r4, #0]
 80031fa:	b91b      	cbnz	r3, 8003204 <_malloc_r+0x3c>
 80031fc:	4630      	mov	r0, r6
 80031fe:	f000 f867 	bl	80032d0 <_sbrk_r>
 8003202:	6020      	str	r0, [r4, #0]
 8003204:	4629      	mov	r1, r5
 8003206:	4630      	mov	r0, r6
 8003208:	f000 f862 	bl	80032d0 <_sbrk_r>
 800320c:	1c43      	adds	r3, r0, #1
 800320e:	d126      	bne.n	800325e <_malloc_r+0x96>
 8003210:	230c      	movs	r3, #12
 8003212:	4630      	mov	r0, r6
 8003214:	6033      	str	r3, [r6, #0]
 8003216:	f000 f86c 	bl	80032f2 <__malloc_unlock>
 800321a:	e7e4      	b.n	80031e6 <_malloc_r+0x1e>
 800321c:	680b      	ldr	r3, [r1, #0]
 800321e:	1b5b      	subs	r3, r3, r5
 8003220:	d41a      	bmi.n	8003258 <_malloc_r+0x90>
 8003222:	2b0b      	cmp	r3, #11
 8003224:	d90f      	bls.n	8003246 <_malloc_r+0x7e>
 8003226:	600b      	str	r3, [r1, #0]
 8003228:	18cc      	adds	r4, r1, r3
 800322a:	50cd      	str	r5, [r1, r3]
 800322c:	4630      	mov	r0, r6
 800322e:	f000 f860 	bl	80032f2 <__malloc_unlock>
 8003232:	f104 000b 	add.w	r0, r4, #11
 8003236:	1d23      	adds	r3, r4, #4
 8003238:	f020 0007 	bic.w	r0, r0, #7
 800323c:	1ac3      	subs	r3, r0, r3
 800323e:	d01b      	beq.n	8003278 <_malloc_r+0xb0>
 8003240:	425a      	negs	r2, r3
 8003242:	50e2      	str	r2, [r4, r3]
 8003244:	bd70      	pop	{r4, r5, r6, pc}
 8003246:	428c      	cmp	r4, r1
 8003248:	bf0b      	itete	eq
 800324a:	6863      	ldreq	r3, [r4, #4]
 800324c:	684b      	ldrne	r3, [r1, #4]
 800324e:	6013      	streq	r3, [r2, #0]
 8003250:	6063      	strne	r3, [r4, #4]
 8003252:	bf18      	it	ne
 8003254:	460c      	movne	r4, r1
 8003256:	e7e9      	b.n	800322c <_malloc_r+0x64>
 8003258:	460c      	mov	r4, r1
 800325a:	6849      	ldr	r1, [r1, #4]
 800325c:	e7ca      	b.n	80031f4 <_malloc_r+0x2c>
 800325e:	1cc4      	adds	r4, r0, #3
 8003260:	f024 0403 	bic.w	r4, r4, #3
 8003264:	42a0      	cmp	r0, r4
 8003266:	d005      	beq.n	8003274 <_malloc_r+0xac>
 8003268:	1a21      	subs	r1, r4, r0
 800326a:	4630      	mov	r0, r6
 800326c:	f000 f830 	bl	80032d0 <_sbrk_r>
 8003270:	3001      	adds	r0, #1
 8003272:	d0cd      	beq.n	8003210 <_malloc_r+0x48>
 8003274:	6025      	str	r5, [r4, #0]
 8003276:	e7d9      	b.n	800322c <_malloc_r+0x64>
 8003278:	bd70      	pop	{r4, r5, r6, pc}
 800327a:	bf00      	nop
 800327c:	200000dc 	.word	0x200000dc
 8003280:	200000e0 	.word	0x200000e0

08003284 <_realloc_r>:
 8003284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003286:	4607      	mov	r7, r0
 8003288:	4614      	mov	r4, r2
 800328a:	460e      	mov	r6, r1
 800328c:	b921      	cbnz	r1, 8003298 <_realloc_r+0x14>
 800328e:	4611      	mov	r1, r2
 8003290:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003294:	f7ff bf98 	b.w	80031c8 <_malloc_r>
 8003298:	b922      	cbnz	r2, 80032a4 <_realloc_r+0x20>
 800329a:	f7ff ff49 	bl	8003130 <_free_r>
 800329e:	4625      	mov	r5, r4
 80032a0:	4628      	mov	r0, r5
 80032a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032a4:	f000 f826 	bl	80032f4 <_malloc_usable_size_r>
 80032a8:	4284      	cmp	r4, r0
 80032aa:	d90f      	bls.n	80032cc <_realloc_r+0x48>
 80032ac:	4621      	mov	r1, r4
 80032ae:	4638      	mov	r0, r7
 80032b0:	f7ff ff8a 	bl	80031c8 <_malloc_r>
 80032b4:	4605      	mov	r5, r0
 80032b6:	2800      	cmp	r0, #0
 80032b8:	d0f2      	beq.n	80032a0 <_realloc_r+0x1c>
 80032ba:	4631      	mov	r1, r6
 80032bc:	4622      	mov	r2, r4
 80032be:	f7ff ff11 	bl	80030e4 <memcpy>
 80032c2:	4631      	mov	r1, r6
 80032c4:	4638      	mov	r0, r7
 80032c6:	f7ff ff33 	bl	8003130 <_free_r>
 80032ca:	e7e9      	b.n	80032a0 <_realloc_r+0x1c>
 80032cc:	4635      	mov	r5, r6
 80032ce:	e7e7      	b.n	80032a0 <_realloc_r+0x1c>

080032d0 <_sbrk_r>:
 80032d0:	b538      	push	{r3, r4, r5, lr}
 80032d2:	2300      	movs	r3, #0
 80032d4:	4c05      	ldr	r4, [pc, #20]	; (80032ec <_sbrk_r+0x1c>)
 80032d6:	4605      	mov	r5, r0
 80032d8:	4608      	mov	r0, r1
 80032da:	6023      	str	r3, [r4, #0]
 80032dc:	f7ff fb4e 	bl	800297c <_sbrk>
 80032e0:	1c43      	adds	r3, r0, #1
 80032e2:	d102      	bne.n	80032ea <_sbrk_r+0x1a>
 80032e4:	6823      	ldr	r3, [r4, #0]
 80032e6:	b103      	cbz	r3, 80032ea <_sbrk_r+0x1a>
 80032e8:	602b      	str	r3, [r5, #0]
 80032ea:	bd38      	pop	{r3, r4, r5, pc}
 80032ec:	200001dc 	.word	0x200001dc

080032f0 <__malloc_lock>:
 80032f0:	4770      	bx	lr

080032f2 <__malloc_unlock>:
 80032f2:	4770      	bx	lr

080032f4 <_malloc_usable_size_r>:
 80032f4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80032f8:	2800      	cmp	r0, #0
 80032fa:	f1a0 0004 	sub.w	r0, r0, #4
 80032fe:	bfbc      	itt	lt
 8003300:	580b      	ldrlt	r3, [r1, r0]
 8003302:	18c0      	addlt	r0, r0, r3
 8003304:	4770      	bx	lr
	...

08003308 <sqrt>:
 8003308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800330c:	b08b      	sub	sp, #44	; 0x2c
 800330e:	4604      	mov	r4, r0
 8003310:	460d      	mov	r5, r1
 8003312:	f000 f84d 	bl	80033b0 <__ieee754_sqrt>
 8003316:	4b24      	ldr	r3, [pc, #144]	; (80033a8 <sqrt+0xa0>)
 8003318:	4680      	mov	r8, r0
 800331a:	f993 a000 	ldrsb.w	sl, [r3]
 800331e:	4689      	mov	r9, r1
 8003320:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003324:	d02b      	beq.n	800337e <sqrt+0x76>
 8003326:	4622      	mov	r2, r4
 8003328:	462b      	mov	r3, r5
 800332a:	4620      	mov	r0, r4
 800332c:	4629      	mov	r1, r5
 800332e:	f7fd fbc9 	bl	8000ac4 <__aeabi_dcmpun>
 8003332:	4683      	mov	fp, r0
 8003334:	bb18      	cbnz	r0, 800337e <sqrt+0x76>
 8003336:	2600      	movs	r6, #0
 8003338:	2700      	movs	r7, #0
 800333a:	4632      	mov	r2, r6
 800333c:	463b      	mov	r3, r7
 800333e:	4620      	mov	r0, r4
 8003340:	4629      	mov	r1, r5
 8003342:	f7fd fb97 	bl	8000a74 <__aeabi_dcmplt>
 8003346:	b1d0      	cbz	r0, 800337e <sqrt+0x76>
 8003348:	2301      	movs	r3, #1
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	4b17      	ldr	r3, [pc, #92]	; (80033ac <sqrt+0xa4>)
 800334e:	f8cd b020 	str.w	fp, [sp, #32]
 8003352:	9301      	str	r3, [sp, #4]
 8003354:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8003358:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800335c:	f1ba 0f00 	cmp.w	sl, #0
 8003360:	d112      	bne.n	8003388 <sqrt+0x80>
 8003362:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8003366:	4668      	mov	r0, sp
 8003368:	f000 f8ce 	bl	8003508 <matherr>
 800336c:	b1b8      	cbz	r0, 800339e <sqrt+0x96>
 800336e:	9b08      	ldr	r3, [sp, #32]
 8003370:	b11b      	cbz	r3, 800337a <sqrt+0x72>
 8003372:	f7ff fb6b 	bl	8002a4c <__errno>
 8003376:	9b08      	ldr	r3, [sp, #32]
 8003378:	6003      	str	r3, [r0, #0]
 800337a:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800337e:	4640      	mov	r0, r8
 8003380:	4649      	mov	r1, r9
 8003382:	b00b      	add	sp, #44	; 0x2c
 8003384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003388:	4632      	mov	r2, r6
 800338a:	463b      	mov	r3, r7
 800338c:	4630      	mov	r0, r6
 800338e:	4639      	mov	r1, r7
 8003390:	f7fd fa28 	bl	80007e4 <__aeabi_ddiv>
 8003394:	f1ba 0f02 	cmp.w	sl, #2
 8003398:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800339c:	d1e3      	bne.n	8003366 <sqrt+0x5e>
 800339e:	f7ff fb55 	bl	8002a4c <__errno>
 80033a2:	2321      	movs	r3, #33	; 0x21
 80033a4:	6003      	str	r3, [r0, #0]
 80033a6:	e7e2      	b.n	800336e <sqrt+0x66>
 80033a8:	200000a4 	.word	0x200000a4
 80033ac:	080035c1 	.word	0x080035c1

080033b0 <__ieee754_sqrt>:
 80033b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033b4:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8003504 <__ieee754_sqrt+0x154>
 80033b8:	4606      	mov	r6, r0
 80033ba:	ea3e 0e01 	bics.w	lr, lr, r1
 80033be:	460d      	mov	r5, r1
 80033c0:	4607      	mov	r7, r0
 80033c2:	460a      	mov	r2, r1
 80033c4:	460c      	mov	r4, r1
 80033c6:	4603      	mov	r3, r0
 80033c8:	d10f      	bne.n	80033ea <__ieee754_sqrt+0x3a>
 80033ca:	4602      	mov	r2, r0
 80033cc:	460b      	mov	r3, r1
 80033ce:	f7fd f8df 	bl	8000590 <__aeabi_dmul>
 80033d2:	4602      	mov	r2, r0
 80033d4:	460b      	mov	r3, r1
 80033d6:	4630      	mov	r0, r6
 80033d8:	4629      	mov	r1, r5
 80033da:	f7fc ff27 	bl	800022c <__adddf3>
 80033de:	4606      	mov	r6, r0
 80033e0:	460d      	mov	r5, r1
 80033e2:	4630      	mov	r0, r6
 80033e4:	4629      	mov	r1, r5
 80033e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033ea:	2900      	cmp	r1, #0
 80033ec:	dc0e      	bgt.n	800340c <__ieee754_sqrt+0x5c>
 80033ee:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 80033f2:	ea5e 0707 	orrs.w	r7, lr, r7
 80033f6:	d0f4      	beq.n	80033e2 <__ieee754_sqrt+0x32>
 80033f8:	b141      	cbz	r1, 800340c <__ieee754_sqrt+0x5c>
 80033fa:	4602      	mov	r2, r0
 80033fc:	460b      	mov	r3, r1
 80033fe:	f7fc ff13 	bl	8000228 <__aeabi_dsub>
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	f7fd f9ed 	bl	80007e4 <__aeabi_ddiv>
 800340a:	e7e8      	b.n	80033de <__ieee754_sqrt+0x2e>
 800340c:	1512      	asrs	r2, r2, #20
 800340e:	d10c      	bne.n	800342a <__ieee754_sqrt+0x7a>
 8003410:	2c00      	cmp	r4, #0
 8003412:	d06e      	beq.n	80034f2 <__ieee754_sqrt+0x142>
 8003414:	2100      	movs	r1, #0
 8003416:	02e6      	lsls	r6, r4, #11
 8003418:	d56f      	bpl.n	80034fa <__ieee754_sqrt+0x14a>
 800341a:	1e48      	subs	r0, r1, #1
 800341c:	1a12      	subs	r2, r2, r0
 800341e:	f1c1 0020 	rsb	r0, r1, #32
 8003422:	fa23 f000 	lsr.w	r0, r3, r0
 8003426:	4304      	orrs	r4, r0
 8003428:	408b      	lsls	r3, r1
 800342a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800342e:	07d5      	lsls	r5, r2, #31
 8003430:	f04f 0500 	mov.w	r5, #0
 8003434:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8003438:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800343c:	bf42      	ittt	mi
 800343e:	0064      	lslmi	r4, r4, #1
 8003440:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 8003444:	005b      	lslmi	r3, r3, #1
 8003446:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 800344a:	1050      	asrs	r0, r2, #1
 800344c:	4421      	add	r1, r4
 800344e:	2216      	movs	r2, #22
 8003450:	462c      	mov	r4, r5
 8003452:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8003456:	005b      	lsls	r3, r3, #1
 8003458:	19a7      	adds	r7, r4, r6
 800345a:	428f      	cmp	r7, r1
 800345c:	bfde      	ittt	le
 800345e:	1bc9      	suble	r1, r1, r7
 8003460:	19bc      	addle	r4, r7, r6
 8003462:	19ad      	addle	r5, r5, r6
 8003464:	0049      	lsls	r1, r1, #1
 8003466:	3a01      	subs	r2, #1
 8003468:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800346c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8003470:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003474:	d1f0      	bne.n	8003458 <__ieee754_sqrt+0xa8>
 8003476:	f04f 0e20 	mov.w	lr, #32
 800347a:	4694      	mov	ip, r2
 800347c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8003480:	42a1      	cmp	r1, r4
 8003482:	eb06 070c 	add.w	r7, r6, ip
 8003486:	dc02      	bgt.n	800348e <__ieee754_sqrt+0xde>
 8003488:	d112      	bne.n	80034b0 <__ieee754_sqrt+0x100>
 800348a:	429f      	cmp	r7, r3
 800348c:	d810      	bhi.n	80034b0 <__ieee754_sqrt+0x100>
 800348e:	2f00      	cmp	r7, #0
 8003490:	eb07 0c06 	add.w	ip, r7, r6
 8003494:	da34      	bge.n	8003500 <__ieee754_sqrt+0x150>
 8003496:	f1bc 0f00 	cmp.w	ip, #0
 800349a:	db31      	blt.n	8003500 <__ieee754_sqrt+0x150>
 800349c:	f104 0801 	add.w	r8, r4, #1
 80034a0:	1b09      	subs	r1, r1, r4
 80034a2:	4644      	mov	r4, r8
 80034a4:	429f      	cmp	r7, r3
 80034a6:	bf88      	it	hi
 80034a8:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80034ac:	1bdb      	subs	r3, r3, r7
 80034ae:	4432      	add	r2, r6
 80034b0:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 80034b4:	f1be 0e01 	subs.w	lr, lr, #1
 80034b8:	4439      	add	r1, r7
 80034ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80034be:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80034c2:	d1dd      	bne.n	8003480 <__ieee754_sqrt+0xd0>
 80034c4:	430b      	orrs	r3, r1
 80034c6:	d006      	beq.n	80034d6 <__ieee754_sqrt+0x126>
 80034c8:	1c54      	adds	r4, r2, #1
 80034ca:	bf0b      	itete	eq
 80034cc:	4672      	moveq	r2, lr
 80034ce:	3201      	addne	r2, #1
 80034d0:	3501      	addeq	r5, #1
 80034d2:	f022 0201 	bicne.w	r2, r2, #1
 80034d6:	106b      	asrs	r3, r5, #1
 80034d8:	0852      	lsrs	r2, r2, #1
 80034da:	07e9      	lsls	r1, r5, #31
 80034dc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80034e0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80034e4:	bf48      	it	mi
 80034e6:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80034ea:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 80034ee:	4616      	mov	r6, r2
 80034f0:	e777      	b.n	80033e2 <__ieee754_sqrt+0x32>
 80034f2:	0adc      	lsrs	r4, r3, #11
 80034f4:	3a15      	subs	r2, #21
 80034f6:	055b      	lsls	r3, r3, #21
 80034f8:	e78a      	b.n	8003410 <__ieee754_sqrt+0x60>
 80034fa:	0064      	lsls	r4, r4, #1
 80034fc:	3101      	adds	r1, #1
 80034fe:	e78a      	b.n	8003416 <__ieee754_sqrt+0x66>
 8003500:	46a0      	mov	r8, r4
 8003502:	e7cd      	b.n	80034a0 <__ieee754_sqrt+0xf0>
 8003504:	7ff00000 	.word	0x7ff00000

08003508 <matherr>:
 8003508:	2000      	movs	r0, #0
 800350a:	4770      	bx	lr

0800350c <_init>:
 800350c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800350e:	bf00      	nop
 8003510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003512:	bc08      	pop	{r3}
 8003514:	469e      	mov	lr, r3
 8003516:	4770      	bx	lr

08003518 <_fini>:
 8003518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800351a:	bf00      	nop
 800351c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800351e:	bc08      	pop	{r3}
 8003520:	469e      	mov	lr, r3
 8003522:	4770      	bx	lr
