<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/alberto/fpga_rx/impl/gwsynthesis/fpga_rx.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/alberto/fpga_rx/src/sipeed_tang_primer_20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/alberto/fpga_rx/src/fpga_rx.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr 27 23:06:32 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>14374</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8364</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>XIn</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XIn_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.432</td>
<td>64.800
<td>0.000</td>
<td>7.716</td>
<td>XIn_ibuf/I</td>
<td>XIn</td>
<td>PLL1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>PLL1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>15.432</td>
<td>64.800
<td>0.000</td>
<td>7.716</td>
<td>XIn_ibuf/I</td>
<td>XIn</td>
<td>PLL1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>PLL1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>30.864</td>
<td>32.400
<td>0.000</td>
<td>15.432</td>
<td>XIn_ibuf/I</td>
<td>XIn</td>
<td>PLL1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>PLL1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>46.296</td>
<td>21.600
<td>0.000</td>
<td>23.148</td>
<td>XIn_ibuf/I</td>
<td>XIn</td>
<td>PLL1/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>64.800(MHz)</td>
<td>78.793(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XIn!</h4>
<h4>No timing paths to get frequency of PLL1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of PLL1/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of PLL1/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XIn</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XIn</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.741</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[34]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.654</td>
</tr>
<tr>
<td>2</td>
<td>2.741</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[32]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.654</td>
</tr>
<tr>
<td>3</td>
<td>2.746</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[35]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.648</td>
</tr>
<tr>
<td>4</td>
<td>2.751</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[33]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.644</td>
</tr>
<tr>
<td>5</td>
<td>2.791</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[31]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.604</td>
</tr>
<tr>
<td>6</td>
<td>2.823</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[31]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.572</td>
</tr>
<tr>
<td>7</td>
<td>2.826</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[30]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.569</td>
</tr>
<tr>
<td>8</td>
<td>2.858</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_764_s3/B[33]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.537</td>
</tr>
<tr>
<td>9</td>
<td>2.861</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[29]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.534</td>
</tr>
<tr>
<td>10</td>
<td>2.880</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_764_s3/B[32]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.515</td>
</tr>
<tr>
<td>11</td>
<td>2.880</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_764_s3/B[35]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.515</td>
</tr>
<tr>
<td>12</td>
<td>2.886</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_764_s3/B[34]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.509</td>
</tr>
<tr>
<td>13</td>
<td>2.890</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[26]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.505</td>
</tr>
<tr>
<td>14</td>
<td>2.896</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[28]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.498</td>
</tr>
<tr>
<td>15</td>
<td>2.930</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_764_s3/B[31]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.465</td>
</tr>
<tr>
<td>16</td>
<td>2.932</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[27]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.463</td>
</tr>
<tr>
<td>17</td>
<td>2.965</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_764_s3/B[30]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.430</td>
</tr>
<tr>
<td>18</td>
<td>2.971</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[19]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.424</td>
</tr>
<tr>
<td>19</td>
<td>3.001</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[28]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.393</td>
</tr>
<tr>
<td>20</td>
<td>3.002</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[25]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.393</td>
</tr>
<tr>
<td>21</td>
<td>3.026</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_764_s3/B[24]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.368</td>
</tr>
<tr>
<td>22</td>
<td>3.030</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[25]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.364</td>
</tr>
<tr>
<td>23</td>
<td>3.035</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_764_s3/B[28]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.359</td>
</tr>
<tr>
<td>24</td>
<td>3.037</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_664_s3/B[24]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.358</td>
</tr>
<tr>
<td>25</td>
<td>3.044</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/mult_264_s3/B[26]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>8.351</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.334</td>
<td>Hilbert/v_I[28]_0_s15/Q</td>
<td>Hilbert/v_Q[9]_0_s4/AD[0]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.344</td>
</tr>
<tr>
<td>2</td>
<td>0.363</td>
<td>CIC_Q/d_out_30_s0/Q</td>
<td>Hilbert/v_I[28]_v_I[28]_0_0_s/DI[30]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>3</td>
<td>0.375</td>
<td>CIC_Q/d_out_4_s0/Q</td>
<td>Hilbert/v_I[28]_v_I[28]_0_0_s/DI[4]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
<tr>
<td>4</td>
<td>0.424</td>
<td>ncoGen/phase_accum_6_s0/Q</td>
<td>ncoGen/phase_accum_6_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>5</td>
<td>0.424</td>
<td>ncoGen/phase_accum_10_s0/Q</td>
<td>ncoGen/phase_accum_10_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>6</td>
<td>0.424</td>
<td>ncoGen/phase_accum_12_s0/Q</td>
<td>ncoGen/phase_accum_12_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>7</td>
<td>0.424</td>
<td>ncoGen/phase_accum_16_s0/Q</td>
<td>ncoGen/phase_accum_16_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>8</td>
<td>0.424</td>
<td>ncoGen/phase_accum_18_s0/Q</td>
<td>ncoGen/phase_accum_18_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>9</td>
<td>0.424</td>
<td>ncoGen/phase_accum_22_s0/Q</td>
<td>ncoGen/phase_accum_22_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>10</td>
<td>0.424</td>
<td>ncoGen/phase_accum_24_s0/Q</td>
<td>ncoGen/phase_accum_24_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>11</td>
<td>0.424</td>
<td>ncoGen/phase_accum_28_s0/Q</td>
<td>ncoGen/phase_accum_28_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>12</td>
<td>0.424</td>
<td>ncoGen/phase_accum_30_s0/Q</td>
<td>ncoGen/phase_accum_30_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>13</td>
<td>0.424</td>
<td>ncoGen/phase_accum_34_s0/Q</td>
<td>ncoGen/phase_accum_34_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>14</td>
<td>0.424</td>
<td>ncoGen/phase_accum_36_s0/Q</td>
<td>ncoGen/phase_accum_36_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>15</td>
<td>0.424</td>
<td>ncoGen/phase_accum_40_s0/Q</td>
<td>ncoGen/phase_accum_40_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>16</td>
<td>0.424</td>
<td>ncoGen/phase_accum_42_s0/Q</td>
<td>ncoGen/phase_accum_42_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>17</td>
<td>0.424</td>
<td>ncoGen/phase_accum_46_s0/Q</td>
<td>ncoGen/phase_accum_46_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>18</td>
<td>0.424</td>
<td>ncoGen/phase_accum_48_s0/Q</td>
<td>ncoGen/phase_accum_48_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>19</td>
<td>0.424</td>
<td>ncoGen/phase_accum_52_s0/Q</td>
<td>ncoGen/phase_accum_52_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>SPI_Master_Q/SIO_count_6_s0/Q</td>
<td>SPI_Master_Q/SIO_count_6_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>SPI_Master_Q/SIO_count_8_s0/Q</td>
<td>SPI_Master_Q/SIO_count_8_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>SPI_Master_Q/SIO_count_12_s0/Q</td>
<td>SPI_Master_Q/SIO_count_12_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>SPI_Master_Q/SIO_count_14_s0/Q</td>
<td>SPI_Master_Q/SIO_count_14_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>SPI_Master_I/SIO_count_6_s0/Q</td>
<td>SPI_Master_I/SIO_count_6_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>SPI_Master_I/SIO_count_8_s0/Q</td>
<td>SPI_Master_I/SIO_count_8_s0/D</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.953</td>
<td>6.953</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>RFInR_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.953</td>
<td>6.953</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>MixerOutI_18_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.953</td>
<td>6.953</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>MixerOutI_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.953</td>
<td>6.953</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>MixerOutQ_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.953</td>
<td>6.953</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>audio_out_20_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.953</td>
<td>6.953</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>CIC_I/d1_60_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.953</td>
<td>6.953</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>CIC_I/d2_65_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.953</td>
<td>6.953</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>CIC_I/d3_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.953</td>
<td>6.953</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>CIC_I/d_tmp_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.953</td>
<td>6.953</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>CIC_I/d_d8_46_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>Hilbert/n1718_s/CIN</td>
</tr>
<tr>
<td>11.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1718_s/COUT</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>Hilbert/n1717_s/CIN</td>
</tr>
<tr>
<td>11.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1717_s/COUT</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>Hilbert/n1716_s/CIN</td>
</tr>
<tr>
<td>11.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1716_s/COUT</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>Hilbert/n1715_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1715_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>Hilbert/n1714_s/CIN</td>
</tr>
<tr>
<td>11.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1714_s/COUT</td>
</tr>
<tr>
<td>11.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>Hilbert/n1713_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1713_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>Hilbert/n1712_s/CIN</td>
</tr>
<tr>
<td>11.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1712_s/COUT</td>
</tr>
<tr>
<td>11.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>Hilbert/n1711_s/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1711_s/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][B]</td>
<td>Hilbert/n1710_s/CIN</td>
</tr>
<tr>
<td>11.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1710_s/COUT</td>
</tr>
<tr>
<td>11.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][A]</td>
<td>Hilbert/n1709_s/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1709_s/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][B]</td>
<td>Hilbert/n1708_s/CIN</td>
</tr>
<tr>
<td>11.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1708_s/COUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[1][A]</td>
<td>Hilbert/n1707_s/CIN</td>
</tr>
<tr>
<td>11.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1707_s/COUT</td>
</tr>
<tr>
<td>11.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[1][B]</td>
<td>Hilbert/n1691_s/CIN</td>
</tr>
<tr>
<td>12.266</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C31[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1691_s/SUM</td>
</tr>
<tr>
<td>12.966</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[34]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.205, 25.477%; route: 6.217, 71.842%; tC2Q: 0.232, 2.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>Hilbert/n1718_s/CIN</td>
</tr>
<tr>
<td>11.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1718_s/COUT</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>Hilbert/n1717_s/CIN</td>
</tr>
<tr>
<td>11.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1717_s/COUT</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>Hilbert/n1716_s/CIN</td>
</tr>
<tr>
<td>11.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1716_s/COUT</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>Hilbert/n1715_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1715_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>Hilbert/n1714_s/CIN</td>
</tr>
<tr>
<td>11.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1714_s/COUT</td>
</tr>
<tr>
<td>11.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>Hilbert/n1713_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1713_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>Hilbert/n1712_s/CIN</td>
</tr>
<tr>
<td>11.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1712_s/COUT</td>
</tr>
<tr>
<td>11.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>Hilbert/n1711_s/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1711_s/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][B]</td>
<td>Hilbert/n1710_s/CIN</td>
</tr>
<tr>
<td>11.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1710_s/COUT</td>
</tr>
<tr>
<td>11.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][A]</td>
<td>Hilbert/n1709_s/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1709_s/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][B]</td>
<td>Hilbert/n1708_s/CIN</td>
</tr>
<tr>
<td>11.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1708_s/COUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[1][A]</td>
<td>Hilbert/n1707_s/CIN</td>
</tr>
<tr>
<td>11.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1707_s/COUT</td>
</tr>
<tr>
<td>11.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[1][B]</td>
<td>Hilbert/n1691_s/CIN</td>
</tr>
<tr>
<td>12.266</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C31[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1691_s/SUM</td>
</tr>
<tr>
<td>12.966</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[32]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.205, 25.477%; route: 6.217, 71.842%; tC2Q: 0.232, 2.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>Hilbert/n1718_s/CIN</td>
</tr>
<tr>
<td>11.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1718_s/COUT</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>Hilbert/n1717_s/CIN</td>
</tr>
<tr>
<td>11.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1717_s/COUT</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>Hilbert/n1716_s/CIN</td>
</tr>
<tr>
<td>11.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1716_s/COUT</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>Hilbert/n1715_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1715_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>Hilbert/n1714_s/CIN</td>
</tr>
<tr>
<td>11.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1714_s/COUT</td>
</tr>
<tr>
<td>11.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>Hilbert/n1713_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1713_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>Hilbert/n1712_s/CIN</td>
</tr>
<tr>
<td>11.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1712_s/COUT</td>
</tr>
<tr>
<td>11.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>Hilbert/n1711_s/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1711_s/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][B]</td>
<td>Hilbert/n1710_s/CIN</td>
</tr>
<tr>
<td>11.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1710_s/COUT</td>
</tr>
<tr>
<td>11.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][A]</td>
<td>Hilbert/n1709_s/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1709_s/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][B]</td>
<td>Hilbert/n1708_s/CIN</td>
</tr>
<tr>
<td>11.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1708_s/COUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[1][A]</td>
<td>Hilbert/n1707_s/CIN</td>
</tr>
<tr>
<td>11.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1707_s/COUT</td>
</tr>
<tr>
<td>11.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[1][B]</td>
<td>Hilbert/n1691_s/CIN</td>
</tr>
<tr>
<td>12.266</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C31[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1691_s/SUM</td>
</tr>
<tr>
<td>12.960</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[35]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.205, 25.494%; route: 6.212, 71.824%; tC2Q: 0.232, 2.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>Hilbert/n1718_s/CIN</td>
</tr>
<tr>
<td>11.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1718_s/COUT</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>Hilbert/n1717_s/CIN</td>
</tr>
<tr>
<td>11.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1717_s/COUT</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>Hilbert/n1716_s/CIN</td>
</tr>
<tr>
<td>11.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1716_s/COUT</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>Hilbert/n1715_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1715_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>Hilbert/n1714_s/CIN</td>
</tr>
<tr>
<td>11.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1714_s/COUT</td>
</tr>
<tr>
<td>11.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>Hilbert/n1713_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1713_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>Hilbert/n1712_s/CIN</td>
</tr>
<tr>
<td>11.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1712_s/COUT</td>
</tr>
<tr>
<td>11.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>Hilbert/n1711_s/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1711_s/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][B]</td>
<td>Hilbert/n1710_s/CIN</td>
</tr>
<tr>
<td>11.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1710_s/COUT</td>
</tr>
<tr>
<td>11.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][A]</td>
<td>Hilbert/n1709_s/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1709_s/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][B]</td>
<td>Hilbert/n1708_s/CIN</td>
</tr>
<tr>
<td>11.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1708_s/COUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[1][A]</td>
<td>Hilbert/n1707_s/CIN</td>
</tr>
<tr>
<td>11.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1707_s/COUT</td>
</tr>
<tr>
<td>11.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[1][B]</td>
<td>Hilbert/n1691_s/CIN</td>
</tr>
<tr>
<td>12.266</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C31[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1691_s/SUM</td>
</tr>
<tr>
<td>12.955</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[33]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.205, 25.508%; route: 6.207, 71.808%; tC2Q: 0.232, 2.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>Hilbert/n1718_s/CIN</td>
</tr>
<tr>
<td>11.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1718_s/COUT</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>Hilbert/n1717_s/CIN</td>
</tr>
<tr>
<td>11.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1717_s/COUT</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>Hilbert/n1716_s/CIN</td>
</tr>
<tr>
<td>11.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1716_s/COUT</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>Hilbert/n1715_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1715_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>Hilbert/n1714_s/CIN</td>
</tr>
<tr>
<td>11.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1714_s/COUT</td>
</tr>
<tr>
<td>11.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>Hilbert/n1713_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1713_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>Hilbert/n1712_s/CIN</td>
</tr>
<tr>
<td>11.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1712_s/COUT</td>
</tr>
<tr>
<td>11.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>Hilbert/n1711_s/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1711_s/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][B]</td>
<td>Hilbert/n1710_s/CIN</td>
</tr>
<tr>
<td>11.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1710_s/COUT</td>
</tr>
<tr>
<td>11.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][A]</td>
<td>Hilbert/n1709_s/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1709_s/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][B]</td>
<td>Hilbert/n1708_s/CIN</td>
</tr>
<tr>
<td>11.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1708_s/COUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[1][A]</td>
<td>Hilbert/n1707_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1707_s/SUM</td>
</tr>
<tr>
<td>12.915</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.170, 25.216%; route: 6.202, 72.087%; tC2Q: 0.232, 2.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.805</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C3</td>
<td>Hilbert/v_Q[51]_0_s4/AD[0]</td>
</tr>
<tr>
<td>8.322</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C3</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[51]_0_s4/DO[1]</td>
</tr>
<tr>
<td>9.209</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[1][A]</td>
<td>Hilbert/n518_s/I1</td>
</tr>
<tr>
<td>9.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n518_s/COUT</td>
</tr>
<tr>
<td>9.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[1][B]</td>
<td>Hilbert/n517_s/CIN</td>
</tr>
<tr>
<td>9.615</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n517_s/COUT</td>
</tr>
<tr>
<td>9.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[2][A]</td>
<td>Hilbert/n516_s/CIN</td>
</tr>
<tr>
<td>9.650</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n516_s/COUT</td>
</tr>
<tr>
<td>9.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[2][B]</td>
<td>Hilbert/n515_s/CIN</td>
</tr>
<tr>
<td>9.686</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>9.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>9.721</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>9.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>9.756</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>9.791</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>9.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>9.826</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>9.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>9.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>9.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>9.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>9.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>9.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>9.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>9.967</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>9.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>10.002</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>10.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>10.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>10.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>10.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>10.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>10.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>10.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>10.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>10.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>10.214</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>10.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>10.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>10.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>10.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>10.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>10.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>10.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>10.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/COUT</td>
</tr>
<tr>
<td>10.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[0][B]</td>
<td>Hilbert/n495_s/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n495_s/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[1][A]</td>
<td>Hilbert/n494_s/CIN</td>
</tr>
<tr>
<td>10.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n494_s/COUT</td>
</tr>
<tr>
<td>10.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[1][B]</td>
<td>Hilbert/n493_s/CIN</td>
</tr>
<tr>
<td>10.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n493_s/COUT</td>
</tr>
<tr>
<td>10.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[2][A]</td>
<td>Hilbert/n492_s/CIN</td>
</tr>
<tr>
<td>10.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n492_s/COUT</td>
</tr>
<tr>
<td>10.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[2][B]</td>
<td>Hilbert/n491_s/CIN</td>
</tr>
<tr>
<td>10.530</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n491_s/COUT</td>
</tr>
<tr>
<td>10.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C12[0][A]</td>
<td>Hilbert/n490_s/CIN</td>
</tr>
<tr>
<td>10.566</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n490_s/COUT</td>
</tr>
<tr>
<td>10.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C12[0][B]</td>
<td>Hilbert/n489_s/CIN</td>
</tr>
<tr>
<td>10.601</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C12[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n489_s/COUT</td>
</tr>
<tr>
<td>10.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C12[1][A]</td>
<td>Hilbert/n488_s/CIN</td>
</tr>
<tr>
<td>11.071</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C12[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n488_s/SUM</td>
</tr>
<tr>
<td>12.884</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.379, 27.750%; route: 5.961, 69.543%; tC2Q: 0.232, 2.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>Hilbert/n1718_s/CIN</td>
</tr>
<tr>
<td>11.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1718_s/COUT</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>Hilbert/n1717_s/CIN</td>
</tr>
<tr>
<td>11.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1717_s/COUT</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>Hilbert/n1716_s/CIN</td>
</tr>
<tr>
<td>11.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1716_s/COUT</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>Hilbert/n1715_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1715_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>Hilbert/n1714_s/CIN</td>
</tr>
<tr>
<td>11.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1714_s/COUT</td>
</tr>
<tr>
<td>11.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>Hilbert/n1713_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1713_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>Hilbert/n1712_s/CIN</td>
</tr>
<tr>
<td>11.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1712_s/COUT</td>
</tr>
<tr>
<td>11.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>Hilbert/n1711_s/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1711_s/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][B]</td>
<td>Hilbert/n1710_s/CIN</td>
</tr>
<tr>
<td>11.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1710_s/COUT</td>
</tr>
<tr>
<td>11.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][A]</td>
<td>Hilbert/n1709_s/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1709_s/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][B]</td>
<td>Hilbert/n1708_s/CIN</td>
</tr>
<tr>
<td>12.196</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1708_s/SUM</td>
</tr>
<tr>
<td>12.880</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 24.909%; route: 6.202, 72.383%; tC2Q: 0.232, 2.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_764_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.485</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R51C16</td>
<td>Hilbert/v_Q[25]_0_s4/AD[0]</td>
</tr>
<tr>
<td>8.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R51C16</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[25]_0_s4/DO[0]</td>
</tr>
<tr>
<td>9.774</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[0][B]</td>
<td>Hilbert/n2048_s/I0</td>
</tr>
<tr>
<td>10.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2048_s/COUT</td>
</tr>
<tr>
<td>10.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C24[1][A]</td>
<td>Hilbert/n2047_s/CIN</td>
</tr>
<tr>
<td>10.359</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2047_s/COUT</td>
</tr>
<tr>
<td>10.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[1][B]</td>
<td>Hilbert/n2046_s/CIN</td>
</tr>
<tr>
<td>10.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2046_s/COUT</td>
</tr>
<tr>
<td>10.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][A]</td>
<td>Hilbert/n2045_s/CIN</td>
</tr>
<tr>
<td>10.429</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2045_s/COUT</td>
</tr>
<tr>
<td>10.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][B]</td>
<td>Hilbert/n2044_s/CIN</td>
</tr>
<tr>
<td>10.464</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2044_s/COUT</td>
</tr>
<tr>
<td>10.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][A]</td>
<td>Hilbert/n2043_s/CIN</td>
</tr>
<tr>
<td>10.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2043_s/COUT</td>
</tr>
<tr>
<td>10.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][B]</td>
<td>Hilbert/n2042_s/CIN</td>
</tr>
<tr>
<td>10.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2042_s/COUT</td>
</tr>
<tr>
<td>10.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][A]</td>
<td>Hilbert/n2041_s/CIN</td>
</tr>
<tr>
<td>10.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2041_s/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][B]</td>
<td>Hilbert/n2040_s/CIN</td>
</tr>
<tr>
<td>10.605</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2040_s/COUT</td>
</tr>
<tr>
<td>10.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][A]</td>
<td>Hilbert/n2039_s/CIN</td>
</tr>
<tr>
<td>10.640</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2039_s/COUT</td>
</tr>
<tr>
<td>10.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][B]</td>
<td>Hilbert/n2038_s/CIN</td>
</tr>
<tr>
<td>10.675</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2038_s/COUT</td>
</tr>
<tr>
<td>10.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][A]</td>
<td>Hilbert/n2037_s/CIN</td>
</tr>
<tr>
<td>10.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2037_s/COUT</td>
</tr>
<tr>
<td>10.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][B]</td>
<td>Hilbert/n2036_s/CIN</td>
</tr>
<tr>
<td>10.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2036_s/COUT</td>
</tr>
<tr>
<td>10.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][A]</td>
<td>Hilbert/n2035_s/CIN</td>
</tr>
<tr>
<td>10.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2035_s/COUT</td>
</tr>
<tr>
<td>10.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][B]</td>
<td>Hilbert/n2034_s/CIN</td>
</tr>
<tr>
<td>10.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2034_s/COUT</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][A]</td>
<td>Hilbert/n2033_s/CIN</td>
</tr>
<tr>
<td>10.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2033_s/COUT</td>
</tr>
<tr>
<td>10.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][B]</td>
<td>Hilbert/n2032_s/CIN</td>
</tr>
<tr>
<td>10.887</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2032_s/COUT</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][A]</td>
<td>Hilbert/n2031_s/CIN</td>
</tr>
<tr>
<td>10.922</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2031_s/COUT</td>
</tr>
<tr>
<td>10.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>Hilbert/n2030_s/CIN</td>
</tr>
<tr>
<td>10.957</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2030_s/COUT</td>
</tr>
<tr>
<td>10.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>Hilbert/n2029_s/CIN</td>
</tr>
<tr>
<td>10.992</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2029_s/COUT</td>
</tr>
<tr>
<td>10.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>Hilbert/n2028_s/CIN</td>
</tr>
<tr>
<td>11.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2028_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>Hilbert/n2027_s/CIN</td>
</tr>
<tr>
<td>11.063</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2027_s/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>Hilbert/n2026_s/CIN</td>
</tr>
<tr>
<td>11.098</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2026_s/COUT</td>
</tr>
<tr>
<td>11.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>Hilbert/n2025_s/CIN</td>
</tr>
<tr>
<td>11.133</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2025_s/COUT</td>
</tr>
<tr>
<td>11.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>Hilbert/n2024_s/CIN</td>
</tr>
<tr>
<td>11.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2024_s/COUT</td>
</tr>
<tr>
<td>11.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>Hilbert/n2023_s/CIN</td>
</tr>
<tr>
<td>11.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2023_s/COUT</td>
</tr>
<tr>
<td>11.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>Hilbert/n2022_s/CIN</td>
</tr>
<tr>
<td>11.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2022_s/COUT</td>
</tr>
<tr>
<td>11.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>Hilbert/n2021_s/CIN</td>
</tr>
<tr>
<td>11.274</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2021_s/COUT</td>
</tr>
<tr>
<td>11.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>Hilbert/n2020_s/CIN</td>
</tr>
<tr>
<td>11.309</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2020_s/COUT</td>
</tr>
<tr>
<td>11.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>Hilbert/n2019_s/CIN</td>
</tr>
<tr>
<td>11.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2019_s/COUT</td>
</tr>
<tr>
<td>11.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>Hilbert/n2018_s/CIN</td>
</tr>
<tr>
<td>11.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2018_s/COUT</td>
</tr>
<tr>
<td>11.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>Hilbert/n2017_s/CIN</td>
</tr>
<tr>
<td>11.415</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2017_s/COUT</td>
</tr>
<tr>
<td>11.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>Hilbert/n2001_s/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2001_s/SUM</td>
</tr>
<tr>
<td>12.848</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">Hilbert/mult_764_s3/B[33]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 30.774%; route: 5.678, 66.508%; tC2Q: 0.232, 2.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>Hilbert/n1718_s/CIN</td>
</tr>
<tr>
<td>11.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1718_s/COUT</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>Hilbert/n1717_s/CIN</td>
</tr>
<tr>
<td>11.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1717_s/COUT</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>Hilbert/n1716_s/CIN</td>
</tr>
<tr>
<td>11.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1716_s/COUT</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>Hilbert/n1715_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1715_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>Hilbert/n1714_s/CIN</td>
</tr>
<tr>
<td>11.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1714_s/COUT</td>
</tr>
<tr>
<td>11.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>Hilbert/n1713_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1713_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>Hilbert/n1712_s/CIN</td>
</tr>
<tr>
<td>11.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1712_s/COUT</td>
</tr>
<tr>
<td>11.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>Hilbert/n1711_s/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1711_s/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][B]</td>
<td>Hilbert/n1710_s/CIN</td>
</tr>
<tr>
<td>11.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1710_s/COUT</td>
</tr>
<tr>
<td>11.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][A]</td>
<td>Hilbert/n1709_s/CIN</td>
</tr>
<tr>
<td>12.161</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1709_s/SUM</td>
</tr>
<tr>
<td>12.845</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.099, 24.599%; route: 6.202, 72.682%; tC2Q: 0.232, 2.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_764_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.485</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R51C16</td>
<td>Hilbert/v_Q[25]_0_s4/AD[0]</td>
</tr>
<tr>
<td>8.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R51C16</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[25]_0_s4/DO[0]</td>
</tr>
<tr>
<td>9.774</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[0][B]</td>
<td>Hilbert/n2048_s/I0</td>
</tr>
<tr>
<td>10.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2048_s/COUT</td>
</tr>
<tr>
<td>10.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C24[1][A]</td>
<td>Hilbert/n2047_s/CIN</td>
</tr>
<tr>
<td>10.359</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2047_s/COUT</td>
</tr>
<tr>
<td>10.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[1][B]</td>
<td>Hilbert/n2046_s/CIN</td>
</tr>
<tr>
<td>10.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2046_s/COUT</td>
</tr>
<tr>
<td>10.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][A]</td>
<td>Hilbert/n2045_s/CIN</td>
</tr>
<tr>
<td>10.429</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2045_s/COUT</td>
</tr>
<tr>
<td>10.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][B]</td>
<td>Hilbert/n2044_s/CIN</td>
</tr>
<tr>
<td>10.464</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2044_s/COUT</td>
</tr>
<tr>
<td>10.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][A]</td>
<td>Hilbert/n2043_s/CIN</td>
</tr>
<tr>
<td>10.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2043_s/COUT</td>
</tr>
<tr>
<td>10.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][B]</td>
<td>Hilbert/n2042_s/CIN</td>
</tr>
<tr>
<td>10.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2042_s/COUT</td>
</tr>
<tr>
<td>10.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][A]</td>
<td>Hilbert/n2041_s/CIN</td>
</tr>
<tr>
<td>10.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2041_s/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][B]</td>
<td>Hilbert/n2040_s/CIN</td>
</tr>
<tr>
<td>10.605</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2040_s/COUT</td>
</tr>
<tr>
<td>10.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][A]</td>
<td>Hilbert/n2039_s/CIN</td>
</tr>
<tr>
<td>10.640</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2039_s/COUT</td>
</tr>
<tr>
<td>10.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][B]</td>
<td>Hilbert/n2038_s/CIN</td>
</tr>
<tr>
<td>10.675</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2038_s/COUT</td>
</tr>
<tr>
<td>10.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][A]</td>
<td>Hilbert/n2037_s/CIN</td>
</tr>
<tr>
<td>10.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2037_s/COUT</td>
</tr>
<tr>
<td>10.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][B]</td>
<td>Hilbert/n2036_s/CIN</td>
</tr>
<tr>
<td>10.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2036_s/COUT</td>
</tr>
<tr>
<td>10.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][A]</td>
<td>Hilbert/n2035_s/CIN</td>
</tr>
<tr>
<td>10.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2035_s/COUT</td>
</tr>
<tr>
<td>10.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][B]</td>
<td>Hilbert/n2034_s/CIN</td>
</tr>
<tr>
<td>10.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2034_s/COUT</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][A]</td>
<td>Hilbert/n2033_s/CIN</td>
</tr>
<tr>
<td>10.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2033_s/COUT</td>
</tr>
<tr>
<td>10.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][B]</td>
<td>Hilbert/n2032_s/CIN</td>
</tr>
<tr>
<td>10.887</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2032_s/COUT</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][A]</td>
<td>Hilbert/n2031_s/CIN</td>
</tr>
<tr>
<td>10.922</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2031_s/COUT</td>
</tr>
<tr>
<td>10.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>Hilbert/n2030_s/CIN</td>
</tr>
<tr>
<td>10.957</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2030_s/COUT</td>
</tr>
<tr>
<td>10.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>Hilbert/n2029_s/CIN</td>
</tr>
<tr>
<td>10.992</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2029_s/COUT</td>
</tr>
<tr>
<td>10.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>Hilbert/n2028_s/CIN</td>
</tr>
<tr>
<td>11.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2028_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>Hilbert/n2027_s/CIN</td>
</tr>
<tr>
<td>11.063</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2027_s/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>Hilbert/n2026_s/CIN</td>
</tr>
<tr>
<td>11.098</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2026_s/COUT</td>
</tr>
<tr>
<td>11.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>Hilbert/n2025_s/CIN</td>
</tr>
<tr>
<td>11.133</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2025_s/COUT</td>
</tr>
<tr>
<td>11.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>Hilbert/n2024_s/CIN</td>
</tr>
<tr>
<td>11.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2024_s/COUT</td>
</tr>
<tr>
<td>11.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>Hilbert/n2023_s/CIN</td>
</tr>
<tr>
<td>11.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2023_s/COUT</td>
</tr>
<tr>
<td>11.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>Hilbert/n2022_s/CIN</td>
</tr>
<tr>
<td>11.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2022_s/COUT</td>
</tr>
<tr>
<td>11.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>Hilbert/n2021_s/CIN</td>
</tr>
<tr>
<td>11.274</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2021_s/COUT</td>
</tr>
<tr>
<td>11.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>Hilbert/n2020_s/CIN</td>
</tr>
<tr>
<td>11.309</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2020_s/COUT</td>
</tr>
<tr>
<td>11.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>Hilbert/n2019_s/CIN</td>
</tr>
<tr>
<td>11.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2019_s/COUT</td>
</tr>
<tr>
<td>11.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>Hilbert/n2018_s/CIN</td>
</tr>
<tr>
<td>11.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2018_s/COUT</td>
</tr>
<tr>
<td>11.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>Hilbert/n2017_s/CIN</td>
</tr>
<tr>
<td>11.415</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2017_s/COUT</td>
</tr>
<tr>
<td>11.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>Hilbert/n2001_s/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2001_s/SUM</td>
</tr>
<tr>
<td>12.826</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">Hilbert/mult_764_s3/B[32]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 30.855%; route: 5.655, 66.420%; tC2Q: 0.232, 2.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_764_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.485</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R51C16</td>
<td>Hilbert/v_Q[25]_0_s4/AD[0]</td>
</tr>
<tr>
<td>8.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R51C16</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[25]_0_s4/DO[0]</td>
</tr>
<tr>
<td>9.774</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[0][B]</td>
<td>Hilbert/n2048_s/I0</td>
</tr>
<tr>
<td>10.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2048_s/COUT</td>
</tr>
<tr>
<td>10.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C24[1][A]</td>
<td>Hilbert/n2047_s/CIN</td>
</tr>
<tr>
<td>10.359</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2047_s/COUT</td>
</tr>
<tr>
<td>10.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[1][B]</td>
<td>Hilbert/n2046_s/CIN</td>
</tr>
<tr>
<td>10.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2046_s/COUT</td>
</tr>
<tr>
<td>10.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][A]</td>
<td>Hilbert/n2045_s/CIN</td>
</tr>
<tr>
<td>10.429</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2045_s/COUT</td>
</tr>
<tr>
<td>10.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][B]</td>
<td>Hilbert/n2044_s/CIN</td>
</tr>
<tr>
<td>10.464</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2044_s/COUT</td>
</tr>
<tr>
<td>10.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][A]</td>
<td>Hilbert/n2043_s/CIN</td>
</tr>
<tr>
<td>10.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2043_s/COUT</td>
</tr>
<tr>
<td>10.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][B]</td>
<td>Hilbert/n2042_s/CIN</td>
</tr>
<tr>
<td>10.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2042_s/COUT</td>
</tr>
<tr>
<td>10.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][A]</td>
<td>Hilbert/n2041_s/CIN</td>
</tr>
<tr>
<td>10.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2041_s/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][B]</td>
<td>Hilbert/n2040_s/CIN</td>
</tr>
<tr>
<td>10.605</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2040_s/COUT</td>
</tr>
<tr>
<td>10.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][A]</td>
<td>Hilbert/n2039_s/CIN</td>
</tr>
<tr>
<td>10.640</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2039_s/COUT</td>
</tr>
<tr>
<td>10.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][B]</td>
<td>Hilbert/n2038_s/CIN</td>
</tr>
<tr>
<td>10.675</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2038_s/COUT</td>
</tr>
<tr>
<td>10.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][A]</td>
<td>Hilbert/n2037_s/CIN</td>
</tr>
<tr>
<td>10.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2037_s/COUT</td>
</tr>
<tr>
<td>10.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][B]</td>
<td>Hilbert/n2036_s/CIN</td>
</tr>
<tr>
<td>10.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2036_s/COUT</td>
</tr>
<tr>
<td>10.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][A]</td>
<td>Hilbert/n2035_s/CIN</td>
</tr>
<tr>
<td>10.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2035_s/COUT</td>
</tr>
<tr>
<td>10.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][B]</td>
<td>Hilbert/n2034_s/CIN</td>
</tr>
<tr>
<td>10.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2034_s/COUT</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][A]</td>
<td>Hilbert/n2033_s/CIN</td>
</tr>
<tr>
<td>10.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2033_s/COUT</td>
</tr>
<tr>
<td>10.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][B]</td>
<td>Hilbert/n2032_s/CIN</td>
</tr>
<tr>
<td>10.887</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2032_s/COUT</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][A]</td>
<td>Hilbert/n2031_s/CIN</td>
</tr>
<tr>
<td>10.922</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2031_s/COUT</td>
</tr>
<tr>
<td>10.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>Hilbert/n2030_s/CIN</td>
</tr>
<tr>
<td>10.957</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2030_s/COUT</td>
</tr>
<tr>
<td>10.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>Hilbert/n2029_s/CIN</td>
</tr>
<tr>
<td>10.992</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2029_s/COUT</td>
</tr>
<tr>
<td>10.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>Hilbert/n2028_s/CIN</td>
</tr>
<tr>
<td>11.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2028_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>Hilbert/n2027_s/CIN</td>
</tr>
<tr>
<td>11.063</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2027_s/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>Hilbert/n2026_s/CIN</td>
</tr>
<tr>
<td>11.098</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2026_s/COUT</td>
</tr>
<tr>
<td>11.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>Hilbert/n2025_s/CIN</td>
</tr>
<tr>
<td>11.133</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2025_s/COUT</td>
</tr>
<tr>
<td>11.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>Hilbert/n2024_s/CIN</td>
</tr>
<tr>
<td>11.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2024_s/COUT</td>
</tr>
<tr>
<td>11.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>Hilbert/n2023_s/CIN</td>
</tr>
<tr>
<td>11.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2023_s/COUT</td>
</tr>
<tr>
<td>11.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>Hilbert/n2022_s/CIN</td>
</tr>
<tr>
<td>11.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2022_s/COUT</td>
</tr>
<tr>
<td>11.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>Hilbert/n2021_s/CIN</td>
</tr>
<tr>
<td>11.274</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2021_s/COUT</td>
</tr>
<tr>
<td>11.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>Hilbert/n2020_s/CIN</td>
</tr>
<tr>
<td>11.309</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2020_s/COUT</td>
</tr>
<tr>
<td>11.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>Hilbert/n2019_s/CIN</td>
</tr>
<tr>
<td>11.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2019_s/COUT</td>
</tr>
<tr>
<td>11.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>Hilbert/n2018_s/CIN</td>
</tr>
<tr>
<td>11.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2018_s/COUT</td>
</tr>
<tr>
<td>11.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>Hilbert/n2017_s/CIN</td>
</tr>
<tr>
<td>11.415</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2017_s/COUT</td>
</tr>
<tr>
<td>11.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>Hilbert/n2001_s/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2001_s/SUM</td>
</tr>
<tr>
<td>12.826</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">Hilbert/mult_764_s3/B[35]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 30.855%; route: 5.655, 66.420%; tC2Q: 0.232, 2.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_764_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.485</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R51C16</td>
<td>Hilbert/v_Q[25]_0_s4/AD[0]</td>
</tr>
<tr>
<td>8.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R51C16</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[25]_0_s4/DO[0]</td>
</tr>
<tr>
<td>9.774</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[0][B]</td>
<td>Hilbert/n2048_s/I0</td>
</tr>
<tr>
<td>10.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2048_s/COUT</td>
</tr>
<tr>
<td>10.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C24[1][A]</td>
<td>Hilbert/n2047_s/CIN</td>
</tr>
<tr>
<td>10.359</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2047_s/COUT</td>
</tr>
<tr>
<td>10.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[1][B]</td>
<td>Hilbert/n2046_s/CIN</td>
</tr>
<tr>
<td>10.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2046_s/COUT</td>
</tr>
<tr>
<td>10.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][A]</td>
<td>Hilbert/n2045_s/CIN</td>
</tr>
<tr>
<td>10.429</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2045_s/COUT</td>
</tr>
<tr>
<td>10.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][B]</td>
<td>Hilbert/n2044_s/CIN</td>
</tr>
<tr>
<td>10.464</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2044_s/COUT</td>
</tr>
<tr>
<td>10.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][A]</td>
<td>Hilbert/n2043_s/CIN</td>
</tr>
<tr>
<td>10.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2043_s/COUT</td>
</tr>
<tr>
<td>10.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][B]</td>
<td>Hilbert/n2042_s/CIN</td>
</tr>
<tr>
<td>10.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2042_s/COUT</td>
</tr>
<tr>
<td>10.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][A]</td>
<td>Hilbert/n2041_s/CIN</td>
</tr>
<tr>
<td>10.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2041_s/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][B]</td>
<td>Hilbert/n2040_s/CIN</td>
</tr>
<tr>
<td>10.605</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2040_s/COUT</td>
</tr>
<tr>
<td>10.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][A]</td>
<td>Hilbert/n2039_s/CIN</td>
</tr>
<tr>
<td>10.640</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2039_s/COUT</td>
</tr>
<tr>
<td>10.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][B]</td>
<td>Hilbert/n2038_s/CIN</td>
</tr>
<tr>
<td>10.675</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2038_s/COUT</td>
</tr>
<tr>
<td>10.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][A]</td>
<td>Hilbert/n2037_s/CIN</td>
</tr>
<tr>
<td>10.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2037_s/COUT</td>
</tr>
<tr>
<td>10.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][B]</td>
<td>Hilbert/n2036_s/CIN</td>
</tr>
<tr>
<td>10.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2036_s/COUT</td>
</tr>
<tr>
<td>10.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][A]</td>
<td>Hilbert/n2035_s/CIN</td>
</tr>
<tr>
<td>10.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2035_s/COUT</td>
</tr>
<tr>
<td>10.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][B]</td>
<td>Hilbert/n2034_s/CIN</td>
</tr>
<tr>
<td>10.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2034_s/COUT</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][A]</td>
<td>Hilbert/n2033_s/CIN</td>
</tr>
<tr>
<td>10.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2033_s/COUT</td>
</tr>
<tr>
<td>10.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][B]</td>
<td>Hilbert/n2032_s/CIN</td>
</tr>
<tr>
<td>10.887</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2032_s/COUT</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][A]</td>
<td>Hilbert/n2031_s/CIN</td>
</tr>
<tr>
<td>10.922</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2031_s/COUT</td>
</tr>
<tr>
<td>10.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>Hilbert/n2030_s/CIN</td>
</tr>
<tr>
<td>10.957</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2030_s/COUT</td>
</tr>
<tr>
<td>10.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>Hilbert/n2029_s/CIN</td>
</tr>
<tr>
<td>10.992</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2029_s/COUT</td>
</tr>
<tr>
<td>10.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>Hilbert/n2028_s/CIN</td>
</tr>
<tr>
<td>11.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2028_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>Hilbert/n2027_s/CIN</td>
</tr>
<tr>
<td>11.063</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2027_s/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>Hilbert/n2026_s/CIN</td>
</tr>
<tr>
<td>11.098</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2026_s/COUT</td>
</tr>
<tr>
<td>11.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>Hilbert/n2025_s/CIN</td>
</tr>
<tr>
<td>11.133</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2025_s/COUT</td>
</tr>
<tr>
<td>11.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>Hilbert/n2024_s/CIN</td>
</tr>
<tr>
<td>11.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2024_s/COUT</td>
</tr>
<tr>
<td>11.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>Hilbert/n2023_s/CIN</td>
</tr>
<tr>
<td>11.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2023_s/COUT</td>
</tr>
<tr>
<td>11.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>Hilbert/n2022_s/CIN</td>
</tr>
<tr>
<td>11.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2022_s/COUT</td>
</tr>
<tr>
<td>11.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>Hilbert/n2021_s/CIN</td>
</tr>
<tr>
<td>11.274</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2021_s/COUT</td>
</tr>
<tr>
<td>11.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>Hilbert/n2020_s/CIN</td>
</tr>
<tr>
<td>11.309</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2020_s/COUT</td>
</tr>
<tr>
<td>11.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>Hilbert/n2019_s/CIN</td>
</tr>
<tr>
<td>11.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2019_s/COUT</td>
</tr>
<tr>
<td>11.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>Hilbert/n2018_s/CIN</td>
</tr>
<tr>
<td>11.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2018_s/COUT</td>
</tr>
<tr>
<td>11.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>Hilbert/n2017_s/CIN</td>
</tr>
<tr>
<td>11.415</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2017_s/COUT</td>
</tr>
<tr>
<td>11.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>Hilbert/n2001_s/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2001_s/SUM</td>
</tr>
<tr>
<td>12.820</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">Hilbert/mult_764_s3/B[34]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 30.876%; route: 5.650, 66.397%; tC2Q: 0.232, 2.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>Hilbert/n1718_s/CIN</td>
</tr>
<tr>
<td>11.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1718_s/COUT</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>Hilbert/n1717_s/CIN</td>
</tr>
<tr>
<td>11.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1717_s/COUT</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>Hilbert/n1716_s/CIN</td>
</tr>
<tr>
<td>11.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1716_s/COUT</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>Hilbert/n1715_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1715_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>Hilbert/n1714_s/CIN</td>
</tr>
<tr>
<td>11.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1714_s/COUT</td>
</tr>
<tr>
<td>11.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>Hilbert/n1713_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1713_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>Hilbert/n1712_s/CIN</td>
</tr>
<tr>
<td>12.055</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1712_s/SUM</td>
</tr>
<tr>
<td>12.816</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.994, 23.441%; route: 6.279, 73.831%; tC2Q: 0.232, 2.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>Hilbert/n1718_s/CIN</td>
</tr>
<tr>
<td>11.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1718_s/COUT</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>Hilbert/n1717_s/CIN</td>
</tr>
<tr>
<td>11.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1717_s/COUT</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>Hilbert/n1716_s/CIN</td>
</tr>
<tr>
<td>11.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1716_s/COUT</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>Hilbert/n1715_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1715_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>Hilbert/n1714_s/CIN</td>
</tr>
<tr>
<td>11.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1714_s/COUT</td>
</tr>
<tr>
<td>11.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>Hilbert/n1713_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1713_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>Hilbert/n1712_s/CIN</td>
</tr>
<tr>
<td>11.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1712_s/COUT</td>
</tr>
<tr>
<td>11.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>Hilbert/n1711_s/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1711_s/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][B]</td>
<td>Hilbert/n1710_s/CIN</td>
</tr>
<tr>
<td>12.126</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1710_s/SUM</td>
</tr>
<tr>
<td>12.810</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 24.287%; route: 6.202, 72.983%; tC2Q: 0.232, 2.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_764_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.485</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R51C16</td>
<td>Hilbert/v_Q[25]_0_s4/AD[0]</td>
</tr>
<tr>
<td>8.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R51C16</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[25]_0_s4/DO[0]</td>
</tr>
<tr>
<td>9.774</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[0][B]</td>
<td>Hilbert/n2048_s/I0</td>
</tr>
<tr>
<td>10.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2048_s/COUT</td>
</tr>
<tr>
<td>10.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C24[1][A]</td>
<td>Hilbert/n2047_s/CIN</td>
</tr>
<tr>
<td>10.359</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2047_s/COUT</td>
</tr>
<tr>
<td>10.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[1][B]</td>
<td>Hilbert/n2046_s/CIN</td>
</tr>
<tr>
<td>10.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2046_s/COUT</td>
</tr>
<tr>
<td>10.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][A]</td>
<td>Hilbert/n2045_s/CIN</td>
</tr>
<tr>
<td>10.429</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2045_s/COUT</td>
</tr>
<tr>
<td>10.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][B]</td>
<td>Hilbert/n2044_s/CIN</td>
</tr>
<tr>
<td>10.464</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2044_s/COUT</td>
</tr>
<tr>
<td>10.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][A]</td>
<td>Hilbert/n2043_s/CIN</td>
</tr>
<tr>
<td>10.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2043_s/COUT</td>
</tr>
<tr>
<td>10.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][B]</td>
<td>Hilbert/n2042_s/CIN</td>
</tr>
<tr>
<td>10.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2042_s/COUT</td>
</tr>
<tr>
<td>10.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][A]</td>
<td>Hilbert/n2041_s/CIN</td>
</tr>
<tr>
<td>10.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2041_s/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][B]</td>
<td>Hilbert/n2040_s/CIN</td>
</tr>
<tr>
<td>10.605</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2040_s/COUT</td>
</tr>
<tr>
<td>10.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][A]</td>
<td>Hilbert/n2039_s/CIN</td>
</tr>
<tr>
<td>10.640</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2039_s/COUT</td>
</tr>
<tr>
<td>10.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][B]</td>
<td>Hilbert/n2038_s/CIN</td>
</tr>
<tr>
<td>10.675</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2038_s/COUT</td>
</tr>
<tr>
<td>10.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][A]</td>
<td>Hilbert/n2037_s/CIN</td>
</tr>
<tr>
<td>10.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2037_s/COUT</td>
</tr>
<tr>
<td>10.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][B]</td>
<td>Hilbert/n2036_s/CIN</td>
</tr>
<tr>
<td>10.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2036_s/COUT</td>
</tr>
<tr>
<td>10.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][A]</td>
<td>Hilbert/n2035_s/CIN</td>
</tr>
<tr>
<td>10.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2035_s/COUT</td>
</tr>
<tr>
<td>10.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][B]</td>
<td>Hilbert/n2034_s/CIN</td>
</tr>
<tr>
<td>10.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2034_s/COUT</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][A]</td>
<td>Hilbert/n2033_s/CIN</td>
</tr>
<tr>
<td>10.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2033_s/COUT</td>
</tr>
<tr>
<td>10.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][B]</td>
<td>Hilbert/n2032_s/CIN</td>
</tr>
<tr>
<td>10.887</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2032_s/COUT</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][A]</td>
<td>Hilbert/n2031_s/CIN</td>
</tr>
<tr>
<td>10.922</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2031_s/COUT</td>
</tr>
<tr>
<td>10.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>Hilbert/n2030_s/CIN</td>
</tr>
<tr>
<td>10.957</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2030_s/COUT</td>
</tr>
<tr>
<td>10.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>Hilbert/n2029_s/CIN</td>
</tr>
<tr>
<td>10.992</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2029_s/COUT</td>
</tr>
<tr>
<td>10.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>Hilbert/n2028_s/CIN</td>
</tr>
<tr>
<td>11.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2028_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>Hilbert/n2027_s/CIN</td>
</tr>
<tr>
<td>11.063</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2027_s/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>Hilbert/n2026_s/CIN</td>
</tr>
<tr>
<td>11.098</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2026_s/COUT</td>
</tr>
<tr>
<td>11.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>Hilbert/n2025_s/CIN</td>
</tr>
<tr>
<td>11.133</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2025_s/COUT</td>
</tr>
<tr>
<td>11.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>Hilbert/n2024_s/CIN</td>
</tr>
<tr>
<td>11.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2024_s/COUT</td>
</tr>
<tr>
<td>11.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>Hilbert/n2023_s/CIN</td>
</tr>
<tr>
<td>11.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2023_s/COUT</td>
</tr>
<tr>
<td>11.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>Hilbert/n2022_s/CIN</td>
</tr>
<tr>
<td>11.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2022_s/COUT</td>
</tr>
<tr>
<td>11.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>Hilbert/n2021_s/CIN</td>
</tr>
<tr>
<td>11.274</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2021_s/COUT</td>
</tr>
<tr>
<td>11.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>Hilbert/n2020_s/CIN</td>
</tr>
<tr>
<td>11.309</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2020_s/COUT</td>
</tr>
<tr>
<td>11.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>Hilbert/n2019_s/CIN</td>
</tr>
<tr>
<td>11.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2019_s/COUT</td>
</tr>
<tr>
<td>11.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>Hilbert/n2018_s/CIN</td>
</tr>
<tr>
<td>11.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2018_s/COUT</td>
</tr>
<tr>
<td>11.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>Hilbert/n2017_s/CIN</td>
</tr>
<tr>
<td>11.849</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2017_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">Hilbert/mult_764_s3/B[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.592, 30.621%; route: 5.641, 66.639%; tC2Q: 0.232, 2.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>Hilbert/n1718_s/CIN</td>
</tr>
<tr>
<td>11.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1718_s/COUT</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>Hilbert/n1717_s/CIN</td>
</tr>
<tr>
<td>11.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1717_s/COUT</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>Hilbert/n1716_s/CIN</td>
</tr>
<tr>
<td>11.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1716_s/COUT</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>Hilbert/n1715_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1715_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>Hilbert/n1714_s/CIN</td>
</tr>
<tr>
<td>11.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1714_s/COUT</td>
</tr>
<tr>
<td>11.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>Hilbert/n1713_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1713_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>Hilbert/n1712_s/CIN</td>
</tr>
<tr>
<td>11.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1712_s/COUT</td>
</tr>
<tr>
<td>11.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>Hilbert/n1711_s/CIN</td>
</tr>
<tr>
<td>12.090</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1711_s/SUM</td>
</tr>
<tr>
<td>12.775</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.029, 23.972%; route: 6.202, 73.286%; tC2Q: 0.232, 2.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_764_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.485</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R51C16</td>
<td>Hilbert/v_Q[25]_0_s4/AD[0]</td>
</tr>
<tr>
<td>8.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R51C16</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[25]_0_s4/DO[0]</td>
</tr>
<tr>
<td>9.774</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[0][B]</td>
<td>Hilbert/n2048_s/I0</td>
</tr>
<tr>
<td>10.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2048_s/COUT</td>
</tr>
<tr>
<td>10.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C24[1][A]</td>
<td>Hilbert/n2047_s/CIN</td>
</tr>
<tr>
<td>10.359</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2047_s/COUT</td>
</tr>
<tr>
<td>10.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[1][B]</td>
<td>Hilbert/n2046_s/CIN</td>
</tr>
<tr>
<td>10.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2046_s/COUT</td>
</tr>
<tr>
<td>10.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][A]</td>
<td>Hilbert/n2045_s/CIN</td>
</tr>
<tr>
<td>10.429</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2045_s/COUT</td>
</tr>
<tr>
<td>10.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][B]</td>
<td>Hilbert/n2044_s/CIN</td>
</tr>
<tr>
<td>10.464</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2044_s/COUT</td>
</tr>
<tr>
<td>10.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][A]</td>
<td>Hilbert/n2043_s/CIN</td>
</tr>
<tr>
<td>10.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2043_s/COUT</td>
</tr>
<tr>
<td>10.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][B]</td>
<td>Hilbert/n2042_s/CIN</td>
</tr>
<tr>
<td>10.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2042_s/COUT</td>
</tr>
<tr>
<td>10.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][A]</td>
<td>Hilbert/n2041_s/CIN</td>
</tr>
<tr>
<td>10.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2041_s/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][B]</td>
<td>Hilbert/n2040_s/CIN</td>
</tr>
<tr>
<td>10.605</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2040_s/COUT</td>
</tr>
<tr>
<td>10.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][A]</td>
<td>Hilbert/n2039_s/CIN</td>
</tr>
<tr>
<td>10.640</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2039_s/COUT</td>
</tr>
<tr>
<td>10.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][B]</td>
<td>Hilbert/n2038_s/CIN</td>
</tr>
<tr>
<td>10.675</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2038_s/COUT</td>
</tr>
<tr>
<td>10.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][A]</td>
<td>Hilbert/n2037_s/CIN</td>
</tr>
<tr>
<td>10.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2037_s/COUT</td>
</tr>
<tr>
<td>10.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][B]</td>
<td>Hilbert/n2036_s/CIN</td>
</tr>
<tr>
<td>10.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2036_s/COUT</td>
</tr>
<tr>
<td>10.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][A]</td>
<td>Hilbert/n2035_s/CIN</td>
</tr>
<tr>
<td>10.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2035_s/COUT</td>
</tr>
<tr>
<td>10.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][B]</td>
<td>Hilbert/n2034_s/CIN</td>
</tr>
<tr>
<td>10.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2034_s/COUT</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][A]</td>
<td>Hilbert/n2033_s/CIN</td>
</tr>
<tr>
<td>10.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2033_s/COUT</td>
</tr>
<tr>
<td>10.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][B]</td>
<td>Hilbert/n2032_s/CIN</td>
</tr>
<tr>
<td>10.887</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2032_s/COUT</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][A]</td>
<td>Hilbert/n2031_s/CIN</td>
</tr>
<tr>
<td>10.922</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2031_s/COUT</td>
</tr>
<tr>
<td>10.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>Hilbert/n2030_s/CIN</td>
</tr>
<tr>
<td>10.957</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2030_s/COUT</td>
</tr>
<tr>
<td>10.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>Hilbert/n2029_s/CIN</td>
</tr>
<tr>
<td>10.992</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2029_s/COUT</td>
</tr>
<tr>
<td>10.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>Hilbert/n2028_s/CIN</td>
</tr>
<tr>
<td>11.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2028_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>Hilbert/n2027_s/CIN</td>
</tr>
<tr>
<td>11.063</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2027_s/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>Hilbert/n2026_s/CIN</td>
</tr>
<tr>
<td>11.098</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2026_s/COUT</td>
</tr>
<tr>
<td>11.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>Hilbert/n2025_s/CIN</td>
</tr>
<tr>
<td>11.133</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2025_s/COUT</td>
</tr>
<tr>
<td>11.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>Hilbert/n2024_s/CIN</td>
</tr>
<tr>
<td>11.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2024_s/COUT</td>
</tr>
<tr>
<td>11.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>Hilbert/n2023_s/CIN</td>
</tr>
<tr>
<td>11.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2023_s/COUT</td>
</tr>
<tr>
<td>11.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>Hilbert/n2022_s/CIN</td>
</tr>
<tr>
<td>11.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2022_s/COUT</td>
</tr>
<tr>
<td>11.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>Hilbert/n2021_s/CIN</td>
</tr>
<tr>
<td>11.274</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2021_s/COUT</td>
</tr>
<tr>
<td>11.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>Hilbert/n2020_s/CIN</td>
</tr>
<tr>
<td>11.309</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2020_s/COUT</td>
</tr>
<tr>
<td>11.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>Hilbert/n2019_s/CIN</td>
</tr>
<tr>
<td>11.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2019_s/COUT</td>
</tr>
<tr>
<td>11.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>Hilbert/n2018_s/CIN</td>
</tr>
<tr>
<td>11.814</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2018_s/SUM</td>
</tr>
<tr>
<td>12.741</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">Hilbert/mult_764_s3/B[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.557, 30.331%; route: 5.641, 66.917%; tC2Q: 0.232, 2.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.809</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/SUM</td>
</tr>
<tr>
<td>12.736</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.747, 20.740%; route: 6.445, 76.506%; tC2Q: 0.232, 2.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.805</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C3</td>
<td>Hilbert/v_Q[51]_0_s4/AD[0]</td>
</tr>
<tr>
<td>8.322</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C3</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[51]_0_s4/DO[1]</td>
</tr>
<tr>
<td>9.209</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[1][A]</td>
<td>Hilbert/n518_s/I1</td>
</tr>
<tr>
<td>9.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n518_s/COUT</td>
</tr>
<tr>
<td>9.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[1][B]</td>
<td>Hilbert/n517_s/CIN</td>
</tr>
<tr>
<td>9.615</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n517_s/COUT</td>
</tr>
<tr>
<td>9.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[2][A]</td>
<td>Hilbert/n516_s/CIN</td>
</tr>
<tr>
<td>9.650</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n516_s/COUT</td>
</tr>
<tr>
<td>9.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[2][B]</td>
<td>Hilbert/n515_s/CIN</td>
</tr>
<tr>
<td>9.686</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>9.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>9.721</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>9.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>9.756</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>9.791</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>9.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>9.826</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>9.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>9.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>9.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>9.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>9.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>9.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>9.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>9.967</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>9.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>10.002</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>10.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>10.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>10.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>10.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>10.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>10.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>10.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>10.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>10.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>10.214</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>10.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>10.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>10.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>10.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>10.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>10.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>10.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>10.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/COUT</td>
</tr>
<tr>
<td>10.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[0][B]</td>
<td>Hilbert/n495_s/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n495_s/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[1][A]</td>
<td>Hilbert/n494_s/CIN</td>
</tr>
<tr>
<td>10.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n494_s/COUT</td>
</tr>
<tr>
<td>10.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[1][B]</td>
<td>Hilbert/n493_s/CIN</td>
</tr>
<tr>
<td>10.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n493_s/COUT</td>
</tr>
<tr>
<td>10.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[2][A]</td>
<td>Hilbert/n492_s/CIN</td>
</tr>
<tr>
<td>10.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n492_s/COUT</td>
</tr>
<tr>
<td>10.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[2][B]</td>
<td>Hilbert/n491_s/CIN</td>
</tr>
<tr>
<td>10.965</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n491_s/SUM</td>
</tr>
<tr>
<td>12.705</td>
<td>1.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.273, 27.083%; route: 5.888, 70.153%; tC2Q: 0.232, 2.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>Hilbert/n1718_s/CIN</td>
</tr>
<tr>
<td>11.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1718_s/COUT</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>Hilbert/n1717_s/CIN</td>
</tr>
<tr>
<td>11.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1717_s/COUT</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>Hilbert/n1716_s/CIN</td>
</tr>
<tr>
<td>11.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1716_s/COUT</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>Hilbert/n1715_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1715_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>Hilbert/n1714_s/CIN</td>
</tr>
<tr>
<td>11.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1714_s/COUT</td>
</tr>
<tr>
<td>11.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>Hilbert/n1713_s/CIN</td>
</tr>
<tr>
<td>12.020</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1713_s/SUM</td>
</tr>
<tr>
<td>12.704</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.958, 23.334%; route: 6.202, 73.901%; tC2Q: 0.232, 2.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_764_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.485</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R51C16</td>
<td>Hilbert/v_Q[25]_0_s4/AD[0]</td>
</tr>
<tr>
<td>8.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R51C16</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[25]_0_s4/DO[0]</td>
</tr>
<tr>
<td>9.774</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[0][B]</td>
<td>Hilbert/n2048_s/I0</td>
</tr>
<tr>
<td>10.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2048_s/COUT</td>
</tr>
<tr>
<td>10.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C24[1][A]</td>
<td>Hilbert/n2047_s/CIN</td>
</tr>
<tr>
<td>10.359</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2047_s/COUT</td>
</tr>
<tr>
<td>10.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[1][B]</td>
<td>Hilbert/n2046_s/CIN</td>
</tr>
<tr>
<td>10.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2046_s/COUT</td>
</tr>
<tr>
<td>10.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][A]</td>
<td>Hilbert/n2045_s/CIN</td>
</tr>
<tr>
<td>10.429</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2045_s/COUT</td>
</tr>
<tr>
<td>10.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][B]</td>
<td>Hilbert/n2044_s/CIN</td>
</tr>
<tr>
<td>10.464</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2044_s/COUT</td>
</tr>
<tr>
<td>10.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][A]</td>
<td>Hilbert/n2043_s/CIN</td>
</tr>
<tr>
<td>10.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2043_s/COUT</td>
</tr>
<tr>
<td>10.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][B]</td>
<td>Hilbert/n2042_s/CIN</td>
</tr>
<tr>
<td>10.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2042_s/COUT</td>
</tr>
<tr>
<td>10.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][A]</td>
<td>Hilbert/n2041_s/CIN</td>
</tr>
<tr>
<td>10.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2041_s/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][B]</td>
<td>Hilbert/n2040_s/CIN</td>
</tr>
<tr>
<td>10.605</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2040_s/COUT</td>
</tr>
<tr>
<td>10.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][A]</td>
<td>Hilbert/n2039_s/CIN</td>
</tr>
<tr>
<td>10.640</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2039_s/COUT</td>
</tr>
<tr>
<td>10.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][B]</td>
<td>Hilbert/n2038_s/CIN</td>
</tr>
<tr>
<td>10.675</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2038_s/COUT</td>
</tr>
<tr>
<td>10.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][A]</td>
<td>Hilbert/n2037_s/CIN</td>
</tr>
<tr>
<td>10.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2037_s/COUT</td>
</tr>
<tr>
<td>10.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][B]</td>
<td>Hilbert/n2036_s/CIN</td>
</tr>
<tr>
<td>10.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2036_s/COUT</td>
</tr>
<tr>
<td>10.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][A]</td>
<td>Hilbert/n2035_s/CIN</td>
</tr>
<tr>
<td>10.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2035_s/COUT</td>
</tr>
<tr>
<td>10.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][B]</td>
<td>Hilbert/n2034_s/CIN</td>
</tr>
<tr>
<td>10.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2034_s/COUT</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][A]</td>
<td>Hilbert/n2033_s/CIN</td>
</tr>
<tr>
<td>10.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2033_s/COUT</td>
</tr>
<tr>
<td>10.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][B]</td>
<td>Hilbert/n2032_s/CIN</td>
</tr>
<tr>
<td>10.887</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2032_s/COUT</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][A]</td>
<td>Hilbert/n2031_s/CIN</td>
</tr>
<tr>
<td>10.922</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2031_s/COUT</td>
</tr>
<tr>
<td>10.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>Hilbert/n2030_s/CIN</td>
</tr>
<tr>
<td>10.957</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2030_s/COUT</td>
</tr>
<tr>
<td>10.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>Hilbert/n2029_s/CIN</td>
</tr>
<tr>
<td>10.992</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2029_s/COUT</td>
</tr>
<tr>
<td>10.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>Hilbert/n2028_s/CIN</td>
</tr>
<tr>
<td>11.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2028_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>Hilbert/n2027_s/CIN</td>
</tr>
<tr>
<td>11.063</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2027_s/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>Hilbert/n2026_s/CIN</td>
</tr>
<tr>
<td>11.098</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2026_s/COUT</td>
</tr>
<tr>
<td>11.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>Hilbert/n2025_s/CIN</td>
</tr>
<tr>
<td>11.133</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2025_s/COUT</td>
</tr>
<tr>
<td>11.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>Hilbert/n2024_s/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2024_s/SUM</td>
</tr>
<tr>
<td>12.680</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">Hilbert/mult_764_s3/B[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.346, 28.030%; route: 5.791, 69.198%; tC2Q: 0.232, 2.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.805</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C3</td>
<td>Hilbert/v_Q[51]_0_s4/AD[0]</td>
</tr>
<tr>
<td>8.322</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C3</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[51]_0_s4/DO[1]</td>
</tr>
<tr>
<td>9.209</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[1][A]</td>
<td>Hilbert/n518_s/I1</td>
</tr>
<tr>
<td>9.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n518_s/COUT</td>
</tr>
<tr>
<td>9.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[1][B]</td>
<td>Hilbert/n517_s/CIN</td>
</tr>
<tr>
<td>9.615</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n517_s/COUT</td>
</tr>
<tr>
<td>9.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[2][A]</td>
<td>Hilbert/n516_s/CIN</td>
</tr>
<tr>
<td>9.650</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n516_s/COUT</td>
</tr>
<tr>
<td>9.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[2][B]</td>
<td>Hilbert/n515_s/CIN</td>
</tr>
<tr>
<td>9.686</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>9.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>9.721</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>9.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>9.756</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>9.791</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>9.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>9.826</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>9.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>9.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>9.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>9.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>9.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>9.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>9.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>9.967</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>9.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>10.002</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>10.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>10.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>10.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>10.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>10.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>10.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>10.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>10.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>10.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>10.214</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>10.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>10.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>10.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>10.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>10.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>10.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>10.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>10.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/COUT</td>
</tr>
<tr>
<td>10.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[0][B]</td>
<td>Hilbert/n495_s/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n495_s/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[1][A]</td>
<td>Hilbert/n494_s/CIN</td>
</tr>
<tr>
<td>10.860</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n494_s/SUM</td>
</tr>
<tr>
<td>12.676</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.168, 25.914%; route: 5.965, 71.312%; tC2Q: 0.232, 2.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_764_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.485</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R51C16</td>
<td>Hilbert/v_Q[25]_0_s4/AD[0]</td>
</tr>
<tr>
<td>8.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R51C16</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[25]_0_s4/DO[0]</td>
</tr>
<tr>
<td>9.774</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[0][B]</td>
<td>Hilbert/n2048_s/I0</td>
</tr>
<tr>
<td>10.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2048_s/COUT</td>
</tr>
<tr>
<td>10.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C24[1][A]</td>
<td>Hilbert/n2047_s/CIN</td>
</tr>
<tr>
<td>10.359</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2047_s/COUT</td>
</tr>
<tr>
<td>10.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[1][B]</td>
<td>Hilbert/n2046_s/CIN</td>
</tr>
<tr>
<td>10.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2046_s/COUT</td>
</tr>
<tr>
<td>10.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][A]</td>
<td>Hilbert/n2045_s/CIN</td>
</tr>
<tr>
<td>10.429</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2045_s/COUT</td>
</tr>
<tr>
<td>10.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][B]</td>
<td>Hilbert/n2044_s/CIN</td>
</tr>
<tr>
<td>10.464</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2044_s/COUT</td>
</tr>
<tr>
<td>10.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][A]</td>
<td>Hilbert/n2043_s/CIN</td>
</tr>
<tr>
<td>10.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2043_s/COUT</td>
</tr>
<tr>
<td>10.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[0][B]</td>
<td>Hilbert/n2042_s/CIN</td>
</tr>
<tr>
<td>10.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2042_s/COUT</td>
</tr>
<tr>
<td>10.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][A]</td>
<td>Hilbert/n2041_s/CIN</td>
</tr>
<tr>
<td>10.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2041_s/COUT</td>
</tr>
<tr>
<td>10.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[1][B]</td>
<td>Hilbert/n2040_s/CIN</td>
</tr>
<tr>
<td>10.605</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2040_s/COUT</td>
</tr>
<tr>
<td>10.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][A]</td>
<td>Hilbert/n2039_s/CIN</td>
</tr>
<tr>
<td>10.640</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2039_s/COUT</td>
</tr>
<tr>
<td>10.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C25[2][B]</td>
<td>Hilbert/n2038_s/CIN</td>
</tr>
<tr>
<td>10.675</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2038_s/COUT</td>
</tr>
<tr>
<td>10.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][A]</td>
<td>Hilbert/n2037_s/CIN</td>
</tr>
<tr>
<td>10.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2037_s/COUT</td>
</tr>
<tr>
<td>10.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[0][B]</td>
<td>Hilbert/n2036_s/CIN</td>
</tr>
<tr>
<td>10.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2036_s/COUT</td>
</tr>
<tr>
<td>10.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][A]</td>
<td>Hilbert/n2035_s/CIN</td>
</tr>
<tr>
<td>10.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2035_s/COUT</td>
</tr>
<tr>
<td>10.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[1][B]</td>
<td>Hilbert/n2034_s/CIN</td>
</tr>
<tr>
<td>10.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2034_s/COUT</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][A]</td>
<td>Hilbert/n2033_s/CIN</td>
</tr>
<tr>
<td>10.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2033_s/COUT</td>
</tr>
<tr>
<td>10.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C26[2][B]</td>
<td>Hilbert/n2032_s/CIN</td>
</tr>
<tr>
<td>10.887</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2032_s/COUT</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][A]</td>
<td>Hilbert/n2031_s/CIN</td>
</tr>
<tr>
<td>10.922</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2031_s/COUT</td>
</tr>
<tr>
<td>10.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>Hilbert/n2030_s/CIN</td>
</tr>
<tr>
<td>10.957</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2030_s/COUT</td>
</tr>
<tr>
<td>10.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>Hilbert/n2029_s/CIN</td>
</tr>
<tr>
<td>10.992</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2029_s/COUT</td>
</tr>
<tr>
<td>10.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>Hilbert/n2028_s/CIN</td>
</tr>
<tr>
<td>11.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2028_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>Hilbert/n2027_s/CIN</td>
</tr>
<tr>
<td>11.063</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2027_s/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>Hilbert/n2026_s/CIN</td>
</tr>
<tr>
<td>11.098</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2026_s/COUT</td>
</tr>
<tr>
<td>11.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>Hilbert/n2025_s/CIN</td>
</tr>
<tr>
<td>11.133</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2025_s/COUT</td>
</tr>
<tr>
<td>11.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>Hilbert/n2024_s/CIN</td>
</tr>
<tr>
<td>11.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2024_s/COUT</td>
</tr>
<tr>
<td>11.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>Hilbert/n2023_s/CIN</td>
</tr>
<tr>
<td>11.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2023_s/COUT</td>
</tr>
<tr>
<td>11.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>Hilbert/n2022_s/CIN</td>
</tr>
<tr>
<td>11.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2022_s/COUT</td>
</tr>
<tr>
<td>11.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>Hilbert/n2021_s/CIN</td>
</tr>
<tr>
<td>11.274</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n2021_s/COUT</td>
</tr>
<tr>
<td>11.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>Hilbert/n2020_s/CIN</td>
</tr>
<tr>
<td>11.744</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n2020_s/SUM</td>
</tr>
<tr>
<td>12.671</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">Hilbert/mult_764_s3/B[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>Hilbert/mult_764_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.486, 29.744%; route: 5.641, 67.480%; tC2Q: 0.232, 2.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_664_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>3.435</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>Hilbert/v_Q[21]_0_s10/AD[0]</td>
</tr>
<tr>
<td>8.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[21]_0_s10/DO[0]</td>
</tr>
<tr>
<td>10.579</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[0][B]</td>
<td>Hilbert/n1726_s/I0</td>
</tr>
<tr>
<td>11.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1726_s/COUT</td>
</tr>
<tr>
<td>11.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C28[1][A]</td>
<td>Hilbert/n1725_s/CIN</td>
</tr>
<tr>
<td>11.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1725_s/COUT</td>
</tr>
<tr>
<td>11.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[1][B]</td>
<td>Hilbert/n1724_s/CIN</td>
</tr>
<tr>
<td>11.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1724_s/COUT</td>
</tr>
<tr>
<td>11.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][A]</td>
<td>Hilbert/n1723_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1723_s/COUT</td>
</tr>
<tr>
<td>11.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C28[2][B]</td>
<td>Hilbert/n1722_s/CIN</td>
</tr>
<tr>
<td>11.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1722_s/COUT</td>
</tr>
<tr>
<td>11.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][A]</td>
<td>Hilbert/n1721_s/CIN</td>
</tr>
<tr>
<td>11.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1721_s/COUT</td>
</tr>
<tr>
<td>11.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[0][B]</td>
<td>Hilbert/n1720_s/CIN</td>
</tr>
<tr>
<td>11.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1720_s/COUT</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>Hilbert/n1719_s/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1719_s/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>Hilbert/n1718_s/CIN</td>
</tr>
<tr>
<td>11.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1718_s/COUT</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>Hilbert/n1717_s/CIN</td>
</tr>
<tr>
<td>11.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1717_s/COUT</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>Hilbert/n1716_s/CIN</td>
</tr>
<tr>
<td>11.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1716_s/COUT</td>
</tr>
<tr>
<td>11.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>Hilbert/n1715_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n1715_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>Hilbert/n1714_s/CIN</td>
</tr>
<tr>
<td>11.985</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n1714_s/SUM</td>
</tr>
<tr>
<td>12.669</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_664_s3/B[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>Hilbert/mult_664_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.923, 23.012%; route: 6.202, 74.212%; tC2Q: 0.232, 2.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/mult_264_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>7.805</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C3</td>
<td>Hilbert/v_Q[51]_0_s4/AD[0]</td>
</tr>
<tr>
<td>8.322</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C3</td>
<td style=" background: #97FFFF;">Hilbert/v_Q[51]_0_s4/DO[1]</td>
</tr>
<tr>
<td>9.209</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[1][A]</td>
<td>Hilbert/n518_s/I1</td>
</tr>
<tr>
<td>9.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n518_s/COUT</td>
</tr>
<tr>
<td>9.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[1][B]</td>
<td>Hilbert/n517_s/CIN</td>
</tr>
<tr>
<td>9.615</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n517_s/COUT</td>
</tr>
<tr>
<td>9.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[2][A]</td>
<td>Hilbert/n516_s/CIN</td>
</tr>
<tr>
<td>9.650</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n516_s/COUT</td>
</tr>
<tr>
<td>9.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C7[2][B]</td>
<td>Hilbert/n515_s/CIN</td>
</tr>
<tr>
<td>9.686</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n515_s/COUT</td>
</tr>
<tr>
<td>9.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[0][A]</td>
<td>Hilbert/n514_s/CIN</td>
</tr>
<tr>
<td>9.721</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n514_s/COUT</td>
</tr>
<tr>
<td>9.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[0][B]</td>
<td>Hilbert/n513_s/CIN</td>
</tr>
<tr>
<td>9.756</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n513_s/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[1][A]</td>
<td>Hilbert/n512_s/CIN</td>
</tr>
<tr>
<td>9.791</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n512_s/COUT</td>
</tr>
<tr>
<td>9.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[1][B]</td>
<td>Hilbert/n511_s/CIN</td>
</tr>
<tr>
<td>9.826</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n511_s/COUT</td>
</tr>
<tr>
<td>9.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[2][A]</td>
<td>Hilbert/n510_s/CIN</td>
</tr>
<tr>
<td>9.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n510_s/COUT</td>
</tr>
<tr>
<td>9.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C8[2][B]</td>
<td>Hilbert/n509_s/CIN</td>
</tr>
<tr>
<td>9.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C8[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n509_s/COUT</td>
</tr>
<tr>
<td>9.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[0][A]</td>
<td>Hilbert/n508_s/CIN</td>
</tr>
<tr>
<td>9.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n508_s/COUT</td>
</tr>
<tr>
<td>9.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[0][B]</td>
<td>Hilbert/n507_s/CIN</td>
</tr>
<tr>
<td>9.967</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n507_s/COUT</td>
</tr>
<tr>
<td>9.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[1][A]</td>
<td>Hilbert/n506_s/CIN</td>
</tr>
<tr>
<td>10.002</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n506_s/COUT</td>
</tr>
<tr>
<td>10.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[1][B]</td>
<td>Hilbert/n505_s/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n505_s/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[2][A]</td>
<td>Hilbert/n504_s/CIN</td>
</tr>
<tr>
<td>10.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n504_s/COUT</td>
</tr>
<tr>
<td>10.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C9[2][B]</td>
<td>Hilbert/n503_s/CIN</td>
</tr>
<tr>
<td>10.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n503_s/COUT</td>
</tr>
<tr>
<td>10.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[0][A]</td>
<td>Hilbert/n502_s/CIN</td>
</tr>
<tr>
<td>10.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n502_s/COUT</td>
</tr>
<tr>
<td>10.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[0][B]</td>
<td>Hilbert/n501_s/CIN</td>
</tr>
<tr>
<td>10.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n501_s/COUT</td>
</tr>
<tr>
<td>10.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[1][A]</td>
<td>Hilbert/n500_s/CIN</td>
</tr>
<tr>
<td>10.214</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n500_s/COUT</td>
</tr>
<tr>
<td>10.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[1][B]</td>
<td>Hilbert/n499_s/CIN</td>
</tr>
<tr>
<td>10.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n499_s/COUT</td>
</tr>
<tr>
<td>10.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[2][A]</td>
<td>Hilbert/n498_s/CIN</td>
</tr>
<tr>
<td>10.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][A]</td>
<td style=" background: #97FFFF;">Hilbert/n498_s/COUT</td>
</tr>
<tr>
<td>10.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C10[2][B]</td>
<td>Hilbert/n497_s/CIN</td>
</tr>
<tr>
<td>10.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td style=" background: #97FFFF;">Hilbert/n497_s/COUT</td>
</tr>
<tr>
<td>10.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[0][A]</td>
<td>Hilbert/n496_s/CIN</td>
</tr>
<tr>
<td>10.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[0][A]</td>
<td style=" background: #97FFFF;">Hilbert/n496_s/COUT</td>
</tr>
<tr>
<td>10.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[0][B]</td>
<td>Hilbert/n495_s/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[0][B]</td>
<td style=" background: #97FFFF;">Hilbert/n495_s/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[1][A]</td>
<td>Hilbert/n494_s/CIN</td>
</tr>
<tr>
<td>10.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[1][A]</td>
<td style=" background: #97FFFF;">Hilbert/n494_s/COUT</td>
</tr>
<tr>
<td>10.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C11[1][B]</td>
<td>Hilbert/n493_s/CIN</td>
</tr>
<tr>
<td>10.895</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C11[1][B]</td>
<td style=" background: #97FFFF;">Hilbert/n493_s/SUM</td>
</tr>
<tr>
<td>12.662</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td style=" font-weight:bold;">Hilbert/mult_264_s3/B[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.743</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td>Hilbert/mult_264_s3/CLK</td>
</tr>
<tr>
<td>15.706</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td>Hilbert/mult_264_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.203, 26.377%; route: 5.916, 70.845%; tC2Q: 0.232, 2.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>Hilbert/v_I[28]_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/v_Q[9]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>Hilbert/v_I[28]_0_s15/CLK</td>
</tr>
<tr>
<td>3.752</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>439</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_0_s15/Q</td>
</tr>
<tr>
<td>3.895</td>
<td>0.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">Hilbert/v_Q[9]_0_s4/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>Hilbert/v_Q[9]_0_s4/CLK</td>
</tr>
<tr>
<td>3.561</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>Hilbert/v_Q[9]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.143, 41.564%; tC2Q: 0.201, 58.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CIC_Q/d_out_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/v_I[28]_v_I[28]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>CIC_Q/d_out_30_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">CIC_Q/d_out_30_s0/Q</td>
</tr>
<tr>
<td>4.163</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_v_I[28]_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Hilbert/v_I[28]_v_I[28]_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Hilbert/v_I[28]_v_I[28]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CIC_Q/d_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Hilbert/v_I[28]_v_I[28]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[0][B]</td>
<td>CIC_Q/d_out_4_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C39[0][B]</td>
<td style=" font-weight:bold;">CIC_Q/d_out_4_s0/Q</td>
</tr>
<tr>
<td>4.175</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">Hilbert/v_I[28]_v_I[28]_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Hilbert/v_I[28]_v_I[28]_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Hilbert/v_I[28]_v_I[28]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>ncoGen/phase_accum_6_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_6_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C43[1][A]</td>
<td>ncoGen/n63_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n63_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>ncoGen/phase_accum_6_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>ncoGen/phase_accum_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>ncoGen/phase_accum_10_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_10_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C44[0][A]</td>
<td>ncoGen/n59_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n59_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>ncoGen/phase_accum_10_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>ncoGen/phase_accum_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td>ncoGen/phase_accum_12_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_12_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C44[1][A]</td>
<td>ncoGen/n57_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n57_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td>ncoGen/phase_accum_12_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44[1][A]</td>
<td>ncoGen/phase_accum_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>ncoGen/phase_accum_16_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_16_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C45[0][A]</td>
<td>ncoGen/n53_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n53_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>ncoGen/phase_accum_16_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>ncoGen/phase_accum_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>ncoGen/phase_accum_18_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_18_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C45[1][A]</td>
<td>ncoGen/n51_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n51_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>ncoGen/phase_accum_18_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>ncoGen/phase_accum_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>ncoGen/phase_accum_22_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_22_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C46[0][A]</td>
<td>ncoGen/n47_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n47_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>ncoGen/phase_accum_22_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>ncoGen/phase_accum_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>ncoGen/phase_accum_24_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_24_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C46[1][A]</td>
<td>ncoGen/n45_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n45_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>ncoGen/phase_accum_24_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>ncoGen/phase_accum_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>ncoGen/phase_accum_28_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_28_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C47[0][A]</td>
<td>ncoGen/n41_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n41_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>ncoGen/phase_accum_28_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>ncoGen/phase_accum_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>ncoGen/phase_accum_30_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_30_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C47[1][A]</td>
<td>ncoGen/n39_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n39_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>ncoGen/phase_accum_30_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>ncoGen/phase_accum_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>ncoGen/phase_accum_34_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_34_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C48[0][A]</td>
<td>ncoGen/n35_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n35_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>ncoGen/phase_accum_34_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>ncoGen/phase_accum_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_36_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[1][A]</td>
<td>ncoGen/phase_accum_36_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C48[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_36_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C48[1][A]</td>
<td>ncoGen/n33_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n33_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_36_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[1][A]</td>
<td>ncoGen/phase_accum_36_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C48[1][A]</td>
<td>ncoGen/phase_accum_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_40_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>ncoGen/phase_accum_40_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_40_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C49[0][A]</td>
<td>ncoGen/n29_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n29_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>ncoGen/phase_accum_40_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>ncoGen/phase_accum_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_42_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_42_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[1][A]</td>
<td>ncoGen/phase_accum_42_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C49[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_42_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C49[1][A]</td>
<td>ncoGen/n27_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C49[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n27_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_42_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[1][A]</td>
<td>ncoGen/phase_accum_42_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C49[1][A]</td>
<td>ncoGen/phase_accum_42_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_46_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>ncoGen/phase_accum_46_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_46_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C50[0][A]</td>
<td>ncoGen/n23_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n23_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_46_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>ncoGen/phase_accum_46_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>ncoGen/phase_accum_46_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_48_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>ncoGen/phase_accum_48_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_48_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C50[1][A]</td>
<td>ncoGen/n21_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" background: #97FFFF;">ncoGen/n21_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_48_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>ncoGen/phase_accum_48_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>ncoGen/phase_accum_48_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>ncoGen/phase_accum_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ncoGen/phase_accum_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>ncoGen/phase_accum_52_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_52_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C51[0][A]</td>
<td>ncoGen/n17_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" background: #97FFFF;">ncoGen/n17_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" font-weight:bold;">ncoGen/phase_accum_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>ncoGen/phase_accum_52_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>ncoGen/phase_accum_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Q/SIO_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Q/SIO_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>SPI_Master_Q/SIO_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_6_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td>SPI_Master_Q/n48_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Q/n48_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>SPI_Master_Q/SIO_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>SPI_Master_Q/SIO_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Q/SIO_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Q/SIO_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>SPI_Master_Q/SIO_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_8_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td>SPI_Master_Q/n46_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Q/n46_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>SPI_Master_Q/SIO_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>SPI_Master_Q/SIO_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Q/SIO_count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Q/SIO_count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>SPI_Master_Q/SIO_count_12_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_12_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C32[0][A]</td>
<td>SPI_Master_Q/n42_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Q/n42_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>SPI_Master_Q/SIO_count_12_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>SPI_Master_Q/SIO_count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Q/SIO_count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Q/SIO_count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>SPI_Master_Q/SIO_count_14_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_14_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td>SPI_Master_Q/n40_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Q/n40_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Q/SIO_count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>SPI_Master_Q/SIO_count_14_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>SPI_Master_Q/SIO_count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_I/SIO_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_I/SIO_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td>SPI_Master_I/SIO_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C18[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_I/SIO_count_6_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C18[0][A]</td>
<td>SPI_Master_I/n48_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_I/n48_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_I/SIO_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td>SPI_Master_I/SIO_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C18[0][A]</td>
<td>SPI_Master_I/SIO_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_I/SIO_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_I/SIO_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][A]</td>
<td>SPI_Master_I/SIO_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C18[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_I/SIO_count_8_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C18[1][A]</td>
<td>SPI_Master_I/n46_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C18[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_I/n46_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_I/SIO_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>3206</td>
<td>PLL_L[0]</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][A]</td>
<td>SPI_Master_I/SIO_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C18[1][A]</td>
<td>SPI_Master_I/SIO_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>RFInR_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.756</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>RFInR_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.983</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>RFInR_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MixerOutI_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.756</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>MixerOutI_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.983</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>MixerOutI_18_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MixerOutI_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.756</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>MixerOutI_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.983</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>MixerOutI_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MixerOutQ_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.756</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>MixerOutQ_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.983</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>MixerOutQ_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio_out_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.756</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>audio_out_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.983</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>audio_out_20_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CIC_I/d1_60_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.756</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CIC_I/d1_60_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.983</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CIC_I/d1_60_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CIC_I/d2_65_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.756</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CIC_I/d2_65_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.983</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CIC_I/d2_65_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CIC_I/d3_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.756</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CIC_I/d3_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.983</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CIC_I/d3_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CIC_I/d_tmp_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.756</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CIC_I/d_tmp_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.983</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CIC_I/d_tmp_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CIC_I/d_d8_46_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.756</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CIC_I/d_d8_46_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.472</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.983</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CIC_I/d_d8_46_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3206</td>
<td>osc_clk</td>
<td>2.741</td>
<td>2.274</td>
</tr>
<tr>
<td>776</td>
<td>d_clk_tmp</td>
<td>13.046</td>
<td>2.119</td>
</tr>
<tr>
<td>776</td>
<td>d_clk_tmp</td>
<td>13.196</td>
<td>1.969</td>
</tr>
<tr>
<td>447</td>
<td>n175_5</td>
<td>9.994</td>
<td>1.329</td>
</tr>
<tr>
<td>439</td>
<td>v_I[28]_0_30</td>
<td>11.650</td>
<td>3.516</td>
</tr>
<tr>
<td>287</td>
<td>tap_counter[0]</td>
<td>8.370</td>
<td>1.574</td>
</tr>
<tr>
<td>167</td>
<td>tap_counter[1]</td>
<td>8.804</td>
<td>1.485</td>
</tr>
<tr>
<td>97</td>
<td>phase_accum_Z[62]</td>
<td>6.027</td>
<td>1.270</td>
</tr>
<tr>
<td>87</td>
<td>tap_counter[2]</td>
<td>9.197</td>
<td>1.366</td>
</tr>
<tr>
<td>83</td>
<td>n422_7</td>
<td>10.187</td>
<td>1.726</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R34C27</td>
<td>94.44%</td>
</tr>
<tr>
<td>R12C26</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C27</td>
<td>88.89%</td>
</tr>
<tr>
<td>R13C47</td>
<td>88.89%</td>
</tr>
<tr>
<td>R34C41</td>
<td>88.89%</td>
</tr>
<tr>
<td>R13C49</td>
<td>87.50%</td>
</tr>
<tr>
<td>R34C39</td>
<td>87.50%</td>
</tr>
<tr>
<td>R34C43</td>
<td>87.50%</td>
</tr>
<tr>
<td>R34C44</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C18</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
