

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">nand_sam3.c</div>  </div>
</div>
<div class="contents">
<a href="nand__sam3_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="preprocessor">#include &lt;<a class="code" href="nand_8h.html" title="ONFI 1.0 compliant NAND kblock driver.">drv/nand.h</a>&gt;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &lt;<a class="code" href="log_8h.html">cfg/log.h</a>&gt;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;<a class="code" href="sam3_8h.html">io/sam3.h</a>&gt;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="timer_8h.html">drv/timer.h</a>&gt;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="power_8h.html" title="CPU power management functions.">cpu/power.h</a>&gt;</span> <span class="comment">// cpu_relax()</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="comment">/*</span>
<a name="l00046"></a>00046 <span class="comment"> * PIO definitions.</span>
<a name="l00047"></a>00047 <span class="comment"> */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#define NAND_PIN_CE        BV(6)</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define NAND_PIN_RB        BV(2)</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define NAND_PINS_PORTA    (NAND_PIN_CE | NAND_PIN_RB)</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define NAND_PERIPH_PORTA  PIO_PERIPH_B</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a>00053 <span class="preprocessor">#define NAND_PIN_OE        BV(19)</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define NAND_PIN_WE        BV(20)</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define NAND_PIN_IO        0x0000FFFF</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define NAND_PINS_PORTC    (NAND_PIN_OE | NAND_PIN_WE | NAND_PIN_IO)</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define NAND_PERIPH_PORTC  PIO_PERIPH_A</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span>
<a name="l00059"></a>00059 <span class="preprocessor">#define NAND_PIN_CLE       BV(9)</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define NAND_PIN_ALE       BV(8)</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define NAND_PINS_PORTD    (NAND_PIN_CLE | NAND_PIN_ALE)</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define NAND_PERIPH_PORTD  PIO_PERIPH_A</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="comment">/*</span>
<a name="l00066"></a>00066 <span class="comment"> * Wait for edge transition of READY/BUSY NAND</span>
<a name="l00067"></a>00067 <span class="comment"> * signal.</span>
<a name="l00068"></a>00068 <span class="comment"> * Return true for edge detection, false in case of timeout.</span>
<a name="l00069"></a>00069 <span class="comment"> */</span>
<a name="l00070"></a>00070 <span class="keywordtype">bool</span> nand_waitReadyBusy(UNUSED_ARG(<a class="code" href="structNand.html" title="NAND context.">Nand</a> *, chip), time_t timeout)
<a name="l00071"></a>00071 {
<a name="l00072"></a>00072     time_t start = <a class="code" href="group__drv__timers.html#gadc48ccae1f609e329b7bcb153622b8c4" title="Return the system tick counter (expressed in ticks)">timer_clock</a>();
<a name="l00073"></a>00073 
<a name="l00074"></a>00074     <span class="keywordflow">while</span> (!(SMC_SR &amp; SMC_SR_RB_EDGE0))
<a name="l00075"></a>00075     {
<a name="l00076"></a>00076         <a class="code" href="power_8h.html#aa0eaaa5f710ff7d97371d8053e73e692" title="Let the CPU rest in tight busy loops.">cpu_relax</a>();
<a name="l00077"></a>00077         <span class="keywordflow">if</span> (<a class="code" href="group__drv__timers.html#gadc48ccae1f609e329b7bcb153622b8c4" title="Return the system tick counter (expressed in ticks)">timer_clock</a>() - start &gt; timeout)
<a name="l00078"></a>00078         {
<a name="l00079"></a>00079             <a class="code" href="group__logging.html#gaa5595314cc54c304a127c75cfcec4017" title="Output an informative message.">LOG_INFO</a>(<span class="stringliteral">&quot;nand: R/B timeout\n&quot;</span>);
<a name="l00080"></a>00080             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00081"></a>00081         }
<a name="l00082"></a>00082     }
<a name="l00083"></a>00083 
<a name="l00084"></a>00084     <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00085"></a>00085 }
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 
<a name="l00088"></a>00088 <span class="comment">/*</span>
<a name="l00089"></a>00089 <span class="comment"> * Wait for transfer to complete until timeout.</span>
<a name="l00090"></a>00090 <span class="comment"> * If transfer completes return true, false in case of timeout.</span>
<a name="l00091"></a>00091 <span class="comment"> */</span>
<a name="l00092"></a>00092 <span class="keywordtype">bool</span> nand_waitTransferComplete(UNUSED_ARG(<a class="code" href="structNand.html" title="NAND context.">Nand</a> *, chip), time_t timeout)
<a name="l00093"></a>00093 {
<a name="l00094"></a>00094     time_t start = <a class="code" href="group__drv__timers.html#gadc48ccae1f609e329b7bcb153622b8c4" title="Return the system tick counter (expressed in ticks)">timer_clock</a>();
<a name="l00095"></a>00095 
<a name="l00096"></a>00096     <span class="keywordflow">while</span> (!(SMC_SR &amp; SMC_SR_XFRDONE))
<a name="l00097"></a>00097     {
<a name="l00098"></a>00098         <a class="code" href="power_8h.html#aa0eaaa5f710ff7d97371d8053e73e692" title="Let the CPU rest in tight busy loops.">cpu_relax</a>();
<a name="l00099"></a>00099         <span class="keywordflow">if</span> (<a class="code" href="group__drv__timers.html#gadc48ccae1f609e329b7bcb153622b8c4" title="Return the system tick counter (expressed in ticks)">timer_clock</a>() - start &gt; timeout)
<a name="l00100"></a>00100         {
<a name="l00101"></a>00101             <a class="code" href="group__logging.html#gaa5595314cc54c304a127c75cfcec4017" title="Output an informative message.">LOG_INFO</a>(<span class="stringliteral">&quot;nand: xfer complete timeout\n&quot;</span>);
<a name="l00102"></a>00102             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00103"></a>00103         }
<a name="l00104"></a>00104     }
<a name="l00105"></a>00105 
<a name="l00106"></a>00106     <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00107"></a>00107 }
<a name="l00108"></a>00108 
<a name="l00109"></a>00109 
<a name="l00110"></a>00110 <span class="comment">/*</span>
<a name="l00111"></a>00111 <span class="comment"> * Send command to NAND and wait for completion.</span>
<a name="l00112"></a>00112 <span class="comment"> */</span>
<a name="l00113"></a>00113 <span class="keywordtype">void</span> nand_sendCommand(<a class="code" href="structNand.html" title="NAND context.">Nand</a> *chip,
<a name="l00114"></a>00114         uint32_t cmd1, uint32_t cmd2,
<a name="l00115"></a>00115         <span class="keywordtype">int</span> num_cycles, uint32_t cycle0, uint32_t cycle1234)
<a name="l00116"></a>00116 {
<a name="l00117"></a>00117     reg32_t *cmd_addr;
<a name="l00118"></a>00118     uint32_t cmd_val;
<a name="l00119"></a>00119 
<a name="l00120"></a>00120     <span class="keywordflow">while</span> (<a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(NFC_CMD_BASE_ADDR + NFC_CMD_NFCCMD) &amp; 0x8000000);
<a name="l00121"></a>00121 
<a name="l00122"></a>00122     <span class="keywordflow">if</span> (num_cycles == 5)
<a name="l00123"></a>00123         SMC_ADDR = cycle0;
<a name="l00124"></a>00124 
<a name="l00125"></a>00125     cmd_val = NFC_CMD_NFCCMD
<a name="l00126"></a>00126         | ((chip-&gt;chip_select &lt;&lt; NFC_CMD_CSID_SHIFT) &amp; NFC_CMD_CSID_MASK)
<a name="l00127"></a>00127         | ((num_cycles &lt;&lt; NFC_CMD_ACYCLE_SHIFT) &amp; NFC_CMD_ACYCLE_MASK)
<a name="l00128"></a>00128         | cmd1 &lt;&lt; 2
<a name="l00129"></a>00129         | cmd2 &lt;&lt; 10;
<a name="l00130"></a>00130 
<a name="l00131"></a>00131     <span class="comment">// Check for commands transferring data</span>
<a name="l00132"></a>00132     <span class="keywordflow">if</span> (cmd1 == NAND_CMD_WRITE_1 || cmd1 == NAND_CMD_READ_1 || cmd1 == NAND_CMD_READID)
<a name="l00133"></a>00133         cmd_val |= NFC_CMD_NFCEN;
<a name="l00134"></a>00134 
<a name="l00135"></a>00135     <span class="comment">// Check for commands writing data</span>
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (cmd1 == NAND_CMD_WRITE_1)
<a name="l00137"></a>00137         cmd_val |= NFC_CMD_NFCWR;
<a name="l00138"></a>00138 
<a name="l00139"></a>00139     <span class="comment">// Check for two command cycles</span>
<a name="l00140"></a>00140     <span class="keywordflow">if</span> (cmd2)
<a name="l00141"></a>00141         cmd_val |= NFC_CMD_VCMD2;
<a name="l00142"></a>00142 
<a name="l00143"></a>00143     cmd_addr = (reg32_t *)(NFC_CMD_BASE_ADDR + cmd_val);
<a name="l00144"></a>00144     *cmd_addr = cycle1234;
<a name="l00145"></a>00145 
<a name="l00146"></a>00146     <span class="keywordflow">while</span> (!(SMC_SR &amp; SMC_SR_CMDDONE));
<a name="l00147"></a>00147 }
<a name="l00148"></a>00148 
<a name="l00149"></a>00149 
<a name="l00150"></a>00150 <span class="comment">/*</span>
<a name="l00151"></a>00151 <span class="comment"> * Get NAND chip status register.</span>
<a name="l00152"></a>00152 <span class="comment"> *</span>
<a name="l00153"></a>00153 <span class="comment"> * NOTE: this is global between different chip selects, so returns</span>
<a name="l00154"></a>00154 <span class="comment"> * the status register of the last used NAND chip.</span>
<a name="l00155"></a>00155 <span class="comment"> */</span>
<a name="l00156"></a>00156 uint8_t nand_getChipStatus(UNUSED_ARG(<a class="code" href="structNand.html" title="NAND context.">Nand</a> *, chip))
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">return</span> (uint8_t)<a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(NFC_CMD_BASE_ADDR);
<a name="l00159"></a>00159 }
<a name="l00160"></a>00160 
<a name="l00161"></a>00161 
<a name="l00162"></a>00162 <span class="comment">/*</span>
<a name="l00163"></a>00163 <span class="comment"> * Return pointer to buffer where data are read to or written from</span>
<a name="l00164"></a>00164 <span class="comment"> * by nand_sendCommand().</span>
<a name="l00165"></a>00165 <span class="comment"> */</span>
<a name="l00166"></a>00166 <span class="keywordtype">void</span> *nand_dataBuffer(UNUSED_ARG(<a class="code" href="structNand.html" title="NAND context.">Nand</a> *, chip))
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">return</span> (<span class="keywordtype">void</span> *)NFC_SRAM_BASE_ADDR;
<a name="l00169"></a>00169 }
<a name="l00170"></a>00170 
<a name="l00171"></a>00171 
<a name="l00172"></a>00172 <span class="comment">/*</span>
<a name="l00173"></a>00173 <span class="comment"> * Extract ECC data from ECC_PRx registers.</span>
<a name="l00174"></a>00174 <span class="comment"> */</span>
<a name="l00175"></a>00175 <span class="keywordtype">bool</span> nand_checkEcc(UNUSED_ARG(<a class="code" href="structNand.html" title="NAND context.">Nand</a> *, chip))
<a name="l00176"></a>00176 {
<a name="l00177"></a>00177     uint32_t sr1 = SMC_ECC_SR1;
<a name="l00178"></a>00178     <span class="keywordflow">if</span> (sr1)
<a name="l00179"></a>00179     {
<a name="l00180"></a>00180         <a class="code" href="group__logging.html#gaa5595314cc54c304a127c75cfcec4017" title="Output an informative message.">LOG_INFO</a>(<span class="stringliteral">&quot;ECC error, ECC_SR1=0x%lx\n&quot;</span>, sr1);
<a name="l00181"></a>00181         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00182"></a>00182     }
<a name="l00183"></a>00183     <span class="keywordflow">else</span>
<a name="l00184"></a>00184         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00185"></a>00185 }
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 
<a name="l00188"></a>00188 <span class="comment">/*</span>
<a name="l00189"></a>00189 <span class="comment"> * Compute ECC on data in a buffer.</span>
<a name="l00190"></a>00190 <span class="comment"> *</span>
<a name="l00191"></a>00191 <span class="comment"> * \param chip      nand context</span>
<a name="l00192"></a>00192 <span class="comment"> * \param buf       buffer containing data</span>
<a name="l00193"></a>00193 <span class="comment"> * \param size      size of data buffer</span>
<a name="l00194"></a>00194 <span class="comment"> * \param ecc       pointer to buffer where computed ECC is stored</span>
<a name="l00195"></a>00195 <span class="comment"> * \param ecc_size  max size for ecc buffer</span>
<a name="l00196"></a>00196 <span class="comment"> */</span>
<a name="l00197"></a>00197 <span class="keywordtype">void</span> nand_computeEcc(UNUSED_ARG(<a class="code" href="structNand.html" title="NAND context.">Nand</a> *, chip),
<a name="l00198"></a>00198         UNUSED_ARG(<span class="keyword">const</span> <span class="keywordtype">void</span> *, buf), UNUSED_ARG(<span class="keywordtype">size_t</span>, size), uint32_t *ecc, <span class="keywordtype">size_t</span> ecc_size)
<a name="l00199"></a>00199 {
<a name="l00200"></a>00200     <span class="keywordtype">size_t</span> i;
<a name="l00201"></a>00201     <span class="keywordflow">for</span> (i = 0; i &lt; ecc_size; i++)
<a name="l00202"></a>00202         ecc[i] = *((reg32_t *)(SMC_BASE + SMC_ECC_PR0_OFF) + i);
<a name="l00203"></a>00203 }
<a name="l00204"></a>00204 
<a name="l00205"></a>00205 
<a name="l00206"></a>00206 <span class="comment">/*</span>
<a name="l00207"></a>00207 <span class="comment"> * Low-level hardware driver initialization.</span>
<a name="l00208"></a>00208 <span class="comment"> */</span>
<a name="l00209"></a>00209 <span class="keywordtype">void</span> nand_hwInit(UNUSED_ARG(<a class="code" href="structNand.html" title="NAND context.">Nand</a> *, chip))
<a name="l00210"></a>00210 {
<a name="l00211"></a>00211     <span class="comment">// FIXME: Parameters specific for MT29F8G08AAD</span>
<a name="l00212"></a>00212 
<a name="l00213"></a>00213     <span class="comment">// PIO init</span>
<a name="l00214"></a>00214     <a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532" title="Enable a peripheral clock.">pmc_periphEnable</a>(PIOA_ID);
<a name="l00215"></a>00215     <a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532" title="Enable a peripheral clock.">pmc_periphEnable</a>(PIOC_ID);
<a name="l00216"></a>00216     <a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532" title="Enable a peripheral clock.">pmc_periphEnable</a>(PIOD_ID);
<a name="l00217"></a>00217 
<a name="l00218"></a>00218     <a class="code" href="sam3__pio_8h.html#a6544370a96422be457b10327b960f393" title="Set peripheral on I/O ports.">PIO_PERIPH_SEL</a>(<a class="code" href="sam3__pio_8h.html#a54c038f709c7b1ceacc393de9789e401" title="PIO registers base addresses.">PIOA_BASE</a>, NAND_PINS_PORTA, NAND_PERIPH_PORTA);
<a name="l00219"></a>00219     <a class="code" href="sam3__pio_8h.html#a5f995a869c97e633de77b4a8576c7ab4" title="PIO disable register address.">PIOA_PDR</a> = NAND_PINS_PORTA;
<a name="l00220"></a>00220     <a class="code" href="sam3__pio_8h.html#ac80e98a3e0d501d4f203e83a5c74e913" title="Pull-up enable register address.">PIOA_PUER</a> = NAND_PINS_PORTA;
<a name="l00221"></a>00221 
<a name="l00222"></a>00222     <a class="code" href="sam3__pio_8h.html#a6544370a96422be457b10327b960f393" title="Set peripheral on I/O ports.">PIO_PERIPH_SEL</a>(<a class="code" href="sam3__pio_8h.html#a0728eba356663e31acf2256add705261" title="PIO registers base addresses.">PIOC_BASE</a>, NAND_PINS_PORTC, NAND_PERIPH_PORTC);
<a name="l00223"></a>00223     <a class="code" href="sam3__pio_8h.html#a98c440f7bad43a8e7475d7badeb7e793" title="PIO disable register address.">PIOC_PDR</a> = NAND_PINS_PORTC;
<a name="l00224"></a>00224     <a class="code" href="sam3__pio_8h.html#a2a77268c0d0e98cfe28abdfa7a3cde6d" title="Pull-up enable register address.">PIOC_PUER</a> = NAND_PINS_PORTC;
<a name="l00225"></a>00225 
<a name="l00226"></a>00226     <a class="code" href="sam3__pio_8h.html#a6544370a96422be457b10327b960f393" title="Set peripheral on I/O ports.">PIO_PERIPH_SEL</a>(PIOD_BASE, NAND_PINS_PORTD, NAND_PERIPH_PORTD);
<a name="l00227"></a>00227     PIOD_PDR = NAND_PINS_PORTD;
<a name="l00228"></a>00228     PIOD_PUER = NAND_PINS_PORTD;
<a name="l00229"></a>00229 
<a name="l00230"></a>00230     <a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532" title="Enable a peripheral clock.">pmc_periphEnable</a>(SMC_SDRAMC_ID);
<a name="l00231"></a>00231 
<a name="l00232"></a>00232     <span class="comment">// SMC init</span>
<a name="l00233"></a>00233     SMC_SETUP0 = SMC_SETUP_NWE_SETUP(0)
<a name="l00234"></a>00234         | SMC_SETUP_NCS_WR_SETUP(0)
<a name="l00235"></a>00235         | SMC_SETUP_NRD_SETUP(0)
<a name="l00236"></a>00236         | SMC_SETUP_NCS_RD_SETUP(0);
<a name="l00237"></a>00237 
<a name="l00238"></a>00238     SMC_PULSE0 = SMC_PULSE_NWE_PULSE(2)
<a name="l00239"></a>00239         | SMC_PULSE_NCS_WR_PULSE(3)
<a name="l00240"></a>00240         | SMC_PULSE_NRD_PULSE(2)
<a name="l00241"></a>00241         | SMC_PULSE_NCS_RD_PULSE(3);
<a name="l00242"></a>00242 
<a name="l00243"></a>00243     SMC_CYCLE0 = SMC_CYCLE_NWE_CYCLE(3)
<a name="l00244"></a>00244         | SMC_CYCLE_NRD_CYCLE(3);
<a name="l00245"></a>00245 
<a name="l00246"></a>00246     SMC_TIMINGS0 = SMC_TIMINGS_TCLR(1)
<a name="l00247"></a>00247         | SMC_TIMINGS_TADL(6)
<a name="l00248"></a>00248         | SMC_TIMINGS_TAR(4)
<a name="l00249"></a>00249         | SMC_TIMINGS_TRR(2)
<a name="l00250"></a>00250         | SMC_TIMINGS_TWB(9)
<a name="l00251"></a>00251         | SMC_TIMINGS_RBNSEL(7)
<a name="l00252"></a>00252         | SMC_TIMINGS_NFSEL;
<a name="l00253"></a>00253 
<a name="l00254"></a>00254     SMC_MODE0 = SMC_MODE_READ_MODE
<a name="l00255"></a>00255         | SMC_MODE_WRITE_MODE;
<a name="l00256"></a>00256 
<a name="l00257"></a>00257     SMC_CFG = SMC_CFG_PAGESIZE_PS2048_64
<a name="l00258"></a>00258         | SMC_CFG_EDGECTRL
<a name="l00259"></a>00259         | SMC_CFG_DTOMUL_X1048576
<a name="l00260"></a>00260         | SMC_CFG_DTOCYC(0xF)
<a name="l00261"></a>00261         | SMC_CFG_WSPARE
<a name="l00262"></a>00262         | SMC_CFG_RSPARE;
<a name="l00263"></a>00263 
<a name="l00264"></a>00264     <span class="comment">// Disable SMC interrupts, reset and enable NFC controller</span>
<a name="l00265"></a>00265     SMC_IDR = ~0;
<a name="l00266"></a>00266     SMC_CTRL = 0;
<a name="l00267"></a>00267     SMC_CTRL = SMC_CTRL_NFCEN;
<a name="l00268"></a>00268 
<a name="l00269"></a>00269     <span class="comment">// Enable ECC, 1 ECC per 256 bytes</span>
<a name="l00270"></a>00270     SMC_ECC_CTRL = SMC_ECC_CTRL_SWRST;
<a name="l00271"></a>00271     SMC_ECC_MD = SMC_ECC_MD_ECC_PAGESIZE_PS2048_64 | SMC_ECC_MD_TYPCORREC_C256B;
<a name="l00272"></a>00272 }
</pre></div></div>
</div>


