
Digimat_dataloger_v1.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000de54  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000588  0800dff4  0800dff4  0001dff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e57c  0800e57c  0002015c  2**0
                  CONTENTS
  4 .ARM          00000008  0800e57c  0800e57c  0001e57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e584  0800e584  0002015c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e584  0800e584  0001e584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e588  0800e588  0001e588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000015c  20000000  0800e58c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00016f6c  2000015c  0800e6e8  0002015c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200170c8  0800e6e8  000270c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000359e7  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004130  00000000  00000000  00055b73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002ac8  00000000  00000000  00059ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002940  00000000  00000000  0005c770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b5e9  00000000  00000000  0005f0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028f56  00000000  00000000  0007a699  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a29cb  00000000  00000000  000a35ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00145fba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000bd6c  00000000  00000000  0014600c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000015c 	.word	0x2000015c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800dfdc 	.word	0x0800dfdc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000160 	.word	0x20000160
 80001dc:	0800dfdc 	.word	0x0800dfdc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	2110      	movs	r1, #16
 800059c:	4803      	ldr	r0, [pc, #12]	; (80005ac <SELECT+0x18>)
 800059e:	f006 ff2f 	bl	8007400 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80005a2:	2001      	movs	r0, #1
 80005a4:	f006 fb76 	bl	8006c94 <HAL_Delay>
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40020000 	.word	0x40020000

080005b0 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80005b4:	2201      	movs	r2, #1
 80005b6:	2110      	movs	r1, #16
 80005b8:	4803      	ldr	r0, [pc, #12]	; (80005c8 <DESELECT+0x18>)
 80005ba:	f006 ff21 	bl	8007400 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80005be:	2001      	movs	r0, #1
 80005c0:	f006 fb68 	bl	8006c94 <HAL_Delay>
}
 80005c4:	bf00      	nop
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	40020000 	.word	0x40020000

080005cc <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005d6:	bf00      	nop
 80005d8:	4b08      	ldr	r3, [pc, #32]	; (80005fc <SPI_TxByte+0x30>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	689b      	ldr	r3, [r3, #8]
 80005de:	f003 0302 	and.w	r3, r3, #2
 80005e2:	2b02      	cmp	r3, #2
 80005e4:	d1f8      	bne.n	80005d8 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80005e6:	1df9      	adds	r1, r7, #7
 80005e8:	2364      	movs	r3, #100	; 0x64
 80005ea:	2201      	movs	r2, #1
 80005ec:	4803      	ldr	r0, [pc, #12]	; (80005fc <SPI_TxByte+0x30>)
 80005ee:	f008 fcb2 	bl	8008f56 <HAL_SPI_Transmit>
}
 80005f2:	bf00      	nop
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	20000188 	.word	0x20000188

08000600 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
 8000608:	460b      	mov	r3, r1
 800060a:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800060c:	bf00      	nop
 800060e:	4b08      	ldr	r3, [pc, #32]	; (8000630 <SPI_TxBuffer+0x30>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	689b      	ldr	r3, [r3, #8]
 8000614:	f003 0302 	and.w	r3, r3, #2
 8000618:	2b02      	cmp	r3, #2
 800061a:	d1f8      	bne.n	800060e <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 800061c:	887a      	ldrh	r2, [r7, #2]
 800061e:	2364      	movs	r3, #100	; 0x64
 8000620:	6879      	ldr	r1, [r7, #4]
 8000622:	4803      	ldr	r0, [pc, #12]	; (8000630 <SPI_TxBuffer+0x30>)
 8000624:	f008 fc97 	bl	8008f56 <HAL_SPI_Transmit>
}
 8000628:	bf00      	nop
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	20000188 	.word	0x20000188

08000634 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800063a:	23ff      	movs	r3, #255	; 0xff
 800063c:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800063e:	bf00      	nop
 8000640:	4b09      	ldr	r3, [pc, #36]	; (8000668 <SPI_RxByte+0x34>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	689b      	ldr	r3, [r3, #8]
 8000646:	f003 0302 	and.w	r3, r3, #2
 800064a:	2b02      	cmp	r3, #2
 800064c:	d1f8      	bne.n	8000640 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800064e:	1dba      	adds	r2, r7, #6
 8000650:	1df9      	adds	r1, r7, #7
 8000652:	2364      	movs	r3, #100	; 0x64
 8000654:	9300      	str	r3, [sp, #0]
 8000656:	2301      	movs	r3, #1
 8000658:	4803      	ldr	r0, [pc, #12]	; (8000668 <SPI_RxByte+0x34>)
 800065a:	f008 fdb8 	bl	80091ce <HAL_SPI_TransmitReceive>

	return data;
 800065e:	79bb      	ldrb	r3, [r7, #6]
}
 8000660:	4618      	mov	r0, r3
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	20000188 	.word	0x20000188

0800066c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000674:	f7ff ffde 	bl	8000634 <SPI_RxByte>
 8000678:	4603      	mov	r3, r0
 800067a:	461a      	mov	r2, r3
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	701a      	strb	r2, [r3, #0]
}
 8000680:	bf00      	nop
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}

08000688 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800068e:	4b0a      	ldr	r3, [pc, #40]	; (80006b8 <SD_ReadyWait+0x30>)
 8000690:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000694:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000696:	f7ff ffcd 	bl	8000634 <SPI_RxByte>
 800069a:	4603      	mov	r3, r0
 800069c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800069e:	79fb      	ldrb	r3, [r7, #7]
 80006a0:	2bff      	cmp	r3, #255	; 0xff
 80006a2:	d004      	beq.n	80006ae <SD_ReadyWait+0x26>
 80006a4:	4b04      	ldr	r3, [pc, #16]	; (80006b8 <SD_ReadyWait+0x30>)
 80006a6:	881b      	ldrh	r3, [r3, #0]
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d1f3      	bne.n	8000696 <SD_ReadyWait+0xe>

	return res;
 80006ae:	79fb      	ldrb	r3, [r7, #7]
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	3708      	adds	r7, #8
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	20016d2a 	.word	0x20016d2a

080006bc <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80006c2:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80006c6:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80006c8:	f7ff ff72 	bl	80005b0 <DESELECT>
	for(int i = 0; i < 10; i++)
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	e005      	b.n	80006de <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80006d2:	20ff      	movs	r0, #255	; 0xff
 80006d4:	f7ff ff7a 	bl	80005cc <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	3301      	adds	r3, #1
 80006dc:	60bb      	str	r3, [r7, #8]
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	2b09      	cmp	r3, #9
 80006e2:	ddf6      	ble.n	80006d2 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80006e4:	f7ff ff56 	bl	8000594 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80006e8:	2340      	movs	r3, #64	; 0x40
 80006ea:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80006ec:	2300      	movs	r3, #0
 80006ee:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80006fc:	2395      	movs	r3, #149	; 0x95
 80006fe:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8000700:	463b      	mov	r3, r7
 8000702:	2106      	movs	r1, #6
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff ff7b 	bl	8000600 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800070a:	e002      	b.n	8000712 <SD_PowerOn+0x56>
	{
		cnt--;
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	3b01      	subs	r3, #1
 8000710:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8000712:	f7ff ff8f 	bl	8000634 <SPI_RxByte>
 8000716:	4603      	mov	r3, r0
 8000718:	2b01      	cmp	r3, #1
 800071a:	d002      	beq.n	8000722 <SD_PowerOn+0x66>
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d1f4      	bne.n	800070c <SD_PowerOn+0x50>
	}

	DESELECT();
 8000722:	f7ff ff45 	bl	80005b0 <DESELECT>
	SPI_TxByte(0XFF);
 8000726:	20ff      	movs	r0, #255	; 0xff
 8000728:	f7ff ff50 	bl	80005cc <SPI_TxByte>

	PowerFlag = 1;
 800072c:	4b03      	ldr	r3, [pc, #12]	; (800073c <SD_PowerOn+0x80>)
 800072e:	2201      	movs	r2, #1
 8000730:	701a      	strb	r2, [r3, #0]
}
 8000732:	bf00      	nop
 8000734:	3710      	adds	r7, #16
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	20000179 	.word	0x20000179

08000740 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000744:	4b03      	ldr	r3, [pc, #12]	; (8000754 <SD_PowerOff+0x14>)
 8000746:	2200      	movs	r2, #0
 8000748:	701a      	strb	r2, [r3, #0]
}
 800074a:	bf00      	nop
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	20000179 	.word	0x20000179

08000758 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
	return PowerFlag;
 800075c:	4b03      	ldr	r3, [pc, #12]	; (800076c <SD_CheckPower+0x14>)
 800075e:	781b      	ldrb	r3, [r3, #0]
}
 8000760:	4618      	mov	r0, r3
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	20000179 	.word	0x20000179

08000770 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800077a:	4b14      	ldr	r3, [pc, #80]	; (80007cc <SD_RxDataBlock+0x5c>)
 800077c:	22c8      	movs	r2, #200	; 0xc8
 800077e:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000780:	f7ff ff58 	bl	8000634 <SPI_RxByte>
 8000784:	4603      	mov	r3, r0
 8000786:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8000788:	7bfb      	ldrb	r3, [r7, #15]
 800078a:	2bff      	cmp	r3, #255	; 0xff
 800078c:	d104      	bne.n	8000798 <SD_RxDataBlock+0x28>
 800078e:	4b0f      	ldr	r3, [pc, #60]	; (80007cc <SD_RxDataBlock+0x5c>)
 8000790:	881b      	ldrh	r3, [r3, #0]
 8000792:	b29b      	uxth	r3, r3
 8000794:	2b00      	cmp	r3, #0
 8000796:	d1f3      	bne.n	8000780 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	2bfe      	cmp	r3, #254	; 0xfe
 800079c:	d001      	beq.n	80007a2 <SD_RxDataBlock+0x32>
 800079e:	2300      	movs	r3, #0
 80007a0:	e00f      	b.n	80007c2 <SD_RxDataBlock+0x52>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	1c5a      	adds	r2, r3, #1
 80007a6:	607a      	str	r2, [r7, #4]
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff ff5f 	bl	800066c <SPI_RxBytePtr>
	} while(len--);
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	1e5a      	subs	r2, r3, #1
 80007b2:	603a      	str	r2, [r7, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d1f4      	bne.n	80007a2 <SD_RxDataBlock+0x32>

	/* discard CRC */
	SPI_RxByte();
 80007b8:	f7ff ff3c 	bl	8000634 <SPI_RxByte>
	SPI_RxByte();
 80007bc:	f7ff ff3a 	bl	8000634 <SPI_RxByte>

	return TRUE;
 80007c0:	2301      	movs	r3, #1
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3710      	adds	r7, #16
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	20016d29 	.word	0x20016d29

080007d0 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80007dc:	2300      	movs	r3, #0
 80007de:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80007e0:	f7ff ff52 	bl	8000688 <SD_ReadyWait>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2bff      	cmp	r3, #255	; 0xff
 80007e8:	d001      	beq.n	80007ee <SD_TxDataBlock+0x1e>
 80007ea:	2300      	movs	r3, #0
 80007ec:	e02f      	b.n	800084e <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80007ee:	78fb      	ldrb	r3, [r7, #3]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff feeb 	bl	80005cc <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80007f6:	78fb      	ldrb	r3, [r7, #3]
 80007f8:	2bfd      	cmp	r3, #253	; 0xfd
 80007fa:	d020      	beq.n	800083e <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80007fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff fefd 	bl	8000600 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8000806:	f7ff ff15 	bl	8000634 <SPI_RxByte>
		SPI_RxByte();
 800080a:	f7ff ff13 	bl	8000634 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800080e:	e00b      	b.n	8000828 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8000810:	f7ff ff10 	bl	8000634 <SPI_RxByte>
 8000814:	4603      	mov	r3, r0
 8000816:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8000818:	7bfb      	ldrb	r3, [r7, #15]
 800081a:	f003 031f 	and.w	r3, r3, #31
 800081e:	2b05      	cmp	r3, #5
 8000820:	d006      	beq.n	8000830 <SD_TxDataBlock+0x60>
			i++;
 8000822:	7bbb      	ldrb	r3, [r7, #14]
 8000824:	3301      	adds	r3, #1
 8000826:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8000828:	7bbb      	ldrb	r3, [r7, #14]
 800082a:	2b40      	cmp	r3, #64	; 0x40
 800082c:	d9f0      	bls.n	8000810 <SD_TxDataBlock+0x40>
 800082e:	e000      	b.n	8000832 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000830:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8000832:	bf00      	nop
 8000834:	f7ff fefe 	bl	8000634 <SPI_RxByte>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d0fa      	beq.n	8000834 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800083e:	7bfb      	ldrb	r3, [r7, #15]
 8000840:	f003 031f 	and.w	r3, r3, #31
 8000844:	2b05      	cmp	r3, #5
 8000846:	d101      	bne.n	800084c <SD_TxDataBlock+0x7c>
 8000848:	2301      	movs	r3, #1
 800084a:	e000      	b.n	800084e <SD_TxDataBlock+0x7e>

	return FALSE;
 800084c:	2300      	movs	r3, #0
}
 800084e:	4618      	mov	r0, r3
 8000850:	3710      	adds	r7, #16
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	b084      	sub	sp, #16
 800085a:	af00      	add	r7, sp, #0
 800085c:	4603      	mov	r3, r0
 800085e:	6039      	str	r1, [r7, #0]
 8000860:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8000862:	f7ff ff11 	bl	8000688 <SD_ReadyWait>
 8000866:	4603      	mov	r3, r0
 8000868:	2bff      	cmp	r3, #255	; 0xff
 800086a:	d001      	beq.n	8000870 <SD_SendCmd+0x1a>
 800086c:	23ff      	movs	r3, #255	; 0xff
 800086e:	e042      	b.n	80008f6 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000870:	79fb      	ldrb	r3, [r7, #7]
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff feaa 	bl	80005cc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	0e1b      	lsrs	r3, r3, #24
 800087c:	b2db      	uxtb	r3, r3
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff fea4 	bl	80005cc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	0c1b      	lsrs	r3, r3, #16
 8000888:	b2db      	uxtb	r3, r3
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff fe9e 	bl	80005cc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	0a1b      	lsrs	r3, r3, #8
 8000894:	b2db      	uxtb	r3, r3
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff fe98 	bl	80005cc <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff fe93 	bl	80005cc <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	2b40      	cmp	r3, #64	; 0x40
 80008aa:	d102      	bne.n	80008b2 <SD_SendCmd+0x5c>
 80008ac:	2395      	movs	r3, #149	; 0x95
 80008ae:	73fb      	strb	r3, [r7, #15]
 80008b0:	e007      	b.n	80008c2 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80008b2:	79fb      	ldrb	r3, [r7, #7]
 80008b4:	2b48      	cmp	r3, #72	; 0x48
 80008b6:	d102      	bne.n	80008be <SD_SendCmd+0x68>
 80008b8:	2387      	movs	r3, #135	; 0x87
 80008ba:	73fb      	strb	r3, [r7, #15]
 80008bc:	e001      	b.n	80008c2 <SD_SendCmd+0x6c>
	else crc = 1;
 80008be:	2301      	movs	r3, #1
 80008c0:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80008c2:	7bfb      	ldrb	r3, [r7, #15]
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff fe81 	bl	80005cc <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80008ca:	79fb      	ldrb	r3, [r7, #7]
 80008cc:	2b4c      	cmp	r3, #76	; 0x4c
 80008ce:	d101      	bne.n	80008d4 <SD_SendCmd+0x7e>
 80008d0:	f7ff feb0 	bl	8000634 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80008d4:	230a      	movs	r3, #10
 80008d6:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80008d8:	f7ff feac 	bl	8000634 <SPI_RxByte>
 80008dc:	4603      	mov	r3, r0
 80008de:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80008e0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	da05      	bge.n	80008f4 <SD_SendCmd+0x9e>
 80008e8:	7bbb      	ldrb	r3, [r7, #14]
 80008ea:	3b01      	subs	r3, #1
 80008ec:	73bb      	strb	r3, [r7, #14]
 80008ee:	7bbb      	ldrb	r3, [r7, #14]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d1f1      	bne.n	80008d8 <SD_SendCmd+0x82>

	return res;
 80008f4:	7b7b      	ldrb	r3, [r7, #13]
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3710      	adds	r7, #16
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
	...

08000900 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8000900:	b590      	push	{r4, r7, lr}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <SD_disk_initialize+0x14>
 8000910:	2301      	movs	r3, #1
 8000912:	e0d6      	b.n	8000ac2 <SD_disk_initialize+0x1c2>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8000914:	4b6d      	ldr	r3, [pc, #436]	; (8000acc <SD_disk_initialize+0x1cc>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	b2db      	uxtb	r3, r3
 800091a:	f003 0302 	and.w	r3, r3, #2
 800091e:	2b00      	cmp	r3, #0
 8000920:	d003      	beq.n	800092a <SD_disk_initialize+0x2a>
 8000922:	4b6a      	ldr	r3, [pc, #424]	; (8000acc <SD_disk_initialize+0x1cc>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	b2db      	uxtb	r3, r3
 8000928:	e0cb      	b.n	8000ac2 <SD_disk_initialize+0x1c2>

	/* power on */
	SD_PowerOn();
 800092a:	f7ff fec7 	bl	80006bc <SD_PowerOn>

	/* slave select */
	SELECT();
 800092e:	f7ff fe31 	bl	8000594 <SELECT>

	/* check disk type */
	type = 0;
 8000932:	2300      	movs	r3, #0
 8000934:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8000936:	2100      	movs	r1, #0
 8000938:	2040      	movs	r0, #64	; 0x40
 800093a:	f7ff ff8c 	bl	8000856 <SD_SendCmd>
 800093e:	4603      	mov	r3, r0
 8000940:	2b01      	cmp	r3, #1
 8000942:	f040 80a6 	bne.w	8000a92 <SD_disk_initialize+0x192>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8000946:	4b62      	ldr	r3, [pc, #392]	; (8000ad0 <SD_disk_initialize+0x1d0>)
 8000948:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800094c:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800094e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000952:	2048      	movs	r0, #72	; 0x48
 8000954:	f7ff ff7f 	bl	8000856 <SD_SendCmd>
 8000958:	4603      	mov	r3, r0
 800095a:	2b01      	cmp	r3, #1
 800095c:	d158      	bne.n	8000a10 <SD_disk_initialize+0x110>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800095e:	2300      	movs	r3, #0
 8000960:	73fb      	strb	r3, [r7, #15]
 8000962:	e00c      	b.n	800097e <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8000964:	7bfc      	ldrb	r4, [r7, #15]
 8000966:	f7ff fe65 	bl	8000634 <SPI_RxByte>
 800096a:	4603      	mov	r3, r0
 800096c:	461a      	mov	r2, r3
 800096e:	f104 0310 	add.w	r3, r4, #16
 8000972:	443b      	add	r3, r7
 8000974:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000978:	7bfb      	ldrb	r3, [r7, #15]
 800097a:	3301      	adds	r3, #1
 800097c:	73fb      	strb	r3, [r7, #15]
 800097e:	7bfb      	ldrb	r3, [r7, #15]
 8000980:	2b03      	cmp	r3, #3
 8000982:	d9ef      	bls.n	8000964 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000984:	7abb      	ldrb	r3, [r7, #10]
 8000986:	2b01      	cmp	r3, #1
 8000988:	f040 8083 	bne.w	8000a92 <SD_disk_initialize+0x192>
 800098c:	7afb      	ldrb	r3, [r7, #11]
 800098e:	2baa      	cmp	r3, #170	; 0xaa
 8000990:	d17f      	bne.n	8000a92 <SD_disk_initialize+0x192>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000992:	2100      	movs	r1, #0
 8000994:	2077      	movs	r0, #119	; 0x77
 8000996:	f7ff ff5e 	bl	8000856 <SD_SendCmd>
 800099a:	4603      	mov	r3, r0
 800099c:	2b01      	cmp	r3, #1
 800099e:	d807      	bhi.n	80009b0 <SD_disk_initialize+0xb0>
 80009a0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80009a4:	2069      	movs	r0, #105	; 0x69
 80009a6:	f7ff ff56 	bl	8000856 <SD_SendCmd>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d005      	beq.n	80009bc <SD_disk_initialize+0xbc>
				} while (Timer1);
 80009b0:	4b47      	ldr	r3, [pc, #284]	; (8000ad0 <SD_disk_initialize+0x1d0>)
 80009b2:	881b      	ldrh	r3, [r3, #0]
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d1eb      	bne.n	8000992 <SD_disk_initialize+0x92>
 80009ba:	e000      	b.n	80009be <SD_disk_initialize+0xbe>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80009bc:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80009be:	4b44      	ldr	r3, [pc, #272]	; (8000ad0 <SD_disk_initialize+0x1d0>)
 80009c0:	881b      	ldrh	r3, [r3, #0]
 80009c2:	b29b      	uxth	r3, r3
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d064      	beq.n	8000a92 <SD_disk_initialize+0x192>
 80009c8:	2100      	movs	r1, #0
 80009ca:	207a      	movs	r0, #122	; 0x7a
 80009cc:	f7ff ff43 	bl	8000856 <SD_SendCmd>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d15d      	bne.n	8000a92 <SD_disk_initialize+0x192>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80009d6:	2300      	movs	r3, #0
 80009d8:	73fb      	strb	r3, [r7, #15]
 80009da:	e00c      	b.n	80009f6 <SD_disk_initialize+0xf6>
					{
						ocr[n] = SPI_RxByte();
 80009dc:	7bfc      	ldrb	r4, [r7, #15]
 80009de:	f7ff fe29 	bl	8000634 <SPI_RxByte>
 80009e2:	4603      	mov	r3, r0
 80009e4:	461a      	mov	r2, r3
 80009e6:	f104 0310 	add.w	r3, r4, #16
 80009ea:	443b      	add	r3, r7
 80009ec:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80009f0:	7bfb      	ldrb	r3, [r7, #15]
 80009f2:	3301      	adds	r3, #1
 80009f4:	73fb      	strb	r3, [r7, #15]
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
 80009f8:	2b03      	cmp	r3, #3
 80009fa:	d9ef      	bls.n	80009dc <SD_disk_initialize+0xdc>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80009fc:	7a3b      	ldrb	r3, [r7, #8]
 80009fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <SD_disk_initialize+0x10a>
 8000a06:	230c      	movs	r3, #12
 8000a08:	e000      	b.n	8000a0c <SD_disk_initialize+0x10c>
 8000a0a:	2304      	movs	r3, #4
 8000a0c:	73bb      	strb	r3, [r7, #14]
 8000a0e:	e040      	b.n	8000a92 <SD_disk_initialize+0x192>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000a10:	2100      	movs	r1, #0
 8000a12:	2077      	movs	r0, #119	; 0x77
 8000a14:	f7ff ff1f 	bl	8000856 <SD_SendCmd>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d808      	bhi.n	8000a30 <SD_disk_initialize+0x130>
 8000a1e:	2100      	movs	r1, #0
 8000a20:	2069      	movs	r0, #105	; 0x69
 8000a22:	f7ff ff18 	bl	8000856 <SD_SendCmd>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d801      	bhi.n	8000a30 <SD_disk_initialize+0x130>
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	e000      	b.n	8000a32 <SD_disk_initialize+0x132>
 8000a30:	2301      	movs	r3, #1
 8000a32:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000a34:	7bbb      	ldrb	r3, [r7, #14]
 8000a36:	2b02      	cmp	r3, #2
 8000a38:	d10e      	bne.n	8000a58 <SD_disk_initialize+0x158>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	2077      	movs	r0, #119	; 0x77
 8000a3e:	f7ff ff0a 	bl	8000856 <SD_SendCmd>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d80e      	bhi.n	8000a66 <SD_disk_initialize+0x166>
 8000a48:	2100      	movs	r1, #0
 8000a4a:	2069      	movs	r0, #105	; 0x69
 8000a4c:	f7ff ff03 	bl	8000856 <SD_SendCmd>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d107      	bne.n	8000a66 <SD_disk_initialize+0x166>
 8000a56:	e00d      	b.n	8000a74 <SD_disk_initialize+0x174>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a58:	2100      	movs	r1, #0
 8000a5a:	2041      	movs	r0, #65	; 0x41
 8000a5c:	f7ff fefb 	bl	8000856 <SD_SendCmd>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d005      	beq.n	8000a72 <SD_disk_initialize+0x172>
				}

			} while (Timer1);
 8000a66:	4b1a      	ldr	r3, [pc, #104]	; (8000ad0 <SD_disk_initialize+0x1d0>)
 8000a68:	881b      	ldrh	r3, [r3, #0]
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d1e1      	bne.n	8000a34 <SD_disk_initialize+0x134>
 8000a70:	e000      	b.n	8000a74 <SD_disk_initialize+0x174>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a72:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000a74:	4b16      	ldr	r3, [pc, #88]	; (8000ad0 <SD_disk_initialize+0x1d0>)
 8000a76:	881b      	ldrh	r3, [r3, #0]
 8000a78:	b29b      	uxth	r3, r3
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d007      	beq.n	8000a8e <SD_disk_initialize+0x18e>
 8000a7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a82:	2050      	movs	r0, #80	; 0x50
 8000a84:	f7ff fee7 	bl	8000856 <SD_SendCmd>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <SD_disk_initialize+0x192>
 8000a8e:	2300      	movs	r3, #0
 8000a90:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000a92:	4a10      	ldr	r2, [pc, #64]	; (8000ad4 <SD_disk_initialize+0x1d4>)
 8000a94:	7bbb      	ldrb	r3, [r7, #14]
 8000a96:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000a98:	f7ff fd8a 	bl	80005b0 <DESELECT>
	SPI_RxByte();
 8000a9c:	f7ff fdca 	bl	8000634 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000aa0:	7bbb      	ldrb	r3, [r7, #14]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d008      	beq.n	8000ab8 <SD_disk_initialize+0x1b8>
	{
		Stat &= ~STA_NOINIT;
 8000aa6:	4b09      	ldr	r3, [pc, #36]	; (8000acc <SD_disk_initialize+0x1cc>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	f023 0301 	bic.w	r3, r3, #1
 8000ab0:	b2da      	uxtb	r2, r3
 8000ab2:	4b06      	ldr	r3, [pc, #24]	; (8000acc <SD_disk_initialize+0x1cc>)
 8000ab4:	701a      	strb	r2, [r3, #0]
 8000ab6:	e001      	b.n	8000abc <SD_disk_initialize+0x1bc>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000ab8:	f7ff fe42 	bl	8000740 <SD_PowerOff>
	}

	return Stat;
 8000abc:	4b03      	ldr	r3, [pc, #12]	; (8000acc <SD_disk_initialize+0x1cc>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	b2db      	uxtb	r3, r3
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3714      	adds	r7, #20
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd90      	pop	{r4, r7, pc}
 8000aca:	bf00      	nop
 8000acc:	20000000 	.word	0x20000000
 8000ad0:	20016d29 	.word	0x20016d29
 8000ad4:	20000178 	.word	0x20000178

08000ad8 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <SD_disk_status+0x14>
 8000ae8:	2301      	movs	r3, #1
 8000aea:	e002      	b.n	8000af2 <SD_disk_status+0x1a>
	return Stat;
 8000aec:	4b04      	ldr	r3, [pc, #16]	; (8000b00 <SD_disk_status+0x28>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	b2db      	uxtb	r3, r3
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	20000000 	.word	0x20000000

08000b04 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60b9      	str	r1, [r7, #8]
 8000b0c:	607a      	str	r2, [r7, #4]
 8000b0e:	603b      	str	r3, [r7, #0]
 8000b10:	4603      	mov	r3, r0
 8000b12:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000b14:	7bfb      	ldrb	r3, [r7, #15]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d102      	bne.n	8000b20 <SD_disk_read+0x1c>
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d101      	bne.n	8000b24 <SD_disk_read+0x20>
 8000b20:	2304      	movs	r3, #4
 8000b22:	e051      	b.n	8000bc8 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000b24:	4b2a      	ldr	r3, [pc, #168]	; (8000bd0 <SD_disk_read+0xcc>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	f003 0301 	and.w	r3, r3, #1
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SD_disk_read+0x32>
 8000b32:	2303      	movs	r3, #3
 8000b34:	e048      	b.n	8000bc8 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000b36:	4b27      	ldr	r3, [pc, #156]	; (8000bd4 <SD_disk_read+0xd0>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	f003 0304 	and.w	r3, r3, #4
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d102      	bne.n	8000b48 <SD_disk_read+0x44>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	025b      	lsls	r3, r3, #9
 8000b46:	607b      	str	r3, [r7, #4]

	SELECT();
 8000b48:	f7ff fd24 	bl	8000594 <SELECT>

	if (count == 1)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d111      	bne.n	8000b76 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000b52:	6879      	ldr	r1, [r7, #4]
 8000b54:	2051      	movs	r0, #81	; 0x51
 8000b56:	f7ff fe7e 	bl	8000856 <SD_SendCmd>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d129      	bne.n	8000bb4 <SD_disk_read+0xb0>
 8000b60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b64:	68b8      	ldr	r0, [r7, #8]
 8000b66:	f7ff fe03 	bl	8000770 <SD_RxDataBlock>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d021      	beq.n	8000bb4 <SD_disk_read+0xb0>
 8000b70:	2300      	movs	r3, #0
 8000b72:	603b      	str	r3, [r7, #0]
 8000b74:	e01e      	b.n	8000bb4 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000b76:	6879      	ldr	r1, [r7, #4]
 8000b78:	2052      	movs	r0, #82	; 0x52
 8000b7a:	f7ff fe6c 	bl	8000856 <SD_SendCmd>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d117      	bne.n	8000bb4 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b88:	68b8      	ldr	r0, [r7, #8]
 8000b8a:	f7ff fdf1 	bl	8000770 <SD_RxDataBlock>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d00a      	beq.n	8000baa <SD_disk_read+0xa6>
				buff += 512;
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000b9a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	603b      	str	r3, [r7, #0]
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d1ed      	bne.n	8000b84 <SD_disk_read+0x80>
 8000ba8:	e000      	b.n	8000bac <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000baa:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000bac:	2100      	movs	r1, #0
 8000bae:	204c      	movs	r0, #76	; 0x4c
 8000bb0:	f7ff fe51 	bl	8000856 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000bb4:	f7ff fcfc 	bl	80005b0 <DESELECT>
	SPI_RxByte();
 8000bb8:	f7ff fd3c 	bl	8000634 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	bf14      	ite	ne
 8000bc2:	2301      	movne	r3, #1
 8000bc4:	2300      	moveq	r3, #0
 8000bc6:	b2db      	uxtb	r3, r3
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3710      	adds	r7, #16
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20000000 	.word	0x20000000
 8000bd4:	20000178 	.word	0x20000178

08000bd8 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60b9      	str	r1, [r7, #8]
 8000be0:	607a      	str	r2, [r7, #4]
 8000be2:	603b      	str	r3, [r7, #0]
 8000be4:	4603      	mov	r3, r0
 8000be6:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000be8:	7bfb      	ldrb	r3, [r7, #15]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d102      	bne.n	8000bf4 <SD_disk_write+0x1c>
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d101      	bne.n	8000bf8 <SD_disk_write+0x20>
 8000bf4:	2304      	movs	r3, #4
 8000bf6:	e06b      	b.n	8000cd0 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000bf8:	4b37      	ldr	r3, [pc, #220]	; (8000cd8 <SD_disk_write+0x100>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	f003 0301 	and.w	r3, r3, #1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <SD_disk_write+0x32>
 8000c06:	2303      	movs	r3, #3
 8000c08:	e062      	b.n	8000cd0 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000c0a:	4b33      	ldr	r3, [pc, #204]	; (8000cd8 <SD_disk_write+0x100>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	f003 0304 	and.w	r3, r3, #4
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <SD_disk_write+0x44>
 8000c18:	2302      	movs	r3, #2
 8000c1a:	e059      	b.n	8000cd0 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000c1c:	4b2f      	ldr	r3, [pc, #188]	; (8000cdc <SD_disk_write+0x104>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	f003 0304 	and.w	r3, r3, #4
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d102      	bne.n	8000c2e <SD_disk_write+0x56>
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	025b      	lsls	r3, r3, #9
 8000c2c:	607b      	str	r3, [r7, #4]

	SELECT();
 8000c2e:	f7ff fcb1 	bl	8000594 <SELECT>

	if (count == 1)
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d110      	bne.n	8000c5a <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000c38:	6879      	ldr	r1, [r7, #4]
 8000c3a:	2058      	movs	r0, #88	; 0x58
 8000c3c:	f7ff fe0b 	bl	8000856 <SD_SendCmd>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d13a      	bne.n	8000cbc <SD_disk_write+0xe4>
 8000c46:	21fe      	movs	r1, #254	; 0xfe
 8000c48:	68b8      	ldr	r0, [r7, #8]
 8000c4a:	f7ff fdc1 	bl	80007d0 <SD_TxDataBlock>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d033      	beq.n	8000cbc <SD_disk_write+0xe4>
			count = 0;
 8000c54:	2300      	movs	r3, #0
 8000c56:	603b      	str	r3, [r7, #0]
 8000c58:	e030      	b.n	8000cbc <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000c5a:	4b20      	ldr	r3, [pc, #128]	; (8000cdc <SD_disk_write+0x104>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	f003 0302 	and.w	r3, r3, #2
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d007      	beq.n	8000c76 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000c66:	2100      	movs	r1, #0
 8000c68:	2077      	movs	r0, #119	; 0x77
 8000c6a:	f7ff fdf4 	bl	8000856 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000c6e:	6839      	ldr	r1, [r7, #0]
 8000c70:	2057      	movs	r0, #87	; 0x57
 8000c72:	f7ff fdf0 	bl	8000856 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000c76:	6879      	ldr	r1, [r7, #4]
 8000c78:	2059      	movs	r0, #89	; 0x59
 8000c7a:	f7ff fdec 	bl	8000856 <SD_SendCmd>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d11b      	bne.n	8000cbc <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c84:	21fc      	movs	r1, #252	; 0xfc
 8000c86:	68b8      	ldr	r0, [r7, #8]
 8000c88:	f7ff fda2 	bl	80007d0 <SD_TxDataBlock>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d00a      	beq.n	8000ca8 <SD_disk_write+0xd0>
				buff += 512;
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000c98:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	3b01      	subs	r3, #1
 8000c9e:	603b      	str	r3, [r7, #0]
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d1ee      	bne.n	8000c84 <SD_disk_write+0xac>
 8000ca6:	e000      	b.n	8000caa <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000ca8:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000caa:	21fd      	movs	r1, #253	; 0xfd
 8000cac:	2000      	movs	r0, #0
 8000cae:	f7ff fd8f 	bl	80007d0 <SD_TxDataBlock>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d101      	bne.n	8000cbc <SD_disk_write+0xe4>
			{
				count = 1;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000cbc:	f7ff fc78 	bl	80005b0 <DESELECT>
	SPI_RxByte();
 8000cc0:	f7ff fcb8 	bl	8000634 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	bf14      	ite	ne
 8000cca:	2301      	movne	r3, #1
 8000ccc:	2300      	moveq	r3, #0
 8000cce:	b2db      	uxtb	r3, r3
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3710      	adds	r7, #16
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20000000 	.word	0x20000000
 8000cdc:	20000178 	.word	0x20000178

08000ce0 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b08b      	sub	sp, #44	; 0x2c
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	603a      	str	r2, [r7, #0]
 8000cea:	71fb      	strb	r3, [r7, #7]
 8000cec:	460b      	mov	r3, r1
 8000cee:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <SD_disk_ioctl+0x1e>
 8000cfa:	2304      	movs	r3, #4
 8000cfc:	e115      	b.n	8000f2a <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8000d04:	79bb      	ldrb	r3, [r7, #6]
 8000d06:	2b05      	cmp	r3, #5
 8000d08:	d124      	bne.n	8000d54 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000d0a:	6a3b      	ldr	r3, [r7, #32]
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d012      	beq.n	8000d38 <SD_disk_ioctl+0x58>
 8000d12:	2b02      	cmp	r3, #2
 8000d14:	dc1a      	bgt.n	8000d4c <SD_disk_ioctl+0x6c>
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d002      	beq.n	8000d20 <SD_disk_ioctl+0x40>
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d006      	beq.n	8000d2c <SD_disk_ioctl+0x4c>
 8000d1e:	e015      	b.n	8000d4c <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000d20:	f7ff fd0e 	bl	8000740 <SD_PowerOff>
			res = RES_OK;
 8000d24:	2300      	movs	r3, #0
 8000d26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d2a:	e0fc      	b.n	8000f26 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8000d2c:	f7ff fcc6 	bl	80006bc <SD_PowerOn>
			res = RES_OK;
 8000d30:	2300      	movs	r3, #0
 8000d32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d36:	e0f6      	b.n	8000f26 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000d38:	6a3b      	ldr	r3, [r7, #32]
 8000d3a:	1c5c      	adds	r4, r3, #1
 8000d3c:	f7ff fd0c 	bl	8000758 <SD_CheckPower>
 8000d40:	4603      	mov	r3, r0
 8000d42:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000d44:	2300      	movs	r3, #0
 8000d46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d4a:	e0ec      	b.n	8000f26 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8000d4c:	2304      	movs	r3, #4
 8000d4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000d52:	e0e8      	b.n	8000f26 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000d54:	4b77      	ldr	r3, [pc, #476]	; (8000f34 <SD_disk_ioctl+0x254>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	f003 0301 	and.w	r3, r3, #1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <SD_disk_ioctl+0x86>
 8000d62:	2303      	movs	r3, #3
 8000d64:	e0e1      	b.n	8000f2a <SD_disk_ioctl+0x24a>

		SELECT();
 8000d66:	f7ff fc15 	bl	8000594 <SELECT>

		switch (ctrl)
 8000d6a:	79bb      	ldrb	r3, [r7, #6]
 8000d6c:	2b0d      	cmp	r3, #13
 8000d6e:	f200 80cb 	bhi.w	8000f08 <SD_disk_ioctl+0x228>
 8000d72:	a201      	add	r2, pc, #4	; (adr r2, 8000d78 <SD_disk_ioctl+0x98>)
 8000d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d78:	08000e73 	.word	0x08000e73
 8000d7c:	08000db1 	.word	0x08000db1
 8000d80:	08000e63 	.word	0x08000e63
 8000d84:	08000f09 	.word	0x08000f09
 8000d88:	08000f09 	.word	0x08000f09
 8000d8c:	08000f09 	.word	0x08000f09
 8000d90:	08000f09 	.word	0x08000f09
 8000d94:	08000f09 	.word	0x08000f09
 8000d98:	08000f09 	.word	0x08000f09
 8000d9c:	08000f09 	.word	0x08000f09
 8000da0:	08000f09 	.word	0x08000f09
 8000da4:	08000e85 	.word	0x08000e85
 8000da8:	08000ea9 	.word	0x08000ea9
 8000dac:	08000ecd 	.word	0x08000ecd
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000db0:	2100      	movs	r1, #0
 8000db2:	2049      	movs	r0, #73	; 0x49
 8000db4:	f7ff fd4f 	bl	8000856 <SD_SendCmd>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	f040 80a8 	bne.w	8000f10 <SD_disk_ioctl+0x230>
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	2110      	movs	r1, #16
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fcd2 	bl	8000770 <SD_RxDataBlock>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	f000 809e 	beq.w	8000f10 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8000dd4:	7b3b      	ldrb	r3, [r7, #12]
 8000dd6:	099b      	lsrs	r3, r3, #6
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d10e      	bne.n	8000dfc <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000dde:	7d7b      	ldrb	r3, [r7, #21]
 8000de0:	b29a      	uxth	r2, r3
 8000de2:	7d3b      	ldrb	r3, [r7, #20]
 8000de4:	b29b      	uxth	r3, r3
 8000de6:	021b      	lsls	r3, r3, #8
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	4413      	add	r3, r2
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	3301      	adds	r3, #1
 8000df0:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000df2:	8bfb      	ldrh	r3, [r7, #30]
 8000df4:	029a      	lsls	r2, r3, #10
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	e02e      	b.n	8000e5a <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000dfc:	7c7b      	ldrb	r3, [r7, #17]
 8000dfe:	f003 030f 	and.w	r3, r3, #15
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	7dbb      	ldrb	r3, [r7, #22]
 8000e06:	09db      	lsrs	r3, r3, #7
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	4413      	add	r3, r2
 8000e0c:	b2da      	uxtb	r2, r3
 8000e0e:	7d7b      	ldrb	r3, [r7, #21]
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	f003 0306 	and.w	r3, r3, #6
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	4413      	add	r3, r2
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	3302      	adds	r3, #2
 8000e20:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000e24:	7d3b      	ldrb	r3, [r7, #20]
 8000e26:	099b      	lsrs	r3, r3, #6
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	b29a      	uxth	r2, r3
 8000e2c:	7cfb      	ldrb	r3, [r7, #19]
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	4413      	add	r3, r2
 8000e36:	b29a      	uxth	r2, r3
 8000e38:	7cbb      	ldrb	r3, [r7, #18]
 8000e3a:	029b      	lsls	r3, r3, #10
 8000e3c:	b29b      	uxth	r3, r3
 8000e3e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	4413      	add	r3, r2
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	3301      	adds	r3, #1
 8000e4a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000e4c:	8bfa      	ldrh	r2, [r7, #30]
 8000e4e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e52:	3b09      	subs	r3, #9
 8000e54:	409a      	lsls	r2, r3
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8000e60:	e056      	b.n	8000f10 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e68:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e70:	e055      	b.n	8000f1e <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000e72:	f7ff fc09 	bl	8000688 <SD_ReadyWait>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2bff      	cmp	r3, #255	; 0xff
 8000e7a:	d14b      	bne.n	8000f14 <SD_disk_ioctl+0x234>
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e82:	e047      	b.n	8000f14 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e84:	2100      	movs	r1, #0
 8000e86:	2049      	movs	r0, #73	; 0x49
 8000e88:	f7ff fce5 	bl	8000856 <SD_SendCmd>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d142      	bne.n	8000f18 <SD_disk_ioctl+0x238>
 8000e92:	2110      	movs	r1, #16
 8000e94:	6a38      	ldr	r0, [r7, #32]
 8000e96:	f7ff fc6b 	bl	8000770 <SD_RxDataBlock>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d03b      	beq.n	8000f18 <SD_disk_ioctl+0x238>
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000ea6:	e037      	b.n	8000f18 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	204a      	movs	r0, #74	; 0x4a
 8000eac:	f7ff fcd3 	bl	8000856 <SD_SendCmd>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d132      	bne.n	8000f1c <SD_disk_ioctl+0x23c>
 8000eb6:	2110      	movs	r1, #16
 8000eb8:	6a38      	ldr	r0, [r7, #32]
 8000eba:	f7ff fc59 	bl	8000770 <SD_RxDataBlock>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d02b      	beq.n	8000f1c <SD_disk_ioctl+0x23c>
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000eca:	e027      	b.n	8000f1c <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000ecc:	2100      	movs	r1, #0
 8000ece:	207a      	movs	r0, #122	; 0x7a
 8000ed0:	f7ff fcc1 	bl	8000856 <SD_SendCmd>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d116      	bne.n	8000f08 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8000eda:	2300      	movs	r3, #0
 8000edc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000ee0:	e00b      	b.n	8000efa <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8000ee2:	6a3c      	ldr	r4, [r7, #32]
 8000ee4:	1c63      	adds	r3, r4, #1
 8000ee6:	623b      	str	r3, [r7, #32]
 8000ee8:	f7ff fba4 	bl	8000634 <SPI_RxByte>
 8000eec:	4603      	mov	r3, r0
 8000eee:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000ef0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000efa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000efe:	2b03      	cmp	r3, #3
 8000f00:	d9ef      	bls.n	8000ee2 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8000f02:	2300      	movs	r3, #0
 8000f04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8000f08:	2304      	movs	r3, #4
 8000f0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000f0e:	e006      	b.n	8000f1e <SD_disk_ioctl+0x23e>
			break;
 8000f10:	bf00      	nop
 8000f12:	e004      	b.n	8000f1e <SD_disk_ioctl+0x23e>
			break;
 8000f14:	bf00      	nop
 8000f16:	e002      	b.n	8000f1e <SD_disk_ioctl+0x23e>
			break;
 8000f18:	bf00      	nop
 8000f1a:	e000      	b.n	8000f1e <SD_disk_ioctl+0x23e>
			break;
 8000f1c:	bf00      	nop
		}

		DESELECT();
 8000f1e:	f7ff fb47 	bl	80005b0 <DESELECT>
		SPI_RxByte();
 8000f22:	f7ff fb87 	bl	8000634 <SPI_RxByte>
	}

	return res;
 8000f26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	372c      	adds	r7, #44	; 0x2c
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd90      	pop	{r4, r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000000 	.word	0x20000000

08000f38 <bufsize>:
volatile char buffer[BUFFER_SIZE];  // to store strings..

int i=0;

int bufsize (char *buf)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	int i=0;
 8000f40:	2300      	movs	r3, #0
 8000f42:	60fb      	str	r3, [r7, #12]
	while (*buf++ != '\0') i++;
 8000f44:	e002      	b.n	8000f4c <bufsize+0x14>
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	1c5a      	adds	r2, r3, #1
 8000f50:	607a      	str	r2, [r7, #4]
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d1f6      	bne.n	8000f46 <bufsize+0xe>
	return i;
 8000f58:	68fb      	ldr	r3, [r7, #12]
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3714      	adds	r7, #20
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <send_uart>:
{
	for (int i=0; i<BUFFER_SIZE; i++) buffer[i] = '\0';
}

void send_uart (char *string)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen (string);
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff f935 	bl	80001e0 <strlen>
 8000f76:	4603      	mov	r3, r0
 8000f78:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t *) string, len, HAL_MAX_DELAY);  // transmit in blocking mode
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	b29a      	uxth	r2, r3
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	6879      	ldr	r1, [r7, #4]
 8000f84:	4803      	ldr	r0, [pc, #12]	; (8000f94 <send_uart+0x2c>)
 8000f86:	f009 f85a 	bl	800a03e <HAL_UART_Transmit>
}
 8000f8a:	bf00      	nop
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	20000228 	.word	0x20000228

08000f98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f98:	b590      	push	{r4, r7, lr}
 8000f9a:	b085      	sub	sp, #20
 8000f9c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f9e:	f005 fe07 	bl	8006bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fa2:	f000 f949 	bl	8001238 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa6:	f000 fa7d 	bl	80014a4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000faa:	f000 f9cd 	bl	8001348 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000fae:	f000 fa4f 	bl	8001450 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8000fb2:	f009 fbb9 	bl	800a728 <MX_FATFS_Init>
  MX_TIM3_Init();
 8000fb6:	f000 f9fd 	bl	80013b4 <MX_TIM3_Init>
  MX_IWDG_Init();
 8000fba:	f000 f9ab 	bl	8001314 <MX_IWDG_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	stato_data_logger= WAIT_FOR_START;
 8000fbe:	4b86      	ldr	r3, [pc, #536]	; (80011d8 <main+0x240>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	701a      	strb	r2, [r3, #0]
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_IWDG_Refresh(&hiwdg);
 8000fc4:	4885      	ldr	r0, [pc, #532]	; (80011dc <main+0x244>)
 8000fc6:	f007 fa94 	bl	80084f2 <HAL_IWDG_Refresh>

		switch (stato_data_logger){
 8000fca:	4b83      	ldr	r3, [pc, #524]	; (80011d8 <main+0x240>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b03      	cmp	r3, #3
 8000fd0:	f200 80fb 	bhi.w	80011ca <main+0x232>
 8000fd4:	a201      	add	r2, pc, #4	; (adr r2, 8000fdc <main+0x44>)
 8000fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fda:	bf00      	nop
 8000fdc:	08000fed 	.word	0x08000fed
 8000fe0:	08001069 	.word	0x08001069
 8000fe4:	080010d5 	.word	0x080010d5
 8000fe8:	080010f5 	.word	0x080010f5

		case WAIT_FOR_START:

			if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)== GPIO_PIN_RESET){
 8000fec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ff0:	487b      	ldr	r0, [pc, #492]	; (80011e0 <main+0x248>)
 8000ff2:	f006 f9ed 	bl	80073d0 <HAL_GPIO_ReadPin>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	f040 80e8 	bne.w	80011ce <main+0x236>
				stato_data_logger=WAIT_FOR_OPEN_FILE;
 8000ffe:	4b76      	ldr	r3, [pc, #472]	; (80011d8 <main+0x240>)
 8001000:	2201      	movs	r2, #1
 8001002:	701a      	strb	r2, [r3, #0]
				acquisizioni=0;
 8001004:	4b77      	ldr	r3, [pc, #476]	; (80011e4 <main+0x24c>)
 8001006:	2200      	movs	r2, #0
 8001008:	601a      	str	r2, [r3, #0]
				contatore_campioni=0;
 800100a:	4b77      	ldr	r3, [pc, #476]	; (80011e8 <main+0x250>)
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
				fresult = f_mount(&fs, "/", 1);
 8001010:	2201      	movs	r2, #1
 8001012:	4976      	ldr	r1, [pc, #472]	; (80011ec <main+0x254>)
 8001014:	4876      	ldr	r0, [pc, #472]	; (80011f0 <main+0x258>)
 8001016:	f00b fdd1 	bl	800cbbc <f_mount>
 800101a:	4603      	mov	r3, r0
 800101c:	461a      	mov	r2, r3
 800101e:	4b75      	ldr	r3, [pc, #468]	; (80011f4 <main+0x25c>)
 8001020:	701a      	strb	r2, [r3, #0]
				if (fresult != FR_OK) send_uart ("ERROR!!! in mounting SD CARD...\n\n");
 8001022:	4b74      	ldr	r3, [pc, #464]	; (80011f4 <main+0x25c>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d003      	beq.n	8001032 <main+0x9a>
 800102a:	4873      	ldr	r0, [pc, #460]	; (80011f8 <main+0x260>)
 800102c:	f7ff ff9c 	bl	8000f68 <send_uart>
 8001030:	e002      	b.n	8001038 <main+0xa0>
				else send_uart("SD CARD mounted successfully...\n\n");
 8001032:	4872      	ldr	r0, [pc, #456]	; (80011fc <main+0x264>)
 8001034:	f7ff ff98 	bl	8000f68 <send_uart>
				//				lsm6dso_reset_set(&(pObj->Ctx),1);

//				HAL_I2C_Mem_Write(&hi2c1,0x57 , 0x12, 0, reset, 1, 100);

				if (IKS01A3_MOTION_SENSOR_Init(IKS01A3_LSM6DSO_0, MOTION_ACCELERO)==HAL_OK){
 8001038:	2102      	movs	r1, #2
 800103a:	2000      	movs	r0, #0
 800103c:	f005 f932 	bl	80062a4 <IKS01A3_MOTION_SENSOR_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	f040 80c3 	bne.w	80011ce <main+0x236>
					IKS01A3_MOTION_SENSOR_SetOutputDataRate(IKS01A3_LSM6DSO_0, MOTION_ACCELERO, 3332);
 8001048:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8001200 <main+0x268>
 800104c:	2102      	movs	r1, #2
 800104e:	2000      	movs	r0, #0
 8001050:	f005 fb58 	bl	8006704 <IKS01A3_MOTION_SENSOR_SetOutputDataRate>
					IKS01A3_MOTION_SENSOR_Enable(IKS01A3_LSM6DSO_0, MOTION_ACCELERO);
 8001054:	2102      	movs	r1, #2
 8001056:	2000      	movs	r0, #0
 8001058:	f005 fa48 	bl	80064ec <IKS01A3_MOTION_SENSOR_Enable>
					IKS01A3_MOTION_SENSOR_GetOutputDataRate(IKS01A3_LSM6DSO_0, MOTION_ACCELERO, &result);
 800105c:	4a69      	ldr	r2, [pc, #420]	; (8001204 <main+0x26c>)
 800105e:	2102      	movs	r1, #2
 8001060:	2000      	movs	r0, #0
 8001062:	f005 fb0b 	bl	800667c <IKS01A3_MOTION_SENSOR_GetOutputDataRate>
				}
			}
			break;
 8001066:	e0b2      	b.n	80011ce <main+0x236>

		case WAIT_FOR_OPEN_FILE:
			//			HAL_Delay(10);
			acquisizioni++;
 8001068:	4b5e      	ldr	r3, [pc, #376]	; (80011e4 <main+0x24c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	3301      	adds	r3, #1
 800106e:	4a5d      	ldr	r2, [pc, #372]	; (80011e4 <main+0x24c>)
 8001070:	6013      	str	r3, [r2, #0]
			sprintf(nome_file, "acqusizione_%d.csv ",acquisizioni);
 8001072:	4b5c      	ldr	r3, [pc, #368]	; (80011e4 <main+0x24c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	461a      	mov	r2, r3
 8001078:	4963      	ldr	r1, [pc, #396]	; (8001208 <main+0x270>)
 800107a:	4864      	ldr	r0, [pc, #400]	; (800120c <main+0x274>)
 800107c:	f00c fb40 	bl	800d700 <siprintf>
			fresult = f_open(&fil, nome_file, FA_CREATE_ALWAYS | FA_WRITE);
 8001080:	220a      	movs	r2, #10
 8001082:	4962      	ldr	r1, [pc, #392]	; (800120c <main+0x274>)
 8001084:	4862      	ldr	r0, [pc, #392]	; (8001210 <main+0x278>)
 8001086:	f00b fddf 	bl	800cc48 <f_open>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	4b59      	ldr	r3, [pc, #356]	; (80011f4 <main+0x25c>)
 8001090:	701a      	strb	r2, [r3, #0]
			send_uart("file creato");
 8001092:	4860      	ldr	r0, [pc, #384]	; (8001214 <main+0x27c>)
 8001094:	f7ff ff68 	bl	8000f68 <send_uart>
			sprintf((char *)buffer, "X[mg],Y[mg],Z[mg]\r\n");
 8001098:	495f      	ldr	r1, [pc, #380]	; (8001218 <main+0x280>)
 800109a:	4860      	ldr	r0, [pc, #384]	; (800121c <main+0x284>)
 800109c:	f00c fb30 	bl	800d700 <siprintf>
			fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
 80010a0:	485e      	ldr	r0, [pc, #376]	; (800121c <main+0x284>)
 80010a2:	f7ff ff49 	bl	8000f38 <bufsize>
 80010a6:	4603      	mov	r3, r0
 80010a8:	461a      	mov	r2, r3
 80010aa:	4b5d      	ldr	r3, [pc, #372]	; (8001220 <main+0x288>)
 80010ac:	495b      	ldr	r1, [pc, #364]	; (800121c <main+0x284>)
 80010ae:	4858      	ldr	r0, [pc, #352]	; (8001210 <main+0x278>)
 80010b0:	f00b ff96 	bl	800cfe0 <f_write>
 80010b4:	4603      	mov	r3, r0
 80010b6:	461a      	mov	r2, r3
 80010b8:	4b4e      	ldr	r3, [pc, #312]	; (80011f4 <main+0x25c>)
 80010ba:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim3);
 80010bc:	4859      	ldr	r0, [pc, #356]	; (8001224 <main+0x28c>)
 80010be:	f008 fb43 	bl	8009748 <HAL_TIM_Base_Start_IT>
			stato_data_logger=WAIT_FOR_STOP;
 80010c2:	4b45      	ldr	r3, [pc, #276]	; (80011d8 <main+0x240>)
 80010c4:	2202      	movs	r2, #2
 80010c6:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80010c8:	2201      	movs	r2, #1
 80010ca:	2120      	movs	r1, #32
 80010cc:	4856      	ldr	r0, [pc, #344]	; (8001228 <main+0x290>)
 80010ce:	f006 f997 	bl	8007400 <HAL_GPIO_WritePin>
			break;
 80010d2:	e07f      	b.n	80011d4 <main+0x23c>

		case WAIT_FOR_STOP:
			if(contatore_campioni>=DIM){
 80010d4:	4b44      	ldr	r3, [pc, #272]	; (80011e8 <main+0x250>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f641 3257 	movw	r2, #6999	; 0x1b57
 80010dc:	4293      	cmp	r3, r2
 80010de:	dd78      	ble.n	80011d2 <main+0x23a>
				HAL_TIM_Base_Stop_IT(&htim3);
 80010e0:	4850      	ldr	r0, [pc, #320]	; (8001224 <main+0x28c>)
 80010e2:	f008 fb93 	bl	800980c <HAL_TIM_Base_Stop_IT>
				contatore_campioni=0;
 80010e6:	4b40      	ldr	r3, [pc, #256]	; (80011e8 <main+0x250>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
				//				dimesione=true;
				stato_data_logger=WAIT_FOR_CLOSE_FILE;
 80010ec:	4b3a      	ldr	r3, [pc, #232]	; (80011d8 <main+0x240>)
 80010ee:	2203      	movs	r2, #3
 80010f0:	701a      	strb	r2, [r3, #0]
			//			if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)== GPIO_PIN_RESET){
			//				stato_data_logger=WAIT_FOR_CLOSE_FILE;
			//				HAL_TIM_Base_Stop_IT(&htim3);
			//			}

			break;
 80010f2:	e06e      	b.n	80011d2 <main+0x23a>

		case WAIT_FOR_CLOSE_FILE:{
			for(int i=0; i<DIM; i++){
 80010f4:	2300      	movs	r3, #0
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	e031      	b.n	800115e <main+0x1c6>
				sprintf((char *)buffer, "%ld,%ld,%ld\r\n",misure_accelerometro[i].x, misure_accelerometro[i].y, misure_accelerometro[i].z );
 80010fa:	494c      	ldr	r1, [pc, #304]	; (800122c <main+0x294>)
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	4613      	mov	r3, r2
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	4413      	add	r3, r2
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	440b      	add	r3, r1
 8001108:	6819      	ldr	r1, [r3, #0]
 800110a:	4848      	ldr	r0, [pc, #288]	; (800122c <main+0x294>)
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	4613      	mov	r3, r2
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	4413      	add	r3, r2
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	4403      	add	r3, r0
 8001118:	3304      	adds	r3, #4
 800111a:	6818      	ldr	r0, [r3, #0]
 800111c:	4c43      	ldr	r4, [pc, #268]	; (800122c <main+0x294>)
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	4613      	mov	r3, r2
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	4413      	add	r3, r2
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	4423      	add	r3, r4
 800112a:	3308      	adds	r3, #8
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	4603      	mov	r3, r0
 8001132:	460a      	mov	r2, r1
 8001134:	493e      	ldr	r1, [pc, #248]	; (8001230 <main+0x298>)
 8001136:	4839      	ldr	r0, [pc, #228]	; (800121c <main+0x284>)
 8001138:	f00c fae2 	bl	800d700 <siprintf>
				fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
 800113c:	4837      	ldr	r0, [pc, #220]	; (800121c <main+0x284>)
 800113e:	f7ff fefb 	bl	8000f38 <bufsize>
 8001142:	4603      	mov	r3, r0
 8001144:	461a      	mov	r2, r3
 8001146:	4b36      	ldr	r3, [pc, #216]	; (8001220 <main+0x288>)
 8001148:	4934      	ldr	r1, [pc, #208]	; (800121c <main+0x284>)
 800114a:	4831      	ldr	r0, [pc, #196]	; (8001210 <main+0x278>)
 800114c:	f00b ff48 	bl	800cfe0 <f_write>
 8001150:	4603      	mov	r3, r0
 8001152:	461a      	mov	r2, r3
 8001154:	4b27      	ldr	r3, [pc, #156]	; (80011f4 <main+0x25c>)
 8001156:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<DIM; i++){
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3301      	adds	r3, #1
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f641 3257 	movw	r2, #6999	; 0x1b57
 8001164:	4293      	cmp	r3, r2
 8001166:	ddc8      	ble.n	80010fa <main+0x162>
			}
			f_close(&fil);
 8001168:	4829      	ldr	r0, [pc, #164]	; (8001210 <main+0x278>)
 800116a:	f00c f94b 	bl	800d404 <f_close>
			f_sync(&fil);
 800116e:	4828      	ldr	r0, [pc, #160]	; (8001210 <main+0x278>)
 8001170:	f00c f8ca 	bl	800d308 <f_sync>
			if(acquisizioni<DIM_FINESTRA_BANCHI){
 8001174:	4b1b      	ldr	r3, [pc, #108]	; (80011e4 <main+0x24c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b09      	cmp	r3, #9
 800117a:	dc03      	bgt.n	8001184 <main+0x1ec>

				stato_data_logger=WAIT_FOR_OPEN_FILE;
 800117c:	4b16      	ldr	r3, [pc, #88]	; (80011d8 <main+0x240>)
 800117e:	2201      	movs	r2, #1
 8001180:	701a      	strb	r2, [r3, #0]
				stato_data_logger=WAIT_FOR_START;
		}



		break;
 8001182:	e027      	b.n	80011d4 <main+0x23c>
				acquisizioni=0;
 8001184:	4b17      	ldr	r3, [pc, #92]	; (80011e4 <main+0x24c>)
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
				fresult = f_mount(NULL, "/", 1);
 800118a:	2201      	movs	r2, #1
 800118c:	4917      	ldr	r1, [pc, #92]	; (80011ec <main+0x254>)
 800118e:	2000      	movs	r0, #0
 8001190:	f00b fd14 	bl	800cbbc <f_mount>
 8001194:	4603      	mov	r3, r0
 8001196:	461a      	mov	r2, r3
 8001198:	4b16      	ldr	r3, [pc, #88]	; (80011f4 <main+0x25c>)
 800119a:	701a      	strb	r2, [r3, #0]
				if (fresult == FR_OK)
 800119c:	4b15      	ldr	r3, [pc, #84]	; (80011f4 <main+0x25c>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d102      	bne.n	80011aa <main+0x212>
					send_uart ("SD CARD UNMOUNTED successfully...\n");
 80011a4:	4823      	ldr	r0, [pc, #140]	; (8001234 <main+0x29c>)
 80011a6:	f7ff fedf 	bl	8000f68 <send_uart>
				IKS01A3_MOTION_SENSOR_Disable(IKS01A3_LSM6DSO_0, MOTION_ACCELERO);
 80011aa:	2102      	movs	r1, #2
 80011ac:	2000      	movs	r0, #0
 80011ae:	f005 f9df 	bl	8006570 <IKS01A3_MOTION_SENSOR_Disable>
				IKS01A3_MOTION_SENSOR_DeInit(IKS01A3_LSM6DSO_0);
 80011b2:	2000      	movs	r0, #0
 80011b4:	f005 f972 	bl	800649c <IKS01A3_MOTION_SENSOR_DeInit>
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2120      	movs	r1, #32
 80011bc:	481a      	ldr	r0, [pc, #104]	; (8001228 <main+0x290>)
 80011be:	f006 f91f 	bl	8007400 <HAL_GPIO_WritePin>
				stato_data_logger=WAIT_FOR_START;
 80011c2:	4b05      	ldr	r3, [pc, #20]	; (80011d8 <main+0x240>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	701a      	strb	r2, [r3, #0]
		break;
 80011c8:	e004      	b.n	80011d4 <main+0x23c>
		}
		default:
			break;
 80011ca:	bf00      	nop
 80011cc:	e6fa      	b.n	8000fc4 <main+0x2c>
			break;
 80011ce:	bf00      	nop
 80011d0:	e6f8      	b.n	8000fc4 <main+0x2c>
			break;
 80011d2:	bf00      	nop
		HAL_IWDG_Refresh(&hiwdg);
 80011d4:	e6f6      	b.n	8000fc4 <main+0x2c>
 80011d6:	bf00      	nop
 80011d8:	20014ab6 	.word	0x20014ab6
 80011dc:	2000017c 	.word	0x2000017c
 80011e0:	40020800 	.word	0x40020800
 80011e4:	20014a90 	.word	0x20014a90
 80011e8:	20014a8c 	.word	0x20014a8c
 80011ec:	0800dff4 	.word	0x0800dff4
 80011f0:	20014ab8 	.word	0x20014ab8
 80011f4:	20016b20 	.word	0x20016b20
 80011f8:	0800dff8 	.word	0x0800dff8
 80011fc:	0800e01c 	.word	0x0800e01c
 8001200:	45504000 	.word	0x45504000
 8001204:	20014a94 	.word	0x20014a94
 8001208:	0800e040 	.word	0x0800e040
 800120c:	20014a98 	.word	0x20014a98
 8001210:	20015af0 	.word	0x20015af0
 8001214:	0800e054 	.word	0x0800e054
 8001218:	0800e060 	.word	0x0800e060
 800121c:	20016b28 	.word	0x20016b28
 8001220:	20016b24 	.word	0x20016b24
 8001224:	200001e0 	.word	0x200001e0
 8001228:	40020000 	.word	0x40020000
 800122c:	2000026c 	.word	0x2000026c
 8001230:	0800e074 	.word	0x0800e074
 8001234:	0800e084 	.word	0x0800e084

08001238 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b094      	sub	sp, #80	; 0x50
 800123c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800123e:	f107 0320 	add.w	r3, r7, #32
 8001242:	2230      	movs	r2, #48	; 0x30
 8001244:	2100      	movs	r1, #0
 8001246:	4618      	mov	r0, r3
 8001248:	f00c fa52 	bl	800d6f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	60da      	str	r2, [r3, #12]
 800125a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800125c:	2300      	movs	r3, #0
 800125e:	60bb      	str	r3, [r7, #8]
 8001260:	4b2a      	ldr	r3, [pc, #168]	; (800130c <SystemClock_Config+0xd4>)
 8001262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001264:	4a29      	ldr	r2, [pc, #164]	; (800130c <SystemClock_Config+0xd4>)
 8001266:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800126a:	6413      	str	r3, [r2, #64]	; 0x40
 800126c:	4b27      	ldr	r3, [pc, #156]	; (800130c <SystemClock_Config+0xd4>)
 800126e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001270:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001274:	60bb      	str	r3, [r7, #8]
 8001276:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001278:	2300      	movs	r3, #0
 800127a:	607b      	str	r3, [r7, #4]
 800127c:	4b24      	ldr	r3, [pc, #144]	; (8001310 <SystemClock_Config+0xd8>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001284:	4a22      	ldr	r2, [pc, #136]	; (8001310 <SystemClock_Config+0xd8>)
 8001286:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800128a:	6013      	str	r3, [r2, #0]
 800128c:	4b20      	ldr	r3, [pc, #128]	; (8001310 <SystemClock_Config+0xd8>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001298:	230a      	movs	r3, #10
 800129a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800129c:	2301      	movs	r3, #1
 800129e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012a0:	2310      	movs	r3, #16
 80012a2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80012a4:	2301      	movs	r3, #1
 80012a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012a8:	2302      	movs	r3, #2
 80012aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012ac:	2300      	movs	r3, #0
 80012ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80012b0:	2310      	movs	r3, #16
 80012b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012b4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80012ba:	2304      	movs	r3, #4
 80012bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80012be:	2307      	movs	r3, #7
 80012c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c2:	f107 0320 	add.w	r3, r7, #32
 80012c6:	4618      	mov	r0, r3
 80012c8:	f007 f924 	bl	8008514 <HAL_RCC_OscConfig>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80012d2:	f000 f955 	bl	8001580 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012d6:	230f      	movs	r3, #15
 80012d8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012da:	2302      	movs	r3, #2
 80012dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012de:	2300      	movs	r3, #0
 80012e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012e8:	2300      	movs	r3, #0
 80012ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012ec:	f107 030c 	add.w	r3, r7, #12
 80012f0:	2102      	movs	r1, #2
 80012f2:	4618      	mov	r0, r3
 80012f4:	f007 fb86 	bl	8008a04 <HAL_RCC_ClockConfig>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80012fe:	f000 f93f 	bl	8001580 <Error_Handler>
  }
}
 8001302:	bf00      	nop
 8001304:	3750      	adds	r7, #80	; 0x50
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40023800 	.word	0x40023800
 8001310:	40007000 	.word	0x40007000

08001314 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001318:	4b09      	ldr	r3, [pc, #36]	; (8001340 <MX_IWDG_Init+0x2c>)
 800131a:	4a0a      	ldr	r2, [pc, #40]	; (8001344 <MX_IWDG_Init+0x30>)
 800131c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 800131e:	4b08      	ldr	r3, [pc, #32]	; (8001340 <MX_IWDG_Init+0x2c>)
 8001320:	2203      	movs	r2, #3
 8001322:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2999;
 8001324:	4b06      	ldr	r3, [pc, #24]	; (8001340 <MX_IWDG_Init+0x2c>)
 8001326:	f640 32b7 	movw	r2, #2999	; 0xbb7
 800132a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800132c:	4804      	ldr	r0, [pc, #16]	; (8001340 <MX_IWDG_Init+0x2c>)
 800132e:	f007 f89e 	bl	800846e <HAL_IWDG_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001338:	f000 f922 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	2000017c 	.word	0x2000017c
 8001344:	40003000 	.word	0x40003000

08001348 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800134c:	4b17      	ldr	r3, [pc, #92]	; (80013ac <MX_SPI1_Init+0x64>)
 800134e:	4a18      	ldr	r2, [pc, #96]	; (80013b0 <MX_SPI1_Init+0x68>)
 8001350:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001352:	4b16      	ldr	r3, [pc, #88]	; (80013ac <MX_SPI1_Init+0x64>)
 8001354:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001358:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800135a:	4b14      	ldr	r3, [pc, #80]	; (80013ac <MX_SPI1_Init+0x64>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001360:	4b12      	ldr	r3, [pc, #72]	; (80013ac <MX_SPI1_Init+0x64>)
 8001362:	2200      	movs	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001366:	4b11      	ldr	r3, [pc, #68]	; (80013ac <MX_SPI1_Init+0x64>)
 8001368:	2200      	movs	r2, #0
 800136a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800136c:	4b0f      	ldr	r3, [pc, #60]	; (80013ac <MX_SPI1_Init+0x64>)
 800136e:	2200      	movs	r2, #0
 8001370:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001372:	4b0e      	ldr	r3, [pc, #56]	; (80013ac <MX_SPI1_Init+0x64>)
 8001374:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001378:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800137a:	4b0c      	ldr	r3, [pc, #48]	; (80013ac <MX_SPI1_Init+0x64>)
 800137c:	2230      	movs	r2, #48	; 0x30
 800137e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001380:	4b0a      	ldr	r3, [pc, #40]	; (80013ac <MX_SPI1_Init+0x64>)
 8001382:	2200      	movs	r2, #0
 8001384:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001386:	4b09      	ldr	r3, [pc, #36]	; (80013ac <MX_SPI1_Init+0x64>)
 8001388:	2200      	movs	r2, #0
 800138a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800138c:	4b07      	ldr	r3, [pc, #28]	; (80013ac <MX_SPI1_Init+0x64>)
 800138e:	2200      	movs	r2, #0
 8001390:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001392:	4b06      	ldr	r3, [pc, #24]	; (80013ac <MX_SPI1_Init+0x64>)
 8001394:	220a      	movs	r2, #10
 8001396:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001398:	4804      	ldr	r0, [pc, #16]	; (80013ac <MX_SPI1_Init+0x64>)
 800139a:	f007 fd53 	bl	8008e44 <HAL_SPI_Init>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013a4:	f000 f8ec 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013a8:	bf00      	nop
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20000188 	.word	0x20000188
 80013b0:	40013000 	.word	0x40013000

080013b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ba:	f107 0308 	add.w	r3, r7, #8
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c8:	463b      	mov	r3, r7
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013d0:	4b1d      	ldr	r3, [pc, #116]	; (8001448 <MX_TIM3_Init+0x94>)
 80013d2:	4a1e      	ldr	r2, [pc, #120]	; (800144c <MX_TIM3_Init+0x98>)
 80013d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84;
 80013d6:	4b1c      	ldr	r3, [pc, #112]	; (8001448 <MX_TIM3_Init+0x94>)
 80013d8:	2254      	movs	r2, #84	; 0x54
 80013da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013dc:	4b1a      	ldr	r3, [pc, #104]	; (8001448 <MX_TIM3_Init+0x94>)
 80013de:	2200      	movs	r2, #0
 80013e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80013e2:	4b19      	ldr	r3, [pc, #100]	; (8001448 <MX_TIM3_Init+0x94>)
 80013e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013e8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ea:	4b17      	ldr	r3, [pc, #92]	; (8001448 <MX_TIM3_Init+0x94>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f0:	4b15      	ldr	r3, [pc, #84]	; (8001448 <MX_TIM3_Init+0x94>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013f6:	4814      	ldr	r0, [pc, #80]	; (8001448 <MX_TIM3_Init+0x94>)
 80013f8:	f008 f956 	bl	80096a8 <HAL_TIM_Base_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001402:	f000 f8bd 	bl	8001580 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001406:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800140a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800140c:	f107 0308 	add.w	r3, r7, #8
 8001410:	4619      	mov	r1, r3
 8001412:	480d      	ldr	r0, [pc, #52]	; (8001448 <MX_TIM3_Init+0x94>)
 8001414:	f008 fb31 	bl	8009a7a <HAL_TIM_ConfigClockSource>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800141e:	f000 f8af 	bl	8001580 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001422:	2300      	movs	r3, #0
 8001424:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001426:	2300      	movs	r3, #0
 8001428:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800142a:	463b      	mov	r3, r7
 800142c:	4619      	mov	r1, r3
 800142e:	4806      	ldr	r0, [pc, #24]	; (8001448 <MX_TIM3_Init+0x94>)
 8001430:	f008 fd36 	bl	8009ea0 <HAL_TIMEx_MasterConfigSynchronization>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800143a:	f000 f8a1 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800143e:	bf00      	nop
 8001440:	3718      	adds	r7, #24
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	200001e0 	.word	0x200001e0
 800144c:	40000400 	.word	0x40000400

08001450 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001456:	4a12      	ldr	r2, [pc, #72]	; (80014a0 <MX_USART2_UART_Init+0x50>)
 8001458:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800145a:	4b10      	ldr	r3, [pc, #64]	; (800149c <MX_USART2_UART_Init+0x4c>)
 800145c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001460:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001462:	4b0e      	ldr	r3, [pc, #56]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <MX_USART2_UART_Init+0x4c>)
 800146a:	2200      	movs	r2, #0
 800146c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800146e:	4b0b      	ldr	r3, [pc, #44]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001470:	2200      	movs	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001474:	4b09      	ldr	r3, [pc, #36]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001476:	220c      	movs	r2, #12
 8001478:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800147a:	4b08      	ldr	r3, [pc, #32]	; (800149c <MX_USART2_UART_Init+0x4c>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001482:	2200      	movs	r2, #0
 8001484:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001486:	4805      	ldr	r0, [pc, #20]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001488:	f008 fd8c 	bl	8009fa4 <HAL_UART_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001492:	f000 f875 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000228 	.word	0x20000228
 80014a0:	40004400 	.word	0x40004400

080014a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08a      	sub	sp, #40	; 0x28
 80014a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014aa:	f107 0314 	add.w	r3, r7, #20
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
 80014b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	613b      	str	r3, [r7, #16]
 80014be:	4b2d      	ldr	r3, [pc, #180]	; (8001574 <MX_GPIO_Init+0xd0>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	4a2c      	ldr	r2, [pc, #176]	; (8001574 <MX_GPIO_Init+0xd0>)
 80014c4:	f043 0304 	orr.w	r3, r3, #4
 80014c8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ca:	4b2a      	ldr	r3, [pc, #168]	; (8001574 <MX_GPIO_Init+0xd0>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	f003 0304 	and.w	r3, r3, #4
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]
 80014da:	4b26      	ldr	r3, [pc, #152]	; (8001574 <MX_GPIO_Init+0xd0>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	4a25      	ldr	r2, [pc, #148]	; (8001574 <MX_GPIO_Init+0xd0>)
 80014e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014e4:	6313      	str	r3, [r2, #48]	; 0x30
 80014e6:	4b23      	ldr	r3, [pc, #140]	; (8001574 <MX_GPIO_Init+0xd0>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
 80014f6:	4b1f      	ldr	r3, [pc, #124]	; (8001574 <MX_GPIO_Init+0xd0>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	4a1e      	ldr	r2, [pc, #120]	; (8001574 <MX_GPIO_Init+0xd0>)
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	6313      	str	r3, [r2, #48]	; 0x30
 8001502:	4b1c      	ldr	r3, [pc, #112]	; (8001574 <MX_GPIO_Init+0xd0>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	60bb      	str	r3, [r7, #8]
 800150c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	607b      	str	r3, [r7, #4]
 8001512:	4b18      	ldr	r3, [pc, #96]	; (8001574 <MX_GPIO_Init+0xd0>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	4a17      	ldr	r2, [pc, #92]	; (8001574 <MX_GPIO_Init+0xd0>)
 8001518:	f043 0302 	orr.w	r3, r3, #2
 800151c:	6313      	str	r3, [r2, #48]	; 0x30
 800151e:	4b15      	ldr	r3, [pc, #84]	; (8001574 <MX_GPIO_Init+0xd0>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	607b      	str	r3, [r7, #4]
 8001528:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SD_CS_Pin|LD2_Pin, GPIO_PIN_RESET);
 800152a:	2200      	movs	r2, #0
 800152c:	2130      	movs	r1, #48	; 0x30
 800152e:	4812      	ldr	r0, [pc, #72]	; (8001578 <MX_GPIO_Init+0xd4>)
 8001530:	f005 ff66 	bl	8007400 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001534:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001538:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800153a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800153e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4619      	mov	r1, r3
 800154a:	480c      	ldr	r0, [pc, #48]	; (800157c <MX_GPIO_Init+0xd8>)
 800154c:	f005 fcd8 	bl	8006f00 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin LD2_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|LD2_Pin;
 8001550:	2330      	movs	r3, #48	; 0x30
 8001552:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001554:	2301      	movs	r3, #1
 8001556:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155c:	2300      	movs	r3, #0
 800155e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	4619      	mov	r1, r3
 8001566:	4804      	ldr	r0, [pc, #16]	; (8001578 <MX_GPIO_Init+0xd4>)
 8001568:	f005 fcca 	bl	8006f00 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800156c:	bf00      	nop
 800156e:	3728      	adds	r7, #40	; 0x28
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40023800 	.word	0x40023800
 8001578:	40020000 	.word	0x40020000
 800157c:	40020800 	.word	0x40020800

08001580 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001584:	b672      	cpsid	i
}
 8001586:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001588:	e7fe      	b.n	8001588 <Error_Handler+0x8>
	...

0800158c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	607b      	str	r3, [r7, #4]
 8001596:	4b10      	ldr	r3, [pc, #64]	; (80015d8 <HAL_MspInit+0x4c>)
 8001598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800159a:	4a0f      	ldr	r2, [pc, #60]	; (80015d8 <HAL_MspInit+0x4c>)
 800159c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015a0:	6453      	str	r3, [r2, #68]	; 0x44
 80015a2:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <HAL_MspInit+0x4c>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015aa:	607b      	str	r3, [r7, #4]
 80015ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	603b      	str	r3, [r7, #0]
 80015b2:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <HAL_MspInit+0x4c>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b6:	4a08      	ldr	r2, [pc, #32]	; (80015d8 <HAL_MspInit+0x4c>)
 80015b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015bc:	6413      	str	r3, [r2, #64]	; 0x40
 80015be:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <HAL_MspInit+0x4c>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c6:	603b      	str	r3, [r7, #0]
 80015c8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015ca:	2007      	movs	r0, #7
 80015cc:	f005 fc56 	bl	8006e7c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40023800 	.word	0x40023800

080015dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08a      	sub	sp, #40	; 0x28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a28      	ldr	r2, [pc, #160]	; (800169c <HAL_SPI_MspInit+0xc0>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d149      	bne.n	8001692 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
 8001602:	4b27      	ldr	r3, [pc, #156]	; (80016a0 <HAL_SPI_MspInit+0xc4>)
 8001604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001606:	4a26      	ldr	r2, [pc, #152]	; (80016a0 <HAL_SPI_MspInit+0xc4>)
 8001608:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800160c:	6453      	str	r3, [r2, #68]	; 0x44
 800160e:	4b24      	ldr	r3, [pc, #144]	; (80016a0 <HAL_SPI_MspInit+0xc4>)
 8001610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001612:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001616:	613b      	str	r3, [r7, #16]
 8001618:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	4b20      	ldr	r3, [pc, #128]	; (80016a0 <HAL_SPI_MspInit+0xc4>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	4a1f      	ldr	r2, [pc, #124]	; (80016a0 <HAL_SPI_MspInit+0xc4>)
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	6313      	str	r3, [r2, #48]	; 0x30
 800162a:	4b1d      	ldr	r3, [pc, #116]	; (80016a0 <HAL_SPI_MspInit+0xc4>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	f003 0301 	and.w	r3, r3, #1
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001636:	2300      	movs	r3, #0
 8001638:	60bb      	str	r3, [r7, #8]
 800163a:	4b19      	ldr	r3, [pc, #100]	; (80016a0 <HAL_SPI_MspInit+0xc4>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163e:	4a18      	ldr	r2, [pc, #96]	; (80016a0 <HAL_SPI_MspInit+0xc4>)
 8001640:	f043 0302 	orr.w	r3, r3, #2
 8001644:	6313      	str	r3, [r2, #48]	; 0x30
 8001646:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <HAL_SPI_MspInit+0xc4>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	f003 0302 	and.w	r3, r3, #2
 800164e:	60bb      	str	r3, [r7, #8]
 8001650:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001652:	23c0      	movs	r3, #192	; 0xc0
 8001654:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001656:	2302      	movs	r3, #2
 8001658:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165a:	2300      	movs	r3, #0
 800165c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800165e:	2303      	movs	r3, #3
 8001660:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001662:	2305      	movs	r3, #5
 8001664:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4619      	mov	r1, r3
 800166c:	480d      	ldr	r0, [pc, #52]	; (80016a4 <HAL_SPI_MspInit+0xc8>)
 800166e:	f005 fc47 	bl	8006f00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001672:	2308      	movs	r3, #8
 8001674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001676:	2302      	movs	r3, #2
 8001678:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800167e:	2303      	movs	r3, #3
 8001680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001682:	2305      	movs	r3, #5
 8001684:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001686:	f107 0314 	add.w	r3, r7, #20
 800168a:	4619      	mov	r1, r3
 800168c:	4806      	ldr	r0, [pc, #24]	; (80016a8 <HAL_SPI_MspInit+0xcc>)
 800168e:	f005 fc37 	bl	8006f00 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001692:	bf00      	nop
 8001694:	3728      	adds	r7, #40	; 0x28
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40013000 	.word	0x40013000
 80016a0:	40023800 	.word	0x40023800
 80016a4:	40020000 	.word	0x40020000
 80016a8:	40020400 	.word	0x40020400

080016ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a0e      	ldr	r2, [pc, #56]	; (80016f4 <HAL_TIM_Base_MspInit+0x48>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d115      	bne.n	80016ea <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	4b0d      	ldr	r3, [pc, #52]	; (80016f8 <HAL_TIM_Base_MspInit+0x4c>)
 80016c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c6:	4a0c      	ldr	r2, [pc, #48]	; (80016f8 <HAL_TIM_Base_MspInit+0x4c>)
 80016c8:	f043 0302 	orr.w	r3, r3, #2
 80016cc:	6413      	str	r3, [r2, #64]	; 0x40
 80016ce:	4b0a      	ldr	r3, [pc, #40]	; (80016f8 <HAL_TIM_Base_MspInit+0x4c>)
 80016d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80016da:	2200      	movs	r2, #0
 80016dc:	2100      	movs	r1, #0
 80016de:	201d      	movs	r0, #29
 80016e0:	f005 fbd7 	bl	8006e92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80016e4:	201d      	movs	r0, #29
 80016e6:	f005 fbf0 	bl	8006eca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80016ea:	bf00      	nop
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40000400 	.word	0x40000400
 80016f8:	40023800 	.word	0x40023800

080016fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08a      	sub	sp, #40	; 0x28
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001704:	f107 0314 	add.w	r3, r7, #20
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]
 8001710:	60da      	str	r2, [r3, #12]
 8001712:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a19      	ldr	r2, [pc, #100]	; (8001780 <HAL_UART_MspInit+0x84>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d12b      	bne.n	8001776 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	613b      	str	r3, [r7, #16]
 8001722:	4b18      	ldr	r3, [pc, #96]	; (8001784 <HAL_UART_MspInit+0x88>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001726:	4a17      	ldr	r2, [pc, #92]	; (8001784 <HAL_UART_MspInit+0x88>)
 8001728:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800172c:	6413      	str	r3, [r2, #64]	; 0x40
 800172e:	4b15      	ldr	r3, [pc, #84]	; (8001784 <HAL_UART_MspInit+0x88>)
 8001730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001736:	613b      	str	r3, [r7, #16]
 8001738:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	4b11      	ldr	r3, [pc, #68]	; (8001784 <HAL_UART_MspInit+0x88>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4a10      	ldr	r2, [pc, #64]	; (8001784 <HAL_UART_MspInit+0x88>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <HAL_UART_MspInit+0x88>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001756:	230c      	movs	r3, #12
 8001758:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175a:	2302      	movs	r3, #2
 800175c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001762:	2300      	movs	r3, #0
 8001764:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001766:	2307      	movs	r3, #7
 8001768:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176a:	f107 0314 	add.w	r3, r7, #20
 800176e:	4619      	mov	r1, r3
 8001770:	4805      	ldr	r0, [pc, #20]	; (8001788 <HAL_UART_MspInit+0x8c>)
 8001772:	f005 fbc5 	bl	8006f00 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001776:	bf00      	nop
 8001778:	3728      	adds	r7, #40	; 0x28
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40004400 	.word	0x40004400
 8001784:	40023800 	.word	0x40023800
 8001788:	40020000 	.word	0x40020000

0800178c <SDTimer_Handler>:

/* External variables --------------------------------------------------------*/
extern TIM_HandleTypeDef htim3;
/* USER CODE BEGIN EV */
void SDTimer_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8001790:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <SDTimer_Handler+0x40>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b00      	cmp	r3, #0
 8001798:	d006      	beq.n	80017a8 <SDTimer_Handler+0x1c>
    Timer1--;
 800179a:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <SDTimer_Handler+0x40>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	3b01      	subs	r3, #1
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	4b09      	ldr	r3, [pc, #36]	; (80017cc <SDTimer_Handler+0x40>)
 80017a6:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 80017a8:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <SDTimer_Handler+0x44>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d006      	beq.n	80017c0 <SDTimer_Handler+0x34>
    Timer2--;
 80017b2:	4b07      	ldr	r3, [pc, #28]	; (80017d0 <SDTimer_Handler+0x44>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	3b01      	subs	r3, #1
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	4b04      	ldr	r3, [pc, #16]	; (80017d0 <SDTimer_Handler+0x44>)
 80017be:	701a      	strb	r2, [r3, #0]
}
 80017c0:	bf00      	nop
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	20016d29 	.word	0x20016d29
 80017d0:	20016d2a 	.word	0x20016d2a

080017d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017d8:	e7fe      	b.n	80017d8 <NMI_Handler+0x4>

080017da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017da:	b480      	push	{r7}
 80017dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017de:	e7fe      	b.n	80017de <HardFault_Handler+0x4>

080017e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e4:	e7fe      	b.n	80017e4 <MemManage_Handler+0x4>

080017e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ea:	e7fe      	b.n	80017ea <BusFault_Handler+0x4>

080017ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <UsageFault_Handler+0x4>

080017f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	  FatFsCnt++;
 8001820:	4b0a      	ldr	r3, [pc, #40]	; (800184c <SysTick_Handler+0x30>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	3301      	adds	r3, #1
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4b08      	ldr	r3, [pc, #32]	; (800184c <SysTick_Handler+0x30>)
 800182c:	701a      	strb	r2, [r3, #0]
	  if(FatFsCnt >= 10)
 800182e:	4b07      	ldr	r3, [pc, #28]	; (800184c <SysTick_Handler+0x30>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	b2db      	uxtb	r3, r3
 8001834:	2b09      	cmp	r3, #9
 8001836:	d904      	bls.n	8001842 <SysTick_Handler+0x26>
	  {
	    FatFsCnt = 0;
 8001838:	4b04      	ldr	r3, [pc, #16]	; (800184c <SysTick_Handler+0x30>)
 800183a:	2200      	movs	r2, #0
 800183c:	701a      	strb	r2, [r3, #0]
	    SDTimer_Handler();
 800183e:	f7ff ffa5 	bl	800178c <SDTimer_Handler>
	  }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001842:	f005 fa07 	bl	8006c54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20016d28 	.word	0x20016d28

08001850 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001854:	480a      	ldr	r0, [pc, #40]	; (8001880 <TIM3_IRQHandler+0x30>)
 8001856:	f008 f808 	bl	800986a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  IKS01A3_MOTION_SENSOR_GetAxes(IKS01A3_LSM6DSO_0, MOTION_ACCELERO, &misure_accelerometro[contatore_campioni++]);
 800185a:	4b0a      	ldr	r3, [pc, #40]	; (8001884 <TIM3_IRQHandler+0x34>)
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	1c53      	adds	r3, r2, #1
 8001860:	4908      	ldr	r1, [pc, #32]	; (8001884 <TIM3_IRQHandler+0x34>)
 8001862:	600b      	str	r3, [r1, #0]
 8001864:	4613      	mov	r3, r2
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	4413      	add	r3, r2
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	4a06      	ldr	r2, [pc, #24]	; (8001888 <TIM3_IRQHandler+0x38>)
 800186e:	4413      	add	r3, r2
 8001870:	461a      	mov	r2, r3
 8001872:	2102      	movs	r1, #2
 8001874:	2000      	movs	r0, #0
 8001876:	f004 febd 	bl	80065f4 <IKS01A3_MOTION_SENSOR_GetAxes>
//  sprintf((char *)buffer, "%ld,%ld,%ld\r\n",misure_accelerometro.x, misure_accelerometro.y, misure_accelerometro.z );
//  fresult = f_write(&fil, buffer, bufsize(buffer), &bw);

  /* USER CODE END TIM3_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200001e0 	.word	0x200001e0
 8001884:	20014a8c 	.word	0x20014a8c
 8001888:	2000026c 	.word	0x2000026c

0800188c <BSP_I2C1_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C1_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8001892:	2300      	movs	r3, #0
 8001894:	607b      	str	r3, [r7, #4]

  hi2c1.Instance  = I2C1;
 8001896:	4b13      	ldr	r3, [pc, #76]	; (80018e4 <BSP_I2C1_Init+0x58>)
 8001898:	4a13      	ldr	r2, [pc, #76]	; (80018e8 <BSP_I2C1_Init+0x5c>)
 800189a:	601a      	str	r2, [r3, #0]

  if(I2C1InitCounter++ == 0)
 800189c:	4b13      	ldr	r3, [pc, #76]	; (80018ec <BSP_I2C1_Init+0x60>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	1c5a      	adds	r2, r3, #1
 80018a2:	4912      	ldr	r1, [pc, #72]	; (80018ec <BSP_I2C1_Init+0x60>)
 80018a4:	600a      	str	r2, [r1, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d117      	bne.n	80018da <BSP_I2C1_Init+0x4e>
  {
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 80018aa:	480e      	ldr	r0, [pc, #56]	; (80018e4 <BSP_I2C1_Init+0x58>)
 80018ac:	f006 fa6a 	bl	8007d84 <HAL_I2C_GetState>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d111      	bne.n	80018da <BSP_I2C1_Init+0x4e>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C1_MspInit(&hi2c1);
 80018b6:	480b      	ldr	r0, [pc, #44]	; (80018e4 <BSP_I2C1_Init+0x58>)
 80018b8:	f000 f8e2 	bl	8001a80 <I2C1_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d10b      	bne.n	80018da <BSP_I2C1_Init+0x4e>
      {
        /* Init the I2C */
        if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 80018c2:	4808      	ldr	r0, [pc, #32]	; (80018e4 <BSP_I2C1_Init+0x58>)
 80018c4:	f000 f8a8 	bl	8001a18 <MX_I2C1_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d003      	beq.n	80018d6 <BSP_I2C1_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 80018ce:	f06f 0307 	mvn.w	r3, #7
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	e001      	b.n	80018da <BSP_I2C1_Init+0x4e>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 80018d6:	2300      	movs	r3, #0
 80018d8:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 80018da:	687b      	ldr	r3, [r7, #4]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	20016d2c 	.word	0x20016d2c
 80018e8:	40005400 	.word	0x40005400
 80018ec:	20016d80 	.word	0x20016d80

080018f0 <BSP_I2C1_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C1_DeInit(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80018f6:	2300      	movs	r3, #0
 80018f8:	607b      	str	r3, [r7, #4]

  if (I2C1InitCounter > 0)
 80018fa:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <BSP_I2C1_DeInit+0x48>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d014      	beq.n	800192c <BSP_I2C1_DeInit+0x3c>
  {
    if (--I2C1InitCounter == 0)
 8001902:	4b0d      	ldr	r3, [pc, #52]	; (8001938 <BSP_I2C1_DeInit+0x48>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	3b01      	subs	r3, #1
 8001908:	4a0b      	ldr	r2, [pc, #44]	; (8001938 <BSP_I2C1_DeInit+0x48>)
 800190a:	6013      	str	r3, [r2, #0]
 800190c:	4b0a      	ldr	r3, [pc, #40]	; (8001938 <BSP_I2C1_DeInit+0x48>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d10b      	bne.n	800192c <BSP_I2C1_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C1_MspDeInit(&hi2c1);
 8001914:	4809      	ldr	r0, [pc, #36]	; (800193c <BSP_I2C1_DeInit+0x4c>)
 8001916:	f000 f8fd 	bl	8001b14 <I2C1_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c1) != HAL_OK)
 800191a:	4808      	ldr	r0, [pc, #32]	; (800193c <BSP_I2C1_DeInit+0x4c>)
 800191c:	f005 fece 	bl	80076bc <HAL_I2C_DeInit>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d002      	beq.n	800192c <BSP_I2C1_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8001926:	f06f 0307 	mvn.w	r3, #7
 800192a:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 800192c:	687b      	ldr	r3, [r7, #4]
}
 800192e:	4618      	mov	r0, r3
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20016d80 	.word	0x20016d80
 800193c:	20016d2c 	.word	0x20016d2c

08001940 <BSP_I2C1_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08a      	sub	sp, #40	; 0x28
 8001944:	af04      	add	r7, sp, #16
 8001946:	60ba      	str	r2, [r7, #8]
 8001948:	461a      	mov	r2, r3
 800194a:	4603      	mov	r3, r0
 800194c:	81fb      	strh	r3, [r7, #14]
 800194e:	460b      	mov	r3, r1
 8001950:	81bb      	strh	r3, [r7, #12]
 8001952:	4613      	mov	r3, r2
 8001954:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 800195a:	89ba      	ldrh	r2, [r7, #12]
 800195c:	89f9      	ldrh	r1, [r7, #14]
 800195e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001962:	9302      	str	r3, [sp, #8]
 8001964:	88fb      	ldrh	r3, [r7, #6]
 8001966:	9301      	str	r3, [sp, #4]
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	2301      	movs	r3, #1
 800196e:	480c      	ldr	r0, [pc, #48]	; (80019a0 <BSP_I2C1_WriteReg+0x60>)
 8001970:	f005 fee8 	bl	8007744 <HAL_I2C_Mem_Write>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d00c      	beq.n	8001994 <BSP_I2C1_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 800197a:	4809      	ldr	r0, [pc, #36]	; (80019a0 <BSP_I2C1_WriteReg+0x60>)
 800197c:	f006 fa10 	bl	8007da0 <HAL_I2C_GetError>
 8001980:	4603      	mov	r3, r0
 8001982:	2b04      	cmp	r3, #4
 8001984:	d103      	bne.n	800198e <BSP_I2C1_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001986:	f06f 0365 	mvn.w	r3, #101	; 0x65
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	e002      	b.n	8001994 <BSP_I2C1_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800198e:	f06f 0303 	mvn.w	r3, #3
 8001992:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001994:	697b      	ldr	r3, [r7, #20]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3718      	adds	r7, #24
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20016d2c 	.word	0x20016d2c

080019a4 <BSP_I2C1_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08a      	sub	sp, #40	; 0x28
 80019a8:	af04      	add	r7, sp, #16
 80019aa:	60ba      	str	r2, [r7, #8]
 80019ac:	461a      	mov	r2, r3
 80019ae:	4603      	mov	r3, r0
 80019b0:	81fb      	strh	r3, [r7, #14]
 80019b2:	460b      	mov	r3, r1
 80019b4:	81bb      	strh	r3, [r7, #12]
 80019b6:	4613      	mov	r3, r2
 80019b8:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80019ba:	2300      	movs	r3, #0
 80019bc:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 80019be:	89ba      	ldrh	r2, [r7, #12]
 80019c0:	89f9      	ldrh	r1, [r7, #14]
 80019c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019c6:	9302      	str	r3, [sp, #8]
 80019c8:	88fb      	ldrh	r3, [r7, #6]
 80019ca:	9301      	str	r3, [sp, #4]
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	9300      	str	r3, [sp, #0]
 80019d0:	2301      	movs	r3, #1
 80019d2:	480c      	ldr	r0, [pc, #48]	; (8001a04 <BSP_I2C1_ReadReg+0x60>)
 80019d4:	f005 ffb0 	bl	8007938 <HAL_I2C_Mem_Read>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d00c      	beq.n	80019f8 <BSP_I2C1_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 80019de:	4809      	ldr	r0, [pc, #36]	; (8001a04 <BSP_I2C1_ReadReg+0x60>)
 80019e0:	f006 f9de 	bl	8007da0 <HAL_I2C_GetError>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	d103      	bne.n	80019f2 <BSP_I2C1_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80019ea:	f06f 0365 	mvn.w	r3, #101	; 0x65
 80019ee:	617b      	str	r3, [r7, #20]
 80019f0:	e002      	b.n	80019f8 <BSP_I2C1_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80019f2:	f06f 0303 	mvn.w	r3, #3
 80019f6:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 80019f8:	697b      	ldr	r3, [r7, #20]
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3718      	adds	r7, #24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20016d2c 	.word	0x20016d2c

08001a08 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001a0c:	f005 f936 	bl	8006c7c <HAL_GetTick>
 8001a10:	4603      	mov	r3, r0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	bd80      	pop	{r7, pc}
	...

08001a18 <MX_I2C1_Init>:

/* I2C1 init function */

__weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001a20:	2300      	movs	r3, #0
 8001a22:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C1;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a14      	ldr	r2, [pc, #80]	; (8001a78 <MX_I2C1_Init+0x60>)
 8001a28:	601a      	str	r2, [r3, #0]
  hi2c->Init.ClockSpeed = 400000;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a13      	ldr	r2, [pc, #76]	; (8001a7c <MX_I2C1_Init+0x64>)
 8001a2e:	605a      	str	r2, [r3, #4]
  hi2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2200      	movs	r2, #0
 8001a34:	609a      	str	r2, [r3, #8]
  hi2c->Init.OwnAddress1 = 0;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	60da      	str	r2, [r3, #12]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a42:	611a      	str	r2, [r3, #16]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2 = 0;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f005 fce9 	bl	8007434 <HAL_I2C_Init>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_I2C1_Init+0x54>
  {
    ret = HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40005400 	.word	0x40005400
 8001a7c:	00061a80 	.word	0x00061a80

08001a80 <I2C1_MspInit>:

static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08a      	sub	sp, #40	; 0x28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a88:	2300      	movs	r3, #0
 8001a8a:	613b      	str	r3, [r7, #16]
 8001a8c:	4b1f      	ldr	r3, [pc, #124]	; (8001b0c <I2C1_MspInit+0x8c>)
 8001a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a90:	4a1e      	ldr	r2, [pc, #120]	; (8001b0c <I2C1_MspInit+0x8c>)
 8001a92:	f043 0302 	orr.w	r3, r3, #2
 8001a96:	6313      	str	r3, [r2, #48]	; 0x30
 8001a98:	4b1c      	ldr	r3, [pc, #112]	; (8001b0c <I2C1_MspInit+0x8c>)
 8001a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	613b      	str	r3, [r7, #16]
 8001aa2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C1_SCL_GPIO_PIN;
 8001aa4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aaa:	2312      	movs	r3, #18
 8001aac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SCL_GPIO_AF;
 8001ab6:	2304      	movs	r3, #4
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &GPIO_InitStruct);
 8001aba:	f107 0314 	add.w	r3, r7, #20
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4813      	ldr	r0, [pc, #76]	; (8001b10 <I2C1_MspInit+0x90>)
 8001ac2:	f005 fa1d 	bl	8006f00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C1_SDA_GPIO_PIN;
 8001ac6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001aca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001acc:	2312      	movs	r3, #18
 8001ace:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SDA_GPIO_AF;
 8001ad8:	2304      	movs	r3, #4
 8001ada:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &GPIO_InitStruct);
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	480b      	ldr	r0, [pc, #44]	; (8001b10 <I2C1_MspInit+0x90>)
 8001ae4:	f005 fa0c 	bl	8006f00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ae8:	2300      	movs	r3, #0
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <I2C1_MspInit+0x8c>)
 8001aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af0:	4a06      	ldr	r2, [pc, #24]	; (8001b0c <I2C1_MspInit+0x8c>)
 8001af2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001af6:	6413      	str	r3, [r2, #64]	; 0x40
 8001af8:	4b04      	ldr	r3, [pc, #16]	; (8001b0c <I2C1_MspInit+0x8c>)
 8001afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
}
 8001b04:	bf00      	nop
 8001b06:	3728      	adds	r7, #40	; 0x28
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40023800 	.word	0x40023800
 8001b10:	40020400 	.word	0x40020400

08001b14 <I2C1_MspDeInit>:

static void I2C1_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001b1c:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <I2C1_MspDeInit+0x30>)
 8001b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b20:	4a08      	ldr	r2, [pc, #32]	; (8001b44 <I2C1_MspDeInit+0x30>)
 8001b22:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001b26:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C1_SCL_GPIO_PORT, BUS_I2C1_SCL_GPIO_PIN);
 8001b28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b2c:	4806      	ldr	r0, [pc, #24]	; (8001b48 <I2C1_MspDeInit+0x34>)
 8001b2e:	f005 fb6b 	bl	8007208 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C1_SDA_GPIO_PORT, BUS_I2C1_SDA_GPIO_PIN);
 8001b32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b36:	4804      	ldr	r0, [pc, #16]	; (8001b48 <I2C1_MspDeInit+0x34>)
 8001b38:	f005 fb66 	bl	8007208 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
}
 8001b3c:	bf00      	nop
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40023800 	.word	0x40023800
 8001b48:	40020400 	.word	0x40020400

08001b4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b54:	4a14      	ldr	r2, [pc, #80]	; (8001ba8 <_sbrk+0x5c>)
 8001b56:	4b15      	ldr	r3, [pc, #84]	; (8001bac <_sbrk+0x60>)
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b60:	4b13      	ldr	r3, [pc, #76]	; (8001bb0 <_sbrk+0x64>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d102      	bne.n	8001b6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b68:	4b11      	ldr	r3, [pc, #68]	; (8001bb0 <_sbrk+0x64>)
 8001b6a:	4a12      	ldr	r2, [pc, #72]	; (8001bb4 <_sbrk+0x68>)
 8001b6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b6e:	4b10      	ldr	r3, [pc, #64]	; (8001bb0 <_sbrk+0x64>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4413      	add	r3, r2
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d207      	bcs.n	8001b8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b7c:	f00b fd8e 	bl	800d69c <__errno>
 8001b80:	4603      	mov	r3, r0
 8001b82:	220c      	movs	r2, #12
 8001b84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8a:	e009      	b.n	8001ba0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b8c:	4b08      	ldr	r3, [pc, #32]	; (8001bb0 <_sbrk+0x64>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b92:	4b07      	ldr	r3, [pc, #28]	; (8001bb0 <_sbrk+0x64>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4413      	add	r3, r2
 8001b9a:	4a05      	ldr	r2, [pc, #20]	; (8001bb0 <_sbrk+0x64>)
 8001b9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3718      	adds	r7, #24
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	20018000 	.word	0x20018000
 8001bac:	00000400 	.word	0x00000400
 8001bb0:	20016d84 	.word	0x20016d84
 8001bb4:	200170c8 	.word	0x200170c8

08001bb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bbc:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <SystemInit+0x20>)
 8001bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bc2:	4a05      	ldr	r2, [pc, #20]	; (8001bd8 <SystemInit+0x20>)
 8001bc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bcc:	bf00      	nop
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	e000ed00 	.word	0xe000ed00

08001bdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c14 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001be0:	480d      	ldr	r0, [pc, #52]	; (8001c18 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001be2:	490e      	ldr	r1, [pc, #56]	; (8001c1c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001be4:	4a0e      	ldr	r2, [pc, #56]	; (8001c20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001be6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001be8:	e002      	b.n	8001bf0 <LoopCopyDataInit>

08001bea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bee:	3304      	adds	r3, #4

08001bf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bf4:	d3f9      	bcc.n	8001bea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bf6:	4a0b      	ldr	r2, [pc, #44]	; (8001c24 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001bf8:	4c0b      	ldr	r4, [pc, #44]	; (8001c28 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001bfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bfc:	e001      	b.n	8001c02 <LoopFillZerobss>

08001bfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c00:	3204      	adds	r2, #4

08001c02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c04:	d3fb      	bcc.n	8001bfe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c06:	f7ff ffd7 	bl	8001bb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c0a:	f00b fd4d 	bl	800d6a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c0e:	f7ff f9c3 	bl	8000f98 <main>
  bx  lr    
 8001c12:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c14:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c1c:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8001c20:	0800e58c 	.word	0x0800e58c
  ldr r2, =_sbss
 8001c24:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8001c28:	200170c8 	.word	0x200170c8

08001c2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c2c:	e7fe      	b.n	8001c2c <ADC_IRQHandler>
	...

08001c30 <LIS2DW12_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_RegisterBusIO(LIS2DW12_Object_t *pObj, LIS2DW12_IO_t *pIO)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DW12_OK;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d103      	bne.n	8001c4c <LIS2DW12_RegisterBusIO+0x1c>
  {
    ret = LIS2DW12_ERROR;
 8001c44:	f04f 33ff 	mov.w	r3, #4294967295
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	e051      	b.n	8001cf0 <LIS2DW12_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	689a      	ldr	r2, [r3, #8]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	7b1a      	ldrb	r2, [r3, #12]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	691a      	ldr	r2, [r3, #16]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	695a      	ldr	r2, [r3, #20]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	699a      	ldr	r2, [r3, #24]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	4a1d      	ldr	r2, [pc, #116]	; (8001cfc <LIS2DW12_RegisterBusIO+0xcc>)
 8001c88:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a1c      	ldr	r2, [pc, #112]	; (8001d00 <LIS2DW12_RegisterBusIO+0xd0>)
 8001c8e:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	69da      	ldr	r2, [r3, #28]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d103      	bne.n	8001cae <LIS2DW12_RegisterBusIO+0x7e>
    {
      ret = LIS2DW12_ERROR;
 8001ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	e020      	b.n	8001cf0 <LIS2DW12_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LIS2DW12_OK)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4798      	blx	r3
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <LIS2DW12_RegisterBusIO+0x92>
    {
      ret = LIS2DW12_ERROR;
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	e016      	b.n	8001cf0 <LIS2DW12_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LIS2DW12_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d112      	bne.n	8001cf0 <LIS2DW12_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d10d      	bne.n	8001cf0 <LIS2DW12_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x05;
 8001cd4:	2305      	movs	r3, #5
 8001cd6:	72fb      	strb	r3, [r7, #11]

          if (LIS2DW12_Write_Reg(pObj, LIS2DW12_CTRL2, data) != LIS2DW12_OK)
 8001cd8:	7afb      	ldrb	r3, [r7, #11]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	2121      	movs	r1, #33	; 0x21
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f000 fd87 	bl	80027f2 <LIS2DW12_Write_Reg>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d002      	beq.n	8001cf0 <LIS2DW12_RegisterBusIO+0xc0>
          {
            ret = LIS2DW12_ERROR;
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295
 8001cee:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	08002b85 	.word	0x08002b85
 8001d00:	08002bbb 	.word	0x08002bbb

08001d04 <LIS2DW12_Init>:
  * @brief  Initialize the LIS2DW12 sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_Init(LIS2DW12_Object_t *pObj)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lis2dw12_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS2DW12_OK)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3320      	adds	r3, #32
 8001d10:	2101      	movs	r1, #1
 8001d12:	4618      	mov	r0, r3
 8001d14:	f001 fa94 	bl	8003240 <lis2dw12_auto_increment_set>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d002      	beq.n	8001d24 <LIS2DW12_Init+0x20>
  {
    return LIS2DW12_ERROR;
 8001d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d22:	e04b      	b.n	8001dbc <LIS2DW12_Init+0xb8>
  }

  /* Enable BDU */
  if (lis2dw12_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS2DW12_OK)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	3320      	adds	r3, #32
 8001d28:	2101      	movs	r1, #1
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f001 f9a8 	bl	8003080 <lis2dw12_block_data_update_set>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d002      	beq.n	8001d3c <LIS2DW12_Init+0x38>
  {
    return LIS2DW12_ERROR;
 8001d36:	f04f 33ff 	mov.w	r3, #4294967295
 8001d3a:	e03f      	b.n	8001dbc <LIS2DW12_Init+0xb8>
  }

  /* FIFO mode selection */
  if (lis2dw12_fifo_mode_set(&(pObj->Ctx), LIS2DW12_BYPASS_MODE) != LIS2DW12_OK)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3320      	adds	r3, #32
 8001d40:	2100      	movs	r1, #0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f001 faa2 	bl	800328c <lis2dw12_fifo_mode_set>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d002      	beq.n	8001d54 <LIS2DW12_Init+0x50>
  {
    return LIS2DW12_ERROR;
 8001d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d52:	e033      	b.n	8001dbc <LIS2DW12_Init+0xb8>
  }

  /* Power mode selection */
  if (lis2dw12_power_mode_set(&(pObj->Ctx), LIS2DW12_HIGH_PERFORMANCE) != LIS2DW12_OK)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3320      	adds	r3, #32
 8001d58:	2104      	movs	r1, #4
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f000 ff78 	bl	8002c50 <lis2dw12_power_mode_set>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d002      	beq.n	8001d6c <LIS2DW12_Init+0x68>
  {
    return LIS2DW12_ERROR;
 8001d66:	f04f 33ff 	mov.w	r3, #4294967295
 8001d6a:	e027      	b.n	8001dbc <LIS2DW12_Init+0xb8>
  }

  /* Select default output data rate. */
  pObj->acc_odr = 100.0f;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4a15      	ldr	r2, [pc, #84]	; (8001dc4 <LIS2DW12_Init+0xc0>)
 8001d70:	635a      	str	r2, [r3, #52]	; 0x34
  /* Select default operating mode. */
  pObj->acc_operating_mode = LIS2DW12_HIGH_PERFORMANCE_MODE;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  /* Select default low noise (disabled). */
  pObj->acc_low_noise = LIS2DW12_LOW_NOISE_DISABLE;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Output data rate selection - power down. */
  if (lis2dw12_data_rate_set(&(pObj->Ctx), LIS2DW12_XL_ODR_OFF) != LIS2DW12_OK)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	3320      	adds	r3, #32
 8001d86:	2100      	movs	r1, #0
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f001 f869 	bl	8002e60 <lis2dw12_data_rate_set>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d002      	beq.n	8001d9a <LIS2DW12_Init+0x96>
  {
    return LIS2DW12_ERROR;
 8001d94:	f04f 33ff 	mov.w	r3, #4294967295
 8001d98:	e010      	b.n	8001dbc <LIS2DW12_Init+0xb8>
  }

  /* Full scale selection. */
  if (lis2dw12_full_scale_set(&(pObj->Ctx), LIS2DW12_2g) != LIS2DW12_OK)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	3320      	adds	r3, #32
 8001d9e:	2100      	movs	r1, #0
 8001da0:	4618      	mov	r0, r3
 8001da2:	f001 f993 	bl	80030cc <lis2dw12_full_scale_set>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d002      	beq.n	8001db2 <LIS2DW12_Init+0xae>
  {
    return LIS2DW12_ERROR;
 8001dac:	f04f 33ff 	mov.w	r3, #4294967295
 8001db0:	e004      	b.n	8001dbc <LIS2DW12_Init+0xb8>
  }

  pObj->is_initialized = 1;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2201      	movs	r2, #1
 8001db6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS2DW12_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	42c80000 	.word	0x42c80000

08001dc8 <LIS2DW12_DeInit>:
  * @brief  Deinitialize the LIS2DW12 sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_DeInit(LIS2DW12_Object_t *pObj)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LIS2DW12_ACC_Disable(pObj) != LIS2DW12_OK)
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 f888 	bl	8001ee6 <LIS2DW12_ACC_Disable>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d002      	beq.n	8001de2 <LIS2DW12_DeInit+0x1a>
  {
    return LIS2DW12_ERROR;
 8001ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8001de0:	e010      	b.n	8001e04 <LIS2DW12_DeInit+0x3c>
  }

  /* Reset output data rate. */
  pObj->acc_odr = 0.0f;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f04f 0200 	mov.w	r2, #0
 8001de8:	635a      	str	r2, [r3, #52]	; 0x34
  /* Reset operating mode to default value. */
  pObj->acc_operating_mode = LIS2DW12_HIGH_PERFORMANCE_MODE;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  /* Reset low noise to default value (disabled). */
  pObj->acc_low_noise = LIS2DW12_LOW_NOISE_DISABLE;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pObj->is_initialized = 0;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS2DW12_OK;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <LIS2DW12_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ReadID(LIS2DW12_Object_t *pObj, uint8_t *Id)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  if (lis2dw12_device_id_get(&(pObj->Ctx), Id) != LIS2DW12_OK)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	3320      	adds	r3, #32
 8001e1a:	6839      	ldr	r1, [r7, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f001 f9fe 	bl	800321e <lis2dw12_device_id_get>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d002      	beq.n	8001e2e <LIS2DW12_ReadID+0x22>
  {
    return LIS2DW12_ERROR;
 8001e28:	f04f 33ff 	mov.w	r3, #4294967295
 8001e2c:	e000      	b.n	8001e30 <LIS2DW12_ReadID+0x24>
  }

  return LIS2DW12_OK;
 8001e2e:	2300      	movs	r3, #0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <LIS2DW12_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LIS2DW12 sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_GetCapabilities(LIS2DW12_Object_t *pObj, LIS2DW12_Capabilities_t *Capabilities)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	2201      	movs	r2, #1
 8001e46:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	2200      	movs	r2, #0
 8001e52:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	2200      	movs	r2, #0
 8001e58:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	2210      	movs	r2, #16
 8001e64:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 1600.0f;
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	4a06      	ldr	r2, [pc, #24]	; (8001e90 <LIS2DW12_GetCapabilities+0x58>)
 8001e78:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	f04f 0200 	mov.w	r2, #0
 8001e80:	619a      	str	r2, [r3, #24]
  return LIS2DW12_OK;
 8001e82:	2300      	movs	r3, #0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	44c80000 	.word	0x44c80000

08001e94 <LIS2DW12_ACC_Enable>:
  * @brief  Enable the LIS2DW12 accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_Enable(LIS2DW12_Object_t *pObj)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d101      	bne.n	8001eaa <LIS2DW12_ACC_Enable+0x16>
  {
    return LIS2DW12_OK;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	e019      	b.n	8001ede <LIS2DW12_ACC_Enable+0x4a>
  }

  /* Output data rate selection. */
  if (LIS2DW12_ACC_SetOutputDataRate_When_Enabled(pObj, pObj->acc_odr, pObj->acc_operating_mode,
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f893 1038 	ldrb.w	r1, [r3, #56]	; 0x38
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	eeb0 0a67 	vmov.f32	s0, s15
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 fcb0 	bl	8002828 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d002      	beq.n	8001ed4 <LIS2DW12_ACC_Enable+0x40>
                                                  pObj->acc_low_noise) != LIS2DW12_OK)
  {
    return LIS2DW12_ERROR;
 8001ece:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed2:	e004      	b.n	8001ede <LIS2DW12_ACC_Enable+0x4a>
  }

  pObj->acc_is_enabled = 1;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS2DW12_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <LIS2DW12_ACC_Disable>:
  * @brief  Disable the LIS2DW12 accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_Disable(LIS2DW12_Object_t *pObj)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b082      	sub	sp, #8
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d101      	bne.n	8001efc <LIS2DW12_ACC_Disable+0x16>
  {
    return LIS2DW12_OK;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	e010      	b.n	8001f1e <LIS2DW12_ACC_Disable+0x38>
  }

  /* Output data rate selection - power down. */
  if (lis2dw12_data_rate_set(&(pObj->Ctx), LIS2DW12_XL_ODR_OFF) != LIS2DW12_OK)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	3320      	adds	r3, #32
 8001f00:	2100      	movs	r1, #0
 8001f02:	4618      	mov	r0, r3
 8001f04:	f000 ffac 	bl	8002e60 <lis2dw12_data_rate_set>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d002      	beq.n	8001f14 <LIS2DW12_ACC_Disable+0x2e>
  {
    return LIS2DW12_ERROR;
 8001f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f12:	e004      	b.n	8001f1e <LIS2DW12_ACC_Disable+0x38>
  }

  pObj->acc_is_enabled = 0;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS2DW12_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
	...

08001f28 <LIS2DW12_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetSensitivity(LIS2DW12_Object_t *pObj, float *Sensitivity)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DW12_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	60fb      	str	r3, [r7, #12]
  lis2dw12_fs_t full_scale;
  lis2dw12_mode_t mode;

  /* Read actual full scale selection from sensor. */
  if (lis2dw12_full_scale_get(&(pObj->Ctx), &full_scale) != LIS2DW12_OK)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	3320      	adds	r3, #32
 8001f3a:	f107 020b 	add.w	r2, r7, #11
 8001f3e:	4611      	mov	r1, r2
 8001f40:	4618      	mov	r0, r3
 8001f42:	f001 f8e9 	bl	8003118 <lis2dw12_full_scale_get>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d002      	beq.n	8001f52 <LIS2DW12_ACC_GetSensitivity+0x2a>
  {
    return LIS2DW12_ERROR;
 8001f4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f50:	e0a0      	b.n	8002094 <LIS2DW12_ACC_GetSensitivity+0x16c>
  }

  /* Read actual power mode selection from sensor. */
  if (lis2dw12_power_mode_get(&(pObj->Ctx), &mode) != LIS2DW12_OK)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	3320      	adds	r3, #32
 8001f56:	f107 020a 	add.w	r2, r7, #10
 8001f5a:	4611      	mov	r1, r2
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f000 fec5 	bl	8002cec <lis2dw12_power_mode_get>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d002      	beq.n	8001f6e <LIS2DW12_ACC_GetSensitivity+0x46>
  {
    return LIS2DW12_ERROR;
 8001f68:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6c:	e092      	b.n	8002094 <LIS2DW12_ACC_GetSensitivity+0x16c>
  }

  switch (mode)
 8001f6e:	7abb      	ldrb	r3, [r7, #10]
 8001f70:	2b1b      	cmp	r3, #27
 8001f72:	f200 8087 	bhi.w	8002084 <LIS2DW12_ACC_GetSensitivity+0x15c>
 8001f76:	a201      	add	r2, pc, #4	; (adr r2, 8001f7c <LIS2DW12_ACC_GetSensitivity+0x54>)
 8001f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f7c:	08001fed 	.word	0x08001fed
 8001f80:	08002039 	.word	0x08002039
 8001f84:	08002039 	.word	0x08002039
 8001f88:	08002039 	.word	0x08002039
 8001f8c:	08002039 	.word	0x08002039
 8001f90:	08002085 	.word	0x08002085
 8001f94:	08002085 	.word	0x08002085
 8001f98:	08002085 	.word	0x08002085
 8001f9c:	08001fed 	.word	0x08001fed
 8001fa0:	08002039 	.word	0x08002039
 8001fa4:	08002039 	.word	0x08002039
 8001fa8:	08002039 	.word	0x08002039
 8001fac:	08002085 	.word	0x08002085
 8001fb0:	08002085 	.word	0x08002085
 8001fb4:	08002085 	.word	0x08002085
 8001fb8:	08002085 	.word	0x08002085
 8001fbc:	08001fed 	.word	0x08001fed
 8001fc0:	08002039 	.word	0x08002039
 8001fc4:	08002039 	.word	0x08002039
 8001fc8:	08002039 	.word	0x08002039
 8001fcc:	08002039 	.word	0x08002039
 8001fd0:	08002085 	.word	0x08002085
 8001fd4:	08002085 	.word	0x08002085
 8001fd8:	08002085 	.word	0x08002085
 8001fdc:	08001fed 	.word	0x08001fed
 8001fe0:	08002039 	.word	0x08002039
 8001fe4:	08002039 	.word	0x08002039
 8001fe8:	08002039 	.word	0x08002039
  {
    case LIS2DW12_CONT_LOW_PWR_12bit:
    case LIS2DW12_SINGLE_LOW_PWR_12bit:
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
    case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
      switch (full_scale)
 8001fec:	7afb      	ldrb	r3, [r7, #11]
 8001fee:	2b03      	cmp	r3, #3
 8001ff0:	d81a      	bhi.n	8002028 <LIS2DW12_ACC_GetSensitivity+0x100>
 8001ff2:	a201      	add	r2, pc, #4	; (adr r2, 8001ff8 <LIS2DW12_ACC_GetSensitivity+0xd0>)
 8001ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff8:	08002009 	.word	0x08002009
 8001ffc:	08002011 	.word	0x08002011
 8002000:	08002019 	.word	0x08002019
 8002004:	08002021 	.word	0x08002021
      {
        case LIS2DW12_2g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_2G_LOPOW1_MODE;
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	4a24      	ldr	r2, [pc, #144]	; (800209c <LIS2DW12_ACC_GetSensitivity+0x174>)
 800200c:	601a      	str	r2, [r3, #0]
          break;
 800200e:	e012      	b.n	8002036 <LIS2DW12_ACC_GetSensitivity+0x10e>

        case LIS2DW12_4g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_4G_LOPOW1_MODE;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	4a23      	ldr	r2, [pc, #140]	; (80020a0 <LIS2DW12_ACC_GetSensitivity+0x178>)
 8002014:	601a      	str	r2, [r3, #0]
          break;
 8002016:	e00e      	b.n	8002036 <LIS2DW12_ACC_GetSensitivity+0x10e>

        case LIS2DW12_8g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_8G_LOPOW1_MODE;
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	4a22      	ldr	r2, [pc, #136]	; (80020a4 <LIS2DW12_ACC_GetSensitivity+0x17c>)
 800201c:	601a      	str	r2, [r3, #0]
          break;
 800201e:	e00a      	b.n	8002036 <LIS2DW12_ACC_GetSensitivity+0x10e>

        case LIS2DW12_16g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_16G_LOPOW1_MODE;
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	4a21      	ldr	r2, [pc, #132]	; (80020a8 <LIS2DW12_ACC_GetSensitivity+0x180>)
 8002024:	601a      	str	r2, [r3, #0]
          break;
 8002026:	e006      	b.n	8002036 <LIS2DW12_ACC_GetSensitivity+0x10e>

        default:
          *Sensitivity = -1.0f;
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	4a20      	ldr	r2, [pc, #128]	; (80020ac <LIS2DW12_ACC_GetSensitivity+0x184>)
 800202c:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 800202e:	f04f 33ff 	mov.w	r3, #4294967295
 8002032:	60fb      	str	r3, [r7, #12]
          break;
 8002034:	bf00      	nop
      }
      break;
 8002036:	e02c      	b.n	8002092 <LIS2DW12_ACC_GetSensitivity+0x16a>
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3:
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
      switch (full_scale)
 8002038:	7afb      	ldrb	r3, [r7, #11]
 800203a:	2b03      	cmp	r3, #3
 800203c:	d81a      	bhi.n	8002074 <LIS2DW12_ACC_GetSensitivity+0x14c>
 800203e:	a201      	add	r2, pc, #4	; (adr r2, 8002044 <LIS2DW12_ACC_GetSensitivity+0x11c>)
 8002040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002044:	08002055 	.word	0x08002055
 8002048:	0800205d 	.word	0x0800205d
 800204c:	08002065 	.word	0x08002065
 8002050:	0800206d 	.word	0x0800206d
      {
        case LIS2DW12_2g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_2G_OTHER_MODES;
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	4a16      	ldr	r2, [pc, #88]	; (80020b0 <LIS2DW12_ACC_GetSensitivity+0x188>)
 8002058:	601a      	str	r2, [r3, #0]
          break;
 800205a:	e012      	b.n	8002082 <LIS2DW12_ACC_GetSensitivity+0x15a>

        case LIS2DW12_4g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_4G_OTHER_MODES;
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	4a15      	ldr	r2, [pc, #84]	; (80020b4 <LIS2DW12_ACC_GetSensitivity+0x18c>)
 8002060:	601a      	str	r2, [r3, #0]
          break;
 8002062:	e00e      	b.n	8002082 <LIS2DW12_ACC_GetSensitivity+0x15a>

        case LIS2DW12_8g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_8G_OTHER_MODES;
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	4a0d      	ldr	r2, [pc, #52]	; (800209c <LIS2DW12_ACC_GetSensitivity+0x174>)
 8002068:	601a      	str	r2, [r3, #0]
          break;
 800206a:	e00a      	b.n	8002082 <LIS2DW12_ACC_GetSensitivity+0x15a>

        case LIS2DW12_16g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_16G_OTHER_MODES;
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	4a0c      	ldr	r2, [pc, #48]	; (80020a0 <LIS2DW12_ACC_GetSensitivity+0x178>)
 8002070:	601a      	str	r2, [r3, #0]
          break;
 8002072:	e006      	b.n	8002082 <LIS2DW12_ACC_GetSensitivity+0x15a>

        default:
          *Sensitivity = -1.0f;
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	4a0d      	ldr	r2, [pc, #52]	; (80020ac <LIS2DW12_ACC_GetSensitivity+0x184>)
 8002078:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 800207a:	f04f 33ff 	mov.w	r3, #4294967295
 800207e:	60fb      	str	r3, [r7, #12]
          break;
 8002080:	bf00      	nop
      }
      break;
 8002082:	e006      	b.n	8002092 <LIS2DW12_ACC_GetSensitivity+0x16a>

    default:
      *Sensitivity = -1.0f;
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	4a09      	ldr	r2, [pc, #36]	; (80020ac <LIS2DW12_ACC_GetSensitivity+0x184>)
 8002088:	601a      	str	r2, [r3, #0]
      ret = LIS2DW12_ERROR;
 800208a:	f04f 33ff 	mov.w	r3, #4294967295
 800208e:	60fb      	str	r3, [r7, #12]
      break;
 8002090:	bf00      	nop
  }

  return ret;
 8002092:	68fb      	ldr	r3, [r7, #12]
}
 8002094:	4618      	mov	r0, r3
 8002096:	3710      	adds	r7, #16
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	3f79db23 	.word	0x3f79db23
 80020a0:	3ff9db23 	.word	0x3ff9db23
 80020a4:	4079db23 	.word	0x4079db23
 80020a8:	40f9db23 	.word	0x40f9db23
 80020ac:	bf800000 	.word	0xbf800000
 80020b0:	3e79db23 	.word	0x3e79db23
 80020b4:	3ef9db23 	.word	0x3ef9db23

080020b8 <LIS2DW12_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetOutputDataRate(LIS2DW12_Object_t *pObj, float *Odr)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DW12_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	60fb      	str	r3, [r7, #12]
  lis2dw12_odr_t odr_low_level;
  lis2dw12_mode_t mode;

  /* Get current output data rate. */
  if (lis2dw12_data_rate_get(&(pObj->Ctx), &odr_low_level) != LIS2DW12_OK)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3320      	adds	r3, #32
 80020ca:	f107 020b 	add.w	r2, r7, #11
 80020ce:	4611      	mov	r1, r2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f000 ff0b 	bl	8002eec <lis2dw12_data_rate_get>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d002      	beq.n	80020e2 <LIS2DW12_ACC_GetOutputDataRate+0x2a>
  {
    return LIS2DW12_ERROR;
 80020dc:	f04f 33ff 	mov.w	r3, #4294967295
 80020e0:	e1d4      	b.n	800248c <LIS2DW12_ACC_GetOutputDataRate+0x3d4>
  }

  /* Read actual power mode selection from sensor. */
  if (lis2dw12_power_mode_get(&(pObj->Ctx), &mode) != LIS2DW12_OK)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	3320      	adds	r3, #32
 80020e6:	f107 020a 	add.w	r2, r7, #10
 80020ea:	4611      	mov	r1, r2
 80020ec:	4618      	mov	r0, r3
 80020ee:	f000 fdfd 	bl	8002cec <lis2dw12_power_mode_get>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d002      	beq.n	80020fe <LIS2DW12_ACC_GetOutputDataRate+0x46>
  {
    return LIS2DW12_ERROR;
 80020f8:	f04f 33ff 	mov.w	r3, #4294967295
 80020fc:	e1c6      	b.n	800248c <LIS2DW12_ACC_GetOutputDataRate+0x3d4>
  }

  switch (odr_low_level)
 80020fe:	7afb      	ldrb	r3, [r7, #11]
 8002100:	2b32      	cmp	r3, #50	; 0x32
 8002102:	f200 81bb 	bhi.w	800247c <LIS2DW12_ACC_GetOutputDataRate+0x3c4>
 8002106:	a201      	add	r2, pc, #4	; (adr r2, 800210c <LIS2DW12_ACC_GetOutputDataRate+0x54>)
 8002108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800210c:	080021d9 	.word	0x080021d9
 8002110:	080021e3 	.word	0x080021e3
 8002114:	08002281 	.word	0x08002281
 8002118:	08002289 	.word	0x08002289
 800211c:	08002291 	.word	0x08002291
 8002120:	08002299 	.word	0x08002299
 8002124:	080022a1 	.word	0x080022a1
 8002128:	080022a9 	.word	0x080022a9
 800212c:	08002345 	.word	0x08002345
 8002130:	080023e1 	.word	0x080023e1
 8002134:	0800247d 	.word	0x0800247d
 8002138:	0800247d 	.word	0x0800247d
 800213c:	0800247d 	.word	0x0800247d
 8002140:	0800247d 	.word	0x0800247d
 8002144:	0800247d 	.word	0x0800247d
 8002148:	0800247d 	.word	0x0800247d
 800214c:	0800247d 	.word	0x0800247d
 8002150:	0800247d 	.word	0x0800247d
 8002154:	080021d9 	.word	0x080021d9
 8002158:	0800247d 	.word	0x0800247d
 800215c:	0800247d 	.word	0x0800247d
 8002160:	0800247d 	.word	0x0800247d
 8002164:	0800247d 	.word	0x0800247d
 8002168:	0800247d 	.word	0x0800247d
 800216c:	0800247d 	.word	0x0800247d
 8002170:	0800247d 	.word	0x0800247d
 8002174:	0800247d 	.word	0x0800247d
 8002178:	0800247d 	.word	0x0800247d
 800217c:	0800247d 	.word	0x0800247d
 8002180:	0800247d 	.word	0x0800247d
 8002184:	0800247d 	.word	0x0800247d
 8002188:	0800247d 	.word	0x0800247d
 800218c:	0800247d 	.word	0x0800247d
 8002190:	0800247d 	.word	0x0800247d
 8002194:	0800247d 	.word	0x0800247d
 8002198:	0800247d 	.word	0x0800247d
 800219c:	0800247d 	.word	0x0800247d
 80021a0:	0800247d 	.word	0x0800247d
 80021a4:	0800247d 	.word	0x0800247d
 80021a8:	0800247d 	.word	0x0800247d
 80021ac:	0800247d 	.word	0x0800247d
 80021b0:	0800247d 	.word	0x0800247d
 80021b4:	0800247d 	.word	0x0800247d
 80021b8:	0800247d 	.word	0x0800247d
 80021bc:	0800247d 	.word	0x0800247d
 80021c0:	0800247d 	.word	0x0800247d
 80021c4:	0800247d 	.word	0x0800247d
 80021c8:	0800247d 	.word	0x0800247d
 80021cc:	0800247d 	.word	0x0800247d
 80021d0:	0800247d 	.word	0x0800247d
 80021d4:	080021d9 	.word	0x080021d9
  {
    case LIS2DW12_XL_ODR_OFF:
    case LIS2DW12_XL_SET_SW_TRIG:
    case LIS2DW12_XL_SET_PIN_TRIG:
      *Odr = 0.0f;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	f04f 0200 	mov.w	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
      break;
 80021e0:	e153      	b.n	800248a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_1Hz6_LP_ONLY:
      switch (mode)
 80021e2:	7abb      	ldrb	r3, [r7, #10]
 80021e4:	2b1b      	cmp	r3, #27
 80021e6:	d843      	bhi.n	8002270 <LIS2DW12_ACC_GetOutputDataRate+0x1b8>
 80021e8:	a201      	add	r2, pc, #4	; (adr r2, 80021f0 <LIS2DW12_ACC_GetOutputDataRate+0x138>)
 80021ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ee:	bf00      	nop
 80021f0:	08002269 	.word	0x08002269
 80021f4:	08002269 	.word	0x08002269
 80021f8:	08002269 	.word	0x08002269
 80021fc:	08002269 	.word	0x08002269
 8002200:	08002261 	.word	0x08002261
 8002204:	08002271 	.word	0x08002271
 8002208:	08002271 	.word	0x08002271
 800220c:	08002271 	.word	0x08002271
 8002210:	08002269 	.word	0x08002269
 8002214:	08002269 	.word	0x08002269
 8002218:	08002269 	.word	0x08002269
 800221c:	08002269 	.word	0x08002269
 8002220:	08002271 	.word	0x08002271
 8002224:	08002271 	.word	0x08002271
 8002228:	08002271 	.word	0x08002271
 800222c:	08002271 	.word	0x08002271
 8002230:	08002269 	.word	0x08002269
 8002234:	08002269 	.word	0x08002269
 8002238:	08002269 	.word	0x08002269
 800223c:	08002269 	.word	0x08002269
 8002240:	08002261 	.word	0x08002261
 8002244:	08002271 	.word	0x08002271
 8002248:	08002271 	.word	0x08002271
 800224c:	08002271 	.word	0x08002271
 8002250:	08002269 	.word	0x08002269
 8002254:	08002269 	.word	0x08002269
 8002258:	08002269 	.word	0x08002269
 800225c:	08002269 	.word	0x08002269
      {
        case LIS2DW12_HIGH_PERFORMANCE:
        case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 12.5f;
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	4a8c      	ldr	r2, [pc, #560]	; (8002494 <LIS2DW12_ACC_GetOutputDataRate+0x3dc>)
 8002264:	601a      	str	r2, [r3, #0]
          break;
 8002266:	e00a      	b.n	800227e <LIS2DW12_ACC_GetOutputDataRate+0x1c6>
        case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 1.6f;
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	4a8b      	ldr	r2, [pc, #556]	; (8002498 <LIS2DW12_ACC_GetOutputDataRate+0x3e0>)
 800226c:	601a      	str	r2, [r3, #0]
          break;
 800226e:	e006      	b.n	800227e <LIS2DW12_ACC_GetOutputDataRate+0x1c6>

        default:
          *Odr = -1.0f;
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	4a8a      	ldr	r2, [pc, #552]	; (800249c <LIS2DW12_ACC_GetOutputDataRate+0x3e4>)
 8002274:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 8002276:	f04f 33ff 	mov.w	r3, #4294967295
 800227a:	60fb      	str	r3, [r7, #12]
          break;
 800227c:	bf00      	nop
      }
      break;
 800227e:	e104      	b.n	800248a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	4a84      	ldr	r2, [pc, #528]	; (8002494 <LIS2DW12_ACC_GetOutputDataRate+0x3dc>)
 8002284:	601a      	str	r2, [r3, #0]
      break;
 8002286:	e100      	b.n	800248a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_25Hz:
      *Odr = 25.0f;
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	4a85      	ldr	r2, [pc, #532]	; (80024a0 <LIS2DW12_ACC_GetOutputDataRate+0x3e8>)
 800228c:	601a      	str	r2, [r3, #0]
      break;
 800228e:	e0fc      	b.n	800248a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_50Hz:
      *Odr = 50.0f;
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	4a84      	ldr	r2, [pc, #528]	; (80024a4 <LIS2DW12_ACC_GetOutputDataRate+0x3ec>)
 8002294:	601a      	str	r2, [r3, #0]
      break;
 8002296:	e0f8      	b.n	800248a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_100Hz:
      *Odr = 100.0f;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	4a83      	ldr	r2, [pc, #524]	; (80024a8 <LIS2DW12_ACC_GetOutputDataRate+0x3f0>)
 800229c:	601a      	str	r2, [r3, #0]
      break;
 800229e:	e0f4      	b.n	800248a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_200Hz:
      *Odr = 200.0f;
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	4a82      	ldr	r2, [pc, #520]	; (80024ac <LIS2DW12_ACC_GetOutputDataRate+0x3f4>)
 80022a4:	601a      	str	r2, [r3, #0]
      break;
 80022a6:	e0f0      	b.n	800248a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_400Hz:
      switch (mode)
 80022a8:	7abb      	ldrb	r3, [r7, #10]
 80022aa:	2b1b      	cmp	r3, #27
 80022ac:	d842      	bhi.n	8002334 <LIS2DW12_ACC_GetOutputDataRate+0x27c>
 80022ae:	a201      	add	r2, pc, #4	; (adr r2, 80022b4 <LIS2DW12_ACC_GetOutputDataRate+0x1fc>)
 80022b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022b4:	0800232d 	.word	0x0800232d
 80022b8:	0800232d 	.word	0x0800232d
 80022bc:	0800232d 	.word	0x0800232d
 80022c0:	0800232d 	.word	0x0800232d
 80022c4:	08002325 	.word	0x08002325
 80022c8:	08002335 	.word	0x08002335
 80022cc:	08002335 	.word	0x08002335
 80022d0:	08002335 	.word	0x08002335
 80022d4:	0800232d 	.word	0x0800232d
 80022d8:	0800232d 	.word	0x0800232d
 80022dc:	0800232d 	.word	0x0800232d
 80022e0:	0800232d 	.word	0x0800232d
 80022e4:	08002335 	.word	0x08002335
 80022e8:	08002335 	.word	0x08002335
 80022ec:	08002335 	.word	0x08002335
 80022f0:	08002335 	.word	0x08002335
 80022f4:	0800232d 	.word	0x0800232d
 80022f8:	0800232d 	.word	0x0800232d
 80022fc:	0800232d 	.word	0x0800232d
 8002300:	0800232d 	.word	0x0800232d
 8002304:	08002325 	.word	0x08002325
 8002308:	08002335 	.word	0x08002335
 800230c:	08002335 	.word	0x08002335
 8002310:	08002335 	.word	0x08002335
 8002314:	0800232d 	.word	0x0800232d
 8002318:	0800232d 	.word	0x0800232d
 800231c:	0800232d 	.word	0x0800232d
 8002320:	0800232d 	.word	0x0800232d
      {
        case LIS2DW12_HIGH_PERFORMANCE:
        case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 400.0f;
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	4a62      	ldr	r2, [pc, #392]	; (80024b0 <LIS2DW12_ACC_GetOutputDataRate+0x3f8>)
 8002328:	601a      	str	r2, [r3, #0]
          break;
 800232a:	e00a      	b.n	8002342 <LIS2DW12_ACC_GetOutputDataRate+0x28a>
        case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	4a5f      	ldr	r2, [pc, #380]	; (80024ac <LIS2DW12_ACC_GetOutputDataRate+0x3f4>)
 8002330:	601a      	str	r2, [r3, #0]
          break;
 8002332:	e006      	b.n	8002342 <LIS2DW12_ACC_GetOutputDataRate+0x28a>

        default:
          *Odr = -1.0f;
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	4a59      	ldr	r2, [pc, #356]	; (800249c <LIS2DW12_ACC_GetOutputDataRate+0x3e4>)
 8002338:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 800233a:	f04f 33ff 	mov.w	r3, #4294967295
 800233e:	60fb      	str	r3, [r7, #12]
          break;
 8002340:	bf00      	nop
      }
      break;
 8002342:	e0a2      	b.n	800248a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_800Hz:
      switch (mode)
 8002344:	7abb      	ldrb	r3, [r7, #10]
 8002346:	2b1b      	cmp	r3, #27
 8002348:	d842      	bhi.n	80023d0 <LIS2DW12_ACC_GetOutputDataRate+0x318>
 800234a:	a201      	add	r2, pc, #4	; (adr r2, 8002350 <LIS2DW12_ACC_GetOutputDataRate+0x298>)
 800234c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002350:	080023c9 	.word	0x080023c9
 8002354:	080023c9 	.word	0x080023c9
 8002358:	080023c9 	.word	0x080023c9
 800235c:	080023c9 	.word	0x080023c9
 8002360:	080023c1 	.word	0x080023c1
 8002364:	080023d1 	.word	0x080023d1
 8002368:	080023d1 	.word	0x080023d1
 800236c:	080023d1 	.word	0x080023d1
 8002370:	080023c9 	.word	0x080023c9
 8002374:	080023c9 	.word	0x080023c9
 8002378:	080023c9 	.word	0x080023c9
 800237c:	080023c9 	.word	0x080023c9
 8002380:	080023d1 	.word	0x080023d1
 8002384:	080023d1 	.word	0x080023d1
 8002388:	080023d1 	.word	0x080023d1
 800238c:	080023d1 	.word	0x080023d1
 8002390:	080023c9 	.word	0x080023c9
 8002394:	080023c9 	.word	0x080023c9
 8002398:	080023c9 	.word	0x080023c9
 800239c:	080023c9 	.word	0x080023c9
 80023a0:	080023c1 	.word	0x080023c1
 80023a4:	080023d1 	.word	0x080023d1
 80023a8:	080023d1 	.word	0x080023d1
 80023ac:	080023d1 	.word	0x080023d1
 80023b0:	080023c9 	.word	0x080023c9
 80023b4:	080023c9 	.word	0x080023c9
 80023b8:	080023c9 	.word	0x080023c9
 80023bc:	080023c9 	.word	0x080023c9
      {
        case LIS2DW12_HIGH_PERFORMANCE:
        case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 800.0f;
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	4a3c      	ldr	r2, [pc, #240]	; (80024b4 <LIS2DW12_ACC_GetOutputDataRate+0x3fc>)
 80023c4:	601a      	str	r2, [r3, #0]
          break;
 80023c6:	e00a      	b.n	80023de <LIS2DW12_ACC_GetOutputDataRate+0x326>
        case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	4a38      	ldr	r2, [pc, #224]	; (80024ac <LIS2DW12_ACC_GetOutputDataRate+0x3f4>)
 80023cc:	601a      	str	r2, [r3, #0]
          break;
 80023ce:	e006      	b.n	80023de <LIS2DW12_ACC_GetOutputDataRate+0x326>

        default:
          *Odr = -1.0f;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	4a32      	ldr	r2, [pc, #200]	; (800249c <LIS2DW12_ACC_GetOutputDataRate+0x3e4>)
 80023d4:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 80023d6:	f04f 33ff 	mov.w	r3, #4294967295
 80023da:	60fb      	str	r3, [r7, #12]
          break;
 80023dc:	bf00      	nop
      }
      break;
 80023de:	e054      	b.n	800248a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_1k6Hz:
      switch (mode)
 80023e0:	7abb      	ldrb	r3, [r7, #10]
 80023e2:	2b1b      	cmp	r3, #27
 80023e4:	d842      	bhi.n	800246c <LIS2DW12_ACC_GetOutputDataRate+0x3b4>
 80023e6:	a201      	add	r2, pc, #4	; (adr r2, 80023ec <LIS2DW12_ACC_GetOutputDataRate+0x334>)
 80023e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ec:	08002465 	.word	0x08002465
 80023f0:	08002465 	.word	0x08002465
 80023f4:	08002465 	.word	0x08002465
 80023f8:	08002465 	.word	0x08002465
 80023fc:	0800245d 	.word	0x0800245d
 8002400:	0800246d 	.word	0x0800246d
 8002404:	0800246d 	.word	0x0800246d
 8002408:	0800246d 	.word	0x0800246d
 800240c:	08002465 	.word	0x08002465
 8002410:	08002465 	.word	0x08002465
 8002414:	08002465 	.word	0x08002465
 8002418:	08002465 	.word	0x08002465
 800241c:	0800246d 	.word	0x0800246d
 8002420:	0800246d 	.word	0x0800246d
 8002424:	0800246d 	.word	0x0800246d
 8002428:	0800246d 	.word	0x0800246d
 800242c:	08002465 	.word	0x08002465
 8002430:	08002465 	.word	0x08002465
 8002434:	08002465 	.word	0x08002465
 8002438:	08002465 	.word	0x08002465
 800243c:	0800245d 	.word	0x0800245d
 8002440:	0800246d 	.word	0x0800246d
 8002444:	0800246d 	.word	0x0800246d
 8002448:	0800246d 	.word	0x0800246d
 800244c:	08002465 	.word	0x08002465
 8002450:	08002465 	.word	0x08002465
 8002454:	08002465 	.word	0x08002465
 8002458:	08002465 	.word	0x08002465
      {
        case LIS2DW12_HIGH_PERFORMANCE:
        case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 1600.0f;
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	4a16      	ldr	r2, [pc, #88]	; (80024b8 <LIS2DW12_ACC_GetOutputDataRate+0x400>)
 8002460:	601a      	str	r2, [r3, #0]
          break;
 8002462:	e00a      	b.n	800247a <LIS2DW12_ACC_GetOutputDataRate+0x3c2>
        case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	4a11      	ldr	r2, [pc, #68]	; (80024ac <LIS2DW12_ACC_GetOutputDataRate+0x3f4>)
 8002468:	601a      	str	r2, [r3, #0]
          break;
 800246a:	e006      	b.n	800247a <LIS2DW12_ACC_GetOutputDataRate+0x3c2>

        default:
          *Odr = -1.0f;
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	4a0b      	ldr	r2, [pc, #44]	; (800249c <LIS2DW12_ACC_GetOutputDataRate+0x3e4>)
 8002470:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 8002472:	f04f 33ff 	mov.w	r3, #4294967295
 8002476:	60fb      	str	r3, [r7, #12]
          break;
 8002478:	bf00      	nop
      }
      break;
 800247a:	e006      	b.n	800248a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    default:
      *Odr = -1.0f;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	4a07      	ldr	r2, [pc, #28]	; (800249c <LIS2DW12_ACC_GetOutputDataRate+0x3e4>)
 8002480:	601a      	str	r2, [r3, #0]
      ret = LIS2DW12_ERROR;
 8002482:	f04f 33ff 	mov.w	r3, #4294967295
 8002486:	60fb      	str	r3, [r7, #12]
      break;
 8002488:	bf00      	nop
  }

  return ret;
 800248a:	68fb      	ldr	r3, [r7, #12]
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	41480000 	.word	0x41480000
 8002498:	3fcccccd 	.word	0x3fcccccd
 800249c:	bf800000 	.word	0xbf800000
 80024a0:	41c80000 	.word	0x41c80000
 80024a4:	42480000 	.word	0x42480000
 80024a8:	42c80000 	.word	0x42c80000
 80024ac:	43480000 	.word	0x43480000
 80024b0:	43c80000 	.word	0x43c80000
 80024b4:	44480000 	.word	0x44480000
 80024b8:	44c80000 	.word	0x44c80000

080024bc <LIS2DW12_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_SetOutputDataRate(LIS2DW12_Object_t *pObj, float Odr)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	ed87 0a00 	vstr	s0, [r7]
  /* By default we use High Performance mode and Low Noise disabled */
  return LIS2DW12_ACC_SetOutputDataRate_With_Mode(pObj, Odr, LIS2DW12_HIGH_PERFORMANCE_MODE, LIS2DW12_LOW_NOISE_DISABLE);
 80024c8:	2200      	movs	r2, #0
 80024ca:	2100      	movs	r1, #0
 80024cc:	ed97 0a00 	vldr	s0, [r7]
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 f805 	bl	80024e0 <LIS2DW12_ACC_SetOutputDataRate_With_Mode>
 80024d6:	4603      	mov	r3, r0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <LIS2DW12_ACC_SetOutputDataRate_With_Mode>:
  * @param  Noise the low noise option
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_SetOutputDataRate_With_Mode(LIS2DW12_Object_t *pObj, float Odr, LIS2DW12_Operating_Mode_t Mode,
                                                 LIS2DW12_Low_Noise_t Noise)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	ed87 0a02 	vstr	s0, [r7, #8]
 80024ec:	460b      	mov	r3, r1
 80024ee:	71fb      	strb	r3, [r7, #7]
 80024f0:	4613      	mov	r3, r2
 80024f2:	71bb      	strb	r3, [r7, #6]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d109      	bne.n	8002512 <LIS2DW12_ACC_SetOutputDataRate_With_Mode+0x32>
  {
    return LIS2DW12_ACC_SetOutputDataRate_When_Enabled(pObj, Odr, Mode, Noise);
 80024fe:	79ba      	ldrb	r2, [r7, #6]
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	4619      	mov	r1, r3
 8002504:	ed97 0a02 	vldr	s0, [r7, #8]
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f000 f98d 	bl	8002828 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled>
 800250e:	4603      	mov	r3, r0
 8002510:	e008      	b.n	8002524 <LIS2DW12_ACC_SetOutputDataRate_With_Mode+0x44>
  }
  else
  {
    return LIS2DW12_ACC_SetOutputDataRate_When_Disabled(pObj, Odr, Mode, Noise);
 8002512:	79ba      	ldrb	r2, [r7, #6]
 8002514:	79fb      	ldrb	r3, [r7, #7]
 8002516:	4619      	mov	r1, r3
 8002518:	ed97 0a02 	vldr	s0, [r7, #8]
 800251c:	68f8      	ldr	r0, [r7, #12]
 800251e:	f000 fa9f 	bl	8002a60 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled>
 8002522:	4603      	mov	r3, r0
  }
}
 8002524:	4618      	mov	r0, r3
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <LIS2DW12_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetFullScale(LIS2DW12_Object_t *pObj, int32_t *FullScale)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DW12_OK;
 8002536:	2300      	movs	r3, #0
 8002538:	60fb      	str	r3, [r7, #12]
  lis2dw12_fs_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lis2dw12_full_scale_get(&(pObj->Ctx), &fs_low_level) != LIS2DW12_OK)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	3320      	adds	r3, #32
 800253e:	f107 020b 	add.w	r2, r7, #11
 8002542:	4611      	mov	r1, r2
 8002544:	4618      	mov	r0, r3
 8002546:	f000 fde7 	bl	8003118 <lis2dw12_full_scale_get>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d002      	beq.n	8002556 <LIS2DW12_ACC_GetFullScale+0x2a>
  {
    return LIS2DW12_ERROR;
 8002550:	f04f 33ff 	mov.w	r3, #4294967295
 8002554:	e027      	b.n	80025a6 <LIS2DW12_ACC_GetFullScale+0x7a>
  }

  switch (fs_low_level)
 8002556:	7afb      	ldrb	r3, [r7, #11]
 8002558:	2b03      	cmp	r3, #3
 800255a:	d81b      	bhi.n	8002594 <LIS2DW12_ACC_GetFullScale+0x68>
 800255c:	a201      	add	r2, pc, #4	; (adr r2, 8002564 <LIS2DW12_ACC_GetFullScale+0x38>)
 800255e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002562:	bf00      	nop
 8002564:	08002575 	.word	0x08002575
 8002568:	0800257d 	.word	0x0800257d
 800256c:	08002585 	.word	0x08002585
 8002570:	0800258d 	.word	0x0800258d
  {
    case LIS2DW12_2g:
      *FullScale =  2;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	2202      	movs	r2, #2
 8002578:	601a      	str	r2, [r3, #0]
      break;
 800257a:	e013      	b.n	80025a4 <LIS2DW12_ACC_GetFullScale+0x78>

    case LIS2DW12_4g:
      *FullScale =  4;
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	2204      	movs	r2, #4
 8002580:	601a      	str	r2, [r3, #0]
      break;
 8002582:	e00f      	b.n	80025a4 <LIS2DW12_ACC_GetFullScale+0x78>

    case LIS2DW12_8g:
      *FullScale =  8;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	2208      	movs	r2, #8
 8002588:	601a      	str	r2, [r3, #0]
      break;
 800258a:	e00b      	b.n	80025a4 <LIS2DW12_ACC_GetFullScale+0x78>

    case LIS2DW12_16g:
      *FullScale = 16;
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	2210      	movs	r2, #16
 8002590:	601a      	str	r2, [r3, #0]
      break;
 8002592:	e007      	b.n	80025a4 <LIS2DW12_ACC_GetFullScale+0x78>

    default:
      *FullScale = -1;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	f04f 32ff 	mov.w	r2, #4294967295
 800259a:	601a      	str	r2, [r3, #0]
      ret = LIS2DW12_ERROR;
 800259c:	f04f 33ff 	mov.w	r3, #4294967295
 80025a0:	60fb      	str	r3, [r7, #12]
      break;
 80025a2:	bf00      	nop
  }

  return ret;
 80025a4:	68fb      	ldr	r3, [r7, #12]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3710      	adds	r7, #16
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop

080025b0 <LIS2DW12_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_SetFullScale(LIS2DW12_Object_t *pObj, int32_t FullScale)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
  lis2dw12_fs_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LIS2DW12_2g
           : (FullScale <= 4) ? LIS2DW12_4g
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	2b02      	cmp	r3, #2
 80025be:	dd0b      	ble.n	80025d8 <LIS2DW12_ACC_SetFullScale+0x28>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	2b04      	cmp	r3, #4
 80025c4:	dd06      	ble.n	80025d4 <LIS2DW12_ACC_SetFullScale+0x24>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	dc01      	bgt.n	80025d0 <LIS2DW12_ACC_SetFullScale+0x20>
 80025cc:	2302      	movs	r3, #2
 80025ce:	e004      	b.n	80025da <LIS2DW12_ACC_SetFullScale+0x2a>
 80025d0:	2303      	movs	r3, #3
 80025d2:	e002      	b.n	80025da <LIS2DW12_ACC_SetFullScale+0x2a>
 80025d4:	2301      	movs	r3, #1
 80025d6:	e000      	b.n	80025da <LIS2DW12_ACC_SetFullScale+0x2a>
 80025d8:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LIS2DW12_2g
 80025da:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LIS2DW12_8g
           :                    LIS2DW12_16g;

  if (lis2dw12_full_scale_set(&(pObj->Ctx), new_fs) != LIS2DW12_OK)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3320      	adds	r3, #32
 80025e0:	7bfa      	ldrb	r2, [r7, #15]
 80025e2:	4611      	mov	r1, r2
 80025e4:	4618      	mov	r0, r3
 80025e6:	f000 fd71 	bl	80030cc <lis2dw12_full_scale_set>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d002      	beq.n	80025f6 <LIS2DW12_ACC_SetFullScale+0x46>
  {
    return LIS2DW12_ERROR;
 80025f0:	f04f 33ff 	mov.w	r3, #4294967295
 80025f4:	e000      	b.n	80025f8 <LIS2DW12_ACC_SetFullScale+0x48>
  }

  return LIS2DW12_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3710      	adds	r7, #16
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <LIS2DW12_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetAxesRaw(LIS2DW12_Object_t *pObj, LIS2DW12_AxesRaw_t *Value)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b086      	sub	sp, #24
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  lis2dw12_axis3bit16_t data_raw;
  lis2dw12_mode_t mode;
  int32_t ret = LIS2DW12_OK;
 800260a:	2300      	movs	r3, #0
 800260c:	617b      	str	r3, [r7, #20]

  /* Read actual power mode selection from sensor. */
  if (lis2dw12_power_mode_get(&(pObj->Ctx), &mode) != LIS2DW12_OK)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3320      	adds	r3, #32
 8002612:	f107 020b 	add.w	r2, r7, #11
 8002616:	4611      	mov	r1, r2
 8002618:	4618      	mov	r0, r3
 800261a:	f000 fb67 	bl	8002cec <lis2dw12_power_mode_get>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d002      	beq.n	800262a <LIS2DW12_ACC_GetAxesRaw+0x2a>
  {
    return LIS2DW12_ERROR;
 8002624:	f04f 33ff 	mov.w	r3, #4294967295
 8002628:	e089      	b.n	800273e <LIS2DW12_ACC_GetAxesRaw+0x13e>
  }

  /* Read raw data values. */
  if (lis2dw12_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS2DW12_OK)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	3320      	adds	r3, #32
 800262e:	f107 020c 	add.w	r2, r7, #12
 8002632:	4611      	mov	r1, r2
 8002634:	4618      	mov	r0, r3
 8002636:	f000 fda7 	bl	8003188 <lis2dw12_acceleration_raw_get>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d002      	beq.n	8002646 <LIS2DW12_ACC_GetAxesRaw+0x46>
  {
    return LIS2DW12_ERROR;
 8002640:	f04f 33ff 	mov.w	r3, #4294967295
 8002644:	e07b      	b.n	800273e <LIS2DW12_ACC_GetAxesRaw+0x13e>
  }

  switch (mode)
 8002646:	7afb      	ldrb	r3, [r7, #11]
 8002648:	2b1b      	cmp	r3, #27
 800264a:	d873      	bhi.n	8002734 <LIS2DW12_ACC_GetAxesRaw+0x134>
 800264c:	a201      	add	r2, pc, #4	; (adr r2, 8002654 <LIS2DW12_ACC_GetAxesRaw+0x54>)
 800264e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002652:	bf00      	nop
 8002654:	080026c5 	.word	0x080026c5
 8002658:	080026fd 	.word	0x080026fd
 800265c:	080026fd 	.word	0x080026fd
 8002660:	080026fd 	.word	0x080026fd
 8002664:	080026fd 	.word	0x080026fd
 8002668:	08002735 	.word	0x08002735
 800266c:	08002735 	.word	0x08002735
 8002670:	08002735 	.word	0x08002735
 8002674:	080026c5 	.word	0x080026c5
 8002678:	080026fd 	.word	0x080026fd
 800267c:	080026fd 	.word	0x080026fd
 8002680:	080026fd 	.word	0x080026fd
 8002684:	08002735 	.word	0x08002735
 8002688:	08002735 	.word	0x08002735
 800268c:	08002735 	.word	0x08002735
 8002690:	08002735 	.word	0x08002735
 8002694:	080026c5 	.word	0x080026c5
 8002698:	080026fd 	.word	0x080026fd
 800269c:	080026fd 	.word	0x080026fd
 80026a0:	080026fd 	.word	0x080026fd
 80026a4:	080026fd 	.word	0x080026fd
 80026a8:	08002735 	.word	0x08002735
 80026ac:	08002735 	.word	0x08002735
 80026b0:	08002735 	.word	0x08002735
 80026b4:	080026c5 	.word	0x080026c5
 80026b8:	080026fd 	.word	0x080026fd
 80026bc:	080026fd 	.word	0x080026fd
 80026c0:	080026fd 	.word	0x080026fd
    case LIS2DW12_CONT_LOW_PWR_12bit:
    case LIS2DW12_SINGLE_LOW_PWR_12bit:
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
    case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
      /* Data format 12 bits. */
      Value->x = (data_raw.i16bit[0] / 16);
 80026c4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	da00      	bge.n	80026ce <LIS2DW12_ACC_GetAxesRaw+0xce>
 80026cc:	330f      	adds	r3, #15
 80026ce:	111b      	asrs	r3, r3, #4
 80026d0:	b21a      	sxth	r2, r3
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	801a      	strh	r2, [r3, #0]
      Value->y = (data_raw.i16bit[1] / 16);
 80026d6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	da00      	bge.n	80026e0 <LIS2DW12_ACC_GetAxesRaw+0xe0>
 80026de:	330f      	adds	r3, #15
 80026e0:	111b      	asrs	r3, r3, #4
 80026e2:	b21a      	sxth	r2, r3
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	805a      	strh	r2, [r3, #2]
      Value->z = (data_raw.i16bit[2] / 16);
 80026e8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	da00      	bge.n	80026f2 <LIS2DW12_ACC_GetAxesRaw+0xf2>
 80026f0:	330f      	adds	r3, #15
 80026f2:	111b      	asrs	r3, r3, #4
 80026f4:	b21a      	sxth	r2, r3
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	809a      	strh	r2, [r3, #4]
      break;
 80026fa:	e01f      	b.n	800273c <LIS2DW12_ACC_GetAxesRaw+0x13c>
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
      /* Data format 14 bits. */
      Value->x = (data_raw.i16bit[0] / 4);
 80026fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002700:	2b00      	cmp	r3, #0
 8002702:	da00      	bge.n	8002706 <LIS2DW12_ACC_GetAxesRaw+0x106>
 8002704:	3303      	adds	r3, #3
 8002706:	109b      	asrs	r3, r3, #2
 8002708:	b21a      	sxth	r2, r3
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	801a      	strh	r2, [r3, #0]
      Value->y = (data_raw.i16bit[1] / 4);
 800270e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002712:	2b00      	cmp	r3, #0
 8002714:	da00      	bge.n	8002718 <LIS2DW12_ACC_GetAxesRaw+0x118>
 8002716:	3303      	adds	r3, #3
 8002718:	109b      	asrs	r3, r3, #2
 800271a:	b21a      	sxth	r2, r3
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	805a      	strh	r2, [r3, #2]
      Value->z = (data_raw.i16bit[2] / 4);
 8002720:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002724:	2b00      	cmp	r3, #0
 8002726:	da00      	bge.n	800272a <LIS2DW12_ACC_GetAxesRaw+0x12a>
 8002728:	3303      	adds	r3, #3
 800272a:	109b      	asrs	r3, r3, #2
 800272c:	b21a      	sxth	r2, r3
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	809a      	strh	r2, [r3, #4]
      break;
 8002732:	e003      	b.n	800273c <LIS2DW12_ACC_GetAxesRaw+0x13c>

    default:
      ret = LIS2DW12_ERROR;
 8002734:	f04f 33ff 	mov.w	r3, #4294967295
 8002738:	617b      	str	r3, [r7, #20]
      break;
 800273a:	bf00      	nop
  }

  return ret;
 800273c:	697b      	ldr	r3, [r7, #20]
}
 800273e:	4618      	mov	r0, r3
 8002740:	3718      	adds	r7, #24
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop

08002748 <LIS2DW12_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetAxes(LIS2DW12_Object_t *pObj, LIS2DW12_Axes_t *Acceleration)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  LIS2DW12_AxesRaw_t data_raw;
  float sensitivity = 0.0f;
 8002752:	f04f 0300 	mov.w	r3, #0
 8002756:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (LIS2DW12_ACC_GetAxesRaw(pObj, &data_raw) != LIS2DW12_OK)
 8002758:	f107 0310 	add.w	r3, r7, #16
 800275c:	4619      	mov	r1, r3
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f7ff ff4e 	bl	8002600 <LIS2DW12_ACC_GetAxesRaw>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d002      	beq.n	8002770 <LIS2DW12_ACC_GetAxes+0x28>
  {
    return LIS2DW12_ERROR;
 800276a:	f04f 33ff 	mov.w	r3, #4294967295
 800276e:	e03c      	b.n	80027ea <LIS2DW12_ACC_GetAxes+0xa2>
  }

  /* Get LIS2DW12 actual sensitivity. */
  if (LIS2DW12_ACC_GetSensitivity(pObj, &sensitivity) != LIS2DW12_OK)
 8002770:	f107 030c 	add.w	r3, r7, #12
 8002774:	4619      	mov	r1, r3
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f7ff fbd6 	bl	8001f28 <LIS2DW12_ACC_GetSensitivity>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d002      	beq.n	8002788 <LIS2DW12_ACC_GetAxes+0x40>
  {
    return LIS2DW12_ERROR;
 8002782:	f04f 33ff 	mov.w	r3, #4294967295
 8002786:	e030      	b.n	80027ea <LIS2DW12_ACC_GetAxes+0xa2>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.x * sensitivity));
 8002788:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800278c:	ee07 3a90 	vmov	s15, r3
 8002790:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002794:	edd7 7a03 	vldr	s15, [r7, #12]
 8002798:	ee67 7a27 	vmul.f32	s15, s14, s15
 800279c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027a0:	ee17 2a90 	vmov	r2, s15
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.y * sensitivity));
 80027a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80027ac:	ee07 3a90 	vmov	s15, r3
 80027b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80027b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027c0:	ee17 2a90 	vmov	r2, s15
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.z * sensitivity));
 80027c8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80027cc:	ee07 3a90 	vmov	s15, r3
 80027d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80027d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027e0:	ee17 2a90 	vmov	r2, s15
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	609a      	str	r2, [r3, #8]

  return LIS2DW12_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3718      	adds	r7, #24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <LIS2DW12_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_Write_Reg(LIS2DW12_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b082      	sub	sp, #8
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	460b      	mov	r3, r1
 80027fc:	70fb      	strb	r3, [r7, #3]
 80027fe:	4613      	mov	r3, r2
 8002800:	70bb      	strb	r3, [r7, #2]
  if (lis2dw12_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LIS2DW12_OK)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f103 0020 	add.w	r0, r3, #32
 8002808:	1cba      	adds	r2, r7, #2
 800280a:	78f9      	ldrb	r1, [r7, #3]
 800280c:	2301      	movs	r3, #1
 800280e:	f000 fa07 	bl	8002c20 <lis2dw12_write_reg>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d002      	beq.n	800281e <LIS2DW12_Write_Reg+0x2c>
  {
    return LIS2DW12_ERROR;
 8002818:	f04f 33ff 	mov.w	r3, #4294967295
 800281c:	e000      	b.n	8002820 <LIS2DW12_Write_Reg+0x2e>
  }

  return LIS2DW12_OK;
 800281e:	2300      	movs	r3, #0
}
 8002820:	4618      	mov	r0, r3
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled>:
  * @param  Noise the low noise option
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LIS2DW12_ACC_SetOutputDataRate_When_Enabled(LIS2DW12_Object_t *pObj, float Odr,
                                                           LIS2DW12_Operating_Mode_t Mode, LIS2DW12_Low_Noise_t Noise)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	ed87 0a02 	vstr	s0, [r7, #8]
 8002834:	460b      	mov	r3, r1
 8002836:	71fb      	strb	r3, [r7, #7]
 8002838:	4613      	mov	r3, r2
 800283a:	71bb      	strb	r3, [r7, #6]
  lis2dw12_odr_t new_odr;
  lis2dw12_mode_t new_power_mode;

  switch (Mode)
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	3b01      	subs	r3, #1
 8002840:	2b03      	cmp	r3, #3
 8002842:	d80b      	bhi.n	800285c <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x34>
 8002844:	a201      	add	r2, pc, #4	; (adr r2, 800284c <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x24>)
 8002846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800284a:	bf00      	nop
 800284c:	08002889 	.word	0x08002889
 8002850:	080028b5 	.word	0x080028b5
 8002854:	080028e1 	.word	0x080028e1
 8002858:	0800290d 	.word	0x0800290d
  {
    case LIS2DW12_HIGH_PERFORMANCE_MODE:
    default:
      switch (Noise)
 800285c:	79bb      	ldrb	r3, [r7, #6]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d002      	beq.n	8002868 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x40>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_HIGH_PERFORMANCE;
 8002862:	2304      	movs	r3, #4
 8002864:	75fb      	strb	r3, [r7, #23]
          break;
 8002866:	e002      	b.n	800286e <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x46>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE;
 8002868:	2314      	movs	r3, #20
 800286a:	75fb      	strb	r3, [r7, #23]
          break;
 800286c:	bf00      	nop
      }

      /* If High Performance mode minimum ODR is 12.5Hz */
      if (Odr < 12.5f)
 800286e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002872:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8002876:	eef4 7ac7 	vcmpe.f32	s15, s14
 800287a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800287e:	d400      	bmi.n	8002882 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x5a>
      {
        Odr = 12.5f;
      }
      break;
 8002880:	e05a      	b.n	8002938 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 12.5f;
 8002882:	4b6f      	ldr	r3, [pc, #444]	; (8002a40 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x218>)
 8002884:	60bb      	str	r3, [r7, #8]
      break;
 8002886:	e057      	b.n	8002938 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
    case LIS2DW12_LOW_POWER_MODE4:
      switch (Noise)
 8002888:	79bb      	ldrb	r3, [r7, #6]
 800288a:	2b01      	cmp	r3, #1
 800288c:	d002      	beq.n	8002894 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x6c>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_4;
 800288e:	2303      	movs	r3, #3
 8002890:	75fb      	strb	r3, [r7, #23]
          break;
 8002892:	e002      	b.n	800289a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x72>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_4;
 8002894:	2313      	movs	r3, #19
 8002896:	75fb      	strb	r3, [r7, #23]
          break;
 8002898:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 800289a:	edd7 7a02 	vldr	s15, [r7, #8]
 800289e:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8002a44 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 80028a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028aa:	dc00      	bgt.n	80028ae <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x86>
      {
        Odr = 200.0f;
      }
      break;
 80028ac:	e044      	b.n	8002938 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 200.0f;
 80028ae:	4b66      	ldr	r3, [pc, #408]	; (8002a48 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x220>)
 80028b0:	60bb      	str	r3, [r7, #8]
      break;
 80028b2:	e041      	b.n	8002938 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
    case LIS2DW12_LOW_POWER_MODE3:
      switch (Noise)
 80028b4:	79bb      	ldrb	r3, [r7, #6]
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d002      	beq.n	80028c0 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x98>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_3;
 80028ba:	2302      	movs	r3, #2
 80028bc:	75fb      	strb	r3, [r7, #23]
          break;
 80028be:	e002      	b.n	80028c6 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x9e>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3;
 80028c0:	2312      	movs	r3, #18
 80028c2:	75fb      	strb	r3, [r7, #23]
          break;
 80028c4:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 80028c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80028ca:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8002a44 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 80028ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d6:	dc00      	bgt.n	80028da <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xb2>
      {
        Odr = 200.0f;
      }
      break;
 80028d8:	e02e      	b.n	8002938 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 200.0f;
 80028da:	4b5b      	ldr	r3, [pc, #364]	; (8002a48 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x220>)
 80028dc:	60bb      	str	r3, [r7, #8]
      break;
 80028de:	e02b      	b.n	8002938 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
    case LIS2DW12_LOW_POWER_MODE2:
      switch (Noise)
 80028e0:	79bb      	ldrb	r3, [r7, #6]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d002      	beq.n	80028ec <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xc4>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_2;
 80028e6:	2301      	movs	r3, #1
 80028e8:	75fb      	strb	r3, [r7, #23]
          break;
 80028ea:	e002      	b.n	80028f2 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xca>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2;
 80028ec:	2311      	movs	r3, #17
 80028ee:	75fb      	strb	r3, [r7, #23]
          break;
 80028f0:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 80028f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80028f6:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8002a44 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 80028fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002902:	dc00      	bgt.n	8002906 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xde>
      {
        Odr = 200.0f;
      }
      break;
 8002904:	e018      	b.n	8002938 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 200.0f;
 8002906:	4b50      	ldr	r3, [pc, #320]	; (8002a48 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x220>)
 8002908:	60bb      	str	r3, [r7, #8]
      break;
 800290a:	e015      	b.n	8002938 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
    case LIS2DW12_LOW_POWER_MODE1:
      switch (Noise)
 800290c:	79bb      	ldrb	r3, [r7, #6]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d002      	beq.n	8002918 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xf0>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_12bit;
 8002912:	2300      	movs	r3, #0
 8002914:	75fb      	strb	r3, [r7, #23]
          break;
 8002916:	e002      	b.n	800291e <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xf6>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit;
 8002918:	2310      	movs	r3, #16
 800291a:	75fb      	strb	r3, [r7, #23]
          break;
 800291c:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 800291e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002922:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002a44 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 8002926:	eef4 7ac7 	vcmpe.f32	s15, s14
 800292a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800292e:	dc00      	bgt.n	8002932 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x10a>
      {
        Odr = 200.0f;
      }
      break;
 8002930:	e001      	b.n	8002936 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x10e>
        Odr = 200.0f;
 8002932:	4b45      	ldr	r3, [pc, #276]	; (8002a48 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x220>)
 8002934:	60bb      	str	r3, [r7, #8]
      break;
 8002936:	bf00      	nop
  }

  new_odr = (Odr <=    1.6f) ? LIS2DW12_XL_ODR_1Hz6_LP_ONLY
            : (Odr <=   12.5f) ? LIS2DW12_XL_ODR_12Hz5
 8002938:	edd7 7a02 	vldr	s15, [r7, #8]
 800293c:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8002a4c <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x224>
 8002940:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002948:	d801      	bhi.n	800294e <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x126>
 800294a:	2301      	movs	r3, #1
 800294c:	e04d      	b.n	80029ea <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 800294e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002952:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8002956:	eef4 7ac7 	vcmpe.f32	s15, s14
 800295a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295e:	d801      	bhi.n	8002964 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x13c>
 8002960:	2302      	movs	r3, #2
 8002962:	e042      	b.n	80029ea <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002964:	edd7 7a02 	vldr	s15, [r7, #8]
 8002968:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800296c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002974:	d801      	bhi.n	800297a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x152>
 8002976:	2303      	movs	r3, #3
 8002978:	e037      	b.n	80029ea <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 800297a:	edd7 7a02 	vldr	s15, [r7, #8]
 800297e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8002a50 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x228>
 8002982:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800298a:	d801      	bhi.n	8002990 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x168>
 800298c:	2304      	movs	r3, #4
 800298e:	e02c      	b.n	80029ea <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002990:	edd7 7a02 	vldr	s15, [r7, #8]
 8002994:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002a54 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x22c>
 8002998:	eef4 7ac7 	vcmpe.f32	s15, s14
 800299c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a0:	d801      	bhi.n	80029a6 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x17e>
 80029a2:	2305      	movs	r3, #5
 80029a4:	e021      	b.n	80029ea <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 80029a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80029aa:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002a44 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 80029ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b6:	d801      	bhi.n	80029bc <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x194>
 80029b8:	2306      	movs	r3, #6
 80029ba:	e016      	b.n	80029ea <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 80029bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80029c0:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002a58 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x230>
 80029c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029cc:	d801      	bhi.n	80029d2 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1aa>
 80029ce:	2307      	movs	r3, #7
 80029d0:	e00b      	b.n	80029ea <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 80029d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80029d6:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002a5c <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x234>
 80029da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e2:	d801      	bhi.n	80029e8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c0>
 80029e4:	2308      	movs	r3, #8
 80029e6:	e000      	b.n	80029ea <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 80029e8:	2309      	movs	r3, #9
  new_odr = (Odr <=    1.6f) ? LIS2DW12_XL_ODR_1Hz6_LP_ONLY
 80029ea:	75bb      	strb	r3, [r7, #22]
            : (Odr <=  400.0f) ? LIS2DW12_XL_ODR_400Hz
            : (Odr <=  800.0f) ? LIS2DW12_XL_ODR_800Hz
            :                    LIS2DW12_XL_ODR_1k6Hz;

  /* Output data rate selection. */
  if (lis2dw12_data_rate_set(&(pObj->Ctx), new_odr) != LIS2DW12_OK)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	3320      	adds	r3, #32
 80029f0:	7dba      	ldrb	r2, [r7, #22]
 80029f2:	4611      	mov	r1, r2
 80029f4:	4618      	mov	r0, r3
 80029f6:	f000 fa33 	bl	8002e60 <lis2dw12_data_rate_set>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d002      	beq.n	8002a06 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1de>
  {
    return LIS2DW12_ERROR;
 8002a00:	f04f 33ff 	mov.w	r3, #4294967295
 8002a04:	e018      	b.n	8002a38 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x210>
  }

  /* Power mode selection. */
  if (lis2dw12_power_mode_set(&(pObj->Ctx), new_power_mode) != LIS2DW12_OK)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	3320      	adds	r3, #32
 8002a0a:	7dfa      	ldrb	r2, [r7, #23]
 8002a0c:	4611      	mov	r1, r2
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 f91e 	bl	8002c50 <lis2dw12_power_mode_set>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d002      	beq.n	8002a20 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1f8>
  {
    return LIS2DW12_ERROR;
 8002a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a1e:	e00b      	b.n	8002a38 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x210>
  }

  /* Store the current Odr, Mode and Noise values */
  pObj->acc_odr = Odr;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	68ba      	ldr	r2, [r7, #8]
 8002a24:	635a      	str	r2, [r3, #52]	; 0x34
  pObj->acc_operating_mode = Mode;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	79fa      	ldrb	r2, [r7, #7]
 8002a2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  pObj->acc_low_noise = Noise;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	79ba      	ldrb	r2, [r7, #6]
 8002a32:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return LIS2DW12_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	41480000 	.word	0x41480000
 8002a44:	43480000 	.word	0x43480000
 8002a48:	43480000 	.word	0x43480000
 8002a4c:	3fcccccd 	.word	0x3fcccccd
 8002a50:	42480000 	.word	0x42480000
 8002a54:	42c80000 	.word	0x42c80000
 8002a58:	43c80000 	.word	0x43c80000
 8002a5c:	44480000 	.word	0x44480000

08002a60 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled>:
  * @param  Noise the low noise option
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LIS2DW12_ACC_SetOutputDataRate_When_Disabled(LIS2DW12_Object_t *pObj, float Odr,
                                                            LIS2DW12_Operating_Mode_t Mode, LIS2DW12_Low_Noise_t Noise)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	60f8      	str	r0, [r7, #12]
 8002a68:	ed87 0a02 	vstr	s0, [r7, #8]
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	71fb      	strb	r3, [r7, #7]
 8002a70:	4613      	mov	r3, r2
 8002a72:	71bb      	strb	r3, [r7, #6]
  /* Store the new Odr, Mode and Noise values */
  pObj->acc_operating_mode = Mode;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	79fa      	ldrb	r2, [r7, #7]
 8002a78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  pObj->acc_low_noise = Noise;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	79ba      	ldrb	r2, [r7, #6]
 8002a80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pObj->acc_odr = (Odr <=    1.6f) ?    1.6f
                  : (Odr <=   12.5f) ?   12.5f
 8002a84:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a88:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002b48 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8002a8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a94:	d801      	bhi.n	8002a9a <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x3a>
 8002a96:	4b2d      	ldr	r3, [pc, #180]	; (8002b4c <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xec>)
 8002a98:	e04d      	b.n	8002b36 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=   25.0f) ?   25.0f
 8002a9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a9e:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8002aa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aaa:	d801      	bhi.n	8002ab0 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x50>
 8002aac:	4b28      	ldr	r3, [pc, #160]	; (8002b50 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xf0>)
 8002aae:	e042      	b.n	8002b36 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=   50.0f) ?   50.0f
 8002ab0:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ab4:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002ab8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ac0:	d801      	bhi.n	8002ac6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x66>
 8002ac2:	4b24      	ldr	r3, [pc, #144]	; (8002b54 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xf4>)
 8002ac4:	e037      	b.n	8002b36 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=  100.0f) ?  100.0f
 8002ac6:	edd7 7a02 	vldr	s15, [r7, #8]
 8002aca:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002b58 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xf8>
 8002ace:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad6:	d801      	bhi.n	8002adc <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x7c>
 8002ad8:	4b20      	ldr	r3, [pc, #128]	; (8002b5c <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xfc>)
 8002ada:	e02c      	b.n	8002b36 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=  200.0f) ?  200.0f
 8002adc:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ae0:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002b60 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x100>
 8002ae4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aec:	d801      	bhi.n	8002af2 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x92>
 8002aee:	4b1d      	ldr	r3, [pc, #116]	; (8002b64 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x104>)
 8002af0:	e021      	b.n	8002b36 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=  400.0f) ?  400.0f
 8002af2:	edd7 7a02 	vldr	s15, [r7, #8]
 8002af6:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002b68 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x108>
 8002afa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b02:	d801      	bhi.n	8002b08 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xa8>
 8002b04:	4b19      	ldr	r3, [pc, #100]	; (8002b6c <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x10c>)
 8002b06:	e016      	b.n	8002b36 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=  800.0f) ?  800.0f
 8002b08:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b0c:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8002b70 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x110>
 8002b10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b18:	d801      	bhi.n	8002b1e <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xbe>
 8002b1a:	4b16      	ldr	r3, [pc, #88]	; (8002b74 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x114>)
 8002b1c:	e00b      	b.n	8002b36 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  :                    1600.0f;
 8002b1e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b22:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002b78 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x118>
 8002b26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b2e:	d801      	bhi.n	8002b34 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8002b30:	4b12      	ldr	r3, [pc, #72]	; (8002b7c <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x11c>)
 8002b32:	e000      	b.n	8002b36 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
 8002b34:	4b12      	ldr	r3, [pc, #72]	; (8002b80 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x120>)
  pObj->acc_odr = (Odr <=    1.6f) ?    1.6f
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	6353      	str	r3, [r2, #52]	; 0x34

  return LIS2DW12_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3714      	adds	r7, #20
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	3fcccccd 	.word	0x3fcccccd
 8002b4c:	3fcccccd 	.word	0x3fcccccd
 8002b50:	41480000 	.word	0x41480000
 8002b54:	41c80000 	.word	0x41c80000
 8002b58:	42480000 	.word	0x42480000
 8002b5c:	42480000 	.word	0x42480000
 8002b60:	42c80000 	.word	0x42c80000
 8002b64:	42c80000 	.word	0x42c80000
 8002b68:	43480000 	.word	0x43480000
 8002b6c:	43480000 	.word	0x43480000
 8002b70:	43c80000 	.word	0x43c80000
 8002b74:	43c80000 	.word	0x43c80000
 8002b78:	44480000 	.word	0x44480000
 8002b7c:	44480000 	.word	0x44480000
 8002b80:	44c80000 	.word	0x44c80000

08002b84 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002b84:	b590      	push	{r4, r7, lr}
 8002b86:	b087      	sub	sp, #28
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	607a      	str	r2, [r7, #4]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	460b      	mov	r3, r1
 8002b92:	72fb      	strb	r3, [r7, #11]
 8002b94:	4613      	mov	r3, r2
 8002b96:	813b      	strh	r3, [r7, #8]
  LIS2DW12_Object_t *pObj = (LIS2DW12_Object_t *)Handle;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	695c      	ldr	r4, [r3, #20]
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	7b1b      	ldrb	r3, [r3, #12]
 8002ba4:	b298      	uxth	r0, r3
 8002ba6:	7afb      	ldrb	r3, [r7, #11]
 8002ba8:	b299      	uxth	r1, r3
 8002baa:	893b      	ldrh	r3, [r7, #8]
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	47a0      	blx	r4
 8002bb0:	4603      	mov	r3, r0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	371c      	adds	r7, #28
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd90      	pop	{r4, r7, pc}

08002bba <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002bba:	b590      	push	{r4, r7, lr}
 8002bbc:	b087      	sub	sp, #28
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	60f8      	str	r0, [r7, #12]
 8002bc2:	607a      	str	r2, [r7, #4]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	72fb      	strb	r3, [r7, #11]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	813b      	strh	r3, [r7, #8]
  LIS2DW12_Object_t *pObj = (LIS2DW12_Object_t *)Handle;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	691c      	ldr	r4, [r3, #16]
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	7b1b      	ldrb	r3, [r3, #12]
 8002bda:	b298      	uxth	r0, r3
 8002bdc:	7afb      	ldrb	r3, [r7, #11]
 8002bde:	b299      	uxth	r1, r3
 8002be0:	893b      	ldrh	r3, [r7, #8]
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	47a0      	blx	r4
 8002be6:	4603      	mov	r3, r0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	371c      	adds	r7, #28
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd90      	pop	{r4, r7, pc}

08002bf0 <lis2dw12_read_reg>:
  *
  */
int32_t lis2dw12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8002bf0:	b590      	push	{r4, r7, lr}
 8002bf2:	b087      	sub	sp, #28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	607a      	str	r2, [r7, #4]
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	72fb      	strb	r3, [r7, #11]
 8002c00:	4613      	mov	r3, r2
 8002c02:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	685c      	ldr	r4, [r3, #4]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	68d8      	ldr	r0, [r3, #12]
 8002c0c:	893b      	ldrh	r3, [r7, #8]
 8002c0e:	7af9      	ldrb	r1, [r7, #11]
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	47a0      	blx	r4
 8002c14:	6178      	str	r0, [r7, #20]

  return ret;
 8002c16:	697b      	ldr	r3, [r7, #20]
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	371c      	adds	r7, #28
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd90      	pop	{r4, r7, pc}

08002c20 <lis2dw12_write_reg>:
  *
  */
int32_t lis2dw12_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                           uint8_t *data,
                           uint16_t len)
{
 8002c20:	b590      	push	{r4, r7, lr}
 8002c22:	b087      	sub	sp, #28
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	607a      	str	r2, [r7, #4]
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	72fb      	strb	r3, [r7, #11]
 8002c30:	4613      	mov	r3, r2
 8002c32:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681c      	ldr	r4, [r3, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	68d8      	ldr	r0, [r3, #12]
 8002c3c:	893b      	ldrh	r3, [r7, #8]
 8002c3e:	7af9      	ldrb	r1, [r7, #11]
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	47a0      	blx	r4
 8002c44:	6178      	str	r0, [r7, #20]

  return ret;
 8002c46:	697b      	ldr	r3, [r7, #20]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	371c      	adds	r7, #28
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd90      	pop	{r4, r7, pc}

08002c50 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b086      	sub	sp, #24
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002c5c:	f107 0210 	add.w	r2, r7, #16
 8002c60:	2301      	movs	r3, #1
 8002c62:	2120      	movs	r1, #32
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f7ff ffc3 	bl	8002bf0 <lis2dw12_read_reg>
 8002c6a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d118      	bne.n	8002ca4 <lis2dw12_power_mode_set+0x54>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 8002c72:	78fb      	ldrb	r3, [r7, #3]
 8002c74:	089b      	lsrs	r3, r3, #2
 8002c76:	f003 0303 	and.w	r3, r3, #3
 8002c7a:	b2da      	uxtb	r2, r3
 8002c7c:	7c3b      	ldrb	r3, [r7, #16]
 8002c7e:	f362 0383 	bfi	r3, r2, #2, #2
 8002c82:	743b      	strb	r3, [r7, #16]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8002c84:	78fb      	ldrb	r3, [r7, #3]
 8002c86:	f003 0303 	and.w	r3, r3, #3
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	7c3b      	ldrb	r3, [r7, #16]
 8002c8e:	f362 0301 	bfi	r3, r2, #0, #2
 8002c92:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002c94:	f107 0210 	add.w	r2, r7, #16
 8002c98:	2301      	movs	r3, #1
 8002c9a:	2120      	movs	r1, #32
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f7ff ffbf 	bl	8002c20 <lis2dw12_write_reg>
 8002ca2:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d107      	bne.n	8002cba <lis2dw12_power_mode_set+0x6a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8002caa:	f107 020c 	add.w	r2, r7, #12
 8002cae:	2301      	movs	r3, #1
 8002cb0:	2125      	movs	r1, #37	; 0x25
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f7ff ff9c 	bl	8002bf0 <lis2dw12_read_reg>
 8002cb8:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d110      	bne.n	8002ce2 <lis2dw12_power_mode_set+0x92>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 8002cc0:	78fb      	ldrb	r3, [r7, #3]
 8002cc2:	091b      	lsrs	r3, r3, #4
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	b2da      	uxtb	r2, r3
 8002cca:	7b3b      	ldrb	r3, [r7, #12]
 8002ccc:	f362 0382 	bfi	r3, r2, #2, #1
 8002cd0:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8002cd2:	f107 020c 	add.w	r2, r7, #12
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	2125      	movs	r1, #37	; 0x25
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f7ff ffa0 	bl	8002c20 <lis2dw12_write_reg>
 8002ce0:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8002ce2:	697b      	ldr	r3, [r7, #20]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3718      	adds	r7, #24
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <lis2dw12_power_mode_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_get(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t *val)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002cf6:	f107 0210 	add.w	r2, r7, #16
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	2120      	movs	r1, #32
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7ff ff76 	bl	8002bf0 <lis2dw12_read_reg>
 8002d04:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f040 80a3 	bne.w	8002e54 <lis2dw12_power_mode_get+0x168>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8002d0e:	f107 020c 	add.w	r2, r7, #12
 8002d12:	2301      	movs	r3, #1
 8002d14:	2125      	movs	r1, #37	; 0x25
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7ff ff6a 	bl	8002bf0 <lis2dw12_read_reg>
 8002d1c:	6178      	str	r0, [r7, #20]

    switch (((ctrl6.low_noise << 4) + (ctrl1.mode << 2) +
 8002d1e:	7b3b      	ldrb	r3, [r7, #12]
 8002d20:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	011a      	lsls	r2, r3, #4
 8002d28:	7c3b      	ldrb	r3, [r7, #16]
 8002d2a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4413      	add	r3, r2
             ctrl1.lp_mode))
 8002d34:	7c3a      	ldrb	r2, [r7, #16]
 8002d36:	f3c2 0201 	ubfx	r2, r2, #0, #2
 8002d3a:	b2d2      	uxtb	r2, r2
    switch (((ctrl6.low_noise << 4) + (ctrl1.mode << 2) +
 8002d3c:	4413      	add	r3, r2
 8002d3e:	2b1b      	cmp	r3, #27
 8002d40:	f200 8084 	bhi.w	8002e4c <lis2dw12_power_mode_get+0x160>
 8002d44:	a201      	add	r2, pc, #4	; (adr r2, 8002d4c <lis2dw12_power_mode_get+0x60>)
 8002d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d4a:	bf00      	nop
 8002d4c:	08002ddd 	.word	0x08002ddd
 8002d50:	08002dd5 	.word	0x08002dd5
 8002d54:	08002dcd 	.word	0x08002dcd
 8002d58:	08002dc5 	.word	0x08002dc5
 8002d5c:	08002dbd 	.word	0x08002dbd
 8002d60:	08002e4d 	.word	0x08002e4d
 8002d64:	08002e4d 	.word	0x08002e4d
 8002d68:	08002e4d 	.word	0x08002e4d
 8002d6c:	08002dfd 	.word	0x08002dfd
 8002d70:	08002df5 	.word	0x08002df5
 8002d74:	08002ded 	.word	0x08002ded
 8002d78:	08002de5 	.word	0x08002de5
 8002d7c:	08002e4d 	.word	0x08002e4d
 8002d80:	08002e4d 	.word	0x08002e4d
 8002d84:	08002e4d 	.word	0x08002e4d
 8002d88:	08002e4d 	.word	0x08002e4d
 8002d8c:	08002e25 	.word	0x08002e25
 8002d90:	08002e1d 	.word	0x08002e1d
 8002d94:	08002e15 	.word	0x08002e15
 8002d98:	08002e0d 	.word	0x08002e0d
 8002d9c:	08002e05 	.word	0x08002e05
 8002da0:	08002e4d 	.word	0x08002e4d
 8002da4:	08002e4d 	.word	0x08002e4d
 8002da8:	08002e4d 	.word	0x08002e4d
 8002dac:	08002e45 	.word	0x08002e45
 8002db0:	08002e3d 	.word	0x08002e3d
 8002db4:	08002e35 	.word	0x08002e35
 8002db8:	08002e2d 	.word	0x08002e2d
    {
      case LIS2DW12_HIGH_PERFORMANCE:
        *val = LIS2DW12_HIGH_PERFORMANCE;
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	2204      	movs	r2, #4
 8002dc0:	701a      	strb	r2, [r3, #0]
        break;
 8002dc2:	e048      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_4:
        *val = LIS2DW12_CONT_LOW_PWR_4;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	2203      	movs	r2, #3
 8002dc8:	701a      	strb	r2, [r3, #0]
        break;
 8002dca:	e044      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_3:
        *val = LIS2DW12_CONT_LOW_PWR_3;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	2202      	movs	r2, #2
 8002dd0:	701a      	strb	r2, [r3, #0]
        break;
 8002dd2:	e040      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_2:
        *val = LIS2DW12_CONT_LOW_PWR_2;
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	701a      	strb	r2, [r3, #0]
        break;
 8002dda:	e03c      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_12bit:
        *val = LIS2DW12_CONT_LOW_PWR_12bit;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	2200      	movs	r2, #0
 8002de0:	701a      	strb	r2, [r3, #0]
        break;
 8002de2:	e038      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_4:
        *val = LIS2DW12_SINGLE_LOW_PWR_4;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	220b      	movs	r2, #11
 8002de8:	701a      	strb	r2, [r3, #0]
        break;
 8002dea:	e034      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_3:
        *val = LIS2DW12_SINGLE_LOW_PWR_3;
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	220a      	movs	r2, #10
 8002df0:	701a      	strb	r2, [r3, #0]
        break;
 8002df2:	e030      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_2:
        *val = LIS2DW12_SINGLE_LOW_PWR_2;
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	2209      	movs	r2, #9
 8002df8:	701a      	strb	r2, [r3, #0]
        break;
 8002dfa:	e02c      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_12bit:
        *val = LIS2DW12_SINGLE_LOW_PWR_12bit;
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	2208      	movs	r2, #8
 8002e00:	701a      	strb	r2, [r3, #0]
        break;
 8002e02:	e028      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
        *val = LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE;
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	2214      	movs	r2, #20
 8002e08:	701a      	strb	r2, [r3, #0]
        break;
 8002e0a:	e024      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_4:
        *val = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_4;
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	2213      	movs	r2, #19
 8002e10:	701a      	strb	r2, [r3, #0]
        break;
 8002e12:	e020      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3:
        *val = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	2212      	movs	r2, #18
 8002e18:	701a      	strb	r2, [r3, #0]
        break;
 8002e1a:	e01c      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2:
        *val = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	2211      	movs	r2, #17
 8002e20:	701a      	strb	r2, [r3, #0]
        break;
 8002e22:	e018      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        *val = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit;
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	2210      	movs	r2, #16
 8002e28:	701a      	strb	r2, [r3, #0]
        break;
 8002e2a:	e014      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        *val = LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	221b      	movs	r2, #27
 8002e30:	701a      	strb	r2, [r3, #0]
        break;
 8002e32:	e010      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        *val = LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3;
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	221a      	movs	r2, #26
 8002e38:	701a      	strb	r2, [r3, #0]
        break;
 8002e3a:	e00c      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        *val = LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2;
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	2219      	movs	r2, #25
 8002e40:	701a      	strb	r2, [r3, #0]
        break;
 8002e42:	e008      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
        *val = LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit;
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	2218      	movs	r2, #24
 8002e48:	701a      	strb	r2, [r3, #0]
        break;
 8002e4a:	e004      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>

      default:
        *val = LIS2DW12_HIGH_PERFORMANCE;
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	2204      	movs	r2, #4
 8002e50:	701a      	strb	r2, [r3, #0]
        break;
 8002e52:	e000      	b.n	8002e56 <lis2dw12_power_mode_get+0x16a>
    }
  }
 8002e54:	bf00      	nop

  return ret;
 8002e56:	697b      	ldr	r3, [r7, #20]
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3718      	adds	r7, #24
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	460b      	mov	r3, r1
 8002e6a:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002e6c:	f107 0210 	add.w	r2, r7, #16
 8002e70:	2301      	movs	r3, #1
 8002e72:	2120      	movs	r1, #32
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f7ff febb 	bl	8002bf0 <lis2dw12_read_reg>
 8002e7a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d10f      	bne.n	8002ea2 <lis2dw12_data_rate_set+0x42>
  {
    ctrl1.odr = (uint8_t) val;
 8002e82:	78fb      	ldrb	r3, [r7, #3]
 8002e84:	f003 030f 	and.w	r3, r3, #15
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	7c3b      	ldrb	r3, [r7, #16]
 8002e8c:	f362 1307 	bfi	r3, r2, #4, #4
 8002e90:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002e92:	f107 0210 	add.w	r2, r7, #16
 8002e96:	2301      	movs	r3, #1
 8002e98:	2120      	movs	r1, #32
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7ff fec0 	bl	8002c20 <lis2dw12_write_reg>
 8002ea0:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d107      	bne.n	8002eb8 <lis2dw12_data_rate_set+0x58>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8002ea8:	f107 020c 	add.w	r2, r7, #12
 8002eac:	2301      	movs	r3, #1
 8002eae:	2122      	movs	r1, #34	; 0x22
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff fe9d 	bl	8002bf0 <lis2dw12_read_reg>
 8002eb6:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d110      	bne.n	8002ee0 <lis2dw12_data_rate_set+0x80>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 8002ebe:	78fb      	ldrb	r3, [r7, #3]
 8002ec0:	091b      	lsrs	r3, r3, #4
 8002ec2:	f003 0303 	and.w	r3, r3, #3
 8002ec6:	b2da      	uxtb	r2, r3
 8002ec8:	7b3b      	ldrb	r3, [r7, #12]
 8002eca:	f362 0301 	bfi	r3, r2, #0, #2
 8002ece:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8002ed0:	f107 020c 	add.w	r2, r7, #12
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	2122      	movs	r1, #34	; 0x22
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f7ff fea1 	bl	8002c20 <lis2dw12_write_reg>
 8002ede:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8002ee0:	697b      	ldr	r3, [r7, #20]
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3718      	adds	r7, #24
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
	...

08002eec <lis2dw12_data_rate_get>:
  * @param  val      Get the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_get(stmdev_ctx_t *ctx, lis2dw12_odr_t *val)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002ef6:	f107 0210 	add.w	r2, r7, #16
 8002efa:	2301      	movs	r3, #1
 8002efc:	2120      	movs	r1, #32
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f7ff fe76 	bl	8002bf0 <lis2dw12_read_reg>
 8002f04:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f040 80b3 	bne.w	8003074 <lis2dw12_data_rate_get+0x188>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8002f0e:	f107 020c 	add.w	r2, r7, #12
 8002f12:	2301      	movs	r3, #1
 8002f14:	2122      	movs	r1, #34	; 0x22
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f7ff fe6a 	bl	8002bf0 <lis2dw12_read_reg>
 8002f1c:	6178      	str	r0, [r7, #20]

    switch ((ctrl3.slp_mode << 4) + ctrl1.odr)
 8002f1e:	7b3b      	ldrb	r3, [r7, #12]
 8002f20:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	011b      	lsls	r3, r3, #4
 8002f28:	7c3a      	ldrb	r2, [r7, #16]
 8002f2a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	4413      	add	r3, r2
 8002f32:	2b32      	cmp	r3, #50	; 0x32
 8002f34:	f200 809a 	bhi.w	800306c <lis2dw12_data_rate_get+0x180>
 8002f38:	a201      	add	r2, pc, #4	; (adr r2, 8002f40 <lis2dw12_data_rate_get+0x54>)
 8002f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f3e:	bf00      	nop
 8002f40:	0800300d 	.word	0x0800300d
 8002f44:	08003015 	.word	0x08003015
 8002f48:	0800301d 	.word	0x0800301d
 8002f4c:	08003025 	.word	0x08003025
 8002f50:	0800302d 	.word	0x0800302d
 8002f54:	08003035 	.word	0x08003035
 8002f58:	0800303d 	.word	0x0800303d
 8002f5c:	08003045 	.word	0x08003045
 8002f60:	0800304d 	.word	0x0800304d
 8002f64:	08003055 	.word	0x08003055
 8002f68:	0800306d 	.word	0x0800306d
 8002f6c:	0800306d 	.word	0x0800306d
 8002f70:	0800306d 	.word	0x0800306d
 8002f74:	0800306d 	.word	0x0800306d
 8002f78:	0800306d 	.word	0x0800306d
 8002f7c:	0800306d 	.word	0x0800306d
 8002f80:	0800306d 	.word	0x0800306d
 8002f84:	0800306d 	.word	0x0800306d
 8002f88:	08003065 	.word	0x08003065
 8002f8c:	0800306d 	.word	0x0800306d
 8002f90:	0800306d 	.word	0x0800306d
 8002f94:	0800306d 	.word	0x0800306d
 8002f98:	0800306d 	.word	0x0800306d
 8002f9c:	0800306d 	.word	0x0800306d
 8002fa0:	0800306d 	.word	0x0800306d
 8002fa4:	0800306d 	.word	0x0800306d
 8002fa8:	0800306d 	.word	0x0800306d
 8002fac:	0800306d 	.word	0x0800306d
 8002fb0:	0800306d 	.word	0x0800306d
 8002fb4:	0800306d 	.word	0x0800306d
 8002fb8:	0800306d 	.word	0x0800306d
 8002fbc:	0800306d 	.word	0x0800306d
 8002fc0:	0800306d 	.word	0x0800306d
 8002fc4:	0800306d 	.word	0x0800306d
 8002fc8:	0800306d 	.word	0x0800306d
 8002fcc:	0800306d 	.word	0x0800306d
 8002fd0:	0800306d 	.word	0x0800306d
 8002fd4:	0800306d 	.word	0x0800306d
 8002fd8:	0800306d 	.word	0x0800306d
 8002fdc:	0800306d 	.word	0x0800306d
 8002fe0:	0800306d 	.word	0x0800306d
 8002fe4:	0800306d 	.word	0x0800306d
 8002fe8:	0800306d 	.word	0x0800306d
 8002fec:	0800306d 	.word	0x0800306d
 8002ff0:	0800306d 	.word	0x0800306d
 8002ff4:	0800306d 	.word	0x0800306d
 8002ff8:	0800306d 	.word	0x0800306d
 8002ffc:	0800306d 	.word	0x0800306d
 8003000:	0800306d 	.word	0x0800306d
 8003004:	0800306d 	.word	0x0800306d
 8003008:	0800305d 	.word	0x0800305d
    {
      case LIS2DW12_XL_ODR_OFF:
        *val = LIS2DW12_XL_ODR_OFF;
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	2200      	movs	r2, #0
 8003010:	701a      	strb	r2, [r3, #0]
        break;
 8003012:	e030      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_1Hz6_LP_ONLY:
        *val = LIS2DW12_XL_ODR_1Hz6_LP_ONLY;
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	2201      	movs	r2, #1
 8003018:	701a      	strb	r2, [r3, #0]
        break;
 800301a:	e02c      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_12Hz5:
        *val = LIS2DW12_XL_ODR_12Hz5;
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	2202      	movs	r2, #2
 8003020:	701a      	strb	r2, [r3, #0]
        break;
 8003022:	e028      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_25Hz:
        *val = LIS2DW12_XL_ODR_25Hz;
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	2203      	movs	r2, #3
 8003028:	701a      	strb	r2, [r3, #0]
        break;
 800302a:	e024      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_50Hz:
        *val = LIS2DW12_XL_ODR_50Hz;
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	2204      	movs	r2, #4
 8003030:	701a      	strb	r2, [r3, #0]
        break;
 8003032:	e020      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_100Hz:
        *val = LIS2DW12_XL_ODR_100Hz;
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	2205      	movs	r2, #5
 8003038:	701a      	strb	r2, [r3, #0]
        break;
 800303a:	e01c      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_200Hz:
        *val = LIS2DW12_XL_ODR_200Hz;
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	2206      	movs	r2, #6
 8003040:	701a      	strb	r2, [r3, #0]
        break;
 8003042:	e018      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_400Hz:
        *val = LIS2DW12_XL_ODR_400Hz;
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	2207      	movs	r2, #7
 8003048:	701a      	strb	r2, [r3, #0]
        break;
 800304a:	e014      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_800Hz:
        *val = LIS2DW12_XL_ODR_800Hz;
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	2208      	movs	r2, #8
 8003050:	701a      	strb	r2, [r3, #0]
        break;
 8003052:	e010      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_1k6Hz:
        *val = LIS2DW12_XL_ODR_1k6Hz;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	2209      	movs	r2, #9
 8003058:	701a      	strb	r2, [r3, #0]
        break;
 800305a:	e00c      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_SET_SW_TRIG:
        *val = LIS2DW12_XL_SET_SW_TRIG;
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	2232      	movs	r2, #50	; 0x32
 8003060:	701a      	strb	r2, [r3, #0]
        break;
 8003062:	e008      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_SET_PIN_TRIG:
        *val = LIS2DW12_XL_SET_PIN_TRIG;
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	2212      	movs	r2, #18
 8003068:	701a      	strb	r2, [r3, #0]
        break;
 800306a:	e004      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>

      default:
        *val = LIS2DW12_XL_ODR_OFF;
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	2200      	movs	r2, #0
 8003070:	701a      	strb	r2, [r3, #0]
        break;
 8003072:	e000      	b.n	8003076 <lis2dw12_data_rate_get+0x18a>
    }
  }
 8003074:	bf00      	nop

  return ret;
 8003076:	697b      	ldr	r3, [r7, #20]
}
 8003078:	4618      	mov	r0, r3
 800307a:	3718      	adds	r7, #24
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <lis2dw12_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	460b      	mov	r3, r1
 800308a:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800308c:	f107 0208 	add.w	r2, r7, #8
 8003090:	2301      	movs	r3, #1
 8003092:	2121      	movs	r1, #33	; 0x21
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f7ff fdab 	bl	8002bf0 <lis2dw12_read_reg>
 800309a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d10f      	bne.n	80030c2 <lis2dw12_block_data_update_set+0x42>
  {
    reg.bdu = val;
 80030a2:	78fb      	ldrb	r3, [r7, #3]
 80030a4:	f003 0301 	and.w	r3, r3, #1
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	7a3b      	ldrb	r3, [r7, #8]
 80030ac:	f362 03c3 	bfi	r3, r2, #3, #1
 80030b0:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 80030b2:	f107 0208 	add.w	r2, r7, #8
 80030b6:	2301      	movs	r3, #1
 80030b8:	2121      	movs	r1, #33	; 0x21
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f7ff fdb0 	bl	8002c20 <lis2dw12_write_reg>
 80030c0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80030c2:	68fb      	ldr	r3, [r7, #12]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3710      	adds	r7, #16
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	460b      	mov	r3, r1
 80030d6:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 80030d8:	f107 0208 	add.w	r2, r7, #8
 80030dc:	2301      	movs	r3, #1
 80030de:	2125      	movs	r1, #37	; 0x25
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f7ff fd85 	bl	8002bf0 <lis2dw12_read_reg>
 80030e6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d10f      	bne.n	800310e <lis2dw12_full_scale_set+0x42>
  {
    reg.fs = (uint8_t) val;
 80030ee:	78fb      	ldrb	r3, [r7, #3]
 80030f0:	f003 0303 	and.w	r3, r3, #3
 80030f4:	b2da      	uxtb	r2, r3
 80030f6:	7a3b      	ldrb	r3, [r7, #8]
 80030f8:	f362 1305 	bfi	r3, r2, #4, #2
 80030fc:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 80030fe:	f107 0208 	add.w	r2, r7, #8
 8003102:	2301      	movs	r3, #1
 8003104:	2125      	movs	r1, #37	; 0x25
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7ff fd8a 	bl	8002c20 <lis2dw12_write_reg>
 800310c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800310e:	68fb      	ldr	r3, [r7, #12]
}
 8003110:	4618      	mov	r0, r3
 8003112:	3710      	adds	r7, #16
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <lis2dw12_full_scale_get>:
  * @param  val      Get the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_get(stmdev_ctx_t *ctx, lis2dw12_fs_t *val)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8003122:	f107 0208 	add.w	r2, r7, #8
 8003126:	2301      	movs	r3, #1
 8003128:	2125      	movs	r1, #37	; 0x25
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f7ff fd60 	bl	8002bf0 <lis2dw12_read_reg>
 8003130:	60f8      	str	r0, [r7, #12]

  switch (reg.fs)
 8003132:	7a3b      	ldrb	r3, [r7, #8]
 8003134:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b03      	cmp	r3, #3
 800313c:	d81a      	bhi.n	8003174 <lis2dw12_full_scale_get+0x5c>
 800313e:	a201      	add	r2, pc, #4	; (adr r2, 8003144 <lis2dw12_full_scale_get+0x2c>)
 8003140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003144:	08003155 	.word	0x08003155
 8003148:	0800315d 	.word	0x0800315d
 800314c:	08003165 	.word	0x08003165
 8003150:	0800316d 	.word	0x0800316d
  {
    case LIS2DW12_2g:
      *val = LIS2DW12_2g;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	2200      	movs	r2, #0
 8003158:	701a      	strb	r2, [r3, #0]
      break;
 800315a:	e00f      	b.n	800317c <lis2dw12_full_scale_get+0x64>

    case LIS2DW12_4g:
      *val = LIS2DW12_4g;
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	2201      	movs	r2, #1
 8003160:	701a      	strb	r2, [r3, #0]
      break;
 8003162:	e00b      	b.n	800317c <lis2dw12_full_scale_get+0x64>

    case LIS2DW12_8g:
      *val = LIS2DW12_8g;
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	2202      	movs	r2, #2
 8003168:	701a      	strb	r2, [r3, #0]
      break;
 800316a:	e007      	b.n	800317c <lis2dw12_full_scale_get+0x64>

    case LIS2DW12_16g:
      *val = LIS2DW12_16g;
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	2203      	movs	r2, #3
 8003170:	701a      	strb	r2, [r3, #0]
      break;
 8003172:	e003      	b.n	800317c <lis2dw12_full_scale_get+0x64>

    default:
      *val = LIS2DW12_2g;
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	2200      	movs	r2, #0
 8003178:	701a      	strb	r2, [r3, #0]
      break;
 800317a:	bf00      	nop
  }

  return ret;
 800317c:	68fb      	ldr	r3, [r7, #12]
}
 800317e:	4618      	mov	r0, r3
 8003180:	3710      	adds	r7, #16
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop

08003188 <lis2dw12_acceleration_raw_get>:
  * @param  val      buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_OUT_X_L, buff, 6);
 8003192:	f107 020c 	add.w	r2, r7, #12
 8003196:	2306      	movs	r3, #6
 8003198:	2128      	movs	r1, #40	; 0x28
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f7ff fd28 	bl	8002bf0 <lis2dw12_read_reg>
 80031a0:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80031a2:	7b7b      	ldrb	r3, [r7, #13]
 80031a4:	b21a      	sxth	r2, r3
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	021b      	lsls	r3, r3, #8
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	7b3b      	ldrb	r3, [r7, #12]
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	4413      	add	r3, r2
 80031bc:	b29b      	uxth	r3, r3
 80031be:	b21a      	sxth	r2, r3
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80031c4:	7bfa      	ldrb	r2, [r7, #15]
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	3302      	adds	r3, #2
 80031ca:	b212      	sxth	r2, r2
 80031cc:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	3302      	adds	r3, #2
 80031d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	021b      	lsls	r3, r3, #8
 80031da:	b29a      	uxth	r2, r3
 80031dc:	7bbb      	ldrb	r3, [r7, #14]
 80031de:	b29b      	uxth	r3, r3
 80031e0:	4413      	add	r3, r2
 80031e2:	b29a      	uxth	r2, r3
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	3302      	adds	r3, #2
 80031e8:	b212      	sxth	r2, r2
 80031ea:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80031ec:	7c7a      	ldrb	r2, [r7, #17]
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	3304      	adds	r3, #4
 80031f2:	b212      	sxth	r2, r2
 80031f4:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	3304      	adds	r3, #4
 80031fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031fe:	b29b      	uxth	r3, r3
 8003200:	021b      	lsls	r3, r3, #8
 8003202:	b29a      	uxth	r2, r3
 8003204:	7c3b      	ldrb	r3, [r7, #16]
 8003206:	b29b      	uxth	r3, r3
 8003208:	4413      	add	r3, r2
 800320a:	b29a      	uxth	r2, r3
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	3304      	adds	r3, #4
 8003210:	b212      	sxth	r2, r2
 8003212:	801a      	strh	r2, [r3, #0]

  return ret;
 8003214:	697b      	ldr	r3, [r7, #20]
}
 8003216:	4618      	mov	r0, r3
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}

0800321e <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800321e:	b580      	push	{r7, lr}
 8003220:	b084      	sub	sp, #16
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
 8003226:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 8003228:	2301      	movs	r3, #1
 800322a:	683a      	ldr	r2, [r7, #0]
 800322c:	210f      	movs	r1, #15
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f7ff fcde 	bl	8002bf0 <lis2dw12_read_reg>
 8003234:	60f8      	str	r0, [r7, #12]

  return ret;
 8003236:	68fb      	ldr	r3, [r7, #12]
}
 8003238:	4618      	mov	r0, r3
 800323a:	3710      	adds	r7, #16
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <lis2dw12_auto_increment_set>:
  * @param  val      change the values of if_add_inc in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	460b      	mov	r3, r1
 800324a:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800324c:	f107 0208 	add.w	r2, r7, #8
 8003250:	2301      	movs	r3, #1
 8003252:	2121      	movs	r1, #33	; 0x21
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f7ff fccb 	bl	8002bf0 <lis2dw12_read_reg>
 800325a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d10f      	bne.n	8003282 <lis2dw12_auto_increment_set+0x42>
  {
    reg.if_add_inc = val;
 8003262:	78fb      	ldrb	r3, [r7, #3]
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	b2da      	uxtb	r2, r3
 800326a:	7a3b      	ldrb	r3, [r7, #8]
 800326c:	f362 0382 	bfi	r3, r2, #2, #1
 8003270:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8003272:	f107 0208 	add.w	r2, r7, #8
 8003276:	2301      	movs	r3, #1
 8003278:	2121      	movs	r1, #33	; 0x21
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f7ff fcd0 	bl	8002c20 <lis2dw12_write_reg>
 8003280:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003282:	68fb      	ldr	r3, [r7, #12]
}
 8003284:	4618      	mov	r0, r3
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <lis2dw12_fifo_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_fifo_mode_set(stmdev_ctx_t *ctx,
                               lis2dw12_fmode_t val)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	460b      	mov	r3, r1
 8003296:	70fb      	strb	r3, [r7, #3]
  lis2dw12_fifo_ctrl_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_FIFO_CTRL, (uint8_t *) &reg, 1);
 8003298:	f107 0208 	add.w	r2, r7, #8
 800329c:	2301      	movs	r3, #1
 800329e:	212e      	movs	r1, #46	; 0x2e
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7ff fca5 	bl	8002bf0 <lis2dw12_read_reg>
 80032a6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10f      	bne.n	80032ce <lis2dw12_fifo_mode_set+0x42>
  {
    reg.fmode = (uint8_t) val;
 80032ae:	78fb      	ldrb	r3, [r7, #3]
 80032b0:	f003 0307 	and.w	r3, r3, #7
 80032b4:	b2da      	uxtb	r2, r3
 80032b6:	7a3b      	ldrb	r3, [r7, #8]
 80032b8:	f362 1347 	bfi	r3, r2, #5, #3
 80032bc:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_FIFO_CTRL, (uint8_t *) &reg, 1);
 80032be:	f107 0208 	add.w	r2, r7, #8
 80032c2:	2301      	movs	r3, #1
 80032c4:	212e      	movs	r1, #46	; 0x2e
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f7ff fcaa 	bl	8002c20 <lis2dw12_write_reg>
 80032cc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80032ce:	68fb      	ldr	r3, [r7, #12]
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3710      	adds	r7, #16
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <LIS2MDL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_RegisterBusIO(LIS2MDL_Object_t *pObj, LIS2MDL_IO_t *pIO)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2MDL_OK;
 80032e2:	2300      	movs	r3, #0
 80032e4:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d103      	bne.n	80032f4 <LIS2MDL_RegisterBusIO+0x1c>
  {
    ret = LIS2MDL_ERROR;
 80032ec:	f04f 33ff 	mov.w	r3, #4294967295
 80032f0:	60fb      	str	r3, [r7, #12]
 80032f2:	e067      	b.n	80033c4 <LIS2MDL_RegisterBusIO+0xec>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	7b1a      	ldrb	r2, [r3, #12]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	695a      	ldr	r2, [r3, #20]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	699a      	ldr	r2, [r3, #24]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadMagRegWrap;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a28      	ldr	r2, [pc, #160]	; (80033d0 <LIS2MDL_RegisterBusIO+0xf8>)
 8003330:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteMagRegWrap;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a27      	ldr	r2, [pc, #156]	; (80033d4 <LIS2MDL_RegisterBusIO+0xfc>)
 8003336:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	69da      	ldr	r2, [r3, #28]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle    = pObj;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d103      	bne.n	8003356 <LIS2MDL_RegisterBusIO+0x7e>
    {
      ret = LIS2MDL_ERROR;
 800334e:	f04f 33ff 	mov.w	r3, #4294967295
 8003352:	60fb      	str	r3, [r7, #12]
 8003354:	e036      	b.n	80033c4 <LIS2MDL_RegisterBusIO+0xec>
    }
    else if (pObj->IO.Init() != LIS2MDL_OK)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4798      	blx	r3
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <LIS2MDL_RegisterBusIO+0x92>
    {
      ret = LIS2MDL_ERROR;
 8003362:	f04f 33ff 	mov.w	r3, #4294967295
 8003366:	60fb      	str	r3, [r7, #12]
 8003368:	e02c      	b.n	80033c4 <LIS2MDL_RegisterBusIO+0xec>
    }
    else
    {
      if (pObj->IO.BusType != LIS2MDL_I2C_BUS) /* If the bus type is not I2C */
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d028      	beq.n	80033c4 <LIS2MDL_RegisterBusIO+0xec>
      {
        /* Disable I2C interface support and enable eventually SPI 4-Wires only the first time */
        if (pObj->is_initialized == 0U)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003378:	2b00      	cmp	r3, #0
 800337a:	d123      	bne.n	80033c4 <LIS2MDL_RegisterBusIO+0xec>
        {
          if (pObj->IO.BusType == LIS2MDL_SPI_4WIRES_BUS) /* SPI 4-Wires */
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d10d      	bne.n	80033a0 <LIS2MDL_RegisterBusIO+0xc8>
          {
            /* Enable SPI 4-Wires and disable I2C support on the component */
            uint8_t data = 0x34;
 8003384:	2334      	movs	r3, #52	; 0x34
 8003386:	72fb      	strb	r3, [r7, #11]

            if (LIS2MDL_Write_Reg(pObj, LIS2MDL_CFG_REG_C, data) != LIS2MDL_OK)
 8003388:	7afb      	ldrb	r3, [r7, #11]
 800338a:	461a      	mov	r2, r3
 800338c:	2162      	movs	r1, #98	; 0x62
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 fb1b 	bl	80039ca <LIS2MDL_Write_Reg>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d014      	beq.n	80033c4 <LIS2MDL_RegisterBusIO+0xec>
            {
              return LIS2MDL_ERROR;
 800339a:	f04f 33ff 	mov.w	r3, #4294967295
 800339e:	e012      	b.n	80033c6 <LIS2MDL_RegisterBusIO+0xee>
            }
          }
          else if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	2b03      	cmp	r3, #3
 80033a6:	d101      	bne.n	80033ac <LIS2MDL_RegisterBusIO+0xd4>
          {
            /* Do nothing, just keep I2C support on the component */
            return ret;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	e00c      	b.n	80033c6 <LIS2MDL_RegisterBusIO+0xee>
          }
          else
          {
            /* Disable I2C interface on the component */
            if (lis2mdl_i2c_interface_set(&(pObj->Ctx), LIS2MDL_I2C_DISABLE) != LIS2MDL_OK)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	3320      	adds	r3, #32
 80033b0:	2101      	movs	r1, #1
 80033b2:	4618      	mov	r0, r3
 80033b4:	f000 ff70 	bl	8004298 <lis2mdl_i2c_interface_set>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d002      	beq.n	80033c4 <LIS2MDL_RegisterBusIO+0xec>
            {
              return LIS2MDL_ERROR;
 80033be:	f04f 33ff 	mov.w	r3, #4294967295
 80033c2:	e000      	b.n	80033c6 <LIS2MDL_RegisterBusIO+0xee>
        }
      }
    }
  }

  return ret;
 80033c4:	68fb      	ldr	r3, [r7, #12]
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	08003a21 	.word	0x08003a21
 80033d4:	08003aa3 	.word	0x08003aa3

080033d8 <LIS2MDL_Init>:
  * @brief  Initialize the LIS2MDL sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_Init(LIS2MDL_Object_t *pObj)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  lis2mdl_cfg_reg_a_t reg_a;
  lis2mdl_cfg_reg_c_t reg_c;

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	2b03      	cmp	r3, #3
 80033e6:	d144      	bne.n	8003472 <LIS2MDL_Init+0x9a>
  {
    /* Read configuration from CFG_REG_C & CFG_REG_A regs */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_C, (uint8_t *)&reg_c, 1) != LIS2MDL_OK)
 80033e8:	f107 0208 	add.w	r2, r7, #8
 80033ec:	2301      	movs	r3, #1
 80033ee:	2162      	movs	r1, #98	; 0x62
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f000 fb97 	bl	8003b24 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d002      	beq.n	8003402 <LIS2MDL_Init+0x2a>
    {
      return LIS2MDL_ERROR;
 80033fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003400:	e06c      	b.n	80034dc <LIS2MDL_Init+0x104>
    }
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 8003402:	f107 020c 	add.w	r2, r7, #12
 8003406:	2301      	movs	r3, #1
 8003408:	2160      	movs	r1, #96	; 0x60
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f000 fb8a 	bl	8003b24 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8003410:	4603      	mov	r3, r0
 8003412:	2b00      	cmp	r3, #0
 8003414:	d002      	beq.n	800341c <LIS2MDL_Init+0x44>
    {
      return LIS2MDL_ERROR;
 8003416:	f04f 33ff 	mov.w	r3, #4294967295
 800341a:	e05f      	b.n	80034dc <LIS2MDL_Init+0x104>
    }

    /* Enable BDU */
    reg_c.bdu = PROPERTY_ENABLE;
 800341c:	7a3b      	ldrb	r3, [r7, #8]
 800341e:	f043 0310 	orr.w	r3, r3, #16
 8003422:	723b      	strb	r3, [r7, #8]

    /* Self Test disabled. */
    reg_c.self_test = PROPERTY_DISABLE;
 8003424:	7a3b      	ldrb	r3, [r7, #8]
 8003426:	f36f 0341 	bfc	r3, #1, #1
 800342a:	723b      	strb	r3, [r7, #8]

    /* Operating mode selection - power down */
    reg_a.md = LIS2MDL_POWER_DOWN;
 800342c:	7b3b      	ldrb	r3, [r7, #12]
 800342e:	2202      	movs	r2, #2
 8003430:	f362 0301 	bfi	r3, r2, #0, #2
 8003434:	733b      	strb	r3, [r7, #12]

    /* Output data rate selection */
    reg_a.odr = LIS2MDL_ODR_100Hz;
 8003436:	7b3b      	ldrb	r3, [r7, #12]
 8003438:	f043 030c 	orr.w	r3, r3, #12
 800343c:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_C & CFG_REG_A regs */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_C, (uint8_t *)&reg_c, 1) != LIS2MDL_OK)
 800343e:	f107 0208 	add.w	r2, r7, #8
 8003442:	2301      	movs	r3, #1
 8003444:	2162      	movs	r1, #98	; 0x62
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 fcab 	bl	8003da2 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d002      	beq.n	8003458 <LIS2MDL_Init+0x80>
    {
      return LIS2MDL_ERROR;
 8003452:	f04f 33ff 	mov.w	r3, #4294967295
 8003456:	e041      	b.n	80034dc <LIS2MDL_Init+0x104>
    }
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 8003458:	f107 020c 	add.w	r2, r7, #12
 800345c:	2301      	movs	r3, #1
 800345e:	2160      	movs	r1, #96	; 0x60
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 fc9e 	bl	8003da2 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d032      	beq.n	80034d2 <LIS2MDL_Init+0xfa>
    {
      return LIS2MDL_ERROR;
 800346c:	f04f 33ff 	mov.w	r3, #4294967295
 8003470:	e034      	b.n	80034dc <LIS2MDL_Init+0x104>
    }
  }
  else
  {
    /* Enable BDU */
    if (lis2mdl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS2MDL_OK)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	3320      	adds	r3, #32
 8003476:	2101      	movs	r1, #1
 8003478:	4618      	mov	r0, r3
 800347a:	f000 fe65 	bl	8004148 <lis2mdl_block_data_update_set>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d002      	beq.n	800348a <LIS2MDL_Init+0xb2>
    {
      return LIS2MDL_ERROR;
 8003484:	f04f 33ff 	mov.w	r3, #4294967295
 8003488:	e028      	b.n	80034dc <LIS2MDL_Init+0x104>
    }

    /* Operating mode selection - power down */
    if (lis2mdl_operating_mode_set(&(pObj->Ctx), LIS2MDL_POWER_DOWN) != LIS2MDL_OK)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3320      	adds	r3, #32
 800348e:	2102      	movs	r1, #2
 8003490:	4618      	mov	r0, r3
 8003492:	f000 fdd4 	bl	800403e <lis2mdl_operating_mode_set>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d002      	beq.n	80034a2 <LIS2MDL_Init+0xca>
    {
      return LIS2MDL_ERROR;
 800349c:	f04f 33ff 	mov.w	r3, #4294967295
 80034a0:	e01c      	b.n	80034dc <LIS2MDL_Init+0x104>
    }

    /* Output data rate selection */
    if (lis2mdl_data_rate_set(&(pObj->Ctx), LIS2MDL_ODR_100Hz) != LIS2MDL_OK)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	3320      	adds	r3, #32
 80034a6:	2103      	movs	r1, #3
 80034a8:	4618      	mov	r0, r3
 80034aa:	f000 fdee 	bl	800408a <lis2mdl_data_rate_set>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d002      	beq.n	80034ba <LIS2MDL_Init+0xe2>
    {
      return LIS2MDL_ERROR;
 80034b4:	f04f 33ff 	mov.w	r3, #4294967295
 80034b8:	e010      	b.n	80034dc <LIS2MDL_Init+0x104>
    }

    /* Self Test disabled. */
    if (lis2mdl_self_test_set(&(pObj->Ctx), PROPERTY_DISABLE) != LIS2MDL_OK)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	3320      	adds	r3, #32
 80034be:	2100      	movs	r1, #0
 80034c0:	4618      	mov	r0, r3
 80034c2:	f000 fec3 	bl	800424c <lis2mdl_self_test_set>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d002      	beq.n	80034d2 <LIS2MDL_Init+0xfa>
    {
      return LIS2MDL_ERROR;
 80034cc:	f04f 33ff 	mov.w	r3, #4294967295
 80034d0:	e004      	b.n	80034dc <LIS2MDL_Init+0x104>
    }
  }

  pObj->is_initialized = 1;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS2MDL_OK;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3710      	adds	r7, #16
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <LIS2MDL_DeInit>:
  * @brief  Deinitialize the LIS2MDL magnetometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_DeInit(LIS2MDL_Object_t *pObj)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LIS2MDL_MAG_Disable(pObj) != LIS2MDL_OK)
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 f8a5 	bl	800363c <LIS2MDL_MAG_Disable>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d002      	beq.n	80034fe <LIS2MDL_DeInit+0x1a>
  {
    return LIS2MDL_ERROR;
 80034f8:	f04f 33ff 	mov.w	r3, #4294967295
 80034fc:	e004      	b.n	8003508 <LIS2MDL_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS2MDL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <LIS2MDL_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_ReadID(LIS2MDL_Object_t *pObj, uint8_t *Id)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	2b03      	cmp	r3, #3
 8003520:	d10b      	bne.n	800353a <LIS2MDL_ReadID+0x2a>
  {
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_WHO_AM_I, Id, 1) != LIS2MDL_OK)
 8003522:	2301      	movs	r3, #1
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	214f      	movs	r1, #79	; 0x4f
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 fafb 	bl	8003b24 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00e      	beq.n	8003552 <LIS2MDL_ReadID+0x42>
    {
      return LIS2MDL_ERROR;
 8003534:	f04f 33ff 	mov.w	r3, #4294967295
 8003538:	e00c      	b.n	8003554 <LIS2MDL_ReadID+0x44>
    }
  }
  else
  {
    if (lis2mdl_device_id_get(&(pObj->Ctx), Id) != LIS2MDL_OK)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	3320      	adds	r3, #32
 800353e:	6839      	ldr	r1, [r7, #0]
 8003540:	4618      	mov	r0, r3
 8003542:	f000 fe72 	bl	800422a <lis2mdl_device_id_get>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d002      	beq.n	8003552 <LIS2MDL_ReadID+0x42>
    {
      return LIS2MDL_ERROR;
 800354c:	f04f 33ff 	mov.w	r3, #4294967295
 8003550:	e000      	b.n	8003554 <LIS2MDL_ReadID+0x44>
    }
  }

  return LIS2MDL_OK;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	3708      	adds	r7, #8
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <LIS2MDL_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LIS2MDL magnetometer sensor capabilities
  * @retval Component status
  */
int32_t LIS2MDL_GetCapabilities(LIS2MDL_Object_t *pObj, LIS2MDL_Capabilities_t *Capabilities)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	2200      	movs	r2, #0
 800356a:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	2200      	movs	r2, #0
 8003570:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	2201      	movs	r2, #1
 8003576:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	2200      	movs	r2, #0
 800357c:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	2200      	movs	r2, #0
 8003582:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	2200      	movs	r2, #0
 8003588:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 50;
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	2232      	movs	r2, #50	; 0x32
 800358e:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	f04f 0200 	mov.w	r2, #0
 8003596:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	f04f 0200 	mov.w	r2, #0
 800359e:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 100.0f;
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	4a04      	ldr	r2, [pc, #16]	; (80035b4 <LIS2MDL_GetCapabilities+0x58>)
 80035a4:	619a      	str	r2, [r3, #24]
  return LIS2MDL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	42c80000 	.word	0x42c80000

080035b8 <LIS2MDL_MAG_Enable>:
  * @brief Enable the LIS2MDL magnetometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_Enable(LIS2MDL_Object_t *pObj)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  lis2mdl_cfg_reg_a_t reg_a;

  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d101      	bne.n	80035ce <LIS2MDL_MAG_Enable+0x16>
  {
    return LIS2MDL_OK;
 80035ca:	2300      	movs	r3, #0
 80035cc:	e032      	b.n	8003634 <LIS2MDL_MAG_Enable+0x7c>
  }

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	2b03      	cmp	r3, #3
 80035d4:	d11d      	bne.n	8003612 <LIS2MDL_MAG_Enable+0x5a>
  {
    /* Read configuration from CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80035d6:	f107 020c 	add.w	r2, r7, #12
 80035da:	2301      	movs	r3, #1
 80035dc:	2160      	movs	r1, #96	; 0x60
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 faa0 	bl	8003b24 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d002      	beq.n	80035f0 <LIS2MDL_MAG_Enable+0x38>
    {
      return LIS2MDL_ERROR;
 80035ea:	f04f 33ff 	mov.w	r3, #4294967295
 80035ee:	e021      	b.n	8003634 <LIS2MDL_MAG_Enable+0x7c>
    }

    /* Operation mode selection. */
    reg_a.md = LIS2MDL_CONTINUOUS_MODE;
 80035f0:	7b3b      	ldrb	r3, [r7, #12]
 80035f2:	f36f 0301 	bfc	r3, #0, #2
 80035f6:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80035f8:	f107 020c 	add.w	r2, r7, #12
 80035fc:	2301      	movs	r3, #1
 80035fe:	2160      	movs	r1, #96	; 0x60
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f000 fbce 	bl	8003da2 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00e      	beq.n	800362a <LIS2MDL_MAG_Enable+0x72>
    {
      return LIS2MDL_ERROR;
 800360c:	f04f 33ff 	mov.w	r3, #4294967295
 8003610:	e010      	b.n	8003634 <LIS2MDL_MAG_Enable+0x7c>
    }
  }
  else
  {
    /* Operation mode selection. */
    if (lis2mdl_operating_mode_set(&(pObj->Ctx), LIS2MDL_CONTINUOUS_MODE) != LIS2MDL_OK)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	3320      	adds	r3, #32
 8003616:	2100      	movs	r1, #0
 8003618:	4618      	mov	r0, r3
 800361a:	f000 fd10 	bl	800403e <lis2mdl_operating_mode_set>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d002      	beq.n	800362a <LIS2MDL_MAG_Enable+0x72>
    {
      return LIS2MDL_ERROR;
 8003624:	f04f 33ff 	mov.w	r3, #4294967295
 8003628:	e004      	b.n	8003634 <LIS2MDL_MAG_Enable+0x7c>
    }
  }

  pObj->mag_is_enabled = 1;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS2MDL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <LIS2MDL_MAG_Disable>:
  * @brief Disable the LIS2MDL magnetometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_Disable(LIS2MDL_Object_t *pObj)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  lis2mdl_cfg_reg_a_t reg_a;

  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <LIS2MDL_MAG_Disable+0x16>
  {
    return LIS2MDL_OK;
 800364e:	2300      	movs	r3, #0
 8003650:	e033      	b.n	80036ba <LIS2MDL_MAG_Disable+0x7e>
  }

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	2b03      	cmp	r3, #3
 8003658:	d11e      	bne.n	8003698 <LIS2MDL_MAG_Disable+0x5c>
  {
    /* Read configuration from CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 800365a:	f107 020c 	add.w	r2, r7, #12
 800365e:	2301      	movs	r3, #1
 8003660:	2160      	movs	r1, #96	; 0x60
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 fa5e 	bl	8003b24 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d002      	beq.n	8003674 <LIS2MDL_MAG_Disable+0x38>
    {
      return LIS2MDL_ERROR;
 800366e:	f04f 33ff 	mov.w	r3, #4294967295
 8003672:	e022      	b.n	80036ba <LIS2MDL_MAG_Disable+0x7e>
    }

    /* Operation mode selection. */
    reg_a.md = LIS2MDL_POWER_DOWN;
 8003674:	7b3b      	ldrb	r3, [r7, #12]
 8003676:	2202      	movs	r2, #2
 8003678:	f362 0301 	bfi	r3, r2, #0, #2
 800367c:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 800367e:	f107 020c 	add.w	r2, r7, #12
 8003682:	2301      	movs	r3, #1
 8003684:	2160      	movs	r1, #96	; 0x60
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f000 fb8b 	bl	8003da2 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00e      	beq.n	80036b0 <LIS2MDL_MAG_Disable+0x74>
    {
      return LIS2MDL_ERROR;
 8003692:	f04f 33ff 	mov.w	r3, #4294967295
 8003696:	e010      	b.n	80036ba <LIS2MDL_MAG_Disable+0x7e>
    }
  }
  else
  {
    /* Operation mode selection. */
    if (lis2mdl_operating_mode_set(&(pObj->Ctx), LIS2MDL_POWER_DOWN) != LIS2MDL_OK)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3320      	adds	r3, #32
 800369c:	2102      	movs	r1, #2
 800369e:	4618      	mov	r0, r3
 80036a0:	f000 fccd 	bl	800403e <lis2mdl_operating_mode_set>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d002      	beq.n	80036b0 <LIS2MDL_MAG_Disable+0x74>
    {
      return LIS2MDL_ERROR;
 80036aa:	f04f 33ff 	mov.w	r3, #4294967295
 80036ae:	e004      	b.n	80036ba <LIS2MDL_MAG_Disable+0x7e>
    }
  }

  pObj->mag_is_enabled = 0;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS2MDL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <LIS2MDL_MAG_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetSensitivity(LIS2MDL_Object_t *pObj, float *Sensitivity)
{
 80036c2:	b480      	push	{r7}
 80036c4:	b083      	sub	sp, #12
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
 80036ca:	6039      	str	r1, [r7, #0]
  *Sensitivity = LIS2MDL_MAG_SENSITIVITY_FS_50GAUSS;
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 80036d2:	601a      	str	r2, [r3, #0]

  return LIS2MDL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
	...

080036e4 <LIS2MDL_MAG_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetOutputDataRate(LIS2MDL_Object_t *pObj, float *Odr)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2MDL_OK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	60fb      	str	r3, [r7, #12]
  lis2mdl_odr_t odr_low_level;

  /* Get current output data rate. */
  if (lis2mdl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LIS2MDL_OK)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	3320      	adds	r3, #32
 80036f6:	f107 020b 	add.w	r2, r7, #11
 80036fa:	4611      	mov	r1, r2
 80036fc:	4618      	mov	r0, r3
 80036fe:	f000 fceb 	bl	80040d8 <lis2mdl_data_rate_get>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d002      	beq.n	800370e <LIS2MDL_MAG_GetOutputDataRate+0x2a>
  {
    return LIS2MDL_ERROR;
 8003708:	f04f 33ff 	mov.w	r3, #4294967295
 800370c:	e023      	b.n	8003756 <LIS2MDL_MAG_GetOutputDataRate+0x72>
  }

  switch (odr_low_level)
 800370e:	7afb      	ldrb	r3, [r7, #11]
 8003710:	2b03      	cmp	r3, #3
 8003712:	d81b      	bhi.n	800374c <LIS2MDL_MAG_GetOutputDataRate+0x68>
 8003714:	a201      	add	r2, pc, #4	; (adr r2, 800371c <LIS2MDL_MAG_GetOutputDataRate+0x38>)
 8003716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371a:	bf00      	nop
 800371c:	0800372d 	.word	0x0800372d
 8003720:	08003735 	.word	0x08003735
 8003724:	0800373d 	.word	0x0800373d
 8003728:	08003745 	.word	0x08003745
  {
    case LIS2MDL_ODR_10Hz:
      *Odr = 10.0f;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	4a0c      	ldr	r2, [pc, #48]	; (8003760 <LIS2MDL_MAG_GetOutputDataRate+0x7c>)
 8003730:	601a      	str	r2, [r3, #0]
      break;
 8003732:	e00f      	b.n	8003754 <LIS2MDL_MAG_GetOutputDataRate+0x70>

    case LIS2MDL_ODR_20Hz:
      *Odr = 20.0f;
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	4a0b      	ldr	r2, [pc, #44]	; (8003764 <LIS2MDL_MAG_GetOutputDataRate+0x80>)
 8003738:	601a      	str	r2, [r3, #0]
      break;
 800373a:	e00b      	b.n	8003754 <LIS2MDL_MAG_GetOutputDataRate+0x70>

    case LIS2MDL_ODR_50Hz:
      *Odr = 50.0f;
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	4a0a      	ldr	r2, [pc, #40]	; (8003768 <LIS2MDL_MAG_GetOutputDataRate+0x84>)
 8003740:	601a      	str	r2, [r3, #0]
      break;
 8003742:	e007      	b.n	8003754 <LIS2MDL_MAG_GetOutputDataRate+0x70>

    case LIS2MDL_ODR_100Hz:
      *Odr = 100.0f;
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	4a09      	ldr	r2, [pc, #36]	; (800376c <LIS2MDL_MAG_GetOutputDataRate+0x88>)
 8003748:	601a      	str	r2, [r3, #0]
      break;
 800374a:	e003      	b.n	8003754 <LIS2MDL_MAG_GetOutputDataRate+0x70>

    default:
      ret = LIS2MDL_ERROR;
 800374c:	f04f 33ff 	mov.w	r3, #4294967295
 8003750:	60fb      	str	r3, [r7, #12]
      break;
 8003752:	bf00      	nop
  }

  return ret;
 8003754:	68fb      	ldr	r3, [r7, #12]
}
 8003756:	4618      	mov	r0, r3
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	41200000 	.word	0x41200000
 8003764:	41a00000 	.word	0x41a00000
 8003768:	42480000 	.word	0x42480000
 800376c:	42c80000 	.word	0x42c80000

08003770 <LIS2MDL_MAG_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_SetOutputDataRate(LIS2MDL_Object_t *pObj, float Odr)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	ed87 0a00 	vstr	s0, [r7]
  lis2mdl_odr_t new_odr;
  lis2mdl_cfg_reg_a_t reg_a;

  new_odr = (Odr <= 10.000f) ? LIS2MDL_ODR_10Hz
            : (Odr <= 20.000f) ? LIS2MDL_ODR_20Hz
 800377c:	edd7 7a00 	vldr	s15, [r7]
 8003780:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003784:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800378c:	d801      	bhi.n	8003792 <LIS2MDL_MAG_SetOutputDataRate+0x22>
 800378e:	2300      	movs	r3, #0
 8003790:	e016      	b.n	80037c0 <LIS2MDL_MAG_SetOutputDataRate+0x50>
 8003792:	edd7 7a00 	vldr	s15, [r7]
 8003796:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800379a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800379e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037a2:	d801      	bhi.n	80037a8 <LIS2MDL_MAG_SetOutputDataRate+0x38>
 80037a4:	2301      	movs	r3, #1
 80037a6:	e00b      	b.n	80037c0 <LIS2MDL_MAG_SetOutputDataRate+0x50>
 80037a8:	edd7 7a00 	vldr	s15, [r7]
 80037ac:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8003834 <LIS2MDL_MAG_SetOutputDataRate+0xc4>
 80037b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037b8:	d801      	bhi.n	80037be <LIS2MDL_MAG_SetOutputDataRate+0x4e>
 80037ba:	2302      	movs	r3, #2
 80037bc:	e000      	b.n	80037c0 <LIS2MDL_MAG_SetOutputDataRate+0x50>
 80037be:	2303      	movs	r3, #3
  new_odr = (Odr <= 10.000f) ? LIS2MDL_ODR_10Hz
 80037c0:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 50.000f) ? LIS2MDL_ODR_50Hz
            :                    LIS2MDL_ODR_100Hz;

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	2b03      	cmp	r3, #3
 80037c8:	d121      	bne.n	800380e <LIS2MDL_MAG_SetOutputDataRate+0x9e>
  {
    /* Read configuration from CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80037ca:	f107 020c 	add.w	r2, r7, #12
 80037ce:	2301      	movs	r3, #1
 80037d0:	2160      	movs	r1, #96	; 0x60
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 f9a6 	bl	8003b24 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d002      	beq.n	80037e4 <LIS2MDL_MAG_SetOutputDataRate+0x74>
    {
      return LIS2MDL_ERROR;
 80037de:	f04f 33ff 	mov.w	r3, #4294967295
 80037e2:	e022      	b.n	800382a <LIS2MDL_MAG_SetOutputDataRate+0xba>
    }

    /* Output data rate selection */
    reg_a.odr = new_odr;
 80037e4:	7bfb      	ldrb	r3, [r7, #15]
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	b2da      	uxtb	r2, r3
 80037ec:	7b3b      	ldrb	r3, [r7, #12]
 80037ee:	f362 0383 	bfi	r3, r2, #2, #2
 80037f2:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80037f4:	f107 020c 	add.w	r2, r7, #12
 80037f8:	2301      	movs	r3, #1
 80037fa:	2160      	movs	r1, #96	; 0x60
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f000 fad0 	bl	8003da2 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00f      	beq.n	8003828 <LIS2MDL_MAG_SetOutputDataRate+0xb8>
    {
      return LIS2MDL_ERROR;
 8003808:	f04f 33ff 	mov.w	r3, #4294967295
 800380c:	e00d      	b.n	800382a <LIS2MDL_MAG_SetOutputDataRate+0xba>
    }
  }
  else
  {
    if (lis2mdl_data_rate_set(&(pObj->Ctx), new_odr) != LIS2MDL_OK)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	3320      	adds	r3, #32
 8003812:	7bfa      	ldrb	r2, [r7, #15]
 8003814:	4611      	mov	r1, r2
 8003816:	4618      	mov	r0, r3
 8003818:	f000 fc37 	bl	800408a <lis2mdl_data_rate_set>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d002      	beq.n	8003828 <LIS2MDL_MAG_SetOutputDataRate+0xb8>
    {
      return LIS2MDL_ERROR;
 8003822:	f04f 33ff 	mov.w	r3, #4294967295
 8003826:	e000      	b.n	800382a <LIS2MDL_MAG_SetOutputDataRate+0xba>
    }
  }

  return LIS2MDL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	42480000 	.word	0x42480000

08003838 <LIS2MDL_MAG_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetFullScale(LIS2MDL_Object_t *pObj, int32_t *FullScale)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  *FullScale = 50;
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	2232      	movs	r2, #50	; 0x32
 8003846:	601a      	str	r2, [r3, #0]

  return LIS2MDL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr

08003856 <LIS2MDL_MAG_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_SetFullScale(LIS2MDL_Object_t *pObj, int32_t FullScale)
{
 8003856:	b480      	push	{r7}
 8003858:	b083      	sub	sp, #12
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
 800385e:	6039      	str	r1, [r7, #0]
  return LIS2MDL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr

0800386e <LIS2MDL_MAG_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetAxesRaw(LIS2MDL_Object_t *pObj, LIS2MDL_AxesRaw_t *Value)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	b084      	sub	sp, #16
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
 8003876:	6039      	str	r1, [r7, #0]
  lis2mdl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lis2mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS2MDL_OK)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	3320      	adds	r3, #32
 800387c:	f107 0208 	add.w	r2, r7, #8
 8003880:	4611      	mov	r1, r2
 8003882:	4618      	mov	r0, r3
 8003884:	f000 fc86 	bl	8004194 <lis2mdl_magnetic_raw_get>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <LIS2MDL_MAG_GetAxesRaw+0x26>
  {
    return LIS2MDL_ERROR;
 800388e:	f04f 33ff 	mov.w	r3, #4294967295
 8003892:	e00c      	b.n	80038ae <LIS2MDL_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8003894:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800389c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80038a4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	809a      	strh	r2, [r3, #4]

  return LIS2MDL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <LIS2MDL_MAG_GetAxes>:
  * @param  pObj the device pObj
  * @param  MagneticField pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetAxes(LIS2MDL_Object_t *pObj, LIS2MDL_Axes_t *MagneticField)
{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	b088      	sub	sp, #32
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
 80038be:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  lis2mdl_axis3bit16_t data_raw;
  float sensitivity;

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	2b03      	cmp	r3, #3
 80038c6:	d137      	bne.n	8003938 <LIS2MDL_MAG_GetAxes+0x82>
  {
    /* Read raw data values. */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_OUTX_L_REG, buff, 6) != LIS2MDL_OK)
 80038c8:	f107 0218 	add.w	r2, r7, #24
 80038cc:	2306      	movs	r3, #6
 80038ce:	2168      	movs	r1, #104	; 0x68
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	f000 f927 	bl	8003b24 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d002      	beq.n	80038e2 <LIS2MDL_MAG_GetAxes+0x2c>
    {
      return LIS2MDL_ERROR;
 80038dc:	f04f 33ff 	mov.w	r3, #4294967295
 80038e0:	e06f      	b.n	80039c2 <LIS2MDL_MAG_GetAxes+0x10c>
    }
    data_raw.i16bit[0] = (int16_t)buff[1];
 80038e2:	7e7b      	ldrb	r3, [r7, #25]
 80038e4:	b21b      	sxth	r3, r3
 80038e6:	823b      	strh	r3, [r7, #16]
    data_raw.i16bit[0] = (data_raw.i16bit[0] * 256) + (int16_t)buff[0];
 80038e8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	021b      	lsls	r3, r3, #8
 80038f0:	b29a      	uxth	r2, r3
 80038f2:	7e3b      	ldrb	r3, [r7, #24]
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	4413      	add	r3, r2
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	b21b      	sxth	r3, r3
 80038fc:	823b      	strh	r3, [r7, #16]
    data_raw.i16bit[1] = (int16_t)buff[3];
 80038fe:	7efb      	ldrb	r3, [r7, #27]
 8003900:	b21b      	sxth	r3, r3
 8003902:	827b      	strh	r3, [r7, #18]
    data_raw.i16bit[1] = (data_raw.i16bit[1] * 256) + (int16_t)buff[2];
 8003904:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003908:	b29b      	uxth	r3, r3
 800390a:	021b      	lsls	r3, r3, #8
 800390c:	b29a      	uxth	r2, r3
 800390e:	7ebb      	ldrb	r3, [r7, #26]
 8003910:	b29b      	uxth	r3, r3
 8003912:	4413      	add	r3, r2
 8003914:	b29b      	uxth	r3, r3
 8003916:	b21b      	sxth	r3, r3
 8003918:	827b      	strh	r3, [r7, #18]
    data_raw.i16bit[2] = (int16_t)buff[5];
 800391a:	7f7b      	ldrb	r3, [r7, #29]
 800391c:	b21b      	sxth	r3, r3
 800391e:	82bb      	strh	r3, [r7, #20]
    data_raw.i16bit[2] = (data_raw.i16bit[2] * 256) + (int16_t)buff[4];
 8003920:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003924:	b29b      	uxth	r3, r3
 8003926:	021b      	lsls	r3, r3, #8
 8003928:	b29a      	uxth	r2, r3
 800392a:	7f3b      	ldrb	r3, [r7, #28]
 800392c:	b29b      	uxth	r3, r3
 800392e:	4413      	add	r3, r2
 8003930:	b29b      	uxth	r3, r3
 8003932:	b21b      	sxth	r3, r3
 8003934:	82bb      	strh	r3, [r7, #20]
 8003936:	e00d      	b.n	8003954 <LIS2MDL_MAG_GetAxes+0x9e>
  }
  else
  {
    /* Read raw data values. */
    if (lis2mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS2MDL_OK)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	3320      	adds	r3, #32
 800393c:	f107 0210 	add.w	r2, r7, #16
 8003940:	4611      	mov	r1, r2
 8003942:	4618      	mov	r0, r3
 8003944:	f000 fc26 	bl	8004194 <lis2mdl_magnetic_raw_get>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d002      	beq.n	8003954 <LIS2MDL_MAG_GetAxes+0x9e>
    {
      return LIS2MDL_ERROR;
 800394e:	f04f 33ff 	mov.w	r3, #4294967295
 8003952:	e036      	b.n	80039c2 <LIS2MDL_MAG_GetAxes+0x10c>
    }
  }

  /* Get LIS2MDL actual sensitivity. */
  (void)LIS2MDL_MAG_GetSensitivity(pObj, &sensitivity);
 8003954:	f107 030c 	add.w	r3, r7, #12
 8003958:	4619      	mov	r1, r3
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f7ff feb1 	bl	80036c2 <LIS2MDL_MAG_GetSensitivity>

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003960:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003964:	ee07 3a90 	vmov	s15, r3
 8003968:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800396c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003970:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003974:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003978:	ee17 2a90 	vmov	r2, s15
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003980:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003984:	ee07 3a90 	vmov	s15, r3
 8003988:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800398c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003990:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003994:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003998:	ee17 2a90 	vmov	r2, s15
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80039a0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80039a4:	ee07 3a90 	vmov	s15, r3
 80039a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80039ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80039b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80039b8:	ee17 2a90 	vmov	r2, s15
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	609a      	str	r2, [r3, #8]

  return LIS2MDL_OK;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3720      	adds	r7, #32
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <LIS2MDL_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_Write_Reg(LIS2MDL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b082      	sub	sp, #8
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	6078      	str	r0, [r7, #4]
 80039d2:	460b      	mov	r3, r1
 80039d4:	70fb      	strb	r3, [r7, #3]
 80039d6:	4613      	mov	r3, r2
 80039d8:	70bb      	strb	r3, [r7, #2]
  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	2b03      	cmp	r3, #3
 80039e0:	d10b      	bne.n	80039fa <LIS2MDL_Write_Reg+0x30>
  {
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, Reg, (uint8_t *)&Data, 1) != LIS2MDL_OK)
 80039e2:	1cba      	adds	r2, r7, #2
 80039e4:	78f9      	ldrb	r1, [r7, #3]
 80039e6:	2301      	movs	r3, #1
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 f9da 	bl	8003da2 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d010      	beq.n	8003a16 <LIS2MDL_Write_Reg+0x4c>
    {
      return LIS2MDL_ERROR;
 80039f4:	f04f 33ff 	mov.w	r3, #4294967295
 80039f8:	e00e      	b.n	8003a18 <LIS2MDL_Write_Reg+0x4e>
    }
  }
  else
  {
    if (lis2mdl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LIS2MDL_OK)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f103 0020 	add.w	r0, r3, #32
 8003a00:	1cba      	adds	r2, r7, #2
 8003a02:	78f9      	ldrb	r1, [r7, #3]
 8003a04:	2301      	movs	r3, #1
 8003a06:	f000 fb02 	bl	800400e <lis2mdl_write_reg>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d002      	beq.n	8003a16 <LIS2MDL_Write_Reg+0x4c>
    {
      return LIS2MDL_ERROR;
 8003a10:	f04f 33ff 	mov.w	r3, #4294967295
 8003a14:	e000      	b.n	8003a18 <LIS2MDL_Write_Reg+0x4e>
    }
  }

  return LIS2MDL_OK;
 8003a16:	2300      	movs	r3, #0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3708      	adds	r7, #8
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <ReadMagRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003a20:	b590      	push	{r4, r7, lr}
 8003a22:	b087      	sub	sp, #28
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	607a      	str	r2, [r7, #4]
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	72fb      	strb	r3, [r7, #11]
 8003a30:	4613      	mov	r3, r2
 8003a32:	813b      	strh	r3, [r7, #8]
  LIS2MDL_Object_t *pObj = (LIS2MDL_Object_t *)Handle;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS2MDL_I2C_BUS) /* I2C */
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10e      	bne.n	8003a5e <ReadMagRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	695c      	ldr	r4, [r3, #20]
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	7b1b      	ldrb	r3, [r3, #12]
 8003a48:	b298      	uxth	r0, r3
 8003a4a:	7afb      	ldrb	r3, [r7, #11]
 8003a4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	b299      	uxth	r1, r3
 8003a54:	893b      	ldrh	r3, [r7, #8]
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	47a0      	blx	r4
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	e01d      	b.n	8003a9a <ReadMagRegWrap+0x7a>
  }
  else if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	2b03      	cmp	r3, #3
 8003a64:	d10b      	bne.n	8003a7e <ReadMagRegWrap+0x5e>
  {
    return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	695c      	ldr	r4, [r3, #20]
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	7b1b      	ldrb	r3, [r3, #12]
 8003a6e:	b298      	uxth	r0, r3
 8003a70:	7afb      	ldrb	r3, [r7, #11]
 8003a72:	b299      	uxth	r1, r3
 8003a74:	893b      	ldrh	r3, [r7, #8]
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	47a0      	blx	r4
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	e00d      	b.n	8003a9a <ReadMagRegWrap+0x7a>
  }
  else   /* SPI 3-Wires or SPI 4-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	695c      	ldr	r4, [r3, #20]
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	7b1b      	ldrb	r3, [r3, #12]
 8003a86:	b298      	uxth	r0, r3
 8003a88:	7afb      	ldrb	r3, [r7, #11]
 8003a8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	b299      	uxth	r1, r3
 8003a92:	893b      	ldrh	r3, [r7, #8]
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	47a0      	blx	r4
 8003a98:	4603      	mov	r3, r0
  }
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	371c      	adds	r7, #28
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd90      	pop	{r4, r7, pc}

08003aa2 <WriteMagRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003aa2:	b590      	push	{r4, r7, lr}
 8003aa4:	b087      	sub	sp, #28
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	60f8      	str	r0, [r7, #12]
 8003aaa:	607a      	str	r2, [r7, #4]
 8003aac:	461a      	mov	r2, r3
 8003aae:	460b      	mov	r3, r1
 8003ab0:	72fb      	strb	r3, [r7, #11]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	813b      	strh	r3, [r7, #8]
  LIS2MDL_Object_t *pObj = (LIS2MDL_Object_t *)Handle;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS2MDL_I2C_BUS) /* I2C */
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d10e      	bne.n	8003ae0 <WriteMagRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	691c      	ldr	r4, [r3, #16]
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	7b1b      	ldrb	r3, [r3, #12]
 8003aca:	b298      	uxth	r0, r3
 8003acc:	7afb      	ldrb	r3, [r7, #11]
 8003ace:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	b299      	uxth	r1, r3
 8003ad6:	893b      	ldrh	r3, [r7, #8]
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	47a0      	blx	r4
 8003adc:	4603      	mov	r3, r0
 8003ade:	e01d      	b.n	8003b1c <WriteMagRegWrap+0x7a>
  }
  else if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	2b03      	cmp	r3, #3
 8003ae6:	d10b      	bne.n	8003b00 <WriteMagRegWrap+0x5e>
  {
    return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	691c      	ldr	r4, [r3, #16]
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	7b1b      	ldrb	r3, [r3, #12]
 8003af0:	b298      	uxth	r0, r3
 8003af2:	7afb      	ldrb	r3, [r7, #11]
 8003af4:	b299      	uxth	r1, r3
 8003af6:	893b      	ldrh	r3, [r7, #8]
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	47a0      	blx	r4
 8003afc:	4603      	mov	r3, r0
 8003afe:	e00d      	b.n	8003b1c <WriteMagRegWrap+0x7a>
  }
  else   /* SPI 3-Wires or SPI 4-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	691c      	ldr	r4, [r3, #16]
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	7b1b      	ldrb	r3, [r3, #12]
 8003b08:	b298      	uxth	r0, r3
 8003b0a:	7afb      	ldrb	r3, [r7, #11]
 8003b0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	b299      	uxth	r1, r3
 8003b14:	893b      	ldrh	r3, [r7, #8]
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	47a0      	blx	r4
 8003b1a:	4603      	mov	r3, r0
  }
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	371c      	adds	r7, #28
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd90      	pop	{r4, r7, pc}

08003b24 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>:
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(LIS2MDL_Object_t *pObj, uint8_t Reg, uint8_t *pData,
                                                     uint16_t Length)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b08c      	sub	sp, #48	; 0x30
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	607a      	str	r2, [r7, #4]
 8003b2e:	461a      	mov	r2, r3
 8003b30:	460b      	mov	r3, r1
 8003b32:	72fb      	strb	r3, [r7, #11]
 8003b34:	4613      	mov	r3, r2
 8003b36:	813b      	strh	r3, [r7, #8]
  uint8_t lsm6dsox_func_cfg_access = 0x01U;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t shub_reg_access_en = 0x40U;
 8003b3e:	2340      	movs	r3, #64	; 0x40
 8003b40:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  uint8_t shub_reg_access_dis = 0x00U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	f887 3020 	strb.w	r3, [r7, #32]
  uint8_t ext_sens_addr_read = LIS2MDL_I2C_ADD | 0x01U;
 8003b4a:	233d      	movs	r3, #61	; 0x3d
 8003b4c:	77fb      	strb	r3, [r7, #31]
  uint8_t slv0_add = 0x15U;
 8003b4e:	2315      	movs	r3, #21
 8003b50:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  uint8_t slv0_subadd = 0x16U;
 8003b54:	2316      	movs	r3, #22
 8003b56:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  uint8_t slave0_config = 0x17U;
 8003b5a:	2317      	movs	r3, #23
 8003b5c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t master_config = 0x14U;
 8003b60:	2314      	movs	r3, #20
 8003b62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  uint8_t write_once_i2c_en = 0x44U;
 8003b66:	2344      	movs	r3, #68	; 0x44
 8003b68:	77bb      	strb	r3, [r7, #30]
  uint8_t sensor_hub_1 = 0x02U;
 8003b6a:	2302      	movs	r3, #2
 8003b6c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  uint8_t status_master_mainpage = 0x39U;
 8003b70:	2339      	movs	r3, #57	; 0x39
 8003b72:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  uint8_t sens_hub_endop = 0x01U;
 8003b76:	2301      	movs	r3, #1
 8003b78:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  uint8_t lsm6dsox_outx_h_a = 0x29U;
 8003b7c:	2329      	movs	r3, #41	; 0x29
 8003b7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t lsm6dsox_status_reg = 0x1EU;
 8003b82:	231e      	movs	r3, #30
 8003b84:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint8_t xlda = 0x01U;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t len = (uint8_t)Length;
 8003b8e:	893b      	ldrh	r3, [r7, #8]
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	777b      	strb	r3, [r7, #29]
  uint8_t lsm6dsox_ctrl1_xl = 0x10U;
 8003b94:	2310      	movs	r3, #16
 8003b96:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint8_t lsm6dsox_xl_prev_odr;
  uint8_t lsm6dsox_xl_odr_off = 0x00U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t lsm6dsox_xl_odr_104hz = 0x40U;
 8003ba0:	2340      	movs	r3, #64	; 0x40
 8003ba2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  uint8_t data;
  uint8_t data_array[6];

  /* Enable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_en, 1) != LIS2MDL_OK)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f103 0020 	add.w	r0, r3, #32
 8003bac:	f107 0221 	add.w	r2, r7, #33	; 0x21
 8003bb0:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	f000 fa2a 	bl	800400e <lis2mdl_write_reg>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d002      	beq.n	8003bc6 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0xa2>
  {
    return LIS2MDL_ERROR;
 8003bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc4:	e0e9      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Configure external device address, Enable read operation (rw_0 = 1) */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_add, &ext_sens_addr_read, 1) != LIS2MDL_OK)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f103 0020 	add.w	r0, r3, #32
 8003bcc:	f107 021f 	add.w	r2, r7, #31
 8003bd0:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	f000 fa1a 	bl	800400e <lis2mdl_write_reg>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d002      	beq.n	8003be6 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0xc2>
  {
    return LIS2MDL_ERROR;
 8003be0:	f04f 33ff 	mov.w	r3, #4294967295
 8003be4:	e0d9      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Configure address of the LIS2MDL register to be read */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_subadd, &Reg, 1) != LIS2MDL_OK)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f103 0020 	add.w	r0, r3, #32
 8003bec:	f107 020b 	add.w	r2, r7, #11
 8003bf0:	f897 102d 	ldrb.w	r1, [r7, #45]	; 0x2d
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	f000 fa0a 	bl	800400e <lis2mdl_write_reg>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d002      	beq.n	8003c06 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0xe2>
  {
    return LIS2MDL_ERROR;
 8003c00:	f04f 33ff 	mov.w	r3, #4294967295
 8003c04:	e0c9      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read required number of bytes (up to 6), SHUB_ODR = 104 Hz */
  if (lis2mdl_write_reg(&(pObj->Ctx), slave0_config, &len, 1) != LIS2MDL_OK)
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f103 0020 	add.w	r0, r3, #32
 8003c0c:	f107 021d 	add.w	r2, r7, #29
 8003c10:	f897 102c 	ldrb.w	r1, [r7, #44]	; 0x2c
 8003c14:	2301      	movs	r3, #1
 8003c16:	f000 f9fa 	bl	800400e <lis2mdl_write_reg>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d002      	beq.n	8003c26 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x102>
  {
    return LIS2MDL_ERROR;
 8003c20:	f04f 33ff 	mov.w	r3, #4294967295
 8003c24:	e0b9      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* WRITE_ONCE is mandatory for read, I2C master enabled using slave 0, I2C pull-ups disabled */
  if (lis2mdl_write_reg(&(pObj->Ctx), master_config, &write_once_i2c_en, 1) != LIS2MDL_OK)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f103 0020 	add.w	r0, r3, #32
 8003c2c:	f107 021e 	add.w	r2, r7, #30
 8003c30:	f897 102b 	ldrb.w	r1, [r7, #43]	; 0x2b
 8003c34:	2301      	movs	r3, #1
 8003c36:	f000 f9ea 	bl	800400e <lis2mdl_write_reg>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d002      	beq.n	8003c46 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x122>
  {
    return LIS2MDL_ERROR;
 8003c40:	f04f 33ff 	mov.w	r3, #4294967295
 8003c44:	e0a9      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Disable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_dis, 1) != LIS2MDL_OK)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f103 0020 	add.w	r0, r3, #32
 8003c4c:	f107 0220 	add.w	r2, r7, #32
 8003c50:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003c54:	2301      	movs	r3, #1
 8003c56:	f000 f9da 	bl	800400e <lis2mdl_write_reg>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d002      	beq.n	8003c66 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x142>
  {
    return LIS2MDL_ERROR;
 8003c60:	f04f 33ff 	mov.w	r3, #4294967295
 8003c64:	e099      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read LSM6DSOX ODR */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f103 0020 	add.w	r0, r3, #32
 8003c6c:	f107 021c 	add.w	r2, r7, #28
 8003c70:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8003c74:	2301      	movs	r3, #1
 8003c76:	f000 f9b2 	bl	8003fde <lis2mdl_read_reg>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d002      	beq.n	8003c86 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x162>
  {
    return LIS2MDL_ERROR;
 8003c80:	f04f 33ff 	mov.w	r3, #4294967295
 8003c84:	e089      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Set XL_ODR_104HZ if the accelerometer is disabled */
  if (lsm6dsox_xl_prev_odr == lsm6dsox_xl_odr_off)
 8003c86:	7f3b      	ldrb	r3, [r7, #28]
 8003c88:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d102      	bne.n	8003c96 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x172>
  {
    lsm6dsox_xl_prev_odr = lsm6dsox_xl_odr_104hz;
 8003c90:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8003c94:	773b      	strb	r3, [r7, #28]
  }

  /* Enable accelerometer to trigger Sensor Hub operation */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	f103 0020 	add.w	r0, r3, #32
 8003c9c:	f107 021c 	add.w	r2, r7, #28
 8003ca0:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	f000 f9b2 	bl	800400e <lis2mdl_write_reg>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d002      	beq.n	8003cb6 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x192>
  {
    return LIS2MDL_ERROR;
 8003cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb4:	e071      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read ACC data starting from LSM6DSOX OUTX_H_A register to clear accelerometer data-ready XLDA */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_outx_h_a, data_array, 6) != LIS2MDL_OK)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f103 0020 	add.w	r0, r3, #32
 8003cbc:	f107 0214 	add.w	r2, r7, #20
 8003cc0:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8003cc4:	2306      	movs	r3, #6
 8003cc6:	f000 f98a 	bl	8003fde <lis2mdl_read_reg>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1b2>
  {
    return LIS2MDL_ERROR;
 8003cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd4:	e061      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Poll LSM6DSOX LSM6DSOX_STATUS_REG until XLDA = 1 (Wait for sensor hub trigger) */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_status_reg, &data, 1) != LIS2MDL_OK)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f103 0020 	add.w	r0, r3, #32
 8003cdc:	f107 021b 	add.w	r2, r7, #27
 8003ce0:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	f000 f97a 	bl	8003fde <lis2mdl_read_reg>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d002      	beq.n	8003cf6 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1d2>
    {
      return LIS2MDL_ERROR;
 8003cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf4:	e051      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
    }
  } while ((data & xlda) != xlda);
 8003cf6:	7efa      	ldrb	r2, [r7, #27]
 8003cf8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d1e6      	bne.n	8003cd6 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1b2>

  /* Poll LSM6DSOX SensorHub SENS_HUB_ENDOP bit in STATUS_MASTER_MAINPAGE reg until the end of SW write operations */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), status_master_mainpage, &data, 1) != LIS2MDL_OK)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f103 0020 	add.w	r0, r3, #32
 8003d0e:	f107 021b 	add.w	r2, r7, #27
 8003d12:	f897 1029 	ldrb.w	r1, [r7, #41]	; 0x29
 8003d16:	2301      	movs	r3, #1
 8003d18:	f000 f961 	bl	8003fde <lis2mdl_read_reg>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d002      	beq.n	8003d28 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x204>
    {
      return LIS2MDL_ERROR;
 8003d22:	f04f 33ff 	mov.w	r3, #4294967295
 8003d26:	e038      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
    }
  } while ((data & sens_hub_endop) != sens_hub_endop);
 8003d28:	7efa      	ldrb	r2, [r7, #27]
 8003d2a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003d2e:	4013      	ands	r3, r2
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d1e6      	bne.n	8003d08 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1e4>

  /* Enable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_en, 1) != LIS2MDL_OK)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f103 0020 	add.w	r0, r3, #32
 8003d40:	f107 0221 	add.w	r2, r7, #33	; 0x21
 8003d44:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003d48:	2301      	movs	r3, #1
 8003d4a:	f000 f960 	bl	800400e <lis2mdl_write_reg>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d002      	beq.n	8003d5a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x236>
  {
    return LIS2MDL_ERROR;
 8003d54:	f04f 33ff 	mov.w	r3, #4294967295
 8003d58:	e01f      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read data from LSM6DSOX SensorHub regs containing values from required LIS2MDL regs */
  if (lis2mdl_read_reg(&(pObj->Ctx), sensor_hub_1, pData, Length) != LIS2MDL_OK)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f103 0020 	add.w	r0, r3, #32
 8003d60:	893b      	ldrh	r3, [r7, #8]
 8003d62:	f897 102a 	ldrb.w	r1, [r7, #42]	; 0x2a
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	f000 f939 	bl	8003fde <lis2mdl_read_reg>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d002      	beq.n	8003d78 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x254>
  {
    return LIS2MDL_ERROR;
 8003d72:	f04f 33ff 	mov.w	r3, #4294967295
 8003d76:	e010      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Disable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_dis, 1) != LIS2MDL_OK)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f103 0020 	add.w	r0, r3, #32
 8003d7e:	f107 0220 	add.w	r2, r7, #32
 8003d82:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003d86:	2301      	movs	r3, #1
 8003d88:	f000 f941 	bl	800400e <lis2mdl_write_reg>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d002      	beq.n	8003d98 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x274>
  {
    return LIS2MDL_ERROR;
 8003d92:	f04f 33ff 	mov.w	r3, #4294967295
 8003d96:	e000      	b.n	8003d9a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  return LIS2MDL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3730      	adds	r7, #48	; 0x30
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>:
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(LIS2MDL_Object_t *pObj, uint8_t Reg, uint8_t *pData,
                                                      uint16_t Length)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b08c      	sub	sp, #48	; 0x30
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	60f8      	str	r0, [r7, #12]
 8003daa:	607a      	str	r2, [r7, #4]
 8003dac:	461a      	mov	r2, r3
 8003dae:	460b      	mov	r3, r1
 8003db0:	72fb      	strb	r3, [r7, #11]
 8003db2:	4613      	mov	r3, r2
 8003db4:	813b      	strh	r3, [r7, #8]
  uint8_t lsm6dsox_func_cfg_access = 0x01U;
 8003db6:	2301      	movs	r3, #1
 8003db8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t shub_reg_access_en = 0x40U;
 8003dbc:	2340      	movs	r3, #64	; 0x40
 8003dbe:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  uint8_t shub_reg_access_dis = 0x00U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	f887 3020 	strb.w	r3, [r7, #32]
  uint8_t ext_sens_addr_write = LIS2MDL_I2C_ADD & 0xFEU;
 8003dc8:	233c      	movs	r3, #60	; 0x3c
 8003dca:	77fb      	strb	r3, [r7, #31]
  uint8_t slv0_add = 0x15U;
 8003dcc:	2315      	movs	r3, #21
 8003dce:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  uint8_t slv0_subadd = 0x16U;
 8003dd2:	2316      	movs	r3, #22
 8003dd4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  uint8_t slave0_config = 0x17U;
 8003dd8:	2317      	movs	r3, #23
 8003dda:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t shub_odr_104 = 0x00U;
 8003dde:	2300      	movs	r3, #0
 8003de0:	77bb      	strb	r3, [r7, #30]
  uint8_t master_config = 0x14U;
 8003de2:	2314      	movs	r3, #20
 8003de4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  uint8_t write_once_i2c_en = 0x44U;
 8003de8:	2344      	movs	r3, #68	; 0x44
 8003dea:	777b      	strb	r3, [r7, #29]
  uint8_t status_master_mainpage = 0x39U;
 8003dec:	2339      	movs	r3, #57	; 0x39
 8003dee:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  uint8_t wr_once_done = 0x80U;
 8003df2:	2380      	movs	r3, #128	; 0x80
 8003df4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  uint8_t lsm6dsox_outx_h_a = 0x29U;
 8003df8:	2329      	movs	r3, #41	; 0x29
 8003dfa:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  uint8_t lsm6dsox_status_reg = 0x1EU;
 8003dfe:	231e      	movs	r3, #30
 8003e00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t xlda = 0x01U;
 8003e04:	2301      	movs	r3, #1
 8003e06:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint8_t lsm6dsox_ctrl1_xl = 0x10U;
 8003e0a:	2310      	movs	r3, #16
 8003e0c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t lsm6dsox_xl_prev_odr;
  uint8_t lsm6dsox_xl_odr_off = 0x00U;
 8003e10:	2300      	movs	r3, #0
 8003e12:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint8_t lsm6dsox_xl_odr_104hz = 0x40U;
 8003e16:	2340      	movs	r3, #64	; 0x40
 8003e18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t datawrite_slv0 = 0x0EU;
 8003e1c:	230e      	movs	r3, #14
 8003e1e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  uint8_t data;
  uint8_t data_array[6];

  /* Enable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_en, 1) != LIS2MDL_OK)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f103 0020 	add.w	r0, r3, #32
 8003e28:	f107 0221 	add.w	r2, r7, #33	; 0x21
 8003e2c:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003e30:	2301      	movs	r3, #1
 8003e32:	f000 f8ec 	bl	800400e <lis2mdl_write_reg>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d002      	beq.n	8003e42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0xa0>
  {
    return LIS2MDL_ERROR;
 8003e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e40:	e0c9      	b.n	8003fd6 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Configure external device address, Enable write operation (rw_0 = 0) */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_add, &ext_sens_addr_write, 1) != LIS2MDL_OK)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f103 0020 	add.w	r0, r3, #32
 8003e48:	f107 021f 	add.w	r2, r7, #31
 8003e4c:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 8003e50:	2301      	movs	r3, #1
 8003e52:	f000 f8dc 	bl	800400e <lis2mdl_write_reg>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d002      	beq.n	8003e62 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0xc0>
  {
    return LIS2MDL_ERROR;
 8003e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e60:	e0b9      	b.n	8003fd6 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Configure address of the LIS2MDL register to be written to */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_subadd, &Reg, 1) != LIS2MDL_OK)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f103 0020 	add.w	r0, r3, #32
 8003e68:	f107 020b 	add.w	r2, r7, #11
 8003e6c:	f897 102d 	ldrb.w	r1, [r7, #45]	; 0x2d
 8003e70:	2301      	movs	r3, #1
 8003e72:	f000 f8cc 	bl	800400e <lis2mdl_write_reg>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d002      	beq.n	8003e82 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0xe0>
  {
    return LIS2MDL_ERROR;
 8003e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e80:	e0a9      	b.n	8003fd6 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Set SHUB_ODR = 104 Hz */
  if (lis2mdl_write_reg(&(pObj->Ctx), slave0_config, &shub_odr_104, 1) != LIS2MDL_OK)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f103 0020 	add.w	r0, r3, #32
 8003e88:	f107 021e 	add.w	r2, r7, #30
 8003e8c:	f897 102c 	ldrb.w	r1, [r7, #44]	; 0x2c
 8003e90:	2301      	movs	r3, #1
 8003e92:	f000 f8bc 	bl	800400e <lis2mdl_write_reg>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d002      	beq.n	8003ea2 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x100>
  {
    return LIS2MDL_ERROR;
 8003e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8003ea0:	e099      	b.n	8003fd6 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Store data to be written to LIS2MDL in LSM6DSOX SH reg */
  if (lis2mdl_write_reg(&(pObj->Ctx), datawrite_slv0, pData, 1) != LIS2MDL_OK)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f103 0020 	add.w	r0, r3, #32
 8003ea8:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8003eac:	2301      	movs	r3, #1
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	f000 f8ad 	bl	800400e <lis2mdl_write_reg>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d002      	beq.n	8003ec0 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x11e>
  {
    return LIS2MDL_ERROR;
 8003eba:	f04f 33ff 	mov.w	r3, #4294967295
 8003ebe:	e08a      	b.n	8003fd6 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* WRITE_ONCE enabled for single write, I2C master enabled using slave 0, I2C pull-ups disabled */
  if (lis2mdl_write_reg(&(pObj->Ctx), master_config, &write_once_i2c_en, 1) != LIS2MDL_OK)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f103 0020 	add.w	r0, r3, #32
 8003ec6:	f107 021d 	add.w	r2, r7, #29
 8003eca:	f897 102b 	ldrb.w	r1, [r7, #43]	; 0x2b
 8003ece:	2301      	movs	r3, #1
 8003ed0:	f000 f89d 	bl	800400e <lis2mdl_write_reg>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d002      	beq.n	8003ee0 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x13e>
  {
    return LIS2MDL_ERROR;
 8003eda:	f04f 33ff 	mov.w	r3, #4294967295
 8003ede:	e07a      	b.n	8003fd6 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Disable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_dis, 1) != LIS2MDL_OK)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f103 0020 	add.w	r0, r3, #32
 8003ee6:	f107 0220 	add.w	r2, r7, #32
 8003eea:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003eee:	2301      	movs	r3, #1
 8003ef0:	f000 f88d 	bl	800400e <lis2mdl_write_reg>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d002      	beq.n	8003f00 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x15e>
  {
    return LIS2MDL_ERROR;
 8003efa:	f04f 33ff 	mov.w	r3, #4294967295
 8003efe:	e06a      	b.n	8003fd6 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Read LSM6DSOX ODR */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f103 0020 	add.w	r0, r3, #32
 8003f06:	f107 021c 	add.w	r2, r7, #28
 8003f0a:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8003f0e:	2301      	movs	r3, #1
 8003f10:	f000 f865 	bl	8003fde <lis2mdl_read_reg>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d002      	beq.n	8003f20 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x17e>
  {
    return LIS2MDL_ERROR;
 8003f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f1e:	e05a      	b.n	8003fd6 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Set XL_ODR_104HZ if the accelerometer is disabled */
  if (lsm6dsox_xl_prev_odr == lsm6dsox_xl_odr_off)
 8003f20:	7f3b      	ldrb	r3, [r7, #28]
 8003f22:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d102      	bne.n	8003f30 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x18e>
  {
    lsm6dsox_xl_prev_odr = lsm6dsox_xl_odr_104hz;
 8003f2a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003f2e:	773b      	strb	r3, [r7, #28]
  }

  /* Enable accelerometer to trigger Sensor Hub operation */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f103 0020 	add.w	r0, r3, #32
 8003f36:	f107 021c 	add.w	r2, r7, #28
 8003f3a:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8003f3e:	2301      	movs	r3, #1
 8003f40:	f000 f865 	bl	800400e <lis2mdl_write_reg>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d002      	beq.n	8003f50 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ae>
  {
    return LIS2MDL_ERROR;
 8003f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f4e:	e042      	b.n	8003fd6 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Read ACC data starting from LSM6DSOX OUTX_H_A register to clear accelerometer data-ready XLDA */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_outx_h_a, data_array, 6) != LIS2MDL_OK)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f103 0020 	add.w	r0, r3, #32
 8003f56:	f107 0214 	add.w	r2, r7, #20
 8003f5a:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 8003f5e:	2306      	movs	r3, #6
 8003f60:	f000 f83d 	bl	8003fde <lis2mdl_read_reg>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d002      	beq.n	8003f70 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ce>
  {
    return LIS2MDL_ERROR;
 8003f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f6e:	e032      	b.n	8003fd6 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Poll LSM6DSOX LSM6DSOX_STATUS_REG until XLDA = 1 (Wait for sensor hub trigger) */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_status_reg, &data, 1) != LIS2MDL_OK)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f103 0020 	add.w	r0, r3, #32
 8003f76:	f107 021b 	add.w	r2, r7, #27
 8003f7a:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8003f7e:	2301      	movs	r3, #1
 8003f80:	f000 f82d 	bl	8003fde <lis2mdl_read_reg>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d002      	beq.n	8003f90 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ee>
    {
      return LIS2MDL_ERROR;
 8003f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f8e:	e022      	b.n	8003fd6 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
    }
  } while ((data & xlda) != xlda);
 8003f90:	7efa      	ldrb	r2, [r7, #27]
 8003f92:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003f96:	4013      	ands	r3, r2
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d1e6      	bne.n	8003f70 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ce>

  /* Poll LSM6DSOX SensorHub WR_ONCE_DONE bit in STATUS_MASTER_MAINPAGE reg until the end of SW write operations */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), status_master_mainpage, &data, 1) != LIS2MDL_OK)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f103 0020 	add.w	r0, r3, #32
 8003fa8:	f107 021b 	add.w	r2, r7, #27
 8003fac:	f897 102a 	ldrb.w	r1, [r7, #42]	; 0x2a
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	f000 f814 	bl	8003fde <lis2mdl_read_reg>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d002      	beq.n	8003fc2 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x220>
    {
      return LIS2MDL_ERROR;
 8003fbc:	f04f 33ff 	mov.w	r3, #4294967295
 8003fc0:	e009      	b.n	8003fd6 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
    }
  } while ((data & wr_once_done) != wr_once_done);
 8003fc2:	7efa      	ldrb	r2, [r7, #27]
 8003fc4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003fc8:	4013      	ands	r3, r2
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d1e6      	bne.n	8003fa2 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x200>

  return LIS2MDL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3730      	adds	r7, #48	; 0x30
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <lis2mdl_read_reg>:
  *
  */
int32_t lis2mdl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8003fde:	b590      	push	{r4, r7, lr}
 8003fe0:	b087      	sub	sp, #28
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	60f8      	str	r0, [r7, #12]
 8003fe6:	607a      	str	r2, [r7, #4]
 8003fe8:	461a      	mov	r2, r3
 8003fea:	460b      	mov	r3, r1
 8003fec:	72fb      	strb	r3, [r7, #11]
 8003fee:	4613      	mov	r3, r2
 8003ff0:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	685c      	ldr	r4, [r3, #4]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	68d8      	ldr	r0, [r3, #12]
 8003ffa:	893b      	ldrh	r3, [r7, #8]
 8003ffc:	7af9      	ldrb	r1, [r7, #11]
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	47a0      	blx	r4
 8004002:	6178      	str	r0, [r7, #20]

  return ret;
 8004004:	697b      	ldr	r3, [r7, #20]
}
 8004006:	4618      	mov	r0, r3
 8004008:	371c      	adds	r7, #28
 800400a:	46bd      	mov	sp, r7
 800400c:	bd90      	pop	{r4, r7, pc}

0800400e <lis2mdl_write_reg>:
  *
  */
int32_t lis2mdl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 800400e:	b590      	push	{r4, r7, lr}
 8004010:	b087      	sub	sp, #28
 8004012:	af00      	add	r7, sp, #0
 8004014:	60f8      	str	r0, [r7, #12]
 8004016:	607a      	str	r2, [r7, #4]
 8004018:	461a      	mov	r2, r3
 800401a:	460b      	mov	r3, r1
 800401c:	72fb      	strb	r3, [r7, #11]
 800401e:	4613      	mov	r3, r2
 8004020:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681c      	ldr	r4, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	68d8      	ldr	r0, [r3, #12]
 800402a:	893b      	ldrh	r3, [r7, #8]
 800402c:	7af9      	ldrb	r1, [r7, #11]
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	47a0      	blx	r4
 8004032:	6178      	str	r0, [r7, #20]

  return ret;
 8004034:	697b      	ldr	r3, [r7, #20]
}
 8004036:	4618      	mov	r0, r3
 8004038:	371c      	adds	r7, #28
 800403a:	46bd      	mov	sp, r7
 800403c:	bd90      	pop	{r4, r7, pc}

0800403e <lis2mdl_operating_mode_set>:
  * @retval        interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_operating_mode_set(stmdev_ctx_t *ctx,
                                   lis2mdl_md_t val)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b084      	sub	sp, #16
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
 8004046:	460b      	mov	r3, r1
 8004048:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_a_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 800404a:	f107 0208 	add.w	r2, r7, #8
 800404e:	2301      	movs	r3, #1
 8004050:	2160      	movs	r1, #96	; 0x60
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f7ff ffc3 	bl	8003fde <lis2mdl_read_reg>
 8004058:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d10f      	bne.n	8004080 <lis2mdl_operating_mode_set+0x42>
  {
    reg.md = (uint8_t)val;
 8004060:	78fb      	ldrb	r3, [r7, #3]
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	b2da      	uxtb	r2, r3
 8004068:	7a3b      	ldrb	r3, [r7, #8]
 800406a:	f362 0301 	bfi	r3, r2, #0, #2
 800406e:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 8004070:	f107 0208 	add.w	r2, r7, #8
 8004074:	2301      	movs	r3, #1
 8004076:	2160      	movs	r1, #96	; 0x60
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f7ff ffc8 	bl	800400e <lis2mdl_write_reg>
 800407e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004080:	68fb      	ldr	r3, [r7, #12]
}
 8004082:	4618      	mov	r0, r3
 8004084:	3710      	adds	r7, #16
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}

0800408a <lis2mdl_data_rate_set>:
  * @param  val   change the values of odr in reg CFG_REG_A
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_data_rate_set(stmdev_ctx_t *ctx, lis2mdl_odr_t val)
{
 800408a:	b580      	push	{r7, lr}
 800408c:	b084      	sub	sp, #16
 800408e:	af00      	add	r7, sp, #0
 8004090:	6078      	str	r0, [r7, #4]
 8004092:	460b      	mov	r3, r1
 8004094:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_a_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 8004096:	f107 0208 	add.w	r2, r7, #8
 800409a:	2301      	movs	r3, #1
 800409c:	2160      	movs	r1, #96	; 0x60
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f7ff ff9d 	bl	8003fde <lis2mdl_read_reg>
 80040a4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10f      	bne.n	80040cc <lis2mdl_data_rate_set+0x42>
  {
    reg.odr = (uint8_t)val;
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	f003 0303 	and.w	r3, r3, #3
 80040b2:	b2da      	uxtb	r2, r3
 80040b4:	7a3b      	ldrb	r3, [r7, #8]
 80040b6:	f362 0383 	bfi	r3, r2, #2, #2
 80040ba:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 80040bc:	f107 0208 	add.w	r2, r7, #8
 80040c0:	2301      	movs	r3, #1
 80040c2:	2160      	movs	r1, #96	; 0x60
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f7ff ffa2 	bl	800400e <lis2mdl_write_reg>
 80040ca:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80040cc:	68fb      	ldr	r3, [r7, #12]
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
	...

080040d8 <lis2mdl_data_rate_get>:
  * @param  val   Get the values of odr in reg CFG_REG_A.(ptr)
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_data_rate_get(stmdev_ctx_t *ctx, lis2mdl_odr_t *val)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  lis2mdl_cfg_reg_a_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 80040e2:	f107 0208 	add.w	r2, r7, #8
 80040e6:	2301      	movs	r3, #1
 80040e8:	2160      	movs	r1, #96	; 0x60
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f7ff ff77 	bl	8003fde <lis2mdl_read_reg>
 80040f0:	60f8      	str	r0, [r7, #12]

  switch (reg.odr)
 80040f2:	7a3b      	ldrb	r3, [r7, #8]
 80040f4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b03      	cmp	r3, #3
 80040fc:	d81a      	bhi.n	8004134 <lis2mdl_data_rate_get+0x5c>
 80040fe:	a201      	add	r2, pc, #4	; (adr r2, 8004104 <lis2mdl_data_rate_get+0x2c>)
 8004100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004104:	08004115 	.word	0x08004115
 8004108:	0800411d 	.word	0x0800411d
 800410c:	08004125 	.word	0x08004125
 8004110:	0800412d 	.word	0x0800412d
  {
    case LIS2MDL_ODR_10Hz:
      *val = LIS2MDL_ODR_10Hz;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	2200      	movs	r2, #0
 8004118:	701a      	strb	r2, [r3, #0]
      break;
 800411a:	e00f      	b.n	800413c <lis2mdl_data_rate_get+0x64>

    case LIS2MDL_ODR_20Hz:
      *val = LIS2MDL_ODR_20Hz;
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	2201      	movs	r2, #1
 8004120:	701a      	strb	r2, [r3, #0]
      break;
 8004122:	e00b      	b.n	800413c <lis2mdl_data_rate_get+0x64>

    case LIS2MDL_ODR_50Hz:
      *val = LIS2MDL_ODR_50Hz;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	2202      	movs	r2, #2
 8004128:	701a      	strb	r2, [r3, #0]
      break;
 800412a:	e007      	b.n	800413c <lis2mdl_data_rate_get+0x64>

    case LIS2MDL_ODR_100Hz:
      *val = LIS2MDL_ODR_100Hz;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	2203      	movs	r2, #3
 8004130:	701a      	strb	r2, [r3, #0]
      break;
 8004132:	e003      	b.n	800413c <lis2mdl_data_rate_get+0x64>

    default:
      *val = LIS2MDL_ODR_10Hz;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	2200      	movs	r2, #0
 8004138:	701a      	strb	r2, [r3, #0]
      break;
 800413a:	bf00      	nop
  }

  return ret;
 800413c:	68fb      	ldr	r3, [r7, #12]
}
 800413e:	4618      	mov	r0, r3
 8004140:	3710      	adds	r7, #16
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop

08004148 <lis2mdl_block_data_update_set>:
  * @param  val   change the values of bdu in reg CFG_REG_C
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	460b      	mov	r3, r1
 8004152:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_c_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 8004154:	f107 0208 	add.w	r2, r7, #8
 8004158:	2301      	movs	r3, #1
 800415a:	2162      	movs	r1, #98	; 0x62
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f7ff ff3e 	bl	8003fde <lis2mdl_read_reg>
 8004162:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10f      	bne.n	800418a <lis2mdl_block_data_update_set+0x42>
  {
    reg.bdu = val;
 800416a:	78fb      	ldrb	r3, [r7, #3]
 800416c:	f003 0301 	and.w	r3, r3, #1
 8004170:	b2da      	uxtb	r2, r3
 8004172:	7a3b      	ldrb	r3, [r7, #8]
 8004174:	f362 1304 	bfi	r3, r2, #4, #1
 8004178:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 800417a:	f107 0208 	add.w	r2, r7, #8
 800417e:	2301      	movs	r3, #1
 8004180:	2162      	movs	r1, #98	; 0x62
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7ff ff43 	bl	800400e <lis2mdl_write_reg>
 8004188:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800418a:	68fb      	ldr	r3, [r7, #12]
}
 800418c:	4618      	mov	r0, r3
 800418e:	3710      	adds	r7, #16
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <lis2mdl_magnetic_raw_get>:
  * @param  buff  that stores data read
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_magnetic_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_OUTX_L_REG, buff, 6);
 800419e:	f107 020c 	add.w	r2, r7, #12
 80041a2:	2306      	movs	r3, #6
 80041a4:	2168      	movs	r1, #104	; 0x68
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f7ff ff19 	bl	8003fde <lis2mdl_read_reg>
 80041ac:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80041ae:	7b7b      	ldrb	r3, [r7, #13]
 80041b0:	b21a      	sxth	r2, r3
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041bc:	b29b      	uxth	r3, r3
 80041be:	021b      	lsls	r3, r3, #8
 80041c0:	b29a      	uxth	r2, r3
 80041c2:	7b3b      	ldrb	r3, [r7, #12]
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	4413      	add	r3, r2
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	b21a      	sxth	r2, r3
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80041d0:	7bfa      	ldrb	r2, [r7, #15]
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	3302      	adds	r3, #2
 80041d6:	b212      	sxth	r2, r2
 80041d8:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	3302      	adds	r3, #2
 80041de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	021b      	lsls	r3, r3, #8
 80041e6:	b29a      	uxth	r2, r3
 80041e8:	7bbb      	ldrb	r3, [r7, #14]
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	4413      	add	r3, r2
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	3302      	adds	r3, #2
 80041f4:	b212      	sxth	r2, r2
 80041f6:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80041f8:	7c7a      	ldrb	r2, [r7, #17]
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	3304      	adds	r3, #4
 80041fe:	b212      	sxth	r2, r2
 8004200:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	3304      	adds	r3, #4
 8004206:	f9b3 3000 	ldrsh.w	r3, [r3]
 800420a:	b29b      	uxth	r3, r3
 800420c:	021b      	lsls	r3, r3, #8
 800420e:	b29a      	uxth	r2, r3
 8004210:	7c3b      	ldrb	r3, [r7, #16]
 8004212:	b29b      	uxth	r3, r3
 8004214:	4413      	add	r3, r2
 8004216:	b29a      	uxth	r2, r3
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	3304      	adds	r3, #4
 800421c:	b212      	sxth	r2, r2
 800421e:	801a      	strh	r2, [r3, #0]

  return ret;
 8004220:	697b      	ldr	r3, [r7, #20]
}
 8004222:	4618      	mov	r0, r3
 8004224:	3718      	adds	r7, #24
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}

0800422a <lis2mdl_device_id_get>:
  * @param  buff  that stores data read
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800422a:	b580      	push	{r7, lr}
 800422c:	b084      	sub	sp, #16
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
 8004232:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_WHO_AM_I, buff, 1);
 8004234:	2301      	movs	r3, #1
 8004236:	683a      	ldr	r2, [r7, #0]
 8004238:	214f      	movs	r1, #79	; 0x4f
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f7ff fecf 	bl	8003fde <lis2mdl_read_reg>
 8004240:	60f8      	str	r0, [r7, #12]

  return ret;
 8004242:	68fb      	ldr	r3, [r7, #12]
}
 8004244:	4618      	mov	r0, r3
 8004246:	3710      	adds	r7, #16
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <lis2mdl_self_test_set>:
  * @param  val   change the values of self_test in reg CFG_REG_C
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_self_test_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	460b      	mov	r3, r1
 8004256:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_c_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 8004258:	f107 0208 	add.w	r2, r7, #8
 800425c:	2301      	movs	r3, #1
 800425e:	2162      	movs	r1, #98	; 0x62
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f7ff febc 	bl	8003fde <lis2mdl_read_reg>
 8004266:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d10f      	bne.n	800428e <lis2mdl_self_test_set+0x42>
  {
    reg.self_test = val;
 800426e:	78fb      	ldrb	r3, [r7, #3]
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	b2da      	uxtb	r2, r3
 8004276:	7a3b      	ldrb	r3, [r7, #8]
 8004278:	f362 0341 	bfi	r3, r2, #1, #1
 800427c:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 800427e:	f107 0208 	add.w	r2, r7, #8
 8004282:	2301      	movs	r3, #1
 8004284:	2162      	movs	r1, #98	; 0x62
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f7ff fec1 	bl	800400e <lis2mdl_write_reg>
 800428c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800428e:	68fb      	ldr	r3, [r7, #12]
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <lis2mdl_i2c_interface_set>:
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_i2c_interface_set(stmdev_ctx_t *ctx,
                                  lis2mdl_i2c_dis_t val)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	460b      	mov	r3, r1
 80042a2:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_c_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 80042a4:	f107 0208 	add.w	r2, r7, #8
 80042a8:	2301      	movs	r3, #1
 80042aa:	2162      	movs	r1, #98	; 0x62
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f7ff fe96 	bl	8003fde <lis2mdl_read_reg>
 80042b2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d10f      	bne.n	80042da <lis2mdl_i2c_interface_set+0x42>
  {
    reg.i2c_dis = (uint8_t)val;
 80042ba:	78fb      	ldrb	r3, [r7, #3]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	b2da      	uxtb	r2, r3
 80042c2:	7a3b      	ldrb	r3, [r7, #8]
 80042c4:	f362 1345 	bfi	r3, r2, #5, #1
 80042c8:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 80042ca:	f107 0208 	add.w	r2, r7, #8
 80042ce:	2301      	movs	r3, #1
 80042d0:	2162      	movs	r1, #98	; 0x62
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f7ff fe9b 	bl	800400e <lis2mdl_write_reg>
 80042d8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80042da:	68fb      	ldr	r3, [r7, #12]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3710      	adds	r7, #16
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <LSM6DSO_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_RegisterBusIO(LSM6DSO_Object_t *pObj, LSM6DSO_IO_t *pIO)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 80042ee:	2300      	movs	r3, #0
 80042f0:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d103      	bne.n	8004300 <LSM6DSO_RegisterBusIO+0x1c>
  {
    ret = LSM6DSO_ERROR;
 80042f8:	f04f 33ff 	mov.w	r3, #4294967295
 80042fc:	60fb      	str	r3, [r7, #12]
 80042fe:	e051      	b.n	80043a4 <LSM6DSO_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	685a      	ldr	r2, [r3, #4]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	689a      	ldr	r2, [r3, #8]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	7b1a      	ldrb	r2, [r3, #12]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	691a      	ldr	r2, [r3, #16]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	695a      	ldr	r2, [r3, #20]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	699a      	ldr	r2, [r3, #24]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4a1d      	ldr	r2, [pc, #116]	; (80043b0 <LSM6DSO_RegisterBusIO+0xcc>)
 800433c:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a1c      	ldr	r2, [pc, #112]	; (80043b4 <LSM6DSO_RegisterBusIO+0xd0>)
 8004342:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	69da      	ldr	r2, [r3, #28]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d103      	bne.n	8004362 <LSM6DSO_RegisterBusIO+0x7e>
    {
      ret = LSM6DSO_ERROR;
 800435a:	f04f 33ff 	mov.w	r3, #4294967295
 800435e:	60fb      	str	r3, [r7, #12]
 8004360:	e020      	b.n	80043a4 <LSM6DSO_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LSM6DSO_OK)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4798      	blx	r3
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <LSM6DSO_RegisterBusIO+0x92>
    {
      ret = LSM6DSO_ERROR;
 800436e:	f04f 33ff 	mov.w	r3, #4294967295
 8004372:	60fb      	str	r3, [r7, #12]
 8004374:	e016      	b.n	80043a4 <LSM6DSO_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSO_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	2b02      	cmp	r3, #2
 800437c:	d112      	bne.n	80043a4 <LSM6DSO_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004384:	2b00      	cmp	r3, #0
 8004386:	d10d      	bne.n	80043a4 <LSM6DSO_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8004388:	230c      	movs	r3, #12
 800438a:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSO_Write_Reg(pObj, LSM6DSO_CTRL3_C, data) != LSM6DSO_OK)
 800438c:	7afb      	ldrb	r3, [r7, #11]
 800438e:	461a      	mov	r2, r3
 8004390:	2112      	movs	r1, #18
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 ff59 	bl	800524a <LSM6DSO_Write_Reg>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d002      	beq.n	80043a4 <LSM6DSO_RegisterBusIO+0xc0>
          {
            ret = LSM6DSO_ERROR;
 800439e:	f04f 33ff 	mov.w	r3, #4294967295
 80043a2:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 80043a4:	68fb      	ldr	r3, [r7, #12]
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3710      	adds	r7, #16
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	080056ed 	.word	0x080056ed
 80043b4:	08005723 	.word	0x08005723

080043b8 <LSM6DSO_Init>:
  * @brief  Initialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Init(LSM6DSO_Object_t *pObj)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  /* Disable I3C */
  if (lsm6dso_i3c_disable_set(&(pObj->Ctx), LSM6DSO_I3C_DISABLE) != LSM6DSO_OK)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	3320      	adds	r3, #32
 80043c4:	2180      	movs	r1, #128	; 0x80
 80043c6:	4618      	mov	r0, r3
 80043c8:	f001 fe97 	bl	80060fa <lsm6dso_i3c_disable_set>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d002      	beq.n	80043d8 <LSM6DSO_Init+0x20>
  {
    return LSM6DSO_ERROR;
 80043d2:	f04f 33ff 	mov.w	r3, #4294967295
 80043d6:	e060      	b.n	800449a <LSM6DSO_Init+0xe2>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dso_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	3320      	adds	r3, #32
 80043dc:	2101      	movs	r1, #1
 80043de:	4618      	mov	r0, r3
 80043e0:	f001 fe65 	bl	80060ae <lsm6dso_auto_increment_set>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d002      	beq.n	80043f0 <LSM6DSO_Init+0x38>
  {
    return LSM6DSO_ERROR;
 80043ea:	f04f 33ff 	mov.w	r3, #4294967295
 80043ee:	e054      	b.n	800449a <LSM6DSO_Init+0xe2>
  }

  /* Enable BDU */
  if (lsm6dso_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	3320      	adds	r3, #32
 80043f4:	2101      	movs	r1, #1
 80043f6:	4618      	mov	r0, r3
 80043f8:	f001 fd66 	bl	8005ec8 <lsm6dso_block_data_update_set>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d002      	beq.n	8004408 <LSM6DSO_Init+0x50>
  {
    return LSM6DSO_ERROR;
 8004402:	f04f 33ff 	mov.w	r3, #4294967295
 8004406:	e048      	b.n	800449a <LSM6DSO_Init+0xe2>
  }

  /* FIFO mode selection */
  if (lsm6dso_fifo_mode_set(&(pObj->Ctx), LSM6DSO_BYPASS_MODE) != LSM6DSO_OK)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	3320      	adds	r3, #32
 800440c:	2100      	movs	r1, #0
 800440e:	4618      	mov	r0, r3
 8004410:	f001 feb9 	bl	8006186 <lsm6dso_fifo_mode_set>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d002      	beq.n	8004420 <LSM6DSO_Init+0x68>
  {
    return LSM6DSO_ERROR;
 800441a:	f04f 33ff 	mov.w	r3, #4294967295
 800441e:	e03c      	b.n	800449a <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_104Hz;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2204      	movs	r2, #4
 8004424:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	3320      	adds	r3, #32
 800442c:	2100      	movs	r1, #0
 800442e:	4618      	mov	r0, r3
 8004430:	f001 fa20 	bl	8005874 <lsm6dso_xl_data_rate_set>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d002      	beq.n	8004440 <LSM6DSO_Init+0x88>
  {
    return LSM6DSO_ERROR;
 800443a:	f04f 33ff 	mov.w	r3, #4294967295
 800443e:	e02c      	b.n	800449a <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), LSM6DSO_2g) != LSM6DSO_OK)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	3320      	adds	r3, #32
 8004444:	2100      	movs	r1, #0
 8004446:	4618      	mov	r0, r3
 8004448:	f001 f9b6 	bl	80057b8 <lsm6dso_xl_full_scale_set>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d002      	beq.n	8004458 <LSM6DSO_Init+0xa0>
  {
    return LSM6DSO_ERROR;
 8004452:	f04f 33ff 	mov.w	r3, #4294967295
 8004456:	e020      	b.n	800449a <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSO_GY_ODR_104Hz;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2204      	movs	r2, #4
 800445c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	3320      	adds	r3, #32
 8004464:	2100      	movs	r1, #0
 8004466:	4618      	mov	r0, r3
 8004468:	f001 fbd0 	bl	8005c0c <lsm6dso_gy_data_rate_set>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d002      	beq.n	8004478 <LSM6DSO_Init+0xc0>
  {
    return LSM6DSO_ERROR;
 8004472:	f04f 33ff 	mov.w	r3, #4294967295
 8004476:	e010      	b.n	800449a <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), LSM6DSO_2000dps) != LSM6DSO_OK)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	3320      	adds	r3, #32
 800447c:	2106      	movs	r1, #6
 800447e:	4618      	mov	r0, r3
 8004480:	f001 fb5c 	bl	8005b3c <lsm6dso_gy_full_scale_set>
 8004484:	4603      	mov	r3, r0
 8004486:	2b00      	cmp	r3, #0
 8004488:	d002      	beq.n	8004490 <LSM6DSO_Init+0xd8>
  {
    return LSM6DSO_ERROR;
 800448a:	f04f 33ff 	mov.w	r3, #4294967295
 800448e:	e004      	b.n	800449a <LSM6DSO_Init+0xe2>
  }

  pObj->is_initialized = 1;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LSM6DSO_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3708      	adds	r7, #8
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <LSM6DSO_DeInit>:
  * @brief  Deinitialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_DeInit(LSM6DSO_Object_t *pObj)
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b082      	sub	sp, #8
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSO_ACC_Disable(pObj) != LSM6DSO_OK)
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 f888 	bl	80045c0 <LSM6DSO_ACC_Disable>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d002      	beq.n	80044bc <LSM6DSO_DeInit+0x1a>
  {
    return LSM6DSO_ERROR;
 80044b6:	f04f 33ff 	mov.w	r3, #4294967295
 80044ba:	e015      	b.n	80044e8 <LSM6DSO_DeInit+0x46>
  }

  if (LSM6DSO_GYRO_Disable(pObj) != LSM6DSO_OK)
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f000 fc2e 	bl	8004d1e <LSM6DSO_GYRO_Disable>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d002      	beq.n	80044ce <LSM6DSO_DeInit+0x2c>
  {
    return LSM6DSO_ERROR;
 80044c8:	f04f 33ff 	mov.w	r3, #4294967295
 80044cc:	e00c      	b.n	80044e8 <LSM6DSO_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_OFF;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  pObj->gyro_odr = LSM6DSO_GY_ODR_OFF;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  pObj->is_initialized = 0;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LSM6DSO_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3708      	adds	r7, #8
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <LSM6DSO_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ReadID(LSM6DSO_Object_t *pObj, uint8_t *Id)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  if (lsm6dso_device_id_get(&(pObj->Ctx), Id) != LSM6DSO_OK)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	3320      	adds	r3, #32
 80044fe:	6839      	ldr	r1, [r7, #0]
 8004500:	4618      	mov	r0, r3
 8004502:	f001 fdc3 	bl	800608c <lsm6dso_device_id_get>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d002      	beq.n	8004512 <LSM6DSO_ReadID+0x22>
  {
    return LSM6DSO_ERROR;
 800450c:	f04f 33ff 	mov.w	r3, #4294967295
 8004510:	e000      	b.n	8004514 <LSM6DSO_ReadID+0x24>
  }

  return LSM6DSO_OK;
 8004512:	2300      	movs	r3, #0
}
 8004514:	4618      	mov	r0, r3
 8004516:	3708      	adds	r7, #8
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <LSM6DSO_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LSM6DSO sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GetCapabilities(LSM6DSO_Object_t *pObj, LSM6DSO_Capabilities_t *Capabilities)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2201      	movs	r2, #1
 800452a:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2201      	movs	r2, #1
 8004530:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	2200      	movs	r2, #0
 8004536:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	2200      	movs	r2, #0
 800453c:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004544:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	2210      	movs	r2, #16
 800454a:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	2200      	movs	r2, #0
 8004550:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6660.0f;
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	4a07      	ldr	r2, [pc, #28]	; (8004574 <LSM6DSO_GetCapabilities+0x58>)
 8004556:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6660.0f;
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	4a06      	ldr	r2, [pc, #24]	; (8004574 <LSM6DSO_GetCapabilities+0x58>)
 800455c:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	f04f 0200 	mov.w	r2, #0
 8004564:	619a      	str	r2, [r3, #24]
  return LSM6DSO_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr
 8004574:	45d02000 	.word	0x45d02000

08004578 <LSM6DSO_ACC_Enable>:
  * @brief  Enable the LSM6DSO accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_Enable(LSM6DSO_Object_t *pObj)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004586:	2b01      	cmp	r3, #1
 8004588:	d101      	bne.n	800458e <LSM6DSO_ACC_Enable+0x16>
  {
    return LSM6DSO_OK;
 800458a:	2300      	movs	r3, #0
 800458c:	e014      	b.n	80045b8 <LSM6DSO_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSO_OK)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f103 0220 	add.w	r2, r3, #32
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800459a:	4619      	mov	r1, r3
 800459c:	4610      	mov	r0, r2
 800459e:	f001 f969 	bl	8005874 <lsm6dso_xl_data_rate_set>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d002      	beq.n	80045ae <LSM6DSO_ACC_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 80045a8:	f04f 33ff 	mov.w	r3, #4294967295
 80045ac:	e004      	b.n	80045b8 <LSM6DSO_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LSM6DSO_OK;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3708      	adds	r7, #8
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <LSM6DSO_ACC_Disable>:
  * @brief  Disable the LSM6DSO accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_Disable(LSM6DSO_Object_t *pObj)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b082      	sub	sp, #8
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <LSM6DSO_ACC_Disable+0x16>
  {
    return LSM6DSO_OK;
 80045d2:	2300      	movs	r3, #0
 80045d4:	e01f      	b.n	8004616 <LSM6DSO_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dso_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSO_OK)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f103 0220 	add.w	r2, r3, #32
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	3333      	adds	r3, #51	; 0x33
 80045e0:	4619      	mov	r1, r3
 80045e2:	4610      	mov	r0, r2
 80045e4:	f001 fa42 	bl	8005a6c <lsm6dso_xl_data_rate_get>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d002      	beq.n	80045f4 <LSM6DSO_ACC_Disable+0x34>
  {
    return LSM6DSO_ERROR;
 80045ee:	f04f 33ff 	mov.w	r3, #4294967295
 80045f2:	e010      	b.n	8004616 <LSM6DSO_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	3320      	adds	r3, #32
 80045f8:	2100      	movs	r1, #0
 80045fa:	4618      	mov	r0, r3
 80045fc:	f001 f93a 	bl	8005874 <lsm6dso_xl_data_rate_set>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <LSM6DSO_ACC_Disable+0x4c>
  {
    return LSM6DSO_ERROR;
 8004606:	f04f 33ff 	mov.w	r3, #4294967295
 800460a:	e004      	b.n	8004616 <LSM6DSO_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LSM6DSO_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3708      	adds	r7, #8
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
	...

08004620 <LSM6DSO_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 800462a:	2300      	movs	r3, #0
 800462c:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	3320      	adds	r3, #32
 8004632:	f107 020b 	add.w	r2, r7, #11
 8004636:	4611      	mov	r1, r2
 8004638:	4618      	mov	r0, r3
 800463a:	f001 f8e3 	bl	8005804 <lsm6dso_xl_full_scale_get>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d002      	beq.n	800464a <LSM6DSO_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 8004644:	f04f 33ff 	mov.w	r3, #4294967295
 8004648:	e023      	b.n	8004692 <LSM6DSO_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 800464a:	7afb      	ldrb	r3, [r7, #11]
 800464c:	2b03      	cmp	r3, #3
 800464e:	d81b      	bhi.n	8004688 <LSM6DSO_ACC_GetSensitivity+0x68>
 8004650:	a201      	add	r2, pc, #4	; (adr r2, 8004658 <LSM6DSO_ACC_GetSensitivity+0x38>)
 8004652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004656:	bf00      	nop
 8004658:	08004669 	.word	0x08004669
 800465c:	08004681 	.word	0x08004681
 8004660:	08004671 	.word	0x08004671
 8004664:	08004679 	.word	0x08004679
  {
    case LSM6DSO_2g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_2G;
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	4a0c      	ldr	r2, [pc, #48]	; (800469c <LSM6DSO_ACC_GetSensitivity+0x7c>)
 800466c:	601a      	str	r2, [r3, #0]
      break;
 800466e:	e00f      	b.n	8004690 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_4g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_4G;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	4a0b      	ldr	r2, [pc, #44]	; (80046a0 <LSM6DSO_ACC_GetSensitivity+0x80>)
 8004674:	601a      	str	r2, [r3, #0]
      break;
 8004676:	e00b      	b.n	8004690 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_8g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_8G;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	4a0a      	ldr	r2, [pc, #40]	; (80046a4 <LSM6DSO_ACC_GetSensitivity+0x84>)
 800467c:	601a      	str	r2, [r3, #0]
      break;
 800467e:	e007      	b.n	8004690 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_16g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_16G;
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	4a09      	ldr	r2, [pc, #36]	; (80046a8 <LSM6DSO_ACC_GetSensitivity+0x88>)
 8004684:	601a      	str	r2, [r3, #0]
      break;
 8004686:	e003      	b.n	8004690 <LSM6DSO_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSO_ERROR;
 8004688:	f04f 33ff 	mov.w	r3, #4294967295
 800468c:	60fb      	str	r3, [r7, #12]
      break;
 800468e:	bf00      	nop
  }

  return ret;
 8004690:	68fb      	ldr	r3, [r7, #12]
}
 8004692:	4618      	mov	r0, r3
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	3d79db23 	.word	0x3d79db23
 80046a0:	3df9db23 	.word	0x3df9db23
 80046a4:	3e79db23 	.word	0x3e79db23
 80046a8:	3ef9db23 	.word	0x3ef9db23

080046ac <LSM6DSO_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetOutputDataRate(LSM6DSO_Object_t *pObj, float_t *Odr)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 80046b6:	2300      	movs	r3, #0
 80046b8:	60fb      	str	r3, [r7, #12]
  lsm6dso_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dso_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSO_OK)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	3320      	adds	r3, #32
 80046be:	f107 020b 	add.w	r2, r7, #11
 80046c2:	4611      	mov	r1, r2
 80046c4:	4618      	mov	r0, r3
 80046c6:	f001 f9d1 	bl	8005a6c <lsm6dso_xl_data_rate_get>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d002      	beq.n	80046d6 <LSM6DSO_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSO_ERROR;
 80046d0:	f04f 33ff 	mov.w	r3, #4294967295
 80046d4:	e054      	b.n	8004780 <LSM6DSO_ACC_GetOutputDataRate+0xd4>
  }

  switch (odr_low_level)
 80046d6:	7afb      	ldrb	r3, [r7, #11]
 80046d8:	2b0b      	cmp	r3, #11
 80046da:	d84c      	bhi.n	8004776 <LSM6DSO_ACC_GetOutputDataRate+0xca>
 80046dc:	a201      	add	r2, pc, #4	; (adr r2, 80046e4 <LSM6DSO_ACC_GetOutputDataRate+0x38>)
 80046de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e2:	bf00      	nop
 80046e4:	08004715 	.word	0x08004715
 80046e8:	08004727 	.word	0x08004727
 80046ec:	0800472f 	.word	0x0800472f
 80046f0:	08004737 	.word	0x08004737
 80046f4:	0800473f 	.word	0x0800473f
 80046f8:	08004747 	.word	0x08004747
 80046fc:	0800474f 	.word	0x0800474f
 8004700:	08004757 	.word	0x08004757
 8004704:	0800475f 	.word	0x0800475f
 8004708:	08004767 	.word	0x08004767
 800470c:	0800476f 	.word	0x0800476f
 8004710:	0800471f 	.word	0x0800471f
  {
    case LSM6DSO_XL_ODR_OFF:
      *Odr = 0.0f;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	f04f 0200 	mov.w	r2, #0
 800471a:	601a      	str	r2, [r3, #0]
      break;
 800471c:	e02f      	b.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_1Hz6:
      *Odr = 1.6f;
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	4a19      	ldr	r2, [pc, #100]	; (8004788 <LSM6DSO_ACC_GetOutputDataRate+0xdc>)
 8004722:	601a      	str	r2, [r3, #0]
      break;
 8004724:	e02b      	b.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	4a18      	ldr	r2, [pc, #96]	; (800478c <LSM6DSO_ACC_GetOutputDataRate+0xe0>)
 800472a:	601a      	str	r2, [r3, #0]
      break;
 800472c:	e027      	b.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_26Hz:
      *Odr = 26.0f;
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	4a17      	ldr	r2, [pc, #92]	; (8004790 <LSM6DSO_ACC_GetOutputDataRate+0xe4>)
 8004732:	601a      	str	r2, [r3, #0]
      break;
 8004734:	e023      	b.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_52Hz:
      *Odr = 52.0f;
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	4a16      	ldr	r2, [pc, #88]	; (8004794 <LSM6DSO_ACC_GetOutputDataRate+0xe8>)
 800473a:	601a      	str	r2, [r3, #0]
      break;
 800473c:	e01f      	b.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_104Hz:
      *Odr = 104.0f;
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	4a15      	ldr	r2, [pc, #84]	; (8004798 <LSM6DSO_ACC_GetOutputDataRate+0xec>)
 8004742:	601a      	str	r2, [r3, #0]
      break;
 8004744:	e01b      	b.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_208Hz:
      *Odr = 208.0f;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	4a14      	ldr	r2, [pc, #80]	; (800479c <LSM6DSO_ACC_GetOutputDataRate+0xf0>)
 800474a:	601a      	str	r2, [r3, #0]
      break;
 800474c:	e017      	b.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_417Hz:
      *Odr = 417.0f;
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	4a13      	ldr	r2, [pc, #76]	; (80047a0 <LSM6DSO_ACC_GetOutputDataRate+0xf4>)
 8004752:	601a      	str	r2, [r3, #0]
      break;
 8004754:	e013      	b.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_833Hz:
      *Odr = 833.0f;
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	4a12      	ldr	r2, [pc, #72]	; (80047a4 <LSM6DSO_ACC_GetOutputDataRate+0xf8>)
 800475a:	601a      	str	r2, [r3, #0]
      break;
 800475c:	e00f      	b.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_1667Hz:
      *Odr = 1667.0f;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	4a11      	ldr	r2, [pc, #68]	; (80047a8 <LSM6DSO_ACC_GetOutputDataRate+0xfc>)
 8004762:	601a      	str	r2, [r3, #0]
      break;
 8004764:	e00b      	b.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_3333Hz:
      *Odr = 3333.0f;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	4a10      	ldr	r2, [pc, #64]	; (80047ac <LSM6DSO_ACC_GetOutputDataRate+0x100>)
 800476a:	601a      	str	r2, [r3, #0]
      break;
 800476c:	e007      	b.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_6667Hz:
      *Odr = 6667.0f;
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	4a0f      	ldr	r2, [pc, #60]	; (80047b0 <LSM6DSO_ACC_GetOutputDataRate+0x104>)
 8004772:	601a      	str	r2, [r3, #0]
      break;
 8004774:	e003      	b.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    default:
      ret = LSM6DSO_ERROR;
 8004776:	f04f 33ff 	mov.w	r3, #4294967295
 800477a:	60fb      	str	r3, [r7, #12]
      break;
 800477c:	bf00      	nop
  }

  return ret;
 800477e:	68fb      	ldr	r3, [r7, #12]
}
 8004780:	4618      	mov	r0, r3
 8004782:	3710      	adds	r7, #16
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	3fcccccd 	.word	0x3fcccccd
 800478c:	41480000 	.word	0x41480000
 8004790:	41d00000 	.word	0x41d00000
 8004794:	42500000 	.word	0x42500000
 8004798:	42d00000 	.word	0x42d00000
 800479c:	43500000 	.word	0x43500000
 80047a0:	43d08000 	.word	0x43d08000
 80047a4:	44504000 	.word	0x44504000
 80047a8:	44d06000 	.word	0x44d06000
 80047ac:	45505000 	.word	0x45505000
 80047b0:	45d05800 	.word	0x45d05800

080047b4 <LSM6DSO_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetOutputDataRate(LSM6DSO_Object_t *pObj, float_t Odr)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSO_ACC_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSO_ACC_HIGH_PERFORMANCE_MODE);
 80047c0:	2100      	movs	r1, #0
 80047c2:	ed97 0a00 	vldr	s0, [r7]
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 f806 	bl	80047d8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode>
 80047cc:	4603      	mov	r3, r0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3708      	adds	r7, #8
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
	...

080047d8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode>:
  * @param  Mode the accelerometer operating mode
  * @note   This function switches off the gyroscope if Ultra Low Power Mode is set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetOutputDataRate_With_Mode(LSM6DSO_Object_t *pObj, float_t Odr, LSM6DSO_ACC_Operating_Mode_t Mode)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b08c      	sub	sp, #48	; 0x30
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	ed87 0a02 	vstr	s0, [r7, #8]
 80047e4:	460b      	mov	r3, r1
 80047e6:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSO_OK;
 80047e8:	2300      	movs	r3, #0
 80047ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  float_t newOdr = Odr;
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	62bb      	str	r3, [r7, #40]	; 0x28

  switch (Mode)
 80047f0:	79fb      	ldrb	r3, [r7, #7]
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	f000 80ea 	beq.w	80049cc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1f4>
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	f300 8163 	bgt.w	8004ac4 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ec>
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d002      	beq.n	8004808 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x30>
 8004802:	2b01      	cmp	r3, #1
 8004804:	d074      	beq.n	80048f0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x118>
 8004806:	e15d      	b.n	8004ac4 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ec>
    {
      /* We must uncheck Low Power and Ultra Low Power bits if they are enabled */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f103 0020 	add.w	r0, r3, #32
 800480e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8004812:	2301      	movs	r3, #1
 8004814:	2114      	movs	r1, #20
 8004816:	f000 ff9f 	bl	8005758 <lsm6dso_read_reg>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d002      	beq.n	8004826 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x4e>
      {
        return LSM6DSO_ERROR;
 8004820:	f04f 33ff 	mov.w	r3, #4294967295
 8004824:	e16c      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en != 0U)
 8004826:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800482a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800482e:	b2db      	uxtb	r3, r3
 8004830:	2b00      	cmp	r3, #0
 8004832:	d025      	beq.n	8004880 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xa8>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800483a:	2b01      	cmp	r3, #1
 800483c:	d10b      	bne.n	8004856 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x7e>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	3320      	adds	r3, #32
 8004842:	2100      	movs	r1, #0
 8004844:	4618      	mov	r0, r3
 8004846:	f001 f815 	bl	8005874 <lsm6dso_xl_data_rate_set>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d002      	beq.n	8004856 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x7e>
          {
            return LSM6DSO_ERROR;
 8004850:	f04f 33ff 	mov.w	r3, #4294967295
 8004854:	e154      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 0;
 8004856:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800485a:	f36f 13c7 	bfc	r3, #7, #1
 800485e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f103 0020 	add.w	r0, r3, #32
 8004868:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800486c:	2301      	movs	r3, #1
 800486e:	2114      	movs	r1, #20
 8004870:	f000 ff8a 	bl	8005788 <lsm6dso_write_reg>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d002      	beq.n	8004880 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xa8>
        {
          return LSM6DSO_ERROR;
 800487a:	f04f 33ff 	mov.w	r3, #4294967295
 800487e:	e13f      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f103 0020 	add.w	r0, r3, #32
 8004886:	f107 0220 	add.w	r2, r7, #32
 800488a:	2301      	movs	r3, #1
 800488c:	2115      	movs	r1, #21
 800488e:	f000 ff63 	bl	8005758 <lsm6dso_read_reg>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d002      	beq.n	800489e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xc6>
      {
        return LSM6DSO_ERROR;
 8004898:	f04f 33ff 	mov.w	r3, #4294967295
 800489c:	e130      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode != 0U)
 800489e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80048a2:	f003 0310 	and.w	r3, r3, #16
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d014      	beq.n	80048d6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xfe>
      {
        val2.xl_hm_mode = 0U;
 80048ac:	f897 3020 	ldrb.w	r3, [r7, #32]
 80048b0:	f36f 1304 	bfc	r3, #4, #1
 80048b4:	f887 3020 	strb.w	r3, [r7, #32]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f103 0020 	add.w	r0, r3, #32
 80048be:	f107 0220 	add.w	r2, r7, #32
 80048c2:	2301      	movs	r3, #1
 80048c4:	2115      	movs	r1, #21
 80048c6:	f000 ff5f 	bl	8005788 <lsm6dso_write_reg>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d002      	beq.n	80048d6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xfe>
        {
          return LSM6DSO_ERROR;
 80048d0:	f04f 33ff 	mov.w	r3, #4294967295
 80048d4:	e114      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* ODR should be at least 12.5Hz */
      if (newOdr < 12.5f)
 80048d6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80048da:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80048de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e6:	d400      	bmi.n	80048ea <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x112>
      {
        newOdr = 12.5f;
      }
      break;
 80048e8:	e0f0      	b.n	8004acc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 12.5f;
 80048ea:	4b87      	ldr	r3, [pc, #540]	; (8004b08 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x330>)
 80048ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80048ee:	e0ed      	b.n	8004acc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
      /* We must uncheck Ultra Low Power bit if it is enabled */
      /* and check the Low Power bit if it is unchecked       */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f103 0020 	add.w	r0, r3, #32
 80048f6:	f107 021c 	add.w	r2, r7, #28
 80048fa:	2301      	movs	r3, #1
 80048fc:	2114      	movs	r1, #20
 80048fe:	f000 ff2b 	bl	8005758 <lsm6dso_read_reg>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d002      	beq.n	800490e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x136>
      {
        return LSM6DSO_ERROR;
 8004908:	f04f 33ff 	mov.w	r3, #4294967295
 800490c:	e0f8      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en != 0U)
 800490e:	7f3b      	ldrb	r3, [r7, #28]
 8004910:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004914:	b2db      	uxtb	r3, r3
 8004916:	2b00      	cmp	r3, #0
 8004918:	d023      	beq.n	8004962 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x18a>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004920:	2b01      	cmp	r3, #1
 8004922:	d10b      	bne.n	800493c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x164>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	3320      	adds	r3, #32
 8004928:	2100      	movs	r1, #0
 800492a:	4618      	mov	r0, r3
 800492c:	f000 ffa2 	bl	8005874 <lsm6dso_xl_data_rate_set>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d002      	beq.n	800493c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x164>
          {
            return LSM6DSO_ERROR;
 8004936:	f04f 33ff 	mov.w	r3, #4294967295
 800493a:	e0e1      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 0;
 800493c:	7f3b      	ldrb	r3, [r7, #28]
 800493e:	f36f 13c7 	bfc	r3, #7, #1
 8004942:	773b      	strb	r3, [r7, #28]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f103 0020 	add.w	r0, r3, #32
 800494a:	f107 021c 	add.w	r2, r7, #28
 800494e:	2301      	movs	r3, #1
 8004950:	2114      	movs	r1, #20
 8004952:	f000 ff19 	bl	8005788 <lsm6dso_write_reg>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d002      	beq.n	8004962 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x18a>
        {
          return LSM6DSO_ERROR;
 800495c:	f04f 33ff 	mov.w	r3, #4294967295
 8004960:	e0ce      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f103 0020 	add.w	r0, r3, #32
 8004968:	f107 0218 	add.w	r2, r7, #24
 800496c:	2301      	movs	r3, #1
 800496e:	2115      	movs	r1, #21
 8004970:	f000 fef2 	bl	8005758 <lsm6dso_read_reg>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d002      	beq.n	8004980 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1a8>
      {
        return LSM6DSO_ERROR;
 800497a:	f04f 33ff 	mov.w	r3, #4294967295
 800497e:	e0bf      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode == 0U)
 8004980:	7e3b      	ldrb	r3, [r7, #24]
 8004982:	f003 0310 	and.w	r3, r3, #16
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b00      	cmp	r3, #0
 800498a:	d112      	bne.n	80049b2 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1da>
      {
        val2.xl_hm_mode = 1U;
 800498c:	7e3b      	ldrb	r3, [r7, #24]
 800498e:	f043 0310 	orr.w	r3, r3, #16
 8004992:	763b      	strb	r3, [r7, #24]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f103 0020 	add.w	r0, r3, #32
 800499a:	f107 0218 	add.w	r2, r7, #24
 800499e:	2301      	movs	r3, #1
 80049a0:	2115      	movs	r1, #21
 80049a2:	f000 fef1 	bl	8005788 <lsm6dso_write_reg>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d002      	beq.n	80049b2 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1da>
        {
          return LSM6DSO_ERROR;
 80049ac:	f04f 33ff 	mov.w	r3, #4294967295
 80049b0:	e0a6      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 80049b2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80049b6:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8004b0c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x334>
 80049ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049c2:	dc00      	bgt.n	80049c6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1ee>
      {
        newOdr = 208.0f;
      }
      break;
 80049c4:	e082      	b.n	8004acc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 208.0f;
 80049c6:	4b52      	ldr	r3, [pc, #328]	; (8004b10 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x338>)
 80049c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80049ca:	e07f      	b.n	8004acc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
      /* and check the Ultra Low Power bit if it is unchecked             */
      /* We must switch off gyro otherwise Ultra Low Power does not work  */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f103 0020 	add.w	r0, r3, #32
 80049d2:	f107 0210 	add.w	r2, r7, #16
 80049d6:	2301      	movs	r3, #1
 80049d8:	2115      	movs	r1, #21
 80049da:	f000 febd 	bl	8005758 <lsm6dso_read_reg>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d002      	beq.n	80049ea <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x212>
      {
        return LSM6DSO_ERROR;
 80049e4:	f04f 33ff 	mov.w	r3, #4294967295
 80049e8:	e08a      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode != 0U)
 80049ea:	7c3b      	ldrb	r3, [r7, #16]
 80049ec:	f003 0310 	and.w	r3, r3, #16
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d012      	beq.n	8004a1c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x244>
      {
        val2.xl_hm_mode = 0U;
 80049f6:	7c3b      	ldrb	r3, [r7, #16]
 80049f8:	f36f 1304 	bfc	r3, #4, #1
 80049fc:	743b      	strb	r3, [r7, #16]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f103 0020 	add.w	r0, r3, #32
 8004a04:	f107 0210 	add.w	r2, r7, #16
 8004a08:	2301      	movs	r3, #1
 8004a0a:	2115      	movs	r1, #21
 8004a0c:	f000 febc 	bl	8005788 <lsm6dso_write_reg>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d002      	beq.n	8004a1c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x244>
        {
          return LSM6DSO_ERROR;
 8004a16:	f04f 33ff 	mov.w	r3, #4294967295
 8004a1a:	e071      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Disable Gyro */
      if (pObj->gyro_is_enabled == 1U)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d108      	bne.n	8004a38 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x260>
      {
        if (LSM6DSO_GYRO_Disable(pObj) != LSM6DSO_OK)
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	f000 f979 	bl	8004d1e <LSM6DSO_GYRO_Disable>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d002      	beq.n	8004a38 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x260>
        {
          return LSM6DSO_ERROR;
 8004a32:	f04f 33ff 	mov.w	r3, #4294967295
 8004a36:	e063      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f103 0020 	add.w	r0, r3, #32
 8004a3e:	f107 0214 	add.w	r2, r7, #20
 8004a42:	2301      	movs	r3, #1
 8004a44:	2114      	movs	r1, #20
 8004a46:	f000 fe87 	bl	8005758 <lsm6dso_read_reg>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d002      	beq.n	8004a56 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x27e>
      {
        return LSM6DSO_ERROR;
 8004a50:	f04f 33ff 	mov.w	r3, #4294967295
 8004a54:	e054      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en == 0U)
 8004a56:	7d3b      	ldrb	r3, [r7, #20]
 8004a58:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d123      	bne.n	8004aaa <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2d2>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d10b      	bne.n	8004a84 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ac>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	3320      	adds	r3, #32
 8004a70:	2100      	movs	r1, #0
 8004a72:	4618      	mov	r0, r3
 8004a74:	f000 fefe 	bl	8005874 <lsm6dso_xl_data_rate_set>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d002      	beq.n	8004a84 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ac>
          {
            return LSM6DSO_ERROR;
 8004a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a82:	e03d      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 1U;
 8004a84:	7d3b      	ldrb	r3, [r7, #20]
 8004a86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a8a:	753b      	strb	r3, [r7, #20]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f103 0020 	add.w	r0, r3, #32
 8004a92:	f107 0214 	add.w	r2, r7, #20
 8004a96:	2301      	movs	r3, #1
 8004a98:	2114      	movs	r1, #20
 8004a9a:	f000 fe75 	bl	8005788 <lsm6dso_write_reg>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d002      	beq.n	8004aaa <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2d2>
        {
          return LSM6DSO_ERROR;
 8004aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8004aa8:	e02a      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 8004aaa:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004aae:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004b0c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x334>
 8004ab2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aba:	dc00      	bgt.n	8004abe <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2e6>
      {
        newOdr = 208.0f;
      }
      break;
 8004abc:	e006      	b.n	8004acc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 208.0f;
 8004abe:	4b14      	ldr	r3, [pc, #80]	; (8004b10 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x338>)
 8004ac0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ac2:	e003      	b.n	8004acc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
    }
    default:
      ret = LSM6DSO_ERROR;
 8004ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8004aca:	bf00      	nop
  }

  if (ret == LSM6DSO_ERROR)
 8004acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad2:	d102      	bne.n	8004ada <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x302>
  {
    return LSM6DSO_ERROR;
 8004ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ad8:	e012      	b.n	8004b00 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
  }

  if (pObj->acc_is_enabled == 1U)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d106      	bne.n	8004af2 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x31a>
  {
    ret = LSM6DSO_ACC_SetOutputDataRate_When_Enabled(pObj, newOdr);
 8004ae4:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8004ae8:	68f8      	ldr	r0, [r7, #12]
 8004aea:	f000 fbc9 	bl	8005280 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled>
 8004aee:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004af0:	e005      	b.n	8004afe <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x326>
  }
  else
  {
    ret = LSM6DSO_ACC_SetOutputDataRate_When_Disabled(pObj, newOdr);
 8004af2:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8004af6:	68f8      	ldr	r0, [r7, #12]
 8004af8:	f000 fc5a 	bl	80053b0 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled>
 8004afc:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  return ret;
 8004afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3730      	adds	r7, #48	; 0x30
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	41480000 	.word	0x41480000
 8004b0c:	43500000 	.word	0x43500000
 8004b10:	43500000 	.word	0x43500000

08004b14 <LSM6DSO_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetFullScale(LSM6DSO_Object_t *pObj, int32_t *FullScale)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSO_OK)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	3320      	adds	r3, #32
 8004b26:	f107 020b 	add.w	r2, r7, #11
 8004b2a:	4611      	mov	r1, r2
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f000 fe69 	bl	8005804 <lsm6dso_xl_full_scale_get>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d002      	beq.n	8004b3e <LSM6DSO_ACC_GetFullScale+0x2a>
  {
    return LSM6DSO_ERROR;
 8004b38:	f04f 33ff 	mov.w	r3, #4294967295
 8004b3c:	e023      	b.n	8004b86 <LSM6DSO_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 8004b3e:	7afb      	ldrb	r3, [r7, #11]
 8004b40:	2b03      	cmp	r3, #3
 8004b42:	d81b      	bhi.n	8004b7c <LSM6DSO_ACC_GetFullScale+0x68>
 8004b44:	a201      	add	r2, pc, #4	; (adr r2, 8004b4c <LSM6DSO_ACC_GetFullScale+0x38>)
 8004b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b4a:	bf00      	nop
 8004b4c:	08004b5d 	.word	0x08004b5d
 8004b50:	08004b75 	.word	0x08004b75
 8004b54:	08004b65 	.word	0x08004b65
 8004b58:	08004b6d 	.word	0x08004b6d
  {
    case LSM6DSO_2g:
      *FullScale =  2;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	2202      	movs	r2, #2
 8004b60:	601a      	str	r2, [r3, #0]
      break;
 8004b62:	e00f      	b.n	8004b84 <LSM6DSO_ACC_GetFullScale+0x70>

    case LSM6DSO_4g:
      *FullScale =  4;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	2204      	movs	r2, #4
 8004b68:	601a      	str	r2, [r3, #0]
      break;
 8004b6a:	e00b      	b.n	8004b84 <LSM6DSO_ACC_GetFullScale+0x70>

    case LSM6DSO_8g:
      *FullScale =  8;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	2208      	movs	r2, #8
 8004b70:	601a      	str	r2, [r3, #0]
      break;
 8004b72:	e007      	b.n	8004b84 <LSM6DSO_ACC_GetFullScale+0x70>

    case LSM6DSO_16g:
      *FullScale = 16;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	2210      	movs	r2, #16
 8004b78:	601a      	str	r2, [r3, #0]
      break;
 8004b7a:	e003      	b.n	8004b84 <LSM6DSO_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSO_ERROR;
 8004b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b80:	60fb      	str	r3, [r7, #12]
      break;
 8004b82:	bf00      	nop
  }

  return ret;
 8004b84:	68fb      	ldr	r3, [r7, #12]
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3710      	adds	r7, #16
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop

08004b90 <LSM6DSO_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetFullScale(LSM6DSO_Object_t *pObj, int32_t FullScale)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
  lsm6dso_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSO_2g
           : (FullScale <= 4) ? LSM6DSO_4g
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	dd0b      	ble.n	8004bb8 <LSM6DSO_ACC_SetFullScale+0x28>
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	2b04      	cmp	r3, #4
 8004ba4:	dd06      	ble.n	8004bb4 <LSM6DSO_ACC_SetFullScale+0x24>
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	2b08      	cmp	r3, #8
 8004baa:	dc01      	bgt.n	8004bb0 <LSM6DSO_ACC_SetFullScale+0x20>
 8004bac:	2303      	movs	r3, #3
 8004bae:	e004      	b.n	8004bba <LSM6DSO_ACC_SetFullScale+0x2a>
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e002      	b.n	8004bba <LSM6DSO_ACC_SetFullScale+0x2a>
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	e000      	b.n	8004bba <LSM6DSO_ACC_SetFullScale+0x2a>
 8004bb8:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSO_2g
 8004bba:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSO_8g
           :                    LSM6DSO_16g;

  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSO_OK)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	3320      	adds	r3, #32
 8004bc0:	7bfa      	ldrb	r2, [r7, #15]
 8004bc2:	4611      	mov	r1, r2
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f000 fdf7 	bl	80057b8 <lsm6dso_xl_full_scale_set>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d002      	beq.n	8004bd6 <LSM6DSO_ACC_SetFullScale+0x46>
  {
    return LSM6DSO_ERROR;
 8004bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8004bd4:	e000      	b.n	8004bd8 <LSM6DSO_ACC_SetFullScale+0x48>
  }

  return LSM6DSO_OK;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <LSM6DSO_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetAxesRaw(LSM6DSO_Object_t *pObj, LSM6DSO_AxesRaw_t *Value)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dso_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	3320      	adds	r3, #32
 8004bee:	f107 0208 	add.w	r2, r7, #8
 8004bf2:	4611      	mov	r1, r2
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f001 f9d8 	bl	8005faa <lsm6dso_acceleration_raw_get>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d002      	beq.n	8004c06 <LSM6DSO_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSO_ERROR;
 8004c00:	f04f 33ff 	mov.w	r3, #4294967295
 8004c04:	e00c      	b.n	8004c20 <LSM6DSO_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8004c06:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8004c0e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8004c16:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	809a      	strh	r2, [r3, #4]

  return LSM6DSO_OK;
 8004c1e:	2300      	movs	r3, #0
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3710      	adds	r7, #16
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <LSM6DSO_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *Acceleration)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity = 0.0f;
 8004c32:	f04f 0300 	mov.w	r3, #0
 8004c36:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dso_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	3320      	adds	r3, #32
 8004c3c:	f107 0210 	add.w	r2, r7, #16
 8004c40:	4611      	mov	r1, r2
 8004c42:	4618      	mov	r0, r3
 8004c44:	f001 f9b1 	bl	8005faa <lsm6dso_acceleration_raw_get>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d002      	beq.n	8004c54 <LSM6DSO_ACC_GetAxes+0x2c>
  {
    return LSM6DSO_ERROR;
 8004c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c52:	e03c      	b.n	8004cce <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 8004c54:	f107 030c 	add.w	r3, r7, #12
 8004c58:	4619      	mov	r1, r3
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f7ff fce0 	bl	8004620 <LSM6DSO_ACC_GetSensitivity>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d002      	beq.n	8004c6c <LSM6DSO_ACC_GetAxes+0x44>
  {
    return LSM6DSO_ERROR;
 8004c66:	f04f 33ff 	mov.w	r3, #4294967295
 8004c6a:	e030      	b.n	8004cce <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 8004c6c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004c70:	ee07 3a90 	vmov	s15, r3
 8004c74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c78:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c84:	ee17 2a90 	vmov	r2, s15
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 8004c8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004c90:	ee07 3a90 	vmov	s15, r3
 8004c94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c98:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ca0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ca4:	ee17 2a90 	vmov	r2, s15
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 8004cac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004cb0:	ee07 3a90 	vmov	s15, r3
 8004cb4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004cb8:	edd7 7a03 	vldr	s15, [r7, #12]
 8004cbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004cc4:	ee17 2a90 	vmov	r2, s15
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3718      	adds	r7, #24
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <LSM6DSO_GYRO_Enable>:
  * @brief  Enable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Enable(LSM6DSO_Object_t *pObj)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b082      	sub	sp, #8
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d101      	bne.n	8004cec <LSM6DSO_GYRO_Enable+0x16>
  {
    return LSM6DSO_OK;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	e014      	b.n	8004d16 <LSM6DSO_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSO_OK)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f103 0220 	add.w	r2, r3, #32
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	4610      	mov	r0, r2
 8004cfc:	f000 ff86 	bl	8005c0c <lsm6dso_gy_data_rate_set>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d002      	beq.n	8004d0c <LSM6DSO_GYRO_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 8004d06:	f04f 33ff 	mov.w	r3, #4294967295
 8004d0a:	e004      	b.n	8004d16 <LSM6DSO_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3708      	adds	r7, #8
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}

08004d1e <LSM6DSO_GYRO_Disable>:
  * @brief  Disable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Disable(LSM6DSO_Object_t *pObj)
{
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b082      	sub	sp, #8
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <LSM6DSO_GYRO_Disable+0x16>
  {
    return LSM6DSO_OK;
 8004d30:	2300      	movs	r3, #0
 8004d32:	e01f      	b.n	8004d74 <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dso_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSO_OK)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f103 0220 	add.w	r2, r3, #32
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	3334      	adds	r3, #52	; 0x34
 8004d3e:	4619      	mov	r1, r3
 8004d40:	4610      	mov	r0, r2
 8004d42:	f001 f85f 	bl	8005e04 <lsm6dso_gy_data_rate_get>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d002      	beq.n	8004d52 <LSM6DSO_GYRO_Disable+0x34>
  {
    return LSM6DSO_ERROR;
 8004d4c:	f04f 33ff 	mov.w	r3, #4294967295
 8004d50:	e010      	b.n	8004d74 <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	3320      	adds	r3, #32
 8004d56:	2100      	movs	r1, #0
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f000 ff57 	bl	8005c0c <lsm6dso_gy_data_rate_set>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d002      	beq.n	8004d6a <LSM6DSO_GYRO_Disable+0x4c>
  {
    return LSM6DSO_ERROR;
 8004d64:	f04f 33ff 	mov.w	r3, #4294967295
 8004d68:	e004      	b.n	8004d74 <LSM6DSO_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 8004d72:	2300      	movs	r3, #0
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3708      	adds	r7, #8
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <LSM6DSO_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8004d86:	2300      	movs	r3, #0
 8004d88:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	3320      	adds	r3, #32
 8004d8e:	f107 020b 	add.w	r2, r7, #11
 8004d92:	4611      	mov	r1, r2
 8004d94:	4618      	mov	r0, r3
 8004d96:	f000 fef7 	bl	8005b88 <lsm6dso_gy_full_scale_get>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d002      	beq.n	8004da6 <LSM6DSO_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 8004da0:	f04f 33ff 	mov.w	r3, #4294967295
 8004da4:	e02d      	b.n	8004e02 <LSM6DSO_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8004da6:	7afb      	ldrb	r3, [r7, #11]
 8004da8:	2b06      	cmp	r3, #6
 8004daa:	d825      	bhi.n	8004df8 <LSM6DSO_GYRO_GetSensitivity+0x7c>
 8004dac:	a201      	add	r2, pc, #4	; (adr r2, 8004db4 <LSM6DSO_GYRO_GetSensitivity+0x38>)
 8004dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db2:	bf00      	nop
 8004db4:	08004dd9 	.word	0x08004dd9
 8004db8:	08004dd1 	.word	0x08004dd1
 8004dbc:	08004de1 	.word	0x08004de1
 8004dc0:	08004df9 	.word	0x08004df9
 8004dc4:	08004de9 	.word	0x08004de9
 8004dc8:	08004df9 	.word	0x08004df9
 8004dcc:	08004df1 	.word	0x08004df1
  {
    case LSM6DSO_125dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_125DPS;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	4a0e      	ldr	r2, [pc, #56]	; (8004e0c <LSM6DSO_GYRO_GetSensitivity+0x90>)
 8004dd4:	601a      	str	r2, [r3, #0]
      break;
 8004dd6:	e013      	b.n	8004e00 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_250dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_250DPS;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	4a0d      	ldr	r2, [pc, #52]	; (8004e10 <LSM6DSO_GYRO_GetSensitivity+0x94>)
 8004ddc:	601a      	str	r2, [r3, #0]
      break;
 8004dde:	e00f      	b.n	8004e00 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_500dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_500DPS;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	4a0c      	ldr	r2, [pc, #48]	; (8004e14 <LSM6DSO_GYRO_GetSensitivity+0x98>)
 8004de4:	601a      	str	r2, [r3, #0]
      break;
 8004de6:	e00b      	b.n	8004e00 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_1000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_1000DPS;
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	4a0b      	ldr	r2, [pc, #44]	; (8004e18 <LSM6DSO_GYRO_GetSensitivity+0x9c>)
 8004dec:	601a      	str	r2, [r3, #0]
      break;
 8004dee:	e007      	b.n	8004e00 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_2000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_2000DPS;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	4a0a      	ldr	r2, [pc, #40]	; (8004e1c <LSM6DSO_GYRO_GetSensitivity+0xa0>)
 8004df4:	601a      	str	r2, [r3, #0]
      break;
 8004df6:	e003      	b.n	8004e00 <LSM6DSO_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSO_ERROR;
 8004df8:	f04f 33ff 	mov.w	r3, #4294967295
 8004dfc:	60fb      	str	r3, [r7, #12]
      break;
 8004dfe:	bf00      	nop
  }

  return ret;
 8004e00:	68fb      	ldr	r3, [r7, #12]
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	408c0000 	.word	0x408c0000
 8004e10:	410c0000 	.word	0x410c0000
 8004e14:	418c0000 	.word	0x418c0000
 8004e18:	420c0000 	.word	0x420c0000
 8004e1c:	428c0000 	.word	0x428c0000

08004e20 <LSM6DSO_GYRO_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetOutputDataRate(LSM6DSO_Object_t *pObj, float_t *Odr)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	60fb      	str	r3, [r7, #12]
  lsm6dso_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dso_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSO_OK)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	3320      	adds	r3, #32
 8004e32:	f107 020b 	add.w	r2, r7, #11
 8004e36:	4611      	mov	r1, r2
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f000 ffe3 	bl	8005e04 <lsm6dso_gy_data_rate_get>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d002      	beq.n	8004e4a <LSM6DSO_GYRO_GetOutputDataRate+0x2a>
  {
    return LSM6DSO_ERROR;
 8004e44:	f04f 33ff 	mov.w	r3, #4294967295
 8004e48:	e04e      	b.n	8004ee8 <LSM6DSO_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 8004e4a:	7afb      	ldrb	r3, [r7, #11]
 8004e4c:	2b0a      	cmp	r3, #10
 8004e4e:	d846      	bhi.n	8004ede <LSM6DSO_GYRO_GetOutputDataRate+0xbe>
 8004e50:	a201      	add	r2, pc, #4	; (adr r2, 8004e58 <LSM6DSO_GYRO_GetOutputDataRate+0x38>)
 8004e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e56:	bf00      	nop
 8004e58:	08004e85 	.word	0x08004e85
 8004e5c:	08004e8f 	.word	0x08004e8f
 8004e60:	08004e97 	.word	0x08004e97
 8004e64:	08004e9f 	.word	0x08004e9f
 8004e68:	08004ea7 	.word	0x08004ea7
 8004e6c:	08004eaf 	.word	0x08004eaf
 8004e70:	08004eb7 	.word	0x08004eb7
 8004e74:	08004ebf 	.word	0x08004ebf
 8004e78:	08004ec7 	.word	0x08004ec7
 8004e7c:	08004ecf 	.word	0x08004ecf
 8004e80:	08004ed7 	.word	0x08004ed7
  {
    case LSM6DSO_GY_ODR_OFF:
      *Odr = 0.0f;
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	f04f 0200 	mov.w	r2, #0
 8004e8a:	601a      	str	r2, [r3, #0]
      break;
 8004e8c:	e02b      	b.n	8004ee6 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_12Hz5:
      *Odr = 12.5f;
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	4a17      	ldr	r2, [pc, #92]	; (8004ef0 <LSM6DSO_GYRO_GetOutputDataRate+0xd0>)
 8004e92:	601a      	str	r2, [r3, #0]
      break;
 8004e94:	e027      	b.n	8004ee6 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_26Hz:
      *Odr = 26.0f;
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	4a16      	ldr	r2, [pc, #88]	; (8004ef4 <LSM6DSO_GYRO_GetOutputDataRate+0xd4>)
 8004e9a:	601a      	str	r2, [r3, #0]
      break;
 8004e9c:	e023      	b.n	8004ee6 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_52Hz:
      *Odr = 52.0f;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	4a15      	ldr	r2, [pc, #84]	; (8004ef8 <LSM6DSO_GYRO_GetOutputDataRate+0xd8>)
 8004ea2:	601a      	str	r2, [r3, #0]
      break;
 8004ea4:	e01f      	b.n	8004ee6 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_104Hz:
      *Odr = 104.0f;
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	4a14      	ldr	r2, [pc, #80]	; (8004efc <LSM6DSO_GYRO_GetOutputDataRate+0xdc>)
 8004eaa:	601a      	str	r2, [r3, #0]
      break;
 8004eac:	e01b      	b.n	8004ee6 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_208Hz:
      *Odr = 208.0f;
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	4a13      	ldr	r2, [pc, #76]	; (8004f00 <LSM6DSO_GYRO_GetOutputDataRate+0xe0>)
 8004eb2:	601a      	str	r2, [r3, #0]
      break;
 8004eb4:	e017      	b.n	8004ee6 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_417Hz:
      *Odr = 417.0f;
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	4a12      	ldr	r2, [pc, #72]	; (8004f04 <LSM6DSO_GYRO_GetOutputDataRate+0xe4>)
 8004eba:	601a      	str	r2, [r3, #0]
      break;
 8004ebc:	e013      	b.n	8004ee6 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_833Hz:
      *Odr = 833.0f;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	4a11      	ldr	r2, [pc, #68]	; (8004f08 <LSM6DSO_GYRO_GetOutputDataRate+0xe8>)
 8004ec2:	601a      	str	r2, [r3, #0]
      break;
 8004ec4:	e00f      	b.n	8004ee6 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_1667Hz:
      *Odr = 1667.0f;
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	4a10      	ldr	r2, [pc, #64]	; (8004f0c <LSM6DSO_GYRO_GetOutputDataRate+0xec>)
 8004eca:	601a      	str	r2, [r3, #0]
      break;
 8004ecc:	e00b      	b.n	8004ee6 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_3333Hz:
      *Odr = 3333.0f;
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	4a0f      	ldr	r2, [pc, #60]	; (8004f10 <LSM6DSO_GYRO_GetOutputDataRate+0xf0>)
 8004ed2:	601a      	str	r2, [r3, #0]
      break;
 8004ed4:	e007      	b.n	8004ee6 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_6667Hz:
      *Odr = 6667.0f;
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	4a0e      	ldr	r2, [pc, #56]	; (8004f14 <LSM6DSO_GYRO_GetOutputDataRate+0xf4>)
 8004eda:	601a      	str	r2, [r3, #0]
      break;
 8004edc:	e003      	b.n	8004ee6 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = LSM6DSO_ERROR;
 8004ede:	f04f 33ff 	mov.w	r3, #4294967295
 8004ee2:	60fb      	str	r3, [r7, #12]
      break;
 8004ee4:	bf00      	nop
  }

  return ret;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3710      	adds	r7, #16
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	41480000 	.word	0x41480000
 8004ef4:	41d00000 	.word	0x41d00000
 8004ef8:	42500000 	.word	0x42500000
 8004efc:	42d00000 	.word	0x42d00000
 8004f00:	43500000 	.word	0x43500000
 8004f04:	43d08000 	.word	0x43d08000
 8004f08:	44504000 	.word	0x44504000
 8004f0c:	44d06000 	.word	0x44d06000
 8004f10:	45505000 	.word	0x45505000
 8004f14:	45d05800 	.word	0x45d05800

08004f18 <LSM6DSO_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetOutputDataRate(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSO_GYRO_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSO_GYRO_HIGH_PERFORMANCE_MODE);
 8004f24:	2100      	movs	r1, #0
 8004f26:	ed97 0a00 	vldr	s0, [r7]
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 f806 	bl	8004f3c <LSM6DSO_GYRO_SetOutputDataRate_With_Mode>
 8004f30:	4603      	mov	r3, r0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3708      	adds	r7, #8
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
	...

08004f3c <LSM6DSO_GYRO_SetOutputDataRate_With_Mode>:
  * @param  Mode the gyroscope operating mode
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetOutputDataRate_With_Mode(LSM6DSO_Object_t *pObj, float_t Odr,
                                                 LSM6DSO_GYRO_Operating_Mode_t Mode)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b088      	sub	sp, #32
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	ed87 0a02 	vstr	s0, [r7, #8]
 8004f48:	460b      	mov	r3, r1
 8004f4a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSO_OK;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	61fb      	str	r3, [r7, #28]
  float_t newOdr = Odr;
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	61bb      	str	r3, [r7, #24]

  switch (Mode)
 8004f54:	79fb      	ldrb	r3, [r7, #7]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d002      	beq.n	8004f60 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x24>
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d028      	beq.n	8004fb0 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x74>
 8004f5e:	e05c      	b.n	800501a <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xde>
    case LSM6DSO_GYRO_HIGH_PERFORMANCE_MODE:
    {
      /* We must uncheck Low Power bit if it is enabled */
      lsm6dso_ctrl7_g_t val1;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f103 0020 	add.w	r0, r3, #32
 8004f66:	f107 0214 	add.w	r2, r7, #20
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	2116      	movs	r1, #22
 8004f6e:	f000 fbf3 	bl	8005758 <lsm6dso_read_reg>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d002      	beq.n	8004f7e <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x42>
      {
        return LSM6DSO_ERROR;
 8004f78:	f04f 33ff 	mov.w	r3, #4294967295
 8004f7c:	e06c      	b.n	8005058 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
      }

      if (val1.g_hm_mode != 0U)
 8004f7e:	7d3b      	ldrb	r3, [r7, #20]
 8004f80:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d04b      	beq.n	8005022 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe6>
      {
        val1.g_hm_mode = 0U;
 8004f8a:	7d3b      	ldrb	r3, [r7, #20]
 8004f8c:	f36f 13c7 	bfc	r3, #7, #1
 8004f90:	753b      	strb	r3, [r7, #20]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f103 0020 	add.w	r0, r3, #32
 8004f98:	f107 0214 	add.w	r2, r7, #20
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	2116      	movs	r1, #22
 8004fa0:	f000 fbf2 	bl	8005788 <lsm6dso_write_reg>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d03b      	beq.n	8005022 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe6>
        {
          return LSM6DSO_ERROR;
 8004faa:	f04f 33ff 	mov.w	r3, #4294967295
 8004fae:	e053      	b.n	8005058 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
    case LSM6DSO_GYRO_LOW_POWER_NORMAL_MODE:
    {
      /* We must check the Low Power bit if it is unchecked */
      lsm6dso_ctrl7_g_t val1;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f103 0020 	add.w	r0, r3, #32
 8004fb6:	f107 0210 	add.w	r2, r7, #16
 8004fba:	2301      	movs	r3, #1
 8004fbc:	2116      	movs	r1, #22
 8004fbe:	f000 fbcb 	bl	8005758 <lsm6dso_read_reg>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d002      	beq.n	8004fce <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x92>
      {
        return LSM6DSO_ERROR;
 8004fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8004fcc:	e044      	b.n	8005058 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
      }

      if (val1.g_hm_mode == 0U)
 8004fce:	7c3b      	ldrb	r3, [r7, #16]
 8004fd0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d112      	bne.n	8005000 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xc4>
      {
        val1.g_hm_mode = 1U;
 8004fda:	7c3b      	ldrb	r3, [r7, #16]
 8004fdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fe0:	743b      	strb	r3, [r7, #16]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f103 0020 	add.w	r0, r3, #32
 8004fe8:	f107 0210 	add.w	r2, r7, #16
 8004fec:	2301      	movs	r3, #1
 8004fee:	2116      	movs	r1, #22
 8004ff0:	f000 fbca 	bl	8005788 <lsm6dso_write_reg>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d002      	beq.n	8005000 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xc4>
        {
          return LSM6DSO_ERROR;
 8004ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8004ffe:	e02b      	b.n	8005058 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 8005000:	edd7 7a06 	vldr	s15, [r7, #24]
 8005004:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8005060 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x124>
 8005008:	eef4 7ac7 	vcmpe.f32	s15, s14
 800500c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005010:	dc00      	bgt.n	8005014 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xd8>
      {
        newOdr = 208.0f;
      }
      break;
 8005012:	e007      	b.n	8005024 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
        newOdr = 208.0f;
 8005014:	4b13      	ldr	r3, [pc, #76]	; (8005064 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x128>)
 8005016:	61bb      	str	r3, [r7, #24]
 8005018:	e004      	b.n	8005024 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
    }
    default:
      ret = LSM6DSO_ERROR;
 800501a:	f04f 33ff 	mov.w	r3, #4294967295
 800501e:	61fb      	str	r3, [r7, #28]
      break;
 8005020:	e000      	b.n	8005024 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
      break;
 8005022:	bf00      	nop
  }

  if (ret == LSM6DSO_ERROR)
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800502a:	d102      	bne.n	8005032 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xf6>
  {
    return LSM6DSO_ERROR;
 800502c:	f04f 33ff 	mov.w	r3, #4294967295
 8005030:	e012      	b.n	8005058 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
  }

  if (pObj->gyro_is_enabled == 1U)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005038:	2b01      	cmp	r3, #1
 800503a:	d106      	bne.n	800504a <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x10e>
  {
    ret = LSM6DSO_GYRO_SetOutputDataRate_When_Enabled(pObj, newOdr);
 800503c:	ed97 0a06 	vldr	s0, [r7, #24]
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f000 fa45 	bl	80054d0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled>
 8005046:	61f8      	str	r0, [r7, #28]
 8005048:	e005      	b.n	8005056 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11a>
  }
  else
  {
    ret = LSM6DSO_GYRO_SetOutputDataRate_When_Disabled(pObj, newOdr);
 800504a:	ed97 0a06 	vldr	s0, [r7, #24]
 800504e:	68f8      	ldr	r0, [r7, #12]
 8005050:	f000 faca 	bl	80055e8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled>
 8005054:	61f8      	str	r0, [r7, #28]
  }

  return ret;
 8005056:	69fb      	ldr	r3, [r7, #28]
}
 8005058:	4618      	mov	r0, r3
 800505a:	3720      	adds	r7, #32
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}
 8005060:	43500000 	.word	0x43500000
 8005064:	43500000 	.word	0x43500000

08005068 <LSM6DSO_GYRO_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetFullScale(LSM6DSO_Object_t *pObj, int32_t  *FullScale)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8005072:	2300      	movs	r3, #0
 8005074:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSO_OK)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	3320      	adds	r3, #32
 800507a:	f107 020b 	add.w	r2, r7, #11
 800507e:	4611      	mov	r1, r2
 8005080:	4618      	mov	r0, r3
 8005082:	f000 fd81 	bl	8005b88 <lsm6dso_gy_full_scale_get>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d002      	beq.n	8005092 <LSM6DSO_GYRO_GetFullScale+0x2a>
  {
    return LSM6DSO_ERROR;
 800508c:	f04f 33ff 	mov.w	r3, #4294967295
 8005090:	e030      	b.n	80050f4 <LSM6DSO_GYRO_GetFullScale+0x8c>
  }

  switch (fs_low_level)
 8005092:	7afb      	ldrb	r3, [r7, #11]
 8005094:	2b06      	cmp	r3, #6
 8005096:	d828      	bhi.n	80050ea <LSM6DSO_GYRO_GetFullScale+0x82>
 8005098:	a201      	add	r2, pc, #4	; (adr r2, 80050a0 <LSM6DSO_GYRO_GetFullScale+0x38>)
 800509a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800509e:	bf00      	nop
 80050a0:	080050c5 	.word	0x080050c5
 80050a4:	080050bd 	.word	0x080050bd
 80050a8:	080050cd 	.word	0x080050cd
 80050ac:	080050eb 	.word	0x080050eb
 80050b0:	080050d7 	.word	0x080050d7
 80050b4:	080050eb 	.word	0x080050eb
 80050b8:	080050e1 	.word	0x080050e1
  {
    case LSM6DSO_125dps:
      *FullScale =  125;
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	227d      	movs	r2, #125	; 0x7d
 80050c0:	601a      	str	r2, [r3, #0]
      break;
 80050c2:	e016      	b.n	80050f2 <LSM6DSO_GYRO_GetFullScale+0x8a>

    case LSM6DSO_250dps:
      *FullScale =  250;
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	22fa      	movs	r2, #250	; 0xfa
 80050c8:	601a      	str	r2, [r3, #0]
      break;
 80050ca:	e012      	b.n	80050f2 <LSM6DSO_GYRO_GetFullScale+0x8a>

    case LSM6DSO_500dps:
      *FullScale =  500;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80050d2:	601a      	str	r2, [r3, #0]
      break;
 80050d4:	e00d      	b.n	80050f2 <LSM6DSO_GYRO_GetFullScale+0x8a>

    case LSM6DSO_1000dps:
      *FullScale = 1000;
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80050dc:	601a      	str	r2, [r3, #0]
      break;
 80050de:	e008      	b.n	80050f2 <LSM6DSO_GYRO_GetFullScale+0x8a>

    case LSM6DSO_2000dps:
      *FullScale = 2000;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80050e6:	601a      	str	r2, [r3, #0]
      break;
 80050e8:	e003      	b.n	80050f2 <LSM6DSO_GYRO_GetFullScale+0x8a>

    default:
      ret = LSM6DSO_ERROR;
 80050ea:	f04f 33ff 	mov.w	r3, #4294967295
 80050ee:	60fb      	str	r3, [r7, #12]
      break;
 80050f0:	bf00      	nop
  }

  return ret;
 80050f2:	68fb      	ldr	r3, [r7, #12]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <LSM6DSO_GYRO_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetFullScale(LSM6DSO_Object_t *pObj, int32_t FullScale)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	6039      	str	r1, [r7, #0]
  lsm6dso_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSO_125dps
           : (FullScale <= 250)  ? LSM6DSO_250dps
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	2b7d      	cmp	r3, #125	; 0x7d
 800510a:	dd12      	ble.n	8005132 <LSM6DSO_GYRO_SetFullScale+0x36>
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	2bfa      	cmp	r3, #250	; 0xfa
 8005110:	dd0d      	ble.n	800512e <LSM6DSO_GYRO_SetFullScale+0x32>
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005118:	dd07      	ble.n	800512a <LSM6DSO_GYRO_SetFullScale+0x2e>
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005120:	dc01      	bgt.n	8005126 <LSM6DSO_GYRO_SetFullScale+0x2a>
 8005122:	2304      	movs	r3, #4
 8005124:	e006      	b.n	8005134 <LSM6DSO_GYRO_SetFullScale+0x38>
 8005126:	2306      	movs	r3, #6
 8005128:	e004      	b.n	8005134 <LSM6DSO_GYRO_SetFullScale+0x38>
 800512a:	2302      	movs	r3, #2
 800512c:	e002      	b.n	8005134 <LSM6DSO_GYRO_SetFullScale+0x38>
 800512e:	2300      	movs	r3, #0
 8005130:	e000      	b.n	8005134 <LSM6DSO_GYRO_SetFullScale+0x38>
 8005132:	2301      	movs	r3, #1
  new_fs = (FullScale <= 125)  ? LSM6DSO_125dps
 8005134:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSO_500dps
           : (FullScale <= 1000) ? LSM6DSO_1000dps
           :                       LSM6DSO_2000dps;

  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSO_OK)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	3320      	adds	r3, #32
 800513a:	7bfa      	ldrb	r2, [r7, #15]
 800513c:	4611      	mov	r1, r2
 800513e:	4618      	mov	r0, r3
 8005140:	f000 fcfc 	bl	8005b3c <lsm6dso_gy_full_scale_set>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d002      	beq.n	8005150 <LSM6DSO_GYRO_SetFullScale+0x54>
  {
    return LSM6DSO_ERROR;
 800514a:	f04f 33ff 	mov.w	r3, #4294967295
 800514e:	e000      	b.n	8005152 <LSM6DSO_GYRO_SetFullScale+0x56>
  }

  return LSM6DSO_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3710      	adds	r7, #16
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}

0800515a <LSM6DSO_GYRO_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetAxesRaw(LSM6DSO_Object_t *pObj, LSM6DSO_AxesRaw_t *Value)
{
 800515a:	b580      	push	{r7, lr}
 800515c:	b084      	sub	sp, #16
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
 8005162:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dso_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	3320      	adds	r3, #32
 8005168:	f107 0208 	add.w	r2, r7, #8
 800516c:	4611      	mov	r1, r2
 800516e:	4618      	mov	r0, r3
 8005170:	f000 fed0 	bl	8005f14 <lsm6dso_angular_rate_raw_get>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d002      	beq.n	8005180 <LSM6DSO_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSO_ERROR;
 800517a:	f04f 33ff 	mov.w	r3, #4294967295
 800517e:	e00c      	b.n	800519a <LSM6DSO_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8005180:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8005188:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8005190:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	809a      	strh	r2, [r3, #4]

  return LSM6DSO_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <LSM6DSO_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *AngularRate)
{
 80051a2:	b580      	push	{r7, lr}
 80051a4:	b086      	sub	sp, #24
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
 80051aa:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity;

  /* Read raw data values. */
  if (lsm6dso_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	3320      	adds	r3, #32
 80051b0:	f107 0210 	add.w	r2, r7, #16
 80051b4:	4611      	mov	r1, r2
 80051b6:	4618      	mov	r0, r3
 80051b8:	f000 feac 	bl	8005f14 <lsm6dso_angular_rate_raw_get>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d002      	beq.n	80051c8 <LSM6DSO_GYRO_GetAxes+0x26>
  {
    return LSM6DSO_ERROR;
 80051c2:	f04f 33ff 	mov.w	r3, #4294967295
 80051c6:	e03c      	b.n	8005242 <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 80051c8:	f107 030c 	add.w	r3, r7, #12
 80051cc:	4619      	mov	r1, r3
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f7ff fdd4 	bl	8004d7c <LSM6DSO_GYRO_GetSensitivity>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d002      	beq.n	80051e0 <LSM6DSO_GYRO_GetAxes+0x3e>
  {
    return LSM6DSO_ERROR;
 80051da:	f04f 33ff 	mov.w	r3, #4294967295
 80051de:	e030      	b.n	8005242 <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 80051e0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80051e4:	ee07 3a90 	vmov	s15, r3
 80051e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80051ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80051f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051f8:	ee17 2a90 	vmov	r2, s15
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 8005200:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005204:	ee07 3a90 	vmov	s15, r3
 8005208:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800520c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005210:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005214:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005218:	ee17 2a90 	vmov	r2, s15
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 8005220:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005224:	ee07 3a90 	vmov	s15, r3
 8005228:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800522c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005230:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005234:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005238:	ee17 2a90 	vmov	r2, s15
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3718      	adds	r7, #24
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <LSM6DSO_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Write_Reg(LSM6DSO_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 800524a:	b580      	push	{r7, lr}
 800524c:	b082      	sub	sp, #8
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
 8005252:	460b      	mov	r3, r1
 8005254:	70fb      	strb	r3, [r7, #3]
 8005256:	4613      	mov	r3, r2
 8005258:	70bb      	strb	r3, [r7, #2]
  if (lsm6dso_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSO_OK)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f103 0020 	add.w	r0, r3, #32
 8005260:	1cba      	adds	r2, r7, #2
 8005262:	78f9      	ldrb	r1, [r7, #3]
 8005264:	2301      	movs	r3, #1
 8005266:	f000 fa8f 	bl	8005788 <lsm6dso_write_reg>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d002      	beq.n	8005276 <LSM6DSO_Write_Reg+0x2c>
  {
    return LSM6DSO_ERROR;
 8005270:	f04f 33ff 	mov.w	r3, #4294967295
 8005274:	e000      	b.n	8005278 <LSM6DSO_Write_Reg+0x2e>
  }

  return LSM6DSO_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3708      	adds	r7, #8
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_ACC_SetOutputDataRate_When_Enabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	ed87 0a00 	vstr	s0, [r7]
  lsm6dso_odr_xl_t new_odr;

  new_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
            : (Odr <=   12.5f) ? LSM6DSO_XL_ODR_12Hz5
 800528c:	edd7 7a00 	vldr	s15, [r7]
 8005290:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8005390 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x110>
 8005294:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800529c:	d801      	bhi.n	80052a2 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x22>
 800529e:	230b      	movs	r3, #11
 80052a0:	e063      	b.n	800536a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80052a2:	edd7 7a00 	vldr	s15, [r7]
 80052a6:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80052aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052b2:	d801      	bhi.n	80052b8 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x38>
 80052b4:	2301      	movs	r3, #1
 80052b6:	e058      	b.n	800536a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80052b8:	edd7 7a00 	vldr	s15, [r7]
 80052bc:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80052c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052c8:	d801      	bhi.n	80052ce <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x4e>
 80052ca:	2302      	movs	r3, #2
 80052cc:	e04d      	b.n	800536a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80052ce:	edd7 7a00 	vldr	s15, [r7]
 80052d2:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005394 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x114>
 80052d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052de:	d801      	bhi.n	80052e4 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x64>
 80052e0:	2303      	movs	r3, #3
 80052e2:	e042      	b.n	800536a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80052e4:	edd7 7a00 	vldr	s15, [r7]
 80052e8:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005398 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x118>
 80052ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052f4:	d801      	bhi.n	80052fa <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x7a>
 80052f6:	2304      	movs	r3, #4
 80052f8:	e037      	b.n	800536a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80052fa:	edd7 7a00 	vldr	s15, [r7]
 80052fe:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800539c <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x11c>
 8005302:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800530a:	d801      	bhi.n	8005310 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x90>
 800530c:	2305      	movs	r3, #5
 800530e:	e02c      	b.n	800536a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005310:	edd7 7a00 	vldr	s15, [r7]
 8005314:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80053a0 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x120>
 8005318:	eef4 7ac7 	vcmpe.f32	s15, s14
 800531c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005320:	d801      	bhi.n	8005326 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xa6>
 8005322:	2306      	movs	r3, #6
 8005324:	e021      	b.n	800536a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005326:	edd7 7a00 	vldr	s15, [r7]
 800532a:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80053a4 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x124>
 800532e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005336:	d801      	bhi.n	800533c <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8005338:	2307      	movs	r3, #7
 800533a:	e016      	b.n	800536a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 800533c:	edd7 7a00 	vldr	s15, [r7]
 8005340:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80053a8 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x128>
 8005344:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800534c:	d801      	bhi.n	8005352 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xd2>
 800534e:	2308      	movs	r3, #8
 8005350:	e00b      	b.n	800536a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005352:	edd7 7a00 	vldr	s15, [r7]
 8005356:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80053ac <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x12c>
 800535a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800535e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005362:	d801      	bhi.n	8005368 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xe8>
 8005364:	2309      	movs	r3, #9
 8005366:	e000      	b.n	800536a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005368:	230a      	movs	r3, #10
  new_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
 800536a:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSO_XL_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSO_XL_ODR_3333Hz
            :                    LSM6DSO_XL_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO_OK)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	3320      	adds	r3, #32
 8005370:	7bfa      	ldrb	r2, [r7, #15]
 8005372:	4611      	mov	r1, r2
 8005374:	4618      	mov	r0, r3
 8005376:	f000 fa7d 	bl	8005874 <lsm6dso_xl_data_rate_set>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d002      	beq.n	8005386 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x106>
  {
    return LSM6DSO_ERROR;
 8005380:	f04f 33ff 	mov.w	r3, #4294967295
 8005384:	e000      	b.n	8005388 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x108>
  }

  return LSM6DSO_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	3710      	adds	r7, #16
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	3fcccccd 	.word	0x3fcccccd
 8005394:	42500000 	.word	0x42500000
 8005398:	42d00000 	.word	0x42d00000
 800539c:	43500000 	.word	0x43500000
 80053a0:	43d08000 	.word	0x43d08000
 80053a4:	44504000 	.word	0x44504000
 80053a8:	44d06000 	.word	0x44d06000
 80053ac:	45505000 	.word	0x45505000

080053b0 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_ACC_SetOutputDataRate_When_Disabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
                  : (Odr <=   12.5f) ? LSM6DSO_XL_ODR_12Hz5
 80053bc:	edd7 7a00 	vldr	s15, [r7]
 80053c0:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80054b0 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x100>
 80053c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053cc:	d801      	bhi.n	80053d2 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x22>
 80053ce:	230b      	movs	r3, #11
 80053d0:	e063      	b.n	800549a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80053d2:	edd7 7a00 	vldr	s15, [r7]
 80053d6:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80053da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053e2:	d801      	bhi.n	80053e8 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x38>
 80053e4:	2301      	movs	r3, #1
 80053e6:	e058      	b.n	800549a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80053e8:	edd7 7a00 	vldr	s15, [r7]
 80053ec:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80053f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053f8:	d801      	bhi.n	80053fe <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x4e>
 80053fa:	2302      	movs	r3, #2
 80053fc:	e04d      	b.n	800549a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80053fe:	edd7 7a00 	vldr	s15, [r7]
 8005402:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80054b4 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x104>
 8005406:	eef4 7ac7 	vcmpe.f32	s15, s14
 800540a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800540e:	d801      	bhi.n	8005414 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x64>
 8005410:	2303      	movs	r3, #3
 8005412:	e042      	b.n	800549a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005414:	edd7 7a00 	vldr	s15, [r7]
 8005418:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80054b8 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x108>
 800541c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005424:	d801      	bhi.n	800542a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8005426:	2304      	movs	r3, #4
 8005428:	e037      	b.n	800549a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 800542a:	edd7 7a00 	vldr	s15, [r7]
 800542e:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80054bc <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x10c>
 8005432:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800543a:	d801      	bhi.n	8005440 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x90>
 800543c:	2305      	movs	r3, #5
 800543e:	e02c      	b.n	800549a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005440:	edd7 7a00 	vldr	s15, [r7]
 8005444:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80054c0 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x110>
 8005448:	eef4 7ac7 	vcmpe.f32	s15, s14
 800544c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005450:	d801      	bhi.n	8005456 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8005452:	2306      	movs	r3, #6
 8005454:	e021      	b.n	800549a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005456:	edd7 7a00 	vldr	s15, [r7]
 800545a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80054c4 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x114>
 800545e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005466:	d801      	bhi.n	800546c <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8005468:	2307      	movs	r3, #7
 800546a:	e016      	b.n	800549a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 800546c:	edd7 7a00 	vldr	s15, [r7]
 8005470:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80054c8 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x118>
 8005474:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800547c:	d801      	bhi.n	8005482 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xd2>
 800547e:	2308      	movs	r3, #8
 8005480:	e00b      	b.n	800549a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005482:	edd7 7a00 	vldr	s15, [r7]
 8005486:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80054cc <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x11c>
 800548a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800548e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005492:	d801      	bhi.n	8005498 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8005494:	2309      	movs	r3, #9
 8005496:	e000      	b.n	800549a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005498:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	f882 3033 	strb.w	r3, [r2, #51]	; 0x33
                  : (Odr <=  833.0f) ? LSM6DSO_XL_ODR_833Hz
                  : (Odr <= 1667.0f) ? LSM6DSO_XL_ODR_1667Hz
                  : (Odr <= 3333.0f) ? LSM6DSO_XL_ODR_3333Hz
                  :                    LSM6DSO_XL_ODR_6667Hz;

  return LSM6DSO_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	3fcccccd 	.word	0x3fcccccd
 80054b4:	42500000 	.word	0x42500000
 80054b8:	42d00000 	.word	0x42d00000
 80054bc:	43500000 	.word	0x43500000
 80054c0:	43d08000 	.word	0x43d08000
 80054c4:	44504000 	.word	0x44504000
 80054c8:	44d06000 	.word	0x44d06000
 80054cc:	45505000 	.word	0x45505000

080054d0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_GYRO_SetOutputDataRate_When_Enabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b084      	sub	sp, #16
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	ed87 0a00 	vstr	s0, [r7]
  lsm6dso_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSO_GY_ODR_26Hz
 80054dc:	edd7 7a00 	vldr	s15, [r7]
 80054e0:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80054e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ec:	d801      	bhi.n	80054f2 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x22>
 80054ee:	2301      	movs	r3, #1
 80054f0:	e058      	b.n	80055a4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80054f2:	edd7 7a00 	vldr	s15, [r7]
 80054f6:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80054fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005502:	d801      	bhi.n	8005508 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x38>
 8005504:	2302      	movs	r3, #2
 8005506:	e04d      	b.n	80055a4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005508:	edd7 7a00 	vldr	s15, [r7]
 800550c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80055cc <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 8005510:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005518:	d801      	bhi.n	800551e <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 800551a:	2303      	movs	r3, #3
 800551c:	e042      	b.n	80055a4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800551e:	edd7 7a00 	vldr	s15, [r7]
 8005522:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80055d0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x100>
 8005526:	eef4 7ac7 	vcmpe.f32	s15, s14
 800552a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800552e:	d801      	bhi.n	8005534 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x64>
 8005530:	2304      	movs	r3, #4
 8005532:	e037      	b.n	80055a4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005534:	edd7 7a00 	vldr	s15, [r7]
 8005538:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80055d4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x104>
 800553c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005544:	d801      	bhi.n	800554a <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 8005546:	2305      	movs	r3, #5
 8005548:	e02c      	b.n	80055a4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800554a:	edd7 7a00 	vldr	s15, [r7]
 800554e:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80055d8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x108>
 8005552:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800555a:	d801      	bhi.n	8005560 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x90>
 800555c:	2306      	movs	r3, #6
 800555e:	e021      	b.n	80055a4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005560:	edd7 7a00 	vldr	s15, [r7]
 8005564:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80055dc <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8005568:	eef4 7ac7 	vcmpe.f32	s15, s14
 800556c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005570:	d801      	bhi.n	8005576 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 8005572:	2307      	movs	r3, #7
 8005574:	e016      	b.n	80055a4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005576:	edd7 7a00 	vldr	s15, [r7]
 800557a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80055e0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x110>
 800557e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005586:	d801      	bhi.n	800558c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8005588:	2308      	movs	r3, #8
 800558a:	e00b      	b.n	80055a4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800558c:	edd7 7a00 	vldr	s15, [r7]
 8005590:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80055e4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8005594:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800559c:	d801      	bhi.n	80055a2 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 800559e:	2309      	movs	r3, #9
 80055a0:	e000      	b.n	80055a4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80055a2:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
 80055a4:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSO_GY_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSO_GY_ODR_3333Hz
            :                    LSM6DSO_GY_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO_OK)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	3320      	adds	r3, #32
 80055aa:	7bfa      	ldrb	r2, [r7, #15]
 80055ac:	4611      	mov	r1, r2
 80055ae:	4618      	mov	r0, r3
 80055b0:	f000 fb2c 	bl	8005c0c <lsm6dso_gy_data_rate_set>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d002      	beq.n	80055c0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSO_ERROR;
 80055ba:	f04f 33ff 	mov.w	r3, #4294967295
 80055be:	e000      	b.n	80055c2 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSO_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	42500000 	.word	0x42500000
 80055d0:	42d00000 	.word	0x42d00000
 80055d4:	43500000 	.word	0x43500000
 80055d8:	43d08000 	.word	0x43d08000
 80055dc:	44504000 	.word	0x44504000
 80055e0:	44d06000 	.word	0x44d06000
 80055e4:	45505000 	.word	0x45505000

080055e8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_GYRO_SetOutputDataRate_When_Disabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
                   : (Odr <=   26.0f) ? LSM6DSO_GY_ODR_26Hz
 80055f4:	edd7 7a00 	vldr	s15, [r7]
 80055f8:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80055fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005604:	d801      	bhi.n	800560a <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x22>
 8005606:	2301      	movs	r3, #1
 8005608:	e058      	b.n	80056bc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800560a:	edd7 7a00 	vldr	s15, [r7]
 800560e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005612:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800561a:	d801      	bhi.n	8005620 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x38>
 800561c:	2302      	movs	r3, #2
 800561e:	e04d      	b.n	80056bc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005620:	edd7 7a00 	vldr	s15, [r7]
 8005624:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80056d0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 8005628:	eef4 7ac7 	vcmpe.f32	s15, s14
 800562c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005630:	d801      	bhi.n	8005636 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 8005632:	2303      	movs	r3, #3
 8005634:	e042      	b.n	80056bc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005636:	edd7 7a00 	vldr	s15, [r7]
 800563a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80056d4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xec>
 800563e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005646:	d801      	bhi.n	800564c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8005648:	2304      	movs	r3, #4
 800564a:	e037      	b.n	80056bc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800564c:	edd7 7a00 	vldr	s15, [r7]
 8005650:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80056d8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 8005654:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800565c:	d801      	bhi.n	8005662 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 800565e:	2305      	movs	r3, #5
 8005660:	e02c      	b.n	80056bc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005662:	edd7 7a00 	vldr	s15, [r7]
 8005666:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80056dc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 800566a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800566e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005672:	d801      	bhi.n	8005678 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8005674:	2306      	movs	r3, #6
 8005676:	e021      	b.n	80056bc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005678:	edd7 7a00 	vldr	s15, [r7]
 800567c:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80056e0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8005680:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005688:	d801      	bhi.n	800568e <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 800568a:	2307      	movs	r3, #7
 800568c:	e016      	b.n	80056bc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800568e:	edd7 7a00 	vldr	s15, [r7]
 8005692:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80056e4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 8005696:	eef4 7ac7 	vcmpe.f32	s15, s14
 800569a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800569e:	d801      	bhi.n	80056a4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 80056a0:	2308      	movs	r3, #8
 80056a2:	e00b      	b.n	80056bc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80056a4:	edd7 7a00 	vldr	s15, [r7]
 80056a8:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80056e8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x100>
 80056ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80056b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056b4:	d801      	bhi.n	80056ba <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 80056b6:	2309      	movs	r3, #9
 80056b8:	e000      	b.n	80056bc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80056ba:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
                   : (Odr <=  833.0f) ? LSM6DSO_GY_ODR_833Hz
                   : (Odr <= 1667.0f) ? LSM6DSO_GY_ODR_1667Hz
                   : (Odr <= 3333.0f) ? LSM6DSO_GY_ODR_3333Hz
                   :                    LSM6DSO_GY_ODR_6667Hz;

  return LSM6DSO_OK;
 80056c2:	2300      	movs	r3, #0
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr
 80056d0:	42500000 	.word	0x42500000
 80056d4:	42d00000 	.word	0x42d00000
 80056d8:	43500000 	.word	0x43500000
 80056dc:	43d08000 	.word	0x43d08000
 80056e0:	44504000 	.word	0x44504000
 80056e4:	44d06000 	.word	0x44d06000
 80056e8:	45505000 	.word	0x45505000

080056ec <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80056ec:	b590      	push	{r4, r7, lr}
 80056ee:	b087      	sub	sp, #28
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	607a      	str	r2, [r7, #4]
 80056f6:	461a      	mov	r2, r3
 80056f8:	460b      	mov	r3, r1
 80056fa:	72fb      	strb	r3, [r7, #11]
 80056fc:	4613      	mov	r3, r2
 80056fe:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	695c      	ldr	r4, [r3, #20]
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	7b1b      	ldrb	r3, [r3, #12]
 800570c:	b298      	uxth	r0, r3
 800570e:	7afb      	ldrb	r3, [r7, #11]
 8005710:	b299      	uxth	r1, r3
 8005712:	893b      	ldrh	r3, [r7, #8]
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	47a0      	blx	r4
 8005718:	4603      	mov	r3, r0
}
 800571a:	4618      	mov	r0, r3
 800571c:	371c      	adds	r7, #28
 800571e:	46bd      	mov	sp, r7
 8005720:	bd90      	pop	{r4, r7, pc}

08005722 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8005722:	b590      	push	{r4, r7, lr}
 8005724:	b087      	sub	sp, #28
 8005726:	af00      	add	r7, sp, #0
 8005728:	60f8      	str	r0, [r7, #12]
 800572a:	607a      	str	r2, [r7, #4]
 800572c:	461a      	mov	r2, r3
 800572e:	460b      	mov	r3, r1
 8005730:	72fb      	strb	r3, [r7, #11]
 8005732:	4613      	mov	r3, r2
 8005734:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	691c      	ldr	r4, [r3, #16]
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	7b1b      	ldrb	r3, [r3, #12]
 8005742:	b298      	uxth	r0, r3
 8005744:	7afb      	ldrb	r3, [r7, #11]
 8005746:	b299      	uxth	r1, r3
 8005748:	893b      	ldrh	r3, [r7, #8]
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	47a0      	blx	r4
 800574e:	4603      	mov	r3, r0
}
 8005750:	4618      	mov	r0, r3
 8005752:	371c      	adds	r7, #28
 8005754:	46bd      	mov	sp, r7
 8005756:	bd90      	pop	{r4, r7, pc}

08005758 <lsm6dso_read_reg>:
  *
  */
int32_t __weak lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8005758:	b590      	push	{r4, r7, lr}
 800575a:	b087      	sub	sp, #28
 800575c:	af00      	add	r7, sp, #0
 800575e:	60f8      	str	r0, [r7, #12]
 8005760:	607a      	str	r2, [r7, #4]
 8005762:	461a      	mov	r2, r3
 8005764:	460b      	mov	r3, r1
 8005766:	72fb      	strb	r3, [r7, #11]
 8005768:	4613      	mov	r3, r2
 800576a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	685c      	ldr	r4, [r3, #4]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	68d8      	ldr	r0, [r3, #12]
 8005774:	893b      	ldrh	r3, [r7, #8]
 8005776:	7af9      	ldrb	r1, [r7, #11]
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	47a0      	blx	r4
 800577c:	6178      	str	r0, [r7, #20]

  return ret;
 800577e:	697b      	ldr	r3, [r7, #20]
}
 8005780:	4618      	mov	r0, r3
 8005782:	371c      	adds	r7, #28
 8005784:	46bd      	mov	sp, r7
 8005786:	bd90      	pop	{r4, r7, pc}

08005788 <lsm6dso_write_reg>:
  *
  */
int32_t __weak lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8005788:	b590      	push	{r4, r7, lr}
 800578a:	b087      	sub	sp, #28
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	607a      	str	r2, [r7, #4]
 8005792:	461a      	mov	r2, r3
 8005794:	460b      	mov	r3, r1
 8005796:	72fb      	strb	r3, [r7, #11]
 8005798:	4613      	mov	r3, r2
 800579a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681c      	ldr	r4, [r3, #0]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	68d8      	ldr	r0, [r3, #12]
 80057a4:	893b      	ldrh	r3, [r7, #8]
 80057a6:	7af9      	ldrb	r1, [r7, #11]
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	47a0      	blx	r4
 80057ac:	6178      	str	r0, [r7, #20]

  return ret;
 80057ae:	697b      	ldr	r3, [r7, #20]
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	371c      	adds	r7, #28
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd90      	pop	{r4, r7, pc}

080057b8 <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	460b      	mov	r3, r1
 80057c2:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 80057c4:	f107 0208 	add.w	r2, r7, #8
 80057c8:	2301      	movs	r3, #1
 80057ca:	2110      	movs	r1, #16
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f7ff ffc3 	bl	8005758 <lsm6dso_read_reg>
 80057d2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d10f      	bne.n	80057fa <lsm6dso_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 80057da:	78fb      	ldrb	r3, [r7, #3]
 80057dc:	f003 0303 	and.w	r3, r3, #3
 80057e0:	b2da      	uxtb	r2, r3
 80057e2:	7a3b      	ldrb	r3, [r7, #8]
 80057e4:	f362 0383 	bfi	r3, r2, #2, #2
 80057e8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 80057ea:	f107 0208 	add.w	r2, r7, #8
 80057ee:	2301      	movs	r3, #1
 80057f0:	2110      	movs	r1, #16
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f7ff ffc8 	bl	8005788 <lsm6dso_write_reg>
 80057f8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80057fa:	68fb      	ldr	r3, [r7, #12]
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3710      	adds	r7, #16
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <lsm6dso_xl_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t *val)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 800580e:	f107 0208 	add.w	r2, r7, #8
 8005812:	2301      	movs	r3, #1
 8005814:	2110      	movs	r1, #16
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f7ff ff9e 	bl	8005758 <lsm6dso_read_reg>
 800581c:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_xl)
 800581e:	7a3b      	ldrb	r3, [r7, #8]
 8005820:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8005824:	b2db      	uxtb	r3, r3
 8005826:	2b03      	cmp	r3, #3
 8005828:	d81a      	bhi.n	8005860 <lsm6dso_xl_full_scale_get+0x5c>
 800582a:	a201      	add	r2, pc, #4	; (adr r2, 8005830 <lsm6dso_xl_full_scale_get+0x2c>)
 800582c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005830:	08005841 	.word	0x08005841
 8005834:	08005849 	.word	0x08005849
 8005838:	08005851 	.word	0x08005851
 800583c:	08005859 	.word	0x08005859
  {
    case LSM6DSO_2g:
      *val = LSM6DSO_2g;
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	2200      	movs	r2, #0
 8005844:	701a      	strb	r2, [r3, #0]
      break;
 8005846:	e00f      	b.n	8005868 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_16g:
      *val = LSM6DSO_16g;
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	2201      	movs	r2, #1
 800584c:	701a      	strb	r2, [r3, #0]
      break;
 800584e:	e00b      	b.n	8005868 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_4g:
      *val = LSM6DSO_4g;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	2202      	movs	r2, #2
 8005854:	701a      	strb	r2, [r3, #0]
      break;
 8005856:	e007      	b.n	8005868 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_8g:
      *val = LSM6DSO_8g;
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	2203      	movs	r2, #3
 800585c:	701a      	strb	r2, [r3, #0]
      break;
 800585e:	e003      	b.n	8005868 <lsm6dso_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSO_2g;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	2200      	movs	r2, #0
 8005864:	701a      	strb	r2, [r3, #0]
      break;
 8005866:	bf00      	nop
  }

  return ret;
 8005868:	68fb      	ldr	r3, [r7, #12]
}
 800586a:	4618      	mov	r0, r3
 800586c:	3710      	adds	r7, #16
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	bf00      	nop

08005874 <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b086      	sub	sp, #24
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	460b      	mov	r3, r1
 800587e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_xl_t odr_xl =  val;
 8005880:	78fb      	ldrb	r3, [r7, #3]
 8005882:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8005884:	f107 030c 	add.w	r3, r7, #12
 8005888:	4619      	mov	r1, r3
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 fca1 	bl	80061d2 <lsm6dso_fsm_enable_get>
 8005890:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	2b00      	cmp	r3, #0
 8005896:	f040 80c4 	bne.w	8005a22 <lsm6dso_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800589a:	7b3b      	ldrb	r3, [r7, #12]
 800589c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80058a0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80058a2:	7b3b      	ldrb	r3, [r7, #12]
 80058a4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80058a8:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80058aa:	4313      	orrs	r3, r2
 80058ac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80058ae:	7b3b      	ldrb	r3, [r7, #12]
 80058b0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80058b4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80058b6:	4313      	orrs	r3, r2
 80058b8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80058ba:	7b3b      	ldrb	r3, [r7, #12]
 80058bc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80058c0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80058c2:	4313      	orrs	r3, r2
 80058c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80058c6:	7b3b      	ldrb	r3, [r7, #12]
 80058c8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80058cc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80058ce:	4313      	orrs	r3, r2
 80058d0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80058d2:	7b3b      	ldrb	r3, [r7, #12]
 80058d4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80058d8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80058da:	4313      	orrs	r3, r2
 80058dc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80058de:	7b3b      	ldrb	r3, [r7, #12]
 80058e0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80058e4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80058e6:	4313      	orrs	r3, r2
 80058e8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80058ea:	7b3b      	ldrb	r3, [r7, #12]
 80058ec:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80058f0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80058f2:	4313      	orrs	r3, r2
 80058f4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80058f6:	7b7b      	ldrb	r3, [r7, #13]
 80058f8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80058fc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80058fe:	4313      	orrs	r3, r2
 8005900:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8005902:	7b7b      	ldrb	r3, [r7, #13]
 8005904:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005908:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800590a:	4313      	orrs	r3, r2
 800590c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800590e:	7b7b      	ldrb	r3, [r7, #13]
 8005910:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005914:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8005916:	4313      	orrs	r3, r2
 8005918:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800591a:	7b7b      	ldrb	r3, [r7, #13]
 800591c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005920:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8005922:	4313      	orrs	r3, r2
 8005924:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8005926:	7b7b      	ldrb	r3, [r7, #13]
 8005928:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800592c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800592e:	4313      	orrs	r3, r2
 8005930:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8005932:	7b7b      	ldrb	r3, [r7, #13]
 8005934:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005938:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800593a:	4313      	orrs	r3, r2
 800593c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800593e:	7b7b      	ldrb	r3, [r7, #13]
 8005940:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005944:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8005946:	4313      	orrs	r3, r2
 8005948:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800594a:	7b7b      	ldrb	r3, [r7, #13]
 800594c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005950:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8005952:	4313      	orrs	r3, r2
 8005954:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005956:	2b01      	cmp	r3, #1
 8005958:	d163      	bne.n	8005a22 <lsm6dso_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 800595a:	f107 030b 	add.w	r3, r7, #11
 800595e:	4619      	mov	r1, r3
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 fc57 	bl	8006214 <lsm6dso_fsm_data_rate_get>
 8005966:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d159      	bne.n	8005a22 <lsm6dso_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 800596e:	7afb      	ldrb	r3, [r7, #11]
 8005970:	2b03      	cmp	r3, #3
 8005972:	d853      	bhi.n	8005a1c <lsm6dso_xl_data_rate_set+0x1a8>
 8005974:	a201      	add	r2, pc, #4	; (adr r2, 800597c <lsm6dso_xl_data_rate_set+0x108>)
 8005976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800597a:	bf00      	nop
 800597c:	0800598d 	.word	0x0800598d
 8005980:	0800599f 	.word	0x0800599f
 8005984:	080059bd 	.word	0x080059bd
 8005988:	080059e7 	.word	0x080059e7
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_XL_ODR_OFF)
 800598c:	78fb      	ldrb	r3, [r7, #3]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d102      	bne.n	8005998 <lsm6dso_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSO_XL_ODR_12Hz5;
 8005992:	2301      	movs	r3, #1
 8005994:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8005996:	e045      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8005998:	78fb      	ldrb	r3, [r7, #3]
 800599a:	75fb      	strb	r3, [r7, #23]
            break;
 800599c:	e042      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 800599e:	78fb      	ldrb	r3, [r7, #3]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d102      	bne.n	80059aa <lsm6dso_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 80059a4:	2302      	movs	r3, #2
 80059a6:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80059a8:	e03c      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 80059aa:	78fb      	ldrb	r3, [r7, #3]
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d102      	bne.n	80059b6 <lsm6dso_xl_data_rate_set+0x142>
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 80059b0:	2302      	movs	r3, #2
 80059b2:	75fb      	strb	r3, [r7, #23]
            break;
 80059b4:	e036      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80059b6:	78fb      	ldrb	r3, [r7, #3]
 80059b8:	75fb      	strb	r3, [r7, #23]
            break;
 80059ba:	e033      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 80059bc:	78fb      	ldrb	r3, [r7, #3]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d102      	bne.n	80059c8 <lsm6dso_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 80059c2:	2303      	movs	r3, #3
 80059c4:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80059c6:	e02d      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 80059c8:	78fb      	ldrb	r3, [r7, #3]
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d102      	bne.n	80059d4 <lsm6dso_xl_data_rate_set+0x160>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 80059ce:	2303      	movs	r3, #3
 80059d0:	75fb      	strb	r3, [r7, #23]
            break;
 80059d2:	e027      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 80059d4:	78fb      	ldrb	r3, [r7, #3]
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d102      	bne.n	80059e0 <lsm6dso_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 80059da:	2303      	movs	r3, #3
 80059dc:	75fb      	strb	r3, [r7, #23]
            break;
 80059de:	e021      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80059e0:	78fb      	ldrb	r3, [r7, #3]
 80059e2:	75fb      	strb	r3, [r7, #23]
            break;
 80059e4:	e01e      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 80059e6:	78fb      	ldrb	r3, [r7, #3]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d102      	bne.n	80059f2 <lsm6dso_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 80059ec:	2304      	movs	r3, #4
 80059ee:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80059f0:	e018      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 80059f2:	78fb      	ldrb	r3, [r7, #3]
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d102      	bne.n	80059fe <lsm6dso_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 80059f8:	2304      	movs	r3, #4
 80059fa:	75fb      	strb	r3, [r7, #23]
            break;
 80059fc:	e012      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 80059fe:	78fb      	ldrb	r3, [r7, #3]
 8005a00:	2b02      	cmp	r3, #2
 8005a02:	d102      	bne.n	8005a0a <lsm6dso_xl_data_rate_set+0x196>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8005a04:	2304      	movs	r3, #4
 8005a06:	75fb      	strb	r3, [r7, #23]
            break;
 8005a08:	e00c      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_52Hz)
 8005a0a:	78fb      	ldrb	r3, [r7, #3]
 8005a0c:	2b03      	cmp	r3, #3
 8005a0e:	d102      	bne.n	8005a16 <lsm6dso_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8005a10:	2304      	movs	r3, #4
 8005a12:	75fb      	strb	r3, [r7, #23]
            break;
 8005a14:	e006      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8005a16:	78fb      	ldrb	r3, [r7, #3]
 8005a18:	75fb      	strb	r3, [r7, #23]
            break;
 8005a1a:	e003      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 8005a1c:	78fb      	ldrb	r3, [r7, #3]
 8005a1e:	75fb      	strb	r3, [r7, #23]
            break;
 8005a20:	e000      	b.n	8005a24 <lsm6dso_xl_data_rate_set+0x1b0>
        }
      }
 8005a22:	bf00      	nop
    }
  }

  if (ret == 0)
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d107      	bne.n	8005a3a <lsm6dso_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005a2a:	f107 0208 	add.w	r2, r7, #8
 8005a2e:	2301      	movs	r3, #1
 8005a30:	2110      	movs	r1, #16
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f7ff fe90 	bl	8005758 <lsm6dso_read_reg>
 8005a38:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d10f      	bne.n	8005a60 <lsm6dso_xl_data_rate_set+0x1ec>
  {
    reg.odr_xl = (uint8_t) odr_xl;
 8005a40:	7dfb      	ldrb	r3, [r7, #23]
 8005a42:	f003 030f 	and.w	r3, r3, #15
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	7a3b      	ldrb	r3, [r7, #8]
 8005a4a:	f362 1307 	bfi	r3, r2, #4, #4
 8005a4e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005a50:	f107 0208 	add.w	r2, r7, #8
 8005a54:	2301      	movs	r3, #1
 8005a56:	2110      	movs	r1, #16
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f7ff fe95 	bl	8005788 <lsm6dso_write_reg>
 8005a5e:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8005a60:	693b      	ldr	r3, [r7, #16]
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3718      	adds	r7, #24
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
 8005a6a:	bf00      	nop

08005a6c <lsm6dso_xl_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t *val)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005a76:	f107 0208 	add.w	r2, r7, #8
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	2110      	movs	r1, #16
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7ff fe6a 	bl	8005758 <lsm6dso_read_reg>
 8005a84:	60f8      	str	r0, [r7, #12]

  switch (reg.odr_xl)
 8005a86:	7a3b      	ldrb	r3, [r7, #8]
 8005a88:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	2b0b      	cmp	r3, #11
 8005a90:	d84a      	bhi.n	8005b28 <lsm6dso_xl_data_rate_get+0xbc>
 8005a92:	a201      	add	r2, pc, #4	; (adr r2, 8005a98 <lsm6dso_xl_data_rate_get+0x2c>)
 8005a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a98:	08005ac9 	.word	0x08005ac9
 8005a9c:	08005ad1 	.word	0x08005ad1
 8005aa0:	08005ad9 	.word	0x08005ad9
 8005aa4:	08005ae1 	.word	0x08005ae1
 8005aa8:	08005ae9 	.word	0x08005ae9
 8005aac:	08005af1 	.word	0x08005af1
 8005ab0:	08005af9 	.word	0x08005af9
 8005ab4:	08005b01 	.word	0x08005b01
 8005ab8:	08005b09 	.word	0x08005b09
 8005abc:	08005b11 	.word	0x08005b11
 8005ac0:	08005b19 	.word	0x08005b19
 8005ac4:	08005b21 	.word	0x08005b21
  {
    case LSM6DSO_XL_ODR_OFF:
      *val = LSM6DSO_XL_ODR_OFF;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	2200      	movs	r2, #0
 8005acc:	701a      	strb	r2, [r3, #0]
      break;
 8005ace:	e02f      	b.n	8005b30 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_12Hz5:
      *val = LSM6DSO_XL_ODR_12Hz5;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	701a      	strb	r2, [r3, #0]
      break;
 8005ad6:	e02b      	b.n	8005b30 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_26Hz:
      *val = LSM6DSO_XL_ODR_26Hz;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	2202      	movs	r2, #2
 8005adc:	701a      	strb	r2, [r3, #0]
      break;
 8005ade:	e027      	b.n	8005b30 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_52Hz:
      *val = LSM6DSO_XL_ODR_52Hz;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	2203      	movs	r2, #3
 8005ae4:	701a      	strb	r2, [r3, #0]
      break;
 8005ae6:	e023      	b.n	8005b30 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_104Hz:
      *val = LSM6DSO_XL_ODR_104Hz;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	2204      	movs	r2, #4
 8005aec:	701a      	strb	r2, [r3, #0]
      break;
 8005aee:	e01f      	b.n	8005b30 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_208Hz:
      *val = LSM6DSO_XL_ODR_208Hz;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	2205      	movs	r2, #5
 8005af4:	701a      	strb	r2, [r3, #0]
      break;
 8005af6:	e01b      	b.n	8005b30 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_417Hz:
      *val = LSM6DSO_XL_ODR_417Hz;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	2206      	movs	r2, #6
 8005afc:	701a      	strb	r2, [r3, #0]
      break;
 8005afe:	e017      	b.n	8005b30 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_833Hz:
      *val = LSM6DSO_XL_ODR_833Hz;
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	2207      	movs	r2, #7
 8005b04:	701a      	strb	r2, [r3, #0]
      break;
 8005b06:	e013      	b.n	8005b30 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_1667Hz:
      *val = LSM6DSO_XL_ODR_1667Hz;
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	2208      	movs	r2, #8
 8005b0c:	701a      	strb	r2, [r3, #0]
      break;
 8005b0e:	e00f      	b.n	8005b30 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_3333Hz:
      *val = LSM6DSO_XL_ODR_3333Hz;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	2209      	movs	r2, #9
 8005b14:	701a      	strb	r2, [r3, #0]
      break;
 8005b16:	e00b      	b.n	8005b30 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_6667Hz:
      *val = LSM6DSO_XL_ODR_6667Hz;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	220a      	movs	r2, #10
 8005b1c:	701a      	strb	r2, [r3, #0]
      break;
 8005b1e:	e007      	b.n	8005b30 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_1Hz6:
      *val = LSM6DSO_XL_ODR_1Hz6;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	220b      	movs	r2, #11
 8005b24:	701a      	strb	r2, [r3, #0]
      break;
 8005b26:	e003      	b.n	8005b30 <lsm6dso_xl_data_rate_get+0xc4>

    default:
      *val = LSM6DSO_XL_ODR_OFF;
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	701a      	strb	r2, [r3, #0]
      break;
 8005b2e:	bf00      	nop
  }

  return ret;
 8005b30:	68fb      	ldr	r3, [r7, #12]
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3710      	adds	r7, #16
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}
 8005b3a:	bf00      	nop

08005b3c <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b084      	sub	sp, #16
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	460b      	mov	r3, r1
 8005b46:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005b48:	f107 0208 	add.w	r2, r7, #8
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	2111      	movs	r1, #17
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f7ff fe01 	bl	8005758 <lsm6dso_read_reg>
 8005b56:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d10f      	bne.n	8005b7e <lsm6dso_gy_full_scale_set+0x42>
  {
    reg.fs_g = (uint8_t) val;
 8005b5e:	78fb      	ldrb	r3, [r7, #3]
 8005b60:	f003 0307 	and.w	r3, r3, #7
 8005b64:	b2da      	uxtb	r2, r3
 8005b66:	7a3b      	ldrb	r3, [r7, #8]
 8005b68:	f362 0343 	bfi	r3, r2, #1, #3
 8005b6c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005b6e:	f107 0208 	add.w	r2, r7, #8
 8005b72:	2301      	movs	r3, #1
 8005b74:	2111      	movs	r1, #17
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f7ff fe06 	bl	8005788 <lsm6dso_write_reg>
 8005b7c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3710      	adds	r7, #16
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <lsm6dso_gy_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t *val)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005b92:	f107 0208 	add.w	r2, r7, #8
 8005b96:	2301      	movs	r3, #1
 8005b98:	2111      	movs	r1, #17
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f7ff fddc 	bl	8005758 <lsm6dso_read_reg>
 8005ba0:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_g)
 8005ba2:	7a3b      	ldrb	r3, [r7, #8]
 8005ba4:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	2b06      	cmp	r3, #6
 8005bac:	d824      	bhi.n	8005bf8 <lsm6dso_gy_full_scale_get+0x70>
 8005bae:	a201      	add	r2, pc, #4	; (adr r2, 8005bb4 <lsm6dso_gy_full_scale_get+0x2c>)
 8005bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb4:	08005bd1 	.word	0x08005bd1
 8005bb8:	08005bd9 	.word	0x08005bd9
 8005bbc:	08005be1 	.word	0x08005be1
 8005bc0:	08005bf9 	.word	0x08005bf9
 8005bc4:	08005be9 	.word	0x08005be9
 8005bc8:	08005bf9 	.word	0x08005bf9
 8005bcc:	08005bf1 	.word	0x08005bf1
  {
    case LSM6DSO_250dps:
      *val = LSM6DSO_250dps;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	701a      	strb	r2, [r3, #0]
      break;
 8005bd6:	e013      	b.n	8005c00 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_125dps:
      *val = LSM6DSO_125dps;
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	701a      	strb	r2, [r3, #0]
      break;
 8005bde:	e00f      	b.n	8005c00 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_500dps:
      *val = LSM6DSO_500dps;
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	2202      	movs	r2, #2
 8005be4:	701a      	strb	r2, [r3, #0]
      break;
 8005be6:	e00b      	b.n	8005c00 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_1000dps:
      *val = LSM6DSO_1000dps;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	2204      	movs	r2, #4
 8005bec:	701a      	strb	r2, [r3, #0]
      break;
 8005bee:	e007      	b.n	8005c00 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_2000dps:
      *val = LSM6DSO_2000dps;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	2206      	movs	r2, #6
 8005bf4:	701a      	strb	r2, [r3, #0]
      break;
 8005bf6:	e003      	b.n	8005c00 <lsm6dso_gy_full_scale_get+0x78>

    default:
      *val = LSM6DSO_250dps;
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	701a      	strb	r2, [r3, #0]
      break;
 8005bfe:	bf00      	nop
  }

  return ret;
 8005c00:	68fb      	ldr	r3, [r7, #12]
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3710      	adds	r7, #16
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
 8005c0a:	bf00      	nop

08005c0c <lsm6dso_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t val)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b086      	sub	sp, #24
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	460b      	mov	r3, r1
 8005c16:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_g_t odr_gy =  val;
 8005c18:	78fb      	ldrb	r3, [r7, #3]
 8005c1a:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8005c1c:	f107 030c 	add.w	r3, r7, #12
 8005c20:	4619      	mov	r1, r3
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 fad5 	bl	80061d2 <lsm6dso_fsm_enable_get>
 8005c28:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	f040 80c4 	bne.w	8005dba <lsm6dso_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005c32:	7b3b      	ldrb	r3, [r7, #12]
 8005c34:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005c38:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8005c3a:	7b3b      	ldrb	r3, [r7, #12]
 8005c3c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005c40:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005c42:	4313      	orrs	r3, r2
 8005c44:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8005c46:	7b3b      	ldrb	r3, [r7, #12]
 8005c48:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005c4c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8005c52:	7b3b      	ldrb	r3, [r7, #12]
 8005c54:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005c58:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8005c5e:	7b3b      	ldrb	r3, [r7, #12]
 8005c60:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005c64:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8005c66:	4313      	orrs	r3, r2
 8005c68:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8005c6a:	7b3b      	ldrb	r3, [r7, #12]
 8005c6c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005c70:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8005c72:	4313      	orrs	r3, r2
 8005c74:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8005c76:	7b3b      	ldrb	r3, [r7, #12]
 8005c78:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005c7c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8005c82:	7b3b      	ldrb	r3, [r7, #12]
 8005c84:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005c88:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8005c8e:	7b7b      	ldrb	r3, [r7, #13]
 8005c90:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005c94:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8005c96:	4313      	orrs	r3, r2
 8005c98:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8005c9a:	7b7b      	ldrb	r3, [r7, #13]
 8005c9c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005ca0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8005ca6:	7b7b      	ldrb	r3, [r7, #13]
 8005ca8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005cac:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8005cb2:	7b7b      	ldrb	r3, [r7, #13]
 8005cb4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005cb8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8005cbe:	7b7b      	ldrb	r3, [r7, #13]
 8005cc0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005cc4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8005cca:	7b7b      	ldrb	r3, [r7, #13]
 8005ccc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005cd0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8005cd6:	7b7b      	ldrb	r3, [r7, #13]
 8005cd8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005cdc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8005ce2:	7b7b      	ldrb	r3, [r7, #13]
 8005ce4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005ce8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8005cea:	4313      	orrs	r3, r2
 8005cec:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d163      	bne.n	8005dba <lsm6dso_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8005cf2:	f107 030b 	add.w	r3, r7, #11
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 fa8b 	bl	8006214 <lsm6dso_fsm_data_rate_get>
 8005cfe:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d159      	bne.n	8005dba <lsm6dso_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8005d06:	7afb      	ldrb	r3, [r7, #11]
 8005d08:	2b03      	cmp	r3, #3
 8005d0a:	d853      	bhi.n	8005db4 <lsm6dso_gy_data_rate_set+0x1a8>
 8005d0c:	a201      	add	r2, pc, #4	; (adr r2, 8005d14 <lsm6dso_gy_data_rate_set+0x108>)
 8005d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d12:	bf00      	nop
 8005d14:	08005d25 	.word	0x08005d25
 8005d18:	08005d37 	.word	0x08005d37
 8005d1c:	08005d55 	.word	0x08005d55
 8005d20:	08005d7f 	.word	0x08005d7f
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_GY_ODR_OFF)
 8005d24:	78fb      	ldrb	r3, [r7, #3]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d102      	bne.n	8005d30 <lsm6dso_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSO_GY_ODR_12Hz5;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8005d2e:	e045      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8005d30:	78fb      	ldrb	r3, [r7, #3]
 8005d32:	75fb      	strb	r3, [r7, #23]
            break;
 8005d34:	e042      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8005d36:	78fb      	ldrb	r3, [r7, #3]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d102      	bne.n	8005d42 <lsm6dso_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8005d3c:	2302      	movs	r3, #2
 8005d3e:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8005d40:	e03c      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8005d42:	78fb      	ldrb	r3, [r7, #3]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d102      	bne.n	8005d4e <lsm6dso_gy_data_rate_set+0x142>
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8005d48:	2302      	movs	r3, #2
 8005d4a:	75fb      	strb	r3, [r7, #23]
            break;
 8005d4c:	e036      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8005d4e:	78fb      	ldrb	r3, [r7, #3]
 8005d50:	75fb      	strb	r3, [r7, #23]
            break;
 8005d52:	e033      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8005d54:	78fb      	ldrb	r3, [r7, #3]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d102      	bne.n	8005d60 <lsm6dso_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8005d5e:	e02d      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8005d60:	78fb      	ldrb	r3, [r7, #3]
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d102      	bne.n	8005d6c <lsm6dso_gy_data_rate_set+0x160>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8005d66:	2303      	movs	r3, #3
 8005d68:	75fb      	strb	r3, [r7, #23]
            break;
 8005d6a:	e027      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8005d6c:	78fb      	ldrb	r3, [r7, #3]
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d102      	bne.n	8005d78 <lsm6dso_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8005d72:	2303      	movs	r3, #3
 8005d74:	75fb      	strb	r3, [r7, #23]
            break;
 8005d76:	e021      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8005d78:	78fb      	ldrb	r3, [r7, #3]
 8005d7a:	75fb      	strb	r3, [r7, #23]
            break;
 8005d7c:	e01e      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8005d7e:	78fb      	ldrb	r3, [r7, #3]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d102      	bne.n	8005d8a <lsm6dso_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8005d84:	2304      	movs	r3, #4
 8005d86:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8005d88:	e018      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8005d8a:	78fb      	ldrb	r3, [r7, #3]
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d102      	bne.n	8005d96 <lsm6dso_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8005d90:	2304      	movs	r3, #4
 8005d92:	75fb      	strb	r3, [r7, #23]
            break;
 8005d94:	e012      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8005d96:	78fb      	ldrb	r3, [r7, #3]
 8005d98:	2b02      	cmp	r3, #2
 8005d9a:	d102      	bne.n	8005da2 <lsm6dso_gy_data_rate_set+0x196>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8005d9c:	2304      	movs	r3, #4
 8005d9e:	75fb      	strb	r3, [r7, #23]
            break;
 8005da0:	e00c      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_52Hz)
 8005da2:	78fb      	ldrb	r3, [r7, #3]
 8005da4:	2b03      	cmp	r3, #3
 8005da6:	d102      	bne.n	8005dae <lsm6dso_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8005da8:	2304      	movs	r3, #4
 8005daa:	75fb      	strb	r3, [r7, #23]
            break;
 8005dac:	e006      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8005dae:	78fb      	ldrb	r3, [r7, #3]
 8005db0:	75fb      	strb	r3, [r7, #23]
            break;
 8005db2:	e003      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8005db4:	78fb      	ldrb	r3, [r7, #3]
 8005db6:	75fb      	strb	r3, [r7, #23]
            break;
 8005db8:	e000      	b.n	8005dbc <lsm6dso_gy_data_rate_set+0x1b0>
        }
      }
 8005dba:	bf00      	nop
    }
  }

  if (ret == 0)
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d107      	bne.n	8005dd2 <lsm6dso_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005dc2:	f107 0208 	add.w	r2, r7, #8
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	2111      	movs	r1, #17
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f7ff fcc4 	bl	8005758 <lsm6dso_read_reg>
 8005dd0:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d10f      	bne.n	8005df8 <lsm6dso_gy_data_rate_set+0x1ec>
  {
    reg.odr_g = (uint8_t) odr_gy;
 8005dd8:	7dfb      	ldrb	r3, [r7, #23]
 8005dda:	f003 030f 	and.w	r3, r3, #15
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	7a3b      	ldrb	r3, [r7, #8]
 8005de2:	f362 1307 	bfi	r3, r2, #4, #4
 8005de6:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005de8:	f107 0208 	add.w	r2, r7, #8
 8005dec:	2301      	movs	r3, #1
 8005dee:	2111      	movs	r1, #17
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f7ff fcc9 	bl	8005788 <lsm6dso_write_reg>
 8005df6:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8005df8:	693b      	ldr	r3, [r7, #16]
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3718      	adds	r7, #24
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop

08005e04 <lsm6dso_gy_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t *val)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005e0e:	f107 0208 	add.w	r2, r7, #8
 8005e12:	2301      	movs	r3, #1
 8005e14:	2111      	movs	r1, #17
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f7ff fc9e 	bl	8005758 <lsm6dso_read_reg>
 8005e1c:	60f8      	str	r0, [r7, #12]

  switch (reg.odr_g)
 8005e1e:	7a3b      	ldrb	r3, [r7, #8]
 8005e20:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	2b0a      	cmp	r3, #10
 8005e28:	d844      	bhi.n	8005eb4 <lsm6dso_gy_data_rate_get+0xb0>
 8005e2a:	a201      	add	r2, pc, #4	; (adr r2, 8005e30 <lsm6dso_gy_data_rate_get+0x2c>)
 8005e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e30:	08005e5d 	.word	0x08005e5d
 8005e34:	08005e65 	.word	0x08005e65
 8005e38:	08005e6d 	.word	0x08005e6d
 8005e3c:	08005e75 	.word	0x08005e75
 8005e40:	08005e7d 	.word	0x08005e7d
 8005e44:	08005e85 	.word	0x08005e85
 8005e48:	08005e8d 	.word	0x08005e8d
 8005e4c:	08005e95 	.word	0x08005e95
 8005e50:	08005e9d 	.word	0x08005e9d
 8005e54:	08005ea5 	.word	0x08005ea5
 8005e58:	08005ead 	.word	0x08005ead
  {
    case LSM6DSO_GY_ODR_OFF:
      *val = LSM6DSO_GY_ODR_OFF;
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	701a      	strb	r2, [r3, #0]
      break;
 8005e62:	e02b      	b.n	8005ebc <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_12Hz5:
      *val = LSM6DSO_GY_ODR_12Hz5;
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	2201      	movs	r2, #1
 8005e68:	701a      	strb	r2, [r3, #0]
      break;
 8005e6a:	e027      	b.n	8005ebc <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_26Hz:
      *val = LSM6DSO_GY_ODR_26Hz;
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	2202      	movs	r2, #2
 8005e70:	701a      	strb	r2, [r3, #0]
      break;
 8005e72:	e023      	b.n	8005ebc <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_52Hz:
      *val = LSM6DSO_GY_ODR_52Hz;
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	2203      	movs	r2, #3
 8005e78:	701a      	strb	r2, [r3, #0]
      break;
 8005e7a:	e01f      	b.n	8005ebc <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_104Hz:
      *val = LSM6DSO_GY_ODR_104Hz;
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	2204      	movs	r2, #4
 8005e80:	701a      	strb	r2, [r3, #0]
      break;
 8005e82:	e01b      	b.n	8005ebc <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_208Hz:
      *val = LSM6DSO_GY_ODR_208Hz;
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2205      	movs	r2, #5
 8005e88:	701a      	strb	r2, [r3, #0]
      break;
 8005e8a:	e017      	b.n	8005ebc <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_417Hz:
      *val = LSM6DSO_GY_ODR_417Hz;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	2206      	movs	r2, #6
 8005e90:	701a      	strb	r2, [r3, #0]
      break;
 8005e92:	e013      	b.n	8005ebc <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_833Hz:
      *val = LSM6DSO_GY_ODR_833Hz;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	2207      	movs	r2, #7
 8005e98:	701a      	strb	r2, [r3, #0]
      break;
 8005e9a:	e00f      	b.n	8005ebc <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_1667Hz:
      *val = LSM6DSO_GY_ODR_1667Hz;
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	2208      	movs	r2, #8
 8005ea0:	701a      	strb	r2, [r3, #0]
      break;
 8005ea2:	e00b      	b.n	8005ebc <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_3333Hz:
      *val = LSM6DSO_GY_ODR_3333Hz;
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	2209      	movs	r2, #9
 8005ea8:	701a      	strb	r2, [r3, #0]
      break;
 8005eaa:	e007      	b.n	8005ebc <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_6667Hz:
      *val = LSM6DSO_GY_ODR_6667Hz;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	220a      	movs	r2, #10
 8005eb0:	701a      	strb	r2, [r3, #0]
      break;
 8005eb2:	e003      	b.n	8005ebc <lsm6dso_gy_data_rate_get+0xb8>

    default:
      *val = LSM6DSO_GY_ODR_OFF;
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	701a      	strb	r2, [r3, #0]
      break;
 8005eba:	bf00      	nop
  }

  return ret;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3710      	adds	r7, #16
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop

08005ec8 <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8005ed4:	f107 0208 	add.w	r2, r7, #8
 8005ed8:	2301      	movs	r3, #1
 8005eda:	2112      	movs	r1, #18
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f7ff fc3b 	bl	8005758 <lsm6dso_read_reg>
 8005ee2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d10f      	bne.n	8005f0a <lsm6dso_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8005eea:	78fb      	ldrb	r3, [r7, #3]
 8005eec:	f003 0301 	and.w	r3, r3, #1
 8005ef0:	b2da      	uxtb	r2, r3
 8005ef2:	7a3b      	ldrb	r3, [r7, #8]
 8005ef4:	f362 1386 	bfi	r3, r2, #6, #1
 8005ef8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8005efa:	f107 0208 	add.w	r2, r7, #8
 8005efe:	2301      	movs	r3, #1
 8005f00:	2112      	movs	r1, #18
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f7ff fc40 	bl	8005788 <lsm6dso_write_reg>
 8005f08:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3710      	adds	r7, #16
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <lsm6dso_angular_rate_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b086      	sub	sp, #24
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_G, buff, 6);
 8005f1e:	f107 020c 	add.w	r2, r7, #12
 8005f22:	2306      	movs	r3, #6
 8005f24:	2122      	movs	r1, #34	; 0x22
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f7ff fc16 	bl	8005758 <lsm6dso_read_reg>
 8005f2c:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8005f2e:	7b7b      	ldrb	r3, [r7, #13]
 8005f30:	b21a      	sxth	r2, r3
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	021b      	lsls	r3, r3, #8
 8005f40:	b29a      	uxth	r2, r3
 8005f42:	7b3b      	ldrb	r3, [r7, #12]
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	4413      	add	r3, r2
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	b21a      	sxth	r2, r3
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8005f50:	7bfa      	ldrb	r2, [r7, #15]
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	3302      	adds	r3, #2
 8005f56:	b212      	sxth	r2, r2
 8005f58:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	3302      	adds	r3, #2
 8005f5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	021b      	lsls	r3, r3, #8
 8005f66:	b29a      	uxth	r2, r3
 8005f68:	7bbb      	ldrb	r3, [r7, #14]
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	4413      	add	r3, r2
 8005f6e:	b29a      	uxth	r2, r3
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	3302      	adds	r3, #2
 8005f74:	b212      	sxth	r2, r2
 8005f76:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8005f78:	7c7a      	ldrb	r2, [r7, #17]
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	3304      	adds	r3, #4
 8005f7e:	b212      	sxth	r2, r2
 8005f80:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	3304      	adds	r3, #4
 8005f86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	021b      	lsls	r3, r3, #8
 8005f8e:	b29a      	uxth	r2, r3
 8005f90:	7c3b      	ldrb	r3, [r7, #16]
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	4413      	add	r3, r2
 8005f96:	b29a      	uxth	r2, r3
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	3304      	adds	r3, #4
 8005f9c:	b212      	sxth	r2, r2
 8005f9e:	801a      	strh	r2, [r3, #0]

  return ret;
 8005fa0:	697b      	ldr	r3, [r7, #20]
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3718      	adds	r7, #24
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}

08005faa <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8005faa:	b580      	push	{r7, lr}
 8005fac:	b086      	sub	sp, #24
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
 8005fb2:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 8005fb4:	f107 020c 	add.w	r2, r7, #12
 8005fb8:	2306      	movs	r3, #6
 8005fba:	2128      	movs	r1, #40	; 0x28
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f7ff fbcb 	bl	8005758 <lsm6dso_read_reg>
 8005fc2:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8005fc4:	7b7b      	ldrb	r3, [r7, #13]
 8005fc6:	b21a      	sxth	r2, r3
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	021b      	lsls	r3, r3, #8
 8005fd6:	b29a      	uxth	r2, r3
 8005fd8:	7b3b      	ldrb	r3, [r7, #12]
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	4413      	add	r3, r2
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	b21a      	sxth	r2, r3
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8005fe6:	7bfa      	ldrb	r2, [r7, #15]
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	3302      	adds	r3, #2
 8005fec:	b212      	sxth	r2, r2
 8005fee:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	3302      	adds	r3, #2
 8005ff4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	021b      	lsls	r3, r3, #8
 8005ffc:	b29a      	uxth	r2, r3
 8005ffe:	7bbb      	ldrb	r3, [r7, #14]
 8006000:	b29b      	uxth	r3, r3
 8006002:	4413      	add	r3, r2
 8006004:	b29a      	uxth	r2, r3
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	3302      	adds	r3, #2
 800600a:	b212      	sxth	r2, r2
 800600c:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800600e:	7c7a      	ldrb	r2, [r7, #17]
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	3304      	adds	r3, #4
 8006014:	b212      	sxth	r2, r2
 8006016:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	3304      	adds	r3, #4
 800601c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006020:	b29b      	uxth	r3, r3
 8006022:	021b      	lsls	r3, r3, #8
 8006024:	b29a      	uxth	r2, r3
 8006026:	7c3b      	ldrb	r3, [r7, #16]
 8006028:	b29b      	uxth	r3, r3
 800602a:	4413      	add	r3, r2
 800602c:	b29a      	uxth	r2, r3
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	3304      	adds	r3, #4
 8006032:	b212      	sxth	r2, r2
 8006034:	801a      	strh	r2, [r3, #0]

  return ret;
 8006036:	697b      	ldr	r3, [r7, #20]
}
 8006038:	4618      	mov	r0, r3
 800603a:	3718      	adds	r7, #24
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <lsm6dso_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	460b      	mov	r3, r1
 800604a:	70fb      	strb	r3, [r7, #3]
  lsm6dso_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 800604c:	f107 0208 	add.w	r2, r7, #8
 8006050:	2301      	movs	r3, #1
 8006052:	2101      	movs	r1, #1
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f7ff fb7f 	bl	8005758 <lsm6dso_read_reg>
 800605a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d10f      	bne.n	8006082 <lsm6dso_mem_bank_set+0x42>
  {
    reg.reg_access = (uint8_t)val;
 8006062:	78fb      	ldrb	r3, [r7, #3]
 8006064:	f003 0303 	and.w	r3, r3, #3
 8006068:	b2da      	uxtb	r2, r3
 800606a:	7a3b      	ldrb	r3, [r7, #8]
 800606c:	f362 1387 	bfi	r3, r2, #6, #2
 8006070:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8006072:	f107 0208 	add.w	r2, r7, #8
 8006076:	2301      	movs	r3, #1
 8006078:	2101      	movs	r1, #1
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f7ff fb84 	bl	8005788 <lsm6dso_write_reg>
 8006080:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006082:	68fb      	ldr	r3, [r7, #12]
}
 8006084:	4618      	mov	r0, r3
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <lsm6dso_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_WHO_AM_I, buff, 1);
 8006096:	2301      	movs	r3, #1
 8006098:	683a      	ldr	r2, [r7, #0]
 800609a:	210f      	movs	r1, #15
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f7ff fb5b 	bl	8005758 <lsm6dso_read_reg>
 80060a2:	60f8      	str	r0, [r7, #12]

  return ret;
 80060a4:	68fb      	ldr	r3, [r7, #12]
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3710      	adds	r7, #16
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}

080060ae <lsm6dso_auto_increment_set>:
  * @param  val      change the values of if_inc in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b084      	sub	sp, #16
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
 80060b6:	460b      	mov	r3, r1
 80060b8:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80060ba:	f107 0208 	add.w	r2, r7, #8
 80060be:	2301      	movs	r3, #1
 80060c0:	2112      	movs	r1, #18
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f7ff fb48 	bl	8005758 <lsm6dso_read_reg>
 80060c8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d10f      	bne.n	80060f0 <lsm6dso_auto_increment_set+0x42>
  {
    reg.if_inc = val;
 80060d0:	78fb      	ldrb	r3, [r7, #3]
 80060d2:	f003 0301 	and.w	r3, r3, #1
 80060d6:	b2da      	uxtb	r2, r3
 80060d8:	7a3b      	ldrb	r3, [r7, #8]
 80060da:	f362 0382 	bfi	r3, r2, #2, #1
 80060de:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80060e0:	f107 0208 	add.w	r2, r7, #8
 80060e4:	2301      	movs	r3, #1
 80060e6:	2112      	movs	r1, #18
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f7ff fb4d 	bl	8005788 <lsm6dso_write_reg>
 80060ee:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80060f0:	68fb      	ldr	r3, [r7, #12]
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3710      	adds	r7, #16
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}

080060fa <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b086      	sub	sp, #24
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
 8006102:	460b      	mov	r3, r1
 8006104:	70fb      	strb	r3, [r7, #3]
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8006106:	f107 020c 	add.w	r2, r7, #12
 800610a:	2301      	movs	r3, #1
 800610c:	2118      	movs	r1, #24
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f7ff fb22 	bl	8005758 <lsm6dso_read_reg>
 8006114:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d111      	bne.n	8006140 <lsm6dso_i3c_disable_set+0x46>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 800611c:	78fb      	ldrb	r3, [r7, #3]
 800611e:	09db      	lsrs	r3, r3, #7
 8006120:	b2db      	uxtb	r3, r3
 8006122:	f003 0301 	and.w	r3, r3, #1
 8006126:	b2da      	uxtb	r2, r3
 8006128:	7b3b      	ldrb	r3, [r7, #12]
 800612a:	f362 0341 	bfi	r3, r2, #1, #1
 800612e:	733b      	strb	r3, [r7, #12]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8006130:	f107 020c 	add.w	r2, r7, #12
 8006134:	2301      	movs	r3, #1
 8006136:	2118      	movs	r1, #24
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f7ff fb25 	bl	8005788 <lsm6dso_write_reg>
 800613e:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d107      	bne.n	8006156 <lsm6dso_i3c_disable_set+0x5c>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 8006146:	f107 0210 	add.w	r2, r7, #16
 800614a:	2301      	movs	r3, #1
 800614c:	2162      	movs	r1, #98	; 0x62
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f7ff fb02 	bl	8005758 <lsm6dso_read_reg>
 8006154:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d10f      	bne.n	800617c <lsm6dso_i3c_disable_set+0x82>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 800615c:	78fb      	ldrb	r3, [r7, #3]
 800615e:	f003 0303 	and.w	r3, r3, #3
 8006162:	b2da      	uxtb	r2, r3
 8006164:	7c3b      	ldrb	r3, [r7, #16]
 8006166:	f362 03c4 	bfi	r3, r2, #3, #2
 800616a:	743b      	strb	r3, [r7, #16]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 800616c:	f107 0210 	add.w	r2, r7, #16
 8006170:	2301      	movs	r3, #1
 8006172:	2162      	movs	r1, #98	; 0x62
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f7ff fb07 	bl	8005788 <lsm6dso_write_reg>
 800617a:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 800617c:	697b      	ldr	r3, [r7, #20]
}
 800617e:	4618      	mov	r0, r3
 8006180:	3718      	adds	r7, #24
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <lsm6dso_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dso_fifo_mode_t val)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b084      	sub	sp, #16
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
 800618e:	460b      	mov	r3, r1
 8006190:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8006192:	f107 0208 	add.w	r2, r7, #8
 8006196:	2301      	movs	r3, #1
 8006198:	210a      	movs	r1, #10
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7ff fadc 	bl	8005758 <lsm6dso_read_reg>
 80061a0:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d10f      	bne.n	80061c8 <lsm6dso_fifo_mode_set+0x42>
  {
    reg.fifo_mode = (uint8_t)val;
 80061a8:	78fb      	ldrb	r3, [r7, #3]
 80061aa:	f003 0307 	and.w	r3, r3, #7
 80061ae:	b2da      	uxtb	r2, r3
 80061b0:	7a3b      	ldrb	r3, [r7, #8]
 80061b2:	f362 0302 	bfi	r3, r2, #0, #3
 80061b6:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 80061b8:	f107 0208 	add.w	r2, r7, #8
 80061bc:	2301      	movs	r3, #1
 80061be:	210a      	movs	r1, #10
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f7ff fae1 	bl	8005788 <lsm6dso_write_reg>
 80061c6:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80061c8:	68fb      	ldr	r3, [r7, #12]
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3710      	adds	r7, #16
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b084      	sub	sp, #16
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
 80061da:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 80061dc:	2102      	movs	r1, #2
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f7ff ff2e 	bl	8006040 <lsm6dso_mem_bank_set>
 80061e4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d106      	bne.n	80061fa <lsm6dso_fsm_enable_get+0x28>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 80061ec:	2302      	movs	r3, #2
 80061ee:	683a      	ldr	r2, [r7, #0]
 80061f0:	2146      	movs	r1, #70	; 0x46
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f7ff fab0 	bl	8005758 <lsm6dso_read_reg>
 80061f8:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d104      	bne.n	800620a <lsm6dso_fsm_enable_get+0x38>
  {
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8006200:	2100      	movs	r1, #0
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f7ff ff1c 	bl	8006040 <lsm6dso_mem_bank_set>
 8006208:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800620a:	68fb      	ldr	r3, [r7, #12]
}
 800620c:	4618      	mov	r0, r3
 800620e:	3710      	adds	r7, #16
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}

08006214 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b084      	sub	sp, #16
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 800621e:	2102      	movs	r1, #2
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f7ff ff0d 	bl	8006040 <lsm6dso_mem_bank_set>
 8006226:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d107      	bne.n	800623e <lsm6dso_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B,
 800622e:	f107 0208 	add.w	r2, r7, #8
 8006232:	2301      	movs	r3, #1
 8006234:	215f      	movs	r1, #95	; 0x5f
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f7ff fa8e 	bl	8005758 <lsm6dso_read_reg>
 800623c:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d12a      	bne.n	800629a <lsm6dso_fsm_data_rate_get+0x86>
  {
    switch (reg.fsm_odr)
 8006244:	7a3b      	ldrb	r3, [r7, #8]
 8006246:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800624a:	b2db      	uxtb	r3, r3
 800624c:	2b03      	cmp	r3, #3
 800624e:	d81b      	bhi.n	8006288 <lsm6dso_fsm_data_rate_get+0x74>
 8006250:	a201      	add	r2, pc, #4	; (adr r2, 8006258 <lsm6dso_fsm_data_rate_get+0x44>)
 8006252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006256:	bf00      	nop
 8006258:	08006269 	.word	0x08006269
 800625c:	08006271 	.word	0x08006271
 8006260:	08006279 	.word	0x08006279
 8006264:	08006281 	.word	0x08006281
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	2200      	movs	r2, #0
 800626c:	701a      	strb	r2, [r3, #0]
        break;
 800626e:	e00f      	b.n	8006290 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_26Hz:
        *val = LSM6DSO_ODR_FSM_26Hz;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	2201      	movs	r2, #1
 8006274:	701a      	strb	r2, [r3, #0]
        break;
 8006276:	e00b      	b.n	8006290 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_52Hz:
        *val = LSM6DSO_ODR_FSM_52Hz;
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	2202      	movs	r2, #2
 800627c:	701a      	strb	r2, [r3, #0]
        break;
 800627e:	e007      	b.n	8006290 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_104Hz:
        *val = LSM6DSO_ODR_FSM_104Hz;
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	2203      	movs	r2, #3
 8006284:	701a      	strb	r2, [r3, #0]
        break;
 8006286:	e003      	b.n	8006290 <lsm6dso_fsm_data_rate_get+0x7c>

      default:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	2200      	movs	r2, #0
 800628c:	701a      	strb	r2, [r3, #0]
        break;
 800628e:	bf00      	nop
    }

    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8006290:	2100      	movs	r1, #0
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f7ff fed4 	bl	8006040 <lsm6dso_mem_bank_set>
 8006298:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800629a:	68fb      	ldr	r3, [r7, #12]
}
 800629c:	4618      	mov	r0, r3
 800629e:	3710      	adds	r7, #16
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <IKS01A3_MOTION_SENSOR_Init>:
  *         - MOTION_ACCELERO for instance 1
  *         - MOTION_MAGNETO for instance 2
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b08e      	sub	sp, #56	; 0x38
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80062ae:	2300      	movs	r3, #0
 80062b0:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t function = MOTION_GYRO;
 80062b2:	2301      	movs	r3, #1
 80062b4:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t i;
  uint32_t component_functions = 0;
 80062b6:	2300      	movs	r3, #0
 80062b8:	62bb      	str	r3, [r7, #40]	; 0x28
  IKS01A3_MOTION_SENSOR_Capabilities_t cap;

  switch (Instance)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2b02      	cmp	r3, #2
 80062be:	d06e      	beq.n	800639e <IKS01A3_MOTION_SENSOR_Init+0xfa>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	f200 809d 	bhi.w	8006402 <IKS01A3_MOTION_SENSOR_Init+0x15e>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d003      	beq.n	80062d6 <IKS01A3_MOTION_SENSOR_Init+0x32>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d032      	beq.n	800633a <IKS01A3_MOTION_SENSOR_Init+0x96>
 80062d4:	e095      	b.n	8006402 <IKS01A3_MOTION_SENSOR_Init+0x15e>
  {
#if (USE_IKS01A3_MOTION_SENSOR_LSM6DSO_0 == 1)
    case IKS01A3_LSM6DSO_0:
      if (LSM6DSO_0_Probe(Functions) != BSP_ERROR_NONE)
 80062d6:	6838      	ldr	r0, [r7, #0]
 80062d8:	f000 fa5a 	bl	8006790 <LSM6DSO_0_Probe>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d002      	beq.n	80062e8 <IKS01A3_MOTION_SENSOR_Init+0x44>
      {
        return BSP_ERROR_NO_INIT;
 80062e2:	f04f 33ff 	mov.w	r3, #4294967295
 80062e6:	e0cc      	b.n	8006482 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 80062e8:	4a68      	ldr	r2, [pc, #416]	; (800648c <IKS01A3_MOTION_SENSOR_Init+0x1e8>)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	4967      	ldr	r1, [pc, #412]	; (8006490 <IKS01A3_MOTION_SENSOR_Init+0x1ec>)
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80062fa:	f107 010c 	add.w	r1, r7, #12
 80062fe:	4610      	mov	r0, r2
 8006300:	4798      	blx	r3
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d002      	beq.n	800630e <IKS01A3_MOTION_SENSOR_Init+0x6a>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8006308:	f06f 0306 	mvn.w	r3, #6
 800630c:	e0b9      	b.n	8006482 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 800630e:	7b3b      	ldrb	r3, [r7, #12]
 8006310:	2b01      	cmp	r3, #1
 8006312:	d103      	bne.n	800631c <IKS01A3_MOTION_SENSOR_Init+0x78>
      {
        component_functions |= MOTION_ACCELERO;
 8006314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006316:	f043 0302 	orr.w	r3, r3, #2
 800631a:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 800631c:	7b7b      	ldrb	r3, [r7, #13]
 800631e:	2b01      	cmp	r3, #1
 8006320:	d103      	bne.n	800632a <IKS01A3_MOTION_SENSOR_Init+0x86>
      {
        component_functions |= MOTION_GYRO;
 8006322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006324:	f043 0301 	orr.w	r3, r3, #1
 8006328:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 800632a:	7bbb      	ldrb	r3, [r7, #14]
 800632c:	2b01      	cmp	r3, #1
 800632e:	d16c      	bne.n	800640a <IKS01A3_MOTION_SENSOR_Init+0x166>
      {
        component_functions |= MOTION_MAGNETO;
 8006330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006332:	f043 0304 	orr.w	r3, r3, #4
 8006336:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8006338:	e067      	b.n	800640a <IKS01A3_MOTION_SENSOR_Init+0x166>
#endif

#if (USE_IKS01A3_MOTION_SENSOR_LIS2DW12_0 == 1)
    case IKS01A3_LIS2DW12_0:
      if (LIS2DW12_0_Probe(Functions) != BSP_ERROR_NONE)
 800633a:	6838      	ldr	r0, [r7, #0]
 800633c:	f000 fae8 	bl	8006910 <LIS2DW12_0_Probe>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d002      	beq.n	800634c <IKS01A3_MOTION_SENSOR_Init+0xa8>
      {
        return BSP_ERROR_NO_INIT;
 8006346:	f04f 33ff 	mov.w	r3, #4294967295
 800634a:	e09a      	b.n	8006482 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800634c:	4a4f      	ldr	r2, [pc, #316]	; (800648c <IKS01A3_MOTION_SENSOR_Init+0x1e8>)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	494e      	ldr	r1, [pc, #312]	; (8006490 <IKS01A3_MOTION_SENSOR_Init+0x1ec>)
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800635e:	f107 010c 	add.w	r1, r7, #12
 8006362:	4610      	mov	r0, r2
 8006364:	4798      	blx	r3
 8006366:	4603      	mov	r3, r0
 8006368:	2b00      	cmp	r3, #0
 800636a:	d002      	beq.n	8006372 <IKS01A3_MOTION_SENSOR_Init+0xce>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800636c:	f06f 0306 	mvn.w	r3, #6
 8006370:	e087      	b.n	8006482 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 8006372:	7b3b      	ldrb	r3, [r7, #12]
 8006374:	2b01      	cmp	r3, #1
 8006376:	d103      	bne.n	8006380 <IKS01A3_MOTION_SENSOR_Init+0xdc>
      {
        component_functions |= MOTION_ACCELERO;
 8006378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637a:	f043 0302 	orr.w	r3, r3, #2
 800637e:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8006380:	7b7b      	ldrb	r3, [r7, #13]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d103      	bne.n	800638e <IKS01A3_MOTION_SENSOR_Init+0xea>
      {
        component_functions |= MOTION_GYRO;
 8006386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006388:	f043 0301 	orr.w	r3, r3, #1
 800638c:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 800638e:	7bbb      	ldrb	r3, [r7, #14]
 8006390:	2b01      	cmp	r3, #1
 8006392:	d13c      	bne.n	800640e <IKS01A3_MOTION_SENSOR_Init+0x16a>
      {
        component_functions |= MOTION_MAGNETO;
 8006394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006396:	f043 0304 	orr.w	r3, r3, #4
 800639a:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 800639c:	e037      	b.n	800640e <IKS01A3_MOTION_SENSOR_Init+0x16a>
#endif

#if (USE_IKS01A3_MOTION_SENSOR_LIS2MDL_0 == 1)
    case IKS01A3_LIS2MDL_0:
      if (LIS2MDL_0_Probe(Functions) != BSP_ERROR_NONE)
 800639e:	6838      	ldr	r0, [r7, #0]
 80063a0:	f000 fb5e 	bl	8006a60 <LIS2MDL_0_Probe>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d002      	beq.n	80063b0 <IKS01A3_MOTION_SENSOR_Init+0x10c>
      {
        return BSP_ERROR_NO_INIT;
 80063aa:	f04f 33ff 	mov.w	r3, #4294967295
 80063ae:	e068      	b.n	8006482 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 80063b0:	4a36      	ldr	r2, [pc, #216]	; (800648c <IKS01A3_MOTION_SENSOR_Init+0x1e8>)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	4935      	ldr	r1, [pc, #212]	; (8006490 <IKS01A3_MOTION_SENSOR_Init+0x1ec>)
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80063c2:	f107 010c 	add.w	r1, r7, #12
 80063c6:	4610      	mov	r0, r2
 80063c8:	4798      	blx	r3
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d002      	beq.n	80063d6 <IKS01A3_MOTION_SENSOR_Init+0x132>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 80063d0:	f06f 0306 	mvn.w	r3, #6
 80063d4:	e055      	b.n	8006482 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 80063d6:	7b3b      	ldrb	r3, [r7, #12]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d103      	bne.n	80063e4 <IKS01A3_MOTION_SENSOR_Init+0x140>
      {
        component_functions |= MOTION_ACCELERO;
 80063dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063de:	f043 0302 	orr.w	r3, r3, #2
 80063e2:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 80063e4:	7b7b      	ldrb	r3, [r7, #13]
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d103      	bne.n	80063f2 <IKS01A3_MOTION_SENSOR_Init+0x14e>
      {
        component_functions |= MOTION_GYRO;
 80063ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ec:	f043 0301 	orr.w	r3, r3, #1
 80063f0:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 80063f2:	7bbb      	ldrb	r3, [r7, #14]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d10c      	bne.n	8006412 <IKS01A3_MOTION_SENSOR_Init+0x16e>
      {
        component_functions |= MOTION_MAGNETO;
 80063f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063fa:	f043 0304 	orr.w	r3, r3, #4
 80063fe:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8006400:	e007      	b.n	8006412 <IKS01A3_MOTION_SENSOR_Init+0x16e>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8006402:	f06f 0301 	mvn.w	r3, #1
 8006406:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 8006408:	e004      	b.n	8006414 <IKS01A3_MOTION_SENSOR_Init+0x170>
      break;
 800640a:	bf00      	nop
 800640c:	e002      	b.n	8006414 <IKS01A3_MOTION_SENSOR_Init+0x170>
      break;
 800640e:	bf00      	nop
 8006410:	e000      	b.n	8006414 <IKS01A3_MOTION_SENSOR_Init+0x170>
      break;
 8006412:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 8006414:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006416:	2b00      	cmp	r3, #0
 8006418:	d001      	beq.n	800641e <IKS01A3_MOTION_SENSOR_Init+0x17a>
  {
    return ret;
 800641a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800641c:	e031      	b.n	8006482 <IKS01A3_MOTION_SENSOR_Init+0x1de>
  }

  for (i = 0; i < IKS01A3_MOTION_FUNCTIONS_NBR; i++)
 800641e:	2300      	movs	r3, #0
 8006420:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006422:	e02a      	b.n	800647a <IKS01A3_MOTION_SENSOR_Init+0x1d6>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 8006424:	683a      	ldr	r2, [r7, #0]
 8006426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006428:	4013      	ands	r3, r2
 800642a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800642c:	429a      	cmp	r2, r3
 800642e:	d11e      	bne.n	800646e <IKS01A3_MOTION_SENSOR_Init+0x1ca>
 8006430:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006434:	4013      	ands	r3, r2
 8006436:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006438:	429a      	cmp	r2, r3
 800643a:	d118      	bne.n	800646e <IKS01A3_MOTION_SENSOR_Init+0x1ca>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 800643c:	4a15      	ldr	r2, [pc, #84]	; (8006494 <IKS01A3_MOTION_SENSOR_Init+0x1f0>)
 800643e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006440:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006444:	4814      	ldr	r0, [pc, #80]	; (8006498 <IKS01A3_MOTION_SENSOR_Init+0x1f4>)
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	4613      	mov	r3, r2
 800644a:	005b      	lsls	r3, r3, #1
 800644c:	4413      	add	r3, r2
 800644e:	440b      	add	r3, r1
 8006450:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	490e      	ldr	r1, [pc, #56]	; (8006490 <IKS01A3_MOTION_SENSOR_Init+0x1ec>)
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800645e:	4610      	mov	r0, r2
 8006460:	4798      	blx	r3
 8006462:	4603      	mov	r3, r0
 8006464:	2b00      	cmp	r3, #0
 8006466:	d002      	beq.n	800646e <IKS01A3_MOTION_SENSOR_Init+0x1ca>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 8006468:	f06f 0304 	mvn.w	r3, #4
 800646c:	e009      	b.n	8006482 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
    }
    function = function << 1;
 800646e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006470:	005b      	lsls	r3, r3, #1
 8006472:	633b      	str	r3, [r7, #48]	; 0x30
  for (i = 0; i < IKS01A3_MOTION_FUNCTIONS_NBR; i++)
 8006474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006476:	3301      	adds	r3, #1
 8006478:	62fb      	str	r3, [r7, #44]	; 0x2c
 800647a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800647c:	2b02      	cmp	r3, #2
 800647e:	d9d1      	bls.n	8006424 <IKS01A3_MOTION_SENSOR_Init+0x180>
  }

  return ret;
 8006480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006482:	4618      	mov	r0, r3
 8006484:	3738      	adds	r7, #56	; 0x38
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop
 800648c:	20016db8 	.word	0x20016db8
 8006490:	20016d88 	.word	0x20016d88
 8006494:	200000c8 	.word	0x200000c8
 8006498:	20016d94 	.word	0x20016d94

0800649c <IKS01A3_MOTION_SENSOR_DeInit>:
  * @brief  Deinitialize Motion sensor
  * @param  Instance Motion sensor instance
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_DeInit(uint32_t Instance)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2b02      	cmp	r3, #2
 80064a8:	d903      	bls.n	80064b2 <IKS01A3_MOTION_SENSOR_DeInit+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80064aa:	f06f 0301 	mvn.w	r3, #1
 80064ae:	60fb      	str	r3, [r7, #12]
 80064b0:	e013      	b.n	80064da <IKS01A3_MOTION_SENSOR_DeInit+0x3e>
  }
  else if (MotionDrv[Instance]->DeInit(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 80064b2:	4a0c      	ldr	r2, [pc, #48]	; (80064e4 <IKS01A3_MOTION_SENSOR_DeInit+0x48>)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	490a      	ldr	r1, [pc, #40]	; (80064e8 <IKS01A3_MOTION_SENSOR_DeInit+0x4c>)
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80064c4:	4610      	mov	r0, r2
 80064c6:	4798      	blx	r3
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d003      	beq.n	80064d6 <IKS01A3_MOTION_SENSOR_DeInit+0x3a>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 80064ce:	f06f 0304 	mvn.w	r3, #4
 80064d2:	60fb      	str	r3, [r7, #12]
 80064d4:	e001      	b.n	80064da <IKS01A3_MOTION_SENSOR_DeInit+0x3e>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 80064d6:	2300      	movs	r3, #0
 80064d8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80064da:	68fb      	ldr	r3, [r7, #12]
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3710      	adds	r7, #16
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}
 80064e4:	20016db8 	.word	0x20016db8
 80064e8:	20016d88 	.word	0x20016d88

080064ec <IKS01A3_MOTION_SENSOR_Enable>:
  *         - MOTION_ACCELERO for instance 1
  *         - MOTION_MAGNETO for instance 2
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d903      	bls.n	8006504 <IKS01A3_MOTION_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80064fc:	f06f 0301 	mvn.w	r3, #1
 8006500:	60fb      	str	r3, [r7, #12]
 8006502:	e028      	b.n	8006556 <IKS01A3_MOTION_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 8006504:	4a16      	ldr	r2, [pc, #88]	; (8006560 <IKS01A3_MOTION_SENSOR_Enable+0x74>)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	4013      	ands	r3, r2
 8006510:	683a      	ldr	r2, [r7, #0]
 8006512:	429a      	cmp	r2, r3
 8006514:	d11c      	bne.n	8006550 <IKS01A3_MOTION_SENSOR_Enable+0x64>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 8006516:	4a13      	ldr	r2, [pc, #76]	; (8006564 <IKS01A3_MOTION_SENSOR_Enable+0x78>)
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800651e:	4812      	ldr	r0, [pc, #72]	; (8006568 <IKS01A3_MOTION_SENSOR_Enable+0x7c>)
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	4613      	mov	r3, r2
 8006524:	005b      	lsls	r3, r3, #1
 8006526:	4413      	add	r3, r2
 8006528:	440b      	add	r3, r1
 800652a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	490e      	ldr	r1, [pc, #56]	; (800656c <IKS01A3_MOTION_SENSOR_Enable+0x80>)
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006538:	4610      	mov	r0, r2
 800653a:	4798      	blx	r3
 800653c:	4603      	mov	r3, r0
 800653e:	2b00      	cmp	r3, #0
 8006540:	d003      	beq.n	800654a <IKS01A3_MOTION_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006542:	f06f 0304 	mvn.w	r3, #4
 8006546:	60fb      	str	r3, [r7, #12]
 8006548:	e005      	b.n	8006556 <IKS01A3_MOTION_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800654a:	2300      	movs	r3, #0
 800654c:	60fb      	str	r3, [r7, #12]
 800654e:	e002      	b.n	8006556 <IKS01A3_MOTION_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8006550:	f06f 0301 	mvn.w	r3, #1
 8006554:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8006556:	68fb      	ldr	r3, [r7, #12]
}
 8006558:	4618      	mov	r0, r3
 800655a:	3710      	adds	r7, #16
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}
 8006560:	20016dc4 	.word	0x20016dc4
 8006564:	200000c8 	.word	0x200000c8
 8006568:	20016d94 	.word	0x20016d94
 800656c:	20016d88 	.word	0x20016d88

08006570 <IKS01A3_MOTION_SENSOR_Disable>:
  *         - MOTION_ACCELERO for instance 1
  *         - MOTION_MAGNETO for instance 2
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_Disable(uint32_t Instance, uint32_t Function)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b084      	sub	sp, #16
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2b02      	cmp	r3, #2
 800657e:	d903      	bls.n	8006588 <IKS01A3_MOTION_SENSOR_Disable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006580:	f06f 0301 	mvn.w	r3, #1
 8006584:	60fb      	str	r3, [r7, #12]
 8006586:	e028      	b.n	80065da <IKS01A3_MOTION_SENSOR_Disable+0x6a>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 8006588:	4a16      	ldr	r2, [pc, #88]	; (80065e4 <IKS01A3_MOTION_SENSOR_Disable+0x74>)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	4013      	ands	r3, r2
 8006594:	683a      	ldr	r2, [r7, #0]
 8006596:	429a      	cmp	r2, r3
 8006598:	d11c      	bne.n	80065d4 <IKS01A3_MOTION_SENSOR_Disable+0x64>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Disable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 800659a:	4a13      	ldr	r2, [pc, #76]	; (80065e8 <IKS01A3_MOTION_SENSOR_Disable+0x78>)
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80065a2:	4812      	ldr	r0, [pc, #72]	; (80065ec <IKS01A3_MOTION_SENSOR_Disable+0x7c>)
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	4613      	mov	r3, r2
 80065a8:	005b      	lsls	r3, r3, #1
 80065aa:	4413      	add	r3, r2
 80065ac:	440b      	add	r3, r1
 80065ae:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	490e      	ldr	r1, [pc, #56]	; (80065f0 <IKS01A3_MOTION_SENSOR_Disable+0x80>)
 80065b6:	687a      	ldr	r2, [r7, #4]
 80065b8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80065bc:	4610      	mov	r0, r2
 80065be:	4798      	blx	r3
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d003      	beq.n	80065ce <IKS01A3_MOTION_SENSOR_Disable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80065c6:	f06f 0304 	mvn.w	r3, #4
 80065ca:	60fb      	str	r3, [r7, #12]
 80065cc:	e005      	b.n	80065da <IKS01A3_MOTION_SENSOR_Disable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80065ce:	2300      	movs	r3, #0
 80065d0:	60fb      	str	r3, [r7, #12]
 80065d2:	e002      	b.n	80065da <IKS01A3_MOTION_SENSOR_Disable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 80065d4:	f06f 0301 	mvn.w	r3, #1
 80065d8:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80065da:	68fb      	ldr	r3, [r7, #12]
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	20016dc4 	.word	0x20016dc4
 80065e8:	200000c8 	.word	0x200000c8
 80065ec:	20016d94 	.word	0x20016d94
 80065f0:	20016d88 	.word	0x20016d88

080065f4 <IKS01A3_MOTION_SENSOR_GetAxes>:
  *         - MOTION_MAGNETO for instance 2
  * @param  Axes pointer to axes data structure
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_GetAxes(uint32_t Instance, uint32_t Function, IKS01A3_MOTION_SENSOR_Axes_t *Axes)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2b02      	cmp	r3, #2
 8006604:	d903      	bls.n	800660e <IKS01A3_MOTION_SENSOR_GetAxes+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006606:	f06f 0301 	mvn.w	r3, #1
 800660a:	617b      	str	r3, [r7, #20]
 800660c:	e029      	b.n	8006662 <IKS01A3_MOTION_SENSOR_GetAxes+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800660e:	4a17      	ldr	r2, [pc, #92]	; (800666c <IKS01A3_MOTION_SENSOR_GetAxes+0x78>)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	4013      	ands	r3, r2
 800661a:	68ba      	ldr	r2, [r7, #8]
 800661c:	429a      	cmp	r2, r3
 800661e:	d11d      	bne.n	800665c <IKS01A3_MOTION_SENSOR_GetAxes+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetAxes(MotionCompObj[Instance], Axes) != BSP_ERROR_NONE)
 8006620:	4a13      	ldr	r2, [pc, #76]	; (8006670 <IKS01A3_MOTION_SENSOR_GetAxes+0x7c>)
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006628:	4812      	ldr	r0, [pc, #72]	; (8006674 <IKS01A3_MOTION_SENSOR_GetAxes+0x80>)
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	4613      	mov	r3, r2
 800662e:	005b      	lsls	r3, r3, #1
 8006630:	4413      	add	r3, r2
 8006632:	440b      	add	r3, r1
 8006634:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	490f      	ldr	r1, [pc, #60]	; (8006678 <IKS01A3_MOTION_SENSOR_GetAxes+0x84>)
 800663c:	68fa      	ldr	r2, [r7, #12]
 800663e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006642:	6879      	ldr	r1, [r7, #4]
 8006644:	4610      	mov	r0, r2
 8006646:	4798      	blx	r3
 8006648:	4603      	mov	r3, r0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d003      	beq.n	8006656 <IKS01A3_MOTION_SENSOR_GetAxes+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800664e:	f06f 0304 	mvn.w	r3, #4
 8006652:	617b      	str	r3, [r7, #20]
 8006654:	e005      	b.n	8006662 <IKS01A3_MOTION_SENSOR_GetAxes+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8006656:	2300      	movs	r3, #0
 8006658:	617b      	str	r3, [r7, #20]
 800665a:	e002      	b.n	8006662 <IKS01A3_MOTION_SENSOR_GetAxes+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800665c:	f06f 0301 	mvn.w	r3, #1
 8006660:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8006662:	697b      	ldr	r3, [r7, #20]
}
 8006664:	4618      	mov	r0, r3
 8006666:	3718      	adds	r7, #24
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	20016dc4 	.word	0x20016dc4
 8006670:	200000c8 	.word	0x200000c8
 8006674:	20016d94 	.word	0x20016d94
 8006678:	20016d88 	.word	0x20016d88

0800667c <IKS01A3_MOTION_SENSOR_GetOutputDataRate>:
  *         - MOTION_MAGNETO for instance 2
  * @param  Odr pointer to Output Data Rate read value
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_GetOutputDataRate(uint32_t Instance, uint32_t Function, float *Odr)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b086      	sub	sp, #24
 8006680:	af00      	add	r7, sp, #0
 8006682:	60f8      	str	r0, [r7, #12]
 8006684:	60b9      	str	r1, [r7, #8]
 8006686:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2b02      	cmp	r3, #2
 800668c:	d903      	bls.n	8006696 <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800668e:	f06f 0301 	mvn.w	r3, #1
 8006692:	617b      	str	r3, [r7, #20]
 8006694:	e029      	b.n	80066ea <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 8006696:	4a17      	ldr	r2, [pc, #92]	; (80066f4 <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x78>)
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	4013      	ands	r3, r2
 80066a2:	68ba      	ldr	r2, [r7, #8]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d11d      	bne.n	80066e4 <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetOutputDataRate(MotionCompObj[Instance], Odr) != BSP_ERROR_NONE)
 80066a8:	4a13      	ldr	r2, [pc, #76]	; (80066f8 <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x7c>)
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80066b0:	4812      	ldr	r0, [pc, #72]	; (80066fc <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x80>)
 80066b2:	68fa      	ldr	r2, [r7, #12]
 80066b4:	4613      	mov	r3, r2
 80066b6:	005b      	lsls	r3, r3, #1
 80066b8:	4413      	add	r3, r2
 80066ba:	440b      	add	r3, r1
 80066bc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80066c0:	68db      	ldr	r3, [r3, #12]
 80066c2:	490f      	ldr	r1, [pc, #60]	; (8006700 <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x84>)
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80066ca:	6879      	ldr	r1, [r7, #4]
 80066cc:	4610      	mov	r0, r2
 80066ce:	4798      	blx	r3
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d003      	beq.n	80066de <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80066d6:	f06f 0304 	mvn.w	r3, #4
 80066da:	617b      	str	r3, [r7, #20]
 80066dc:	e005      	b.n	80066ea <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80066de:	2300      	movs	r3, #0
 80066e0:	617b      	str	r3, [r7, #20]
 80066e2:	e002      	b.n	80066ea <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 80066e4:	f06f 0301 	mvn.w	r3, #1
 80066e8:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 80066ea:	697b      	ldr	r3, [r7, #20]
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3718      	adds	r7, #24
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}
 80066f4:	20016dc4 	.word	0x20016dc4
 80066f8:	200000c8 	.word	0x200000c8
 80066fc:	20016d94 	.word	0x20016d94
 8006700:	20016d88 	.word	0x20016d88

08006704 <IKS01A3_MOTION_SENSOR_SetOutputDataRate>:
  *         - MOTION_MAGNETO for instance 2
  * @param  Odr Output Data Rate value to be set
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_SetOutputDataRate(uint32_t Instance, uint32_t Function, float Odr)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b086      	sub	sp, #24
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2b02      	cmp	r3, #2
 8006716:	d903      	bls.n	8006720 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006718:	f06f 0301 	mvn.w	r3, #1
 800671c:	617b      	str	r3, [r7, #20]
 800671e:	e02a      	b.n	8006776 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x72>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 8006720:	4a17      	ldr	r2, [pc, #92]	; (8006780 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x7c>)
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	4013      	ands	r3, r2
 800672c:	68ba      	ldr	r2, [r7, #8]
 800672e:	429a      	cmp	r2, r3
 8006730:	d11e      	bne.n	8006770 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x6c>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->SetOutputDataRate(MotionCompObj[Instance], Odr) != BSP_ERROR_NONE)
 8006732:	4a14      	ldr	r2, [pc, #80]	; (8006784 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x80>)
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800673a:	4813      	ldr	r0, [pc, #76]	; (8006788 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x84>)
 800673c:	68fa      	ldr	r2, [r7, #12]
 800673e:	4613      	mov	r3, r2
 8006740:	005b      	lsls	r3, r3, #1
 8006742:	4413      	add	r3, r2
 8006744:	440b      	add	r3, r1
 8006746:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800674a:	691b      	ldr	r3, [r3, #16]
 800674c:	490f      	ldr	r1, [pc, #60]	; (800678c <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x88>)
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006754:	ed97 0a01 	vldr	s0, [r7, #4]
 8006758:	4610      	mov	r0, r2
 800675a:	4798      	blx	r3
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d003      	beq.n	800676a <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x66>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006762:	f06f 0304 	mvn.w	r3, #4
 8006766:	617b      	str	r3, [r7, #20]
 8006768:	e005      	b.n	8006776 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x72>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800676a:	2300      	movs	r3, #0
 800676c:	617b      	str	r3, [r7, #20]
 800676e:	e002      	b.n	8006776 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x72>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8006770:	f06f 0301 	mvn.w	r3, #1
 8006774:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8006776:	697b      	ldr	r3, [r7, #20]
}
 8006778:	4618      	mov	r0, r3
 800677a:	3718      	adds	r7, #24
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}
 8006780:	20016dc4 	.word	0x20016dc4
 8006784:	200000c8 	.word	0x200000c8
 8006788:	20016d94 	.word	0x20016d94
 800678c:	20016d88 	.word	0x20016d88

08006790 <LSM6DSO_0_Probe>:
/**
  * @brief  Register Bus IOs for instance 0 if component ID is OK
  * @retval BSP status
  */
static int32_t LSM6DSO_0_Probe(uint32_t Functions)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b094      	sub	sp, #80	; 0x50
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  LSM6DSO_IO_t            io_ctx;
  uint8_t                 id;
  static LSM6DSO_Object_t lsm6dso_obj_0;
  LSM6DSO_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 8006798:	2300      	movs	r3, #0
 800679a:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = LSM6DSO_I2C_BUS; /* I2C */
 800679c:	2300      	movs	r3, #0
 800679e:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.Address     = LSM6DSO_I2C_ADD_H;
 80067a0:	23d7      	movs	r3, #215	; 0xd7
 80067a2:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  io_ctx.Init        = IKS01A3_I2C_Init;
 80067a6:	4b4b      	ldr	r3, [pc, #300]	; (80068d4 <LSM6DSO_0_Probe+0x144>)
 80067a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.DeInit      = IKS01A3_I2C_DeInit;
 80067aa:	4b4b      	ldr	r3, [pc, #300]	; (80068d8 <LSM6DSO_0_Probe+0x148>)
 80067ac:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.ReadReg     = IKS01A3_I2C_ReadReg;
 80067ae:	4b4b      	ldr	r3, [pc, #300]	; (80068dc <LSM6DSO_0_Probe+0x14c>)
 80067b0:	643b      	str	r3, [r7, #64]	; 0x40
  io_ctx.WriteReg    = IKS01A3_I2C_WriteReg;
 80067b2:	4b4b      	ldr	r3, [pc, #300]	; (80068e0 <LSM6DSO_0_Probe+0x150>)
 80067b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.GetTick     = IKS01A3_GetTick;
 80067b6:	4b4b      	ldr	r3, [pc, #300]	; (80068e4 <LSM6DSO_0_Probe+0x154>)
 80067b8:	647b      	str	r3, [r7, #68]	; 0x44
  io_ctx.Delay       = IKS01A3_Delay;
 80067ba:	4b4b      	ldr	r3, [pc, #300]	; (80068e8 <LSM6DSO_0_Probe+0x158>)
 80067bc:	64bb      	str	r3, [r7, #72]	; 0x48

  if (LSM6DSO_RegisterBusIO(&lsm6dso_obj_0, &io_ctx) != LSM6DSO_OK)
 80067be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80067c2:	4619      	mov	r1, r3
 80067c4:	4849      	ldr	r0, [pc, #292]	; (80068ec <LSM6DSO_0_Probe+0x15c>)
 80067c6:	f7fd fd8d 	bl	80042e4 <LSM6DSO_RegisterBusIO>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d003      	beq.n	80067d8 <LSM6DSO_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80067d0:	f06f 0306 	mvn.w	r3, #6
 80067d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067d6:	e077      	b.n	80068c8 <LSM6DSO_0_Probe+0x138>
  }
  else if (LSM6DSO_ReadID(&lsm6dso_obj_0, &id) != LSM6DSO_OK)
 80067d8:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 80067dc:	4619      	mov	r1, r3
 80067de:	4843      	ldr	r0, [pc, #268]	; (80068ec <LSM6DSO_0_Probe+0x15c>)
 80067e0:	f7fd fe86 	bl	80044f0 <LSM6DSO_ReadID>
 80067e4:	4603      	mov	r3, r0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d003      	beq.n	80067f2 <LSM6DSO_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80067ea:	f06f 0306 	mvn.w	r3, #6
 80067ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067f0:	e06a      	b.n	80068c8 <LSM6DSO_0_Probe+0x138>
  }
  else if (id != LSM6DSO_ID)
 80067f2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80067f6:	2b6c      	cmp	r3, #108	; 0x6c
 80067f8:	d003      	beq.n	8006802 <LSM6DSO_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80067fa:	f06f 0306 	mvn.w	r3, #6
 80067fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006800:	e062      	b.n	80068c8 <LSM6DSO_0_Probe+0x138>
  }
  else
  {
    (void)LSM6DSO_GetCapabilities(&lsm6dso_obj_0, &cap);
 8006802:	f107 030c 	add.w	r3, r7, #12
 8006806:	4619      	mov	r1, r3
 8006808:	4838      	ldr	r0, [pc, #224]	; (80068ec <LSM6DSO_0_Probe+0x15c>)
 800680a:	f7fd fe87 	bl	800451c <LSM6DSO_GetCapabilities>
    MotionCtx[IKS01A3_LSM6DSO_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 800680e:	7b7b      	ldrb	r3, [r7, #13]
 8006810:	461a      	mov	r2, r3
 8006812:	7b3b      	ldrb	r3, [r7, #12]
 8006814:	005b      	lsls	r3, r3, #1
 8006816:	431a      	orrs	r2, r3
 8006818:	7bbb      	ldrb	r3, [r7, #14]
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	4313      	orrs	r3, r2
 800681e:	4a34      	ldr	r2, [pc, #208]	; (80068f0 <LSM6DSO_0_Probe+0x160>)
 8006820:	6013      	str	r3, [r2, #0]

    MotionCompObj[IKS01A3_LSM6DSO_0] = &lsm6dso_obj_0;
 8006822:	4b34      	ldr	r3, [pc, #208]	; (80068f4 <LSM6DSO_0_Probe+0x164>)
 8006824:	4a31      	ldr	r2, [pc, #196]	; (80068ec <LSM6DSO_0_Probe+0x15c>)
 8006826:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A3_LSM6DSO_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM6DSO_COMMON_Driver;
 8006828:	4b33      	ldr	r3, [pc, #204]	; (80068f8 <LSM6DSO_0_Probe+0x168>)
 800682a:	4a34      	ldr	r2, [pc, #208]	; (80068fc <LSM6DSO_0_Probe+0x16c>)
 800682c:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 800682e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006830:	2b00      	cmp	r3, #0
 8006832:	d11d      	bne.n	8006870 <LSM6DSO_0_Probe+0xe0>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f003 0301 	and.w	r3, r3, #1
 800683a:	2b00      	cmp	r3, #0
 800683c:	d018      	beq.n	8006870 <LSM6DSO_0_Probe+0xe0>
 800683e:	7b7b      	ldrb	r3, [r7, #13]
 8006840:	2b01      	cmp	r3, #1
 8006842:	d115      	bne.n	8006870 <LSM6DSO_0_Probe+0xe0>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A3_LSM6DSO_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&LSM6DSO_GYRO_Driver;
 8006844:	4b2e      	ldr	r3, [pc, #184]	; (8006900 <LSM6DSO_0_Probe+0x170>)
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	4a2e      	ldr	r2, [pc, #184]	; (8006904 <LSM6DSO_0_Probe+0x174>)
 800684a:	492f      	ldr	r1, [pc, #188]	; (8006908 <LSM6DSO_0_Probe+0x178>)
 800684c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (MotionDrv[IKS01A3_LSM6DSO_0]->Init(MotionCompObj[IKS01A3_LSM6DSO_0]) != LSM6DSO_OK)
 8006850:	4b29      	ldr	r3, [pc, #164]	; (80068f8 <LSM6DSO_0_Probe+0x168>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a27      	ldr	r2, [pc, #156]	; (80068f4 <LSM6DSO_0_Probe+0x164>)
 8006858:	6812      	ldr	r2, [r2, #0]
 800685a:	4610      	mov	r0, r2
 800685c:	4798      	blx	r3
 800685e:	4603      	mov	r3, r0
 8006860:	2b00      	cmp	r3, #0
 8006862:	d003      	beq.n	800686c <LSM6DSO_0_Probe+0xdc>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006864:	f06f 0304 	mvn.w	r3, #4
 8006868:	64fb      	str	r3, [r7, #76]	; 0x4c
 800686a:	e001      	b.n	8006870 <LSM6DSO_0_Probe+0xe0>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800686c:	2300      	movs	r3, #0
 800686e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8006870:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006872:	2b00      	cmp	r3, #0
 8006874:	d11d      	bne.n	80068b2 <LSM6DSO_0_Probe+0x122>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f003 0302 	and.w	r3, r3, #2
 800687c:	2b00      	cmp	r3, #0
 800687e:	d018      	beq.n	80068b2 <LSM6DSO_0_Probe+0x122>
 8006880:	7b3b      	ldrb	r3, [r7, #12]
 8006882:	2b01      	cmp	r3, #1
 8006884:	d115      	bne.n	80068b2 <LSM6DSO_0_Probe+0x122>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A3_LSM6DSO_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 8006886:	4b1e      	ldr	r3, [pc, #120]	; (8006900 <LSM6DSO_0_Probe+0x170>)
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	4a1e      	ldr	r2, [pc, #120]	; (8006904 <LSM6DSO_0_Probe+0x174>)
 800688c:	491f      	ldr	r1, [pc, #124]	; (800690c <LSM6DSO_0_Probe+0x17c>)
 800688e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                           void *)&LSM6DSO_ACC_Driver;

      if (MotionDrv[IKS01A3_LSM6DSO_0]->Init(MotionCompObj[IKS01A3_LSM6DSO_0]) != LSM6DSO_OK)
 8006892:	4b19      	ldr	r3, [pc, #100]	; (80068f8 <LSM6DSO_0_Probe+0x168>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a16      	ldr	r2, [pc, #88]	; (80068f4 <LSM6DSO_0_Probe+0x164>)
 800689a:	6812      	ldr	r2, [r2, #0]
 800689c:	4610      	mov	r0, r2
 800689e:	4798      	blx	r3
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d003      	beq.n	80068ae <LSM6DSO_0_Probe+0x11e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80068a6:	f06f 0304 	mvn.w	r3, #4
 80068aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068ac:	e001      	b.n	80068b2 <LSM6DSO_0_Probe+0x122>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80068ae:	2300      	movs	r3, #0
 80068b0:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 80068b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d107      	bne.n	80068c8 <LSM6DSO_0_Probe+0x138>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f003 0304 	and.w	r3, r3, #4
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d002      	beq.n	80068c8 <LSM6DSO_0_Probe+0x138>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80068c2:	f06f 0304 	mvn.w	r3, #4
 80068c6:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
  }
  return ret;
 80068c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3750      	adds	r7, #80	; 0x50
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	0800188d 	.word	0x0800188d
 80068d8:	080018f1 	.word	0x080018f1
 80068dc:	080019a5 	.word	0x080019a5
 80068e0:	08001941 	.word	0x08001941
 80068e4:	08001a09 	.word	0x08001a09
 80068e8:	08006c95 	.word	0x08006c95
 80068ec:	20016dd0 	.word	0x20016dd0
 80068f0:	20016dc4 	.word	0x20016dc4
 80068f4:	20016d88 	.word	0x20016d88
 80068f8:	20016db8 	.word	0x20016db8
 80068fc:	20000070 	.word	0x20000070
 8006900:	200000c8 	.word	0x200000c8
 8006904:	20016d94 	.word	0x20016d94
 8006908:	200000a4 	.word	0x200000a4
 800690c:	20000080 	.word	0x20000080

08006910 <LIS2DW12_0_Probe>:
/**
  * @brief  Register Bus IOs for instance 1 if component ID is OK
  * @retval BSP status
  */
static int32_t LIS2DW12_0_Probe(uint32_t Functions)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b094      	sub	sp, #80	; 0x50
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  LIS2DW12_IO_t            io_ctx;
  uint8_t                  id;
  static LIS2DW12_Object_t lis2dw12_obj_0;
  LIS2DW12_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 8006918:	2300      	movs	r3, #0
 800691a:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = LIS2DW12_I2C_BUS; /* I2C */
 800691c:	2300      	movs	r3, #0
 800691e:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.Address     = LIS2DW12_I2C_ADD_H;
 8006920:	2333      	movs	r3, #51	; 0x33
 8006922:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  io_ctx.Init        = IKS01A3_I2C_Init;
 8006926:	4b40      	ldr	r3, [pc, #256]	; (8006a28 <LIS2DW12_0_Probe+0x118>)
 8006928:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.DeInit      = IKS01A3_I2C_DeInit;
 800692a:	4b40      	ldr	r3, [pc, #256]	; (8006a2c <LIS2DW12_0_Probe+0x11c>)
 800692c:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.ReadReg     = IKS01A3_I2C_ReadReg;
 800692e:	4b40      	ldr	r3, [pc, #256]	; (8006a30 <LIS2DW12_0_Probe+0x120>)
 8006930:	643b      	str	r3, [r7, #64]	; 0x40
  io_ctx.WriteReg    = IKS01A3_I2C_WriteReg;
 8006932:	4b40      	ldr	r3, [pc, #256]	; (8006a34 <LIS2DW12_0_Probe+0x124>)
 8006934:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.GetTick     = IKS01A3_GetTick;
 8006936:	4b40      	ldr	r3, [pc, #256]	; (8006a38 <LIS2DW12_0_Probe+0x128>)
 8006938:	647b      	str	r3, [r7, #68]	; 0x44
  io_ctx.Delay       = IKS01A3_Delay;
 800693a:	4b40      	ldr	r3, [pc, #256]	; (8006a3c <LIS2DW12_0_Probe+0x12c>)
 800693c:	64bb      	str	r3, [r7, #72]	; 0x48

  if (LIS2DW12_RegisterBusIO(&lis2dw12_obj_0, &io_ctx) != LIS2DW12_OK)
 800693e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006942:	4619      	mov	r1, r3
 8006944:	483e      	ldr	r0, [pc, #248]	; (8006a40 <LIS2DW12_0_Probe+0x130>)
 8006946:	f7fb f973 	bl	8001c30 <LIS2DW12_RegisterBusIO>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	d003      	beq.n	8006958 <LIS2DW12_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006950:	f06f 0306 	mvn.w	r3, #6
 8006954:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006956:	e062      	b.n	8006a1e <LIS2DW12_0_Probe+0x10e>
  }
  else if (LIS2DW12_ReadID(&lis2dw12_obj_0, &id) != LIS2DW12_OK)
 8006958:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800695c:	4619      	mov	r1, r3
 800695e:	4838      	ldr	r0, [pc, #224]	; (8006a40 <LIS2DW12_0_Probe+0x130>)
 8006960:	f7fb fa54 	bl	8001e0c <LIS2DW12_ReadID>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d003      	beq.n	8006972 <LIS2DW12_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800696a:	f06f 0306 	mvn.w	r3, #6
 800696e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006970:	e055      	b.n	8006a1e <LIS2DW12_0_Probe+0x10e>
  }
  else if (id != LIS2DW12_ID)
 8006972:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006976:	2b44      	cmp	r3, #68	; 0x44
 8006978:	d003      	beq.n	8006982 <LIS2DW12_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800697a:	f06f 0306 	mvn.w	r3, #6
 800697e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006980:	e04d      	b.n	8006a1e <LIS2DW12_0_Probe+0x10e>
  }
  else
  {
    (void)LIS2DW12_GetCapabilities(&lis2dw12_obj_0, &cap);
 8006982:	f107 030c 	add.w	r3, r7, #12
 8006986:	4619      	mov	r1, r3
 8006988:	482d      	ldr	r0, [pc, #180]	; (8006a40 <LIS2DW12_0_Probe+0x130>)
 800698a:	f7fb fa55 	bl	8001e38 <LIS2DW12_GetCapabilities>
    MotionCtx[IKS01A3_LIS2DW12_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 800698e:	7b7b      	ldrb	r3, [r7, #13]
 8006990:	461a      	mov	r2, r3
 8006992:	7b3b      	ldrb	r3, [r7, #12]
 8006994:	005b      	lsls	r3, r3, #1
 8006996:	431a      	orrs	r2, r3
 8006998:	7bbb      	ldrb	r3, [r7, #14]
 800699a:	009b      	lsls	r3, r3, #2
 800699c:	4313      	orrs	r3, r2
 800699e:	4a29      	ldr	r2, [pc, #164]	; (8006a44 <LIS2DW12_0_Probe+0x134>)
 80069a0:	6053      	str	r3, [r2, #4]

    MotionCompObj[IKS01A3_LIS2DW12_0] = &lis2dw12_obj_0;
 80069a2:	4b29      	ldr	r3, [pc, #164]	; (8006a48 <LIS2DW12_0_Probe+0x138>)
 80069a4:	4a26      	ldr	r2, [pc, #152]	; (8006a40 <LIS2DW12_0_Probe+0x130>)
 80069a6:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A3_LIS2DW12_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LIS2DW12_COMMON_Driver;
 80069a8:	4b28      	ldr	r3, [pc, #160]	; (8006a4c <LIS2DW12_0_Probe+0x13c>)
 80069aa:	4a29      	ldr	r2, [pc, #164]	; (8006a50 <LIS2DW12_0_Probe+0x140>)
 80069ac:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 80069ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d11e      	bne.n	80069f2 <LIS2DW12_0_Probe+0xe2>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f003 0302 	and.w	r3, r3, #2
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d019      	beq.n	80069f2 <LIS2DW12_0_Probe+0xe2>
 80069be:	7b3b      	ldrb	r3, [r7, #12]
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d116      	bne.n	80069f2 <LIS2DW12_0_Probe+0xe2>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A3_LIS2DW12_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 80069c4:	4b23      	ldr	r3, [pc, #140]	; (8006a54 <LIS2DW12_0_Probe+0x144>)
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	4a23      	ldr	r2, [pc, #140]	; (8006a58 <LIS2DW12_0_Probe+0x148>)
 80069ca:	3303      	adds	r3, #3
 80069cc:	4923      	ldr	r1, [pc, #140]	; (8006a5c <LIS2DW12_0_Probe+0x14c>)
 80069ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                            void *)&LIS2DW12_ACC_Driver;

      if (MotionDrv[IKS01A3_LIS2DW12_0]->Init(MotionCompObj[IKS01A3_LIS2DW12_0]) != LIS2DW12_OK)
 80069d2:	4b1e      	ldr	r3, [pc, #120]	; (8006a4c <LIS2DW12_0_Probe+0x13c>)
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a1b      	ldr	r2, [pc, #108]	; (8006a48 <LIS2DW12_0_Probe+0x138>)
 80069da:	6852      	ldr	r2, [r2, #4]
 80069dc:	4610      	mov	r0, r2
 80069de:	4798      	blx	r3
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d003      	beq.n	80069ee <LIS2DW12_0_Probe+0xde>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80069e6:	f06f 0304 	mvn.w	r3, #4
 80069ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069ec:	e001      	b.n	80069f2 <LIS2DW12_0_Probe+0xe2>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80069ee:	2300      	movs	r3, #0
 80069f0:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 80069f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d107      	bne.n	8006a08 <LIS2DW12_0_Probe+0xf8>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f003 0301 	and.w	r3, r3, #1
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d002      	beq.n	8006a08 <LIS2DW12_0_Probe+0xf8>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006a02:	f06f 0304 	mvn.w	r3, #4
 8006a06:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 8006a08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d107      	bne.n	8006a1e <LIS2DW12_0_Probe+0x10e>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f003 0304 	and.w	r3, r3, #4
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d002      	beq.n	8006a1e <LIS2DW12_0_Probe+0x10e>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006a18:	f06f 0304 	mvn.w	r3, #4
 8006a1c:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
  }
  return ret;
 8006a1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3750      	adds	r7, #80	; 0x50
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	0800188d 	.word	0x0800188d
 8006a2c:	080018f1 	.word	0x080018f1
 8006a30:	080019a5 	.word	0x080019a5
 8006a34:	08001941 	.word	0x08001941
 8006a38:	08001a09 	.word	0x08001a09
 8006a3c:	08006c95 	.word	0x08006c95
 8006a40:	20016e08 	.word	0x20016e08
 8006a44:	20016dc4 	.word	0x20016dc4
 8006a48:	20016d88 	.word	0x20016d88
 8006a4c:	20016db8 	.word	0x20016db8
 8006a50:	20000008 	.word	0x20000008
 8006a54:	200000c8 	.word	0x200000c8
 8006a58:	20016d94 	.word	0x20016d94
 8006a5c:	20000018 	.word	0x20000018

08006a60 <LIS2MDL_0_Probe>:
/**
  * @brief  Register Bus IOs for instance 1 if component ID is OK
  * @retval BSP status
  */
static int32_t LIS2MDL_0_Probe(uint32_t Functions)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b094      	sub	sp, #80	; 0x50
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  LIS2MDL_IO_t            io_ctx;
  uint8_t                 id;
  static LIS2MDL_Object_t lis2mdl_obj_0;
  LIS2MDL_Capabilities_t  cap;
  int32_t                 ret = BSP_ERROR_NONE;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = LIS2MDL_I2C_BUS; /* I2C */
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.Address     = LIS2MDL_I2C_ADD;
 8006a70:	233d      	movs	r3, #61	; 0x3d
 8006a72:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  io_ctx.Init        = IKS01A3_I2C_Init;
 8006a76:	4b40      	ldr	r3, [pc, #256]	; (8006b78 <LIS2MDL_0_Probe+0x118>)
 8006a78:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.DeInit      = IKS01A3_I2C_DeInit;
 8006a7a:	4b40      	ldr	r3, [pc, #256]	; (8006b7c <LIS2MDL_0_Probe+0x11c>)
 8006a7c:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.ReadReg     = IKS01A3_I2C_ReadReg;
 8006a7e:	4b40      	ldr	r3, [pc, #256]	; (8006b80 <LIS2MDL_0_Probe+0x120>)
 8006a80:	643b      	str	r3, [r7, #64]	; 0x40
  io_ctx.WriteReg    = IKS01A3_I2C_WriteReg;
 8006a82:	4b40      	ldr	r3, [pc, #256]	; (8006b84 <LIS2MDL_0_Probe+0x124>)
 8006a84:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.GetTick     = IKS01A3_GetTick;
 8006a86:	4b40      	ldr	r3, [pc, #256]	; (8006b88 <LIS2MDL_0_Probe+0x128>)
 8006a88:	647b      	str	r3, [r7, #68]	; 0x44
  io_ctx.Delay       = IKS01A3_Delay;
 8006a8a:	4b40      	ldr	r3, [pc, #256]	; (8006b8c <LIS2MDL_0_Probe+0x12c>)
 8006a8c:	64bb      	str	r3, [r7, #72]	; 0x48

  if (LIS2MDL_RegisterBusIO(&lis2mdl_obj_0, &io_ctx) != LIS2MDL_OK)
 8006a8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006a92:	4619      	mov	r1, r3
 8006a94:	483e      	ldr	r0, [pc, #248]	; (8006b90 <LIS2MDL_0_Probe+0x130>)
 8006a96:	f7fc fc1f 	bl	80032d8 <LIS2MDL_RegisterBusIO>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d003      	beq.n	8006aa8 <LIS2MDL_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006aa0:	f06f 0306 	mvn.w	r3, #6
 8006aa4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006aa6:	e062      	b.n	8006b6e <LIS2MDL_0_Probe+0x10e>
  }
  else if (LIS2MDL_ReadID(&lis2mdl_obj_0, &id) != LIS2MDL_OK)
 8006aa8:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8006aac:	4619      	mov	r1, r3
 8006aae:	4838      	ldr	r0, [pc, #224]	; (8006b90 <LIS2MDL_0_Probe+0x130>)
 8006ab0:	f7fc fd2e 	bl	8003510 <LIS2MDL_ReadID>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d003      	beq.n	8006ac2 <LIS2MDL_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006aba:	f06f 0306 	mvn.w	r3, #6
 8006abe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ac0:	e055      	b.n	8006b6e <LIS2MDL_0_Probe+0x10e>
  }
  else if (id != LIS2MDL_ID)
 8006ac2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006ac6:	2b40      	cmp	r3, #64	; 0x40
 8006ac8:	d003      	beq.n	8006ad2 <LIS2MDL_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006aca:	f06f 0306 	mvn.w	r3, #6
 8006ace:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ad0:	e04d      	b.n	8006b6e <LIS2MDL_0_Probe+0x10e>
  }
  else
  {
    (void)LIS2MDL_GetCapabilities(&lis2mdl_obj_0, &cap);
 8006ad2:	f107 030c 	add.w	r3, r7, #12
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	482d      	ldr	r0, [pc, #180]	; (8006b90 <LIS2MDL_0_Probe+0x130>)
 8006ada:	f7fc fd3f 	bl	800355c <LIS2MDL_GetCapabilities>
    MotionCtx[IKS01A3_LIS2MDL_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 8006ade:	7b7b      	ldrb	r3, [r7, #13]
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	7b3b      	ldrb	r3, [r7, #12]
 8006ae4:	005b      	lsls	r3, r3, #1
 8006ae6:	431a      	orrs	r2, r3
 8006ae8:	7bbb      	ldrb	r3, [r7, #14]
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	4313      	orrs	r3, r2
 8006aee:	4a29      	ldr	r2, [pc, #164]	; (8006b94 <LIS2MDL_0_Probe+0x134>)
 8006af0:	6093      	str	r3, [r2, #8]

    MotionCompObj[IKS01A3_LIS2MDL_0] = &lis2mdl_obj_0;
 8006af2:	4b29      	ldr	r3, [pc, #164]	; (8006b98 <LIS2MDL_0_Probe+0x138>)
 8006af4:	4a26      	ldr	r2, [pc, #152]	; (8006b90 <LIS2MDL_0_Probe+0x130>)
 8006af6:	609a      	str	r2, [r3, #8]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A3_LIS2MDL_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LIS2MDL_COMMON_Driver;
 8006af8:	4b28      	ldr	r3, [pc, #160]	; (8006b9c <LIS2MDL_0_Probe+0x13c>)
 8006afa:	4a29      	ldr	r2, [pc, #164]	; (8006ba0 <LIS2MDL_0_Probe+0x140>)
 8006afc:	609a      	str	r2, [r3, #8]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO) && (cap.Magneto == 1U))
 8006afe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d11e      	bne.n	8006b42 <LIS2MDL_0_Probe+0xe2>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f003 0304 	and.w	r3, r3, #4
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d019      	beq.n	8006b42 <LIS2MDL_0_Probe+0xe2>
 8006b0e:	7bbb      	ldrb	r3, [r7, #14]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d116      	bne.n	8006b42 <LIS2MDL_0_Probe+0xe2>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A3_LIS2MDL_0][FunctionIndex[MOTION_MAGNETO]] = (MOTION_SENSOR_FuncDrv_t *)(
 8006b14:	4b23      	ldr	r3, [pc, #140]	; (8006ba4 <LIS2MDL_0_Probe+0x144>)
 8006b16:	691b      	ldr	r3, [r3, #16]
 8006b18:	4a23      	ldr	r2, [pc, #140]	; (8006ba8 <LIS2MDL_0_Probe+0x148>)
 8006b1a:	3306      	adds	r3, #6
 8006b1c:	4923      	ldr	r1, [pc, #140]	; (8006bac <LIS2MDL_0_Probe+0x14c>)
 8006b1e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                          void *)&LIS2MDL_MAG_Driver;

      if (MotionDrv[IKS01A3_LIS2MDL_0]->Init(MotionCompObj[IKS01A3_LIS2MDL_0]) != LIS2MDL_OK)
 8006b22:	4b1e      	ldr	r3, [pc, #120]	; (8006b9c <LIS2MDL_0_Probe+0x13c>)
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a1b      	ldr	r2, [pc, #108]	; (8006b98 <LIS2MDL_0_Probe+0x138>)
 8006b2a:	6892      	ldr	r2, [r2, #8]
 8006b2c:	4610      	mov	r0, r2
 8006b2e:	4798      	blx	r3
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d003      	beq.n	8006b3e <LIS2MDL_0_Probe+0xde>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006b36:	f06f 0304 	mvn.w	r3, #4
 8006b3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b3c:	e001      	b.n	8006b42 <LIS2MDL_0_Probe+0xe2>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO))
 8006b42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d107      	bne.n	8006b58 <LIS2MDL_0_Probe+0xf8>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f003 0302 	and.w	r3, r3, #2
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d002      	beq.n	8006b58 <LIS2MDL_0_Probe+0xf8>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006b52:	f06f 0304 	mvn.w	r3, #4
 8006b56:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 8006b58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d107      	bne.n	8006b6e <LIS2MDL_0_Probe+0x10e>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f003 0301 	and.w	r3, r3, #1
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d002      	beq.n	8006b6e <LIS2MDL_0_Probe+0x10e>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006b68:	f06f 0304 	mvn.w	r3, #4
 8006b6c:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
  }
  return ret;
 8006b6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3750      	adds	r7, #80	; 0x50
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}
 8006b78:	0800188d 	.word	0x0800188d
 8006b7c:	080018f1 	.word	0x080018f1
 8006b80:	080019a5 	.word	0x080019a5
 8006b84:	08001941 	.word	0x08001941
 8006b88:	08001a09 	.word	0x08001a09
 8006b8c:	08006c95 	.word	0x08006c95
 8006b90:	20016e44 	.word	0x20016e44
 8006b94:	20016dc4 	.word	0x20016dc4
 8006b98:	20016d88 	.word	0x20016d88
 8006b9c:	20016db8 	.word	0x20016db8
 8006ba0:	2000003c 	.word	0x2000003c
 8006ba4:	200000c8 	.word	0x200000c8
 8006ba8:	20016d94 	.word	0x20016d94
 8006bac:	2000004c 	.word	0x2000004c

08006bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006bb4:	4b0e      	ldr	r3, [pc, #56]	; (8006bf0 <HAL_Init+0x40>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a0d      	ldr	r2, [pc, #52]	; (8006bf0 <HAL_Init+0x40>)
 8006bba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006bbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006bc0:	4b0b      	ldr	r3, [pc, #44]	; (8006bf0 <HAL_Init+0x40>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a0a      	ldr	r2, [pc, #40]	; (8006bf0 <HAL_Init+0x40>)
 8006bc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006bca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006bcc:	4b08      	ldr	r3, [pc, #32]	; (8006bf0 <HAL_Init+0x40>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a07      	ldr	r2, [pc, #28]	; (8006bf0 <HAL_Init+0x40>)
 8006bd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006bd8:	2003      	movs	r0, #3
 8006bda:	f000 f94f 	bl	8006e7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006bde:	2000      	movs	r0, #0
 8006be0:	f000 f808 	bl	8006bf4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006be4:	f7fa fcd2 	bl	800158c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	40023c00 	.word	0x40023c00

08006bf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006bfc:	4b12      	ldr	r3, [pc, #72]	; (8006c48 <HAL_InitTick+0x54>)
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	4b12      	ldr	r3, [pc, #72]	; (8006c4c <HAL_InitTick+0x58>)
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	4619      	mov	r1, r3
 8006c06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8006c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c12:	4618      	mov	r0, r3
 8006c14:	f000 f967 	bl	8006ee6 <HAL_SYSTICK_Config>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d001      	beq.n	8006c22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e00e      	b.n	8006c40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2b0f      	cmp	r3, #15
 8006c26:	d80a      	bhi.n	8006c3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006c28:	2200      	movs	r2, #0
 8006c2a:	6879      	ldr	r1, [r7, #4]
 8006c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c30:	f000 f92f 	bl	8006e92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006c34:	4a06      	ldr	r2, [pc, #24]	; (8006c50 <HAL_InitTick+0x5c>)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	e000      	b.n	8006c40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3708      	adds	r7, #8
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	20000004 	.word	0x20000004
 8006c4c:	200000e0 	.word	0x200000e0
 8006c50:	200000dc 	.word	0x200000dc

08006c54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006c54:	b480      	push	{r7}
 8006c56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006c58:	4b06      	ldr	r3, [pc, #24]	; (8006c74 <HAL_IncTick+0x20>)
 8006c5a:	781b      	ldrb	r3, [r3, #0]
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	4b06      	ldr	r3, [pc, #24]	; (8006c78 <HAL_IncTick+0x24>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4413      	add	r3, r2
 8006c64:	4a04      	ldr	r2, [pc, #16]	; (8006c78 <HAL_IncTick+0x24>)
 8006c66:	6013      	str	r3, [r2, #0]
}
 8006c68:	bf00      	nop
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr
 8006c72:	bf00      	nop
 8006c74:	200000e0 	.word	0x200000e0
 8006c78:	20016e78 	.word	0x20016e78

08006c7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	af00      	add	r7, sp, #0
  return uwTick;
 8006c80:	4b03      	ldr	r3, [pc, #12]	; (8006c90 <HAL_GetTick+0x14>)
 8006c82:	681b      	ldr	r3, [r3, #0]
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr
 8006c8e:	bf00      	nop
 8006c90:	20016e78 	.word	0x20016e78

08006c94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b084      	sub	sp, #16
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006c9c:	f7ff ffee 	bl	8006c7c <HAL_GetTick>
 8006ca0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cac:	d005      	beq.n	8006cba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006cae:	4b0a      	ldr	r3, [pc, #40]	; (8006cd8 <HAL_Delay+0x44>)
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	4413      	add	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006cba:	bf00      	nop
 8006cbc:	f7ff ffde 	bl	8006c7c <HAL_GetTick>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	1ad3      	subs	r3, r2, r3
 8006cc6:	68fa      	ldr	r2, [r7, #12]
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d8f7      	bhi.n	8006cbc <HAL_Delay+0x28>
  {
  }
}
 8006ccc:	bf00      	nop
 8006cce:	bf00      	nop
 8006cd0:	3710      	adds	r7, #16
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}
 8006cd6:	bf00      	nop
 8006cd8:	200000e0 	.word	0x200000e0

08006cdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b085      	sub	sp, #20
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f003 0307 	and.w	r3, r3, #7
 8006cea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006cec:	4b0c      	ldr	r3, [pc, #48]	; (8006d20 <__NVIC_SetPriorityGrouping+0x44>)
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006cf2:	68ba      	ldr	r2, [r7, #8]
 8006cf4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006d04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006d08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006d0e:	4a04      	ldr	r2, [pc, #16]	; (8006d20 <__NVIC_SetPriorityGrouping+0x44>)
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	60d3      	str	r3, [r2, #12]
}
 8006d14:	bf00      	nop
 8006d16:	3714      	adds	r7, #20
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr
 8006d20:	e000ed00 	.word	0xe000ed00

08006d24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006d24:	b480      	push	{r7}
 8006d26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006d28:	4b04      	ldr	r3, [pc, #16]	; (8006d3c <__NVIC_GetPriorityGrouping+0x18>)
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	0a1b      	lsrs	r3, r3, #8
 8006d2e:	f003 0307 	and.w	r3, r3, #7
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr
 8006d3c:	e000ed00 	.word	0xe000ed00

08006d40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	4603      	mov	r3, r0
 8006d48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	db0b      	blt.n	8006d6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d52:	79fb      	ldrb	r3, [r7, #7]
 8006d54:	f003 021f 	and.w	r2, r3, #31
 8006d58:	4907      	ldr	r1, [pc, #28]	; (8006d78 <__NVIC_EnableIRQ+0x38>)
 8006d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d5e:	095b      	lsrs	r3, r3, #5
 8006d60:	2001      	movs	r0, #1
 8006d62:	fa00 f202 	lsl.w	r2, r0, r2
 8006d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006d6a:	bf00      	nop
 8006d6c:	370c      	adds	r7, #12
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr
 8006d76:	bf00      	nop
 8006d78:	e000e100 	.word	0xe000e100

08006d7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b083      	sub	sp, #12
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	4603      	mov	r3, r0
 8006d84:	6039      	str	r1, [r7, #0]
 8006d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	db0a      	blt.n	8006da6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	b2da      	uxtb	r2, r3
 8006d94:	490c      	ldr	r1, [pc, #48]	; (8006dc8 <__NVIC_SetPriority+0x4c>)
 8006d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d9a:	0112      	lsls	r2, r2, #4
 8006d9c:	b2d2      	uxtb	r2, r2
 8006d9e:	440b      	add	r3, r1
 8006da0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006da4:	e00a      	b.n	8006dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	b2da      	uxtb	r2, r3
 8006daa:	4908      	ldr	r1, [pc, #32]	; (8006dcc <__NVIC_SetPriority+0x50>)
 8006dac:	79fb      	ldrb	r3, [r7, #7]
 8006dae:	f003 030f 	and.w	r3, r3, #15
 8006db2:	3b04      	subs	r3, #4
 8006db4:	0112      	lsls	r2, r2, #4
 8006db6:	b2d2      	uxtb	r2, r2
 8006db8:	440b      	add	r3, r1
 8006dba:	761a      	strb	r2, [r3, #24]
}
 8006dbc:	bf00      	nop
 8006dbe:	370c      	adds	r7, #12
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr
 8006dc8:	e000e100 	.word	0xe000e100
 8006dcc:	e000ed00 	.word	0xe000ed00

08006dd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b089      	sub	sp, #36	; 0x24
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f003 0307 	and.w	r3, r3, #7
 8006de2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006de4:	69fb      	ldr	r3, [r7, #28]
 8006de6:	f1c3 0307 	rsb	r3, r3, #7
 8006dea:	2b04      	cmp	r3, #4
 8006dec:	bf28      	it	cs
 8006dee:	2304      	movcs	r3, #4
 8006df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006df2:	69fb      	ldr	r3, [r7, #28]
 8006df4:	3304      	adds	r3, #4
 8006df6:	2b06      	cmp	r3, #6
 8006df8:	d902      	bls.n	8006e00 <NVIC_EncodePriority+0x30>
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	3b03      	subs	r3, #3
 8006dfe:	e000      	b.n	8006e02 <NVIC_EncodePriority+0x32>
 8006e00:	2300      	movs	r3, #0
 8006e02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e04:	f04f 32ff 	mov.w	r2, #4294967295
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e0e:	43da      	mvns	r2, r3
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	401a      	ands	r2, r3
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006e18:	f04f 31ff 	mov.w	r1, #4294967295
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8006e22:	43d9      	mvns	r1, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e28:	4313      	orrs	r3, r2
         );
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3724      	adds	r7, #36	; 0x24
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr
	...

08006e38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b082      	sub	sp, #8
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	3b01      	subs	r3, #1
 8006e44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006e48:	d301      	bcc.n	8006e4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e00f      	b.n	8006e6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006e4e:	4a0a      	ldr	r2, [pc, #40]	; (8006e78 <SysTick_Config+0x40>)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	3b01      	subs	r3, #1
 8006e54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006e56:	210f      	movs	r1, #15
 8006e58:	f04f 30ff 	mov.w	r0, #4294967295
 8006e5c:	f7ff ff8e 	bl	8006d7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006e60:	4b05      	ldr	r3, [pc, #20]	; (8006e78 <SysTick_Config+0x40>)
 8006e62:	2200      	movs	r2, #0
 8006e64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006e66:	4b04      	ldr	r3, [pc, #16]	; (8006e78 <SysTick_Config+0x40>)
 8006e68:	2207      	movs	r2, #7
 8006e6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006e6c:	2300      	movs	r3, #0
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3708      	adds	r7, #8
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	e000e010 	.word	0xe000e010

08006e7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f7ff ff29 	bl	8006cdc <__NVIC_SetPriorityGrouping>
}
 8006e8a:	bf00      	nop
 8006e8c:	3708      	adds	r7, #8
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}

08006e92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006e92:	b580      	push	{r7, lr}
 8006e94:	b086      	sub	sp, #24
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	4603      	mov	r3, r0
 8006e9a:	60b9      	str	r1, [r7, #8]
 8006e9c:	607a      	str	r2, [r7, #4]
 8006e9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006ea4:	f7ff ff3e 	bl	8006d24 <__NVIC_GetPriorityGrouping>
 8006ea8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	68b9      	ldr	r1, [r7, #8]
 8006eae:	6978      	ldr	r0, [r7, #20]
 8006eb0:	f7ff ff8e 	bl	8006dd0 <NVIC_EncodePriority>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006eba:	4611      	mov	r1, r2
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f7ff ff5d 	bl	8006d7c <__NVIC_SetPriority>
}
 8006ec2:	bf00      	nop
 8006ec4:	3718      	adds	r7, #24
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b082      	sub	sp, #8
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f7ff ff31 	bl	8006d40 <__NVIC_EnableIRQ>
}
 8006ede:	bf00      	nop
 8006ee0:	3708      	adds	r7, #8
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006ee6:	b580      	push	{r7, lr}
 8006ee8:	b082      	sub	sp, #8
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f7ff ffa2 	bl	8006e38 <SysTick_Config>
 8006ef4:	4603      	mov	r3, r0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3708      	adds	r7, #8
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
	...

08006f00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b089      	sub	sp, #36	; 0x24
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006f12:	2300      	movs	r3, #0
 8006f14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006f16:	2300      	movs	r3, #0
 8006f18:	61fb      	str	r3, [r7, #28]
 8006f1a:	e159      	b.n	80071d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	fa02 f303 	lsl.w	r3, r2, r3
 8006f24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	697a      	ldr	r2, [r7, #20]
 8006f2c:	4013      	ands	r3, r2
 8006f2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006f30:	693a      	ldr	r2, [r7, #16]
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	429a      	cmp	r2, r3
 8006f36:	f040 8148 	bne.w	80071ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	f003 0303 	and.w	r3, r3, #3
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d005      	beq.n	8006f52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006f4e:	2b02      	cmp	r3, #2
 8006f50:	d130      	bne.n	8006fb4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	005b      	lsls	r3, r3, #1
 8006f5c:	2203      	movs	r2, #3
 8006f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f62:	43db      	mvns	r3, r3
 8006f64:	69ba      	ldr	r2, [r7, #24]
 8006f66:	4013      	ands	r3, r2
 8006f68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	68da      	ldr	r2, [r3, #12]
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	005b      	lsls	r3, r3, #1
 8006f72:	fa02 f303 	lsl.w	r3, r2, r3
 8006f76:	69ba      	ldr	r2, [r7, #24]
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	69ba      	ldr	r2, [r7, #24]
 8006f80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006f88:	2201      	movs	r2, #1
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f90:	43db      	mvns	r3, r3
 8006f92:	69ba      	ldr	r2, [r7, #24]
 8006f94:	4013      	ands	r3, r2
 8006f96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	091b      	lsrs	r3, r3, #4
 8006f9e:	f003 0201 	and.w	r2, r3, #1
 8006fa2:	69fb      	ldr	r3, [r7, #28]
 8006fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8006fa8:	69ba      	ldr	r2, [r7, #24]
 8006faa:	4313      	orrs	r3, r2
 8006fac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	69ba      	ldr	r2, [r7, #24]
 8006fb2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	f003 0303 	and.w	r3, r3, #3
 8006fbc:	2b03      	cmp	r3, #3
 8006fbe:	d017      	beq.n	8006ff0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	68db      	ldr	r3, [r3, #12]
 8006fc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006fc6:	69fb      	ldr	r3, [r7, #28]
 8006fc8:	005b      	lsls	r3, r3, #1
 8006fca:	2203      	movs	r2, #3
 8006fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd0:	43db      	mvns	r3, r3
 8006fd2:	69ba      	ldr	r2, [r7, #24]
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	689a      	ldr	r2, [r3, #8]
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	005b      	lsls	r3, r3, #1
 8006fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe4:	69ba      	ldr	r2, [r7, #24]
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	69ba      	ldr	r2, [r7, #24]
 8006fee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	f003 0303 	and.w	r3, r3, #3
 8006ff8:	2b02      	cmp	r3, #2
 8006ffa:	d123      	bne.n	8007044 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006ffc:	69fb      	ldr	r3, [r7, #28]
 8006ffe:	08da      	lsrs	r2, r3, #3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	3208      	adds	r2, #8
 8007004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007008:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800700a:	69fb      	ldr	r3, [r7, #28]
 800700c:	f003 0307 	and.w	r3, r3, #7
 8007010:	009b      	lsls	r3, r3, #2
 8007012:	220f      	movs	r2, #15
 8007014:	fa02 f303 	lsl.w	r3, r2, r3
 8007018:	43db      	mvns	r3, r3
 800701a:	69ba      	ldr	r2, [r7, #24]
 800701c:	4013      	ands	r3, r2
 800701e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	691a      	ldr	r2, [r3, #16]
 8007024:	69fb      	ldr	r3, [r7, #28]
 8007026:	f003 0307 	and.w	r3, r3, #7
 800702a:	009b      	lsls	r3, r3, #2
 800702c:	fa02 f303 	lsl.w	r3, r2, r3
 8007030:	69ba      	ldr	r2, [r7, #24]
 8007032:	4313      	orrs	r3, r2
 8007034:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007036:	69fb      	ldr	r3, [r7, #28]
 8007038:	08da      	lsrs	r2, r3, #3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	3208      	adds	r2, #8
 800703e:	69b9      	ldr	r1, [r7, #24]
 8007040:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	005b      	lsls	r3, r3, #1
 800704e:	2203      	movs	r2, #3
 8007050:	fa02 f303 	lsl.w	r3, r2, r3
 8007054:	43db      	mvns	r3, r3
 8007056:	69ba      	ldr	r2, [r7, #24]
 8007058:	4013      	ands	r3, r2
 800705a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	f003 0203 	and.w	r2, r3, #3
 8007064:	69fb      	ldr	r3, [r7, #28]
 8007066:	005b      	lsls	r3, r3, #1
 8007068:	fa02 f303 	lsl.w	r3, r2, r3
 800706c:	69ba      	ldr	r2, [r7, #24]
 800706e:	4313      	orrs	r3, r2
 8007070:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	69ba      	ldr	r2, [r7, #24]
 8007076:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007080:	2b00      	cmp	r3, #0
 8007082:	f000 80a2 	beq.w	80071ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007086:	2300      	movs	r3, #0
 8007088:	60fb      	str	r3, [r7, #12]
 800708a:	4b57      	ldr	r3, [pc, #348]	; (80071e8 <HAL_GPIO_Init+0x2e8>)
 800708c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800708e:	4a56      	ldr	r2, [pc, #344]	; (80071e8 <HAL_GPIO_Init+0x2e8>)
 8007090:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007094:	6453      	str	r3, [r2, #68]	; 0x44
 8007096:	4b54      	ldr	r3, [pc, #336]	; (80071e8 <HAL_GPIO_Init+0x2e8>)
 8007098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800709a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800709e:	60fb      	str	r3, [r7, #12]
 80070a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80070a2:	4a52      	ldr	r2, [pc, #328]	; (80071ec <HAL_GPIO_Init+0x2ec>)
 80070a4:	69fb      	ldr	r3, [r7, #28]
 80070a6:	089b      	lsrs	r3, r3, #2
 80070a8:	3302      	adds	r3, #2
 80070aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80070b0:	69fb      	ldr	r3, [r7, #28]
 80070b2:	f003 0303 	and.w	r3, r3, #3
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	220f      	movs	r2, #15
 80070ba:	fa02 f303 	lsl.w	r3, r2, r3
 80070be:	43db      	mvns	r3, r3
 80070c0:	69ba      	ldr	r2, [r7, #24]
 80070c2:	4013      	ands	r3, r2
 80070c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	4a49      	ldr	r2, [pc, #292]	; (80071f0 <HAL_GPIO_Init+0x2f0>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d019      	beq.n	8007102 <HAL_GPIO_Init+0x202>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4a48      	ldr	r2, [pc, #288]	; (80071f4 <HAL_GPIO_Init+0x2f4>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d013      	beq.n	80070fe <HAL_GPIO_Init+0x1fe>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a47      	ldr	r2, [pc, #284]	; (80071f8 <HAL_GPIO_Init+0x2f8>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d00d      	beq.n	80070fa <HAL_GPIO_Init+0x1fa>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4a46      	ldr	r2, [pc, #280]	; (80071fc <HAL_GPIO_Init+0x2fc>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d007      	beq.n	80070f6 <HAL_GPIO_Init+0x1f6>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	4a45      	ldr	r2, [pc, #276]	; (8007200 <HAL_GPIO_Init+0x300>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d101      	bne.n	80070f2 <HAL_GPIO_Init+0x1f2>
 80070ee:	2304      	movs	r3, #4
 80070f0:	e008      	b.n	8007104 <HAL_GPIO_Init+0x204>
 80070f2:	2307      	movs	r3, #7
 80070f4:	e006      	b.n	8007104 <HAL_GPIO_Init+0x204>
 80070f6:	2303      	movs	r3, #3
 80070f8:	e004      	b.n	8007104 <HAL_GPIO_Init+0x204>
 80070fa:	2302      	movs	r3, #2
 80070fc:	e002      	b.n	8007104 <HAL_GPIO_Init+0x204>
 80070fe:	2301      	movs	r3, #1
 8007100:	e000      	b.n	8007104 <HAL_GPIO_Init+0x204>
 8007102:	2300      	movs	r3, #0
 8007104:	69fa      	ldr	r2, [r7, #28]
 8007106:	f002 0203 	and.w	r2, r2, #3
 800710a:	0092      	lsls	r2, r2, #2
 800710c:	4093      	lsls	r3, r2
 800710e:	69ba      	ldr	r2, [r7, #24]
 8007110:	4313      	orrs	r3, r2
 8007112:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007114:	4935      	ldr	r1, [pc, #212]	; (80071ec <HAL_GPIO_Init+0x2ec>)
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	089b      	lsrs	r3, r3, #2
 800711a:	3302      	adds	r3, #2
 800711c:	69ba      	ldr	r2, [r7, #24]
 800711e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007122:	4b38      	ldr	r3, [pc, #224]	; (8007204 <HAL_GPIO_Init+0x304>)
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	43db      	mvns	r3, r3
 800712c:	69ba      	ldr	r2, [r7, #24]
 800712e:	4013      	ands	r3, r2
 8007130:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d003      	beq.n	8007146 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	4313      	orrs	r3, r2
 8007144:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007146:	4a2f      	ldr	r2, [pc, #188]	; (8007204 <HAL_GPIO_Init+0x304>)
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800714c:	4b2d      	ldr	r3, [pc, #180]	; (8007204 <HAL_GPIO_Init+0x304>)
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	43db      	mvns	r3, r3
 8007156:	69ba      	ldr	r2, [r7, #24]
 8007158:	4013      	ands	r3, r2
 800715a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007164:	2b00      	cmp	r3, #0
 8007166:	d003      	beq.n	8007170 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8007168:	69ba      	ldr	r2, [r7, #24]
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	4313      	orrs	r3, r2
 800716e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007170:	4a24      	ldr	r2, [pc, #144]	; (8007204 <HAL_GPIO_Init+0x304>)
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007176:	4b23      	ldr	r3, [pc, #140]	; (8007204 <HAL_GPIO_Init+0x304>)
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	43db      	mvns	r3, r3
 8007180:	69ba      	ldr	r2, [r7, #24]
 8007182:	4013      	ands	r3, r2
 8007184:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800718e:	2b00      	cmp	r3, #0
 8007190:	d003      	beq.n	800719a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8007192:	69ba      	ldr	r2, [r7, #24]
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	4313      	orrs	r3, r2
 8007198:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800719a:	4a1a      	ldr	r2, [pc, #104]	; (8007204 <HAL_GPIO_Init+0x304>)
 800719c:	69bb      	ldr	r3, [r7, #24]
 800719e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80071a0:	4b18      	ldr	r3, [pc, #96]	; (8007204 <HAL_GPIO_Init+0x304>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	43db      	mvns	r3, r3
 80071aa:	69ba      	ldr	r2, [r7, #24]
 80071ac:	4013      	ands	r3, r2
 80071ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d003      	beq.n	80071c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80071bc:	69ba      	ldr	r2, [r7, #24]
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80071c4:	4a0f      	ldr	r2, [pc, #60]	; (8007204 <HAL_GPIO_Init+0x304>)
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80071ca:	69fb      	ldr	r3, [r7, #28]
 80071cc:	3301      	adds	r3, #1
 80071ce:	61fb      	str	r3, [r7, #28]
 80071d0:	69fb      	ldr	r3, [r7, #28]
 80071d2:	2b0f      	cmp	r3, #15
 80071d4:	f67f aea2 	bls.w	8006f1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80071d8:	bf00      	nop
 80071da:	bf00      	nop
 80071dc:	3724      	adds	r7, #36	; 0x24
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr
 80071e6:	bf00      	nop
 80071e8:	40023800 	.word	0x40023800
 80071ec:	40013800 	.word	0x40013800
 80071f0:	40020000 	.word	0x40020000
 80071f4:	40020400 	.word	0x40020400
 80071f8:	40020800 	.word	0x40020800
 80071fc:	40020c00 	.word	0x40020c00
 8007200:	40021000 	.word	0x40021000
 8007204:	40013c00 	.word	0x40013c00

08007208 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007208:	b480      	push	{r7}
 800720a:	b087      	sub	sp, #28
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007212:	2300      	movs	r3, #0
 8007214:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8007216:	2300      	movs	r3, #0
 8007218:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800721a:	2300      	movs	r3, #0
 800721c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800721e:	2300      	movs	r3, #0
 8007220:	617b      	str	r3, [r7, #20]
 8007222:	e0bb      	b.n	800739c <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007224:	2201      	movs	r2, #1
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	fa02 f303 	lsl.w	r3, r2, r3
 800722c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800722e:	683a      	ldr	r2, [r7, #0]
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	4013      	ands	r3, r2
 8007234:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	429a      	cmp	r2, r3
 800723c:	f040 80ab 	bne.w	8007396 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007240:	4a5c      	ldr	r2, [pc, #368]	; (80073b4 <HAL_GPIO_DeInit+0x1ac>)
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	089b      	lsrs	r3, r3, #2
 8007246:	3302      	adds	r3, #2
 8007248:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800724c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	f003 0303 	and.w	r3, r3, #3
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	220f      	movs	r2, #15
 8007258:	fa02 f303 	lsl.w	r3, r2, r3
 800725c:	68ba      	ldr	r2, [r7, #8]
 800725e:	4013      	ands	r3, r2
 8007260:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a54      	ldr	r2, [pc, #336]	; (80073b8 <HAL_GPIO_DeInit+0x1b0>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d019      	beq.n	800729e <HAL_GPIO_DeInit+0x96>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4a53      	ldr	r2, [pc, #332]	; (80073bc <HAL_GPIO_DeInit+0x1b4>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d013      	beq.n	800729a <HAL_GPIO_DeInit+0x92>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a52      	ldr	r2, [pc, #328]	; (80073c0 <HAL_GPIO_DeInit+0x1b8>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d00d      	beq.n	8007296 <HAL_GPIO_DeInit+0x8e>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a51      	ldr	r2, [pc, #324]	; (80073c4 <HAL_GPIO_DeInit+0x1bc>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d007      	beq.n	8007292 <HAL_GPIO_DeInit+0x8a>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a50      	ldr	r2, [pc, #320]	; (80073c8 <HAL_GPIO_DeInit+0x1c0>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d101      	bne.n	800728e <HAL_GPIO_DeInit+0x86>
 800728a:	2304      	movs	r3, #4
 800728c:	e008      	b.n	80072a0 <HAL_GPIO_DeInit+0x98>
 800728e:	2307      	movs	r3, #7
 8007290:	e006      	b.n	80072a0 <HAL_GPIO_DeInit+0x98>
 8007292:	2303      	movs	r3, #3
 8007294:	e004      	b.n	80072a0 <HAL_GPIO_DeInit+0x98>
 8007296:	2302      	movs	r3, #2
 8007298:	e002      	b.n	80072a0 <HAL_GPIO_DeInit+0x98>
 800729a:	2301      	movs	r3, #1
 800729c:	e000      	b.n	80072a0 <HAL_GPIO_DeInit+0x98>
 800729e:	2300      	movs	r3, #0
 80072a0:	697a      	ldr	r2, [r7, #20]
 80072a2:	f002 0203 	and.w	r2, r2, #3
 80072a6:	0092      	lsls	r2, r2, #2
 80072a8:	4093      	lsls	r3, r2
 80072aa:	68ba      	ldr	r2, [r7, #8]
 80072ac:	429a      	cmp	r2, r3
 80072ae:	d132      	bne.n	8007316 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80072b0:	4b46      	ldr	r3, [pc, #280]	; (80073cc <HAL_GPIO_DeInit+0x1c4>)
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	43db      	mvns	r3, r3
 80072b8:	4944      	ldr	r1, [pc, #272]	; (80073cc <HAL_GPIO_DeInit+0x1c4>)
 80072ba:	4013      	ands	r3, r2
 80072bc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80072be:	4b43      	ldr	r3, [pc, #268]	; (80073cc <HAL_GPIO_DeInit+0x1c4>)
 80072c0:	685a      	ldr	r2, [r3, #4]
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	43db      	mvns	r3, r3
 80072c6:	4941      	ldr	r1, [pc, #260]	; (80073cc <HAL_GPIO_DeInit+0x1c4>)
 80072c8:	4013      	ands	r3, r2
 80072ca:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80072cc:	4b3f      	ldr	r3, [pc, #252]	; (80073cc <HAL_GPIO_DeInit+0x1c4>)
 80072ce:	68da      	ldr	r2, [r3, #12]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	43db      	mvns	r3, r3
 80072d4:	493d      	ldr	r1, [pc, #244]	; (80073cc <HAL_GPIO_DeInit+0x1c4>)
 80072d6:	4013      	ands	r3, r2
 80072d8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80072da:	4b3c      	ldr	r3, [pc, #240]	; (80073cc <HAL_GPIO_DeInit+0x1c4>)
 80072dc:	689a      	ldr	r2, [r3, #8]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	43db      	mvns	r3, r3
 80072e2:	493a      	ldr	r1, [pc, #232]	; (80073cc <HAL_GPIO_DeInit+0x1c4>)
 80072e4:	4013      	ands	r3, r2
 80072e6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	f003 0303 	and.w	r3, r3, #3
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	220f      	movs	r2, #15
 80072f2:	fa02 f303 	lsl.w	r3, r2, r3
 80072f6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80072f8:	4a2e      	ldr	r2, [pc, #184]	; (80073b4 <HAL_GPIO_DeInit+0x1ac>)
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	089b      	lsrs	r3, r3, #2
 80072fe:	3302      	adds	r3, #2
 8007300:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	43da      	mvns	r2, r3
 8007308:	482a      	ldr	r0, [pc, #168]	; (80073b4 <HAL_GPIO_DeInit+0x1ac>)
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	089b      	lsrs	r3, r3, #2
 800730e:	400a      	ands	r2, r1
 8007310:	3302      	adds	r3, #2
 8007312:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	005b      	lsls	r3, r3, #1
 800731e:	2103      	movs	r1, #3
 8007320:	fa01 f303 	lsl.w	r3, r1, r3
 8007324:	43db      	mvns	r3, r3
 8007326:	401a      	ands	r2, r3
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	08da      	lsrs	r2, r3, #3
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	3208      	adds	r2, #8
 8007334:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	f003 0307 	and.w	r3, r3, #7
 800733e:	009b      	lsls	r3, r3, #2
 8007340:	220f      	movs	r2, #15
 8007342:	fa02 f303 	lsl.w	r3, r2, r3
 8007346:	43db      	mvns	r3, r3
 8007348:	697a      	ldr	r2, [r7, #20]
 800734a:	08d2      	lsrs	r2, r2, #3
 800734c:	4019      	ands	r1, r3
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	3208      	adds	r2, #8
 8007352:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	68da      	ldr	r2, [r3, #12]
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	005b      	lsls	r3, r3, #1
 800735e:	2103      	movs	r1, #3
 8007360:	fa01 f303 	lsl.w	r3, r1, r3
 8007364:	43db      	mvns	r3, r3
 8007366:	401a      	ands	r2, r3
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	685a      	ldr	r2, [r3, #4]
 8007370:	2101      	movs	r1, #1
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	fa01 f303 	lsl.w	r3, r1, r3
 8007378:	43db      	mvns	r3, r3
 800737a:	401a      	ands	r2, r3
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	689a      	ldr	r2, [r3, #8]
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	005b      	lsls	r3, r3, #1
 8007388:	2103      	movs	r1, #3
 800738a:	fa01 f303 	lsl.w	r3, r1, r3
 800738e:	43db      	mvns	r3, r3
 8007390:	401a      	ands	r2, r3
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	3301      	adds	r3, #1
 800739a:	617b      	str	r3, [r7, #20]
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	2b0f      	cmp	r3, #15
 80073a0:	f67f af40 	bls.w	8007224 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80073a4:	bf00      	nop
 80073a6:	bf00      	nop
 80073a8:	371c      	adds	r7, #28
 80073aa:	46bd      	mov	sp, r7
 80073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b0:	4770      	bx	lr
 80073b2:	bf00      	nop
 80073b4:	40013800 	.word	0x40013800
 80073b8:	40020000 	.word	0x40020000
 80073bc:	40020400 	.word	0x40020400
 80073c0:	40020800 	.word	0x40020800
 80073c4:	40020c00 	.word	0x40020c00
 80073c8:	40021000 	.word	0x40021000
 80073cc:	40013c00 	.word	0x40013c00

080073d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b085      	sub	sp, #20
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	460b      	mov	r3, r1
 80073da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	691a      	ldr	r2, [r3, #16]
 80073e0:	887b      	ldrh	r3, [r7, #2]
 80073e2:	4013      	ands	r3, r2
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d002      	beq.n	80073ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80073e8:	2301      	movs	r3, #1
 80073ea:	73fb      	strb	r3, [r7, #15]
 80073ec:	e001      	b.n	80073f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80073ee:	2300      	movs	r3, #0
 80073f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80073f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3714      	adds	r7, #20
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	460b      	mov	r3, r1
 800740a:	807b      	strh	r3, [r7, #2]
 800740c:	4613      	mov	r3, r2
 800740e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007410:	787b      	ldrb	r3, [r7, #1]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d003      	beq.n	800741e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007416:	887a      	ldrh	r2, [r7, #2]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800741c:	e003      	b.n	8007426 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800741e:	887b      	ldrh	r3, [r7, #2]
 8007420:	041a      	lsls	r2, r3, #16
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	619a      	str	r2, [r3, #24]
}
 8007426:	bf00      	nop
 8007428:	370c      	adds	r7, #12
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr
	...

08007434 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d101      	bne.n	8007446 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	e12b      	b.n	800769e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800744c:	b2db      	uxtb	r3, r3
 800744e:	2b00      	cmp	r3, #0
 8007450:	d106      	bne.n	8007460 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2200      	movs	r2, #0
 8007456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 f95d 	bl	800771a <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2224      	movs	r2, #36	; 0x24
 8007464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	681a      	ldr	r2, [r3, #0]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f022 0201 	bic.w	r2, r2, #1
 8007476:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007486:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007496:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007498:	f001 fcac 	bl	8008df4 <HAL_RCC_GetPCLK1Freq>
 800749c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	4a81      	ldr	r2, [pc, #516]	; (80076a8 <HAL_I2C_Init+0x274>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d807      	bhi.n	80074b8 <HAL_I2C_Init+0x84>
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	4a80      	ldr	r2, [pc, #512]	; (80076ac <HAL_I2C_Init+0x278>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	bf94      	ite	ls
 80074b0:	2301      	movls	r3, #1
 80074b2:	2300      	movhi	r3, #0
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	e006      	b.n	80074c6 <HAL_I2C_Init+0x92>
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	4a7d      	ldr	r2, [pc, #500]	; (80076b0 <HAL_I2C_Init+0x27c>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	bf94      	ite	ls
 80074c0:	2301      	movls	r3, #1
 80074c2:	2300      	movhi	r3, #0
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d001      	beq.n	80074ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e0e7      	b.n	800769e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	4a78      	ldr	r2, [pc, #480]	; (80076b4 <HAL_I2C_Init+0x280>)
 80074d2:	fba2 2303 	umull	r2, r3, r2, r3
 80074d6:	0c9b      	lsrs	r3, r3, #18
 80074d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68ba      	ldr	r2, [r7, #8]
 80074ea:	430a      	orrs	r2, r1
 80074ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	6a1b      	ldr	r3, [r3, #32]
 80074f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	4a6a      	ldr	r2, [pc, #424]	; (80076a8 <HAL_I2C_Init+0x274>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d802      	bhi.n	8007508 <HAL_I2C_Init+0xd4>
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	3301      	adds	r3, #1
 8007506:	e009      	b.n	800751c <HAL_I2C_Init+0xe8>
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800750e:	fb02 f303 	mul.w	r3, r2, r3
 8007512:	4a69      	ldr	r2, [pc, #420]	; (80076b8 <HAL_I2C_Init+0x284>)
 8007514:	fba2 2303 	umull	r2, r3, r2, r3
 8007518:	099b      	lsrs	r3, r3, #6
 800751a:	3301      	adds	r3, #1
 800751c:	687a      	ldr	r2, [r7, #4]
 800751e:	6812      	ldr	r2, [r2, #0]
 8007520:	430b      	orrs	r3, r1
 8007522:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	69db      	ldr	r3, [r3, #28]
 800752a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800752e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	495c      	ldr	r1, [pc, #368]	; (80076a8 <HAL_I2C_Init+0x274>)
 8007538:	428b      	cmp	r3, r1
 800753a:	d819      	bhi.n	8007570 <HAL_I2C_Init+0x13c>
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	1e59      	subs	r1, r3, #1
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	005b      	lsls	r3, r3, #1
 8007546:	fbb1 f3f3 	udiv	r3, r1, r3
 800754a:	1c59      	adds	r1, r3, #1
 800754c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007550:	400b      	ands	r3, r1
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00a      	beq.n	800756c <HAL_I2C_Init+0x138>
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	1e59      	subs	r1, r3, #1
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	005b      	lsls	r3, r3, #1
 8007560:	fbb1 f3f3 	udiv	r3, r1, r3
 8007564:	3301      	adds	r3, #1
 8007566:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800756a:	e051      	b.n	8007610 <HAL_I2C_Init+0x1dc>
 800756c:	2304      	movs	r3, #4
 800756e:	e04f      	b.n	8007610 <HAL_I2C_Init+0x1dc>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d111      	bne.n	800759c <HAL_I2C_Init+0x168>
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	1e58      	subs	r0, r3, #1
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6859      	ldr	r1, [r3, #4]
 8007580:	460b      	mov	r3, r1
 8007582:	005b      	lsls	r3, r3, #1
 8007584:	440b      	add	r3, r1
 8007586:	fbb0 f3f3 	udiv	r3, r0, r3
 800758a:	3301      	adds	r3, #1
 800758c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007590:	2b00      	cmp	r3, #0
 8007592:	bf0c      	ite	eq
 8007594:	2301      	moveq	r3, #1
 8007596:	2300      	movne	r3, #0
 8007598:	b2db      	uxtb	r3, r3
 800759a:	e012      	b.n	80075c2 <HAL_I2C_Init+0x18e>
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	1e58      	subs	r0, r3, #1
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6859      	ldr	r1, [r3, #4]
 80075a4:	460b      	mov	r3, r1
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	440b      	add	r3, r1
 80075aa:	0099      	lsls	r1, r3, #2
 80075ac:	440b      	add	r3, r1
 80075ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80075b2:	3301      	adds	r3, #1
 80075b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	bf0c      	ite	eq
 80075bc:	2301      	moveq	r3, #1
 80075be:	2300      	movne	r3, #0
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d001      	beq.n	80075ca <HAL_I2C_Init+0x196>
 80075c6:	2301      	movs	r3, #1
 80075c8:	e022      	b.n	8007610 <HAL_I2C_Init+0x1dc>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d10e      	bne.n	80075f0 <HAL_I2C_Init+0x1bc>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	1e58      	subs	r0, r3, #1
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6859      	ldr	r1, [r3, #4]
 80075da:	460b      	mov	r3, r1
 80075dc:	005b      	lsls	r3, r3, #1
 80075de:	440b      	add	r3, r1
 80075e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80075e4:	3301      	adds	r3, #1
 80075e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075ee:	e00f      	b.n	8007610 <HAL_I2C_Init+0x1dc>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	1e58      	subs	r0, r3, #1
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6859      	ldr	r1, [r3, #4]
 80075f8:	460b      	mov	r3, r1
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	440b      	add	r3, r1
 80075fe:	0099      	lsls	r1, r3, #2
 8007600:	440b      	add	r3, r1
 8007602:	fbb0 f3f3 	udiv	r3, r0, r3
 8007606:	3301      	adds	r3, #1
 8007608:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800760c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007610:	6879      	ldr	r1, [r7, #4]
 8007612:	6809      	ldr	r1, [r1, #0]
 8007614:	4313      	orrs	r3, r2
 8007616:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	69da      	ldr	r2, [r3, #28]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6a1b      	ldr	r3, [r3, #32]
 800762a:	431a      	orrs	r2, r3
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	430a      	orrs	r2, r1
 8007632:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	689b      	ldr	r3, [r3, #8]
 800763a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800763e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	6911      	ldr	r1, [r2, #16]
 8007646:	687a      	ldr	r2, [r7, #4]
 8007648:	68d2      	ldr	r2, [r2, #12]
 800764a:	4311      	orrs	r1, r2
 800764c:	687a      	ldr	r2, [r7, #4]
 800764e:	6812      	ldr	r2, [r2, #0]
 8007650:	430b      	orrs	r3, r1
 8007652:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	695a      	ldr	r2, [r3, #20]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	699b      	ldr	r3, [r3, #24]
 8007666:	431a      	orrs	r2, r3
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	430a      	orrs	r2, r1
 800766e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f042 0201 	orr.w	r2, r2, #1
 800767e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2220      	movs	r2, #32
 800768a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800769c:	2300      	movs	r3, #0
}
 800769e:	4618      	mov	r0, r3
 80076a0:	3710      	adds	r7, #16
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop
 80076a8:	000186a0 	.word	0x000186a0
 80076ac:	001e847f 	.word	0x001e847f
 80076b0:	003d08ff 	.word	0x003d08ff
 80076b4:	431bde83 	.word	0x431bde83
 80076b8:	10624dd3 	.word	0x10624dd3

080076bc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b082      	sub	sp, #8
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d101      	bne.n	80076ce <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e021      	b.n	8007712 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2224      	movs	r2, #36	; 0x24
 80076d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f022 0201 	bic.w	r2, r2, #1
 80076e4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 f821 	bl	800772e <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2200      	movs	r2, #0
 80076f0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2200      	movs	r2, #0
 800770c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007710:	2300      	movs	r3, #0
}
 8007712:	4618      	mov	r0, r3
 8007714:	3708      	adds	r7, #8
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800771a:	b480      	push	{r7}
 800771c:	b083      	sub	sp, #12
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8007722:	bf00      	nop
 8007724:	370c      	adds	r7, #12
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr

0800772e <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800772e:	b480      	push	{r7}
 8007730:	b083      	sub	sp, #12
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8007736:	bf00      	nop
 8007738:	370c      	adds	r7, #12
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr
	...

08007744 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b088      	sub	sp, #32
 8007748:	af02      	add	r7, sp, #8
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	4608      	mov	r0, r1
 800774e:	4611      	mov	r1, r2
 8007750:	461a      	mov	r2, r3
 8007752:	4603      	mov	r3, r0
 8007754:	817b      	strh	r3, [r7, #10]
 8007756:	460b      	mov	r3, r1
 8007758:	813b      	strh	r3, [r7, #8]
 800775a:	4613      	mov	r3, r2
 800775c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800775e:	f7ff fa8d 	bl	8006c7c <HAL_GetTick>
 8007762:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800776a:	b2db      	uxtb	r3, r3
 800776c:	2b20      	cmp	r3, #32
 800776e:	f040 80d9 	bne.w	8007924 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	9300      	str	r3, [sp, #0]
 8007776:	2319      	movs	r3, #25
 8007778:	2201      	movs	r2, #1
 800777a:	496d      	ldr	r1, [pc, #436]	; (8007930 <HAL_I2C_Mem_Write+0x1ec>)
 800777c:	68f8      	ldr	r0, [r7, #12]
 800777e:	f000 fc99 	bl	80080b4 <I2C_WaitOnFlagUntilTimeout>
 8007782:	4603      	mov	r3, r0
 8007784:	2b00      	cmp	r3, #0
 8007786:	d001      	beq.n	800778c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007788:	2302      	movs	r3, #2
 800778a:	e0cc      	b.n	8007926 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007792:	2b01      	cmp	r3, #1
 8007794:	d101      	bne.n	800779a <HAL_I2C_Mem_Write+0x56>
 8007796:	2302      	movs	r3, #2
 8007798:	e0c5      	b.n	8007926 <HAL_I2C_Mem_Write+0x1e2>
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2201      	movs	r2, #1
 800779e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f003 0301 	and.w	r3, r3, #1
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d007      	beq.n	80077c0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f042 0201 	orr.w	r2, r2, #1
 80077be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	681a      	ldr	r2, [r3, #0]
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2221      	movs	r2, #33	; 0x21
 80077d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2240      	movs	r2, #64	; 0x40
 80077dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2200      	movs	r2, #0
 80077e4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	6a3a      	ldr	r2, [r7, #32]
 80077ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80077f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077f6:	b29a      	uxth	r2, r3
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	4a4d      	ldr	r2, [pc, #308]	; (8007934 <HAL_I2C_Mem_Write+0x1f0>)
 8007800:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007802:	88f8      	ldrh	r0, [r7, #6]
 8007804:	893a      	ldrh	r2, [r7, #8]
 8007806:	8979      	ldrh	r1, [r7, #10]
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	9301      	str	r3, [sp, #4]
 800780c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800780e:	9300      	str	r3, [sp, #0]
 8007810:	4603      	mov	r3, r0
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f000 fad0 	bl	8007db8 <I2C_RequestMemoryWrite>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d052      	beq.n	80078c4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	e081      	b.n	8007926 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007822:	697a      	ldr	r2, [r7, #20]
 8007824:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007826:	68f8      	ldr	r0, [r7, #12]
 8007828:	f000 fd1a 	bl	8008260 <I2C_WaitOnTXEFlagUntilTimeout>
 800782c:	4603      	mov	r3, r0
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00d      	beq.n	800784e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007836:	2b04      	cmp	r3, #4
 8007838:	d107      	bne.n	800784a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007848:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	e06b      	b.n	8007926 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007852:	781a      	ldrb	r2, [r3, #0]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800785e:	1c5a      	adds	r2, r3, #1
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007868:	3b01      	subs	r3, #1
 800786a:	b29a      	uxth	r2, r3
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007874:	b29b      	uxth	r3, r3
 8007876:	3b01      	subs	r3, #1
 8007878:	b29a      	uxth	r2, r3
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	695b      	ldr	r3, [r3, #20]
 8007884:	f003 0304 	and.w	r3, r3, #4
 8007888:	2b04      	cmp	r3, #4
 800788a:	d11b      	bne.n	80078c4 <HAL_I2C_Mem_Write+0x180>
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007890:	2b00      	cmp	r3, #0
 8007892:	d017      	beq.n	80078c4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007898:	781a      	ldrb	r2, [r3, #0]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a4:	1c5a      	adds	r2, r3, #1
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078ae:	3b01      	subs	r3, #1
 80078b0:	b29a      	uxth	r2, r3
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	3b01      	subs	r3, #1
 80078be:	b29a      	uxth	r2, r3
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d1aa      	bne.n	8007822 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078cc:	697a      	ldr	r2, [r7, #20]
 80078ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	f000 fd06 	bl	80082e2 <I2C_WaitOnBTFFlagUntilTimeout>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d00d      	beq.n	80078f8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078e0:	2b04      	cmp	r3, #4
 80078e2:	d107      	bne.n	80078f4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078f2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80078f4:	2301      	movs	r3, #1
 80078f6:	e016      	b.n	8007926 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	681a      	ldr	r2, [r3, #0]
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007906:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2220      	movs	r2, #32
 800790c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2200      	movs	r2, #0
 8007914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2200      	movs	r2, #0
 800791c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007920:	2300      	movs	r3, #0
 8007922:	e000      	b.n	8007926 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007924:	2302      	movs	r3, #2
  }
}
 8007926:	4618      	mov	r0, r3
 8007928:	3718      	adds	r7, #24
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}
 800792e:	bf00      	nop
 8007930:	00100002 	.word	0x00100002
 8007934:	ffff0000 	.word	0xffff0000

08007938 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b08c      	sub	sp, #48	; 0x30
 800793c:	af02      	add	r7, sp, #8
 800793e:	60f8      	str	r0, [r7, #12]
 8007940:	4608      	mov	r0, r1
 8007942:	4611      	mov	r1, r2
 8007944:	461a      	mov	r2, r3
 8007946:	4603      	mov	r3, r0
 8007948:	817b      	strh	r3, [r7, #10]
 800794a:	460b      	mov	r3, r1
 800794c:	813b      	strh	r3, [r7, #8]
 800794e:	4613      	mov	r3, r2
 8007950:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007952:	f7ff f993 	bl	8006c7c <HAL_GetTick>
 8007956:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800795e:	b2db      	uxtb	r3, r3
 8007960:	2b20      	cmp	r3, #32
 8007962:	f040 8208 	bne.w	8007d76 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007968:	9300      	str	r3, [sp, #0]
 800796a:	2319      	movs	r3, #25
 800796c:	2201      	movs	r2, #1
 800796e:	497b      	ldr	r1, [pc, #492]	; (8007b5c <HAL_I2C_Mem_Read+0x224>)
 8007970:	68f8      	ldr	r0, [r7, #12]
 8007972:	f000 fb9f 	bl	80080b4 <I2C_WaitOnFlagUntilTimeout>
 8007976:	4603      	mov	r3, r0
 8007978:	2b00      	cmp	r3, #0
 800797a:	d001      	beq.n	8007980 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800797c:	2302      	movs	r3, #2
 800797e:	e1fb      	b.n	8007d78 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007986:	2b01      	cmp	r3, #1
 8007988:	d101      	bne.n	800798e <HAL_I2C_Mem_Read+0x56>
 800798a:	2302      	movs	r3, #2
 800798c:	e1f4      	b.n	8007d78 <HAL_I2C_Mem_Read+0x440>
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2201      	movs	r2, #1
 8007992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f003 0301 	and.w	r3, r3, #1
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d007      	beq.n	80079b4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f042 0201 	orr.w	r2, r2, #1
 80079b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80079c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2222      	movs	r2, #34	; 0x22
 80079c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2240      	movs	r2, #64	; 0x40
 80079d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2200      	movs	r2, #0
 80079d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80079e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079ea:	b29a      	uxth	r2, r3
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	4a5b      	ldr	r2, [pc, #364]	; (8007b60 <HAL_I2C_Mem_Read+0x228>)
 80079f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80079f6:	88f8      	ldrh	r0, [r7, #6]
 80079f8:	893a      	ldrh	r2, [r7, #8]
 80079fa:	8979      	ldrh	r1, [r7, #10]
 80079fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079fe:	9301      	str	r3, [sp, #4]
 8007a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a02:	9300      	str	r3, [sp, #0]
 8007a04:	4603      	mov	r3, r0
 8007a06:	68f8      	ldr	r0, [r7, #12]
 8007a08:	f000 fa6c 	bl	8007ee4 <I2C_RequestMemoryRead>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d001      	beq.n	8007a16 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e1b0      	b.n	8007d78 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d113      	bne.n	8007a46 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a1e:	2300      	movs	r3, #0
 8007a20:	623b      	str	r3, [r7, #32]
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	695b      	ldr	r3, [r3, #20]
 8007a28:	623b      	str	r3, [r7, #32]
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	699b      	ldr	r3, [r3, #24]
 8007a30:	623b      	str	r3, [r7, #32]
 8007a32:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a42:	601a      	str	r2, [r3, #0]
 8007a44:	e184      	b.n	8007d50 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d11b      	bne.n	8007a86 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a5c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a5e:	2300      	movs	r3, #0
 8007a60:	61fb      	str	r3, [r7, #28]
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	695b      	ldr	r3, [r3, #20]
 8007a68:	61fb      	str	r3, [r7, #28]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	699b      	ldr	r3, [r3, #24]
 8007a70:	61fb      	str	r3, [r7, #28]
 8007a72:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a82:	601a      	str	r2, [r3, #0]
 8007a84:	e164      	b.n	8007d50 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a8a:	2b02      	cmp	r3, #2
 8007a8c:	d11b      	bne.n	8007ac6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a9c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007aac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007aae:	2300      	movs	r3, #0
 8007ab0:	61bb      	str	r3, [r7, #24]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	695b      	ldr	r3, [r3, #20]
 8007ab8:	61bb      	str	r3, [r7, #24]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	699b      	ldr	r3, [r3, #24]
 8007ac0:	61bb      	str	r3, [r7, #24]
 8007ac2:	69bb      	ldr	r3, [r7, #24]
 8007ac4:	e144      	b.n	8007d50 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	617b      	str	r3, [r7, #20]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	695b      	ldr	r3, [r3, #20]
 8007ad0:	617b      	str	r3, [r7, #20]
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	699b      	ldr	r3, [r3, #24]
 8007ad8:	617b      	str	r3, [r7, #20]
 8007ada:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007adc:	e138      	b.n	8007d50 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ae2:	2b03      	cmp	r3, #3
 8007ae4:	f200 80f1 	bhi.w	8007cca <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d123      	bne.n	8007b38 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007af0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007af2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007af4:	68f8      	ldr	r0, [r7, #12]
 8007af6:	f000 fc35 	bl	8008364 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007afa:	4603      	mov	r3, r0
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d001      	beq.n	8007b04 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	e139      	b.n	8007d78 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	691a      	ldr	r2, [r3, #16]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b0e:	b2d2      	uxtb	r2, r2
 8007b10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b16:	1c5a      	adds	r2, r3, #1
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b20:	3b01      	subs	r3, #1
 8007b22:	b29a      	uxth	r2, r3
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	b29a      	uxth	r2, r3
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007b36:	e10b      	b.n	8007d50 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b3c:	2b02      	cmp	r3, #2
 8007b3e:	d14e      	bne.n	8007bde <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b42:	9300      	str	r3, [sp, #0]
 8007b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b46:	2200      	movs	r2, #0
 8007b48:	4906      	ldr	r1, [pc, #24]	; (8007b64 <HAL_I2C_Mem_Read+0x22c>)
 8007b4a:	68f8      	ldr	r0, [r7, #12]
 8007b4c:	f000 fab2 	bl	80080b4 <I2C_WaitOnFlagUntilTimeout>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d008      	beq.n	8007b68 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e10e      	b.n	8007d78 <HAL_I2C_Mem_Read+0x440>
 8007b5a:	bf00      	nop
 8007b5c:	00100002 	.word	0x00100002
 8007b60:	ffff0000 	.word	0xffff0000
 8007b64:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	681a      	ldr	r2, [r3, #0]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b76:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	691a      	ldr	r2, [r3, #16]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b82:	b2d2      	uxtb	r2, r2
 8007b84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b8a:	1c5a      	adds	r2, r3, #1
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b94:	3b01      	subs	r3, #1
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	3b01      	subs	r3, #1
 8007ba4:	b29a      	uxth	r2, r3
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	691a      	ldr	r2, [r3, #16]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb4:	b2d2      	uxtb	r2, r2
 8007bb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bbc:	1c5a      	adds	r2, r3, #1
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	b29a      	uxth	r2, r3
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	b29a      	uxth	r2, r3
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007bdc:	e0b8      	b.n	8007d50 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be0:	9300      	str	r3, [sp, #0]
 8007be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007be4:	2200      	movs	r2, #0
 8007be6:	4966      	ldr	r1, [pc, #408]	; (8007d80 <HAL_I2C_Mem_Read+0x448>)
 8007be8:	68f8      	ldr	r0, [r7, #12]
 8007bea:	f000 fa63 	bl	80080b4 <I2C_WaitOnFlagUntilTimeout>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d001      	beq.n	8007bf8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e0bf      	b.n	8007d78 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	691a      	ldr	r2, [r3, #16]
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c12:	b2d2      	uxtb	r2, r2
 8007c14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c1a:	1c5a      	adds	r2, r3, #1
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c24:	3b01      	subs	r3, #1
 8007c26:	b29a      	uxth	r2, r3
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	3b01      	subs	r3, #1
 8007c34:	b29a      	uxth	r2, r3
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c3c:	9300      	str	r3, [sp, #0]
 8007c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c40:	2200      	movs	r2, #0
 8007c42:	494f      	ldr	r1, [pc, #316]	; (8007d80 <HAL_I2C_Mem_Read+0x448>)
 8007c44:	68f8      	ldr	r0, [r7, #12]
 8007c46:	f000 fa35 	bl	80080b4 <I2C_WaitOnFlagUntilTimeout>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d001      	beq.n	8007c54 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	e091      	b.n	8007d78 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	691a      	ldr	r2, [r3, #16]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c6e:	b2d2      	uxtb	r2, r2
 8007c70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c76:	1c5a      	adds	r2, r3, #1
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c80:	3b01      	subs	r3, #1
 8007c82:	b29a      	uxth	r2, r3
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c8c:	b29b      	uxth	r3, r3
 8007c8e:	3b01      	subs	r3, #1
 8007c90:	b29a      	uxth	r2, r3
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	691a      	ldr	r2, [r3, #16]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ca0:	b2d2      	uxtb	r2, r2
 8007ca2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ca8:	1c5a      	adds	r2, r3, #1
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cb2:	3b01      	subs	r3, #1
 8007cb4:	b29a      	uxth	r2, r3
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	3b01      	subs	r3, #1
 8007cc2:	b29a      	uxth	r2, r3
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007cc8:	e042      	b.n	8007d50 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ccc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007cce:	68f8      	ldr	r0, [r7, #12]
 8007cd0:	f000 fb48 	bl	8008364 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d001      	beq.n	8007cde <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	e04c      	b.n	8007d78 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	691a      	ldr	r2, [r3, #16]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ce8:	b2d2      	uxtb	r2, r2
 8007cea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf0:	1c5a      	adds	r2, r3, #1
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cfa:	3b01      	subs	r3, #1
 8007cfc:	b29a      	uxth	r2, r3
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	3b01      	subs	r3, #1
 8007d0a:	b29a      	uxth	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	695b      	ldr	r3, [r3, #20]
 8007d16:	f003 0304 	and.w	r3, r3, #4
 8007d1a:	2b04      	cmp	r3, #4
 8007d1c:	d118      	bne.n	8007d50 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	691a      	ldr	r2, [r3, #16]
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d28:	b2d2      	uxtb	r2, r2
 8007d2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d30:	1c5a      	adds	r2, r3, #1
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d3a:	3b01      	subs	r3, #1
 8007d3c:	b29a      	uxth	r2, r3
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	3b01      	subs	r3, #1
 8007d4a:	b29a      	uxth	r2, r3
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	f47f aec2 	bne.w	8007ade <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2220      	movs	r2, #32
 8007d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007d72:	2300      	movs	r3, #0
 8007d74:	e000      	b.n	8007d78 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007d76:	2302      	movs	r3, #2
  }
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3728      	adds	r7, #40	; 0x28
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}
 8007d80:	00010004 	.word	0x00010004

08007d84 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b083      	sub	sp, #12
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d92:	b2db      	uxtb	r3, r3
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	370c      	adds	r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b088      	sub	sp, #32
 8007dbc:	af02      	add	r7, sp, #8
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	4608      	mov	r0, r1
 8007dc2:	4611      	mov	r1, r2
 8007dc4:	461a      	mov	r2, r3
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	817b      	strh	r3, [r7, #10]
 8007dca:	460b      	mov	r3, r1
 8007dcc:	813b      	strh	r3, [r7, #8]
 8007dce:	4613      	mov	r3, r2
 8007dd0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681a      	ldr	r2, [r3, #0]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007de0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de4:	9300      	str	r3, [sp, #0]
 8007de6:	6a3b      	ldr	r3, [r7, #32]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007dee:	68f8      	ldr	r0, [r7, #12]
 8007df0:	f000 f960 	bl	80080b4 <I2C_WaitOnFlagUntilTimeout>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d00d      	beq.n	8007e16 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e08:	d103      	bne.n	8007e12 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e10:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007e12:	2303      	movs	r3, #3
 8007e14:	e05f      	b.n	8007ed6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007e16:	897b      	ldrh	r3, [r7, #10]
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007e24:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e28:	6a3a      	ldr	r2, [r7, #32]
 8007e2a:	492d      	ldr	r1, [pc, #180]	; (8007ee0 <I2C_RequestMemoryWrite+0x128>)
 8007e2c:	68f8      	ldr	r0, [r7, #12]
 8007e2e:	f000 f998 	bl	8008162 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007e32:	4603      	mov	r3, r0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d001      	beq.n	8007e3c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e04c      	b.n	8007ed6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	617b      	str	r3, [r7, #20]
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	695b      	ldr	r3, [r3, #20]
 8007e46:	617b      	str	r3, [r7, #20]
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	699b      	ldr	r3, [r3, #24]
 8007e4e:	617b      	str	r3, [r7, #20]
 8007e50:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e54:	6a39      	ldr	r1, [r7, #32]
 8007e56:	68f8      	ldr	r0, [r7, #12]
 8007e58:	f000 fa02 	bl	8008260 <I2C_WaitOnTXEFlagUntilTimeout>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d00d      	beq.n	8007e7e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e66:	2b04      	cmp	r3, #4
 8007e68:	d107      	bne.n	8007e7a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e78:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e02b      	b.n	8007ed6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007e7e:	88fb      	ldrh	r3, [r7, #6]
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d105      	bne.n	8007e90 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e84:	893b      	ldrh	r3, [r7, #8]
 8007e86:	b2da      	uxtb	r2, r3
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	611a      	str	r2, [r3, #16]
 8007e8e:	e021      	b.n	8007ed4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007e90:	893b      	ldrh	r3, [r7, #8]
 8007e92:	0a1b      	lsrs	r3, r3, #8
 8007e94:	b29b      	uxth	r3, r3
 8007e96:	b2da      	uxtb	r2, r3
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ea0:	6a39      	ldr	r1, [r7, #32]
 8007ea2:	68f8      	ldr	r0, [r7, #12]
 8007ea4:	f000 f9dc 	bl	8008260 <I2C_WaitOnTXEFlagUntilTimeout>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d00d      	beq.n	8007eca <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb2:	2b04      	cmp	r3, #4
 8007eb4:	d107      	bne.n	8007ec6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ec4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e005      	b.n	8007ed6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007eca:	893b      	ldrh	r3, [r7, #8]
 8007ecc:	b2da      	uxtb	r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007ed4:	2300      	movs	r3, #0
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3718      	adds	r7, #24
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}
 8007ede:	bf00      	nop
 8007ee0:	00010002 	.word	0x00010002

08007ee4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b088      	sub	sp, #32
 8007ee8:	af02      	add	r7, sp, #8
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	4608      	mov	r0, r1
 8007eee:	4611      	mov	r1, r2
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	817b      	strh	r3, [r7, #10]
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	813b      	strh	r3, [r7, #8]
 8007efa:	4613      	mov	r3, r2
 8007efc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	681a      	ldr	r2, [r3, #0]
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007f0c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	681a      	ldr	r2, [r3, #0]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f1c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f20:	9300      	str	r3, [sp, #0]
 8007f22:	6a3b      	ldr	r3, [r7, #32]
 8007f24:	2200      	movs	r2, #0
 8007f26:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007f2a:	68f8      	ldr	r0, [r7, #12]
 8007f2c:	f000 f8c2 	bl	80080b4 <I2C_WaitOnFlagUntilTimeout>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d00d      	beq.n	8007f52 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f44:	d103      	bne.n	8007f4e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f4c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e0aa      	b.n	80080a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007f52:	897b      	ldrh	r3, [r7, #10]
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	461a      	mov	r2, r3
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007f60:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f64:	6a3a      	ldr	r2, [r7, #32]
 8007f66:	4952      	ldr	r1, [pc, #328]	; (80080b0 <I2C_RequestMemoryRead+0x1cc>)
 8007f68:	68f8      	ldr	r0, [r7, #12]
 8007f6a:	f000 f8fa 	bl	8008162 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d001      	beq.n	8007f78 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	e097      	b.n	80080a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f78:	2300      	movs	r3, #0
 8007f7a:	617b      	str	r3, [r7, #20]
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	695b      	ldr	r3, [r3, #20]
 8007f82:	617b      	str	r3, [r7, #20]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	699b      	ldr	r3, [r3, #24]
 8007f8a:	617b      	str	r3, [r7, #20]
 8007f8c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f90:	6a39      	ldr	r1, [r7, #32]
 8007f92:	68f8      	ldr	r0, [r7, #12]
 8007f94:	f000 f964 	bl	8008260 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d00d      	beq.n	8007fba <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fa2:	2b04      	cmp	r3, #4
 8007fa4:	d107      	bne.n	8007fb6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	681a      	ldr	r2, [r3, #0]
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007fb4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	e076      	b.n	80080a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007fba:	88fb      	ldrh	r3, [r7, #6]
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d105      	bne.n	8007fcc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007fc0:	893b      	ldrh	r3, [r7, #8]
 8007fc2:	b2da      	uxtb	r2, r3
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	611a      	str	r2, [r3, #16]
 8007fca:	e021      	b.n	8008010 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007fcc:	893b      	ldrh	r3, [r7, #8]
 8007fce:	0a1b      	lsrs	r3, r3, #8
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	b2da      	uxtb	r2, r3
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007fda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fdc:	6a39      	ldr	r1, [r7, #32]
 8007fde:	68f8      	ldr	r0, [r7, #12]
 8007fe0:	f000 f93e 	bl	8008260 <I2C_WaitOnTXEFlagUntilTimeout>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00d      	beq.n	8008006 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fee:	2b04      	cmp	r3, #4
 8007ff0:	d107      	bne.n	8008002 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	681a      	ldr	r2, [r3, #0]
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008000:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	e050      	b.n	80080a8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008006:	893b      	ldrh	r3, [r7, #8]
 8008008:	b2da      	uxtb	r2, r3
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008010:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008012:	6a39      	ldr	r1, [r7, #32]
 8008014:	68f8      	ldr	r0, [r7, #12]
 8008016:	f000 f923 	bl	8008260 <I2C_WaitOnTXEFlagUntilTimeout>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d00d      	beq.n	800803c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008024:	2b04      	cmp	r3, #4
 8008026:	d107      	bne.n	8008038 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008036:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008038:	2301      	movs	r3, #1
 800803a:	e035      	b.n	80080a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	681a      	ldr	r2, [r3, #0]
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800804a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800804c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800804e:	9300      	str	r3, [sp, #0]
 8008050:	6a3b      	ldr	r3, [r7, #32]
 8008052:	2200      	movs	r2, #0
 8008054:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008058:	68f8      	ldr	r0, [r7, #12]
 800805a:	f000 f82b 	bl	80080b4 <I2C_WaitOnFlagUntilTimeout>
 800805e:	4603      	mov	r3, r0
 8008060:	2b00      	cmp	r3, #0
 8008062:	d00d      	beq.n	8008080 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800806e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008072:	d103      	bne.n	800807c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	f44f 7200 	mov.w	r2, #512	; 0x200
 800807a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800807c:	2303      	movs	r3, #3
 800807e:	e013      	b.n	80080a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008080:	897b      	ldrh	r3, [r7, #10]
 8008082:	b2db      	uxtb	r3, r3
 8008084:	f043 0301 	orr.w	r3, r3, #1
 8008088:	b2da      	uxtb	r2, r3
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008092:	6a3a      	ldr	r2, [r7, #32]
 8008094:	4906      	ldr	r1, [pc, #24]	; (80080b0 <I2C_RequestMemoryRead+0x1cc>)
 8008096:	68f8      	ldr	r0, [r7, #12]
 8008098:	f000 f863 	bl	8008162 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800809c:	4603      	mov	r3, r0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d001      	beq.n	80080a6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	e000      	b.n	80080a8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80080a6:	2300      	movs	r3, #0
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3718      	adds	r7, #24
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}
 80080b0:	00010002 	.word	0x00010002

080080b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b084      	sub	sp, #16
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	603b      	str	r3, [r7, #0]
 80080c0:	4613      	mov	r3, r2
 80080c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80080c4:	e025      	b.n	8008112 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080cc:	d021      	beq.n	8008112 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080ce:	f7fe fdd5 	bl	8006c7c <HAL_GetTick>
 80080d2:	4602      	mov	r2, r0
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	1ad3      	subs	r3, r2, r3
 80080d8:	683a      	ldr	r2, [r7, #0]
 80080da:	429a      	cmp	r2, r3
 80080dc:	d302      	bcc.n	80080e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d116      	bne.n	8008112 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2200      	movs	r2, #0
 80080e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2220      	movs	r2, #32
 80080ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2200      	movs	r2, #0
 80080f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080fe:	f043 0220 	orr.w	r2, r3, #32
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800810e:	2301      	movs	r3, #1
 8008110:	e023      	b.n	800815a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	0c1b      	lsrs	r3, r3, #16
 8008116:	b2db      	uxtb	r3, r3
 8008118:	2b01      	cmp	r3, #1
 800811a:	d10d      	bne.n	8008138 <I2C_WaitOnFlagUntilTimeout+0x84>
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	695b      	ldr	r3, [r3, #20]
 8008122:	43da      	mvns	r2, r3
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	4013      	ands	r3, r2
 8008128:	b29b      	uxth	r3, r3
 800812a:	2b00      	cmp	r3, #0
 800812c:	bf0c      	ite	eq
 800812e:	2301      	moveq	r3, #1
 8008130:	2300      	movne	r3, #0
 8008132:	b2db      	uxtb	r3, r3
 8008134:	461a      	mov	r2, r3
 8008136:	e00c      	b.n	8008152 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	699b      	ldr	r3, [r3, #24]
 800813e:	43da      	mvns	r2, r3
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	4013      	ands	r3, r2
 8008144:	b29b      	uxth	r3, r3
 8008146:	2b00      	cmp	r3, #0
 8008148:	bf0c      	ite	eq
 800814a:	2301      	moveq	r3, #1
 800814c:	2300      	movne	r3, #0
 800814e:	b2db      	uxtb	r3, r3
 8008150:	461a      	mov	r2, r3
 8008152:	79fb      	ldrb	r3, [r7, #7]
 8008154:	429a      	cmp	r2, r3
 8008156:	d0b6      	beq.n	80080c6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008158:	2300      	movs	r3, #0
}
 800815a:	4618      	mov	r0, r3
 800815c:	3710      	adds	r7, #16
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}

08008162 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008162:	b580      	push	{r7, lr}
 8008164:	b084      	sub	sp, #16
 8008166:	af00      	add	r7, sp, #0
 8008168:	60f8      	str	r0, [r7, #12]
 800816a:	60b9      	str	r1, [r7, #8]
 800816c:	607a      	str	r2, [r7, #4]
 800816e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008170:	e051      	b.n	8008216 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	695b      	ldr	r3, [r3, #20]
 8008178:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800817c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008180:	d123      	bne.n	80081ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	681a      	ldr	r2, [r3, #0]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008190:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800819a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2200      	movs	r2, #0
 80081a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2220      	movs	r2, #32
 80081a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2200      	movs	r2, #0
 80081ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b6:	f043 0204 	orr.w	r2, r3, #4
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2200      	movs	r2, #0
 80081c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80081c6:	2301      	movs	r3, #1
 80081c8:	e046      	b.n	8008258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d0:	d021      	beq.n	8008216 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081d2:	f7fe fd53 	bl	8006c7c <HAL_GetTick>
 80081d6:	4602      	mov	r2, r0
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	1ad3      	subs	r3, r2, r3
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	429a      	cmp	r2, r3
 80081e0:	d302      	bcc.n	80081e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d116      	bne.n	8008216 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2200      	movs	r2, #0
 80081ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2220      	movs	r2, #32
 80081f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2200      	movs	r2, #0
 80081fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008202:	f043 0220 	orr.w	r2, r3, #32
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2200      	movs	r2, #0
 800820e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	e020      	b.n	8008258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	0c1b      	lsrs	r3, r3, #16
 800821a:	b2db      	uxtb	r3, r3
 800821c:	2b01      	cmp	r3, #1
 800821e:	d10c      	bne.n	800823a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	695b      	ldr	r3, [r3, #20]
 8008226:	43da      	mvns	r2, r3
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	4013      	ands	r3, r2
 800822c:	b29b      	uxth	r3, r3
 800822e:	2b00      	cmp	r3, #0
 8008230:	bf14      	ite	ne
 8008232:	2301      	movne	r3, #1
 8008234:	2300      	moveq	r3, #0
 8008236:	b2db      	uxtb	r3, r3
 8008238:	e00b      	b.n	8008252 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	699b      	ldr	r3, [r3, #24]
 8008240:	43da      	mvns	r2, r3
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	4013      	ands	r3, r2
 8008246:	b29b      	uxth	r3, r3
 8008248:	2b00      	cmp	r3, #0
 800824a:	bf14      	ite	ne
 800824c:	2301      	movne	r3, #1
 800824e:	2300      	moveq	r3, #0
 8008250:	b2db      	uxtb	r3, r3
 8008252:	2b00      	cmp	r3, #0
 8008254:	d18d      	bne.n	8008172 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008256:	2300      	movs	r3, #0
}
 8008258:	4618      	mov	r0, r3
 800825a:	3710      	adds	r7, #16
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	60f8      	str	r0, [r7, #12]
 8008268:	60b9      	str	r1, [r7, #8]
 800826a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800826c:	e02d      	b.n	80082ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800826e:	68f8      	ldr	r0, [r7, #12]
 8008270:	f000 f8ce 	bl	8008410 <I2C_IsAcknowledgeFailed>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	d001      	beq.n	800827e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	e02d      	b.n	80082da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008284:	d021      	beq.n	80082ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008286:	f7fe fcf9 	bl	8006c7c <HAL_GetTick>
 800828a:	4602      	mov	r2, r0
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	1ad3      	subs	r3, r2, r3
 8008290:	68ba      	ldr	r2, [r7, #8]
 8008292:	429a      	cmp	r2, r3
 8008294:	d302      	bcc.n	800829c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d116      	bne.n	80082ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2200      	movs	r2, #0
 80082a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2220      	movs	r2, #32
 80082a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2200      	movs	r2, #0
 80082ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082b6:	f043 0220 	orr.w	r2, r3, #32
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2200      	movs	r2, #0
 80082c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	e007      	b.n	80082da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	695b      	ldr	r3, [r3, #20]
 80082d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082d4:	2b80      	cmp	r3, #128	; 0x80
 80082d6:	d1ca      	bne.n	800826e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80082d8:	2300      	movs	r3, #0
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3710      	adds	r7, #16
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}

080082e2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b084      	sub	sp, #16
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	60f8      	str	r0, [r7, #12]
 80082ea:	60b9      	str	r1, [r7, #8]
 80082ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80082ee:	e02d      	b.n	800834c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80082f0:	68f8      	ldr	r0, [r7, #12]
 80082f2:	f000 f88d 	bl	8008410 <I2C_IsAcknowledgeFailed>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d001      	beq.n	8008300 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e02d      	b.n	800835c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008306:	d021      	beq.n	800834c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008308:	f7fe fcb8 	bl	8006c7c <HAL_GetTick>
 800830c:	4602      	mov	r2, r0
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	1ad3      	subs	r3, r2, r3
 8008312:	68ba      	ldr	r2, [r7, #8]
 8008314:	429a      	cmp	r2, r3
 8008316:	d302      	bcc.n	800831e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d116      	bne.n	800834c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2200      	movs	r2, #0
 8008322:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2220      	movs	r2, #32
 8008328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2200      	movs	r2, #0
 8008330:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008338:	f043 0220 	orr.w	r2, r3, #32
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2200      	movs	r2, #0
 8008344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008348:	2301      	movs	r3, #1
 800834a:	e007      	b.n	800835c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	695b      	ldr	r3, [r3, #20]
 8008352:	f003 0304 	and.w	r3, r3, #4
 8008356:	2b04      	cmp	r3, #4
 8008358:	d1ca      	bne.n	80082f0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800835a:	2300      	movs	r3, #0
}
 800835c:	4618      	mov	r0, r3
 800835e:	3710      	adds	r7, #16
 8008360:	46bd      	mov	sp, r7
 8008362:	bd80      	pop	{r7, pc}

08008364 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b084      	sub	sp, #16
 8008368:	af00      	add	r7, sp, #0
 800836a:	60f8      	str	r0, [r7, #12]
 800836c:	60b9      	str	r1, [r7, #8]
 800836e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008370:	e042      	b.n	80083f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	695b      	ldr	r3, [r3, #20]
 8008378:	f003 0310 	and.w	r3, r3, #16
 800837c:	2b10      	cmp	r3, #16
 800837e:	d119      	bne.n	80083b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f06f 0210 	mvn.w	r2, #16
 8008388:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2200      	movs	r2, #0
 800838e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2220      	movs	r2, #32
 8008394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2200      	movs	r2, #0
 800839c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	e029      	b.n	8008408 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083b4:	f7fe fc62 	bl	8006c7c <HAL_GetTick>
 80083b8:	4602      	mov	r2, r0
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	1ad3      	subs	r3, r2, r3
 80083be:	68ba      	ldr	r2, [r7, #8]
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d302      	bcc.n	80083ca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d116      	bne.n	80083f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2200      	movs	r2, #0
 80083ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2220      	movs	r2, #32
 80083d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083e4:	f043 0220 	orr.w	r2, r3, #32
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2200      	movs	r2, #0
 80083f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80083f4:	2301      	movs	r3, #1
 80083f6:	e007      	b.n	8008408 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	695b      	ldr	r3, [r3, #20]
 80083fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008402:	2b40      	cmp	r3, #64	; 0x40
 8008404:	d1b5      	bne.n	8008372 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008406:	2300      	movs	r3, #0
}
 8008408:	4618      	mov	r0, r3
 800840a:	3710      	adds	r7, #16
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008410:	b480      	push	{r7}
 8008412:	b083      	sub	sp, #12
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	695b      	ldr	r3, [r3, #20]
 800841e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008422:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008426:	d11b      	bne.n	8008460 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008430:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2220      	movs	r2, #32
 800843c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2200      	movs	r2, #0
 8008444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800844c:	f043 0204 	orr.w	r2, r3, #4
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2200      	movs	r2, #0
 8008458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800845c:	2301      	movs	r3, #1
 800845e:	e000      	b.n	8008462 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008460:	2300      	movs	r3, #0
}
 8008462:	4618      	mov	r0, r3
 8008464:	370c      	adds	r7, #12
 8008466:	46bd      	mov	sp, r7
 8008468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846c:	4770      	bx	lr

0800846e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800846e:	b580      	push	{r7, lr}
 8008470:	b084      	sub	sp, #16
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d101      	bne.n	8008480 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800847c:	2301      	movs	r3, #1
 800847e:	e034      	b.n	80084ea <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8008488:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f245 5255 	movw	r2, #21845	; 0x5555
 8008492:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	6852      	ldr	r2, [r2, #4]
 800849c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	687a      	ldr	r2, [r7, #4]
 80084a4:	6892      	ldr	r2, [r2, #8]
 80084a6:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80084a8:	f7fe fbe8 	bl	8006c7c <HAL_GetTick>
 80084ac:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80084ae:	e00f      	b.n	80084d0 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80084b0:	f7fe fbe4 	bl	8006c7c <HAL_GetTick>
 80084b4:	4602      	mov	r2, r0
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	1ad3      	subs	r3, r2, r3
 80084ba:	2b31      	cmp	r3, #49	; 0x31
 80084bc:	d908      	bls.n	80084d0 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	f003 0303 	and.w	r3, r3, #3
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d001      	beq.n	80084d0 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80084cc:	2303      	movs	r3, #3
 80084ce:	e00c      	b.n	80084ea <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	68db      	ldr	r3, [r3, #12]
 80084d6:	f003 0303 	and.w	r3, r3, #3
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d1e8      	bne.n	80084b0 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80084e6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80084e8:	2300      	movs	r3, #0
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3710      	adds	r7, #16
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}

080084f2 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80084f2:	b480      	push	{r7}
 80084f4:	b083      	sub	sp, #12
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8008502:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008504:	2300      	movs	r3, #0
}
 8008506:	4618      	mov	r0, r3
 8008508:	370c      	adds	r7, #12
 800850a:	46bd      	mov	sp, r7
 800850c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008510:	4770      	bx	lr
	...

08008514 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b086      	sub	sp, #24
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d101      	bne.n	8008526 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e267      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f003 0301 	and.w	r3, r3, #1
 800852e:	2b00      	cmp	r3, #0
 8008530:	d075      	beq.n	800861e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008532:	4b88      	ldr	r3, [pc, #544]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	f003 030c 	and.w	r3, r3, #12
 800853a:	2b04      	cmp	r3, #4
 800853c:	d00c      	beq.n	8008558 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800853e:	4b85      	ldr	r3, [pc, #532]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008546:	2b08      	cmp	r3, #8
 8008548:	d112      	bne.n	8008570 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800854a:	4b82      	ldr	r3, [pc, #520]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008552:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008556:	d10b      	bne.n	8008570 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008558:	4b7e      	ldr	r3, [pc, #504]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008560:	2b00      	cmp	r3, #0
 8008562:	d05b      	beq.n	800861c <HAL_RCC_OscConfig+0x108>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d157      	bne.n	800861c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	e242      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008578:	d106      	bne.n	8008588 <HAL_RCC_OscConfig+0x74>
 800857a:	4b76      	ldr	r3, [pc, #472]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4a75      	ldr	r2, [pc, #468]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 8008580:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008584:	6013      	str	r3, [r2, #0]
 8008586:	e01d      	b.n	80085c4 <HAL_RCC_OscConfig+0xb0>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008590:	d10c      	bne.n	80085ac <HAL_RCC_OscConfig+0x98>
 8008592:	4b70      	ldr	r3, [pc, #448]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a6f      	ldr	r2, [pc, #444]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 8008598:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800859c:	6013      	str	r3, [r2, #0]
 800859e:	4b6d      	ldr	r3, [pc, #436]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a6c      	ldr	r2, [pc, #432]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 80085a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085a8:	6013      	str	r3, [r2, #0]
 80085aa:	e00b      	b.n	80085c4 <HAL_RCC_OscConfig+0xb0>
 80085ac:	4b69      	ldr	r3, [pc, #420]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a68      	ldr	r2, [pc, #416]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 80085b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80085b6:	6013      	str	r3, [r2, #0]
 80085b8:	4b66      	ldr	r3, [pc, #408]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a65      	ldr	r2, [pc, #404]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 80085be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80085c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d013      	beq.n	80085f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085cc:	f7fe fb56 	bl	8006c7c <HAL_GetTick>
 80085d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085d2:	e008      	b.n	80085e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80085d4:	f7fe fb52 	bl	8006c7c <HAL_GetTick>
 80085d8:	4602      	mov	r2, r0
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	2b64      	cmp	r3, #100	; 0x64
 80085e0:	d901      	bls.n	80085e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e207      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085e6:	4b5b      	ldr	r3, [pc, #364]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d0f0      	beq.n	80085d4 <HAL_RCC_OscConfig+0xc0>
 80085f2:	e014      	b.n	800861e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085f4:	f7fe fb42 	bl	8006c7c <HAL_GetTick>
 80085f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80085fa:	e008      	b.n	800860e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80085fc:	f7fe fb3e 	bl	8006c7c <HAL_GetTick>
 8008600:	4602      	mov	r2, r0
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	1ad3      	subs	r3, r2, r3
 8008606:	2b64      	cmp	r3, #100	; 0x64
 8008608:	d901      	bls.n	800860e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800860a:	2303      	movs	r3, #3
 800860c:	e1f3      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800860e:	4b51      	ldr	r3, [pc, #324]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008616:	2b00      	cmp	r3, #0
 8008618:	d1f0      	bne.n	80085fc <HAL_RCC_OscConfig+0xe8>
 800861a:	e000      	b.n	800861e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800861c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f003 0302 	and.w	r3, r3, #2
 8008626:	2b00      	cmp	r3, #0
 8008628:	d063      	beq.n	80086f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800862a:	4b4a      	ldr	r3, [pc, #296]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 800862c:	689b      	ldr	r3, [r3, #8]
 800862e:	f003 030c 	and.w	r3, r3, #12
 8008632:	2b00      	cmp	r3, #0
 8008634:	d00b      	beq.n	800864e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008636:	4b47      	ldr	r3, [pc, #284]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800863e:	2b08      	cmp	r3, #8
 8008640:	d11c      	bne.n	800867c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008642:	4b44      	ldr	r3, [pc, #272]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800864a:	2b00      	cmp	r3, #0
 800864c:	d116      	bne.n	800867c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800864e:	4b41      	ldr	r3, [pc, #260]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f003 0302 	and.w	r3, r3, #2
 8008656:	2b00      	cmp	r3, #0
 8008658:	d005      	beq.n	8008666 <HAL_RCC_OscConfig+0x152>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	68db      	ldr	r3, [r3, #12]
 800865e:	2b01      	cmp	r3, #1
 8008660:	d001      	beq.n	8008666 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e1c7      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008666:	4b3b      	ldr	r3, [pc, #236]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	691b      	ldr	r3, [r3, #16]
 8008672:	00db      	lsls	r3, r3, #3
 8008674:	4937      	ldr	r1, [pc, #220]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 8008676:	4313      	orrs	r3, r2
 8008678:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800867a:	e03a      	b.n	80086f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	68db      	ldr	r3, [r3, #12]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d020      	beq.n	80086c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008684:	4b34      	ldr	r3, [pc, #208]	; (8008758 <HAL_RCC_OscConfig+0x244>)
 8008686:	2201      	movs	r2, #1
 8008688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800868a:	f7fe faf7 	bl	8006c7c <HAL_GetTick>
 800868e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008690:	e008      	b.n	80086a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008692:	f7fe faf3 	bl	8006c7c <HAL_GetTick>
 8008696:	4602      	mov	r2, r0
 8008698:	693b      	ldr	r3, [r7, #16]
 800869a:	1ad3      	subs	r3, r2, r3
 800869c:	2b02      	cmp	r3, #2
 800869e:	d901      	bls.n	80086a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80086a0:	2303      	movs	r3, #3
 80086a2:	e1a8      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086a4:	4b2b      	ldr	r3, [pc, #172]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f003 0302 	and.w	r3, r3, #2
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d0f0      	beq.n	8008692 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086b0:	4b28      	ldr	r3, [pc, #160]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	691b      	ldr	r3, [r3, #16]
 80086bc:	00db      	lsls	r3, r3, #3
 80086be:	4925      	ldr	r1, [pc, #148]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 80086c0:	4313      	orrs	r3, r2
 80086c2:	600b      	str	r3, [r1, #0]
 80086c4:	e015      	b.n	80086f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80086c6:	4b24      	ldr	r3, [pc, #144]	; (8008758 <HAL_RCC_OscConfig+0x244>)
 80086c8:	2200      	movs	r2, #0
 80086ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086cc:	f7fe fad6 	bl	8006c7c <HAL_GetTick>
 80086d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086d2:	e008      	b.n	80086e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80086d4:	f7fe fad2 	bl	8006c7c <HAL_GetTick>
 80086d8:	4602      	mov	r2, r0
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	1ad3      	subs	r3, r2, r3
 80086de:	2b02      	cmp	r3, #2
 80086e0:	d901      	bls.n	80086e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80086e2:	2303      	movs	r3, #3
 80086e4:	e187      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086e6:	4b1b      	ldr	r3, [pc, #108]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f003 0302 	and.w	r3, r3, #2
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d1f0      	bne.n	80086d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f003 0308 	and.w	r3, r3, #8
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d036      	beq.n	800876c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	695b      	ldr	r3, [r3, #20]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d016      	beq.n	8008734 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008706:	4b15      	ldr	r3, [pc, #84]	; (800875c <HAL_RCC_OscConfig+0x248>)
 8008708:	2201      	movs	r2, #1
 800870a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800870c:	f7fe fab6 	bl	8006c7c <HAL_GetTick>
 8008710:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008712:	e008      	b.n	8008726 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008714:	f7fe fab2 	bl	8006c7c <HAL_GetTick>
 8008718:	4602      	mov	r2, r0
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	1ad3      	subs	r3, r2, r3
 800871e:	2b02      	cmp	r3, #2
 8008720:	d901      	bls.n	8008726 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008722:	2303      	movs	r3, #3
 8008724:	e167      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008726:	4b0b      	ldr	r3, [pc, #44]	; (8008754 <HAL_RCC_OscConfig+0x240>)
 8008728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800872a:	f003 0302 	and.w	r3, r3, #2
 800872e:	2b00      	cmp	r3, #0
 8008730:	d0f0      	beq.n	8008714 <HAL_RCC_OscConfig+0x200>
 8008732:	e01b      	b.n	800876c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008734:	4b09      	ldr	r3, [pc, #36]	; (800875c <HAL_RCC_OscConfig+0x248>)
 8008736:	2200      	movs	r2, #0
 8008738:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800873a:	f7fe fa9f 	bl	8006c7c <HAL_GetTick>
 800873e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008740:	e00e      	b.n	8008760 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008742:	f7fe fa9b 	bl	8006c7c <HAL_GetTick>
 8008746:	4602      	mov	r2, r0
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	1ad3      	subs	r3, r2, r3
 800874c:	2b02      	cmp	r3, #2
 800874e:	d907      	bls.n	8008760 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008750:	2303      	movs	r3, #3
 8008752:	e150      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
 8008754:	40023800 	.word	0x40023800
 8008758:	42470000 	.word	0x42470000
 800875c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008760:	4b88      	ldr	r3, [pc, #544]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 8008762:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008764:	f003 0302 	and.w	r3, r3, #2
 8008768:	2b00      	cmp	r3, #0
 800876a:	d1ea      	bne.n	8008742 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f003 0304 	and.w	r3, r3, #4
 8008774:	2b00      	cmp	r3, #0
 8008776:	f000 8097 	beq.w	80088a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800877a:	2300      	movs	r3, #0
 800877c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800877e:	4b81      	ldr	r3, [pc, #516]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 8008780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008786:	2b00      	cmp	r3, #0
 8008788:	d10f      	bne.n	80087aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800878a:	2300      	movs	r3, #0
 800878c:	60bb      	str	r3, [r7, #8]
 800878e:	4b7d      	ldr	r3, [pc, #500]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 8008790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008792:	4a7c      	ldr	r2, [pc, #496]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 8008794:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008798:	6413      	str	r3, [r2, #64]	; 0x40
 800879a:	4b7a      	ldr	r3, [pc, #488]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 800879c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800879e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087a2:	60bb      	str	r3, [r7, #8]
 80087a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80087a6:	2301      	movs	r3, #1
 80087a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087aa:	4b77      	ldr	r3, [pc, #476]	; (8008988 <HAL_RCC_OscConfig+0x474>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d118      	bne.n	80087e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80087b6:	4b74      	ldr	r3, [pc, #464]	; (8008988 <HAL_RCC_OscConfig+0x474>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a73      	ldr	r2, [pc, #460]	; (8008988 <HAL_RCC_OscConfig+0x474>)
 80087bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80087c2:	f7fe fa5b 	bl	8006c7c <HAL_GetTick>
 80087c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087c8:	e008      	b.n	80087dc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087ca:	f7fe fa57 	bl	8006c7c <HAL_GetTick>
 80087ce:	4602      	mov	r2, r0
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	1ad3      	subs	r3, r2, r3
 80087d4:	2b02      	cmp	r3, #2
 80087d6:	d901      	bls.n	80087dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80087d8:	2303      	movs	r3, #3
 80087da:	e10c      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087dc:	4b6a      	ldr	r3, [pc, #424]	; (8008988 <HAL_RCC_OscConfig+0x474>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d0f0      	beq.n	80087ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d106      	bne.n	80087fe <HAL_RCC_OscConfig+0x2ea>
 80087f0:	4b64      	ldr	r3, [pc, #400]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 80087f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087f4:	4a63      	ldr	r2, [pc, #396]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 80087f6:	f043 0301 	orr.w	r3, r3, #1
 80087fa:	6713      	str	r3, [r2, #112]	; 0x70
 80087fc:	e01c      	b.n	8008838 <HAL_RCC_OscConfig+0x324>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	689b      	ldr	r3, [r3, #8]
 8008802:	2b05      	cmp	r3, #5
 8008804:	d10c      	bne.n	8008820 <HAL_RCC_OscConfig+0x30c>
 8008806:	4b5f      	ldr	r3, [pc, #380]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 8008808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800880a:	4a5e      	ldr	r2, [pc, #376]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 800880c:	f043 0304 	orr.w	r3, r3, #4
 8008810:	6713      	str	r3, [r2, #112]	; 0x70
 8008812:	4b5c      	ldr	r3, [pc, #368]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 8008814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008816:	4a5b      	ldr	r2, [pc, #364]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 8008818:	f043 0301 	orr.w	r3, r3, #1
 800881c:	6713      	str	r3, [r2, #112]	; 0x70
 800881e:	e00b      	b.n	8008838 <HAL_RCC_OscConfig+0x324>
 8008820:	4b58      	ldr	r3, [pc, #352]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 8008822:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008824:	4a57      	ldr	r2, [pc, #348]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 8008826:	f023 0301 	bic.w	r3, r3, #1
 800882a:	6713      	str	r3, [r2, #112]	; 0x70
 800882c:	4b55      	ldr	r3, [pc, #340]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 800882e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008830:	4a54      	ldr	r2, [pc, #336]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 8008832:	f023 0304 	bic.w	r3, r3, #4
 8008836:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d015      	beq.n	800886c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008840:	f7fe fa1c 	bl	8006c7c <HAL_GetTick>
 8008844:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008846:	e00a      	b.n	800885e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008848:	f7fe fa18 	bl	8006c7c <HAL_GetTick>
 800884c:	4602      	mov	r2, r0
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	1ad3      	subs	r3, r2, r3
 8008852:	f241 3288 	movw	r2, #5000	; 0x1388
 8008856:	4293      	cmp	r3, r2
 8008858:	d901      	bls.n	800885e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800885a:	2303      	movs	r3, #3
 800885c:	e0cb      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800885e:	4b49      	ldr	r3, [pc, #292]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 8008860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008862:	f003 0302 	and.w	r3, r3, #2
 8008866:	2b00      	cmp	r3, #0
 8008868:	d0ee      	beq.n	8008848 <HAL_RCC_OscConfig+0x334>
 800886a:	e014      	b.n	8008896 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800886c:	f7fe fa06 	bl	8006c7c <HAL_GetTick>
 8008870:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008872:	e00a      	b.n	800888a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008874:	f7fe fa02 	bl	8006c7c <HAL_GetTick>
 8008878:	4602      	mov	r2, r0
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	1ad3      	subs	r3, r2, r3
 800887e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008882:	4293      	cmp	r3, r2
 8008884:	d901      	bls.n	800888a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008886:	2303      	movs	r3, #3
 8008888:	e0b5      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800888a:	4b3e      	ldr	r3, [pc, #248]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 800888c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800888e:	f003 0302 	and.w	r3, r3, #2
 8008892:	2b00      	cmp	r3, #0
 8008894:	d1ee      	bne.n	8008874 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008896:	7dfb      	ldrb	r3, [r7, #23]
 8008898:	2b01      	cmp	r3, #1
 800889a:	d105      	bne.n	80088a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800889c:	4b39      	ldr	r3, [pc, #228]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 800889e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088a0:	4a38      	ldr	r2, [pc, #224]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 80088a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80088a6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	699b      	ldr	r3, [r3, #24]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	f000 80a1 	beq.w	80089f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80088b2:	4b34      	ldr	r3, [pc, #208]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	f003 030c 	and.w	r3, r3, #12
 80088ba:	2b08      	cmp	r3, #8
 80088bc:	d05c      	beq.n	8008978 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	699b      	ldr	r3, [r3, #24]
 80088c2:	2b02      	cmp	r3, #2
 80088c4:	d141      	bne.n	800894a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088c6:	4b31      	ldr	r3, [pc, #196]	; (800898c <HAL_RCC_OscConfig+0x478>)
 80088c8:	2200      	movs	r2, #0
 80088ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088cc:	f7fe f9d6 	bl	8006c7c <HAL_GetTick>
 80088d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088d2:	e008      	b.n	80088e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80088d4:	f7fe f9d2 	bl	8006c7c <HAL_GetTick>
 80088d8:	4602      	mov	r2, r0
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	1ad3      	subs	r3, r2, r3
 80088de:	2b02      	cmp	r3, #2
 80088e0:	d901      	bls.n	80088e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80088e2:	2303      	movs	r3, #3
 80088e4:	e087      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088e6:	4b27      	ldr	r3, [pc, #156]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d1f0      	bne.n	80088d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	69da      	ldr	r2, [r3, #28]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6a1b      	ldr	r3, [r3, #32]
 80088fa:	431a      	orrs	r2, r3
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008900:	019b      	lsls	r3, r3, #6
 8008902:	431a      	orrs	r2, r3
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008908:	085b      	lsrs	r3, r3, #1
 800890a:	3b01      	subs	r3, #1
 800890c:	041b      	lsls	r3, r3, #16
 800890e:	431a      	orrs	r2, r3
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008914:	061b      	lsls	r3, r3, #24
 8008916:	491b      	ldr	r1, [pc, #108]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 8008918:	4313      	orrs	r3, r2
 800891a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800891c:	4b1b      	ldr	r3, [pc, #108]	; (800898c <HAL_RCC_OscConfig+0x478>)
 800891e:	2201      	movs	r2, #1
 8008920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008922:	f7fe f9ab 	bl	8006c7c <HAL_GetTick>
 8008926:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008928:	e008      	b.n	800893c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800892a:	f7fe f9a7 	bl	8006c7c <HAL_GetTick>
 800892e:	4602      	mov	r2, r0
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	1ad3      	subs	r3, r2, r3
 8008934:	2b02      	cmp	r3, #2
 8008936:	d901      	bls.n	800893c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008938:	2303      	movs	r3, #3
 800893a:	e05c      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800893c:	4b11      	ldr	r3, [pc, #68]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008944:	2b00      	cmp	r3, #0
 8008946:	d0f0      	beq.n	800892a <HAL_RCC_OscConfig+0x416>
 8008948:	e054      	b.n	80089f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800894a:	4b10      	ldr	r3, [pc, #64]	; (800898c <HAL_RCC_OscConfig+0x478>)
 800894c:	2200      	movs	r2, #0
 800894e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008950:	f7fe f994 	bl	8006c7c <HAL_GetTick>
 8008954:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008956:	e008      	b.n	800896a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008958:	f7fe f990 	bl	8006c7c <HAL_GetTick>
 800895c:	4602      	mov	r2, r0
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	1ad3      	subs	r3, r2, r3
 8008962:	2b02      	cmp	r3, #2
 8008964:	d901      	bls.n	800896a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008966:	2303      	movs	r3, #3
 8008968:	e045      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800896a:	4b06      	ldr	r3, [pc, #24]	; (8008984 <HAL_RCC_OscConfig+0x470>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008972:	2b00      	cmp	r3, #0
 8008974:	d1f0      	bne.n	8008958 <HAL_RCC_OscConfig+0x444>
 8008976:	e03d      	b.n	80089f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	699b      	ldr	r3, [r3, #24]
 800897c:	2b01      	cmp	r3, #1
 800897e:	d107      	bne.n	8008990 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	e038      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
 8008984:	40023800 	.word	0x40023800
 8008988:	40007000 	.word	0x40007000
 800898c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008990:	4b1b      	ldr	r3, [pc, #108]	; (8008a00 <HAL_RCC_OscConfig+0x4ec>)
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	699b      	ldr	r3, [r3, #24]
 800899a:	2b01      	cmp	r3, #1
 800899c:	d028      	beq.n	80089f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d121      	bne.n	80089f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d11a      	bne.n	80089f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80089ba:	68fa      	ldr	r2, [r7, #12]
 80089bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80089c0:	4013      	ands	r3, r2
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80089c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d111      	bne.n	80089f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089d6:	085b      	lsrs	r3, r3, #1
 80089d8:	3b01      	subs	r3, #1
 80089da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80089dc:	429a      	cmp	r2, r3
 80089de:	d107      	bne.n	80089f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80089ec:	429a      	cmp	r2, r3
 80089ee:	d001      	beq.n	80089f4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80089f0:	2301      	movs	r3, #1
 80089f2:	e000      	b.n	80089f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80089f4:	2300      	movs	r3, #0
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3718      	adds	r7, #24
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
 80089fe:	bf00      	nop
 8008a00:	40023800 	.word	0x40023800

08008a04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b084      	sub	sp, #16
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d101      	bne.n	8008a18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008a14:	2301      	movs	r3, #1
 8008a16:	e0cc      	b.n	8008bb2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008a18:	4b68      	ldr	r3, [pc, #416]	; (8008bbc <HAL_RCC_ClockConfig+0x1b8>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f003 0307 	and.w	r3, r3, #7
 8008a20:	683a      	ldr	r2, [r7, #0]
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d90c      	bls.n	8008a40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a26:	4b65      	ldr	r3, [pc, #404]	; (8008bbc <HAL_RCC_ClockConfig+0x1b8>)
 8008a28:	683a      	ldr	r2, [r7, #0]
 8008a2a:	b2d2      	uxtb	r2, r2
 8008a2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a2e:	4b63      	ldr	r3, [pc, #396]	; (8008bbc <HAL_RCC_ClockConfig+0x1b8>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f003 0307 	and.w	r3, r3, #7
 8008a36:	683a      	ldr	r2, [r7, #0]
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	d001      	beq.n	8008a40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	e0b8      	b.n	8008bb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f003 0302 	and.w	r3, r3, #2
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d020      	beq.n	8008a8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f003 0304 	and.w	r3, r3, #4
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d005      	beq.n	8008a64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008a58:	4b59      	ldr	r3, [pc, #356]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a5a:	689b      	ldr	r3, [r3, #8]
 8008a5c:	4a58      	ldr	r2, [pc, #352]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008a62:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f003 0308 	and.w	r3, r3, #8
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d005      	beq.n	8008a7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008a70:	4b53      	ldr	r3, [pc, #332]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a72:	689b      	ldr	r3, [r3, #8]
 8008a74:	4a52      	ldr	r2, [pc, #328]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008a7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008a7c:	4b50      	ldr	r3, [pc, #320]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a7e:	689b      	ldr	r3, [r3, #8]
 8008a80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	494d      	ldr	r1, [pc, #308]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a8a:	4313      	orrs	r3, r2
 8008a8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f003 0301 	and.w	r3, r3, #1
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d044      	beq.n	8008b24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	685b      	ldr	r3, [r3, #4]
 8008a9e:	2b01      	cmp	r3, #1
 8008aa0:	d107      	bne.n	8008ab2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008aa2:	4b47      	ldr	r3, [pc, #284]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d119      	bne.n	8008ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	e07f      	b.n	8008bb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	2b02      	cmp	r3, #2
 8008ab8:	d003      	beq.n	8008ac2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008abe:	2b03      	cmp	r3, #3
 8008ac0:	d107      	bne.n	8008ad2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ac2:	4b3f      	ldr	r3, [pc, #252]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d109      	bne.n	8008ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e06f      	b.n	8008bb2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ad2:	4b3b      	ldr	r3, [pc, #236]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f003 0302 	and.w	r3, r3, #2
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d101      	bne.n	8008ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e067      	b.n	8008bb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008ae2:	4b37      	ldr	r3, [pc, #220]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	f023 0203 	bic.w	r2, r3, #3
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	4934      	ldr	r1, [pc, #208]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008af0:	4313      	orrs	r3, r2
 8008af2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008af4:	f7fe f8c2 	bl	8006c7c <HAL_GetTick>
 8008af8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008afa:	e00a      	b.n	8008b12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008afc:	f7fe f8be 	bl	8006c7c <HAL_GetTick>
 8008b00:	4602      	mov	r2, r0
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	1ad3      	subs	r3, r2, r3
 8008b06:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d901      	bls.n	8008b12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008b0e:	2303      	movs	r3, #3
 8008b10:	e04f      	b.n	8008bb2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b12:	4b2b      	ldr	r3, [pc, #172]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008b14:	689b      	ldr	r3, [r3, #8]
 8008b16:	f003 020c 	and.w	r2, r3, #12
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	429a      	cmp	r2, r3
 8008b22:	d1eb      	bne.n	8008afc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008b24:	4b25      	ldr	r3, [pc, #148]	; (8008bbc <HAL_RCC_ClockConfig+0x1b8>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 0307 	and.w	r3, r3, #7
 8008b2c:	683a      	ldr	r2, [r7, #0]
 8008b2e:	429a      	cmp	r2, r3
 8008b30:	d20c      	bcs.n	8008b4c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b32:	4b22      	ldr	r3, [pc, #136]	; (8008bbc <HAL_RCC_ClockConfig+0x1b8>)
 8008b34:	683a      	ldr	r2, [r7, #0]
 8008b36:	b2d2      	uxtb	r2, r2
 8008b38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b3a:	4b20      	ldr	r3, [pc, #128]	; (8008bbc <HAL_RCC_ClockConfig+0x1b8>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f003 0307 	and.w	r3, r3, #7
 8008b42:	683a      	ldr	r2, [r7, #0]
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d001      	beq.n	8008b4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	e032      	b.n	8008bb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f003 0304 	and.w	r3, r3, #4
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d008      	beq.n	8008b6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008b58:	4b19      	ldr	r3, [pc, #100]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	68db      	ldr	r3, [r3, #12]
 8008b64:	4916      	ldr	r1, [pc, #88]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008b66:	4313      	orrs	r3, r2
 8008b68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f003 0308 	and.w	r3, r3, #8
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d009      	beq.n	8008b8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008b76:	4b12      	ldr	r3, [pc, #72]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	691b      	ldr	r3, [r3, #16]
 8008b82:	00db      	lsls	r3, r3, #3
 8008b84:	490e      	ldr	r1, [pc, #56]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008b86:	4313      	orrs	r3, r2
 8008b88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008b8a:	f000 f821 	bl	8008bd0 <HAL_RCC_GetSysClockFreq>
 8008b8e:	4602      	mov	r2, r0
 8008b90:	4b0b      	ldr	r3, [pc, #44]	; (8008bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8008b92:	689b      	ldr	r3, [r3, #8]
 8008b94:	091b      	lsrs	r3, r3, #4
 8008b96:	f003 030f 	and.w	r3, r3, #15
 8008b9a:	490a      	ldr	r1, [pc, #40]	; (8008bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8008b9c:	5ccb      	ldrb	r3, [r1, r3]
 8008b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8008ba2:	4a09      	ldr	r2, [pc, #36]	; (8008bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8008ba4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008ba6:	4b09      	ldr	r3, [pc, #36]	; (8008bcc <HAL_RCC_ClockConfig+0x1c8>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	4618      	mov	r0, r3
 8008bac:	f7fe f822 	bl	8006bf4 <HAL_InitTick>

  return HAL_OK;
 8008bb0:	2300      	movs	r3, #0
}
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	3710      	adds	r7, #16
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bd80      	pop	{r7, pc}
 8008bba:	bf00      	nop
 8008bbc:	40023c00 	.word	0x40023c00
 8008bc0:	40023800 	.word	0x40023800
 8008bc4:	0800e0f0 	.word	0x0800e0f0
 8008bc8:	20000004 	.word	0x20000004
 8008bcc:	200000dc 	.word	0x200000dc

08008bd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008bd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008bd4:	b094      	sub	sp, #80	; 0x50
 8008bd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	647b      	str	r3, [r7, #68]	; 0x44
 8008bdc:	2300      	movs	r3, #0
 8008bde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008be0:	2300      	movs	r3, #0
 8008be2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008be4:	2300      	movs	r3, #0
 8008be6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008be8:	4b79      	ldr	r3, [pc, #484]	; (8008dd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	f003 030c 	and.w	r3, r3, #12
 8008bf0:	2b08      	cmp	r3, #8
 8008bf2:	d00d      	beq.n	8008c10 <HAL_RCC_GetSysClockFreq+0x40>
 8008bf4:	2b08      	cmp	r3, #8
 8008bf6:	f200 80e1 	bhi.w	8008dbc <HAL_RCC_GetSysClockFreq+0x1ec>
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d002      	beq.n	8008c04 <HAL_RCC_GetSysClockFreq+0x34>
 8008bfe:	2b04      	cmp	r3, #4
 8008c00:	d003      	beq.n	8008c0a <HAL_RCC_GetSysClockFreq+0x3a>
 8008c02:	e0db      	b.n	8008dbc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008c04:	4b73      	ldr	r3, [pc, #460]	; (8008dd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8008c06:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008c08:	e0db      	b.n	8008dc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008c0a:	4b73      	ldr	r3, [pc, #460]	; (8008dd8 <HAL_RCC_GetSysClockFreq+0x208>)
 8008c0c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008c0e:	e0d8      	b.n	8008dc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008c10:	4b6f      	ldr	r3, [pc, #444]	; (8008dd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008c12:	685b      	ldr	r3, [r3, #4]
 8008c14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008c18:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008c1a:	4b6d      	ldr	r3, [pc, #436]	; (8008dd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d063      	beq.n	8008cee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008c26:	4b6a      	ldr	r3, [pc, #424]	; (8008dd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	099b      	lsrs	r3, r3, #6
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c30:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c38:	633b      	str	r3, [r7, #48]	; 0x30
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	637b      	str	r3, [r7, #52]	; 0x34
 8008c3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008c42:	4622      	mov	r2, r4
 8008c44:	462b      	mov	r3, r5
 8008c46:	f04f 0000 	mov.w	r0, #0
 8008c4a:	f04f 0100 	mov.w	r1, #0
 8008c4e:	0159      	lsls	r1, r3, #5
 8008c50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008c54:	0150      	lsls	r0, r2, #5
 8008c56:	4602      	mov	r2, r0
 8008c58:	460b      	mov	r3, r1
 8008c5a:	4621      	mov	r1, r4
 8008c5c:	1a51      	subs	r1, r2, r1
 8008c5e:	6139      	str	r1, [r7, #16]
 8008c60:	4629      	mov	r1, r5
 8008c62:	eb63 0301 	sbc.w	r3, r3, r1
 8008c66:	617b      	str	r3, [r7, #20]
 8008c68:	f04f 0200 	mov.w	r2, #0
 8008c6c:	f04f 0300 	mov.w	r3, #0
 8008c70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008c74:	4659      	mov	r1, fp
 8008c76:	018b      	lsls	r3, r1, #6
 8008c78:	4651      	mov	r1, sl
 8008c7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008c7e:	4651      	mov	r1, sl
 8008c80:	018a      	lsls	r2, r1, #6
 8008c82:	4651      	mov	r1, sl
 8008c84:	ebb2 0801 	subs.w	r8, r2, r1
 8008c88:	4659      	mov	r1, fp
 8008c8a:	eb63 0901 	sbc.w	r9, r3, r1
 8008c8e:	f04f 0200 	mov.w	r2, #0
 8008c92:	f04f 0300 	mov.w	r3, #0
 8008c96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008c9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008c9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008ca2:	4690      	mov	r8, r2
 8008ca4:	4699      	mov	r9, r3
 8008ca6:	4623      	mov	r3, r4
 8008ca8:	eb18 0303 	adds.w	r3, r8, r3
 8008cac:	60bb      	str	r3, [r7, #8]
 8008cae:	462b      	mov	r3, r5
 8008cb0:	eb49 0303 	adc.w	r3, r9, r3
 8008cb4:	60fb      	str	r3, [r7, #12]
 8008cb6:	f04f 0200 	mov.w	r2, #0
 8008cba:	f04f 0300 	mov.w	r3, #0
 8008cbe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008cc2:	4629      	mov	r1, r5
 8008cc4:	024b      	lsls	r3, r1, #9
 8008cc6:	4621      	mov	r1, r4
 8008cc8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008ccc:	4621      	mov	r1, r4
 8008cce:	024a      	lsls	r2, r1, #9
 8008cd0:	4610      	mov	r0, r2
 8008cd2:	4619      	mov	r1, r3
 8008cd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008cda:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008cdc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008ce0:	f7f7 fad6 	bl	8000290 <__aeabi_uldivmod>
 8008ce4:	4602      	mov	r2, r0
 8008ce6:	460b      	mov	r3, r1
 8008ce8:	4613      	mov	r3, r2
 8008cea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008cec:	e058      	b.n	8008da0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008cee:	4b38      	ldr	r3, [pc, #224]	; (8008dd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	099b      	lsrs	r3, r3, #6
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	4611      	mov	r1, r2
 8008cfa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008cfe:	623b      	str	r3, [r7, #32]
 8008d00:	2300      	movs	r3, #0
 8008d02:	627b      	str	r3, [r7, #36]	; 0x24
 8008d04:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008d08:	4642      	mov	r2, r8
 8008d0a:	464b      	mov	r3, r9
 8008d0c:	f04f 0000 	mov.w	r0, #0
 8008d10:	f04f 0100 	mov.w	r1, #0
 8008d14:	0159      	lsls	r1, r3, #5
 8008d16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008d1a:	0150      	lsls	r0, r2, #5
 8008d1c:	4602      	mov	r2, r0
 8008d1e:	460b      	mov	r3, r1
 8008d20:	4641      	mov	r1, r8
 8008d22:	ebb2 0a01 	subs.w	sl, r2, r1
 8008d26:	4649      	mov	r1, r9
 8008d28:	eb63 0b01 	sbc.w	fp, r3, r1
 8008d2c:	f04f 0200 	mov.w	r2, #0
 8008d30:	f04f 0300 	mov.w	r3, #0
 8008d34:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008d38:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008d3c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008d40:	ebb2 040a 	subs.w	r4, r2, sl
 8008d44:	eb63 050b 	sbc.w	r5, r3, fp
 8008d48:	f04f 0200 	mov.w	r2, #0
 8008d4c:	f04f 0300 	mov.w	r3, #0
 8008d50:	00eb      	lsls	r3, r5, #3
 8008d52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d56:	00e2      	lsls	r2, r4, #3
 8008d58:	4614      	mov	r4, r2
 8008d5a:	461d      	mov	r5, r3
 8008d5c:	4643      	mov	r3, r8
 8008d5e:	18e3      	adds	r3, r4, r3
 8008d60:	603b      	str	r3, [r7, #0]
 8008d62:	464b      	mov	r3, r9
 8008d64:	eb45 0303 	adc.w	r3, r5, r3
 8008d68:	607b      	str	r3, [r7, #4]
 8008d6a:	f04f 0200 	mov.w	r2, #0
 8008d6e:	f04f 0300 	mov.w	r3, #0
 8008d72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008d76:	4629      	mov	r1, r5
 8008d78:	028b      	lsls	r3, r1, #10
 8008d7a:	4621      	mov	r1, r4
 8008d7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008d80:	4621      	mov	r1, r4
 8008d82:	028a      	lsls	r2, r1, #10
 8008d84:	4610      	mov	r0, r2
 8008d86:	4619      	mov	r1, r3
 8008d88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	61bb      	str	r3, [r7, #24]
 8008d8e:	61fa      	str	r2, [r7, #28]
 8008d90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008d94:	f7f7 fa7c 	bl	8000290 <__aeabi_uldivmod>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	460b      	mov	r3, r1
 8008d9c:	4613      	mov	r3, r2
 8008d9e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008da0:	4b0b      	ldr	r3, [pc, #44]	; (8008dd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	0c1b      	lsrs	r3, r3, #16
 8008da6:	f003 0303 	and.w	r3, r3, #3
 8008daa:	3301      	adds	r3, #1
 8008dac:	005b      	lsls	r3, r3, #1
 8008dae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008db0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008db2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008db8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008dba:	e002      	b.n	8008dc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008dbc:	4b05      	ldr	r3, [pc, #20]	; (8008dd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8008dbe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008dc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008dc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3750      	adds	r7, #80	; 0x50
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008dce:	bf00      	nop
 8008dd0:	40023800 	.word	0x40023800
 8008dd4:	00f42400 	.word	0x00f42400
 8008dd8:	007a1200 	.word	0x007a1200

08008ddc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008ddc:	b480      	push	{r7}
 8008dde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008de0:	4b03      	ldr	r3, [pc, #12]	; (8008df0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008de2:	681b      	ldr	r3, [r3, #0]
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	46bd      	mov	sp, r7
 8008de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dec:	4770      	bx	lr
 8008dee:	bf00      	nop
 8008df0:	20000004 	.word	0x20000004

08008df4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008df8:	f7ff fff0 	bl	8008ddc <HAL_RCC_GetHCLKFreq>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	4b05      	ldr	r3, [pc, #20]	; (8008e14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	0a9b      	lsrs	r3, r3, #10
 8008e04:	f003 0307 	and.w	r3, r3, #7
 8008e08:	4903      	ldr	r1, [pc, #12]	; (8008e18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008e0a:	5ccb      	ldrb	r3, [r1, r3]
 8008e0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	bd80      	pop	{r7, pc}
 8008e14:	40023800 	.word	0x40023800
 8008e18:	0800e100 	.word	0x0800e100

08008e1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008e20:	f7ff ffdc 	bl	8008ddc <HAL_RCC_GetHCLKFreq>
 8008e24:	4602      	mov	r2, r0
 8008e26:	4b05      	ldr	r3, [pc, #20]	; (8008e3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008e28:	689b      	ldr	r3, [r3, #8]
 8008e2a:	0b5b      	lsrs	r3, r3, #13
 8008e2c:	f003 0307 	and.w	r3, r3, #7
 8008e30:	4903      	ldr	r1, [pc, #12]	; (8008e40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008e32:	5ccb      	ldrb	r3, [r1, r3]
 8008e34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	bd80      	pop	{r7, pc}
 8008e3c:	40023800 	.word	0x40023800
 8008e40:	0800e100 	.word	0x0800e100

08008e44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b082      	sub	sp, #8
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d101      	bne.n	8008e56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008e52:	2301      	movs	r3, #1
 8008e54:	e07b      	b.n	8008f4e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d108      	bne.n	8008e70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e66:	d009      	beq.n	8008e7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	61da      	str	r2, [r3, #28]
 8008e6e:	e005      	b.n	8008e7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2200      	movs	r2, #0
 8008e74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008e88:	b2db      	uxtb	r3, r3
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d106      	bne.n	8008e9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2200      	movs	r2, #0
 8008e92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f7f8 fba0 	bl	80015dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2202      	movs	r2, #2
 8008ea0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	681a      	ldr	r2, [r3, #0]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008eb2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	689b      	ldr	r3, [r3, #8]
 8008ec0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008ec4:	431a      	orrs	r2, r3
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ece:	431a      	orrs	r2, r3
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	691b      	ldr	r3, [r3, #16]
 8008ed4:	f003 0302 	and.w	r3, r3, #2
 8008ed8:	431a      	orrs	r2, r3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	695b      	ldr	r3, [r3, #20]
 8008ede:	f003 0301 	and.w	r3, r3, #1
 8008ee2:	431a      	orrs	r2, r3
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	699b      	ldr	r3, [r3, #24]
 8008ee8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008eec:	431a      	orrs	r2, r3
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	69db      	ldr	r3, [r3, #28]
 8008ef2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008ef6:	431a      	orrs	r2, r3
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6a1b      	ldr	r3, [r3, #32]
 8008efc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f00:	ea42 0103 	orr.w	r1, r2, r3
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f08:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	430a      	orrs	r2, r1
 8008f12:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	699b      	ldr	r3, [r3, #24]
 8008f18:	0c1b      	lsrs	r3, r3, #16
 8008f1a:	f003 0104 	and.w	r1, r3, #4
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f22:	f003 0210 	and.w	r2, r3, #16
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	430a      	orrs	r2, r1
 8008f2c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	69da      	ldr	r2, [r3, #28]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008f3c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2200      	movs	r2, #0
 8008f42:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2201      	movs	r2, #1
 8008f48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008f4c:	2300      	movs	r3, #0
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3708      	adds	r7, #8
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}

08008f56 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f56:	b580      	push	{r7, lr}
 8008f58:	b088      	sub	sp, #32
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	60f8      	str	r0, [r7, #12]
 8008f5e:	60b9      	str	r1, [r7, #8]
 8008f60:	603b      	str	r3, [r7, #0]
 8008f62:	4613      	mov	r3, r2
 8008f64:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008f66:	2300      	movs	r3, #0
 8008f68:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008f70:	2b01      	cmp	r3, #1
 8008f72:	d101      	bne.n	8008f78 <HAL_SPI_Transmit+0x22>
 8008f74:	2302      	movs	r3, #2
 8008f76:	e126      	b.n	80091c6 <HAL_SPI_Transmit+0x270>
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f80:	f7fd fe7c 	bl	8006c7c <HAL_GetTick>
 8008f84:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008f86:	88fb      	ldrh	r3, [r7, #6]
 8008f88:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008f90:	b2db      	uxtb	r3, r3
 8008f92:	2b01      	cmp	r3, #1
 8008f94:	d002      	beq.n	8008f9c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008f96:	2302      	movs	r3, #2
 8008f98:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008f9a:	e10b      	b.n	80091b4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d002      	beq.n	8008fa8 <HAL_SPI_Transmit+0x52>
 8008fa2:	88fb      	ldrh	r3, [r7, #6]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d102      	bne.n	8008fae <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008fa8:	2301      	movs	r3, #1
 8008faa:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008fac:	e102      	b.n	80091b4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	2203      	movs	r2, #3
 8008fb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	68ba      	ldr	r2, [r7, #8]
 8008fc0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	88fa      	ldrh	r2, [r7, #6]
 8008fc6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	88fa      	ldrh	r2, [r7, #6]
 8008fcc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	689b      	ldr	r3, [r3, #8]
 8008ff0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ff4:	d10f      	bne.n	8009016 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	681a      	ldr	r2, [r3, #0]
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009004:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009014:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009020:	2b40      	cmp	r3, #64	; 0x40
 8009022:	d007      	beq.n	8009034 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	681a      	ldr	r2, [r3, #0]
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009032:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	68db      	ldr	r3, [r3, #12]
 8009038:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800903c:	d14b      	bne.n	80090d6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	685b      	ldr	r3, [r3, #4]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d002      	beq.n	800904c <HAL_SPI_Transmit+0xf6>
 8009046:	8afb      	ldrh	r3, [r7, #22]
 8009048:	2b01      	cmp	r3, #1
 800904a:	d13e      	bne.n	80090ca <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009050:	881a      	ldrh	r2, [r3, #0]
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800905c:	1c9a      	adds	r2, r3, #2
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009066:	b29b      	uxth	r3, r3
 8009068:	3b01      	subs	r3, #1
 800906a:	b29a      	uxth	r2, r3
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009070:	e02b      	b.n	80090ca <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	689b      	ldr	r3, [r3, #8]
 8009078:	f003 0302 	and.w	r3, r3, #2
 800907c:	2b02      	cmp	r3, #2
 800907e:	d112      	bne.n	80090a6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009084:	881a      	ldrh	r2, [r3, #0]
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009090:	1c9a      	adds	r2, r3, #2
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800909a:	b29b      	uxth	r3, r3
 800909c:	3b01      	subs	r3, #1
 800909e:	b29a      	uxth	r2, r3
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	86da      	strh	r2, [r3, #54]	; 0x36
 80090a4:	e011      	b.n	80090ca <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090a6:	f7fd fde9 	bl	8006c7c <HAL_GetTick>
 80090aa:	4602      	mov	r2, r0
 80090ac:	69bb      	ldr	r3, [r7, #24]
 80090ae:	1ad3      	subs	r3, r2, r3
 80090b0:	683a      	ldr	r2, [r7, #0]
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d803      	bhi.n	80090be <HAL_SPI_Transmit+0x168>
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090bc:	d102      	bne.n	80090c4 <HAL_SPI_Transmit+0x16e>
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d102      	bne.n	80090ca <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80090c4:	2303      	movs	r3, #3
 80090c6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80090c8:	e074      	b.n	80091b4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d1ce      	bne.n	8009072 <HAL_SPI_Transmit+0x11c>
 80090d4:	e04c      	b.n	8009170 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	685b      	ldr	r3, [r3, #4]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d002      	beq.n	80090e4 <HAL_SPI_Transmit+0x18e>
 80090de:	8afb      	ldrh	r3, [r7, #22]
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d140      	bne.n	8009166 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	330c      	adds	r3, #12
 80090ee:	7812      	ldrb	r2, [r2, #0]
 80090f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090f6:	1c5a      	adds	r2, r3, #1
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009100:	b29b      	uxth	r3, r3
 8009102:	3b01      	subs	r3, #1
 8009104:	b29a      	uxth	r2, r3
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800910a:	e02c      	b.n	8009166 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	689b      	ldr	r3, [r3, #8]
 8009112:	f003 0302 	and.w	r3, r3, #2
 8009116:	2b02      	cmp	r3, #2
 8009118:	d113      	bne.n	8009142 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	330c      	adds	r3, #12
 8009124:	7812      	ldrb	r2, [r2, #0]
 8009126:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800912c:	1c5a      	adds	r2, r3, #1
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009136:	b29b      	uxth	r3, r3
 8009138:	3b01      	subs	r3, #1
 800913a:	b29a      	uxth	r2, r3
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	86da      	strh	r2, [r3, #54]	; 0x36
 8009140:	e011      	b.n	8009166 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009142:	f7fd fd9b 	bl	8006c7c <HAL_GetTick>
 8009146:	4602      	mov	r2, r0
 8009148:	69bb      	ldr	r3, [r7, #24]
 800914a:	1ad3      	subs	r3, r2, r3
 800914c:	683a      	ldr	r2, [r7, #0]
 800914e:	429a      	cmp	r2, r3
 8009150:	d803      	bhi.n	800915a <HAL_SPI_Transmit+0x204>
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009158:	d102      	bne.n	8009160 <HAL_SPI_Transmit+0x20a>
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d102      	bne.n	8009166 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8009160:	2303      	movs	r3, #3
 8009162:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009164:	e026      	b.n	80091b4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800916a:	b29b      	uxth	r3, r3
 800916c:	2b00      	cmp	r3, #0
 800916e:	d1cd      	bne.n	800910c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009170:	69ba      	ldr	r2, [r7, #24]
 8009172:	6839      	ldr	r1, [r7, #0]
 8009174:	68f8      	ldr	r0, [r7, #12]
 8009176:	f000 fa55 	bl	8009624 <SPI_EndRxTxTransaction>
 800917a:	4603      	mov	r3, r0
 800917c:	2b00      	cmp	r3, #0
 800917e:	d002      	beq.n	8009186 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2220      	movs	r2, #32
 8009184:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	689b      	ldr	r3, [r3, #8]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d10a      	bne.n	80091a4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800918e:	2300      	movs	r3, #0
 8009190:	613b      	str	r3, [r7, #16]
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	68db      	ldr	r3, [r3, #12]
 8009198:	613b      	str	r3, [r7, #16]
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	613b      	str	r3, [r7, #16]
 80091a2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d002      	beq.n	80091b2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80091ac:	2301      	movs	r3, #1
 80091ae:	77fb      	strb	r3, [r7, #31]
 80091b0:	e000      	b.n	80091b4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80091b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2201      	movs	r2, #1
 80091b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2200      	movs	r2, #0
 80091c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80091c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80091c6:	4618      	mov	r0, r3
 80091c8:	3720      	adds	r7, #32
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd80      	pop	{r7, pc}

080091ce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80091ce:	b580      	push	{r7, lr}
 80091d0:	b08c      	sub	sp, #48	; 0x30
 80091d2:	af00      	add	r7, sp, #0
 80091d4:	60f8      	str	r0, [r7, #12]
 80091d6:	60b9      	str	r1, [r7, #8]
 80091d8:	607a      	str	r2, [r7, #4]
 80091da:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80091dc:	2301      	movs	r3, #1
 80091de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80091e0:	2300      	movs	r3, #0
 80091e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d101      	bne.n	80091f4 <HAL_SPI_TransmitReceive+0x26>
 80091f0:	2302      	movs	r3, #2
 80091f2:	e18a      	b.n	800950a <HAL_SPI_TransmitReceive+0x33c>
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2201      	movs	r2, #1
 80091f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80091fc:	f7fd fd3e 	bl	8006c7c <HAL_GetTick>
 8009200:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009208:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009212:	887b      	ldrh	r3, [r7, #2]
 8009214:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009216:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800921a:	2b01      	cmp	r3, #1
 800921c:	d00f      	beq.n	800923e <HAL_SPI_TransmitReceive+0x70>
 800921e:	69fb      	ldr	r3, [r7, #28]
 8009220:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009224:	d107      	bne.n	8009236 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	689b      	ldr	r3, [r3, #8]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d103      	bne.n	8009236 <HAL_SPI_TransmitReceive+0x68>
 800922e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009232:	2b04      	cmp	r3, #4
 8009234:	d003      	beq.n	800923e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009236:	2302      	movs	r3, #2
 8009238:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800923c:	e15b      	b.n	80094f6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d005      	beq.n	8009250 <HAL_SPI_TransmitReceive+0x82>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d002      	beq.n	8009250 <HAL_SPI_TransmitReceive+0x82>
 800924a:	887b      	ldrh	r3, [r7, #2]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d103      	bne.n	8009258 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009250:	2301      	movs	r3, #1
 8009252:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009256:	e14e      	b.n	80094f6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800925e:	b2db      	uxtb	r3, r3
 8009260:	2b04      	cmp	r3, #4
 8009262:	d003      	beq.n	800926c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	2205      	movs	r2, #5
 8009268:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	2200      	movs	r2, #0
 8009270:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	687a      	ldr	r2, [r7, #4]
 8009276:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	887a      	ldrh	r2, [r7, #2]
 800927c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	887a      	ldrh	r2, [r7, #2]
 8009282:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	68ba      	ldr	r2, [r7, #8]
 8009288:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	887a      	ldrh	r2, [r7, #2]
 800928e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	887a      	ldrh	r2, [r7, #2]
 8009294:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2200      	movs	r2, #0
 800929a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	2200      	movs	r2, #0
 80092a0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092ac:	2b40      	cmp	r3, #64	; 0x40
 80092ae:	d007      	beq.n	80092c0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	681a      	ldr	r2, [r3, #0]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	68db      	ldr	r3, [r3, #12]
 80092c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092c8:	d178      	bne.n	80093bc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d002      	beq.n	80092d8 <HAL_SPI_TransmitReceive+0x10a>
 80092d2:	8b7b      	ldrh	r3, [r7, #26]
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d166      	bne.n	80093a6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092dc:	881a      	ldrh	r2, [r3, #0]
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092e8:	1c9a      	adds	r2, r3, #2
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092f2:	b29b      	uxth	r3, r3
 80092f4:	3b01      	subs	r3, #1
 80092f6:	b29a      	uxth	r2, r3
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80092fc:	e053      	b.n	80093a6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	689b      	ldr	r3, [r3, #8]
 8009304:	f003 0302 	and.w	r3, r3, #2
 8009308:	2b02      	cmp	r3, #2
 800930a:	d11b      	bne.n	8009344 <HAL_SPI_TransmitReceive+0x176>
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009310:	b29b      	uxth	r3, r3
 8009312:	2b00      	cmp	r3, #0
 8009314:	d016      	beq.n	8009344 <HAL_SPI_TransmitReceive+0x176>
 8009316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009318:	2b01      	cmp	r3, #1
 800931a:	d113      	bne.n	8009344 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009320:	881a      	ldrh	r2, [r3, #0]
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800932c:	1c9a      	adds	r2, r3, #2
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009336:	b29b      	uxth	r3, r3
 8009338:	3b01      	subs	r3, #1
 800933a:	b29a      	uxth	r2, r3
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009340:	2300      	movs	r3, #0
 8009342:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	f003 0301 	and.w	r3, r3, #1
 800934e:	2b01      	cmp	r3, #1
 8009350:	d119      	bne.n	8009386 <HAL_SPI_TransmitReceive+0x1b8>
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009356:	b29b      	uxth	r3, r3
 8009358:	2b00      	cmp	r3, #0
 800935a:	d014      	beq.n	8009386 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	68da      	ldr	r2, [r3, #12]
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009366:	b292      	uxth	r2, r2
 8009368:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800936e:	1c9a      	adds	r2, r3, #2
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009378:	b29b      	uxth	r3, r3
 800937a:	3b01      	subs	r3, #1
 800937c:	b29a      	uxth	r2, r3
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009382:	2301      	movs	r3, #1
 8009384:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009386:	f7fd fc79 	bl	8006c7c <HAL_GetTick>
 800938a:	4602      	mov	r2, r0
 800938c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800938e:	1ad3      	subs	r3, r2, r3
 8009390:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009392:	429a      	cmp	r2, r3
 8009394:	d807      	bhi.n	80093a6 <HAL_SPI_TransmitReceive+0x1d8>
 8009396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800939c:	d003      	beq.n	80093a6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800939e:	2303      	movs	r3, #3
 80093a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80093a4:	e0a7      	b.n	80094f6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d1a6      	bne.n	80092fe <HAL_SPI_TransmitReceive+0x130>
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093b4:	b29b      	uxth	r3, r3
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d1a1      	bne.n	80092fe <HAL_SPI_TransmitReceive+0x130>
 80093ba:	e07c      	b.n	80094b6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d002      	beq.n	80093ca <HAL_SPI_TransmitReceive+0x1fc>
 80093c4:	8b7b      	ldrh	r3, [r7, #26]
 80093c6:	2b01      	cmp	r3, #1
 80093c8:	d16b      	bne.n	80094a2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	330c      	adds	r3, #12
 80093d4:	7812      	ldrb	r2, [r2, #0]
 80093d6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093dc:	1c5a      	adds	r2, r3, #1
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	3b01      	subs	r3, #1
 80093ea:	b29a      	uxth	r2, r3
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80093f0:	e057      	b.n	80094a2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	689b      	ldr	r3, [r3, #8]
 80093f8:	f003 0302 	and.w	r3, r3, #2
 80093fc:	2b02      	cmp	r3, #2
 80093fe:	d11c      	bne.n	800943a <HAL_SPI_TransmitReceive+0x26c>
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009404:	b29b      	uxth	r3, r3
 8009406:	2b00      	cmp	r3, #0
 8009408:	d017      	beq.n	800943a <HAL_SPI_TransmitReceive+0x26c>
 800940a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800940c:	2b01      	cmp	r3, #1
 800940e:	d114      	bne.n	800943a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	330c      	adds	r3, #12
 800941a:	7812      	ldrb	r2, [r2, #0]
 800941c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009422:	1c5a      	adds	r2, r3, #1
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800942c:	b29b      	uxth	r3, r3
 800942e:	3b01      	subs	r3, #1
 8009430:	b29a      	uxth	r2, r3
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009436:	2300      	movs	r3, #0
 8009438:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	f003 0301 	and.w	r3, r3, #1
 8009444:	2b01      	cmp	r3, #1
 8009446:	d119      	bne.n	800947c <HAL_SPI_TransmitReceive+0x2ae>
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800944c:	b29b      	uxth	r3, r3
 800944e:	2b00      	cmp	r3, #0
 8009450:	d014      	beq.n	800947c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	68da      	ldr	r2, [r3, #12]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800945c:	b2d2      	uxtb	r2, r2
 800945e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009464:	1c5a      	adds	r2, r3, #1
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800946e:	b29b      	uxth	r3, r3
 8009470:	3b01      	subs	r3, #1
 8009472:	b29a      	uxth	r2, r3
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009478:	2301      	movs	r3, #1
 800947a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800947c:	f7fd fbfe 	bl	8006c7c <HAL_GetTick>
 8009480:	4602      	mov	r2, r0
 8009482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009484:	1ad3      	subs	r3, r2, r3
 8009486:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009488:	429a      	cmp	r2, r3
 800948a:	d803      	bhi.n	8009494 <HAL_SPI_TransmitReceive+0x2c6>
 800948c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800948e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009492:	d102      	bne.n	800949a <HAL_SPI_TransmitReceive+0x2cc>
 8009494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009496:	2b00      	cmp	r3, #0
 8009498:	d103      	bne.n	80094a2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800949a:	2303      	movs	r3, #3
 800949c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80094a0:	e029      	b.n	80094f6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d1a2      	bne.n	80093f2 <HAL_SPI_TransmitReceive+0x224>
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094b0:	b29b      	uxth	r3, r3
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d19d      	bne.n	80093f2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80094b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094b8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80094ba:	68f8      	ldr	r0, [r7, #12]
 80094bc:	f000 f8b2 	bl	8009624 <SPI_EndRxTxTransaction>
 80094c0:	4603      	mov	r3, r0
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d006      	beq.n	80094d4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80094c6:	2301      	movs	r3, #1
 80094c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	2220      	movs	r2, #32
 80094d0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80094d2:	e010      	b.n	80094f6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	689b      	ldr	r3, [r3, #8]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d10b      	bne.n	80094f4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80094dc:	2300      	movs	r3, #0
 80094de:	617b      	str	r3, [r7, #20]
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	68db      	ldr	r3, [r3, #12]
 80094e6:	617b      	str	r3, [r7, #20]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	689b      	ldr	r3, [r3, #8]
 80094ee:	617b      	str	r3, [r7, #20]
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	e000      	b.n	80094f6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80094f4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	2201      	movs	r2, #1
 80094fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2200      	movs	r2, #0
 8009502:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009506:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800950a:	4618      	mov	r0, r3
 800950c:	3730      	adds	r7, #48	; 0x30
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}
	...

08009514 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b088      	sub	sp, #32
 8009518:	af00      	add	r7, sp, #0
 800951a:	60f8      	str	r0, [r7, #12]
 800951c:	60b9      	str	r1, [r7, #8]
 800951e:	603b      	str	r3, [r7, #0]
 8009520:	4613      	mov	r3, r2
 8009522:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009524:	f7fd fbaa 	bl	8006c7c <HAL_GetTick>
 8009528:	4602      	mov	r2, r0
 800952a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800952c:	1a9b      	subs	r3, r3, r2
 800952e:	683a      	ldr	r2, [r7, #0]
 8009530:	4413      	add	r3, r2
 8009532:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009534:	f7fd fba2 	bl	8006c7c <HAL_GetTick>
 8009538:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800953a:	4b39      	ldr	r3, [pc, #228]	; (8009620 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	015b      	lsls	r3, r3, #5
 8009540:	0d1b      	lsrs	r3, r3, #20
 8009542:	69fa      	ldr	r2, [r7, #28]
 8009544:	fb02 f303 	mul.w	r3, r2, r3
 8009548:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800954a:	e054      	b.n	80095f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009552:	d050      	beq.n	80095f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009554:	f7fd fb92 	bl	8006c7c <HAL_GetTick>
 8009558:	4602      	mov	r2, r0
 800955a:	69bb      	ldr	r3, [r7, #24]
 800955c:	1ad3      	subs	r3, r2, r3
 800955e:	69fa      	ldr	r2, [r7, #28]
 8009560:	429a      	cmp	r2, r3
 8009562:	d902      	bls.n	800956a <SPI_WaitFlagStateUntilTimeout+0x56>
 8009564:	69fb      	ldr	r3, [r7, #28]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d13d      	bne.n	80095e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	685a      	ldr	r2, [r3, #4]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009578:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009582:	d111      	bne.n	80095a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	689b      	ldr	r3, [r3, #8]
 8009588:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800958c:	d004      	beq.n	8009598 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009596:	d107      	bne.n	80095a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095b0:	d10f      	bne.n	80095d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80095c0:	601a      	str	r2, [r3, #0]
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	681a      	ldr	r2, [r3, #0]
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80095d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2201      	movs	r2, #1
 80095d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2200      	movs	r2, #0
 80095de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80095e2:	2303      	movs	r3, #3
 80095e4:	e017      	b.n	8009616 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d101      	bne.n	80095f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80095ec:	2300      	movs	r3, #0
 80095ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	3b01      	subs	r3, #1
 80095f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	689a      	ldr	r2, [r3, #8]
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	4013      	ands	r3, r2
 8009600:	68ba      	ldr	r2, [r7, #8]
 8009602:	429a      	cmp	r2, r3
 8009604:	bf0c      	ite	eq
 8009606:	2301      	moveq	r3, #1
 8009608:	2300      	movne	r3, #0
 800960a:	b2db      	uxtb	r3, r3
 800960c:	461a      	mov	r2, r3
 800960e:	79fb      	ldrb	r3, [r7, #7]
 8009610:	429a      	cmp	r2, r3
 8009612:	d19b      	bne.n	800954c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009614:	2300      	movs	r3, #0
}
 8009616:	4618      	mov	r0, r3
 8009618:	3720      	adds	r7, #32
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}
 800961e:	bf00      	nop
 8009620:	20000004 	.word	0x20000004

08009624 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b088      	sub	sp, #32
 8009628:	af02      	add	r7, sp, #8
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009630:	4b1b      	ldr	r3, [pc, #108]	; (80096a0 <SPI_EndRxTxTransaction+0x7c>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4a1b      	ldr	r2, [pc, #108]	; (80096a4 <SPI_EndRxTxTransaction+0x80>)
 8009636:	fba2 2303 	umull	r2, r3, r2, r3
 800963a:	0d5b      	lsrs	r3, r3, #21
 800963c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009640:	fb02 f303 	mul.w	r3, r2, r3
 8009644:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800964e:	d112      	bne.n	8009676 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	9300      	str	r3, [sp, #0]
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	2200      	movs	r2, #0
 8009658:	2180      	movs	r1, #128	; 0x80
 800965a:	68f8      	ldr	r0, [r7, #12]
 800965c:	f7ff ff5a 	bl	8009514 <SPI_WaitFlagStateUntilTimeout>
 8009660:	4603      	mov	r3, r0
 8009662:	2b00      	cmp	r3, #0
 8009664:	d016      	beq.n	8009694 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800966a:	f043 0220 	orr.w	r2, r3, #32
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009672:	2303      	movs	r3, #3
 8009674:	e00f      	b.n	8009696 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d00a      	beq.n	8009692 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	3b01      	subs	r3, #1
 8009680:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	689b      	ldr	r3, [r3, #8]
 8009688:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800968c:	2b80      	cmp	r3, #128	; 0x80
 800968e:	d0f2      	beq.n	8009676 <SPI_EndRxTxTransaction+0x52>
 8009690:	e000      	b.n	8009694 <SPI_EndRxTxTransaction+0x70>
        break;
 8009692:	bf00      	nop
  }

  return HAL_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	4618      	mov	r0, r3
 8009698:	3718      	adds	r7, #24
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}
 800969e:	bf00      	nop
 80096a0:	20000004 	.word	0x20000004
 80096a4:	165e9f81 	.word	0x165e9f81

080096a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b082      	sub	sp, #8
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d101      	bne.n	80096ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80096b6:	2301      	movs	r3, #1
 80096b8:	e041      	b.n	800973e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d106      	bne.n	80096d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2200      	movs	r2, #0
 80096ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f7f7 ffec 	bl	80016ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2202      	movs	r2, #2
 80096d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681a      	ldr	r2, [r3, #0]
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	3304      	adds	r3, #4
 80096e4:	4619      	mov	r1, r3
 80096e6:	4610      	mov	r0, r2
 80096e8:	f000 fac0 	bl	8009c6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2201      	movs	r2, #1
 80096f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2201      	movs	r2, #1
 80096f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2201      	movs	r2, #1
 8009700:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2201      	movs	r2, #1
 8009708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2201      	movs	r2, #1
 8009710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2201      	movs	r2, #1
 8009718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2201      	movs	r2, #1
 8009720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2201      	movs	r2, #1
 8009728:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2201      	movs	r2, #1
 8009730:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800973c:	2300      	movs	r3, #0
}
 800973e:	4618      	mov	r0, r3
 8009740:	3708      	adds	r7, #8
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}
	...

08009748 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009748:	b480      	push	{r7}
 800974a:	b085      	sub	sp, #20
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009756:	b2db      	uxtb	r3, r3
 8009758:	2b01      	cmp	r3, #1
 800975a:	d001      	beq.n	8009760 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800975c:	2301      	movs	r3, #1
 800975e:	e044      	b.n	80097ea <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2202      	movs	r2, #2
 8009764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	68da      	ldr	r2, [r3, #12]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f042 0201 	orr.w	r2, r2, #1
 8009776:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	4a1e      	ldr	r2, [pc, #120]	; (80097f8 <HAL_TIM_Base_Start_IT+0xb0>)
 800977e:	4293      	cmp	r3, r2
 8009780:	d018      	beq.n	80097b4 <HAL_TIM_Base_Start_IT+0x6c>
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800978a:	d013      	beq.n	80097b4 <HAL_TIM_Base_Start_IT+0x6c>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4a1a      	ldr	r2, [pc, #104]	; (80097fc <HAL_TIM_Base_Start_IT+0xb4>)
 8009792:	4293      	cmp	r3, r2
 8009794:	d00e      	beq.n	80097b4 <HAL_TIM_Base_Start_IT+0x6c>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4a19      	ldr	r2, [pc, #100]	; (8009800 <HAL_TIM_Base_Start_IT+0xb8>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d009      	beq.n	80097b4 <HAL_TIM_Base_Start_IT+0x6c>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4a17      	ldr	r2, [pc, #92]	; (8009804 <HAL_TIM_Base_Start_IT+0xbc>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d004      	beq.n	80097b4 <HAL_TIM_Base_Start_IT+0x6c>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a16      	ldr	r2, [pc, #88]	; (8009808 <HAL_TIM_Base_Start_IT+0xc0>)
 80097b0:	4293      	cmp	r3, r2
 80097b2:	d111      	bne.n	80097d8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	689b      	ldr	r3, [r3, #8]
 80097ba:	f003 0307 	and.w	r3, r3, #7
 80097be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	2b06      	cmp	r3, #6
 80097c4:	d010      	beq.n	80097e8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	681a      	ldr	r2, [r3, #0]
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f042 0201 	orr.w	r2, r2, #1
 80097d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097d6:	e007      	b.n	80097e8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	681a      	ldr	r2, [r3, #0]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f042 0201 	orr.w	r2, r2, #1
 80097e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80097e8:	2300      	movs	r3, #0
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	3714      	adds	r7, #20
 80097ee:	46bd      	mov	sp, r7
 80097f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f4:	4770      	bx	lr
 80097f6:	bf00      	nop
 80097f8:	40010000 	.word	0x40010000
 80097fc:	40000400 	.word	0x40000400
 8009800:	40000800 	.word	0x40000800
 8009804:	40000c00 	.word	0x40000c00
 8009808:	40014000 	.word	0x40014000

0800980c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800980c:	b480      	push	{r7}
 800980e:	b083      	sub	sp, #12
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	68da      	ldr	r2, [r3, #12]
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f022 0201 	bic.w	r2, r2, #1
 8009822:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	6a1a      	ldr	r2, [r3, #32]
 800982a:	f241 1311 	movw	r3, #4369	; 0x1111
 800982e:	4013      	ands	r3, r2
 8009830:	2b00      	cmp	r3, #0
 8009832:	d10f      	bne.n	8009854 <HAL_TIM_Base_Stop_IT+0x48>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	6a1a      	ldr	r2, [r3, #32]
 800983a:	f240 4344 	movw	r3, #1092	; 0x444
 800983e:	4013      	ands	r3, r2
 8009840:	2b00      	cmp	r3, #0
 8009842:	d107      	bne.n	8009854 <HAL_TIM_Base_Stop_IT+0x48>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f022 0201 	bic.w	r2, r2, #1
 8009852:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2201      	movs	r2, #1
 8009858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800985c:	2300      	movs	r3, #0
}
 800985e:	4618      	mov	r0, r3
 8009860:	370c      	adds	r7, #12
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr

0800986a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800986a:	b580      	push	{r7, lr}
 800986c:	b082      	sub	sp, #8
 800986e:	af00      	add	r7, sp, #0
 8009870:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	691b      	ldr	r3, [r3, #16]
 8009878:	f003 0302 	and.w	r3, r3, #2
 800987c:	2b02      	cmp	r3, #2
 800987e:	d122      	bne.n	80098c6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	68db      	ldr	r3, [r3, #12]
 8009886:	f003 0302 	and.w	r3, r3, #2
 800988a:	2b02      	cmp	r3, #2
 800988c:	d11b      	bne.n	80098c6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	f06f 0202 	mvn.w	r2, #2
 8009896:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2201      	movs	r2, #1
 800989c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	699b      	ldr	r3, [r3, #24]
 80098a4:	f003 0303 	and.w	r3, r3, #3
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d003      	beq.n	80098b4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 f9bf 	bl	8009c30 <HAL_TIM_IC_CaptureCallback>
 80098b2:	e005      	b.n	80098c0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 f9b1 	bl	8009c1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 f9c2 	bl	8009c44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2200      	movs	r2, #0
 80098c4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	691b      	ldr	r3, [r3, #16]
 80098cc:	f003 0304 	and.w	r3, r3, #4
 80098d0:	2b04      	cmp	r3, #4
 80098d2:	d122      	bne.n	800991a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	68db      	ldr	r3, [r3, #12]
 80098da:	f003 0304 	and.w	r3, r3, #4
 80098de:	2b04      	cmp	r3, #4
 80098e0:	d11b      	bne.n	800991a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f06f 0204 	mvn.w	r2, #4
 80098ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2202      	movs	r2, #2
 80098f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	699b      	ldr	r3, [r3, #24]
 80098f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d003      	beq.n	8009908 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 f995 	bl	8009c30 <HAL_TIM_IC_CaptureCallback>
 8009906:	e005      	b.n	8009914 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f000 f987 	bl	8009c1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f000 f998 	bl	8009c44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2200      	movs	r2, #0
 8009918:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	691b      	ldr	r3, [r3, #16]
 8009920:	f003 0308 	and.w	r3, r3, #8
 8009924:	2b08      	cmp	r3, #8
 8009926:	d122      	bne.n	800996e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	68db      	ldr	r3, [r3, #12]
 800992e:	f003 0308 	and.w	r3, r3, #8
 8009932:	2b08      	cmp	r3, #8
 8009934:	d11b      	bne.n	800996e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f06f 0208 	mvn.w	r2, #8
 800993e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2204      	movs	r2, #4
 8009944:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	69db      	ldr	r3, [r3, #28]
 800994c:	f003 0303 	and.w	r3, r3, #3
 8009950:	2b00      	cmp	r3, #0
 8009952:	d003      	beq.n	800995c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f000 f96b 	bl	8009c30 <HAL_TIM_IC_CaptureCallback>
 800995a:	e005      	b.n	8009968 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f000 f95d 	bl	8009c1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 f96e 	bl	8009c44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2200      	movs	r2, #0
 800996c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	691b      	ldr	r3, [r3, #16]
 8009974:	f003 0310 	and.w	r3, r3, #16
 8009978:	2b10      	cmp	r3, #16
 800997a:	d122      	bne.n	80099c2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	68db      	ldr	r3, [r3, #12]
 8009982:	f003 0310 	and.w	r3, r3, #16
 8009986:	2b10      	cmp	r3, #16
 8009988:	d11b      	bne.n	80099c2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f06f 0210 	mvn.w	r2, #16
 8009992:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2208      	movs	r2, #8
 8009998:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	69db      	ldr	r3, [r3, #28]
 80099a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d003      	beq.n	80099b0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 f941 	bl	8009c30 <HAL_TIM_IC_CaptureCallback>
 80099ae:	e005      	b.n	80099bc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 f933 	bl	8009c1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f000 f944 	bl	8009c44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	691b      	ldr	r3, [r3, #16]
 80099c8:	f003 0301 	and.w	r3, r3, #1
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	d10e      	bne.n	80099ee <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	68db      	ldr	r3, [r3, #12]
 80099d6:	f003 0301 	and.w	r3, r3, #1
 80099da:	2b01      	cmp	r3, #1
 80099dc:	d107      	bne.n	80099ee <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f06f 0201 	mvn.w	r2, #1
 80099e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f000 f90d 	bl	8009c08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	691b      	ldr	r3, [r3, #16]
 80099f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099f8:	2b80      	cmp	r3, #128	; 0x80
 80099fa:	d10e      	bne.n	8009a1a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	68db      	ldr	r3, [r3, #12]
 8009a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a06:	2b80      	cmp	r3, #128	; 0x80
 8009a08:	d107      	bne.n	8009a1a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009a12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f000 fabb 	bl	8009f90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	691b      	ldr	r3, [r3, #16]
 8009a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a24:	2b40      	cmp	r3, #64	; 0x40
 8009a26:	d10e      	bne.n	8009a46 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	68db      	ldr	r3, [r3, #12]
 8009a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a32:	2b40      	cmp	r3, #64	; 0x40
 8009a34:	d107      	bne.n	8009a46 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009a3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	f000 f909 	bl	8009c58 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	691b      	ldr	r3, [r3, #16]
 8009a4c:	f003 0320 	and.w	r3, r3, #32
 8009a50:	2b20      	cmp	r3, #32
 8009a52:	d10e      	bne.n	8009a72 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	68db      	ldr	r3, [r3, #12]
 8009a5a:	f003 0320 	and.w	r3, r3, #32
 8009a5e:	2b20      	cmp	r3, #32
 8009a60:	d107      	bne.n	8009a72 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f06f 0220 	mvn.w	r2, #32
 8009a6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f000 fa85 	bl	8009f7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009a72:	bf00      	nop
 8009a74:	3708      	adds	r7, #8
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}

08009a7a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009a7a:	b580      	push	{r7, lr}
 8009a7c:	b084      	sub	sp, #16
 8009a7e:	af00      	add	r7, sp, #0
 8009a80:	6078      	str	r0, [r7, #4]
 8009a82:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009a84:	2300      	movs	r3, #0
 8009a86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a8e:	2b01      	cmp	r3, #1
 8009a90:	d101      	bne.n	8009a96 <HAL_TIM_ConfigClockSource+0x1c>
 8009a92:	2302      	movs	r3, #2
 8009a94:	e0b4      	b.n	8009c00 <HAL_TIM_ConfigClockSource+0x186>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2201      	movs	r2, #1
 8009a9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2202      	movs	r2, #2
 8009aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	689b      	ldr	r3, [r3, #8]
 8009aac:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009ab4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ab6:	68bb      	ldr	r3, [r7, #8]
 8009ab8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009abc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	68ba      	ldr	r2, [r7, #8]
 8009ac4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ace:	d03e      	beq.n	8009b4e <HAL_TIM_ConfigClockSource+0xd4>
 8009ad0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ad4:	f200 8087 	bhi.w	8009be6 <HAL_TIM_ConfigClockSource+0x16c>
 8009ad8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009adc:	f000 8086 	beq.w	8009bec <HAL_TIM_ConfigClockSource+0x172>
 8009ae0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ae4:	d87f      	bhi.n	8009be6 <HAL_TIM_ConfigClockSource+0x16c>
 8009ae6:	2b70      	cmp	r3, #112	; 0x70
 8009ae8:	d01a      	beq.n	8009b20 <HAL_TIM_ConfigClockSource+0xa6>
 8009aea:	2b70      	cmp	r3, #112	; 0x70
 8009aec:	d87b      	bhi.n	8009be6 <HAL_TIM_ConfigClockSource+0x16c>
 8009aee:	2b60      	cmp	r3, #96	; 0x60
 8009af0:	d050      	beq.n	8009b94 <HAL_TIM_ConfigClockSource+0x11a>
 8009af2:	2b60      	cmp	r3, #96	; 0x60
 8009af4:	d877      	bhi.n	8009be6 <HAL_TIM_ConfigClockSource+0x16c>
 8009af6:	2b50      	cmp	r3, #80	; 0x50
 8009af8:	d03c      	beq.n	8009b74 <HAL_TIM_ConfigClockSource+0xfa>
 8009afa:	2b50      	cmp	r3, #80	; 0x50
 8009afc:	d873      	bhi.n	8009be6 <HAL_TIM_ConfigClockSource+0x16c>
 8009afe:	2b40      	cmp	r3, #64	; 0x40
 8009b00:	d058      	beq.n	8009bb4 <HAL_TIM_ConfigClockSource+0x13a>
 8009b02:	2b40      	cmp	r3, #64	; 0x40
 8009b04:	d86f      	bhi.n	8009be6 <HAL_TIM_ConfigClockSource+0x16c>
 8009b06:	2b30      	cmp	r3, #48	; 0x30
 8009b08:	d064      	beq.n	8009bd4 <HAL_TIM_ConfigClockSource+0x15a>
 8009b0a:	2b30      	cmp	r3, #48	; 0x30
 8009b0c:	d86b      	bhi.n	8009be6 <HAL_TIM_ConfigClockSource+0x16c>
 8009b0e:	2b20      	cmp	r3, #32
 8009b10:	d060      	beq.n	8009bd4 <HAL_TIM_ConfigClockSource+0x15a>
 8009b12:	2b20      	cmp	r3, #32
 8009b14:	d867      	bhi.n	8009be6 <HAL_TIM_ConfigClockSource+0x16c>
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d05c      	beq.n	8009bd4 <HAL_TIM_ConfigClockSource+0x15a>
 8009b1a:	2b10      	cmp	r3, #16
 8009b1c:	d05a      	beq.n	8009bd4 <HAL_TIM_ConfigClockSource+0x15a>
 8009b1e:	e062      	b.n	8009be6 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6818      	ldr	r0, [r3, #0]
 8009b24:	683b      	ldr	r3, [r7, #0]
 8009b26:	6899      	ldr	r1, [r3, #8]
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	685a      	ldr	r2, [r3, #4]
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	68db      	ldr	r3, [r3, #12]
 8009b30:	f000 f996 	bl	8009e60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	689b      	ldr	r3, [r3, #8]
 8009b3a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009b42:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	68ba      	ldr	r2, [r7, #8]
 8009b4a:	609a      	str	r2, [r3, #8]
      break;
 8009b4c:	e04f      	b.n	8009bee <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6818      	ldr	r0, [r3, #0]
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	6899      	ldr	r1, [r3, #8]
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	685a      	ldr	r2, [r3, #4]
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	68db      	ldr	r3, [r3, #12]
 8009b5e:	f000 f97f 	bl	8009e60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	689a      	ldr	r2, [r3, #8]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009b70:	609a      	str	r2, [r3, #8]
      break;
 8009b72:	e03c      	b.n	8009bee <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6818      	ldr	r0, [r3, #0]
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	6859      	ldr	r1, [r3, #4]
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	68db      	ldr	r3, [r3, #12]
 8009b80:	461a      	mov	r2, r3
 8009b82:	f000 f8f3 	bl	8009d6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	2150      	movs	r1, #80	; 0x50
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f000 f94c 	bl	8009e2a <TIM_ITRx_SetConfig>
      break;
 8009b92:	e02c      	b.n	8009bee <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6818      	ldr	r0, [r3, #0]
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	6859      	ldr	r1, [r3, #4]
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	68db      	ldr	r3, [r3, #12]
 8009ba0:	461a      	mov	r2, r3
 8009ba2:	f000 f912 	bl	8009dca <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	2160      	movs	r1, #96	; 0x60
 8009bac:	4618      	mov	r0, r3
 8009bae:	f000 f93c 	bl	8009e2a <TIM_ITRx_SetConfig>
      break;
 8009bb2:	e01c      	b.n	8009bee <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6818      	ldr	r0, [r3, #0]
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	6859      	ldr	r1, [r3, #4]
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	461a      	mov	r2, r3
 8009bc2:	f000 f8d3 	bl	8009d6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	2140      	movs	r1, #64	; 0x40
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f000 f92c 	bl	8009e2a <TIM_ITRx_SetConfig>
      break;
 8009bd2:	e00c      	b.n	8009bee <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	4619      	mov	r1, r3
 8009bde:	4610      	mov	r0, r2
 8009be0:	f000 f923 	bl	8009e2a <TIM_ITRx_SetConfig>
      break;
 8009be4:	e003      	b.n	8009bee <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009be6:	2301      	movs	r3, #1
 8009be8:	73fb      	strb	r3, [r7, #15]
      break;
 8009bea:	e000      	b.n	8009bee <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009bec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2201      	movs	r2, #1
 8009bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c00:	4618      	mov	r0, r3
 8009c02:	3710      	adds	r7, #16
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}

08009c08 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b083      	sub	sp, #12
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009c10:	bf00      	nop
 8009c12:	370c      	adds	r7, #12
 8009c14:	46bd      	mov	sp, r7
 8009c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1a:	4770      	bx	lr

08009c1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b083      	sub	sp, #12
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009c24:	bf00      	nop
 8009c26:	370c      	adds	r7, #12
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr

08009c30 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009c30:	b480      	push	{r7}
 8009c32:	b083      	sub	sp, #12
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009c38:	bf00      	nop
 8009c3a:	370c      	adds	r7, #12
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c42:	4770      	bx	lr

08009c44 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009c44:	b480      	push	{r7}
 8009c46:	b083      	sub	sp, #12
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009c4c:	bf00      	nop
 8009c4e:	370c      	adds	r7, #12
 8009c50:	46bd      	mov	sp, r7
 8009c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c56:	4770      	bx	lr

08009c58 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009c58:	b480      	push	{r7}
 8009c5a:	b083      	sub	sp, #12
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009c60:	bf00      	nop
 8009c62:	370c      	adds	r7, #12
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr

08009c6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	b085      	sub	sp, #20
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	4a34      	ldr	r2, [pc, #208]	; (8009d50 <TIM_Base_SetConfig+0xe4>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d00f      	beq.n	8009ca4 <TIM_Base_SetConfig+0x38>
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c8a:	d00b      	beq.n	8009ca4 <TIM_Base_SetConfig+0x38>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	4a31      	ldr	r2, [pc, #196]	; (8009d54 <TIM_Base_SetConfig+0xe8>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d007      	beq.n	8009ca4 <TIM_Base_SetConfig+0x38>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	4a30      	ldr	r2, [pc, #192]	; (8009d58 <TIM_Base_SetConfig+0xec>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d003      	beq.n	8009ca4 <TIM_Base_SetConfig+0x38>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	4a2f      	ldr	r2, [pc, #188]	; (8009d5c <TIM_Base_SetConfig+0xf0>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d108      	bne.n	8009cb6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009caa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	68fa      	ldr	r2, [r7, #12]
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	4a25      	ldr	r2, [pc, #148]	; (8009d50 <TIM_Base_SetConfig+0xe4>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d01b      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cc4:	d017      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	4a22      	ldr	r2, [pc, #136]	; (8009d54 <TIM_Base_SetConfig+0xe8>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d013      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	4a21      	ldr	r2, [pc, #132]	; (8009d58 <TIM_Base_SetConfig+0xec>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d00f      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	4a20      	ldr	r2, [pc, #128]	; (8009d5c <TIM_Base_SetConfig+0xf0>)
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	d00b      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	4a1f      	ldr	r2, [pc, #124]	; (8009d60 <TIM_Base_SetConfig+0xf4>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d007      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	4a1e      	ldr	r2, [pc, #120]	; (8009d64 <TIM_Base_SetConfig+0xf8>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d003      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	4a1d      	ldr	r2, [pc, #116]	; (8009d68 <TIM_Base_SetConfig+0xfc>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d108      	bne.n	8009d08 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009cfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	68db      	ldr	r3, [r3, #12]
 8009d02:	68fa      	ldr	r2, [r7, #12]
 8009d04:	4313      	orrs	r3, r2
 8009d06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	695b      	ldr	r3, [r3, #20]
 8009d12:	4313      	orrs	r3, r2
 8009d14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	68fa      	ldr	r2, [r7, #12]
 8009d1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	689a      	ldr	r2, [r3, #8]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	681a      	ldr	r2, [r3, #0]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	4a08      	ldr	r2, [pc, #32]	; (8009d50 <TIM_Base_SetConfig+0xe4>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d103      	bne.n	8009d3c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	691a      	ldr	r2, [r3, #16]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2201      	movs	r2, #1
 8009d40:	615a      	str	r2, [r3, #20]
}
 8009d42:	bf00      	nop
 8009d44:	3714      	adds	r7, #20
 8009d46:	46bd      	mov	sp, r7
 8009d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4c:	4770      	bx	lr
 8009d4e:	bf00      	nop
 8009d50:	40010000 	.word	0x40010000
 8009d54:	40000400 	.word	0x40000400
 8009d58:	40000800 	.word	0x40000800
 8009d5c:	40000c00 	.word	0x40000c00
 8009d60:	40014000 	.word	0x40014000
 8009d64:	40014400 	.word	0x40014400
 8009d68:	40014800 	.word	0x40014800

08009d6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b087      	sub	sp, #28
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	60f8      	str	r0, [r7, #12]
 8009d74:	60b9      	str	r1, [r7, #8]
 8009d76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	6a1b      	ldr	r3, [r3, #32]
 8009d7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	6a1b      	ldr	r3, [r3, #32]
 8009d82:	f023 0201 	bic.w	r2, r3, #1
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	699b      	ldr	r3, [r3, #24]
 8009d8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d90:	693b      	ldr	r3, [r7, #16]
 8009d92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009d96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	011b      	lsls	r3, r3, #4
 8009d9c:	693a      	ldr	r2, [r7, #16]
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009da2:	697b      	ldr	r3, [r7, #20]
 8009da4:	f023 030a 	bic.w	r3, r3, #10
 8009da8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009daa:	697a      	ldr	r2, [r7, #20]
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	4313      	orrs	r3, r2
 8009db0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	693a      	ldr	r2, [r7, #16]
 8009db6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	697a      	ldr	r2, [r7, #20]
 8009dbc:	621a      	str	r2, [r3, #32]
}
 8009dbe:	bf00      	nop
 8009dc0:	371c      	adds	r7, #28
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc8:	4770      	bx	lr

08009dca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009dca:	b480      	push	{r7}
 8009dcc:	b087      	sub	sp, #28
 8009dce:	af00      	add	r7, sp, #0
 8009dd0:	60f8      	str	r0, [r7, #12]
 8009dd2:	60b9      	str	r1, [r7, #8]
 8009dd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	6a1b      	ldr	r3, [r3, #32]
 8009dda:	f023 0210 	bic.w	r2, r3, #16
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	699b      	ldr	r3, [r3, #24]
 8009de6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	6a1b      	ldr	r3, [r3, #32]
 8009dec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009df4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	031b      	lsls	r3, r3, #12
 8009dfa:	697a      	ldr	r2, [r7, #20]
 8009dfc:	4313      	orrs	r3, r2
 8009dfe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009e06:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	011b      	lsls	r3, r3, #4
 8009e0c:	693a      	ldr	r2, [r7, #16]
 8009e0e:	4313      	orrs	r3, r2
 8009e10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	697a      	ldr	r2, [r7, #20]
 8009e16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	693a      	ldr	r2, [r7, #16]
 8009e1c:	621a      	str	r2, [r3, #32]
}
 8009e1e:	bf00      	nop
 8009e20:	371c      	adds	r7, #28
 8009e22:	46bd      	mov	sp, r7
 8009e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e28:	4770      	bx	lr

08009e2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009e2a:	b480      	push	{r7}
 8009e2c:	b085      	sub	sp, #20
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]
 8009e32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	689b      	ldr	r3, [r3, #8]
 8009e38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009e42:	683a      	ldr	r2, [r7, #0]
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	4313      	orrs	r3, r2
 8009e48:	f043 0307 	orr.w	r3, r3, #7
 8009e4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	68fa      	ldr	r2, [r7, #12]
 8009e52:	609a      	str	r2, [r3, #8]
}
 8009e54:	bf00      	nop
 8009e56:	3714      	adds	r7, #20
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr

08009e60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b087      	sub	sp, #28
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	60f8      	str	r0, [r7, #12]
 8009e68:	60b9      	str	r1, [r7, #8]
 8009e6a:	607a      	str	r2, [r7, #4]
 8009e6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	689b      	ldr	r3, [r3, #8]
 8009e72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009e7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	021a      	lsls	r2, r3, #8
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	431a      	orrs	r2, r3
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	4313      	orrs	r3, r2
 8009e88:	697a      	ldr	r2, [r7, #20]
 8009e8a:	4313      	orrs	r3, r2
 8009e8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	697a      	ldr	r2, [r7, #20]
 8009e92:	609a      	str	r2, [r3, #8]
}
 8009e94:	bf00      	nop
 8009e96:	371c      	adds	r7, #28
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr

08009ea0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b085      	sub	sp, #20
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009eb0:	2b01      	cmp	r3, #1
 8009eb2:	d101      	bne.n	8009eb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009eb4:	2302      	movs	r3, #2
 8009eb6:	e050      	b.n	8009f5a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2201      	movs	r2, #1
 8009ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2202      	movs	r2, #2
 8009ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	685b      	ldr	r3, [r3, #4]
 8009ece:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	689b      	ldr	r3, [r3, #8]
 8009ed6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ede:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	68fa      	ldr	r2, [r7, #12]
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	68fa      	ldr	r2, [r7, #12]
 8009ef0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	4a1c      	ldr	r2, [pc, #112]	; (8009f68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d018      	beq.n	8009f2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f04:	d013      	beq.n	8009f2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	4a18      	ldr	r2, [pc, #96]	; (8009f6c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d00e      	beq.n	8009f2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	4a16      	ldr	r2, [pc, #88]	; (8009f70 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d009      	beq.n	8009f2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	4a15      	ldr	r2, [pc, #84]	; (8009f74 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009f20:	4293      	cmp	r3, r2
 8009f22:	d004      	beq.n	8009f2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	4a13      	ldr	r2, [pc, #76]	; (8009f78 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d10c      	bne.n	8009f48 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	685b      	ldr	r3, [r3, #4]
 8009f3a:	68ba      	ldr	r2, [r7, #8]
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	68ba      	ldr	r2, [r7, #8]
 8009f46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2201      	movs	r2, #1
 8009f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009f58:	2300      	movs	r3, #0
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3714      	adds	r7, #20
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f64:	4770      	bx	lr
 8009f66:	bf00      	nop
 8009f68:	40010000 	.word	0x40010000
 8009f6c:	40000400 	.word	0x40000400
 8009f70:	40000800 	.word	0x40000800
 8009f74:	40000c00 	.word	0x40000c00
 8009f78:	40014000 	.word	0x40014000

08009f7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b083      	sub	sp, #12
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f84:	bf00      	nop
 8009f86:	370c      	adds	r7, #12
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8e:	4770      	bx	lr

08009f90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009f90:	b480      	push	{r7}
 8009f92:	b083      	sub	sp, #12
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009f98:	bf00      	nop
 8009f9a:	370c      	adds	r7, #12
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa2:	4770      	bx	lr

08009fa4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b082      	sub	sp, #8
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d101      	bne.n	8009fb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	e03f      	b.n	800a036 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fbc:	b2db      	uxtb	r3, r3
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d106      	bne.n	8009fd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f7f7 fb96 	bl	80016fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2224      	movs	r2, #36	; 0x24
 8009fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	68da      	ldr	r2, [r3, #12]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009fe6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f000 f929 	bl	800a240 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	691a      	ldr	r2, [r3, #16]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009ffc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	695a      	ldr	r2, [r3, #20]
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a00c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68da      	ldr	r2, [r3, #12]
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a01c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2200      	movs	r2, #0
 800a022:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2220      	movs	r2, #32
 800a028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2220      	movs	r2, #32
 800a030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a034:	2300      	movs	r3, #0
}
 800a036:	4618      	mov	r0, r3
 800a038:	3708      	adds	r7, #8
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}

0800a03e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a03e:	b580      	push	{r7, lr}
 800a040:	b08a      	sub	sp, #40	; 0x28
 800a042:	af02      	add	r7, sp, #8
 800a044:	60f8      	str	r0, [r7, #12]
 800a046:	60b9      	str	r1, [r7, #8]
 800a048:	603b      	str	r3, [r7, #0]
 800a04a:	4613      	mov	r3, r2
 800a04c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a04e:	2300      	movs	r3, #0
 800a050:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a058:	b2db      	uxtb	r3, r3
 800a05a:	2b20      	cmp	r3, #32
 800a05c:	d17c      	bne.n	800a158 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d002      	beq.n	800a06a <HAL_UART_Transmit+0x2c>
 800a064:	88fb      	ldrh	r3, [r7, #6]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d101      	bne.n	800a06e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a06a:	2301      	movs	r3, #1
 800a06c:	e075      	b.n	800a15a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a074:	2b01      	cmp	r3, #1
 800a076:	d101      	bne.n	800a07c <HAL_UART_Transmit+0x3e>
 800a078:	2302      	movs	r3, #2
 800a07a:	e06e      	b.n	800a15a <HAL_UART_Transmit+0x11c>
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	2201      	movs	r2, #1
 800a080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	2200      	movs	r2, #0
 800a088:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	2221      	movs	r2, #33	; 0x21
 800a08e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a092:	f7fc fdf3 	bl	8006c7c <HAL_GetTick>
 800a096:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	88fa      	ldrh	r2, [r7, #6]
 800a09c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	88fa      	ldrh	r2, [r7, #6]
 800a0a2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	689b      	ldr	r3, [r3, #8]
 800a0a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0ac:	d108      	bne.n	800a0c0 <HAL_UART_Transmit+0x82>
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	691b      	ldr	r3, [r3, #16]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d104      	bne.n	800a0c0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	61bb      	str	r3, [r7, #24]
 800a0be:	e003      	b.n	800a0c8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a0d0:	e02a      	b.n	800a128 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	9300      	str	r3, [sp, #0]
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	2200      	movs	r2, #0
 800a0da:	2180      	movs	r1, #128	; 0x80
 800a0dc:	68f8      	ldr	r0, [r7, #12]
 800a0de:	f000 f840 	bl	800a162 <UART_WaitOnFlagUntilTimeout>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d001      	beq.n	800a0ec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a0e8:	2303      	movs	r3, #3
 800a0ea:	e036      	b.n	800a15a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a0ec:	69fb      	ldr	r3, [r7, #28]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d10b      	bne.n	800a10a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a0f2:	69bb      	ldr	r3, [r7, #24]
 800a0f4:	881b      	ldrh	r3, [r3, #0]
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a100:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a102:	69bb      	ldr	r3, [r7, #24]
 800a104:	3302      	adds	r3, #2
 800a106:	61bb      	str	r3, [r7, #24]
 800a108:	e007      	b.n	800a11a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a10a:	69fb      	ldr	r3, [r7, #28]
 800a10c:	781a      	ldrb	r2, [r3, #0]
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a114:	69fb      	ldr	r3, [r7, #28]
 800a116:	3301      	adds	r3, #1
 800a118:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a11e:	b29b      	uxth	r3, r3
 800a120:	3b01      	subs	r3, #1
 800a122:	b29a      	uxth	r2, r3
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a12c:	b29b      	uxth	r3, r3
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d1cf      	bne.n	800a0d2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	9300      	str	r3, [sp, #0]
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	2200      	movs	r2, #0
 800a13a:	2140      	movs	r1, #64	; 0x40
 800a13c:	68f8      	ldr	r0, [r7, #12]
 800a13e:	f000 f810 	bl	800a162 <UART_WaitOnFlagUntilTimeout>
 800a142:	4603      	mov	r3, r0
 800a144:	2b00      	cmp	r3, #0
 800a146:	d001      	beq.n	800a14c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a148:	2303      	movs	r3, #3
 800a14a:	e006      	b.n	800a15a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2220      	movs	r2, #32
 800a150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a154:	2300      	movs	r3, #0
 800a156:	e000      	b.n	800a15a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a158:	2302      	movs	r3, #2
  }
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	3720      	adds	r7, #32
 800a15e:	46bd      	mov	sp, r7
 800a160:	bd80      	pop	{r7, pc}

0800a162 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a162:	b580      	push	{r7, lr}
 800a164:	b090      	sub	sp, #64	; 0x40
 800a166:	af00      	add	r7, sp, #0
 800a168:	60f8      	str	r0, [r7, #12]
 800a16a:	60b9      	str	r1, [r7, #8]
 800a16c:	603b      	str	r3, [r7, #0]
 800a16e:	4613      	mov	r3, r2
 800a170:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a172:	e050      	b.n	800a216 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a174:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a17a:	d04c      	beq.n	800a216 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a17c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d007      	beq.n	800a192 <UART_WaitOnFlagUntilTimeout+0x30>
 800a182:	f7fc fd7b 	bl	8006c7c <HAL_GetTick>
 800a186:	4602      	mov	r2, r0
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	1ad3      	subs	r3, r2, r3
 800a18c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a18e:	429a      	cmp	r2, r3
 800a190:	d241      	bcs.n	800a216 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	330c      	adds	r3, #12
 800a198:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a19a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a19c:	e853 3f00 	ldrex	r3, [r3]
 800a1a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a1a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a1a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	330c      	adds	r3, #12
 800a1b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a1b2:	637a      	str	r2, [r7, #52]	; 0x34
 800a1b4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a1b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1ba:	e841 2300 	strex	r3, r2, [r1]
 800a1be:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a1c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d1e5      	bne.n	800a192 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	3314      	adds	r3, #20
 800a1cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	e853 3f00 	ldrex	r3, [r3]
 800a1d4:	613b      	str	r3, [r7, #16]
   return(result);
 800a1d6:	693b      	ldr	r3, [r7, #16]
 800a1d8:	f023 0301 	bic.w	r3, r3, #1
 800a1dc:	63bb      	str	r3, [r7, #56]	; 0x38
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	3314      	adds	r3, #20
 800a1e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a1e6:	623a      	str	r2, [r7, #32]
 800a1e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ea:	69f9      	ldr	r1, [r7, #28]
 800a1ec:	6a3a      	ldr	r2, [r7, #32]
 800a1ee:	e841 2300 	strex	r3, r2, [r1]
 800a1f2:	61bb      	str	r3, [r7, #24]
   return(result);
 800a1f4:	69bb      	ldr	r3, [r7, #24]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d1e5      	bne.n	800a1c6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	2220      	movs	r2, #32
 800a1fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	2220      	movs	r2, #32
 800a206:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	2200      	movs	r2, #0
 800a20e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a212:	2303      	movs	r3, #3
 800a214:	e00f      	b.n	800a236 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	4013      	ands	r3, r2
 800a220:	68ba      	ldr	r2, [r7, #8]
 800a222:	429a      	cmp	r2, r3
 800a224:	bf0c      	ite	eq
 800a226:	2301      	moveq	r3, #1
 800a228:	2300      	movne	r3, #0
 800a22a:	b2db      	uxtb	r3, r3
 800a22c:	461a      	mov	r2, r3
 800a22e:	79fb      	ldrb	r3, [r7, #7]
 800a230:	429a      	cmp	r2, r3
 800a232:	d09f      	beq.n	800a174 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a234:	2300      	movs	r3, #0
}
 800a236:	4618      	mov	r0, r3
 800a238:	3740      	adds	r7, #64	; 0x40
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
	...

0800a240 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a240:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a244:	b0c0      	sub	sp, #256	; 0x100
 800a246:	af00      	add	r7, sp, #0
 800a248:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a24c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	691b      	ldr	r3, [r3, #16]
 800a254:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a25c:	68d9      	ldr	r1, [r3, #12]
 800a25e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a262:	681a      	ldr	r2, [r3, #0]
 800a264:	ea40 0301 	orr.w	r3, r0, r1
 800a268:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a26a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a26e:	689a      	ldr	r2, [r3, #8]
 800a270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a274:	691b      	ldr	r3, [r3, #16]
 800a276:	431a      	orrs	r2, r3
 800a278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a27c:	695b      	ldr	r3, [r3, #20]
 800a27e:	431a      	orrs	r2, r3
 800a280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a284:	69db      	ldr	r3, [r3, #28]
 800a286:	4313      	orrs	r3, r2
 800a288:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a28c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	68db      	ldr	r3, [r3, #12]
 800a294:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a298:	f021 010c 	bic.w	r1, r1, #12
 800a29c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2a0:	681a      	ldr	r2, [r3, #0]
 800a2a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a2a6:	430b      	orrs	r3, r1
 800a2a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a2aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	695b      	ldr	r3, [r3, #20]
 800a2b2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a2b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2ba:	6999      	ldr	r1, [r3, #24]
 800a2bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	ea40 0301 	orr.w	r3, r0, r1
 800a2c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a2c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	4b8f      	ldr	r3, [pc, #572]	; (800a50c <UART_SetConfig+0x2cc>)
 800a2d0:	429a      	cmp	r2, r3
 800a2d2:	d005      	beq.n	800a2e0 <UART_SetConfig+0xa0>
 800a2d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2d8:	681a      	ldr	r2, [r3, #0]
 800a2da:	4b8d      	ldr	r3, [pc, #564]	; (800a510 <UART_SetConfig+0x2d0>)
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d104      	bne.n	800a2ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a2e0:	f7fe fd9c 	bl	8008e1c <HAL_RCC_GetPCLK2Freq>
 800a2e4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a2e8:	e003      	b.n	800a2f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a2ea:	f7fe fd83 	bl	8008df4 <HAL_RCC_GetPCLK1Freq>
 800a2ee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a2f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2f6:	69db      	ldr	r3, [r3, #28]
 800a2f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a2fc:	f040 810c 	bne.w	800a518 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a300:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a304:	2200      	movs	r2, #0
 800a306:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a30a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a30e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a312:	4622      	mov	r2, r4
 800a314:	462b      	mov	r3, r5
 800a316:	1891      	adds	r1, r2, r2
 800a318:	65b9      	str	r1, [r7, #88]	; 0x58
 800a31a:	415b      	adcs	r3, r3
 800a31c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a31e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a322:	4621      	mov	r1, r4
 800a324:	eb12 0801 	adds.w	r8, r2, r1
 800a328:	4629      	mov	r1, r5
 800a32a:	eb43 0901 	adc.w	r9, r3, r1
 800a32e:	f04f 0200 	mov.w	r2, #0
 800a332:	f04f 0300 	mov.w	r3, #0
 800a336:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a33a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a33e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a342:	4690      	mov	r8, r2
 800a344:	4699      	mov	r9, r3
 800a346:	4623      	mov	r3, r4
 800a348:	eb18 0303 	adds.w	r3, r8, r3
 800a34c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a350:	462b      	mov	r3, r5
 800a352:	eb49 0303 	adc.w	r3, r9, r3
 800a356:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a35a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a35e:	685b      	ldr	r3, [r3, #4]
 800a360:	2200      	movs	r2, #0
 800a362:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a366:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a36a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a36e:	460b      	mov	r3, r1
 800a370:	18db      	adds	r3, r3, r3
 800a372:	653b      	str	r3, [r7, #80]	; 0x50
 800a374:	4613      	mov	r3, r2
 800a376:	eb42 0303 	adc.w	r3, r2, r3
 800a37a:	657b      	str	r3, [r7, #84]	; 0x54
 800a37c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a380:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a384:	f7f5 ff84 	bl	8000290 <__aeabi_uldivmod>
 800a388:	4602      	mov	r2, r0
 800a38a:	460b      	mov	r3, r1
 800a38c:	4b61      	ldr	r3, [pc, #388]	; (800a514 <UART_SetConfig+0x2d4>)
 800a38e:	fba3 2302 	umull	r2, r3, r3, r2
 800a392:	095b      	lsrs	r3, r3, #5
 800a394:	011c      	lsls	r4, r3, #4
 800a396:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a39a:	2200      	movs	r2, #0
 800a39c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a3a0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a3a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a3a8:	4642      	mov	r2, r8
 800a3aa:	464b      	mov	r3, r9
 800a3ac:	1891      	adds	r1, r2, r2
 800a3ae:	64b9      	str	r1, [r7, #72]	; 0x48
 800a3b0:	415b      	adcs	r3, r3
 800a3b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a3b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a3b8:	4641      	mov	r1, r8
 800a3ba:	eb12 0a01 	adds.w	sl, r2, r1
 800a3be:	4649      	mov	r1, r9
 800a3c0:	eb43 0b01 	adc.w	fp, r3, r1
 800a3c4:	f04f 0200 	mov.w	r2, #0
 800a3c8:	f04f 0300 	mov.w	r3, #0
 800a3cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a3d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a3d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a3d8:	4692      	mov	sl, r2
 800a3da:	469b      	mov	fp, r3
 800a3dc:	4643      	mov	r3, r8
 800a3de:	eb1a 0303 	adds.w	r3, sl, r3
 800a3e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a3e6:	464b      	mov	r3, r9
 800a3e8:	eb4b 0303 	adc.w	r3, fp, r3
 800a3ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a3f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3f4:	685b      	ldr	r3, [r3, #4]
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a3fc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a400:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a404:	460b      	mov	r3, r1
 800a406:	18db      	adds	r3, r3, r3
 800a408:	643b      	str	r3, [r7, #64]	; 0x40
 800a40a:	4613      	mov	r3, r2
 800a40c:	eb42 0303 	adc.w	r3, r2, r3
 800a410:	647b      	str	r3, [r7, #68]	; 0x44
 800a412:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a416:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a41a:	f7f5 ff39 	bl	8000290 <__aeabi_uldivmod>
 800a41e:	4602      	mov	r2, r0
 800a420:	460b      	mov	r3, r1
 800a422:	4611      	mov	r1, r2
 800a424:	4b3b      	ldr	r3, [pc, #236]	; (800a514 <UART_SetConfig+0x2d4>)
 800a426:	fba3 2301 	umull	r2, r3, r3, r1
 800a42a:	095b      	lsrs	r3, r3, #5
 800a42c:	2264      	movs	r2, #100	; 0x64
 800a42e:	fb02 f303 	mul.w	r3, r2, r3
 800a432:	1acb      	subs	r3, r1, r3
 800a434:	00db      	lsls	r3, r3, #3
 800a436:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a43a:	4b36      	ldr	r3, [pc, #216]	; (800a514 <UART_SetConfig+0x2d4>)
 800a43c:	fba3 2302 	umull	r2, r3, r3, r2
 800a440:	095b      	lsrs	r3, r3, #5
 800a442:	005b      	lsls	r3, r3, #1
 800a444:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a448:	441c      	add	r4, r3
 800a44a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a44e:	2200      	movs	r2, #0
 800a450:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a454:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a458:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a45c:	4642      	mov	r2, r8
 800a45e:	464b      	mov	r3, r9
 800a460:	1891      	adds	r1, r2, r2
 800a462:	63b9      	str	r1, [r7, #56]	; 0x38
 800a464:	415b      	adcs	r3, r3
 800a466:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a468:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a46c:	4641      	mov	r1, r8
 800a46e:	1851      	adds	r1, r2, r1
 800a470:	6339      	str	r1, [r7, #48]	; 0x30
 800a472:	4649      	mov	r1, r9
 800a474:	414b      	adcs	r3, r1
 800a476:	637b      	str	r3, [r7, #52]	; 0x34
 800a478:	f04f 0200 	mov.w	r2, #0
 800a47c:	f04f 0300 	mov.w	r3, #0
 800a480:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a484:	4659      	mov	r1, fp
 800a486:	00cb      	lsls	r3, r1, #3
 800a488:	4651      	mov	r1, sl
 800a48a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a48e:	4651      	mov	r1, sl
 800a490:	00ca      	lsls	r2, r1, #3
 800a492:	4610      	mov	r0, r2
 800a494:	4619      	mov	r1, r3
 800a496:	4603      	mov	r3, r0
 800a498:	4642      	mov	r2, r8
 800a49a:	189b      	adds	r3, r3, r2
 800a49c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a4a0:	464b      	mov	r3, r9
 800a4a2:	460a      	mov	r2, r1
 800a4a4:	eb42 0303 	adc.w	r3, r2, r3
 800a4a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a4ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a4b8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a4bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a4c0:	460b      	mov	r3, r1
 800a4c2:	18db      	adds	r3, r3, r3
 800a4c4:	62bb      	str	r3, [r7, #40]	; 0x28
 800a4c6:	4613      	mov	r3, r2
 800a4c8:	eb42 0303 	adc.w	r3, r2, r3
 800a4cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a4ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a4d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a4d6:	f7f5 fedb 	bl	8000290 <__aeabi_uldivmod>
 800a4da:	4602      	mov	r2, r0
 800a4dc:	460b      	mov	r3, r1
 800a4de:	4b0d      	ldr	r3, [pc, #52]	; (800a514 <UART_SetConfig+0x2d4>)
 800a4e0:	fba3 1302 	umull	r1, r3, r3, r2
 800a4e4:	095b      	lsrs	r3, r3, #5
 800a4e6:	2164      	movs	r1, #100	; 0x64
 800a4e8:	fb01 f303 	mul.w	r3, r1, r3
 800a4ec:	1ad3      	subs	r3, r2, r3
 800a4ee:	00db      	lsls	r3, r3, #3
 800a4f0:	3332      	adds	r3, #50	; 0x32
 800a4f2:	4a08      	ldr	r2, [pc, #32]	; (800a514 <UART_SetConfig+0x2d4>)
 800a4f4:	fba2 2303 	umull	r2, r3, r2, r3
 800a4f8:	095b      	lsrs	r3, r3, #5
 800a4fa:	f003 0207 	and.w	r2, r3, #7
 800a4fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	4422      	add	r2, r4
 800a506:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a508:	e105      	b.n	800a716 <UART_SetConfig+0x4d6>
 800a50a:	bf00      	nop
 800a50c:	40011000 	.word	0x40011000
 800a510:	40011400 	.word	0x40011400
 800a514:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a518:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a51c:	2200      	movs	r2, #0
 800a51e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a522:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a526:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a52a:	4642      	mov	r2, r8
 800a52c:	464b      	mov	r3, r9
 800a52e:	1891      	adds	r1, r2, r2
 800a530:	6239      	str	r1, [r7, #32]
 800a532:	415b      	adcs	r3, r3
 800a534:	627b      	str	r3, [r7, #36]	; 0x24
 800a536:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a53a:	4641      	mov	r1, r8
 800a53c:	1854      	adds	r4, r2, r1
 800a53e:	4649      	mov	r1, r9
 800a540:	eb43 0501 	adc.w	r5, r3, r1
 800a544:	f04f 0200 	mov.w	r2, #0
 800a548:	f04f 0300 	mov.w	r3, #0
 800a54c:	00eb      	lsls	r3, r5, #3
 800a54e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a552:	00e2      	lsls	r2, r4, #3
 800a554:	4614      	mov	r4, r2
 800a556:	461d      	mov	r5, r3
 800a558:	4643      	mov	r3, r8
 800a55a:	18e3      	adds	r3, r4, r3
 800a55c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a560:	464b      	mov	r3, r9
 800a562:	eb45 0303 	adc.w	r3, r5, r3
 800a566:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a56a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a56e:	685b      	ldr	r3, [r3, #4]
 800a570:	2200      	movs	r2, #0
 800a572:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a576:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a57a:	f04f 0200 	mov.w	r2, #0
 800a57e:	f04f 0300 	mov.w	r3, #0
 800a582:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a586:	4629      	mov	r1, r5
 800a588:	008b      	lsls	r3, r1, #2
 800a58a:	4621      	mov	r1, r4
 800a58c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a590:	4621      	mov	r1, r4
 800a592:	008a      	lsls	r2, r1, #2
 800a594:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a598:	f7f5 fe7a 	bl	8000290 <__aeabi_uldivmod>
 800a59c:	4602      	mov	r2, r0
 800a59e:	460b      	mov	r3, r1
 800a5a0:	4b60      	ldr	r3, [pc, #384]	; (800a724 <UART_SetConfig+0x4e4>)
 800a5a2:	fba3 2302 	umull	r2, r3, r3, r2
 800a5a6:	095b      	lsrs	r3, r3, #5
 800a5a8:	011c      	lsls	r4, r3, #4
 800a5aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a5b4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a5b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a5bc:	4642      	mov	r2, r8
 800a5be:	464b      	mov	r3, r9
 800a5c0:	1891      	adds	r1, r2, r2
 800a5c2:	61b9      	str	r1, [r7, #24]
 800a5c4:	415b      	adcs	r3, r3
 800a5c6:	61fb      	str	r3, [r7, #28]
 800a5c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a5cc:	4641      	mov	r1, r8
 800a5ce:	1851      	adds	r1, r2, r1
 800a5d0:	6139      	str	r1, [r7, #16]
 800a5d2:	4649      	mov	r1, r9
 800a5d4:	414b      	adcs	r3, r1
 800a5d6:	617b      	str	r3, [r7, #20]
 800a5d8:	f04f 0200 	mov.w	r2, #0
 800a5dc:	f04f 0300 	mov.w	r3, #0
 800a5e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a5e4:	4659      	mov	r1, fp
 800a5e6:	00cb      	lsls	r3, r1, #3
 800a5e8:	4651      	mov	r1, sl
 800a5ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a5ee:	4651      	mov	r1, sl
 800a5f0:	00ca      	lsls	r2, r1, #3
 800a5f2:	4610      	mov	r0, r2
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	4642      	mov	r2, r8
 800a5fa:	189b      	adds	r3, r3, r2
 800a5fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a600:	464b      	mov	r3, r9
 800a602:	460a      	mov	r2, r1
 800a604:	eb42 0303 	adc.w	r3, r2, r3
 800a608:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a60c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a610:	685b      	ldr	r3, [r3, #4]
 800a612:	2200      	movs	r2, #0
 800a614:	67bb      	str	r3, [r7, #120]	; 0x78
 800a616:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a618:	f04f 0200 	mov.w	r2, #0
 800a61c:	f04f 0300 	mov.w	r3, #0
 800a620:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a624:	4649      	mov	r1, r9
 800a626:	008b      	lsls	r3, r1, #2
 800a628:	4641      	mov	r1, r8
 800a62a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a62e:	4641      	mov	r1, r8
 800a630:	008a      	lsls	r2, r1, #2
 800a632:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a636:	f7f5 fe2b 	bl	8000290 <__aeabi_uldivmod>
 800a63a:	4602      	mov	r2, r0
 800a63c:	460b      	mov	r3, r1
 800a63e:	4b39      	ldr	r3, [pc, #228]	; (800a724 <UART_SetConfig+0x4e4>)
 800a640:	fba3 1302 	umull	r1, r3, r3, r2
 800a644:	095b      	lsrs	r3, r3, #5
 800a646:	2164      	movs	r1, #100	; 0x64
 800a648:	fb01 f303 	mul.w	r3, r1, r3
 800a64c:	1ad3      	subs	r3, r2, r3
 800a64e:	011b      	lsls	r3, r3, #4
 800a650:	3332      	adds	r3, #50	; 0x32
 800a652:	4a34      	ldr	r2, [pc, #208]	; (800a724 <UART_SetConfig+0x4e4>)
 800a654:	fba2 2303 	umull	r2, r3, r2, r3
 800a658:	095b      	lsrs	r3, r3, #5
 800a65a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a65e:	441c      	add	r4, r3
 800a660:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a664:	2200      	movs	r2, #0
 800a666:	673b      	str	r3, [r7, #112]	; 0x70
 800a668:	677a      	str	r2, [r7, #116]	; 0x74
 800a66a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a66e:	4642      	mov	r2, r8
 800a670:	464b      	mov	r3, r9
 800a672:	1891      	adds	r1, r2, r2
 800a674:	60b9      	str	r1, [r7, #8]
 800a676:	415b      	adcs	r3, r3
 800a678:	60fb      	str	r3, [r7, #12]
 800a67a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a67e:	4641      	mov	r1, r8
 800a680:	1851      	adds	r1, r2, r1
 800a682:	6039      	str	r1, [r7, #0]
 800a684:	4649      	mov	r1, r9
 800a686:	414b      	adcs	r3, r1
 800a688:	607b      	str	r3, [r7, #4]
 800a68a:	f04f 0200 	mov.w	r2, #0
 800a68e:	f04f 0300 	mov.w	r3, #0
 800a692:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a696:	4659      	mov	r1, fp
 800a698:	00cb      	lsls	r3, r1, #3
 800a69a:	4651      	mov	r1, sl
 800a69c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a6a0:	4651      	mov	r1, sl
 800a6a2:	00ca      	lsls	r2, r1, #3
 800a6a4:	4610      	mov	r0, r2
 800a6a6:	4619      	mov	r1, r3
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	4642      	mov	r2, r8
 800a6ac:	189b      	adds	r3, r3, r2
 800a6ae:	66bb      	str	r3, [r7, #104]	; 0x68
 800a6b0:	464b      	mov	r3, r9
 800a6b2:	460a      	mov	r2, r1
 800a6b4:	eb42 0303 	adc.w	r3, r2, r3
 800a6b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a6ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6be:	685b      	ldr	r3, [r3, #4]
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	663b      	str	r3, [r7, #96]	; 0x60
 800a6c4:	667a      	str	r2, [r7, #100]	; 0x64
 800a6c6:	f04f 0200 	mov.w	r2, #0
 800a6ca:	f04f 0300 	mov.w	r3, #0
 800a6ce:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a6d2:	4649      	mov	r1, r9
 800a6d4:	008b      	lsls	r3, r1, #2
 800a6d6:	4641      	mov	r1, r8
 800a6d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a6dc:	4641      	mov	r1, r8
 800a6de:	008a      	lsls	r2, r1, #2
 800a6e0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a6e4:	f7f5 fdd4 	bl	8000290 <__aeabi_uldivmod>
 800a6e8:	4602      	mov	r2, r0
 800a6ea:	460b      	mov	r3, r1
 800a6ec:	4b0d      	ldr	r3, [pc, #52]	; (800a724 <UART_SetConfig+0x4e4>)
 800a6ee:	fba3 1302 	umull	r1, r3, r3, r2
 800a6f2:	095b      	lsrs	r3, r3, #5
 800a6f4:	2164      	movs	r1, #100	; 0x64
 800a6f6:	fb01 f303 	mul.w	r3, r1, r3
 800a6fa:	1ad3      	subs	r3, r2, r3
 800a6fc:	011b      	lsls	r3, r3, #4
 800a6fe:	3332      	adds	r3, #50	; 0x32
 800a700:	4a08      	ldr	r2, [pc, #32]	; (800a724 <UART_SetConfig+0x4e4>)
 800a702:	fba2 2303 	umull	r2, r3, r2, r3
 800a706:	095b      	lsrs	r3, r3, #5
 800a708:	f003 020f 	and.w	r2, r3, #15
 800a70c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	4422      	add	r2, r4
 800a714:	609a      	str	r2, [r3, #8]
}
 800a716:	bf00      	nop
 800a718:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a71c:	46bd      	mov	sp, r7
 800a71e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a722:	bf00      	nop
 800a724:	51eb851f 	.word	0x51eb851f

0800a728 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a72c:	4904      	ldr	r1, [pc, #16]	; (800a740 <MX_FATFS_Init+0x18>)
 800a72e:	4805      	ldr	r0, [pc, #20]	; (800a744 <MX_FATFS_Init+0x1c>)
 800a730:	f002 fede 	bl	800d4f0 <FATFS_LinkDriver>
 800a734:	4603      	mov	r3, r0
 800a736:	461a      	mov	r2, r3
 800a738:	4b03      	ldr	r3, [pc, #12]	; (800a748 <MX_FATFS_Init+0x20>)
 800a73a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a73c:	bf00      	nop
 800a73e:	bd80      	pop	{r7, pc}
 800a740:	20016e80 	.word	0x20016e80
 800a744:	200000e4 	.word	0x200000e4
 800a748:	20016e7c 	.word	0x20016e7c

0800a74c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a74c:	b480      	push	{r7}
 800a74e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a750:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a752:	4618      	mov	r0, r3
 800a754:	46bd      	mov	sp, r7
 800a756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75a:	4770      	bx	lr

0800a75c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b082      	sub	sp, #8
 800a760:	af00      	add	r7, sp, #0
 800a762:	4603      	mov	r3, r0
 800a764:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize (pdrv);
 800a766:	79fb      	ldrb	r3, [r7, #7]
 800a768:	4618      	mov	r0, r3
 800a76a:	f7f6 f8c9 	bl	8000900 <SD_disk_initialize>
 800a76e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800a770:	4618      	mov	r0, r3
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b082      	sub	sp, #8
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	4603      	mov	r3, r0
 800a780:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 800a782:	79fb      	ldrb	r3, [r7, #7]
 800a784:	4618      	mov	r0, r3
 800a786:	f7f6 f9a7 	bl	8000ad8 <SD_disk_status>
 800a78a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3708      	adds	r7, #8
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}

0800a794 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b084      	sub	sp, #16
 800a798:	af00      	add	r7, sp, #0
 800a79a:	60b9      	str	r1, [r7, #8]
 800a79c:	607a      	str	r2, [r7, #4]
 800a79e:	603b      	str	r3, [r7, #0]
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 800a7a4:	7bf8      	ldrb	r0, [r7, #15]
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	68b9      	ldr	r1, [r7, #8]
 800a7ac:	f7f6 f9aa 	bl	8000b04 <SD_disk_read>
 800a7b0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	3710      	adds	r7, #16
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}

0800a7ba <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a7ba:	b580      	push	{r7, lr}
 800a7bc:	b084      	sub	sp, #16
 800a7be:	af00      	add	r7, sp, #0
 800a7c0:	60b9      	str	r1, [r7, #8]
 800a7c2:	607a      	str	r2, [r7, #4]
 800a7c4:	603b      	str	r3, [r7, #0]
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
	/* USER CODE HERE */
	return SD_disk_write (pdrv, buff, sector, count);
 800a7ca:	7bf8      	ldrb	r0, [r7, #15]
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	687a      	ldr	r2, [r7, #4]
 800a7d0:	68b9      	ldr	r1, [r7, #8]
 800a7d2:	f7f6 fa01 	bl	8000bd8 <SD_disk_write>
 800a7d6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3710      	adds	r7, #16
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	bd80      	pop	{r7, pc}

0800a7e0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b082      	sub	sp, #8
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	603a      	str	r2, [r7, #0]
 800a7ea:	71fb      	strb	r3, [r7, #7]
 800a7ec:	460b      	mov	r3, r1
 800a7ee:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl (pdrv, cmd, buff);
 800a7f0:	79b9      	ldrb	r1, [r7, #6]
 800a7f2:	79fb      	ldrb	r3, [r7, #7]
 800a7f4:	683a      	ldr	r2, [r7, #0]
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f7f6 fa72 	bl	8000ce0 <SD_disk_ioctl>
 800a7fc:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3708      	adds	r7, #8
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}
	...

0800a808 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b084      	sub	sp, #16
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	4603      	mov	r3, r0
 800a810:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a812:	79fb      	ldrb	r3, [r7, #7]
 800a814:	4a08      	ldr	r2, [pc, #32]	; (800a838 <disk_status+0x30>)
 800a816:	009b      	lsls	r3, r3, #2
 800a818:	4413      	add	r3, r2
 800a81a:	685b      	ldr	r3, [r3, #4]
 800a81c:	685b      	ldr	r3, [r3, #4]
 800a81e:	79fa      	ldrb	r2, [r7, #7]
 800a820:	4905      	ldr	r1, [pc, #20]	; (800a838 <disk_status+0x30>)
 800a822:	440a      	add	r2, r1
 800a824:	7a12      	ldrb	r2, [r2, #8]
 800a826:	4610      	mov	r0, r2
 800a828:	4798      	blx	r3
 800a82a:	4603      	mov	r3, r0
 800a82c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a82e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a830:	4618      	mov	r0, r3
 800a832:	3710      	adds	r7, #16
 800a834:	46bd      	mov	sp, r7
 800a836:	bd80      	pop	{r7, pc}
 800a838:	200170ac 	.word	0x200170ac

0800a83c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b084      	sub	sp, #16
 800a840:	af00      	add	r7, sp, #0
 800a842:	4603      	mov	r3, r0
 800a844:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a846:	2300      	movs	r3, #0
 800a848:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a84a:	79fb      	ldrb	r3, [r7, #7]
 800a84c:	4a0d      	ldr	r2, [pc, #52]	; (800a884 <disk_initialize+0x48>)
 800a84e:	5cd3      	ldrb	r3, [r2, r3]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d111      	bne.n	800a878 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800a854:	79fb      	ldrb	r3, [r7, #7]
 800a856:	4a0b      	ldr	r2, [pc, #44]	; (800a884 <disk_initialize+0x48>)
 800a858:	2101      	movs	r1, #1
 800a85a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a85c:	79fb      	ldrb	r3, [r7, #7]
 800a85e:	4a09      	ldr	r2, [pc, #36]	; (800a884 <disk_initialize+0x48>)
 800a860:	009b      	lsls	r3, r3, #2
 800a862:	4413      	add	r3, r2
 800a864:	685b      	ldr	r3, [r3, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	79fa      	ldrb	r2, [r7, #7]
 800a86a:	4906      	ldr	r1, [pc, #24]	; (800a884 <disk_initialize+0x48>)
 800a86c:	440a      	add	r2, r1
 800a86e:	7a12      	ldrb	r2, [r2, #8]
 800a870:	4610      	mov	r0, r2
 800a872:	4798      	blx	r3
 800a874:	4603      	mov	r3, r0
 800a876:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800a878:	7bfb      	ldrb	r3, [r7, #15]
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3710      	adds	r7, #16
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}
 800a882:	bf00      	nop
 800a884:	200170ac 	.word	0x200170ac

0800a888 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a888:	b590      	push	{r4, r7, lr}
 800a88a:	b087      	sub	sp, #28
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	60b9      	str	r1, [r7, #8]
 800a890:	607a      	str	r2, [r7, #4]
 800a892:	603b      	str	r3, [r7, #0]
 800a894:	4603      	mov	r3, r0
 800a896:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a898:	7bfb      	ldrb	r3, [r7, #15]
 800a89a:	4a0a      	ldr	r2, [pc, #40]	; (800a8c4 <disk_read+0x3c>)
 800a89c:	009b      	lsls	r3, r3, #2
 800a89e:	4413      	add	r3, r2
 800a8a0:	685b      	ldr	r3, [r3, #4]
 800a8a2:	689c      	ldr	r4, [r3, #8]
 800a8a4:	7bfb      	ldrb	r3, [r7, #15]
 800a8a6:	4a07      	ldr	r2, [pc, #28]	; (800a8c4 <disk_read+0x3c>)
 800a8a8:	4413      	add	r3, r2
 800a8aa:	7a18      	ldrb	r0, [r3, #8]
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	687a      	ldr	r2, [r7, #4]
 800a8b0:	68b9      	ldr	r1, [r7, #8]
 800a8b2:	47a0      	blx	r4
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	75fb      	strb	r3, [r7, #23]
  return res;
 800a8b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	371c      	adds	r7, #28
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd90      	pop	{r4, r7, pc}
 800a8c2:	bf00      	nop
 800a8c4:	200170ac 	.word	0x200170ac

0800a8c8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a8c8:	b590      	push	{r4, r7, lr}
 800a8ca:	b087      	sub	sp, #28
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	60b9      	str	r1, [r7, #8]
 800a8d0:	607a      	str	r2, [r7, #4]
 800a8d2:	603b      	str	r3, [r7, #0]
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a8d8:	7bfb      	ldrb	r3, [r7, #15]
 800a8da:	4a0a      	ldr	r2, [pc, #40]	; (800a904 <disk_write+0x3c>)
 800a8dc:	009b      	lsls	r3, r3, #2
 800a8de:	4413      	add	r3, r2
 800a8e0:	685b      	ldr	r3, [r3, #4]
 800a8e2:	68dc      	ldr	r4, [r3, #12]
 800a8e4:	7bfb      	ldrb	r3, [r7, #15]
 800a8e6:	4a07      	ldr	r2, [pc, #28]	; (800a904 <disk_write+0x3c>)
 800a8e8:	4413      	add	r3, r2
 800a8ea:	7a18      	ldrb	r0, [r3, #8]
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	687a      	ldr	r2, [r7, #4]
 800a8f0:	68b9      	ldr	r1, [r7, #8]
 800a8f2:	47a0      	blx	r4
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	75fb      	strb	r3, [r7, #23]
  return res;
 800a8f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	371c      	adds	r7, #28
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd90      	pop	{r4, r7, pc}
 800a902:	bf00      	nop
 800a904:	200170ac 	.word	0x200170ac

0800a908 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b084      	sub	sp, #16
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	4603      	mov	r3, r0
 800a910:	603a      	str	r2, [r7, #0]
 800a912:	71fb      	strb	r3, [r7, #7]
 800a914:	460b      	mov	r3, r1
 800a916:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a918:	79fb      	ldrb	r3, [r7, #7]
 800a91a:	4a09      	ldr	r2, [pc, #36]	; (800a940 <disk_ioctl+0x38>)
 800a91c:	009b      	lsls	r3, r3, #2
 800a91e:	4413      	add	r3, r2
 800a920:	685b      	ldr	r3, [r3, #4]
 800a922:	691b      	ldr	r3, [r3, #16]
 800a924:	79fa      	ldrb	r2, [r7, #7]
 800a926:	4906      	ldr	r1, [pc, #24]	; (800a940 <disk_ioctl+0x38>)
 800a928:	440a      	add	r2, r1
 800a92a:	7a10      	ldrb	r0, [r2, #8]
 800a92c:	79b9      	ldrb	r1, [r7, #6]
 800a92e:	683a      	ldr	r2, [r7, #0]
 800a930:	4798      	blx	r3
 800a932:	4603      	mov	r3, r0
 800a934:	73fb      	strb	r3, [r7, #15]
  return res;
 800a936:	7bfb      	ldrb	r3, [r7, #15]
}
 800a938:	4618      	mov	r0, r3
 800a93a:	3710      	adds	r7, #16
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}
 800a940:	200170ac 	.word	0x200170ac

0800a944 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a944:	b480      	push	{r7}
 800a946:	b085      	sub	sp, #20
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	3301      	adds	r3, #1
 800a950:	781b      	ldrb	r3, [r3, #0]
 800a952:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a954:	89fb      	ldrh	r3, [r7, #14]
 800a956:	021b      	lsls	r3, r3, #8
 800a958:	b21a      	sxth	r2, r3
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	781b      	ldrb	r3, [r3, #0]
 800a95e:	b21b      	sxth	r3, r3
 800a960:	4313      	orrs	r3, r2
 800a962:	b21b      	sxth	r3, r3
 800a964:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a966:	89fb      	ldrh	r3, [r7, #14]
}
 800a968:	4618      	mov	r0, r3
 800a96a:	3714      	adds	r7, #20
 800a96c:	46bd      	mov	sp, r7
 800a96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a972:	4770      	bx	lr

0800a974 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a974:	b480      	push	{r7}
 800a976:	b085      	sub	sp, #20
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	3303      	adds	r3, #3
 800a980:	781b      	ldrb	r3, [r3, #0]
 800a982:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	021b      	lsls	r3, r3, #8
 800a988:	687a      	ldr	r2, [r7, #4]
 800a98a:	3202      	adds	r2, #2
 800a98c:	7812      	ldrb	r2, [r2, #0]
 800a98e:	4313      	orrs	r3, r2
 800a990:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	021b      	lsls	r3, r3, #8
 800a996:	687a      	ldr	r2, [r7, #4]
 800a998:	3201      	adds	r2, #1
 800a99a:	7812      	ldrb	r2, [r2, #0]
 800a99c:	4313      	orrs	r3, r2
 800a99e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	021b      	lsls	r3, r3, #8
 800a9a4:	687a      	ldr	r2, [r7, #4]
 800a9a6:	7812      	ldrb	r2, [r2, #0]
 800a9a8:	4313      	orrs	r3, r2
 800a9aa:	60fb      	str	r3, [r7, #12]
	return rv;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3714      	adds	r7, #20
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b8:	4770      	bx	lr

0800a9ba <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a9ba:	b480      	push	{r7}
 800a9bc:	b083      	sub	sp, #12
 800a9be:	af00      	add	r7, sp, #0
 800a9c0:	6078      	str	r0, [r7, #4]
 800a9c2:	460b      	mov	r3, r1
 800a9c4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	1c5a      	adds	r2, r3, #1
 800a9ca:	607a      	str	r2, [r7, #4]
 800a9cc:	887a      	ldrh	r2, [r7, #2]
 800a9ce:	b2d2      	uxtb	r2, r2
 800a9d0:	701a      	strb	r2, [r3, #0]
 800a9d2:	887b      	ldrh	r3, [r7, #2]
 800a9d4:	0a1b      	lsrs	r3, r3, #8
 800a9d6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	1c5a      	adds	r2, r3, #1
 800a9dc:	607a      	str	r2, [r7, #4]
 800a9de:	887a      	ldrh	r2, [r7, #2]
 800a9e0:	b2d2      	uxtb	r2, r2
 800a9e2:	701a      	strb	r2, [r3, #0]
}
 800a9e4:	bf00      	nop
 800a9e6:	370c      	adds	r7, #12
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ee:	4770      	bx	lr

0800a9f0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b083      	sub	sp, #12
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	1c5a      	adds	r2, r3, #1
 800a9fe:	607a      	str	r2, [r7, #4]
 800aa00:	683a      	ldr	r2, [r7, #0]
 800aa02:	b2d2      	uxtb	r2, r2
 800aa04:	701a      	strb	r2, [r3, #0]
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	0a1b      	lsrs	r3, r3, #8
 800aa0a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	1c5a      	adds	r2, r3, #1
 800aa10:	607a      	str	r2, [r7, #4]
 800aa12:	683a      	ldr	r2, [r7, #0]
 800aa14:	b2d2      	uxtb	r2, r2
 800aa16:	701a      	strb	r2, [r3, #0]
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	0a1b      	lsrs	r3, r3, #8
 800aa1c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	1c5a      	adds	r2, r3, #1
 800aa22:	607a      	str	r2, [r7, #4]
 800aa24:	683a      	ldr	r2, [r7, #0]
 800aa26:	b2d2      	uxtb	r2, r2
 800aa28:	701a      	strb	r2, [r3, #0]
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	0a1b      	lsrs	r3, r3, #8
 800aa2e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	1c5a      	adds	r2, r3, #1
 800aa34:	607a      	str	r2, [r7, #4]
 800aa36:	683a      	ldr	r2, [r7, #0]
 800aa38:	b2d2      	uxtb	r2, r2
 800aa3a:	701a      	strb	r2, [r3, #0]
}
 800aa3c:	bf00      	nop
 800aa3e:	370c      	adds	r7, #12
 800aa40:	46bd      	mov	sp, r7
 800aa42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa46:	4770      	bx	lr

0800aa48 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800aa48:	b480      	push	{r7}
 800aa4a:	b087      	sub	sp, #28
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	60f8      	str	r0, [r7, #12]
 800aa50:	60b9      	str	r1, [r7, #8]
 800aa52:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d00d      	beq.n	800aa7e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800aa62:	693a      	ldr	r2, [r7, #16]
 800aa64:	1c53      	adds	r3, r2, #1
 800aa66:	613b      	str	r3, [r7, #16]
 800aa68:	697b      	ldr	r3, [r7, #20]
 800aa6a:	1c59      	adds	r1, r3, #1
 800aa6c:	6179      	str	r1, [r7, #20]
 800aa6e:	7812      	ldrb	r2, [r2, #0]
 800aa70:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	3b01      	subs	r3, #1
 800aa76:	607b      	str	r3, [r7, #4]
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d1f1      	bne.n	800aa62 <mem_cpy+0x1a>
	}
}
 800aa7e:	bf00      	nop
 800aa80:	371c      	adds	r7, #28
 800aa82:	46bd      	mov	sp, r7
 800aa84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa88:	4770      	bx	lr

0800aa8a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800aa8a:	b480      	push	{r7}
 800aa8c:	b087      	sub	sp, #28
 800aa8e:	af00      	add	r7, sp, #0
 800aa90:	60f8      	str	r0, [r7, #12]
 800aa92:	60b9      	str	r1, [r7, #8]
 800aa94:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	1c5a      	adds	r2, r3, #1
 800aa9e:	617a      	str	r2, [r7, #20]
 800aaa0:	68ba      	ldr	r2, [r7, #8]
 800aaa2:	b2d2      	uxtb	r2, r2
 800aaa4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	3b01      	subs	r3, #1
 800aaaa:	607b      	str	r3, [r7, #4]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d1f3      	bne.n	800aa9a <mem_set+0x10>
}
 800aab2:	bf00      	nop
 800aab4:	bf00      	nop
 800aab6:	371c      	adds	r7, #28
 800aab8:	46bd      	mov	sp, r7
 800aaba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aabe:	4770      	bx	lr

0800aac0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800aac0:	b480      	push	{r7}
 800aac2:	b089      	sub	sp, #36	; 0x24
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	60f8      	str	r0, [r7, #12]
 800aac8:	60b9      	str	r1, [r7, #8]
 800aaca:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	61fb      	str	r3, [r7, #28]
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800aad4:	2300      	movs	r3, #0
 800aad6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800aad8:	69fb      	ldr	r3, [r7, #28]
 800aada:	1c5a      	adds	r2, r3, #1
 800aadc:	61fa      	str	r2, [r7, #28]
 800aade:	781b      	ldrb	r3, [r3, #0]
 800aae0:	4619      	mov	r1, r3
 800aae2:	69bb      	ldr	r3, [r7, #24]
 800aae4:	1c5a      	adds	r2, r3, #1
 800aae6:	61ba      	str	r2, [r7, #24]
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	1acb      	subs	r3, r1, r3
 800aaec:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	3b01      	subs	r3, #1
 800aaf2:	607b      	str	r3, [r7, #4]
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d002      	beq.n	800ab00 <mem_cmp+0x40>
 800aafa:	697b      	ldr	r3, [r7, #20]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d0eb      	beq.n	800aad8 <mem_cmp+0x18>

	return r;
 800ab00:	697b      	ldr	r3, [r7, #20]
}
 800ab02:	4618      	mov	r0, r3
 800ab04:	3724      	adds	r7, #36	; 0x24
 800ab06:	46bd      	mov	sp, r7
 800ab08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0c:	4770      	bx	lr

0800ab0e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800ab0e:	b480      	push	{r7}
 800ab10:	b083      	sub	sp, #12
 800ab12:	af00      	add	r7, sp, #0
 800ab14:	6078      	str	r0, [r7, #4]
 800ab16:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800ab18:	e002      	b.n	800ab20 <chk_chr+0x12>
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	3301      	adds	r3, #1
 800ab1e:	607b      	str	r3, [r7, #4]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	781b      	ldrb	r3, [r3, #0]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d005      	beq.n	800ab34 <chk_chr+0x26>
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	781b      	ldrb	r3, [r3, #0]
 800ab2c:	461a      	mov	r2, r3
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d1f2      	bne.n	800ab1a <chk_chr+0xc>
	return *str;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	781b      	ldrb	r3, [r3, #0]
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	370c      	adds	r7, #12
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr

0800ab44 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b085      	sub	sp, #20
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
 800ab4c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ab4e:	2300      	movs	r3, #0
 800ab50:	60bb      	str	r3, [r7, #8]
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	60fb      	str	r3, [r7, #12]
 800ab56:	e029      	b.n	800abac <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ab58:	4a27      	ldr	r2, [pc, #156]	; (800abf8 <chk_lock+0xb4>)
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	011b      	lsls	r3, r3, #4
 800ab5e:	4413      	add	r3, r2
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d01d      	beq.n	800aba2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ab66:	4a24      	ldr	r2, [pc, #144]	; (800abf8 <chk_lock+0xb4>)
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	011b      	lsls	r3, r3, #4
 800ab6c:	4413      	add	r3, r2
 800ab6e:	681a      	ldr	r2, [r3, #0]
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d116      	bne.n	800aba6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ab78:	4a1f      	ldr	r2, [pc, #124]	; (800abf8 <chk_lock+0xb4>)
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	011b      	lsls	r3, r3, #4
 800ab7e:	4413      	add	r3, r2
 800ab80:	3304      	adds	r3, #4
 800ab82:	681a      	ldr	r2, [r3, #0]
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ab88:	429a      	cmp	r2, r3
 800ab8a:	d10c      	bne.n	800aba6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ab8c:	4a1a      	ldr	r2, [pc, #104]	; (800abf8 <chk_lock+0xb4>)
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	011b      	lsls	r3, r3, #4
 800ab92:	4413      	add	r3, r2
 800ab94:	3308      	adds	r3, #8
 800ab96:	681a      	ldr	r2, [r3, #0]
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d102      	bne.n	800aba6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800aba0:	e007      	b.n	800abb2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800aba2:	2301      	movs	r3, #1
 800aba4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	3301      	adds	r3, #1
 800abaa:	60fb      	str	r3, [r7, #12]
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	2b01      	cmp	r3, #1
 800abb0:	d9d2      	bls.n	800ab58 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	2b02      	cmp	r3, #2
 800abb6:	d109      	bne.n	800abcc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d102      	bne.n	800abc4 <chk_lock+0x80>
 800abbe:	683b      	ldr	r3, [r7, #0]
 800abc0:	2b02      	cmp	r3, #2
 800abc2:	d101      	bne.n	800abc8 <chk_lock+0x84>
 800abc4:	2300      	movs	r3, #0
 800abc6:	e010      	b.n	800abea <chk_lock+0xa6>
 800abc8:	2312      	movs	r3, #18
 800abca:	e00e      	b.n	800abea <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d108      	bne.n	800abe4 <chk_lock+0xa0>
 800abd2:	4a09      	ldr	r2, [pc, #36]	; (800abf8 <chk_lock+0xb4>)
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	011b      	lsls	r3, r3, #4
 800abd8:	4413      	add	r3, r2
 800abda:	330c      	adds	r3, #12
 800abdc:	881b      	ldrh	r3, [r3, #0]
 800abde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800abe2:	d101      	bne.n	800abe8 <chk_lock+0xa4>
 800abe4:	2310      	movs	r3, #16
 800abe6:	e000      	b.n	800abea <chk_lock+0xa6>
 800abe8:	2300      	movs	r3, #0
}
 800abea:	4618      	mov	r0, r3
 800abec:	3714      	adds	r7, #20
 800abee:	46bd      	mov	sp, r7
 800abf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf4:	4770      	bx	lr
 800abf6:	bf00      	nop
 800abf8:	20016e8c 	.word	0x20016e8c

0800abfc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800abfc:	b480      	push	{r7}
 800abfe:	b083      	sub	sp, #12
 800ac00:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ac02:	2300      	movs	r3, #0
 800ac04:	607b      	str	r3, [r7, #4]
 800ac06:	e002      	b.n	800ac0e <enq_lock+0x12>
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	3301      	adds	r3, #1
 800ac0c:	607b      	str	r3, [r7, #4]
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	2b01      	cmp	r3, #1
 800ac12:	d806      	bhi.n	800ac22 <enq_lock+0x26>
 800ac14:	4a09      	ldr	r2, [pc, #36]	; (800ac3c <enq_lock+0x40>)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	011b      	lsls	r3, r3, #4
 800ac1a:	4413      	add	r3, r2
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d1f2      	bne.n	800ac08 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2b02      	cmp	r3, #2
 800ac26:	bf14      	ite	ne
 800ac28:	2301      	movne	r3, #1
 800ac2a:	2300      	moveq	r3, #0
 800ac2c:	b2db      	uxtb	r3, r3
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	370c      	adds	r7, #12
 800ac32:	46bd      	mov	sp, r7
 800ac34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac38:	4770      	bx	lr
 800ac3a:	bf00      	nop
 800ac3c:	20016e8c 	.word	0x20016e8c

0800ac40 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ac40:	b480      	push	{r7}
 800ac42:	b085      	sub	sp, #20
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
 800ac48:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	60fb      	str	r3, [r7, #12]
 800ac4e:	e01f      	b.n	800ac90 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ac50:	4a41      	ldr	r2, [pc, #260]	; (800ad58 <inc_lock+0x118>)
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	011b      	lsls	r3, r3, #4
 800ac56:	4413      	add	r3, r2
 800ac58:	681a      	ldr	r2, [r3, #0]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	429a      	cmp	r2, r3
 800ac60:	d113      	bne.n	800ac8a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ac62:	4a3d      	ldr	r2, [pc, #244]	; (800ad58 <inc_lock+0x118>)
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	011b      	lsls	r3, r3, #4
 800ac68:	4413      	add	r3, r2
 800ac6a:	3304      	adds	r3, #4
 800ac6c:	681a      	ldr	r2, [r3, #0]
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ac72:	429a      	cmp	r2, r3
 800ac74:	d109      	bne.n	800ac8a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ac76:	4a38      	ldr	r2, [pc, #224]	; (800ad58 <inc_lock+0x118>)
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	011b      	lsls	r3, r3, #4
 800ac7c:	4413      	add	r3, r2
 800ac7e:	3308      	adds	r3, #8
 800ac80:	681a      	ldr	r2, [r3, #0]
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d006      	beq.n	800ac98 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	3301      	adds	r3, #1
 800ac8e:	60fb      	str	r3, [r7, #12]
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	2b01      	cmp	r3, #1
 800ac94:	d9dc      	bls.n	800ac50 <inc_lock+0x10>
 800ac96:	e000      	b.n	800ac9a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ac98:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2b02      	cmp	r3, #2
 800ac9e:	d132      	bne.n	800ad06 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800aca0:	2300      	movs	r3, #0
 800aca2:	60fb      	str	r3, [r7, #12]
 800aca4:	e002      	b.n	800acac <inc_lock+0x6c>
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	3301      	adds	r3, #1
 800acaa:	60fb      	str	r3, [r7, #12]
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2b01      	cmp	r3, #1
 800acb0:	d806      	bhi.n	800acc0 <inc_lock+0x80>
 800acb2:	4a29      	ldr	r2, [pc, #164]	; (800ad58 <inc_lock+0x118>)
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	011b      	lsls	r3, r3, #4
 800acb8:	4413      	add	r3, r2
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d1f2      	bne.n	800aca6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	2b02      	cmp	r3, #2
 800acc4:	d101      	bne.n	800acca <inc_lock+0x8a>
 800acc6:	2300      	movs	r3, #0
 800acc8:	e040      	b.n	800ad4c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681a      	ldr	r2, [r3, #0]
 800acce:	4922      	ldr	r1, [pc, #136]	; (800ad58 <inc_lock+0x118>)
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	011b      	lsls	r3, r3, #4
 800acd4:	440b      	add	r3, r1
 800acd6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	689a      	ldr	r2, [r3, #8]
 800acdc:	491e      	ldr	r1, [pc, #120]	; (800ad58 <inc_lock+0x118>)
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	011b      	lsls	r3, r3, #4
 800ace2:	440b      	add	r3, r1
 800ace4:	3304      	adds	r3, #4
 800ace6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	695a      	ldr	r2, [r3, #20]
 800acec:	491a      	ldr	r1, [pc, #104]	; (800ad58 <inc_lock+0x118>)
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	011b      	lsls	r3, r3, #4
 800acf2:	440b      	add	r3, r1
 800acf4:	3308      	adds	r3, #8
 800acf6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800acf8:	4a17      	ldr	r2, [pc, #92]	; (800ad58 <inc_lock+0x118>)
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	011b      	lsls	r3, r3, #4
 800acfe:	4413      	add	r3, r2
 800ad00:	330c      	adds	r3, #12
 800ad02:	2200      	movs	r2, #0
 800ad04:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d009      	beq.n	800ad20 <inc_lock+0xe0>
 800ad0c:	4a12      	ldr	r2, [pc, #72]	; (800ad58 <inc_lock+0x118>)
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	011b      	lsls	r3, r3, #4
 800ad12:	4413      	add	r3, r2
 800ad14:	330c      	adds	r3, #12
 800ad16:	881b      	ldrh	r3, [r3, #0]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d001      	beq.n	800ad20 <inc_lock+0xe0>
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	e015      	b.n	800ad4c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d108      	bne.n	800ad38 <inc_lock+0xf8>
 800ad26:	4a0c      	ldr	r2, [pc, #48]	; (800ad58 <inc_lock+0x118>)
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	011b      	lsls	r3, r3, #4
 800ad2c:	4413      	add	r3, r2
 800ad2e:	330c      	adds	r3, #12
 800ad30:	881b      	ldrh	r3, [r3, #0]
 800ad32:	3301      	adds	r3, #1
 800ad34:	b29a      	uxth	r2, r3
 800ad36:	e001      	b.n	800ad3c <inc_lock+0xfc>
 800ad38:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ad3c:	4906      	ldr	r1, [pc, #24]	; (800ad58 <inc_lock+0x118>)
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	011b      	lsls	r3, r3, #4
 800ad42:	440b      	add	r3, r1
 800ad44:	330c      	adds	r3, #12
 800ad46:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	3301      	adds	r3, #1
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3714      	adds	r7, #20
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr
 800ad58:	20016e8c 	.word	0x20016e8c

0800ad5c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b085      	sub	sp, #20
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	3b01      	subs	r3, #1
 800ad68:	607b      	str	r3, [r7, #4]
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	2b01      	cmp	r3, #1
 800ad6e:	d825      	bhi.n	800adbc <dec_lock+0x60>
		n = Files[i].ctr;
 800ad70:	4a17      	ldr	r2, [pc, #92]	; (800add0 <dec_lock+0x74>)
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	011b      	lsls	r3, r3, #4
 800ad76:	4413      	add	r3, r2
 800ad78:	330c      	adds	r3, #12
 800ad7a:	881b      	ldrh	r3, [r3, #0]
 800ad7c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ad7e:	89fb      	ldrh	r3, [r7, #14]
 800ad80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad84:	d101      	bne.n	800ad8a <dec_lock+0x2e>
 800ad86:	2300      	movs	r3, #0
 800ad88:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ad8a:	89fb      	ldrh	r3, [r7, #14]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d002      	beq.n	800ad96 <dec_lock+0x3a>
 800ad90:	89fb      	ldrh	r3, [r7, #14]
 800ad92:	3b01      	subs	r3, #1
 800ad94:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ad96:	4a0e      	ldr	r2, [pc, #56]	; (800add0 <dec_lock+0x74>)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	011b      	lsls	r3, r3, #4
 800ad9c:	4413      	add	r3, r2
 800ad9e:	330c      	adds	r3, #12
 800ada0:	89fa      	ldrh	r2, [r7, #14]
 800ada2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ada4:	89fb      	ldrh	r3, [r7, #14]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d105      	bne.n	800adb6 <dec_lock+0x5a>
 800adaa:	4a09      	ldr	r2, [pc, #36]	; (800add0 <dec_lock+0x74>)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	011b      	lsls	r3, r3, #4
 800adb0:	4413      	add	r3, r2
 800adb2:	2200      	movs	r2, #0
 800adb4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800adb6:	2300      	movs	r3, #0
 800adb8:	737b      	strb	r3, [r7, #13]
 800adba:	e001      	b.n	800adc0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800adbc:	2302      	movs	r3, #2
 800adbe:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800adc0:	7b7b      	ldrb	r3, [r7, #13]
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3714      	adds	r7, #20
 800adc6:	46bd      	mov	sp, r7
 800adc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adcc:	4770      	bx	lr
 800adce:	bf00      	nop
 800add0:	20016e8c 	.word	0x20016e8c

0800add4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800add4:	b480      	push	{r7}
 800add6:	b085      	sub	sp, #20
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800addc:	2300      	movs	r3, #0
 800adde:	60fb      	str	r3, [r7, #12]
 800ade0:	e010      	b.n	800ae04 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ade2:	4a0d      	ldr	r2, [pc, #52]	; (800ae18 <clear_lock+0x44>)
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	011b      	lsls	r3, r3, #4
 800ade8:	4413      	add	r3, r2
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	687a      	ldr	r2, [r7, #4]
 800adee:	429a      	cmp	r2, r3
 800adf0:	d105      	bne.n	800adfe <clear_lock+0x2a>
 800adf2:	4a09      	ldr	r2, [pc, #36]	; (800ae18 <clear_lock+0x44>)
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	011b      	lsls	r3, r3, #4
 800adf8:	4413      	add	r3, r2
 800adfa:	2200      	movs	r2, #0
 800adfc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	3301      	adds	r3, #1
 800ae02:	60fb      	str	r3, [r7, #12]
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	2b01      	cmp	r3, #1
 800ae08:	d9eb      	bls.n	800ade2 <clear_lock+0xe>
	}
}
 800ae0a:	bf00      	nop
 800ae0c:	bf00      	nop
 800ae0e:	3714      	adds	r7, #20
 800ae10:	46bd      	mov	sp, r7
 800ae12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae16:	4770      	bx	lr
 800ae18:	20016e8c 	.word	0x20016e8c

0800ae1c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b086      	sub	sp, #24
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ae24:	2300      	movs	r3, #0
 800ae26:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	78db      	ldrb	r3, [r3, #3]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d034      	beq.n	800ae9a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae34:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	7858      	ldrb	r0, [r3, #1]
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ae40:	2301      	movs	r3, #1
 800ae42:	697a      	ldr	r2, [r7, #20]
 800ae44:	f7ff fd40 	bl	800a8c8 <disk_write>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d002      	beq.n	800ae54 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ae4e:	2301      	movs	r3, #1
 800ae50:	73fb      	strb	r3, [r7, #15]
 800ae52:	e022      	b.n	800ae9a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2200      	movs	r2, #0
 800ae58:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae5e:	697a      	ldr	r2, [r7, #20]
 800ae60:	1ad2      	subs	r2, r2, r3
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	6a1b      	ldr	r3, [r3, #32]
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d217      	bcs.n	800ae9a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	789b      	ldrb	r3, [r3, #2]
 800ae6e:	613b      	str	r3, [r7, #16]
 800ae70:	e010      	b.n	800ae94 <sync_window+0x78>
					wsect += fs->fsize;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6a1b      	ldr	r3, [r3, #32]
 800ae76:	697a      	ldr	r2, [r7, #20]
 800ae78:	4413      	add	r3, r2
 800ae7a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	7858      	ldrb	r0, [r3, #1]
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ae86:	2301      	movs	r3, #1
 800ae88:	697a      	ldr	r2, [r7, #20]
 800ae8a:	f7ff fd1d 	bl	800a8c8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ae8e:	693b      	ldr	r3, [r7, #16]
 800ae90:	3b01      	subs	r3, #1
 800ae92:	613b      	str	r3, [r7, #16]
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	2b01      	cmp	r3, #1
 800ae98:	d8eb      	bhi.n	800ae72 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ae9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	3718      	adds	r7, #24
 800aea0:	46bd      	mov	sp, r7
 800aea2:	bd80      	pop	{r7, pc}

0800aea4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800aea4:	b580      	push	{r7, lr}
 800aea6:	b084      	sub	sp, #16
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
 800aeac:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aeb6:	683a      	ldr	r2, [r7, #0]
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	d01b      	beq.n	800aef4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800aebc:	6878      	ldr	r0, [r7, #4]
 800aebe:	f7ff ffad 	bl	800ae1c <sync_window>
 800aec2:	4603      	mov	r3, r0
 800aec4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800aec6:	7bfb      	ldrb	r3, [r7, #15]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d113      	bne.n	800aef4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	7858      	ldrb	r0, [r3, #1]
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800aed6:	2301      	movs	r3, #1
 800aed8:	683a      	ldr	r2, [r7, #0]
 800aeda:	f7ff fcd5 	bl	800a888 <disk_read>
 800aede:	4603      	mov	r3, r0
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d004      	beq.n	800aeee <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800aee4:	f04f 33ff 	mov.w	r3, #4294967295
 800aee8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800aeea:	2301      	movs	r3, #1
 800aeec:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	683a      	ldr	r2, [r7, #0]
 800aef2:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800aef4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aef6:	4618      	mov	r0, r3
 800aef8:	3710      	adds	r7, #16
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}
	...

0800af00 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b084      	sub	sp, #16
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f7ff ff87 	bl	800ae1c <sync_window>
 800af0e:	4603      	mov	r3, r0
 800af10:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800af12:	7bfb      	ldrb	r3, [r7, #15]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d159      	bne.n	800afcc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	781b      	ldrb	r3, [r3, #0]
 800af1c:	2b03      	cmp	r3, #3
 800af1e:	d149      	bne.n	800afb4 <sync_fs+0xb4>
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	791b      	ldrb	r3, [r3, #4]
 800af24:	2b01      	cmp	r3, #1
 800af26:	d145      	bne.n	800afb4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	899b      	ldrh	r3, [r3, #12]
 800af32:	461a      	mov	r2, r3
 800af34:	2100      	movs	r1, #0
 800af36:	f7ff fda8 	bl	800aa8a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	3338      	adds	r3, #56	; 0x38
 800af3e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800af42:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800af46:	4618      	mov	r0, r3
 800af48:	f7ff fd37 	bl	800a9ba <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	3338      	adds	r3, #56	; 0x38
 800af50:	4921      	ldr	r1, [pc, #132]	; (800afd8 <sync_fs+0xd8>)
 800af52:	4618      	mov	r0, r3
 800af54:	f7ff fd4c 	bl	800a9f0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	3338      	adds	r3, #56	; 0x38
 800af5c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800af60:	491e      	ldr	r1, [pc, #120]	; (800afdc <sync_fs+0xdc>)
 800af62:	4618      	mov	r0, r3
 800af64:	f7ff fd44 	bl	800a9f0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	3338      	adds	r3, #56	; 0x38
 800af6c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	699b      	ldr	r3, [r3, #24]
 800af74:	4619      	mov	r1, r3
 800af76:	4610      	mov	r0, r2
 800af78:	f7ff fd3a 	bl	800a9f0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	3338      	adds	r3, #56	; 0x38
 800af80:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	695b      	ldr	r3, [r3, #20]
 800af88:	4619      	mov	r1, r3
 800af8a:	4610      	mov	r0, r2
 800af8c:	f7ff fd30 	bl	800a9f0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af94:	1c5a      	adds	r2, r3, #1
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	7858      	ldrb	r0, [r3, #1]
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800afa8:	2301      	movs	r3, #1
 800afaa:	f7ff fc8d 	bl	800a8c8 <disk_write>
			fs->fsi_flag = 0;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	2200      	movs	r2, #0
 800afb2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	785b      	ldrb	r3, [r3, #1]
 800afb8:	2200      	movs	r2, #0
 800afba:	2100      	movs	r1, #0
 800afbc:	4618      	mov	r0, r3
 800afbe:	f7ff fca3 	bl	800a908 <disk_ioctl>
 800afc2:	4603      	mov	r3, r0
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d001      	beq.n	800afcc <sync_fs+0xcc>
 800afc8:	2301      	movs	r3, #1
 800afca:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800afcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3710      	adds	r7, #16
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
 800afd6:	bf00      	nop
 800afd8:	41615252 	.word	0x41615252
 800afdc:	61417272 	.word	0x61417272

0800afe0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800afe0:	b480      	push	{r7}
 800afe2:	b083      	sub	sp, #12
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
 800afe8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	3b02      	subs	r3, #2
 800afee:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	69db      	ldr	r3, [r3, #28]
 800aff4:	3b02      	subs	r3, #2
 800aff6:	683a      	ldr	r2, [r7, #0]
 800aff8:	429a      	cmp	r2, r3
 800affa:	d301      	bcc.n	800b000 <clust2sect+0x20>
 800affc:	2300      	movs	r3, #0
 800affe:	e008      	b.n	800b012 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	895b      	ldrh	r3, [r3, #10]
 800b004:	461a      	mov	r2, r3
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	fb03 f202 	mul.w	r2, r3, r2
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b010:	4413      	add	r3, r2
}
 800b012:	4618      	mov	r0, r3
 800b014:	370c      	adds	r7, #12
 800b016:	46bd      	mov	sp, r7
 800b018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01c:	4770      	bx	lr

0800b01e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b01e:	b580      	push	{r7, lr}
 800b020:	b086      	sub	sp, #24
 800b022:	af00      	add	r7, sp, #0
 800b024:	6078      	str	r0, [r7, #4]
 800b026:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	2b01      	cmp	r3, #1
 800b032:	d904      	bls.n	800b03e <get_fat+0x20>
 800b034:	693b      	ldr	r3, [r7, #16]
 800b036:	69db      	ldr	r3, [r3, #28]
 800b038:	683a      	ldr	r2, [r7, #0]
 800b03a:	429a      	cmp	r2, r3
 800b03c:	d302      	bcc.n	800b044 <get_fat+0x26>
		val = 1;	/* Internal error */
 800b03e:	2301      	movs	r3, #1
 800b040:	617b      	str	r3, [r7, #20]
 800b042:	e0bb      	b.n	800b1bc <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b044:	f04f 33ff 	mov.w	r3, #4294967295
 800b048:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b04a:	693b      	ldr	r3, [r7, #16]
 800b04c:	781b      	ldrb	r3, [r3, #0]
 800b04e:	2b03      	cmp	r3, #3
 800b050:	f000 8083 	beq.w	800b15a <get_fat+0x13c>
 800b054:	2b03      	cmp	r3, #3
 800b056:	f300 80a7 	bgt.w	800b1a8 <get_fat+0x18a>
 800b05a:	2b01      	cmp	r3, #1
 800b05c:	d002      	beq.n	800b064 <get_fat+0x46>
 800b05e:	2b02      	cmp	r3, #2
 800b060:	d056      	beq.n	800b110 <get_fat+0xf2>
 800b062:	e0a1      	b.n	800b1a8 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	60fb      	str	r3, [r7, #12]
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	085b      	lsrs	r3, r3, #1
 800b06c:	68fa      	ldr	r2, [r7, #12]
 800b06e:	4413      	add	r3, r2
 800b070:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b072:	693b      	ldr	r3, [r7, #16]
 800b074:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b076:	693b      	ldr	r3, [r7, #16]
 800b078:	899b      	ldrh	r3, [r3, #12]
 800b07a:	4619      	mov	r1, r3
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	fbb3 f3f1 	udiv	r3, r3, r1
 800b082:	4413      	add	r3, r2
 800b084:	4619      	mov	r1, r3
 800b086:	6938      	ldr	r0, [r7, #16]
 800b088:	f7ff ff0c 	bl	800aea4 <move_window>
 800b08c:	4603      	mov	r3, r0
 800b08e:	2b00      	cmp	r3, #0
 800b090:	f040 808d 	bne.w	800b1ae <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	1c5a      	adds	r2, r3, #1
 800b098:	60fa      	str	r2, [r7, #12]
 800b09a:	693a      	ldr	r2, [r7, #16]
 800b09c:	8992      	ldrh	r2, [r2, #12]
 800b09e:	fbb3 f1f2 	udiv	r1, r3, r2
 800b0a2:	fb01 f202 	mul.w	r2, r1, r2
 800b0a6:	1a9b      	subs	r3, r3, r2
 800b0a8:	693a      	ldr	r2, [r7, #16]
 800b0aa:	4413      	add	r3, r2
 800b0ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b0b0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b0b2:	693b      	ldr	r3, [r7, #16]
 800b0b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b0b6:	693b      	ldr	r3, [r7, #16]
 800b0b8:	899b      	ldrh	r3, [r3, #12]
 800b0ba:	4619      	mov	r1, r3
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	fbb3 f3f1 	udiv	r3, r3, r1
 800b0c2:	4413      	add	r3, r2
 800b0c4:	4619      	mov	r1, r3
 800b0c6:	6938      	ldr	r0, [r7, #16]
 800b0c8:	f7ff feec 	bl	800aea4 <move_window>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d16f      	bne.n	800b1b2 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b0d2:	693b      	ldr	r3, [r7, #16]
 800b0d4:	899b      	ldrh	r3, [r3, #12]
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	fbb3 f1f2 	udiv	r1, r3, r2
 800b0de:	fb01 f202 	mul.w	r2, r1, r2
 800b0e2:	1a9b      	subs	r3, r3, r2
 800b0e4:	693a      	ldr	r2, [r7, #16]
 800b0e6:	4413      	add	r3, r2
 800b0e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b0ec:	021b      	lsls	r3, r3, #8
 800b0ee:	461a      	mov	r2, r3
 800b0f0:	68bb      	ldr	r3, [r7, #8]
 800b0f2:	4313      	orrs	r3, r2
 800b0f4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	f003 0301 	and.w	r3, r3, #1
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d002      	beq.n	800b106 <get_fat+0xe8>
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	091b      	lsrs	r3, r3, #4
 800b104:	e002      	b.n	800b10c <get_fat+0xee>
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b10c:	617b      	str	r3, [r7, #20]
			break;
 800b10e:	e055      	b.n	800b1bc <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b110:	693b      	ldr	r3, [r7, #16]
 800b112:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b114:	693b      	ldr	r3, [r7, #16]
 800b116:	899b      	ldrh	r3, [r3, #12]
 800b118:	085b      	lsrs	r3, r3, #1
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	4619      	mov	r1, r3
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	fbb3 f3f1 	udiv	r3, r3, r1
 800b124:	4413      	add	r3, r2
 800b126:	4619      	mov	r1, r3
 800b128:	6938      	ldr	r0, [r7, #16]
 800b12a:	f7ff febb 	bl	800aea4 <move_window>
 800b12e:	4603      	mov	r3, r0
 800b130:	2b00      	cmp	r3, #0
 800b132:	d140      	bne.n	800b1b6 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b134:	693b      	ldr	r3, [r7, #16]
 800b136:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	005b      	lsls	r3, r3, #1
 800b13e:	693a      	ldr	r2, [r7, #16]
 800b140:	8992      	ldrh	r2, [r2, #12]
 800b142:	fbb3 f0f2 	udiv	r0, r3, r2
 800b146:	fb00 f202 	mul.w	r2, r0, r2
 800b14a:	1a9b      	subs	r3, r3, r2
 800b14c:	440b      	add	r3, r1
 800b14e:	4618      	mov	r0, r3
 800b150:	f7ff fbf8 	bl	800a944 <ld_word>
 800b154:	4603      	mov	r3, r0
 800b156:	617b      	str	r3, [r7, #20]
			break;
 800b158:	e030      	b.n	800b1bc <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	899b      	ldrh	r3, [r3, #12]
 800b162:	089b      	lsrs	r3, r3, #2
 800b164:	b29b      	uxth	r3, r3
 800b166:	4619      	mov	r1, r3
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	fbb3 f3f1 	udiv	r3, r3, r1
 800b16e:	4413      	add	r3, r2
 800b170:	4619      	mov	r1, r3
 800b172:	6938      	ldr	r0, [r7, #16]
 800b174:	f7ff fe96 	bl	800aea4 <move_window>
 800b178:	4603      	mov	r3, r0
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d11d      	bne.n	800b1ba <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b17e:	693b      	ldr	r3, [r7, #16]
 800b180:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	009b      	lsls	r3, r3, #2
 800b188:	693a      	ldr	r2, [r7, #16]
 800b18a:	8992      	ldrh	r2, [r2, #12]
 800b18c:	fbb3 f0f2 	udiv	r0, r3, r2
 800b190:	fb00 f202 	mul.w	r2, r0, r2
 800b194:	1a9b      	subs	r3, r3, r2
 800b196:	440b      	add	r3, r1
 800b198:	4618      	mov	r0, r3
 800b19a:	f7ff fbeb 	bl	800a974 <ld_dword>
 800b19e:	4603      	mov	r3, r0
 800b1a0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b1a4:	617b      	str	r3, [r7, #20]
			break;
 800b1a6:	e009      	b.n	800b1bc <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	617b      	str	r3, [r7, #20]
 800b1ac:	e006      	b.n	800b1bc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b1ae:	bf00      	nop
 800b1b0:	e004      	b.n	800b1bc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b1b2:	bf00      	nop
 800b1b4:	e002      	b.n	800b1bc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b1b6:	bf00      	nop
 800b1b8:	e000      	b.n	800b1bc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b1ba:	bf00      	nop
		}
	}

	return val;
 800b1bc:	697b      	ldr	r3, [r7, #20]
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3718      	adds	r7, #24
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}

0800b1c6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b1c6:	b590      	push	{r4, r7, lr}
 800b1c8:	b089      	sub	sp, #36	; 0x24
 800b1ca:	af00      	add	r7, sp, #0
 800b1cc:	60f8      	str	r0, [r7, #12]
 800b1ce:	60b9      	str	r1, [r7, #8]
 800b1d0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b1d2:	2302      	movs	r3, #2
 800b1d4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	f240 8102 	bls.w	800b3e2 <put_fat+0x21c>
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	69db      	ldr	r3, [r3, #28]
 800b1e2:	68ba      	ldr	r2, [r7, #8]
 800b1e4:	429a      	cmp	r2, r3
 800b1e6:	f080 80fc 	bcs.w	800b3e2 <put_fat+0x21c>
		switch (fs->fs_type) {
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	781b      	ldrb	r3, [r3, #0]
 800b1ee:	2b03      	cmp	r3, #3
 800b1f0:	f000 80b6 	beq.w	800b360 <put_fat+0x19a>
 800b1f4:	2b03      	cmp	r3, #3
 800b1f6:	f300 80fd 	bgt.w	800b3f4 <put_fat+0x22e>
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d003      	beq.n	800b206 <put_fat+0x40>
 800b1fe:	2b02      	cmp	r3, #2
 800b200:	f000 8083 	beq.w	800b30a <put_fat+0x144>
 800b204:	e0f6      	b.n	800b3f4 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b206:	68bb      	ldr	r3, [r7, #8]
 800b208:	61bb      	str	r3, [r7, #24]
 800b20a:	69bb      	ldr	r3, [r7, #24]
 800b20c:	085b      	lsrs	r3, r3, #1
 800b20e:	69ba      	ldr	r2, [r7, #24]
 800b210:	4413      	add	r3, r2
 800b212:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	899b      	ldrh	r3, [r3, #12]
 800b21c:	4619      	mov	r1, r3
 800b21e:	69bb      	ldr	r3, [r7, #24]
 800b220:	fbb3 f3f1 	udiv	r3, r3, r1
 800b224:	4413      	add	r3, r2
 800b226:	4619      	mov	r1, r3
 800b228:	68f8      	ldr	r0, [r7, #12]
 800b22a:	f7ff fe3b 	bl	800aea4 <move_window>
 800b22e:	4603      	mov	r3, r0
 800b230:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b232:	7ffb      	ldrb	r3, [r7, #31]
 800b234:	2b00      	cmp	r3, #0
 800b236:	f040 80d6 	bne.w	800b3e6 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b240:	69bb      	ldr	r3, [r7, #24]
 800b242:	1c5a      	adds	r2, r3, #1
 800b244:	61ba      	str	r2, [r7, #24]
 800b246:	68fa      	ldr	r2, [r7, #12]
 800b248:	8992      	ldrh	r2, [r2, #12]
 800b24a:	fbb3 f0f2 	udiv	r0, r3, r2
 800b24e:	fb00 f202 	mul.w	r2, r0, r2
 800b252:	1a9b      	subs	r3, r3, r2
 800b254:	440b      	add	r3, r1
 800b256:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b258:	68bb      	ldr	r3, [r7, #8]
 800b25a:	f003 0301 	and.w	r3, r3, #1
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d00d      	beq.n	800b27e <put_fat+0xb8>
 800b262:	697b      	ldr	r3, [r7, #20]
 800b264:	781b      	ldrb	r3, [r3, #0]
 800b266:	b25b      	sxtb	r3, r3
 800b268:	f003 030f 	and.w	r3, r3, #15
 800b26c:	b25a      	sxtb	r2, r3
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	b2db      	uxtb	r3, r3
 800b272:	011b      	lsls	r3, r3, #4
 800b274:	b25b      	sxtb	r3, r3
 800b276:	4313      	orrs	r3, r2
 800b278:	b25b      	sxtb	r3, r3
 800b27a:	b2db      	uxtb	r3, r3
 800b27c:	e001      	b.n	800b282 <put_fat+0xbc>
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	b2db      	uxtb	r3, r3
 800b282:	697a      	ldr	r2, [r7, #20]
 800b284:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	2201      	movs	r2, #1
 800b28a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	899b      	ldrh	r3, [r3, #12]
 800b294:	4619      	mov	r1, r3
 800b296:	69bb      	ldr	r3, [r7, #24]
 800b298:	fbb3 f3f1 	udiv	r3, r3, r1
 800b29c:	4413      	add	r3, r2
 800b29e:	4619      	mov	r1, r3
 800b2a0:	68f8      	ldr	r0, [r7, #12]
 800b2a2:	f7ff fdff 	bl	800aea4 <move_window>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b2aa:	7ffb      	ldrb	r3, [r7, #31]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	f040 809c 	bne.w	800b3ea <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	899b      	ldrh	r3, [r3, #12]
 800b2bc:	461a      	mov	r2, r3
 800b2be:	69bb      	ldr	r3, [r7, #24]
 800b2c0:	fbb3 f0f2 	udiv	r0, r3, r2
 800b2c4:	fb00 f202 	mul.w	r2, r0, r2
 800b2c8:	1a9b      	subs	r3, r3, r2
 800b2ca:	440b      	add	r3, r1
 800b2cc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	f003 0301 	and.w	r3, r3, #1
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d003      	beq.n	800b2e0 <put_fat+0x11a>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	091b      	lsrs	r3, r3, #4
 800b2dc:	b2db      	uxtb	r3, r3
 800b2de:	e00e      	b.n	800b2fe <put_fat+0x138>
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	781b      	ldrb	r3, [r3, #0]
 800b2e4:	b25b      	sxtb	r3, r3
 800b2e6:	f023 030f 	bic.w	r3, r3, #15
 800b2ea:	b25a      	sxtb	r2, r3
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	0a1b      	lsrs	r3, r3, #8
 800b2f0:	b25b      	sxtb	r3, r3
 800b2f2:	f003 030f 	and.w	r3, r3, #15
 800b2f6:	b25b      	sxtb	r3, r3
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	b25b      	sxtb	r3, r3
 800b2fc:	b2db      	uxtb	r3, r3
 800b2fe:	697a      	ldr	r2, [r7, #20]
 800b300:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	2201      	movs	r2, #1
 800b306:	70da      	strb	r2, [r3, #3]
			break;
 800b308:	e074      	b.n	800b3f4 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	899b      	ldrh	r3, [r3, #12]
 800b312:	085b      	lsrs	r3, r3, #1
 800b314:	b29b      	uxth	r3, r3
 800b316:	4619      	mov	r1, r3
 800b318:	68bb      	ldr	r3, [r7, #8]
 800b31a:	fbb3 f3f1 	udiv	r3, r3, r1
 800b31e:	4413      	add	r3, r2
 800b320:	4619      	mov	r1, r3
 800b322:	68f8      	ldr	r0, [r7, #12]
 800b324:	f7ff fdbe 	bl	800aea4 <move_window>
 800b328:	4603      	mov	r3, r0
 800b32a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b32c:	7ffb      	ldrb	r3, [r7, #31]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d15d      	bne.n	800b3ee <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	005b      	lsls	r3, r3, #1
 800b33c:	68fa      	ldr	r2, [r7, #12]
 800b33e:	8992      	ldrh	r2, [r2, #12]
 800b340:	fbb3 f0f2 	udiv	r0, r3, r2
 800b344:	fb00 f202 	mul.w	r2, r0, r2
 800b348:	1a9b      	subs	r3, r3, r2
 800b34a:	440b      	add	r3, r1
 800b34c:	687a      	ldr	r2, [r7, #4]
 800b34e:	b292      	uxth	r2, r2
 800b350:	4611      	mov	r1, r2
 800b352:	4618      	mov	r0, r3
 800b354:	f7ff fb31 	bl	800a9ba <st_word>
			fs->wflag = 1;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	2201      	movs	r2, #1
 800b35c:	70da      	strb	r2, [r3, #3]
			break;
 800b35e:	e049      	b.n	800b3f4 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	899b      	ldrh	r3, [r3, #12]
 800b368:	089b      	lsrs	r3, r3, #2
 800b36a:	b29b      	uxth	r3, r3
 800b36c:	4619      	mov	r1, r3
 800b36e:	68bb      	ldr	r3, [r7, #8]
 800b370:	fbb3 f3f1 	udiv	r3, r3, r1
 800b374:	4413      	add	r3, r2
 800b376:	4619      	mov	r1, r3
 800b378:	68f8      	ldr	r0, [r7, #12]
 800b37a:	f7ff fd93 	bl	800aea4 <move_window>
 800b37e:	4603      	mov	r3, r0
 800b380:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b382:	7ffb      	ldrb	r3, [r7, #31]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d134      	bne.n	800b3f2 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	009b      	lsls	r3, r3, #2
 800b398:	68fa      	ldr	r2, [r7, #12]
 800b39a:	8992      	ldrh	r2, [r2, #12]
 800b39c:	fbb3 f0f2 	udiv	r0, r3, r2
 800b3a0:	fb00 f202 	mul.w	r2, r0, r2
 800b3a4:	1a9b      	subs	r3, r3, r2
 800b3a6:	440b      	add	r3, r1
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	f7ff fae3 	bl	800a974 <ld_dword>
 800b3ae:	4603      	mov	r3, r0
 800b3b0:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b3b4:	4323      	orrs	r3, r4
 800b3b6:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	009b      	lsls	r3, r3, #2
 800b3c2:	68fa      	ldr	r2, [r7, #12]
 800b3c4:	8992      	ldrh	r2, [r2, #12]
 800b3c6:	fbb3 f0f2 	udiv	r0, r3, r2
 800b3ca:	fb00 f202 	mul.w	r2, r0, r2
 800b3ce:	1a9b      	subs	r3, r3, r2
 800b3d0:	440b      	add	r3, r1
 800b3d2:	6879      	ldr	r1, [r7, #4]
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	f7ff fb0b 	bl	800a9f0 <st_dword>
			fs->wflag = 1;
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	2201      	movs	r2, #1
 800b3de:	70da      	strb	r2, [r3, #3]
			break;
 800b3e0:	e008      	b.n	800b3f4 <put_fat+0x22e>
		}
	}
 800b3e2:	bf00      	nop
 800b3e4:	e006      	b.n	800b3f4 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b3e6:	bf00      	nop
 800b3e8:	e004      	b.n	800b3f4 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b3ea:	bf00      	nop
 800b3ec:	e002      	b.n	800b3f4 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b3ee:	bf00      	nop
 800b3f0:	e000      	b.n	800b3f4 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b3f2:	bf00      	nop
	return res;
 800b3f4:	7ffb      	ldrb	r3, [r7, #31]
}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3724      	adds	r7, #36	; 0x24
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd90      	pop	{r4, r7, pc}

0800b3fe <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b3fe:	b580      	push	{r7, lr}
 800b400:	b088      	sub	sp, #32
 800b402:	af00      	add	r7, sp, #0
 800b404:	60f8      	str	r0, [r7, #12]
 800b406:	60b9      	str	r1, [r7, #8]
 800b408:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b40a:	2300      	movs	r3, #0
 800b40c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	2b01      	cmp	r3, #1
 800b418:	d904      	bls.n	800b424 <remove_chain+0x26>
 800b41a:	69bb      	ldr	r3, [r7, #24]
 800b41c:	69db      	ldr	r3, [r3, #28]
 800b41e:	68ba      	ldr	r2, [r7, #8]
 800b420:	429a      	cmp	r2, r3
 800b422:	d301      	bcc.n	800b428 <remove_chain+0x2a>
 800b424:	2302      	movs	r3, #2
 800b426:	e04b      	b.n	800b4c0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d00c      	beq.n	800b448 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b42e:	f04f 32ff 	mov.w	r2, #4294967295
 800b432:	6879      	ldr	r1, [r7, #4]
 800b434:	69b8      	ldr	r0, [r7, #24]
 800b436:	f7ff fec6 	bl	800b1c6 <put_fat>
 800b43a:	4603      	mov	r3, r0
 800b43c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b43e:	7ffb      	ldrb	r3, [r7, #31]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d001      	beq.n	800b448 <remove_chain+0x4a>
 800b444:	7ffb      	ldrb	r3, [r7, #31]
 800b446:	e03b      	b.n	800b4c0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b448:	68b9      	ldr	r1, [r7, #8]
 800b44a:	68f8      	ldr	r0, [r7, #12]
 800b44c:	f7ff fde7 	bl	800b01e <get_fat>
 800b450:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b452:	697b      	ldr	r3, [r7, #20]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d031      	beq.n	800b4bc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	2b01      	cmp	r3, #1
 800b45c:	d101      	bne.n	800b462 <remove_chain+0x64>
 800b45e:	2302      	movs	r3, #2
 800b460:	e02e      	b.n	800b4c0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b462:	697b      	ldr	r3, [r7, #20]
 800b464:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b468:	d101      	bne.n	800b46e <remove_chain+0x70>
 800b46a:	2301      	movs	r3, #1
 800b46c:	e028      	b.n	800b4c0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b46e:	2200      	movs	r2, #0
 800b470:	68b9      	ldr	r1, [r7, #8]
 800b472:	69b8      	ldr	r0, [r7, #24]
 800b474:	f7ff fea7 	bl	800b1c6 <put_fat>
 800b478:	4603      	mov	r3, r0
 800b47a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b47c:	7ffb      	ldrb	r3, [r7, #31]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d001      	beq.n	800b486 <remove_chain+0x88>
 800b482:	7ffb      	ldrb	r3, [r7, #31]
 800b484:	e01c      	b.n	800b4c0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b486:	69bb      	ldr	r3, [r7, #24]
 800b488:	699a      	ldr	r2, [r3, #24]
 800b48a:	69bb      	ldr	r3, [r7, #24]
 800b48c:	69db      	ldr	r3, [r3, #28]
 800b48e:	3b02      	subs	r3, #2
 800b490:	429a      	cmp	r2, r3
 800b492:	d20b      	bcs.n	800b4ac <remove_chain+0xae>
			fs->free_clst++;
 800b494:	69bb      	ldr	r3, [r7, #24]
 800b496:	699b      	ldr	r3, [r3, #24]
 800b498:	1c5a      	adds	r2, r3, #1
 800b49a:	69bb      	ldr	r3, [r7, #24]
 800b49c:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800b49e:	69bb      	ldr	r3, [r7, #24]
 800b4a0:	791b      	ldrb	r3, [r3, #4]
 800b4a2:	f043 0301 	orr.w	r3, r3, #1
 800b4a6:	b2da      	uxtb	r2, r3
 800b4a8:	69bb      	ldr	r3, [r7, #24]
 800b4aa:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b4ac:	697b      	ldr	r3, [r7, #20]
 800b4ae:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b4b0:	69bb      	ldr	r3, [r7, #24]
 800b4b2:	69db      	ldr	r3, [r3, #28]
 800b4b4:	68ba      	ldr	r2, [r7, #8]
 800b4b6:	429a      	cmp	r2, r3
 800b4b8:	d3c6      	bcc.n	800b448 <remove_chain+0x4a>
 800b4ba:	e000      	b.n	800b4be <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b4bc:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b4be:	2300      	movs	r3, #0
}
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	3720      	adds	r7, #32
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bd80      	pop	{r7, pc}

0800b4c8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b088      	sub	sp, #32
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
 800b4d0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d10d      	bne.n	800b4fa <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b4de:	693b      	ldr	r3, [r7, #16]
 800b4e0:	695b      	ldr	r3, [r3, #20]
 800b4e2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b4e4:	69bb      	ldr	r3, [r7, #24]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d004      	beq.n	800b4f4 <create_chain+0x2c>
 800b4ea:	693b      	ldr	r3, [r7, #16]
 800b4ec:	69db      	ldr	r3, [r3, #28]
 800b4ee:	69ba      	ldr	r2, [r7, #24]
 800b4f0:	429a      	cmp	r2, r3
 800b4f2:	d31b      	bcc.n	800b52c <create_chain+0x64>
 800b4f4:	2301      	movs	r3, #1
 800b4f6:	61bb      	str	r3, [r7, #24]
 800b4f8:	e018      	b.n	800b52c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b4fa:	6839      	ldr	r1, [r7, #0]
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f7ff fd8e 	bl	800b01e <get_fat>
 800b502:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	2b01      	cmp	r3, #1
 800b508:	d801      	bhi.n	800b50e <create_chain+0x46>
 800b50a:	2301      	movs	r3, #1
 800b50c:	e070      	b.n	800b5f0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b514:	d101      	bne.n	800b51a <create_chain+0x52>
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	e06a      	b.n	800b5f0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b51a:	693b      	ldr	r3, [r7, #16]
 800b51c:	69db      	ldr	r3, [r3, #28]
 800b51e:	68fa      	ldr	r2, [r7, #12]
 800b520:	429a      	cmp	r2, r3
 800b522:	d201      	bcs.n	800b528 <create_chain+0x60>
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	e063      	b.n	800b5f0 <create_chain+0x128>
		scl = clst;
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b52c:	69bb      	ldr	r3, [r7, #24]
 800b52e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b530:	69fb      	ldr	r3, [r7, #28]
 800b532:	3301      	adds	r3, #1
 800b534:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b536:	693b      	ldr	r3, [r7, #16]
 800b538:	69db      	ldr	r3, [r3, #28]
 800b53a:	69fa      	ldr	r2, [r7, #28]
 800b53c:	429a      	cmp	r2, r3
 800b53e:	d307      	bcc.n	800b550 <create_chain+0x88>
				ncl = 2;
 800b540:	2302      	movs	r3, #2
 800b542:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b544:	69fa      	ldr	r2, [r7, #28]
 800b546:	69bb      	ldr	r3, [r7, #24]
 800b548:	429a      	cmp	r2, r3
 800b54a:	d901      	bls.n	800b550 <create_chain+0x88>
 800b54c:	2300      	movs	r3, #0
 800b54e:	e04f      	b.n	800b5f0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b550:	69f9      	ldr	r1, [r7, #28]
 800b552:	6878      	ldr	r0, [r7, #4]
 800b554:	f7ff fd63 	bl	800b01e <get_fat>
 800b558:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d00e      	beq.n	800b57e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	2b01      	cmp	r3, #1
 800b564:	d003      	beq.n	800b56e <create_chain+0xa6>
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b56c:	d101      	bne.n	800b572 <create_chain+0xaa>
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	e03e      	b.n	800b5f0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b572:	69fa      	ldr	r2, [r7, #28]
 800b574:	69bb      	ldr	r3, [r7, #24]
 800b576:	429a      	cmp	r2, r3
 800b578:	d1da      	bne.n	800b530 <create_chain+0x68>
 800b57a:	2300      	movs	r3, #0
 800b57c:	e038      	b.n	800b5f0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b57e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b580:	f04f 32ff 	mov.w	r2, #4294967295
 800b584:	69f9      	ldr	r1, [r7, #28]
 800b586:	6938      	ldr	r0, [r7, #16]
 800b588:	f7ff fe1d 	bl	800b1c6 <put_fat>
 800b58c:	4603      	mov	r3, r0
 800b58e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b590:	7dfb      	ldrb	r3, [r7, #23]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d109      	bne.n	800b5aa <create_chain+0xe2>
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d006      	beq.n	800b5aa <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b59c:	69fa      	ldr	r2, [r7, #28]
 800b59e:	6839      	ldr	r1, [r7, #0]
 800b5a0:	6938      	ldr	r0, [r7, #16]
 800b5a2:	f7ff fe10 	bl	800b1c6 <put_fat>
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b5aa:	7dfb      	ldrb	r3, [r7, #23]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d116      	bne.n	800b5de <create_chain+0x116>
		fs->last_clst = ncl;
 800b5b0:	693b      	ldr	r3, [r7, #16]
 800b5b2:	69fa      	ldr	r2, [r7, #28]
 800b5b4:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b5b6:	693b      	ldr	r3, [r7, #16]
 800b5b8:	699a      	ldr	r2, [r3, #24]
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	69db      	ldr	r3, [r3, #28]
 800b5be:	3b02      	subs	r3, #2
 800b5c0:	429a      	cmp	r2, r3
 800b5c2:	d804      	bhi.n	800b5ce <create_chain+0x106>
 800b5c4:	693b      	ldr	r3, [r7, #16]
 800b5c6:	699b      	ldr	r3, [r3, #24]
 800b5c8:	1e5a      	subs	r2, r3, #1
 800b5ca:	693b      	ldr	r3, [r7, #16]
 800b5cc:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	791b      	ldrb	r3, [r3, #4]
 800b5d2:	f043 0301 	orr.w	r3, r3, #1
 800b5d6:	b2da      	uxtb	r2, r3
 800b5d8:	693b      	ldr	r3, [r7, #16]
 800b5da:	711a      	strb	r2, [r3, #4]
 800b5dc:	e007      	b.n	800b5ee <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b5de:	7dfb      	ldrb	r3, [r7, #23]
 800b5e0:	2b01      	cmp	r3, #1
 800b5e2:	d102      	bne.n	800b5ea <create_chain+0x122>
 800b5e4:	f04f 33ff 	mov.w	r3, #4294967295
 800b5e8:	e000      	b.n	800b5ec <create_chain+0x124>
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b5ee:	69fb      	ldr	r3, [r7, #28]
}
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	3720      	adds	r7, #32
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	bd80      	pop	{r7, pc}

0800b5f8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b5f8:	b480      	push	{r7}
 800b5fa:	b087      	sub	sp, #28
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
 800b600:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b60c:	3304      	adds	r3, #4
 800b60e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	899b      	ldrh	r3, [r3, #12]
 800b614:	461a      	mov	r2, r3
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	fbb3 f3f2 	udiv	r3, r3, r2
 800b61c:	68fa      	ldr	r2, [r7, #12]
 800b61e:	8952      	ldrh	r2, [r2, #10]
 800b620:	fbb3 f3f2 	udiv	r3, r3, r2
 800b624:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b626:	693b      	ldr	r3, [r7, #16]
 800b628:	1d1a      	adds	r2, r3, #4
 800b62a:	613a      	str	r2, [r7, #16]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	2b00      	cmp	r3, #0
 800b634:	d101      	bne.n	800b63a <clmt_clust+0x42>
 800b636:	2300      	movs	r3, #0
 800b638:	e010      	b.n	800b65c <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800b63a:	697a      	ldr	r2, [r7, #20]
 800b63c:	68bb      	ldr	r3, [r7, #8]
 800b63e:	429a      	cmp	r2, r3
 800b640:	d307      	bcc.n	800b652 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800b642:	697a      	ldr	r2, [r7, #20]
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	1ad3      	subs	r3, r2, r3
 800b648:	617b      	str	r3, [r7, #20]
 800b64a:	693b      	ldr	r3, [r7, #16]
 800b64c:	3304      	adds	r3, #4
 800b64e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b650:	e7e9      	b.n	800b626 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800b652:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b654:	693b      	ldr	r3, [r7, #16]
 800b656:	681a      	ldr	r2, [r3, #0]
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	4413      	add	r3, r2
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	371c      	adds	r7, #28
 800b660:	46bd      	mov	sp, r7
 800b662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b666:	4770      	bx	lr

0800b668 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b086      	sub	sp, #24
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
 800b670:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b67e:	d204      	bcs.n	800b68a <dir_sdi+0x22>
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	f003 031f 	and.w	r3, r3, #31
 800b686:	2b00      	cmp	r3, #0
 800b688:	d001      	beq.n	800b68e <dir_sdi+0x26>
		return FR_INT_ERR;
 800b68a:	2302      	movs	r3, #2
 800b68c:	e071      	b.n	800b772 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	683a      	ldr	r2, [r7, #0]
 800b692:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	689b      	ldr	r3, [r3, #8]
 800b698:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b69a:	697b      	ldr	r3, [r7, #20]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d106      	bne.n	800b6ae <dir_sdi+0x46>
 800b6a0:	693b      	ldr	r3, [r7, #16]
 800b6a2:	781b      	ldrb	r3, [r3, #0]
 800b6a4:	2b02      	cmp	r3, #2
 800b6a6:	d902      	bls.n	800b6ae <dir_sdi+0x46>
		clst = fs->dirbase;
 800b6a8:	693b      	ldr	r3, [r7, #16]
 800b6aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6ac:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b6ae:	697b      	ldr	r3, [r7, #20]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d10c      	bne.n	800b6ce <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	095b      	lsrs	r3, r3, #5
 800b6b8:	693a      	ldr	r2, [r7, #16]
 800b6ba:	8912      	ldrh	r2, [r2, #8]
 800b6bc:	4293      	cmp	r3, r2
 800b6be:	d301      	bcc.n	800b6c4 <dir_sdi+0x5c>
 800b6c0:	2302      	movs	r3, #2
 800b6c2:	e056      	b.n	800b772 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800b6c4:	693b      	ldr	r3, [r7, #16]
 800b6c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	61da      	str	r2, [r3, #28]
 800b6cc:	e02d      	b.n	800b72a <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b6ce:	693b      	ldr	r3, [r7, #16]
 800b6d0:	895b      	ldrh	r3, [r3, #10]
 800b6d2:	461a      	mov	r2, r3
 800b6d4:	693b      	ldr	r3, [r7, #16]
 800b6d6:	899b      	ldrh	r3, [r3, #12]
 800b6d8:	fb02 f303 	mul.w	r3, r2, r3
 800b6dc:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b6de:	e019      	b.n	800b714 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	6979      	ldr	r1, [r7, #20]
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	f7ff fc9a 	bl	800b01e <get_fat>
 800b6ea:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b6ec:	697b      	ldr	r3, [r7, #20]
 800b6ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6f2:	d101      	bne.n	800b6f8 <dir_sdi+0x90>
 800b6f4:	2301      	movs	r3, #1
 800b6f6:	e03c      	b.n	800b772 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	2b01      	cmp	r3, #1
 800b6fc:	d904      	bls.n	800b708 <dir_sdi+0xa0>
 800b6fe:	693b      	ldr	r3, [r7, #16]
 800b700:	69db      	ldr	r3, [r3, #28]
 800b702:	697a      	ldr	r2, [r7, #20]
 800b704:	429a      	cmp	r2, r3
 800b706:	d301      	bcc.n	800b70c <dir_sdi+0xa4>
 800b708:	2302      	movs	r3, #2
 800b70a:	e032      	b.n	800b772 <dir_sdi+0x10a>
			ofs -= csz;
 800b70c:	683a      	ldr	r2, [r7, #0]
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	1ad3      	subs	r3, r2, r3
 800b712:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b714:	683a      	ldr	r2, [r7, #0]
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	429a      	cmp	r2, r3
 800b71a:	d2e1      	bcs.n	800b6e0 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800b71c:	6979      	ldr	r1, [r7, #20]
 800b71e:	6938      	ldr	r0, [r7, #16]
 800b720:	f7ff fc5e 	bl	800afe0 <clust2sect>
 800b724:	4602      	mov	r2, r0
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	697a      	ldr	r2, [r7, #20]
 800b72e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	69db      	ldr	r3, [r3, #28]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d101      	bne.n	800b73c <dir_sdi+0xd4>
 800b738:	2302      	movs	r3, #2
 800b73a:	e01a      	b.n	800b772 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	69da      	ldr	r2, [r3, #28]
 800b740:	693b      	ldr	r3, [r7, #16]
 800b742:	899b      	ldrh	r3, [r3, #12]
 800b744:	4619      	mov	r1, r3
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	fbb3 f3f1 	udiv	r3, r3, r1
 800b74c:	441a      	add	r2, r3
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b752:	693b      	ldr	r3, [r7, #16]
 800b754:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b758:	693b      	ldr	r3, [r7, #16]
 800b75a:	899b      	ldrh	r3, [r3, #12]
 800b75c:	461a      	mov	r2, r3
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	fbb3 f0f2 	udiv	r0, r3, r2
 800b764:	fb00 f202 	mul.w	r2, r0, r2
 800b768:	1a9b      	subs	r3, r3, r2
 800b76a:	18ca      	adds	r2, r1, r3
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b770:	2300      	movs	r3, #0
}
 800b772:	4618      	mov	r0, r3
 800b774:	3718      	adds	r7, #24
 800b776:	46bd      	mov	sp, r7
 800b778:	bd80      	pop	{r7, pc}

0800b77a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b77a:	b580      	push	{r7, lr}
 800b77c:	b086      	sub	sp, #24
 800b77e:	af00      	add	r7, sp, #0
 800b780:	6078      	str	r0, [r7, #4]
 800b782:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	695b      	ldr	r3, [r3, #20]
 800b78e:	3320      	adds	r3, #32
 800b790:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	69db      	ldr	r3, [r3, #28]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d003      	beq.n	800b7a2 <dir_next+0x28>
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b7a0:	d301      	bcc.n	800b7a6 <dir_next+0x2c>
 800b7a2:	2304      	movs	r3, #4
 800b7a4:	e0bb      	b.n	800b91e <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	899b      	ldrh	r3, [r3, #12]
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	fbb3 f1f2 	udiv	r1, r3, r2
 800b7b2:	fb01 f202 	mul.w	r2, r1, r2
 800b7b6:	1a9b      	subs	r3, r3, r2
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	f040 809d 	bne.w	800b8f8 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	69db      	ldr	r3, [r3, #28]
 800b7c2:	1c5a      	adds	r2, r3, #1
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	699b      	ldr	r3, [r3, #24]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d10b      	bne.n	800b7e8 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	095b      	lsrs	r3, r3, #5
 800b7d4:	68fa      	ldr	r2, [r7, #12]
 800b7d6:	8912      	ldrh	r2, [r2, #8]
 800b7d8:	4293      	cmp	r3, r2
 800b7da:	f0c0 808d 	bcc.w	800b8f8 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	61da      	str	r2, [r3, #28]
 800b7e4:	2304      	movs	r3, #4
 800b7e6:	e09a      	b.n	800b91e <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	899b      	ldrh	r3, [r3, #12]
 800b7ec:	461a      	mov	r2, r3
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b7f4:	68fa      	ldr	r2, [r7, #12]
 800b7f6:	8952      	ldrh	r2, [r2, #10]
 800b7f8:	3a01      	subs	r2, #1
 800b7fa:	4013      	ands	r3, r2
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d17b      	bne.n	800b8f8 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b800:	687a      	ldr	r2, [r7, #4]
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	699b      	ldr	r3, [r3, #24]
 800b806:	4619      	mov	r1, r3
 800b808:	4610      	mov	r0, r2
 800b80a:	f7ff fc08 	bl	800b01e <get_fat>
 800b80e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b810:	697b      	ldr	r3, [r7, #20]
 800b812:	2b01      	cmp	r3, #1
 800b814:	d801      	bhi.n	800b81a <dir_next+0xa0>
 800b816:	2302      	movs	r3, #2
 800b818:	e081      	b.n	800b91e <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b81a:	697b      	ldr	r3, [r7, #20]
 800b81c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b820:	d101      	bne.n	800b826 <dir_next+0xac>
 800b822:	2301      	movs	r3, #1
 800b824:	e07b      	b.n	800b91e <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	69db      	ldr	r3, [r3, #28]
 800b82a:	697a      	ldr	r2, [r7, #20]
 800b82c:	429a      	cmp	r2, r3
 800b82e:	d359      	bcc.n	800b8e4 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d104      	bne.n	800b840 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2200      	movs	r2, #0
 800b83a:	61da      	str	r2, [r3, #28]
 800b83c:	2304      	movs	r3, #4
 800b83e:	e06e      	b.n	800b91e <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b840:	687a      	ldr	r2, [r7, #4]
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	699b      	ldr	r3, [r3, #24]
 800b846:	4619      	mov	r1, r3
 800b848:	4610      	mov	r0, r2
 800b84a:	f7ff fe3d 	bl	800b4c8 <create_chain>
 800b84e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d101      	bne.n	800b85a <dir_next+0xe0>
 800b856:	2307      	movs	r3, #7
 800b858:	e061      	b.n	800b91e <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	2b01      	cmp	r3, #1
 800b85e:	d101      	bne.n	800b864 <dir_next+0xea>
 800b860:	2302      	movs	r3, #2
 800b862:	e05c      	b.n	800b91e <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b864:	697b      	ldr	r3, [r7, #20]
 800b866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b86a:	d101      	bne.n	800b870 <dir_next+0xf6>
 800b86c:	2301      	movs	r3, #1
 800b86e:	e056      	b.n	800b91e <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b870:	68f8      	ldr	r0, [r7, #12]
 800b872:	f7ff fad3 	bl	800ae1c <sync_window>
 800b876:	4603      	mov	r3, r0
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d001      	beq.n	800b880 <dir_next+0x106>
 800b87c:	2301      	movs	r3, #1
 800b87e:	e04e      	b.n	800b91e <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	899b      	ldrh	r3, [r3, #12]
 800b88a:	461a      	mov	r2, r3
 800b88c:	2100      	movs	r1, #0
 800b88e:	f7ff f8fc 	bl	800aa8a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b892:	2300      	movs	r3, #0
 800b894:	613b      	str	r3, [r7, #16]
 800b896:	6979      	ldr	r1, [r7, #20]
 800b898:	68f8      	ldr	r0, [r7, #12]
 800b89a:	f7ff fba1 	bl	800afe0 <clust2sect>
 800b89e:	4602      	mov	r2, r0
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	635a      	str	r2, [r3, #52]	; 0x34
 800b8a4:	e012      	b.n	800b8cc <dir_next+0x152>
						fs->wflag = 1;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	2201      	movs	r2, #1
 800b8aa:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b8ac:	68f8      	ldr	r0, [r7, #12]
 800b8ae:	f7ff fab5 	bl	800ae1c <sync_window>
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d001      	beq.n	800b8bc <dir_next+0x142>
 800b8b8:	2301      	movs	r3, #1
 800b8ba:	e030      	b.n	800b91e <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b8bc:	693b      	ldr	r3, [r7, #16]
 800b8be:	3301      	adds	r3, #1
 800b8c0:	613b      	str	r3, [r7, #16]
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8c6:	1c5a      	adds	r2, r3, #1
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	635a      	str	r2, [r3, #52]	; 0x34
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	895b      	ldrh	r3, [r3, #10]
 800b8d0:	461a      	mov	r2, r3
 800b8d2:	693b      	ldr	r3, [r7, #16]
 800b8d4:	4293      	cmp	r3, r2
 800b8d6:	d3e6      	bcc.n	800b8a6 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b8dc:	693b      	ldr	r3, [r7, #16]
 800b8de:	1ad2      	subs	r2, r2, r3
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	697a      	ldr	r2, [r7, #20]
 800b8e8:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b8ea:	6979      	ldr	r1, [r7, #20]
 800b8ec:	68f8      	ldr	r0, [r7, #12]
 800b8ee:	f7ff fb77 	bl	800afe0 <clust2sect>
 800b8f2:	4602      	mov	r2, r0
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	68ba      	ldr	r2, [r7, #8]
 800b8fc:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	899b      	ldrh	r3, [r3, #12]
 800b908:	461a      	mov	r2, r3
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	fbb3 f0f2 	udiv	r0, r3, r2
 800b910:	fb00 f202 	mul.w	r2, r0, r2
 800b914:	1a9b      	subs	r3, r3, r2
 800b916:	18ca      	adds	r2, r1, r3
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b91c:	2300      	movs	r3, #0
}
 800b91e:	4618      	mov	r0, r3
 800b920:	3718      	adds	r7, #24
 800b922:	46bd      	mov	sp, r7
 800b924:	bd80      	pop	{r7, pc}

0800b926 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b926:	b580      	push	{r7, lr}
 800b928:	b086      	sub	sp, #24
 800b92a:	af00      	add	r7, sp, #0
 800b92c:	6078      	str	r0, [r7, #4]
 800b92e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b936:	2100      	movs	r1, #0
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f7ff fe95 	bl	800b668 <dir_sdi>
 800b93e:	4603      	mov	r3, r0
 800b940:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b942:	7dfb      	ldrb	r3, [r7, #23]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d12b      	bne.n	800b9a0 <dir_alloc+0x7a>
		n = 0;
 800b948:	2300      	movs	r3, #0
 800b94a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	69db      	ldr	r3, [r3, #28]
 800b950:	4619      	mov	r1, r3
 800b952:	68f8      	ldr	r0, [r7, #12]
 800b954:	f7ff faa6 	bl	800aea4 <move_window>
 800b958:	4603      	mov	r3, r0
 800b95a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b95c:	7dfb      	ldrb	r3, [r7, #23]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d11d      	bne.n	800b99e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6a1b      	ldr	r3, [r3, #32]
 800b966:	781b      	ldrb	r3, [r3, #0]
 800b968:	2be5      	cmp	r3, #229	; 0xe5
 800b96a:	d004      	beq.n	800b976 <dir_alloc+0x50>
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	6a1b      	ldr	r3, [r3, #32]
 800b970:	781b      	ldrb	r3, [r3, #0]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d107      	bne.n	800b986 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	3301      	adds	r3, #1
 800b97a:	613b      	str	r3, [r7, #16]
 800b97c:	693a      	ldr	r2, [r7, #16]
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	429a      	cmp	r2, r3
 800b982:	d102      	bne.n	800b98a <dir_alloc+0x64>
 800b984:	e00c      	b.n	800b9a0 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b986:	2300      	movs	r3, #0
 800b988:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b98a:	2101      	movs	r1, #1
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f7ff fef4 	bl	800b77a <dir_next>
 800b992:	4603      	mov	r3, r0
 800b994:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b996:	7dfb      	ldrb	r3, [r7, #23]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d0d7      	beq.n	800b94c <dir_alloc+0x26>
 800b99c:	e000      	b.n	800b9a0 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b99e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b9a0:	7dfb      	ldrb	r3, [r7, #23]
 800b9a2:	2b04      	cmp	r3, #4
 800b9a4:	d101      	bne.n	800b9aa <dir_alloc+0x84>
 800b9a6:	2307      	movs	r3, #7
 800b9a8:	75fb      	strb	r3, [r7, #23]
	return res;
 800b9aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	3718      	adds	r7, #24
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}

0800b9b4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b084      	sub	sp, #16
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
 800b9bc:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b9be:	683b      	ldr	r3, [r7, #0]
 800b9c0:	331a      	adds	r3, #26
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	f7fe ffbe 	bl	800a944 <ld_word>
 800b9c8:	4603      	mov	r3, r0
 800b9ca:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	781b      	ldrb	r3, [r3, #0]
 800b9d0:	2b03      	cmp	r3, #3
 800b9d2:	d109      	bne.n	800b9e8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	3314      	adds	r3, #20
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f7fe ffb3 	bl	800a944 <ld_word>
 800b9de:	4603      	mov	r3, r0
 800b9e0:	041b      	lsls	r3, r3, #16
 800b9e2:	68fa      	ldr	r2, [r7, #12]
 800b9e4:	4313      	orrs	r3, r2
 800b9e6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
}
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	3710      	adds	r7, #16
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	bd80      	pop	{r7, pc}

0800b9f2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b9f2:	b580      	push	{r7, lr}
 800b9f4:	b084      	sub	sp, #16
 800b9f6:	af00      	add	r7, sp, #0
 800b9f8:	60f8      	str	r0, [r7, #12]
 800b9fa:	60b9      	str	r1, [r7, #8]
 800b9fc:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b9fe:	68bb      	ldr	r3, [r7, #8]
 800ba00:	331a      	adds	r3, #26
 800ba02:	687a      	ldr	r2, [r7, #4]
 800ba04:	b292      	uxth	r2, r2
 800ba06:	4611      	mov	r1, r2
 800ba08:	4618      	mov	r0, r3
 800ba0a:	f7fe ffd6 	bl	800a9ba <st_word>
	if (fs->fs_type == FS_FAT32) {
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	781b      	ldrb	r3, [r3, #0]
 800ba12:	2b03      	cmp	r3, #3
 800ba14:	d109      	bne.n	800ba2a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800ba16:	68bb      	ldr	r3, [r7, #8]
 800ba18:	f103 0214 	add.w	r2, r3, #20
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	0c1b      	lsrs	r3, r3, #16
 800ba20:	b29b      	uxth	r3, r3
 800ba22:	4619      	mov	r1, r3
 800ba24:	4610      	mov	r0, r2
 800ba26:	f7fe ffc8 	bl	800a9ba <st_word>
	}
}
 800ba2a:	bf00      	nop
 800ba2c:	3710      	adds	r7, #16
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}
	...

0800ba34 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800ba34:	b590      	push	{r4, r7, lr}
 800ba36:	b087      	sub	sp, #28
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
 800ba3c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	331a      	adds	r3, #26
 800ba42:	4618      	mov	r0, r3
 800ba44:	f7fe ff7e 	bl	800a944 <ld_word>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d001      	beq.n	800ba52 <cmp_lfn+0x1e>
 800ba4e:	2300      	movs	r3, #0
 800ba50:	e059      	b.n	800bb06 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800ba52:	683b      	ldr	r3, [r7, #0]
 800ba54:	781b      	ldrb	r3, [r3, #0]
 800ba56:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ba5a:	1e5a      	subs	r2, r3, #1
 800ba5c:	4613      	mov	r3, r2
 800ba5e:	005b      	lsls	r3, r3, #1
 800ba60:	4413      	add	r3, r2
 800ba62:	009b      	lsls	r3, r3, #2
 800ba64:	4413      	add	r3, r2
 800ba66:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ba68:	2301      	movs	r3, #1
 800ba6a:	81fb      	strh	r3, [r7, #14]
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	613b      	str	r3, [r7, #16]
 800ba70:	e033      	b.n	800bada <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800ba72:	4a27      	ldr	r2, [pc, #156]	; (800bb10 <cmp_lfn+0xdc>)
 800ba74:	693b      	ldr	r3, [r7, #16]
 800ba76:	4413      	add	r3, r2
 800ba78:	781b      	ldrb	r3, [r3, #0]
 800ba7a:	461a      	mov	r2, r3
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	4413      	add	r3, r2
 800ba80:	4618      	mov	r0, r3
 800ba82:	f7fe ff5f 	bl	800a944 <ld_word>
 800ba86:	4603      	mov	r3, r0
 800ba88:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800ba8a:	89fb      	ldrh	r3, [r7, #14]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d01a      	beq.n	800bac6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	2bfe      	cmp	r3, #254	; 0xfe
 800ba94:	d812      	bhi.n	800babc <cmp_lfn+0x88>
 800ba96:	89bb      	ldrh	r3, [r7, #12]
 800ba98:	4618      	mov	r0, r3
 800ba9a:	f001 fd75 	bl	800d588 <ff_wtoupper>
 800ba9e:	4603      	mov	r3, r0
 800baa0:	461c      	mov	r4, r3
 800baa2:	697b      	ldr	r3, [r7, #20]
 800baa4:	1c5a      	adds	r2, r3, #1
 800baa6:	617a      	str	r2, [r7, #20]
 800baa8:	005b      	lsls	r3, r3, #1
 800baaa:	687a      	ldr	r2, [r7, #4]
 800baac:	4413      	add	r3, r2
 800baae:	881b      	ldrh	r3, [r3, #0]
 800bab0:	4618      	mov	r0, r3
 800bab2:	f001 fd69 	bl	800d588 <ff_wtoupper>
 800bab6:	4603      	mov	r3, r0
 800bab8:	429c      	cmp	r4, r3
 800baba:	d001      	beq.n	800bac0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800babc:	2300      	movs	r3, #0
 800babe:	e022      	b.n	800bb06 <cmp_lfn+0xd2>
			}
			wc = uc;
 800bac0:	89bb      	ldrh	r3, [r7, #12]
 800bac2:	81fb      	strh	r3, [r7, #14]
 800bac4:	e006      	b.n	800bad4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800bac6:	89bb      	ldrh	r3, [r7, #12]
 800bac8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bacc:	4293      	cmp	r3, r2
 800bace:	d001      	beq.n	800bad4 <cmp_lfn+0xa0>
 800bad0:	2300      	movs	r3, #0
 800bad2:	e018      	b.n	800bb06 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800bad4:	693b      	ldr	r3, [r7, #16]
 800bad6:	3301      	adds	r3, #1
 800bad8:	613b      	str	r3, [r7, #16]
 800bada:	693b      	ldr	r3, [r7, #16]
 800badc:	2b0c      	cmp	r3, #12
 800bade:	d9c8      	bls.n	800ba72 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	781b      	ldrb	r3, [r3, #0]
 800bae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d00b      	beq.n	800bb04 <cmp_lfn+0xd0>
 800baec:	89fb      	ldrh	r3, [r7, #14]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d008      	beq.n	800bb04 <cmp_lfn+0xd0>
 800baf2:	697b      	ldr	r3, [r7, #20]
 800baf4:	005b      	lsls	r3, r3, #1
 800baf6:	687a      	ldr	r2, [r7, #4]
 800baf8:	4413      	add	r3, r2
 800bafa:	881b      	ldrh	r3, [r3, #0]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d001      	beq.n	800bb04 <cmp_lfn+0xd0>
 800bb00:	2300      	movs	r3, #0
 800bb02:	e000      	b.n	800bb06 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800bb04:	2301      	movs	r3, #1
}
 800bb06:	4618      	mov	r0, r3
 800bb08:	371c      	adds	r7, #28
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bd90      	pop	{r4, r7, pc}
 800bb0e:	bf00      	nop
 800bb10:	0800e188 	.word	0x0800e188

0800bb14 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b088      	sub	sp, #32
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	60f8      	str	r0, [r7, #12]
 800bb1c:	60b9      	str	r1, [r7, #8]
 800bb1e:	4611      	mov	r1, r2
 800bb20:	461a      	mov	r2, r3
 800bb22:	460b      	mov	r3, r1
 800bb24:	71fb      	strb	r3, [r7, #7]
 800bb26:	4613      	mov	r3, r2
 800bb28:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800bb2a:	68bb      	ldr	r3, [r7, #8]
 800bb2c:	330d      	adds	r3, #13
 800bb2e:	79ba      	ldrb	r2, [r7, #6]
 800bb30:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800bb32:	68bb      	ldr	r3, [r7, #8]
 800bb34:	330b      	adds	r3, #11
 800bb36:	220f      	movs	r2, #15
 800bb38:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800bb3a:	68bb      	ldr	r3, [r7, #8]
 800bb3c:	330c      	adds	r3, #12
 800bb3e:	2200      	movs	r2, #0
 800bb40:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	331a      	adds	r3, #26
 800bb46:	2100      	movs	r1, #0
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f7fe ff36 	bl	800a9ba <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800bb4e:	79fb      	ldrb	r3, [r7, #7]
 800bb50:	1e5a      	subs	r2, r3, #1
 800bb52:	4613      	mov	r3, r2
 800bb54:	005b      	lsls	r3, r3, #1
 800bb56:	4413      	add	r3, r2
 800bb58:	009b      	lsls	r3, r3, #2
 800bb5a:	4413      	add	r3, r2
 800bb5c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800bb5e:	2300      	movs	r3, #0
 800bb60:	82fb      	strh	r3, [r7, #22]
 800bb62:	2300      	movs	r3, #0
 800bb64:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800bb66:	8afb      	ldrh	r3, [r7, #22]
 800bb68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bb6c:	4293      	cmp	r3, r2
 800bb6e:	d007      	beq.n	800bb80 <put_lfn+0x6c>
 800bb70:	69fb      	ldr	r3, [r7, #28]
 800bb72:	1c5a      	adds	r2, r3, #1
 800bb74:	61fa      	str	r2, [r7, #28]
 800bb76:	005b      	lsls	r3, r3, #1
 800bb78:	68fa      	ldr	r2, [r7, #12]
 800bb7a:	4413      	add	r3, r2
 800bb7c:	881b      	ldrh	r3, [r3, #0]
 800bb7e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800bb80:	4a17      	ldr	r2, [pc, #92]	; (800bbe0 <put_lfn+0xcc>)
 800bb82:	69bb      	ldr	r3, [r7, #24]
 800bb84:	4413      	add	r3, r2
 800bb86:	781b      	ldrb	r3, [r3, #0]
 800bb88:	461a      	mov	r2, r3
 800bb8a:	68bb      	ldr	r3, [r7, #8]
 800bb8c:	4413      	add	r3, r2
 800bb8e:	8afa      	ldrh	r2, [r7, #22]
 800bb90:	4611      	mov	r1, r2
 800bb92:	4618      	mov	r0, r3
 800bb94:	f7fe ff11 	bl	800a9ba <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800bb98:	8afb      	ldrh	r3, [r7, #22]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d102      	bne.n	800bba4 <put_lfn+0x90>
 800bb9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bba2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800bba4:	69bb      	ldr	r3, [r7, #24]
 800bba6:	3301      	adds	r3, #1
 800bba8:	61bb      	str	r3, [r7, #24]
 800bbaa:	69bb      	ldr	r3, [r7, #24]
 800bbac:	2b0c      	cmp	r3, #12
 800bbae:	d9da      	bls.n	800bb66 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800bbb0:	8afb      	ldrh	r3, [r7, #22]
 800bbb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bbb6:	4293      	cmp	r3, r2
 800bbb8:	d006      	beq.n	800bbc8 <put_lfn+0xb4>
 800bbba:	69fb      	ldr	r3, [r7, #28]
 800bbbc:	005b      	lsls	r3, r3, #1
 800bbbe:	68fa      	ldr	r2, [r7, #12]
 800bbc0:	4413      	add	r3, r2
 800bbc2:	881b      	ldrh	r3, [r3, #0]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d103      	bne.n	800bbd0 <put_lfn+0xbc>
 800bbc8:	79fb      	ldrb	r3, [r7, #7]
 800bbca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bbce:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800bbd0:	68bb      	ldr	r3, [r7, #8]
 800bbd2:	79fa      	ldrb	r2, [r7, #7]
 800bbd4:	701a      	strb	r2, [r3, #0]
}
 800bbd6:	bf00      	nop
 800bbd8:	3720      	adds	r7, #32
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd80      	pop	{r7, pc}
 800bbde:	bf00      	nop
 800bbe0:	0800e188 	.word	0x0800e188

0800bbe4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b08c      	sub	sp, #48	; 0x30
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	60f8      	str	r0, [r7, #12]
 800bbec:	60b9      	str	r1, [r7, #8]
 800bbee:	607a      	str	r2, [r7, #4]
 800bbf0:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800bbf2:	220b      	movs	r2, #11
 800bbf4:	68b9      	ldr	r1, [r7, #8]
 800bbf6:	68f8      	ldr	r0, [r7, #12]
 800bbf8:	f7fe ff26 	bl	800aa48 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	2b05      	cmp	r3, #5
 800bc00:	d92b      	bls.n	800bc5a <gen_numname+0x76>
		sr = seq;
 800bc02:	683b      	ldr	r3, [r7, #0]
 800bc04:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800bc06:	e022      	b.n	800bc4e <gen_numname+0x6a>
			wc = *lfn++;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	1c9a      	adds	r2, r3, #2
 800bc0c:	607a      	str	r2, [r7, #4]
 800bc0e:	881b      	ldrh	r3, [r3, #0]
 800bc10:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800bc12:	2300      	movs	r3, #0
 800bc14:	62bb      	str	r3, [r7, #40]	; 0x28
 800bc16:	e017      	b.n	800bc48 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800bc18:	69fb      	ldr	r3, [r7, #28]
 800bc1a:	005a      	lsls	r2, r3, #1
 800bc1c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bc1e:	f003 0301 	and.w	r3, r3, #1
 800bc22:	4413      	add	r3, r2
 800bc24:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800bc26:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bc28:	085b      	lsrs	r3, r3, #1
 800bc2a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800bc2c:	69fb      	ldr	r3, [r7, #28]
 800bc2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d005      	beq.n	800bc42 <gen_numname+0x5e>
 800bc36:	69fb      	ldr	r3, [r7, #28]
 800bc38:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800bc3c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800bc40:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800bc42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc44:	3301      	adds	r3, #1
 800bc46:	62bb      	str	r3, [r7, #40]	; 0x28
 800bc48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc4a:	2b0f      	cmp	r3, #15
 800bc4c:	d9e4      	bls.n	800bc18 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	881b      	ldrh	r3, [r3, #0]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d1d8      	bne.n	800bc08 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800bc56:	69fb      	ldr	r3, [r7, #28]
 800bc58:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800bc5a:	2307      	movs	r3, #7
 800bc5c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	b2db      	uxtb	r3, r3
 800bc62:	f003 030f 	and.w	r3, r3, #15
 800bc66:	b2db      	uxtb	r3, r3
 800bc68:	3330      	adds	r3, #48	; 0x30
 800bc6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800bc6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bc72:	2b39      	cmp	r3, #57	; 0x39
 800bc74:	d904      	bls.n	800bc80 <gen_numname+0x9c>
 800bc76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bc7a:	3307      	adds	r3, #7
 800bc7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800bc80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc82:	1e5a      	subs	r2, r3, #1
 800bc84:	62ba      	str	r2, [r7, #40]	; 0x28
 800bc86:	3330      	adds	r3, #48	; 0x30
 800bc88:	443b      	add	r3, r7
 800bc8a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800bc8e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	091b      	lsrs	r3, r3, #4
 800bc96:	603b      	str	r3, [r7, #0]
	} while (seq);
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d1df      	bne.n	800bc5e <gen_numname+0x7a>
	ns[i] = '~';
 800bc9e:	f107 0214 	add.w	r2, r7, #20
 800bca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bca4:	4413      	add	r3, r2
 800bca6:	227e      	movs	r2, #126	; 0x7e
 800bca8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800bcaa:	2300      	movs	r3, #0
 800bcac:	627b      	str	r3, [r7, #36]	; 0x24
 800bcae:	e002      	b.n	800bcb6 <gen_numname+0xd2>
 800bcb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcb2:	3301      	adds	r3, #1
 800bcb4:	627b      	str	r3, [r7, #36]	; 0x24
 800bcb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bcb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcba:	429a      	cmp	r2, r3
 800bcbc:	d205      	bcs.n	800bcca <gen_numname+0xe6>
 800bcbe:	68fa      	ldr	r2, [r7, #12]
 800bcc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcc2:	4413      	add	r3, r2
 800bcc4:	781b      	ldrb	r3, [r3, #0]
 800bcc6:	2b20      	cmp	r3, #32
 800bcc8:	d1f2      	bne.n	800bcb0 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800bcca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bccc:	2b07      	cmp	r3, #7
 800bcce:	d807      	bhi.n	800bce0 <gen_numname+0xfc>
 800bcd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcd2:	1c5a      	adds	r2, r3, #1
 800bcd4:	62ba      	str	r2, [r7, #40]	; 0x28
 800bcd6:	3330      	adds	r3, #48	; 0x30
 800bcd8:	443b      	add	r3, r7
 800bcda:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800bcde:	e000      	b.n	800bce2 <gen_numname+0xfe>
 800bce0:	2120      	movs	r1, #32
 800bce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bce4:	1c5a      	adds	r2, r3, #1
 800bce6:	627a      	str	r2, [r7, #36]	; 0x24
 800bce8:	68fa      	ldr	r2, [r7, #12]
 800bcea:	4413      	add	r3, r2
 800bcec:	460a      	mov	r2, r1
 800bcee:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800bcf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcf2:	2b07      	cmp	r3, #7
 800bcf4:	d9e9      	bls.n	800bcca <gen_numname+0xe6>
}
 800bcf6:	bf00      	nop
 800bcf8:	bf00      	nop
 800bcfa:	3730      	adds	r7, #48	; 0x30
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bd80      	pop	{r7, pc}

0800bd00 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800bd00:	b480      	push	{r7}
 800bd02:	b085      	sub	sp, #20
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800bd0c:	230b      	movs	r3, #11
 800bd0e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800bd10:	7bfb      	ldrb	r3, [r7, #15]
 800bd12:	b2da      	uxtb	r2, r3
 800bd14:	0852      	lsrs	r2, r2, #1
 800bd16:	01db      	lsls	r3, r3, #7
 800bd18:	4313      	orrs	r3, r2
 800bd1a:	b2da      	uxtb	r2, r3
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	1c59      	adds	r1, r3, #1
 800bd20:	6079      	str	r1, [r7, #4]
 800bd22:	781b      	ldrb	r3, [r3, #0]
 800bd24:	4413      	add	r3, r2
 800bd26:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	3b01      	subs	r3, #1
 800bd2c:	60bb      	str	r3, [r7, #8]
 800bd2e:	68bb      	ldr	r3, [r7, #8]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d1ed      	bne.n	800bd10 <sum_sfn+0x10>
	return sum;
 800bd34:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd36:	4618      	mov	r0, r3
 800bd38:	3714      	adds	r7, #20
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd40:	4770      	bx	lr

0800bd42 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800bd42:	b580      	push	{r7, lr}
 800bd44:	b086      	sub	sp, #24
 800bd46:	af00      	add	r7, sp, #0
 800bd48:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800bd50:	2100      	movs	r1, #0
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	f7ff fc88 	bl	800b668 <dir_sdi>
 800bd58:	4603      	mov	r3, r0
 800bd5a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800bd5c:	7dfb      	ldrb	r3, [r7, #23]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d001      	beq.n	800bd66 <dir_find+0x24>
 800bd62:	7dfb      	ldrb	r3, [r7, #23]
 800bd64:	e0a9      	b.n	800beba <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bd66:	23ff      	movs	r3, #255	; 0xff
 800bd68:	753b      	strb	r3, [r7, #20]
 800bd6a:	7d3b      	ldrb	r3, [r7, #20]
 800bd6c:	757b      	strb	r3, [r7, #21]
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	f04f 32ff 	mov.w	r2, #4294967295
 800bd74:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	69db      	ldr	r3, [r3, #28]
 800bd7a:	4619      	mov	r1, r3
 800bd7c:	6938      	ldr	r0, [r7, #16]
 800bd7e:	f7ff f891 	bl	800aea4 <move_window>
 800bd82:	4603      	mov	r3, r0
 800bd84:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bd86:	7dfb      	ldrb	r3, [r7, #23]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	f040 8090 	bne.w	800beae <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	6a1b      	ldr	r3, [r3, #32]
 800bd92:	781b      	ldrb	r3, [r3, #0]
 800bd94:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bd96:	7dbb      	ldrb	r3, [r7, #22]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d102      	bne.n	800bda2 <dir_find+0x60>
 800bd9c:	2304      	movs	r3, #4
 800bd9e:	75fb      	strb	r3, [r7, #23]
 800bda0:	e08a      	b.n	800beb8 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	6a1b      	ldr	r3, [r3, #32]
 800bda6:	330b      	adds	r3, #11
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bdae:	73fb      	strb	r3, [r7, #15]
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	7bfa      	ldrb	r2, [r7, #15]
 800bdb4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800bdb6:	7dbb      	ldrb	r3, [r7, #22]
 800bdb8:	2be5      	cmp	r3, #229	; 0xe5
 800bdba:	d007      	beq.n	800bdcc <dir_find+0x8a>
 800bdbc:	7bfb      	ldrb	r3, [r7, #15]
 800bdbe:	f003 0308 	and.w	r3, r3, #8
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d009      	beq.n	800bdda <dir_find+0x98>
 800bdc6:	7bfb      	ldrb	r3, [r7, #15]
 800bdc8:	2b0f      	cmp	r3, #15
 800bdca:	d006      	beq.n	800bdda <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bdcc:	23ff      	movs	r3, #255	; 0xff
 800bdce:	757b      	strb	r3, [r7, #21]
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f04f 32ff 	mov.w	r2, #4294967295
 800bdd6:	631a      	str	r2, [r3, #48]	; 0x30
 800bdd8:	e05e      	b.n	800be98 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800bdda:	7bfb      	ldrb	r3, [r7, #15]
 800bddc:	2b0f      	cmp	r3, #15
 800bdde:	d136      	bne.n	800be4e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bde6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d154      	bne.n	800be98 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800bdee:	7dbb      	ldrb	r3, [r7, #22]
 800bdf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d00d      	beq.n	800be14 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6a1b      	ldr	r3, [r3, #32]
 800bdfc:	7b5b      	ldrb	r3, [r3, #13]
 800bdfe:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800be00:	7dbb      	ldrb	r3, [r7, #22]
 800be02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800be06:	75bb      	strb	r3, [r7, #22]
 800be08:	7dbb      	ldrb	r3, [r7, #22]
 800be0a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	695a      	ldr	r2, [r3, #20]
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800be14:	7dba      	ldrb	r2, [r7, #22]
 800be16:	7d7b      	ldrb	r3, [r7, #21]
 800be18:	429a      	cmp	r2, r3
 800be1a:	d115      	bne.n	800be48 <dir_find+0x106>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6a1b      	ldr	r3, [r3, #32]
 800be20:	330d      	adds	r3, #13
 800be22:	781b      	ldrb	r3, [r3, #0]
 800be24:	7d3a      	ldrb	r2, [r7, #20]
 800be26:	429a      	cmp	r2, r3
 800be28:	d10e      	bne.n	800be48 <dir_find+0x106>
 800be2a:	693b      	ldr	r3, [r7, #16]
 800be2c:	691a      	ldr	r2, [r3, #16]
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	6a1b      	ldr	r3, [r3, #32]
 800be32:	4619      	mov	r1, r3
 800be34:	4610      	mov	r0, r2
 800be36:	f7ff fdfd 	bl	800ba34 <cmp_lfn>
 800be3a:	4603      	mov	r3, r0
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d003      	beq.n	800be48 <dir_find+0x106>
 800be40:	7d7b      	ldrb	r3, [r7, #21]
 800be42:	3b01      	subs	r3, #1
 800be44:	b2db      	uxtb	r3, r3
 800be46:	e000      	b.n	800be4a <dir_find+0x108>
 800be48:	23ff      	movs	r3, #255	; 0xff
 800be4a:	757b      	strb	r3, [r7, #21]
 800be4c:	e024      	b.n	800be98 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800be4e:	7d7b      	ldrb	r3, [r7, #21]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d109      	bne.n	800be68 <dir_find+0x126>
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	6a1b      	ldr	r3, [r3, #32]
 800be58:	4618      	mov	r0, r3
 800be5a:	f7ff ff51 	bl	800bd00 <sum_sfn>
 800be5e:	4603      	mov	r3, r0
 800be60:	461a      	mov	r2, r3
 800be62:	7d3b      	ldrb	r3, [r7, #20]
 800be64:	4293      	cmp	r3, r2
 800be66:	d024      	beq.n	800beb2 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800be6e:	f003 0301 	and.w	r3, r3, #1
 800be72:	2b00      	cmp	r3, #0
 800be74:	d10a      	bne.n	800be8c <dir_find+0x14a>
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6a18      	ldr	r0, [r3, #32]
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	3324      	adds	r3, #36	; 0x24
 800be7e:	220b      	movs	r2, #11
 800be80:	4619      	mov	r1, r3
 800be82:	f7fe fe1d 	bl	800aac0 <mem_cmp>
 800be86:	4603      	mov	r3, r0
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d014      	beq.n	800beb6 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800be8c:	23ff      	movs	r3, #255	; 0xff
 800be8e:	757b      	strb	r3, [r7, #21]
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	f04f 32ff 	mov.w	r2, #4294967295
 800be96:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800be98:	2100      	movs	r1, #0
 800be9a:	6878      	ldr	r0, [r7, #4]
 800be9c:	f7ff fc6d 	bl	800b77a <dir_next>
 800bea0:	4603      	mov	r3, r0
 800bea2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800bea4:	7dfb      	ldrb	r3, [r7, #23]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	f43f af65 	beq.w	800bd76 <dir_find+0x34>
 800beac:	e004      	b.n	800beb8 <dir_find+0x176>
		if (res != FR_OK) break;
 800beae:	bf00      	nop
 800beb0:	e002      	b.n	800beb8 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800beb2:	bf00      	nop
 800beb4:	e000      	b.n	800beb8 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800beb6:	bf00      	nop

	return res;
 800beb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800beba:	4618      	mov	r0, r3
 800bebc:	3718      	adds	r7, #24
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}
	...

0800bec4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b08c      	sub	sp, #48	; 0x30
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bed8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d001      	beq.n	800bee4 <dir_register+0x20>
 800bee0:	2306      	movs	r3, #6
 800bee2:	e0e0      	b.n	800c0a6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800bee4:	2300      	movs	r3, #0
 800bee6:	627b      	str	r3, [r7, #36]	; 0x24
 800bee8:	e002      	b.n	800bef0 <dir_register+0x2c>
 800beea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beec:	3301      	adds	r3, #1
 800beee:	627b      	str	r3, [r7, #36]	; 0x24
 800bef0:	69fb      	ldr	r3, [r7, #28]
 800bef2:	691a      	ldr	r2, [r3, #16]
 800bef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bef6:	005b      	lsls	r3, r3, #1
 800bef8:	4413      	add	r3, r2
 800befa:	881b      	ldrh	r3, [r3, #0]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d1f4      	bne.n	800beea <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800bf06:	f107 030c 	add.w	r3, r7, #12
 800bf0a:	220c      	movs	r2, #12
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	f7fe fd9b 	bl	800aa48 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800bf12:	7dfb      	ldrb	r3, [r7, #23]
 800bf14:	f003 0301 	and.w	r3, r3, #1
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d032      	beq.n	800bf82 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	2240      	movs	r2, #64	; 0x40
 800bf20:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800bf24:	2301      	movs	r3, #1
 800bf26:	62bb      	str	r3, [r7, #40]	; 0x28
 800bf28:	e016      	b.n	800bf58 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800bf30:	69fb      	ldr	r3, [r7, #28]
 800bf32:	691a      	ldr	r2, [r3, #16]
 800bf34:	f107 010c 	add.w	r1, r7, #12
 800bf38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf3a:	f7ff fe53 	bl	800bbe4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	f7ff feff 	bl	800bd42 <dir_find>
 800bf44:	4603      	mov	r3, r0
 800bf46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800bf4a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d106      	bne.n	800bf60 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800bf52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf54:	3301      	adds	r3, #1
 800bf56:	62bb      	str	r3, [r7, #40]	; 0x28
 800bf58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf5a:	2b63      	cmp	r3, #99	; 0x63
 800bf5c:	d9e5      	bls.n	800bf2a <dir_register+0x66>
 800bf5e:	e000      	b.n	800bf62 <dir_register+0x9e>
			if (res != FR_OK) break;
 800bf60:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800bf62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf64:	2b64      	cmp	r3, #100	; 0x64
 800bf66:	d101      	bne.n	800bf6c <dir_register+0xa8>
 800bf68:	2307      	movs	r3, #7
 800bf6a:	e09c      	b.n	800c0a6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800bf6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bf70:	2b04      	cmp	r3, #4
 800bf72:	d002      	beq.n	800bf7a <dir_register+0xb6>
 800bf74:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bf78:	e095      	b.n	800c0a6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800bf7a:	7dfa      	ldrb	r2, [r7, #23]
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800bf82:	7dfb      	ldrb	r3, [r7, #23]
 800bf84:	f003 0302 	and.w	r3, r3, #2
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d007      	beq.n	800bf9c <dir_register+0xd8>
 800bf8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf8e:	330c      	adds	r3, #12
 800bf90:	4a47      	ldr	r2, [pc, #284]	; (800c0b0 <dir_register+0x1ec>)
 800bf92:	fba2 2303 	umull	r2, r3, r2, r3
 800bf96:	089b      	lsrs	r3, r3, #2
 800bf98:	3301      	adds	r3, #1
 800bf9a:	e000      	b.n	800bf9e <dir_register+0xda>
 800bf9c:	2301      	movs	r3, #1
 800bf9e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800bfa0:	6a39      	ldr	r1, [r7, #32]
 800bfa2:	6878      	ldr	r0, [r7, #4]
 800bfa4:	f7ff fcbf 	bl	800b926 <dir_alloc>
 800bfa8:	4603      	mov	r3, r0
 800bfaa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800bfae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d148      	bne.n	800c048 <dir_register+0x184>
 800bfb6:	6a3b      	ldr	r3, [r7, #32]
 800bfb8:	3b01      	subs	r3, #1
 800bfba:	623b      	str	r3, [r7, #32]
 800bfbc:	6a3b      	ldr	r3, [r7, #32]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d042      	beq.n	800c048 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	695a      	ldr	r2, [r3, #20]
 800bfc6:	6a3b      	ldr	r3, [r7, #32]
 800bfc8:	015b      	lsls	r3, r3, #5
 800bfca:	1ad3      	subs	r3, r2, r3
 800bfcc:	4619      	mov	r1, r3
 800bfce:	6878      	ldr	r0, [r7, #4]
 800bfd0:	f7ff fb4a 	bl	800b668 <dir_sdi>
 800bfd4:	4603      	mov	r3, r0
 800bfd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800bfda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d132      	bne.n	800c048 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	3324      	adds	r3, #36	; 0x24
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f7ff fe8a 	bl	800bd00 <sum_sfn>
 800bfec:	4603      	mov	r3, r0
 800bfee:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	69db      	ldr	r3, [r3, #28]
 800bff4:	4619      	mov	r1, r3
 800bff6:	69f8      	ldr	r0, [r7, #28]
 800bff8:	f7fe ff54 	bl	800aea4 <move_window>
 800bffc:	4603      	mov	r3, r0
 800bffe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800c002:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c006:	2b00      	cmp	r3, #0
 800c008:	d11d      	bne.n	800c046 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800c00a:	69fb      	ldr	r3, [r7, #28]
 800c00c:	6918      	ldr	r0, [r3, #16]
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6a19      	ldr	r1, [r3, #32]
 800c012:	6a3b      	ldr	r3, [r7, #32]
 800c014:	b2da      	uxtb	r2, r3
 800c016:	7efb      	ldrb	r3, [r7, #27]
 800c018:	f7ff fd7c 	bl	800bb14 <put_lfn>
				fs->wflag = 1;
 800c01c:	69fb      	ldr	r3, [r7, #28]
 800c01e:	2201      	movs	r2, #1
 800c020:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800c022:	2100      	movs	r1, #0
 800c024:	6878      	ldr	r0, [r7, #4]
 800c026:	f7ff fba8 	bl	800b77a <dir_next>
 800c02a:	4603      	mov	r3, r0
 800c02c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800c030:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c034:	2b00      	cmp	r3, #0
 800c036:	d107      	bne.n	800c048 <dir_register+0x184>
 800c038:	6a3b      	ldr	r3, [r7, #32]
 800c03a:	3b01      	subs	r3, #1
 800c03c:	623b      	str	r3, [r7, #32]
 800c03e:	6a3b      	ldr	r3, [r7, #32]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d1d5      	bne.n	800bff0 <dir_register+0x12c>
 800c044:	e000      	b.n	800c048 <dir_register+0x184>
				if (res != FR_OK) break;
 800c046:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c048:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d128      	bne.n	800c0a2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	69db      	ldr	r3, [r3, #28]
 800c054:	4619      	mov	r1, r3
 800c056:	69f8      	ldr	r0, [r7, #28]
 800c058:	f7fe ff24 	bl	800aea4 <move_window>
 800c05c:	4603      	mov	r3, r0
 800c05e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800c062:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c066:	2b00      	cmp	r3, #0
 800c068:	d11b      	bne.n	800c0a2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	6a1b      	ldr	r3, [r3, #32]
 800c06e:	2220      	movs	r2, #32
 800c070:	2100      	movs	r1, #0
 800c072:	4618      	mov	r0, r3
 800c074:	f7fe fd09 	bl	800aa8a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	6a18      	ldr	r0, [r3, #32]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	3324      	adds	r3, #36	; 0x24
 800c080:	220b      	movs	r2, #11
 800c082:	4619      	mov	r1, r3
 800c084:	f7fe fce0 	bl	800aa48 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	6a1b      	ldr	r3, [r3, #32]
 800c092:	330c      	adds	r3, #12
 800c094:	f002 0218 	and.w	r2, r2, #24
 800c098:	b2d2      	uxtb	r2, r2
 800c09a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800c09c:	69fb      	ldr	r3, [r7, #28]
 800c09e:	2201      	movs	r2, #1
 800c0a0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c0a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3730      	adds	r7, #48	; 0x30
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
 800c0ae:	bf00      	nop
 800c0b0:	4ec4ec4f 	.word	0x4ec4ec4f

0800c0b4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b08a      	sub	sp, #40	; 0x28
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
 800c0bc:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	613b      	str	r3, [r7, #16]
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	691b      	ldr	r3, [r3, #16]
 800c0ca:	60fb      	str	r3, [r7, #12]
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	617b      	str	r3, [r7, #20]
 800c0d0:	697b      	ldr	r3, [r7, #20]
 800c0d2:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800c0d4:	69bb      	ldr	r3, [r7, #24]
 800c0d6:	1c5a      	adds	r2, r3, #1
 800c0d8:	61ba      	str	r2, [r7, #24]
 800c0da:	693a      	ldr	r2, [r7, #16]
 800c0dc:	4413      	add	r3, r2
 800c0de:	781b      	ldrb	r3, [r3, #0]
 800c0e0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800c0e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c0e4:	2b1f      	cmp	r3, #31
 800c0e6:	d940      	bls.n	800c16a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800c0e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c0ea:	2b2f      	cmp	r3, #47	; 0x2f
 800c0ec:	d006      	beq.n	800c0fc <create_name+0x48>
 800c0ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c0f0:	2b5c      	cmp	r3, #92	; 0x5c
 800c0f2:	d110      	bne.n	800c116 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c0f4:	e002      	b.n	800c0fc <create_name+0x48>
 800c0f6:	69bb      	ldr	r3, [r7, #24]
 800c0f8:	3301      	adds	r3, #1
 800c0fa:	61bb      	str	r3, [r7, #24]
 800c0fc:	693a      	ldr	r2, [r7, #16]
 800c0fe:	69bb      	ldr	r3, [r7, #24]
 800c100:	4413      	add	r3, r2
 800c102:	781b      	ldrb	r3, [r3, #0]
 800c104:	2b2f      	cmp	r3, #47	; 0x2f
 800c106:	d0f6      	beq.n	800c0f6 <create_name+0x42>
 800c108:	693a      	ldr	r2, [r7, #16]
 800c10a:	69bb      	ldr	r3, [r7, #24]
 800c10c:	4413      	add	r3, r2
 800c10e:	781b      	ldrb	r3, [r3, #0]
 800c110:	2b5c      	cmp	r3, #92	; 0x5c
 800c112:	d0f0      	beq.n	800c0f6 <create_name+0x42>
			break;
 800c114:	e02a      	b.n	800c16c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800c116:	697b      	ldr	r3, [r7, #20]
 800c118:	2bfe      	cmp	r3, #254	; 0xfe
 800c11a:	d901      	bls.n	800c120 <create_name+0x6c>
 800c11c:	2306      	movs	r3, #6
 800c11e:	e17d      	b.n	800c41c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800c120:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c122:	b2db      	uxtb	r3, r3
 800c124:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800c126:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c128:	2101      	movs	r1, #1
 800c12a:	4618      	mov	r0, r3
 800c12c:	f001 f9f0 	bl	800d510 <ff_convert>
 800c130:	4603      	mov	r3, r0
 800c132:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800c134:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c136:	2b00      	cmp	r3, #0
 800c138:	d101      	bne.n	800c13e <create_name+0x8a>
 800c13a:	2306      	movs	r3, #6
 800c13c:	e16e      	b.n	800c41c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800c13e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c140:	2b7f      	cmp	r3, #127	; 0x7f
 800c142:	d809      	bhi.n	800c158 <create_name+0xa4>
 800c144:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c146:	4619      	mov	r1, r3
 800c148:	488d      	ldr	r0, [pc, #564]	; (800c380 <create_name+0x2cc>)
 800c14a:	f7fe fce0 	bl	800ab0e <chk_chr>
 800c14e:	4603      	mov	r3, r0
 800c150:	2b00      	cmp	r3, #0
 800c152:	d001      	beq.n	800c158 <create_name+0xa4>
 800c154:	2306      	movs	r3, #6
 800c156:	e161      	b.n	800c41c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800c158:	697b      	ldr	r3, [r7, #20]
 800c15a:	1c5a      	adds	r2, r3, #1
 800c15c:	617a      	str	r2, [r7, #20]
 800c15e:	005b      	lsls	r3, r3, #1
 800c160:	68fa      	ldr	r2, [r7, #12]
 800c162:	4413      	add	r3, r2
 800c164:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c166:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800c168:	e7b4      	b.n	800c0d4 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800c16a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800c16c:	693a      	ldr	r2, [r7, #16]
 800c16e:	69bb      	ldr	r3, [r7, #24]
 800c170:	441a      	add	r2, r3
 800c172:	683b      	ldr	r3, [r7, #0]
 800c174:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c176:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c178:	2b1f      	cmp	r3, #31
 800c17a:	d801      	bhi.n	800c180 <create_name+0xcc>
 800c17c:	2304      	movs	r3, #4
 800c17e:	e000      	b.n	800c182 <create_name+0xce>
 800c180:	2300      	movs	r3, #0
 800c182:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c186:	e011      	b.n	800c1ac <create_name+0xf8>
		w = lfn[di - 1];
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c18e:	3b01      	subs	r3, #1
 800c190:	005b      	lsls	r3, r3, #1
 800c192:	68fa      	ldr	r2, [r7, #12]
 800c194:	4413      	add	r3, r2
 800c196:	881b      	ldrh	r3, [r3, #0]
 800c198:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800c19a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c19c:	2b20      	cmp	r3, #32
 800c19e:	d002      	beq.n	800c1a6 <create_name+0xf2>
 800c1a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c1a2:	2b2e      	cmp	r3, #46	; 0x2e
 800c1a4:	d106      	bne.n	800c1b4 <create_name+0x100>
		di--;
 800c1a6:	697b      	ldr	r3, [r7, #20]
 800c1a8:	3b01      	subs	r3, #1
 800c1aa:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c1ac:	697b      	ldr	r3, [r7, #20]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d1ea      	bne.n	800c188 <create_name+0xd4>
 800c1b2:	e000      	b.n	800c1b6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800c1b4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800c1b6:	697b      	ldr	r3, [r7, #20]
 800c1b8:	005b      	lsls	r3, r3, #1
 800c1ba:	68fa      	ldr	r2, [r7, #12]
 800c1bc:	4413      	add	r3, r2
 800c1be:	2200      	movs	r2, #0
 800c1c0:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800c1c2:	697b      	ldr	r3, [r7, #20]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d101      	bne.n	800c1cc <create_name+0x118>
 800c1c8:	2306      	movs	r3, #6
 800c1ca:	e127      	b.n	800c41c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	3324      	adds	r3, #36	; 0x24
 800c1d0:	220b      	movs	r2, #11
 800c1d2:	2120      	movs	r1, #32
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	f7fe fc58 	bl	800aa8a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800c1da:	2300      	movs	r3, #0
 800c1dc:	61bb      	str	r3, [r7, #24]
 800c1de:	e002      	b.n	800c1e6 <create_name+0x132>
 800c1e0:	69bb      	ldr	r3, [r7, #24]
 800c1e2:	3301      	adds	r3, #1
 800c1e4:	61bb      	str	r3, [r7, #24]
 800c1e6:	69bb      	ldr	r3, [r7, #24]
 800c1e8:	005b      	lsls	r3, r3, #1
 800c1ea:	68fa      	ldr	r2, [r7, #12]
 800c1ec:	4413      	add	r3, r2
 800c1ee:	881b      	ldrh	r3, [r3, #0]
 800c1f0:	2b20      	cmp	r3, #32
 800c1f2:	d0f5      	beq.n	800c1e0 <create_name+0x12c>
 800c1f4:	69bb      	ldr	r3, [r7, #24]
 800c1f6:	005b      	lsls	r3, r3, #1
 800c1f8:	68fa      	ldr	r2, [r7, #12]
 800c1fa:	4413      	add	r3, r2
 800c1fc:	881b      	ldrh	r3, [r3, #0]
 800c1fe:	2b2e      	cmp	r3, #46	; 0x2e
 800c200:	d0ee      	beq.n	800c1e0 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800c202:	69bb      	ldr	r3, [r7, #24]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d009      	beq.n	800c21c <create_name+0x168>
 800c208:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c20c:	f043 0303 	orr.w	r3, r3, #3
 800c210:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c214:	e002      	b.n	800c21c <create_name+0x168>
 800c216:	697b      	ldr	r3, [r7, #20]
 800c218:	3b01      	subs	r3, #1
 800c21a:	617b      	str	r3, [r7, #20]
 800c21c:	697b      	ldr	r3, [r7, #20]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d009      	beq.n	800c236 <create_name+0x182>
 800c222:	697b      	ldr	r3, [r7, #20]
 800c224:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c228:	3b01      	subs	r3, #1
 800c22a:	005b      	lsls	r3, r3, #1
 800c22c:	68fa      	ldr	r2, [r7, #12]
 800c22e:	4413      	add	r3, r2
 800c230:	881b      	ldrh	r3, [r3, #0]
 800c232:	2b2e      	cmp	r3, #46	; 0x2e
 800c234:	d1ef      	bne.n	800c216 <create_name+0x162>

	i = b = 0; ni = 8;
 800c236:	2300      	movs	r3, #0
 800c238:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c23c:	2300      	movs	r3, #0
 800c23e:	623b      	str	r3, [r7, #32]
 800c240:	2308      	movs	r3, #8
 800c242:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800c244:	69bb      	ldr	r3, [r7, #24]
 800c246:	1c5a      	adds	r2, r3, #1
 800c248:	61ba      	str	r2, [r7, #24]
 800c24a:	005b      	lsls	r3, r3, #1
 800c24c:	68fa      	ldr	r2, [r7, #12]
 800c24e:	4413      	add	r3, r2
 800c250:	881b      	ldrh	r3, [r3, #0]
 800c252:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800c254:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c256:	2b00      	cmp	r3, #0
 800c258:	f000 8090 	beq.w	800c37c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800c25c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c25e:	2b20      	cmp	r3, #32
 800c260:	d006      	beq.n	800c270 <create_name+0x1bc>
 800c262:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c264:	2b2e      	cmp	r3, #46	; 0x2e
 800c266:	d10a      	bne.n	800c27e <create_name+0x1ca>
 800c268:	69ba      	ldr	r2, [r7, #24]
 800c26a:	697b      	ldr	r3, [r7, #20]
 800c26c:	429a      	cmp	r2, r3
 800c26e:	d006      	beq.n	800c27e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800c270:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c274:	f043 0303 	orr.w	r3, r3, #3
 800c278:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c27c:	e07d      	b.n	800c37a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800c27e:	6a3a      	ldr	r2, [r7, #32]
 800c280:	69fb      	ldr	r3, [r7, #28]
 800c282:	429a      	cmp	r2, r3
 800c284:	d203      	bcs.n	800c28e <create_name+0x1da>
 800c286:	69ba      	ldr	r2, [r7, #24]
 800c288:	697b      	ldr	r3, [r7, #20]
 800c28a:	429a      	cmp	r2, r3
 800c28c:	d123      	bne.n	800c2d6 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800c28e:	69fb      	ldr	r3, [r7, #28]
 800c290:	2b0b      	cmp	r3, #11
 800c292:	d106      	bne.n	800c2a2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800c294:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c298:	f043 0303 	orr.w	r3, r3, #3
 800c29c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c2a0:	e075      	b.n	800c38e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800c2a2:	69ba      	ldr	r2, [r7, #24]
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	429a      	cmp	r2, r3
 800c2a8:	d005      	beq.n	800c2b6 <create_name+0x202>
 800c2aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c2ae:	f043 0303 	orr.w	r3, r3, #3
 800c2b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800c2b6:	69ba      	ldr	r2, [r7, #24]
 800c2b8:	697b      	ldr	r3, [r7, #20]
 800c2ba:	429a      	cmp	r2, r3
 800c2bc:	d866      	bhi.n	800c38c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800c2be:	697b      	ldr	r3, [r7, #20]
 800c2c0:	61bb      	str	r3, [r7, #24]
 800c2c2:	2308      	movs	r3, #8
 800c2c4:	623b      	str	r3, [r7, #32]
 800c2c6:	230b      	movs	r3, #11
 800c2c8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800c2ca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c2ce:	009b      	lsls	r3, r3, #2
 800c2d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c2d4:	e051      	b.n	800c37a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800c2d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c2d8:	2b7f      	cmp	r3, #127	; 0x7f
 800c2da:	d914      	bls.n	800c306 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800c2dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c2de:	2100      	movs	r1, #0
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	f001 f915 	bl	800d510 <ff_convert>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800c2ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d004      	beq.n	800c2fa <create_name+0x246>
 800c2f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c2f2:	3b80      	subs	r3, #128	; 0x80
 800c2f4:	4a23      	ldr	r2, [pc, #140]	; (800c384 <create_name+0x2d0>)
 800c2f6:	5cd3      	ldrb	r3, [r2, r3]
 800c2f8:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800c2fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c2fe:	f043 0302 	orr.w	r3, r3, #2
 800c302:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800c306:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d007      	beq.n	800c31c <create_name+0x268>
 800c30c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c30e:	4619      	mov	r1, r3
 800c310:	481d      	ldr	r0, [pc, #116]	; (800c388 <create_name+0x2d4>)
 800c312:	f7fe fbfc 	bl	800ab0e <chk_chr>
 800c316:	4603      	mov	r3, r0
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d008      	beq.n	800c32e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800c31c:	235f      	movs	r3, #95	; 0x5f
 800c31e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c320:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c324:	f043 0303 	orr.w	r3, r3, #3
 800c328:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c32c:	e01b      	b.n	800c366 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800c32e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c330:	2b40      	cmp	r3, #64	; 0x40
 800c332:	d909      	bls.n	800c348 <create_name+0x294>
 800c334:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c336:	2b5a      	cmp	r3, #90	; 0x5a
 800c338:	d806      	bhi.n	800c348 <create_name+0x294>
					b |= 2;
 800c33a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c33e:	f043 0302 	orr.w	r3, r3, #2
 800c342:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c346:	e00e      	b.n	800c366 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800c348:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c34a:	2b60      	cmp	r3, #96	; 0x60
 800c34c:	d90b      	bls.n	800c366 <create_name+0x2b2>
 800c34e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c350:	2b7a      	cmp	r3, #122	; 0x7a
 800c352:	d808      	bhi.n	800c366 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800c354:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c358:	f043 0301 	orr.w	r3, r3, #1
 800c35c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c360:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c362:	3b20      	subs	r3, #32
 800c364:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800c366:	6a3b      	ldr	r3, [r7, #32]
 800c368:	1c5a      	adds	r2, r3, #1
 800c36a:	623a      	str	r2, [r7, #32]
 800c36c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c36e:	b2d1      	uxtb	r1, r2
 800c370:	687a      	ldr	r2, [r7, #4]
 800c372:	4413      	add	r3, r2
 800c374:	460a      	mov	r2, r1
 800c376:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800c37a:	e763      	b.n	800c244 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800c37c:	bf00      	nop
 800c37e:	e006      	b.n	800c38e <create_name+0x2da>
 800c380:	0800e0a8 	.word	0x0800e0a8
 800c384:	0800e108 	.word	0x0800e108
 800c388:	0800e0b4 	.word	0x0800e0b4
			if (si > di) break;			/* No extension */
 800c38c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c394:	2be5      	cmp	r3, #229	; 0xe5
 800c396:	d103      	bne.n	800c3a0 <create_name+0x2ec>
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	2205      	movs	r2, #5
 800c39c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800c3a0:	69fb      	ldr	r3, [r7, #28]
 800c3a2:	2b08      	cmp	r3, #8
 800c3a4:	d104      	bne.n	800c3b0 <create_name+0x2fc>
 800c3a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c3aa:	009b      	lsls	r3, r3, #2
 800c3ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800c3b0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c3b4:	f003 030c 	and.w	r3, r3, #12
 800c3b8:	2b0c      	cmp	r3, #12
 800c3ba:	d005      	beq.n	800c3c8 <create_name+0x314>
 800c3bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c3c0:	f003 0303 	and.w	r3, r3, #3
 800c3c4:	2b03      	cmp	r3, #3
 800c3c6:	d105      	bne.n	800c3d4 <create_name+0x320>
 800c3c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c3cc:	f043 0302 	orr.w	r3, r3, #2
 800c3d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800c3d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c3d8:	f003 0302 	and.w	r3, r3, #2
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d117      	bne.n	800c410 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800c3e0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c3e4:	f003 0303 	and.w	r3, r3, #3
 800c3e8:	2b01      	cmp	r3, #1
 800c3ea:	d105      	bne.n	800c3f8 <create_name+0x344>
 800c3ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c3f0:	f043 0310 	orr.w	r3, r3, #16
 800c3f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800c3f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c3fc:	f003 030c 	and.w	r3, r3, #12
 800c400:	2b04      	cmp	r3, #4
 800c402:	d105      	bne.n	800c410 <create_name+0x35c>
 800c404:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c408:	f043 0308 	orr.w	r3, r3, #8
 800c40c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c416:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800c41a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800c41c:	4618      	mov	r0, r3
 800c41e:	3728      	adds	r7, #40	; 0x28
 800c420:	46bd      	mov	sp, r7
 800c422:	bd80      	pop	{r7, pc}

0800c424 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b086      	sub	sp, #24
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
 800c42c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c432:	693b      	ldr	r3, [r7, #16]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c438:	e002      	b.n	800c440 <follow_path+0x1c>
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	3301      	adds	r3, #1
 800c43e:	603b      	str	r3, [r7, #0]
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	781b      	ldrb	r3, [r3, #0]
 800c444:	2b2f      	cmp	r3, #47	; 0x2f
 800c446:	d0f8      	beq.n	800c43a <follow_path+0x16>
 800c448:	683b      	ldr	r3, [r7, #0]
 800c44a:	781b      	ldrb	r3, [r3, #0]
 800c44c:	2b5c      	cmp	r3, #92	; 0x5c
 800c44e:	d0f4      	beq.n	800c43a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c450:	693b      	ldr	r3, [r7, #16]
 800c452:	2200      	movs	r2, #0
 800c454:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	781b      	ldrb	r3, [r3, #0]
 800c45a:	2b1f      	cmp	r3, #31
 800c45c:	d80a      	bhi.n	800c474 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	2280      	movs	r2, #128	; 0x80
 800c462:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800c466:	2100      	movs	r1, #0
 800c468:	6878      	ldr	r0, [r7, #4]
 800c46a:	f7ff f8fd 	bl	800b668 <dir_sdi>
 800c46e:	4603      	mov	r3, r0
 800c470:	75fb      	strb	r3, [r7, #23]
 800c472:	e048      	b.n	800c506 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c474:	463b      	mov	r3, r7
 800c476:	4619      	mov	r1, r3
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f7ff fe1b 	bl	800c0b4 <create_name>
 800c47e:	4603      	mov	r3, r0
 800c480:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c482:	7dfb      	ldrb	r3, [r7, #23]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d139      	bne.n	800c4fc <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f7ff fc5a 	bl	800bd42 <dir_find>
 800c48e:	4603      	mov	r3, r0
 800c490:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c498:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c49a:	7dfb      	ldrb	r3, [r7, #23]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d00a      	beq.n	800c4b6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c4a0:	7dfb      	ldrb	r3, [r7, #23]
 800c4a2:	2b04      	cmp	r3, #4
 800c4a4:	d12c      	bne.n	800c500 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c4a6:	7afb      	ldrb	r3, [r7, #11]
 800c4a8:	f003 0304 	and.w	r3, r3, #4
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d127      	bne.n	800c500 <follow_path+0xdc>
 800c4b0:	2305      	movs	r3, #5
 800c4b2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c4b4:	e024      	b.n	800c500 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c4b6:	7afb      	ldrb	r3, [r7, #11]
 800c4b8:	f003 0304 	and.w	r3, r3, #4
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d121      	bne.n	800c504 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c4c0:	693b      	ldr	r3, [r7, #16]
 800c4c2:	799b      	ldrb	r3, [r3, #6]
 800c4c4:	f003 0310 	and.w	r3, r3, #16
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d102      	bne.n	800c4d2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c4cc:	2305      	movs	r3, #5
 800c4ce:	75fb      	strb	r3, [r7, #23]
 800c4d0:	e019      	b.n	800c506 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	695b      	ldr	r3, [r3, #20]
 800c4dc:	68fa      	ldr	r2, [r7, #12]
 800c4de:	8992      	ldrh	r2, [r2, #12]
 800c4e0:	fbb3 f0f2 	udiv	r0, r3, r2
 800c4e4:	fb00 f202 	mul.w	r2, r0, r2
 800c4e8:	1a9b      	subs	r3, r3, r2
 800c4ea:	440b      	add	r3, r1
 800c4ec:	4619      	mov	r1, r3
 800c4ee:	68f8      	ldr	r0, [r7, #12]
 800c4f0:	f7ff fa60 	bl	800b9b4 <ld_clust>
 800c4f4:	4602      	mov	r2, r0
 800c4f6:	693b      	ldr	r3, [r7, #16]
 800c4f8:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c4fa:	e7bb      	b.n	800c474 <follow_path+0x50>
			if (res != FR_OK) break;
 800c4fc:	bf00      	nop
 800c4fe:	e002      	b.n	800c506 <follow_path+0xe2>
				break;
 800c500:	bf00      	nop
 800c502:	e000      	b.n	800c506 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c504:	bf00      	nop
			}
		}
	}

	return res;
 800c506:	7dfb      	ldrb	r3, [r7, #23]
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3718      	adds	r7, #24
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}

0800c510 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c510:	b480      	push	{r7}
 800c512:	b087      	sub	sp, #28
 800c514:	af00      	add	r7, sp, #0
 800c516:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c518:	f04f 33ff 	mov.w	r3, #4294967295
 800c51c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d031      	beq.n	800c58a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	617b      	str	r3, [r7, #20]
 800c52c:	e002      	b.n	800c534 <get_ldnumber+0x24>
 800c52e:	697b      	ldr	r3, [r7, #20]
 800c530:	3301      	adds	r3, #1
 800c532:	617b      	str	r3, [r7, #20]
 800c534:	697b      	ldr	r3, [r7, #20]
 800c536:	781b      	ldrb	r3, [r3, #0]
 800c538:	2b1f      	cmp	r3, #31
 800c53a:	d903      	bls.n	800c544 <get_ldnumber+0x34>
 800c53c:	697b      	ldr	r3, [r7, #20]
 800c53e:	781b      	ldrb	r3, [r3, #0]
 800c540:	2b3a      	cmp	r3, #58	; 0x3a
 800c542:	d1f4      	bne.n	800c52e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c544:	697b      	ldr	r3, [r7, #20]
 800c546:	781b      	ldrb	r3, [r3, #0]
 800c548:	2b3a      	cmp	r3, #58	; 0x3a
 800c54a:	d11c      	bne.n	800c586 <get_ldnumber+0x76>
			tp = *path;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	1c5a      	adds	r2, r3, #1
 800c556:	60fa      	str	r2, [r7, #12]
 800c558:	781b      	ldrb	r3, [r3, #0]
 800c55a:	3b30      	subs	r3, #48	; 0x30
 800c55c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c55e:	68bb      	ldr	r3, [r7, #8]
 800c560:	2b09      	cmp	r3, #9
 800c562:	d80e      	bhi.n	800c582 <get_ldnumber+0x72>
 800c564:	68fa      	ldr	r2, [r7, #12]
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	429a      	cmp	r2, r3
 800c56a:	d10a      	bne.n	800c582 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c56c:	68bb      	ldr	r3, [r7, #8]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d107      	bne.n	800c582 <get_ldnumber+0x72>
					vol = (int)i;
 800c572:	68bb      	ldr	r3, [r7, #8]
 800c574:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c576:	697b      	ldr	r3, [r7, #20]
 800c578:	3301      	adds	r3, #1
 800c57a:	617b      	str	r3, [r7, #20]
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	697a      	ldr	r2, [r7, #20]
 800c580:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c582:	693b      	ldr	r3, [r7, #16]
 800c584:	e002      	b.n	800c58c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c586:	2300      	movs	r3, #0
 800c588:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c58a:	693b      	ldr	r3, [r7, #16]
}
 800c58c:	4618      	mov	r0, r3
 800c58e:	371c      	adds	r7, #28
 800c590:	46bd      	mov	sp, r7
 800c592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c596:	4770      	bx	lr

0800c598 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b082      	sub	sp, #8
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
 800c5a0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	70da      	strb	r2, [r3, #3]
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	f04f 32ff 	mov.w	r2, #4294967295
 800c5ae:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c5b0:	6839      	ldr	r1, [r7, #0]
 800c5b2:	6878      	ldr	r0, [r7, #4]
 800c5b4:	f7fe fc76 	bl	800aea4 <move_window>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d001      	beq.n	800c5c2 <check_fs+0x2a>
 800c5be:	2304      	movs	r3, #4
 800c5c0:	e038      	b.n	800c634 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	3338      	adds	r3, #56	; 0x38
 800c5c6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c5ca:	4618      	mov	r0, r3
 800c5cc:	f7fe f9ba 	bl	800a944 <ld_word>
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	461a      	mov	r2, r3
 800c5d4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800c5d8:	429a      	cmp	r2, r3
 800c5da:	d001      	beq.n	800c5e0 <check_fs+0x48>
 800c5dc:	2303      	movs	r3, #3
 800c5de:	e029      	b.n	800c634 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c5e6:	2be9      	cmp	r3, #233	; 0xe9
 800c5e8:	d009      	beq.n	800c5fe <check_fs+0x66>
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c5f0:	2beb      	cmp	r3, #235	; 0xeb
 800c5f2:	d11e      	bne.n	800c632 <check_fs+0x9a>
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c5fa:	2b90      	cmp	r3, #144	; 0x90
 800c5fc:	d119      	bne.n	800c632 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	3338      	adds	r3, #56	; 0x38
 800c602:	3336      	adds	r3, #54	; 0x36
 800c604:	4618      	mov	r0, r3
 800c606:	f7fe f9b5 	bl	800a974 <ld_dword>
 800c60a:	4603      	mov	r3, r0
 800c60c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c610:	4a0a      	ldr	r2, [pc, #40]	; (800c63c <check_fs+0xa4>)
 800c612:	4293      	cmp	r3, r2
 800c614:	d101      	bne.n	800c61a <check_fs+0x82>
 800c616:	2300      	movs	r3, #0
 800c618:	e00c      	b.n	800c634 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	3338      	adds	r3, #56	; 0x38
 800c61e:	3352      	adds	r3, #82	; 0x52
 800c620:	4618      	mov	r0, r3
 800c622:	f7fe f9a7 	bl	800a974 <ld_dword>
 800c626:	4603      	mov	r3, r0
 800c628:	4a05      	ldr	r2, [pc, #20]	; (800c640 <check_fs+0xa8>)
 800c62a:	4293      	cmp	r3, r2
 800c62c:	d101      	bne.n	800c632 <check_fs+0x9a>
 800c62e:	2300      	movs	r3, #0
 800c630:	e000      	b.n	800c634 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c632:	2302      	movs	r3, #2
}
 800c634:	4618      	mov	r0, r3
 800c636:	3708      	adds	r7, #8
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}
 800c63c:	00544146 	.word	0x00544146
 800c640:	33544146 	.word	0x33544146

0800c644 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b096      	sub	sp, #88	; 0x58
 800c648:	af00      	add	r7, sp, #0
 800c64a:	60f8      	str	r0, [r7, #12]
 800c64c:	60b9      	str	r1, [r7, #8]
 800c64e:	4613      	mov	r3, r2
 800c650:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c652:	68bb      	ldr	r3, [r7, #8]
 800c654:	2200      	movs	r2, #0
 800c656:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c658:	68f8      	ldr	r0, [r7, #12]
 800c65a:	f7ff ff59 	bl	800c510 <get_ldnumber>
 800c65e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c660:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c662:	2b00      	cmp	r3, #0
 800c664:	da01      	bge.n	800c66a <find_volume+0x26>
 800c666:	230b      	movs	r3, #11
 800c668:	e265      	b.n	800cb36 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c66a:	4a9f      	ldr	r2, [pc, #636]	; (800c8e8 <find_volume+0x2a4>)
 800c66c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c66e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c672:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c676:	2b00      	cmp	r3, #0
 800c678:	d101      	bne.n	800c67e <find_volume+0x3a>
 800c67a:	230c      	movs	r3, #12
 800c67c:	e25b      	b.n	800cb36 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c682:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c684:	79fb      	ldrb	r3, [r7, #7]
 800c686:	f023 0301 	bic.w	r3, r3, #1
 800c68a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c68c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c68e:	781b      	ldrb	r3, [r3, #0]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d01a      	beq.n	800c6ca <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c696:	785b      	ldrb	r3, [r3, #1]
 800c698:	4618      	mov	r0, r3
 800c69a:	f7fe f8b5 	bl	800a808 <disk_status>
 800c69e:	4603      	mov	r3, r0
 800c6a0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c6a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c6a8:	f003 0301 	and.w	r3, r3, #1
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d10c      	bne.n	800c6ca <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c6b0:	79fb      	ldrb	r3, [r7, #7]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d007      	beq.n	800c6c6 <find_volume+0x82>
 800c6b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c6ba:	f003 0304 	and.w	r3, r3, #4
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d001      	beq.n	800c6c6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c6c2:	230a      	movs	r3, #10
 800c6c4:	e237      	b.n	800cb36 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	e235      	b.n	800cb36 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c6ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6cc:	2200      	movs	r2, #0
 800c6ce:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c6d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c6d2:	b2da      	uxtb	r2, r3
 800c6d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6d6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c6d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6da:	785b      	ldrb	r3, [r3, #1]
 800c6dc:	4618      	mov	r0, r3
 800c6de:	f7fe f8ad 	bl	800a83c <disk_initialize>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c6e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c6ec:	f003 0301 	and.w	r3, r3, #1
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d001      	beq.n	800c6f8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c6f4:	2303      	movs	r3, #3
 800c6f6:	e21e      	b.n	800cb36 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c6f8:	79fb      	ldrb	r3, [r7, #7]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d007      	beq.n	800c70e <find_volume+0xca>
 800c6fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c702:	f003 0304 	and.w	r3, r3, #4
 800c706:	2b00      	cmp	r3, #0
 800c708:	d001      	beq.n	800c70e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c70a:	230a      	movs	r3, #10
 800c70c:	e213      	b.n	800cb36 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800c70e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c710:	7858      	ldrb	r0, [r3, #1]
 800c712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c714:	330c      	adds	r3, #12
 800c716:	461a      	mov	r2, r3
 800c718:	2102      	movs	r1, #2
 800c71a:	f7fe f8f5 	bl	800a908 <disk_ioctl>
 800c71e:	4603      	mov	r3, r0
 800c720:	2b00      	cmp	r3, #0
 800c722:	d001      	beq.n	800c728 <find_volume+0xe4>
 800c724:	2301      	movs	r3, #1
 800c726:	e206      	b.n	800cb36 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800c728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c72a:	899b      	ldrh	r3, [r3, #12]
 800c72c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c730:	d80d      	bhi.n	800c74e <find_volume+0x10a>
 800c732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c734:	899b      	ldrh	r3, [r3, #12]
 800c736:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c73a:	d308      	bcc.n	800c74e <find_volume+0x10a>
 800c73c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c73e:	899b      	ldrh	r3, [r3, #12]
 800c740:	461a      	mov	r2, r3
 800c742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c744:	899b      	ldrh	r3, [r3, #12]
 800c746:	3b01      	subs	r3, #1
 800c748:	4013      	ands	r3, r2
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d001      	beq.n	800c752 <find_volume+0x10e>
 800c74e:	2301      	movs	r3, #1
 800c750:	e1f1      	b.n	800cb36 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c752:	2300      	movs	r3, #0
 800c754:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c756:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c758:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c75a:	f7ff ff1d 	bl	800c598 <check_fs>
 800c75e:	4603      	mov	r3, r0
 800c760:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c764:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c768:	2b02      	cmp	r3, #2
 800c76a:	d149      	bne.n	800c800 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c76c:	2300      	movs	r3, #0
 800c76e:	643b      	str	r3, [r7, #64]	; 0x40
 800c770:	e01e      	b.n	800c7b0 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c774:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800c778:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c77a:	011b      	lsls	r3, r3, #4
 800c77c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800c780:	4413      	add	r3, r2
 800c782:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c786:	3304      	adds	r3, #4
 800c788:	781b      	ldrb	r3, [r3, #0]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d006      	beq.n	800c79c <find_volume+0x158>
 800c78e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c790:	3308      	adds	r3, #8
 800c792:	4618      	mov	r0, r3
 800c794:	f7fe f8ee 	bl	800a974 <ld_dword>
 800c798:	4602      	mov	r2, r0
 800c79a:	e000      	b.n	800c79e <find_volume+0x15a>
 800c79c:	2200      	movs	r2, #0
 800c79e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c7a0:	009b      	lsls	r3, r3, #2
 800c7a2:	3358      	adds	r3, #88	; 0x58
 800c7a4:	443b      	add	r3, r7
 800c7a6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c7aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c7ac:	3301      	adds	r3, #1
 800c7ae:	643b      	str	r3, [r7, #64]	; 0x40
 800c7b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c7b2:	2b03      	cmp	r3, #3
 800c7b4:	d9dd      	bls.n	800c772 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800c7ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d002      	beq.n	800c7c6 <find_volume+0x182>
 800c7c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c7c2:	3b01      	subs	r3, #1
 800c7c4:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c7c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c7c8:	009b      	lsls	r3, r3, #2
 800c7ca:	3358      	adds	r3, #88	; 0x58
 800c7cc:	443b      	add	r3, r7
 800c7ce:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c7d2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c7d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d005      	beq.n	800c7e6 <find_volume+0x1a2>
 800c7da:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c7dc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c7de:	f7ff fedb 	bl	800c598 <check_fs>
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	e000      	b.n	800c7e8 <find_volume+0x1a4>
 800c7e6:	2303      	movs	r3, #3
 800c7e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c7ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c7f0:	2b01      	cmp	r3, #1
 800c7f2:	d905      	bls.n	800c800 <find_volume+0x1bc>
 800c7f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c7f6:	3301      	adds	r3, #1
 800c7f8:	643b      	str	r3, [r7, #64]	; 0x40
 800c7fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c7fc:	2b03      	cmp	r3, #3
 800c7fe:	d9e2      	bls.n	800c7c6 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c800:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c804:	2b04      	cmp	r3, #4
 800c806:	d101      	bne.n	800c80c <find_volume+0x1c8>
 800c808:	2301      	movs	r3, #1
 800c80a:	e194      	b.n	800cb36 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c80c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c810:	2b01      	cmp	r3, #1
 800c812:	d901      	bls.n	800c818 <find_volume+0x1d4>
 800c814:	230d      	movs	r3, #13
 800c816:	e18e      	b.n	800cb36 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c81a:	3338      	adds	r3, #56	; 0x38
 800c81c:	330b      	adds	r3, #11
 800c81e:	4618      	mov	r0, r3
 800c820:	f7fe f890 	bl	800a944 <ld_word>
 800c824:	4603      	mov	r3, r0
 800c826:	461a      	mov	r2, r3
 800c828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c82a:	899b      	ldrh	r3, [r3, #12]
 800c82c:	429a      	cmp	r2, r3
 800c82e:	d001      	beq.n	800c834 <find_volume+0x1f0>
 800c830:	230d      	movs	r3, #13
 800c832:	e180      	b.n	800cb36 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c836:	3338      	adds	r3, #56	; 0x38
 800c838:	3316      	adds	r3, #22
 800c83a:	4618      	mov	r0, r3
 800c83c:	f7fe f882 	bl	800a944 <ld_word>
 800c840:	4603      	mov	r3, r0
 800c842:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c844:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c846:	2b00      	cmp	r3, #0
 800c848:	d106      	bne.n	800c858 <find_volume+0x214>
 800c84a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c84c:	3338      	adds	r3, #56	; 0x38
 800c84e:	3324      	adds	r3, #36	; 0x24
 800c850:	4618      	mov	r0, r3
 800c852:	f7fe f88f 	bl	800a974 <ld_dword>
 800c856:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800c858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c85a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c85c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c85e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c860:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800c864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c866:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c86a:	789b      	ldrb	r3, [r3, #2]
 800c86c:	2b01      	cmp	r3, #1
 800c86e:	d005      	beq.n	800c87c <find_volume+0x238>
 800c870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c872:	789b      	ldrb	r3, [r3, #2]
 800c874:	2b02      	cmp	r3, #2
 800c876:	d001      	beq.n	800c87c <find_volume+0x238>
 800c878:	230d      	movs	r3, #13
 800c87a:	e15c      	b.n	800cb36 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c87c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c87e:	789b      	ldrb	r3, [r3, #2]
 800c880:	461a      	mov	r2, r3
 800c882:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c884:	fb02 f303 	mul.w	r3, r2, r3
 800c888:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c88a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c88c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c890:	b29a      	uxth	r2, r3
 800c892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c894:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c898:	895b      	ldrh	r3, [r3, #10]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d008      	beq.n	800c8b0 <find_volume+0x26c>
 800c89e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8a0:	895b      	ldrh	r3, [r3, #10]
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8a6:	895b      	ldrh	r3, [r3, #10]
 800c8a8:	3b01      	subs	r3, #1
 800c8aa:	4013      	ands	r3, r2
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d001      	beq.n	800c8b4 <find_volume+0x270>
 800c8b0:	230d      	movs	r3, #13
 800c8b2:	e140      	b.n	800cb36 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c8b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8b6:	3338      	adds	r3, #56	; 0x38
 800c8b8:	3311      	adds	r3, #17
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	f7fe f842 	bl	800a944 <ld_word>
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	461a      	mov	r2, r3
 800c8c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8c6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c8c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8ca:	891b      	ldrh	r3, [r3, #8]
 800c8cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c8ce:	8992      	ldrh	r2, [r2, #12]
 800c8d0:	0952      	lsrs	r2, r2, #5
 800c8d2:	b292      	uxth	r2, r2
 800c8d4:	fbb3 f1f2 	udiv	r1, r3, r2
 800c8d8:	fb01 f202 	mul.w	r2, r1, r2
 800c8dc:	1a9b      	subs	r3, r3, r2
 800c8de:	b29b      	uxth	r3, r3
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d003      	beq.n	800c8ec <find_volume+0x2a8>
 800c8e4:	230d      	movs	r3, #13
 800c8e6:	e126      	b.n	800cb36 <find_volume+0x4f2>
 800c8e8:	20016e84 	.word	0x20016e84

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c8ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8ee:	3338      	adds	r3, #56	; 0x38
 800c8f0:	3313      	adds	r3, #19
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	f7fe f826 	bl	800a944 <ld_word>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c8fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d106      	bne.n	800c910 <find_volume+0x2cc>
 800c902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c904:	3338      	adds	r3, #56	; 0x38
 800c906:	3320      	adds	r3, #32
 800c908:	4618      	mov	r0, r3
 800c90a:	f7fe f833 	bl	800a974 <ld_dword>
 800c90e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c912:	3338      	adds	r3, #56	; 0x38
 800c914:	330e      	adds	r3, #14
 800c916:	4618      	mov	r0, r3
 800c918:	f7fe f814 	bl	800a944 <ld_word>
 800c91c:	4603      	mov	r3, r0
 800c91e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c920:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c922:	2b00      	cmp	r3, #0
 800c924:	d101      	bne.n	800c92a <find_volume+0x2e6>
 800c926:	230d      	movs	r3, #13
 800c928:	e105      	b.n	800cb36 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c92a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c92c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c92e:	4413      	add	r3, r2
 800c930:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c932:	8911      	ldrh	r1, [r2, #8]
 800c934:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c936:	8992      	ldrh	r2, [r2, #12]
 800c938:	0952      	lsrs	r2, r2, #5
 800c93a:	b292      	uxth	r2, r2
 800c93c:	fbb1 f2f2 	udiv	r2, r1, r2
 800c940:	b292      	uxth	r2, r2
 800c942:	4413      	add	r3, r2
 800c944:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c946:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c94a:	429a      	cmp	r2, r3
 800c94c:	d201      	bcs.n	800c952 <find_volume+0x30e>
 800c94e:	230d      	movs	r3, #13
 800c950:	e0f1      	b.n	800cb36 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c952:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c956:	1ad3      	subs	r3, r2, r3
 800c958:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c95a:	8952      	ldrh	r2, [r2, #10]
 800c95c:	fbb3 f3f2 	udiv	r3, r3, r2
 800c960:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c964:	2b00      	cmp	r3, #0
 800c966:	d101      	bne.n	800c96c <find_volume+0x328>
 800c968:	230d      	movs	r3, #13
 800c96a:	e0e4      	b.n	800cb36 <find_volume+0x4f2>
		fmt = FS_FAT32;
 800c96c:	2303      	movs	r3, #3
 800c96e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c974:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800c978:	4293      	cmp	r3, r2
 800c97a:	d802      	bhi.n	800c982 <find_volume+0x33e>
 800c97c:	2302      	movs	r3, #2
 800c97e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c984:	f640 72f5 	movw	r2, #4085	; 0xff5
 800c988:	4293      	cmp	r3, r2
 800c98a:	d802      	bhi.n	800c992 <find_volume+0x34e>
 800c98c:	2301      	movs	r3, #1
 800c98e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c994:	1c9a      	adds	r2, r3, #2
 800c996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c998:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800c99a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c99c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c99e:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c9a0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c9a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c9a4:	441a      	add	r2, r3
 800c9a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9a8:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800c9aa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c9ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ae:	441a      	add	r2, r3
 800c9b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9b2:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800c9b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c9b8:	2b03      	cmp	r3, #3
 800c9ba:	d11e      	bne.n	800c9fa <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c9bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9be:	3338      	adds	r3, #56	; 0x38
 800c9c0:	332a      	adds	r3, #42	; 0x2a
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	f7fd ffbe 	bl	800a944 <ld_word>
 800c9c8:	4603      	mov	r3, r0
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d001      	beq.n	800c9d2 <find_volume+0x38e>
 800c9ce:	230d      	movs	r3, #13
 800c9d0:	e0b1      	b.n	800cb36 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c9d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9d4:	891b      	ldrh	r3, [r3, #8]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d001      	beq.n	800c9de <find_volume+0x39a>
 800c9da:	230d      	movs	r3, #13
 800c9dc:	e0ab      	b.n	800cb36 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c9de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9e0:	3338      	adds	r3, #56	; 0x38
 800c9e2:	332c      	adds	r3, #44	; 0x2c
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	f7fd ffc5 	bl	800a974 <ld_dword>
 800c9ea:	4602      	mov	r2, r0
 800c9ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ee:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c9f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9f2:	69db      	ldr	r3, [r3, #28]
 800c9f4:	009b      	lsls	r3, r3, #2
 800c9f6:	647b      	str	r3, [r7, #68]	; 0x44
 800c9f8:	e01f      	b.n	800ca3a <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c9fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9fc:	891b      	ldrh	r3, [r3, #8]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d101      	bne.n	800ca06 <find_volume+0x3c2>
 800ca02:	230d      	movs	r3, #13
 800ca04:	e097      	b.n	800cb36 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800ca06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ca0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca0c:	441a      	add	r2, r3
 800ca0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca10:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ca12:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ca16:	2b02      	cmp	r3, #2
 800ca18:	d103      	bne.n	800ca22 <find_volume+0x3de>
 800ca1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca1c:	69db      	ldr	r3, [r3, #28]
 800ca1e:	005b      	lsls	r3, r3, #1
 800ca20:	e00a      	b.n	800ca38 <find_volume+0x3f4>
 800ca22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca24:	69da      	ldr	r2, [r3, #28]
 800ca26:	4613      	mov	r3, r2
 800ca28:	005b      	lsls	r3, r3, #1
 800ca2a:	4413      	add	r3, r2
 800ca2c:	085a      	lsrs	r2, r3, #1
 800ca2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca30:	69db      	ldr	r3, [r3, #28]
 800ca32:	f003 0301 	and.w	r3, r3, #1
 800ca36:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ca38:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ca3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca3c:	6a1a      	ldr	r2, [r3, #32]
 800ca3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca40:	899b      	ldrh	r3, [r3, #12]
 800ca42:	4619      	mov	r1, r3
 800ca44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ca46:	440b      	add	r3, r1
 800ca48:	3b01      	subs	r3, #1
 800ca4a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ca4c:	8989      	ldrh	r1, [r1, #12]
 800ca4e:	fbb3 f3f1 	udiv	r3, r3, r1
 800ca52:	429a      	cmp	r2, r3
 800ca54:	d201      	bcs.n	800ca5a <find_volume+0x416>
 800ca56:	230d      	movs	r3, #13
 800ca58:	e06d      	b.n	800cb36 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ca5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca5c:	f04f 32ff 	mov.w	r2, #4294967295
 800ca60:	619a      	str	r2, [r3, #24]
 800ca62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca64:	699a      	ldr	r2, [r3, #24]
 800ca66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca68:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800ca6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca6c:	2280      	movs	r2, #128	; 0x80
 800ca6e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800ca70:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ca74:	2b03      	cmp	r3, #3
 800ca76:	d149      	bne.n	800cb0c <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800ca78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca7a:	3338      	adds	r3, #56	; 0x38
 800ca7c:	3330      	adds	r3, #48	; 0x30
 800ca7e:	4618      	mov	r0, r3
 800ca80:	f7fd ff60 	bl	800a944 <ld_word>
 800ca84:	4603      	mov	r3, r0
 800ca86:	2b01      	cmp	r3, #1
 800ca88:	d140      	bne.n	800cb0c <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ca8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ca8c:	3301      	adds	r3, #1
 800ca8e:	4619      	mov	r1, r3
 800ca90:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ca92:	f7fe fa07 	bl	800aea4 <move_window>
 800ca96:	4603      	mov	r3, r0
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d137      	bne.n	800cb0c <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800ca9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca9e:	2200      	movs	r2, #0
 800caa0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800caa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800caa4:	3338      	adds	r3, #56	; 0x38
 800caa6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800caaa:	4618      	mov	r0, r3
 800caac:	f7fd ff4a 	bl	800a944 <ld_word>
 800cab0:	4603      	mov	r3, r0
 800cab2:	461a      	mov	r2, r3
 800cab4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800cab8:	429a      	cmp	r2, r3
 800caba:	d127      	bne.n	800cb0c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800cabc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cabe:	3338      	adds	r3, #56	; 0x38
 800cac0:	4618      	mov	r0, r3
 800cac2:	f7fd ff57 	bl	800a974 <ld_dword>
 800cac6:	4603      	mov	r3, r0
 800cac8:	4a1d      	ldr	r2, [pc, #116]	; (800cb40 <find_volume+0x4fc>)
 800caca:	4293      	cmp	r3, r2
 800cacc:	d11e      	bne.n	800cb0c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800cace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cad0:	3338      	adds	r3, #56	; 0x38
 800cad2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800cad6:	4618      	mov	r0, r3
 800cad8:	f7fd ff4c 	bl	800a974 <ld_dword>
 800cadc:	4603      	mov	r3, r0
 800cade:	4a19      	ldr	r2, [pc, #100]	; (800cb44 <find_volume+0x500>)
 800cae0:	4293      	cmp	r3, r2
 800cae2:	d113      	bne.n	800cb0c <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800cae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cae6:	3338      	adds	r3, #56	; 0x38
 800cae8:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800caec:	4618      	mov	r0, r3
 800caee:	f7fd ff41 	bl	800a974 <ld_dword>
 800caf2:	4602      	mov	r2, r0
 800caf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800caf6:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800caf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cafa:	3338      	adds	r3, #56	; 0x38
 800cafc:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800cb00:	4618      	mov	r0, r3
 800cb02:	f7fd ff37 	bl	800a974 <ld_dword>
 800cb06:	4602      	mov	r2, r0
 800cb08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb0a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800cb0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb0e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800cb12:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800cb14:	4b0c      	ldr	r3, [pc, #48]	; (800cb48 <find_volume+0x504>)
 800cb16:	881b      	ldrh	r3, [r3, #0]
 800cb18:	3301      	adds	r3, #1
 800cb1a:	b29a      	uxth	r2, r3
 800cb1c:	4b0a      	ldr	r3, [pc, #40]	; (800cb48 <find_volume+0x504>)
 800cb1e:	801a      	strh	r2, [r3, #0]
 800cb20:	4b09      	ldr	r3, [pc, #36]	; (800cb48 <find_volume+0x504>)
 800cb22:	881a      	ldrh	r2, [r3, #0]
 800cb24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb26:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800cb28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb2a:	4a08      	ldr	r2, [pc, #32]	; (800cb4c <find_volume+0x508>)
 800cb2c:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800cb2e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cb30:	f7fe f950 	bl	800add4 <clear_lock>
#endif
	return FR_OK;
 800cb34:	2300      	movs	r3, #0
}
 800cb36:	4618      	mov	r0, r3
 800cb38:	3758      	adds	r7, #88	; 0x58
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	bd80      	pop	{r7, pc}
 800cb3e:	bf00      	nop
 800cb40:	41615252 	.word	0x41615252
 800cb44:	61417272 	.word	0x61417272
 800cb48:	20016e88 	.word	0x20016e88
 800cb4c:	20016eac 	.word	0x20016eac

0800cb50 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b084      	sub	sp, #16
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
 800cb58:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800cb5a:	2309      	movs	r3, #9
 800cb5c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d01c      	beq.n	800cb9e <validate+0x4e>
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d018      	beq.n	800cb9e <validate+0x4e>
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	781b      	ldrb	r3, [r3, #0]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d013      	beq.n	800cb9e <validate+0x4e>
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	889a      	ldrh	r2, [r3, #4]
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	88db      	ldrh	r3, [r3, #6]
 800cb80:	429a      	cmp	r2, r3
 800cb82:	d10c      	bne.n	800cb9e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	785b      	ldrb	r3, [r3, #1]
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	f7fd fe3c 	bl	800a808 <disk_status>
 800cb90:	4603      	mov	r3, r0
 800cb92:	f003 0301 	and.w	r3, r3, #1
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d101      	bne.n	800cb9e <validate+0x4e>
			res = FR_OK;
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800cb9e:	7bfb      	ldrb	r3, [r7, #15]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d102      	bne.n	800cbaa <validate+0x5a>
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	e000      	b.n	800cbac <validate+0x5c>
 800cbaa:	2300      	movs	r3, #0
 800cbac:	683a      	ldr	r2, [r7, #0]
 800cbae:	6013      	str	r3, [r2, #0]
	return res;
 800cbb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	3710      	adds	r7, #16
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	bd80      	pop	{r7, pc}
	...

0800cbbc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b088      	sub	sp, #32
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	60f8      	str	r0, [r7, #12]
 800cbc4:	60b9      	str	r1, [r7, #8]
 800cbc6:	4613      	mov	r3, r2
 800cbc8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800cbca:	68bb      	ldr	r3, [r7, #8]
 800cbcc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800cbce:	f107 0310 	add.w	r3, r7, #16
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	f7ff fc9c 	bl	800c510 <get_ldnumber>
 800cbd8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800cbda:	69fb      	ldr	r3, [r7, #28]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	da01      	bge.n	800cbe4 <f_mount+0x28>
 800cbe0:	230b      	movs	r3, #11
 800cbe2:	e02b      	b.n	800cc3c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800cbe4:	4a17      	ldr	r2, [pc, #92]	; (800cc44 <f_mount+0x88>)
 800cbe6:	69fb      	ldr	r3, [r7, #28]
 800cbe8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cbec:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800cbee:	69bb      	ldr	r3, [r7, #24]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d005      	beq.n	800cc00 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800cbf4:	69b8      	ldr	r0, [r7, #24]
 800cbf6:	f7fe f8ed 	bl	800add4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800cbfa:	69bb      	ldr	r3, [r7, #24]
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d002      	beq.n	800cc0c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	2200      	movs	r2, #0
 800cc0a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800cc0c:	68fa      	ldr	r2, [r7, #12]
 800cc0e:	490d      	ldr	r1, [pc, #52]	; (800cc44 <f_mount+0x88>)
 800cc10:	69fb      	ldr	r3, [r7, #28]
 800cc12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d002      	beq.n	800cc22 <f_mount+0x66>
 800cc1c:	79fb      	ldrb	r3, [r7, #7]
 800cc1e:	2b01      	cmp	r3, #1
 800cc20:	d001      	beq.n	800cc26 <f_mount+0x6a>
 800cc22:	2300      	movs	r3, #0
 800cc24:	e00a      	b.n	800cc3c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800cc26:	f107 010c 	add.w	r1, r7, #12
 800cc2a:	f107 0308 	add.w	r3, r7, #8
 800cc2e:	2200      	movs	r2, #0
 800cc30:	4618      	mov	r0, r3
 800cc32:	f7ff fd07 	bl	800c644 <find_volume>
 800cc36:	4603      	mov	r3, r0
 800cc38:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800cc3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc3c:	4618      	mov	r0, r3
 800cc3e:	3720      	adds	r7, #32
 800cc40:	46bd      	mov	sp, r7
 800cc42:	bd80      	pop	{r7, pc}
 800cc44:	20016e84 	.word	0x20016e84

0800cc48 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b09a      	sub	sp, #104	; 0x68
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	60f8      	str	r0, [r7, #12]
 800cc50:	60b9      	str	r1, [r7, #8]
 800cc52:	4613      	mov	r3, r2
 800cc54:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d101      	bne.n	800cc60 <f_open+0x18>
 800cc5c:	2309      	movs	r3, #9
 800cc5e:	e1bb      	b.n	800cfd8 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800cc60:	79fb      	ldrb	r3, [r7, #7]
 800cc62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cc66:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800cc68:	79fa      	ldrb	r2, [r7, #7]
 800cc6a:	f107 0114 	add.w	r1, r7, #20
 800cc6e:	f107 0308 	add.w	r3, r7, #8
 800cc72:	4618      	mov	r0, r3
 800cc74:	f7ff fce6 	bl	800c644 <find_volume>
 800cc78:	4603      	mov	r3, r0
 800cc7a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800cc7e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	f040 819f 	bne.w	800cfc6 <f_open+0x37e>
		dj.obj.fs = fs;
 800cc88:	697b      	ldr	r3, [r7, #20]
 800cc8a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800cc8c:	68ba      	ldr	r2, [r7, #8]
 800cc8e:	f107 0318 	add.w	r3, r7, #24
 800cc92:	4611      	mov	r1, r2
 800cc94:	4618      	mov	r0, r3
 800cc96:	f7ff fbc5 	bl	800c424 <follow_path>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800cca0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d11a      	bne.n	800ccde <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800cca8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ccac:	b25b      	sxtb	r3, r3
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	da03      	bge.n	800ccba <f_open+0x72>
				res = FR_INVALID_NAME;
 800ccb2:	2306      	movs	r3, #6
 800ccb4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ccb8:	e011      	b.n	800ccde <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ccba:	79fb      	ldrb	r3, [r7, #7]
 800ccbc:	f023 0301 	bic.w	r3, r3, #1
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	bf14      	ite	ne
 800ccc4:	2301      	movne	r3, #1
 800ccc6:	2300      	moveq	r3, #0
 800ccc8:	b2db      	uxtb	r3, r3
 800ccca:	461a      	mov	r2, r3
 800cccc:	f107 0318 	add.w	r3, r7, #24
 800ccd0:	4611      	mov	r1, r2
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	f7fd ff36 	bl	800ab44 <chk_lock>
 800ccd8:	4603      	mov	r3, r0
 800ccda:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ccde:	79fb      	ldrb	r3, [r7, #7]
 800cce0:	f003 031c 	and.w	r3, r3, #28
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d07f      	beq.n	800cde8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800cce8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d017      	beq.n	800cd20 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ccf0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ccf4:	2b04      	cmp	r3, #4
 800ccf6:	d10e      	bne.n	800cd16 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ccf8:	f7fd ff80 	bl	800abfc <enq_lock>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d006      	beq.n	800cd10 <f_open+0xc8>
 800cd02:	f107 0318 	add.w	r3, r7, #24
 800cd06:	4618      	mov	r0, r3
 800cd08:	f7ff f8dc 	bl	800bec4 <dir_register>
 800cd0c:	4603      	mov	r3, r0
 800cd0e:	e000      	b.n	800cd12 <f_open+0xca>
 800cd10:	2312      	movs	r3, #18
 800cd12:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800cd16:	79fb      	ldrb	r3, [r7, #7]
 800cd18:	f043 0308 	orr.w	r3, r3, #8
 800cd1c:	71fb      	strb	r3, [r7, #7]
 800cd1e:	e010      	b.n	800cd42 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800cd20:	7fbb      	ldrb	r3, [r7, #30]
 800cd22:	f003 0311 	and.w	r3, r3, #17
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d003      	beq.n	800cd32 <f_open+0xea>
					res = FR_DENIED;
 800cd2a:	2307      	movs	r3, #7
 800cd2c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800cd30:	e007      	b.n	800cd42 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800cd32:	79fb      	ldrb	r3, [r7, #7]
 800cd34:	f003 0304 	and.w	r3, r3, #4
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d002      	beq.n	800cd42 <f_open+0xfa>
 800cd3c:	2308      	movs	r3, #8
 800cd3e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800cd42:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d168      	bne.n	800ce1c <f_open+0x1d4>
 800cd4a:	79fb      	ldrb	r3, [r7, #7]
 800cd4c:	f003 0308 	and.w	r3, r3, #8
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d063      	beq.n	800ce1c <f_open+0x1d4>
				dw = GET_FATTIME();
 800cd54:	f7fd fcfa 	bl	800a74c <get_fattime>
 800cd58:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800cd5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd5c:	330e      	adds	r3, #14
 800cd5e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cd60:	4618      	mov	r0, r3
 800cd62:	f7fd fe45 	bl	800a9f0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800cd66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd68:	3316      	adds	r3, #22
 800cd6a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	f7fd fe3f 	bl	800a9f0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800cd72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd74:	330b      	adds	r3, #11
 800cd76:	2220      	movs	r2, #32
 800cd78:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800cd7a:	697b      	ldr	r3, [r7, #20]
 800cd7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cd7e:	4611      	mov	r1, r2
 800cd80:	4618      	mov	r0, r3
 800cd82:	f7fe fe17 	bl	800b9b4 <ld_clust>
 800cd86:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800cd88:	697b      	ldr	r3, [r7, #20]
 800cd8a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	4618      	mov	r0, r3
 800cd90:	f7fe fe2f 	bl	800b9f2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800cd94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd96:	331c      	adds	r3, #28
 800cd98:	2100      	movs	r1, #0
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	f7fd fe28 	bl	800a9f0 <st_dword>
					fs->wflag = 1;
 800cda0:	697b      	ldr	r3, [r7, #20]
 800cda2:	2201      	movs	r2, #1
 800cda4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800cda6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d037      	beq.n	800ce1c <f_open+0x1d4>
						dw = fs->winsect;
 800cdac:	697b      	ldr	r3, [r7, #20]
 800cdae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cdb0:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800cdb2:	f107 0318 	add.w	r3, r7, #24
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cdba:	4618      	mov	r0, r3
 800cdbc:	f7fe fb1f 	bl	800b3fe <remove_chain>
 800cdc0:	4603      	mov	r3, r0
 800cdc2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800cdc6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d126      	bne.n	800ce1c <f_open+0x1d4>
							res = move_window(fs, dw);
 800cdce:	697b      	ldr	r3, [r7, #20]
 800cdd0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	f7fe f866 	bl	800aea4 <move_window>
 800cdd8:	4603      	mov	r3, r0
 800cdda:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800cdde:	697b      	ldr	r3, [r7, #20]
 800cde0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800cde2:	3a01      	subs	r2, #1
 800cde4:	615a      	str	r2, [r3, #20]
 800cde6:	e019      	b.n	800ce1c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800cde8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d115      	bne.n	800ce1c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800cdf0:	7fbb      	ldrb	r3, [r7, #30]
 800cdf2:	f003 0310 	and.w	r3, r3, #16
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d003      	beq.n	800ce02 <f_open+0x1ba>
					res = FR_NO_FILE;
 800cdfa:	2304      	movs	r3, #4
 800cdfc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ce00:	e00c      	b.n	800ce1c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ce02:	79fb      	ldrb	r3, [r7, #7]
 800ce04:	f003 0302 	and.w	r3, r3, #2
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d007      	beq.n	800ce1c <f_open+0x1d4>
 800ce0c:	7fbb      	ldrb	r3, [r7, #30]
 800ce0e:	f003 0301 	and.w	r3, r3, #1
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d002      	beq.n	800ce1c <f_open+0x1d4>
						res = FR_DENIED;
 800ce16:	2307      	movs	r3, #7
 800ce18:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800ce1c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d128      	bne.n	800ce76 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ce24:	79fb      	ldrb	r3, [r7, #7]
 800ce26:	f003 0308 	and.w	r3, r3, #8
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d003      	beq.n	800ce36 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800ce2e:	79fb      	ldrb	r3, [r7, #7]
 800ce30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce34:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ce36:	697b      	ldr	r3, [r7, #20]
 800ce38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800ce3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ce44:	79fb      	ldrb	r3, [r7, #7]
 800ce46:	f023 0301 	bic.w	r3, r3, #1
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	bf14      	ite	ne
 800ce4e:	2301      	movne	r3, #1
 800ce50:	2300      	moveq	r3, #0
 800ce52:	b2db      	uxtb	r3, r3
 800ce54:	461a      	mov	r2, r3
 800ce56:	f107 0318 	add.w	r3, r7, #24
 800ce5a:	4611      	mov	r1, r2
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	f7fd feef 	bl	800ac40 <inc_lock>
 800ce62:	4602      	mov	r2, r0
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	691b      	ldr	r3, [r3, #16]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d102      	bne.n	800ce76 <f_open+0x22e>
 800ce70:	2302      	movs	r3, #2
 800ce72:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ce76:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	f040 80a3 	bne.w	800cfc6 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ce80:	697b      	ldr	r3, [r7, #20]
 800ce82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ce84:	4611      	mov	r1, r2
 800ce86:	4618      	mov	r0, r3
 800ce88:	f7fe fd94 	bl	800b9b4 <ld_clust>
 800ce8c:	4602      	mov	r2, r0
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ce92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce94:	331c      	adds	r3, #28
 800ce96:	4618      	mov	r0, r3
 800ce98:	f7fd fd6c 	bl	800a974 <ld_dword>
 800ce9c:	4602      	mov	r2, r0
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	2200      	movs	r2, #0
 800cea6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800cea8:	697a      	ldr	r2, [r7, #20]
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ceae:	697b      	ldr	r3, [r7, #20]
 800ceb0:	88da      	ldrh	r2, [r3, #6]
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	79fa      	ldrb	r2, [r7, #7]
 800ceba:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	2200      	movs	r2, #0
 800cec0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	2200      	movs	r2, #0
 800cec6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	2200      	movs	r2, #0
 800cecc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	3330      	adds	r3, #48	; 0x30
 800ced2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ced6:	2100      	movs	r1, #0
 800ced8:	4618      	mov	r0, r3
 800ceda:	f7fd fdd6 	bl	800aa8a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800cede:	79fb      	ldrb	r3, [r7, #7]
 800cee0:	f003 0320 	and.w	r3, r3, #32
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d06e      	beq.n	800cfc6 <f_open+0x37e>
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	68db      	ldr	r3, [r3, #12]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d06a      	beq.n	800cfc6 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	68da      	ldr	r2, [r3, #12]
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800cef8:	697b      	ldr	r3, [r7, #20]
 800cefa:	895b      	ldrh	r3, [r3, #10]
 800cefc:	461a      	mov	r2, r3
 800cefe:	697b      	ldr	r3, [r7, #20]
 800cf00:	899b      	ldrh	r3, [r3, #12]
 800cf02:	fb02 f303 	mul.w	r3, r2, r3
 800cf06:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	689b      	ldr	r3, [r3, #8]
 800cf0c:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	68db      	ldr	r3, [r3, #12]
 800cf12:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cf14:	e016      	b.n	800cf44 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	f7fe f87f 	bl	800b01e <get_fat>
 800cf20:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800cf22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cf24:	2b01      	cmp	r3, #1
 800cf26:	d802      	bhi.n	800cf2e <f_open+0x2e6>
 800cf28:	2302      	movs	r3, #2
 800cf2a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800cf2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cf30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf34:	d102      	bne.n	800cf3c <f_open+0x2f4>
 800cf36:	2301      	movs	r3, #1
 800cf38:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800cf3c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cf3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cf40:	1ad3      	subs	r3, r2, r3
 800cf42:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cf44:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d103      	bne.n	800cf54 <f_open+0x30c>
 800cf4c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cf4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cf50:	429a      	cmp	r2, r3
 800cf52:	d8e0      	bhi.n	800cf16 <f_open+0x2ce>
				}
				fp->clust = clst;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cf58:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800cf5a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d131      	bne.n	800cfc6 <f_open+0x37e>
 800cf62:	697b      	ldr	r3, [r7, #20]
 800cf64:	899b      	ldrh	r3, [r3, #12]
 800cf66:	461a      	mov	r2, r3
 800cf68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cf6a:	fbb3 f1f2 	udiv	r1, r3, r2
 800cf6e:	fb01 f202 	mul.w	r2, r1, r2
 800cf72:	1a9b      	subs	r3, r3, r2
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d026      	beq.n	800cfc6 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800cf78:	697b      	ldr	r3, [r7, #20]
 800cf7a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	f7fe f82f 	bl	800afe0 <clust2sect>
 800cf82:	64f8      	str	r0, [r7, #76]	; 0x4c
 800cf84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d103      	bne.n	800cf92 <f_open+0x34a>
						res = FR_INT_ERR;
 800cf8a:	2302      	movs	r3, #2
 800cf8c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800cf90:	e019      	b.n	800cfc6 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800cf92:	697b      	ldr	r3, [r7, #20]
 800cf94:	899b      	ldrh	r3, [r3, #12]
 800cf96:	461a      	mov	r2, r3
 800cf98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cf9a:	fbb3 f2f2 	udiv	r2, r3, r2
 800cf9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cfa0:	441a      	add	r2, r3
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800cfa6:	697b      	ldr	r3, [r7, #20]
 800cfa8:	7858      	ldrb	r0, [r3, #1]
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	6a1a      	ldr	r2, [r3, #32]
 800cfb4:	2301      	movs	r3, #1
 800cfb6:	f7fd fc67 	bl	800a888 <disk_read>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d002      	beq.n	800cfc6 <f_open+0x37e>
 800cfc0:	2301      	movs	r3, #1
 800cfc2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800cfc6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d002      	beq.n	800cfd4 <f_open+0x38c>
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	2200      	movs	r2, #0
 800cfd2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800cfd4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800cfd8:	4618      	mov	r0, r3
 800cfda:	3768      	adds	r7, #104	; 0x68
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	bd80      	pop	{r7, pc}

0800cfe0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b08c      	sub	sp, #48	; 0x30
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	60f8      	str	r0, [r7, #12]
 800cfe8:	60b9      	str	r1, [r7, #8]
 800cfea:	607a      	str	r2, [r7, #4]
 800cfec:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800cfee:	68bb      	ldr	r3, [r7, #8]
 800cff0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	2200      	movs	r2, #0
 800cff6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	f107 0210 	add.w	r2, r7, #16
 800cffe:	4611      	mov	r1, r2
 800d000:	4618      	mov	r0, r3
 800d002:	f7ff fda5 	bl	800cb50 <validate>
 800d006:	4603      	mov	r3, r0
 800d008:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d00c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d010:	2b00      	cmp	r3, #0
 800d012:	d107      	bne.n	800d024 <f_write+0x44>
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	7d5b      	ldrb	r3, [r3, #21]
 800d018:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800d01c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d020:	2b00      	cmp	r3, #0
 800d022:	d002      	beq.n	800d02a <f_write+0x4a>
 800d024:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d028:	e16a      	b.n	800d300 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	7d1b      	ldrb	r3, [r3, #20]
 800d02e:	f003 0302 	and.w	r3, r3, #2
 800d032:	2b00      	cmp	r3, #0
 800d034:	d101      	bne.n	800d03a <f_write+0x5a>
 800d036:	2307      	movs	r3, #7
 800d038:	e162      	b.n	800d300 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	699a      	ldr	r2, [r3, #24]
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	441a      	add	r2, r3
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	699b      	ldr	r3, [r3, #24]
 800d046:	429a      	cmp	r2, r3
 800d048:	f080 814c 	bcs.w	800d2e4 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	699b      	ldr	r3, [r3, #24]
 800d050:	43db      	mvns	r3, r3
 800d052:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d054:	e146      	b.n	800d2e4 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	699b      	ldr	r3, [r3, #24]
 800d05a:	693a      	ldr	r2, [r7, #16]
 800d05c:	8992      	ldrh	r2, [r2, #12]
 800d05e:	fbb3 f1f2 	udiv	r1, r3, r2
 800d062:	fb01 f202 	mul.w	r2, r1, r2
 800d066:	1a9b      	subs	r3, r3, r2
 800d068:	2b00      	cmp	r3, #0
 800d06a:	f040 80f1 	bne.w	800d250 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	699b      	ldr	r3, [r3, #24]
 800d072:	693a      	ldr	r2, [r7, #16]
 800d074:	8992      	ldrh	r2, [r2, #12]
 800d076:	fbb3 f3f2 	udiv	r3, r3, r2
 800d07a:	693a      	ldr	r2, [r7, #16]
 800d07c:	8952      	ldrh	r2, [r2, #10]
 800d07e:	3a01      	subs	r2, #1
 800d080:	4013      	ands	r3, r2
 800d082:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800d084:	69bb      	ldr	r3, [r7, #24]
 800d086:	2b00      	cmp	r3, #0
 800d088:	d143      	bne.n	800d112 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	699b      	ldr	r3, [r3, #24]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d10c      	bne.n	800d0ac <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	689b      	ldr	r3, [r3, #8]
 800d096:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800d098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d11a      	bne.n	800d0d4 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	2100      	movs	r1, #0
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	f7fe fa10 	bl	800b4c8 <create_chain>
 800d0a8:	62b8      	str	r0, [r7, #40]	; 0x28
 800d0aa:	e013      	b.n	800d0d4 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d007      	beq.n	800d0c4 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	699b      	ldr	r3, [r3, #24]
 800d0b8:	4619      	mov	r1, r3
 800d0ba:	68f8      	ldr	r0, [r7, #12]
 800d0bc:	f7fe fa9c 	bl	800b5f8 <clmt_clust>
 800d0c0:	62b8      	str	r0, [r7, #40]	; 0x28
 800d0c2:	e007      	b.n	800d0d4 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d0c4:	68fa      	ldr	r2, [r7, #12]
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	69db      	ldr	r3, [r3, #28]
 800d0ca:	4619      	mov	r1, r3
 800d0cc:	4610      	mov	r0, r2
 800d0ce:	f7fe f9fb 	bl	800b4c8 <create_chain>
 800d0d2:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d0d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	f000 8109 	beq.w	800d2ee <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d0dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0de:	2b01      	cmp	r3, #1
 800d0e0:	d104      	bne.n	800d0ec <f_write+0x10c>
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	2202      	movs	r2, #2
 800d0e6:	755a      	strb	r2, [r3, #21]
 800d0e8:	2302      	movs	r3, #2
 800d0ea:	e109      	b.n	800d300 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0f2:	d104      	bne.n	800d0fe <f_write+0x11e>
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	2201      	movs	r2, #1
 800d0f8:	755a      	strb	r2, [r3, #21]
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	e100      	b.n	800d300 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d102:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	689b      	ldr	r3, [r3, #8]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d102      	bne.n	800d112 <f_write+0x132>
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d110:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	7d1b      	ldrb	r3, [r3, #20]
 800d116:	b25b      	sxtb	r3, r3
 800d118:	2b00      	cmp	r3, #0
 800d11a:	da18      	bge.n	800d14e <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d11c:	693b      	ldr	r3, [r7, #16]
 800d11e:	7858      	ldrb	r0, [r3, #1]
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	6a1a      	ldr	r2, [r3, #32]
 800d12a:	2301      	movs	r3, #1
 800d12c:	f7fd fbcc 	bl	800a8c8 <disk_write>
 800d130:	4603      	mov	r3, r0
 800d132:	2b00      	cmp	r3, #0
 800d134:	d004      	beq.n	800d140 <f_write+0x160>
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	2201      	movs	r2, #1
 800d13a:	755a      	strb	r2, [r3, #21]
 800d13c:	2301      	movs	r3, #1
 800d13e:	e0df      	b.n	800d300 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	7d1b      	ldrb	r3, [r3, #20]
 800d144:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d148:	b2da      	uxtb	r2, r3
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d14e:	693a      	ldr	r2, [r7, #16]
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	69db      	ldr	r3, [r3, #28]
 800d154:	4619      	mov	r1, r3
 800d156:	4610      	mov	r0, r2
 800d158:	f7fd ff42 	bl	800afe0 <clust2sect>
 800d15c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d15e:	697b      	ldr	r3, [r7, #20]
 800d160:	2b00      	cmp	r3, #0
 800d162:	d104      	bne.n	800d16e <f_write+0x18e>
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	2202      	movs	r2, #2
 800d168:	755a      	strb	r2, [r3, #21]
 800d16a:	2302      	movs	r3, #2
 800d16c:	e0c8      	b.n	800d300 <f_write+0x320>
			sect += csect;
 800d16e:	697a      	ldr	r2, [r7, #20]
 800d170:	69bb      	ldr	r3, [r7, #24]
 800d172:	4413      	add	r3, r2
 800d174:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d176:	693b      	ldr	r3, [r7, #16]
 800d178:	899b      	ldrh	r3, [r3, #12]
 800d17a:	461a      	mov	r2, r3
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	fbb3 f3f2 	udiv	r3, r3, r2
 800d182:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d184:	6a3b      	ldr	r3, [r7, #32]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d043      	beq.n	800d212 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d18a:	69ba      	ldr	r2, [r7, #24]
 800d18c:	6a3b      	ldr	r3, [r7, #32]
 800d18e:	4413      	add	r3, r2
 800d190:	693a      	ldr	r2, [r7, #16]
 800d192:	8952      	ldrh	r2, [r2, #10]
 800d194:	4293      	cmp	r3, r2
 800d196:	d905      	bls.n	800d1a4 <f_write+0x1c4>
					cc = fs->csize - csect;
 800d198:	693b      	ldr	r3, [r7, #16]
 800d19a:	895b      	ldrh	r3, [r3, #10]
 800d19c:	461a      	mov	r2, r3
 800d19e:	69bb      	ldr	r3, [r7, #24]
 800d1a0:	1ad3      	subs	r3, r2, r3
 800d1a2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	7858      	ldrb	r0, [r3, #1]
 800d1a8:	6a3b      	ldr	r3, [r7, #32]
 800d1aa:	697a      	ldr	r2, [r7, #20]
 800d1ac:	69f9      	ldr	r1, [r7, #28]
 800d1ae:	f7fd fb8b 	bl	800a8c8 <disk_write>
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d004      	beq.n	800d1c2 <f_write+0x1e2>
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	2201      	movs	r2, #1
 800d1bc:	755a      	strb	r2, [r3, #21]
 800d1be:	2301      	movs	r3, #1
 800d1c0:	e09e      	b.n	800d300 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	6a1a      	ldr	r2, [r3, #32]
 800d1c6:	697b      	ldr	r3, [r7, #20]
 800d1c8:	1ad3      	subs	r3, r2, r3
 800d1ca:	6a3a      	ldr	r2, [r7, #32]
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	d918      	bls.n	800d202 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	6a1a      	ldr	r2, [r3, #32]
 800d1da:	697b      	ldr	r3, [r7, #20]
 800d1dc:	1ad3      	subs	r3, r2, r3
 800d1de:	693a      	ldr	r2, [r7, #16]
 800d1e0:	8992      	ldrh	r2, [r2, #12]
 800d1e2:	fb02 f303 	mul.w	r3, r2, r3
 800d1e6:	69fa      	ldr	r2, [r7, #28]
 800d1e8:	18d1      	adds	r1, r2, r3
 800d1ea:	693b      	ldr	r3, [r7, #16]
 800d1ec:	899b      	ldrh	r3, [r3, #12]
 800d1ee:	461a      	mov	r2, r3
 800d1f0:	f7fd fc2a 	bl	800aa48 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	7d1b      	ldrb	r3, [r3, #20]
 800d1f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d1fc:	b2da      	uxtb	r2, r3
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d202:	693b      	ldr	r3, [r7, #16]
 800d204:	899b      	ldrh	r3, [r3, #12]
 800d206:	461a      	mov	r2, r3
 800d208:	6a3b      	ldr	r3, [r7, #32]
 800d20a:	fb02 f303 	mul.w	r3, r2, r3
 800d20e:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800d210:	e04b      	b.n	800d2aa <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	6a1b      	ldr	r3, [r3, #32]
 800d216:	697a      	ldr	r2, [r7, #20]
 800d218:	429a      	cmp	r2, r3
 800d21a:	d016      	beq.n	800d24a <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	699a      	ldr	r2, [r3, #24]
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d224:	429a      	cmp	r2, r3
 800d226:	d210      	bcs.n	800d24a <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d228:	693b      	ldr	r3, [r7, #16]
 800d22a:	7858      	ldrb	r0, [r3, #1]
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d232:	2301      	movs	r3, #1
 800d234:	697a      	ldr	r2, [r7, #20]
 800d236:	f7fd fb27 	bl	800a888 <disk_read>
 800d23a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d004      	beq.n	800d24a <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	2201      	movs	r2, #1
 800d244:	755a      	strb	r2, [r3, #21]
 800d246:	2301      	movs	r3, #1
 800d248:	e05a      	b.n	800d300 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	697a      	ldr	r2, [r7, #20]
 800d24e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d250:	693b      	ldr	r3, [r7, #16]
 800d252:	899b      	ldrh	r3, [r3, #12]
 800d254:	4618      	mov	r0, r3
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	699b      	ldr	r3, [r3, #24]
 800d25a:	693a      	ldr	r2, [r7, #16]
 800d25c:	8992      	ldrh	r2, [r2, #12]
 800d25e:	fbb3 f1f2 	udiv	r1, r3, r2
 800d262:	fb01 f202 	mul.w	r2, r1, r2
 800d266:	1a9b      	subs	r3, r3, r2
 800d268:	1ac3      	subs	r3, r0, r3
 800d26a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d26c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	429a      	cmp	r2, r3
 800d272:	d901      	bls.n	800d278 <f_write+0x298>
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	699b      	ldr	r3, [r3, #24]
 800d282:	693a      	ldr	r2, [r7, #16]
 800d284:	8992      	ldrh	r2, [r2, #12]
 800d286:	fbb3 f0f2 	udiv	r0, r3, r2
 800d28a:	fb00 f202 	mul.w	r2, r0, r2
 800d28e:	1a9b      	subs	r3, r3, r2
 800d290:	440b      	add	r3, r1
 800d292:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d294:	69f9      	ldr	r1, [r7, #28]
 800d296:	4618      	mov	r0, r3
 800d298:	f7fd fbd6 	bl	800aa48 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	7d1b      	ldrb	r3, [r3, #20]
 800d2a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d2a4:	b2da      	uxtb	r2, r3
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d2aa:	69fa      	ldr	r2, [r7, #28]
 800d2ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2ae:	4413      	add	r3, r2
 800d2b0:	61fb      	str	r3, [r7, #28]
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	699a      	ldr	r2, [r3, #24]
 800d2b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2b8:	441a      	add	r2, r3
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	619a      	str	r2, [r3, #24]
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	68da      	ldr	r2, [r3, #12]
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	699b      	ldr	r3, [r3, #24]
 800d2c6:	429a      	cmp	r2, r3
 800d2c8:	bf38      	it	cc
 800d2ca:	461a      	movcc	r2, r3
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	60da      	str	r2, [r3, #12]
 800d2d0:	683b      	ldr	r3, [r7, #0]
 800d2d2:	681a      	ldr	r2, [r3, #0]
 800d2d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2d6:	441a      	add	r2, r3
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	601a      	str	r2, [r3, #0]
 800d2dc:	687a      	ldr	r2, [r7, #4]
 800d2de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2e0:	1ad3      	subs	r3, r2, r3
 800d2e2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	f47f aeb5 	bne.w	800d056 <f_write+0x76>
 800d2ec:	e000      	b.n	800d2f0 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d2ee:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	7d1b      	ldrb	r3, [r3, #20]
 800d2f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d2f8:	b2da      	uxtb	r2, r3
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d2fe:	2300      	movs	r3, #0
}
 800d300:	4618      	mov	r0, r3
 800d302:	3730      	adds	r7, #48	; 0x30
 800d304:	46bd      	mov	sp, r7
 800d306:	bd80      	pop	{r7, pc}

0800d308 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	b086      	sub	sp, #24
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	f107 0208 	add.w	r2, r7, #8
 800d316:	4611      	mov	r1, r2
 800d318:	4618      	mov	r0, r3
 800d31a:	f7ff fc19 	bl	800cb50 <validate>
 800d31e:	4603      	mov	r3, r0
 800d320:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d322:	7dfb      	ldrb	r3, [r7, #23]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d168      	bne.n	800d3fa <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	7d1b      	ldrb	r3, [r3, #20]
 800d32c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d330:	2b00      	cmp	r3, #0
 800d332:	d062      	beq.n	800d3fa <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	7d1b      	ldrb	r3, [r3, #20]
 800d338:	b25b      	sxtb	r3, r3
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	da15      	bge.n	800d36a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d33e:	68bb      	ldr	r3, [r7, #8]
 800d340:	7858      	ldrb	r0, [r3, #1]
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	6a1a      	ldr	r2, [r3, #32]
 800d34c:	2301      	movs	r3, #1
 800d34e:	f7fd fabb 	bl	800a8c8 <disk_write>
 800d352:	4603      	mov	r3, r0
 800d354:	2b00      	cmp	r3, #0
 800d356:	d001      	beq.n	800d35c <f_sync+0x54>
 800d358:	2301      	movs	r3, #1
 800d35a:	e04f      	b.n	800d3fc <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	7d1b      	ldrb	r3, [r3, #20]
 800d360:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d364:	b2da      	uxtb	r2, r3
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d36a:	f7fd f9ef 	bl	800a74c <get_fattime>
 800d36e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d370:	68ba      	ldr	r2, [r7, #8]
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d376:	4619      	mov	r1, r3
 800d378:	4610      	mov	r0, r2
 800d37a:	f7fd fd93 	bl	800aea4 <move_window>
 800d37e:	4603      	mov	r3, r0
 800d380:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d382:	7dfb      	ldrb	r3, [r7, #23]
 800d384:	2b00      	cmp	r3, #0
 800d386:	d138      	bne.n	800d3fa <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d38c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	330b      	adds	r3, #11
 800d392:	781a      	ldrb	r2, [r3, #0]
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	330b      	adds	r3, #11
 800d398:	f042 0220 	orr.w	r2, r2, #32
 800d39c:	b2d2      	uxtb	r2, r2
 800d39e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	6818      	ldr	r0, [r3, #0]
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	689b      	ldr	r3, [r3, #8]
 800d3a8:	461a      	mov	r2, r3
 800d3aa:	68f9      	ldr	r1, [r7, #12]
 800d3ac:	f7fe fb21 	bl	800b9f2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	f103 021c 	add.w	r2, r3, #28
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	68db      	ldr	r3, [r3, #12]
 800d3ba:	4619      	mov	r1, r3
 800d3bc:	4610      	mov	r0, r2
 800d3be:	f7fd fb17 	bl	800a9f0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	3316      	adds	r3, #22
 800d3c6:	6939      	ldr	r1, [r7, #16]
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	f7fd fb11 	bl	800a9f0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	3312      	adds	r3, #18
 800d3d2:	2100      	movs	r1, #0
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	f7fd faf0 	bl	800a9ba <st_word>
					fs->wflag = 1;
 800d3da:	68bb      	ldr	r3, [r7, #8]
 800d3dc:	2201      	movs	r2, #1
 800d3de:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d3e0:	68bb      	ldr	r3, [r7, #8]
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f7fd fd8c 	bl	800af00 <sync_fs>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	7d1b      	ldrb	r3, [r3, #20]
 800d3f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d3f4:	b2da      	uxtb	r2, r3
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d3fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	3718      	adds	r7, #24
 800d400:	46bd      	mov	sp, r7
 800d402:	bd80      	pop	{r7, pc}

0800d404 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d404:	b580      	push	{r7, lr}
 800d406:	b084      	sub	sp, #16
 800d408:	af00      	add	r7, sp, #0
 800d40a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d40c:	6878      	ldr	r0, [r7, #4]
 800d40e:	f7ff ff7b 	bl	800d308 <f_sync>
 800d412:	4603      	mov	r3, r0
 800d414:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d416:	7bfb      	ldrb	r3, [r7, #15]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d118      	bne.n	800d44e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	f107 0208 	add.w	r2, r7, #8
 800d422:	4611      	mov	r1, r2
 800d424:	4618      	mov	r0, r3
 800d426:	f7ff fb93 	bl	800cb50 <validate>
 800d42a:	4603      	mov	r3, r0
 800d42c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d42e:	7bfb      	ldrb	r3, [r7, #15]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d10c      	bne.n	800d44e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	691b      	ldr	r3, [r3, #16]
 800d438:	4618      	mov	r0, r3
 800d43a:	f7fd fc8f 	bl	800ad5c <dec_lock>
 800d43e:	4603      	mov	r3, r0
 800d440:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d442:	7bfb      	ldrb	r3, [r7, #15]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d102      	bne.n	800d44e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	2200      	movs	r2, #0
 800d44c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d44e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d450:	4618      	mov	r0, r3
 800d452:	3710      	adds	r7, #16
 800d454:	46bd      	mov	sp, r7
 800d456:	bd80      	pop	{r7, pc}

0800d458 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d458:	b480      	push	{r7}
 800d45a:	b087      	sub	sp, #28
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	60f8      	str	r0, [r7, #12]
 800d460:	60b9      	str	r1, [r7, #8]
 800d462:	4613      	mov	r3, r2
 800d464:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d466:	2301      	movs	r3, #1
 800d468:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d46a:	2300      	movs	r3, #0
 800d46c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d46e:	4b1f      	ldr	r3, [pc, #124]	; (800d4ec <FATFS_LinkDriverEx+0x94>)
 800d470:	7a5b      	ldrb	r3, [r3, #9]
 800d472:	b2db      	uxtb	r3, r3
 800d474:	2b00      	cmp	r3, #0
 800d476:	d131      	bne.n	800d4dc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d478:	4b1c      	ldr	r3, [pc, #112]	; (800d4ec <FATFS_LinkDriverEx+0x94>)
 800d47a:	7a5b      	ldrb	r3, [r3, #9]
 800d47c:	b2db      	uxtb	r3, r3
 800d47e:	461a      	mov	r2, r3
 800d480:	4b1a      	ldr	r3, [pc, #104]	; (800d4ec <FATFS_LinkDriverEx+0x94>)
 800d482:	2100      	movs	r1, #0
 800d484:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d486:	4b19      	ldr	r3, [pc, #100]	; (800d4ec <FATFS_LinkDriverEx+0x94>)
 800d488:	7a5b      	ldrb	r3, [r3, #9]
 800d48a:	b2db      	uxtb	r3, r3
 800d48c:	4a17      	ldr	r2, [pc, #92]	; (800d4ec <FATFS_LinkDriverEx+0x94>)
 800d48e:	009b      	lsls	r3, r3, #2
 800d490:	4413      	add	r3, r2
 800d492:	68fa      	ldr	r2, [r7, #12]
 800d494:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d496:	4b15      	ldr	r3, [pc, #84]	; (800d4ec <FATFS_LinkDriverEx+0x94>)
 800d498:	7a5b      	ldrb	r3, [r3, #9]
 800d49a:	b2db      	uxtb	r3, r3
 800d49c:	461a      	mov	r2, r3
 800d49e:	4b13      	ldr	r3, [pc, #76]	; (800d4ec <FATFS_LinkDriverEx+0x94>)
 800d4a0:	4413      	add	r3, r2
 800d4a2:	79fa      	ldrb	r2, [r7, #7]
 800d4a4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d4a6:	4b11      	ldr	r3, [pc, #68]	; (800d4ec <FATFS_LinkDriverEx+0x94>)
 800d4a8:	7a5b      	ldrb	r3, [r3, #9]
 800d4aa:	b2db      	uxtb	r3, r3
 800d4ac:	1c5a      	adds	r2, r3, #1
 800d4ae:	b2d1      	uxtb	r1, r2
 800d4b0:	4a0e      	ldr	r2, [pc, #56]	; (800d4ec <FATFS_LinkDriverEx+0x94>)
 800d4b2:	7251      	strb	r1, [r2, #9]
 800d4b4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d4b6:	7dbb      	ldrb	r3, [r7, #22]
 800d4b8:	3330      	adds	r3, #48	; 0x30
 800d4ba:	b2da      	uxtb	r2, r3
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	3301      	adds	r3, #1
 800d4c4:	223a      	movs	r2, #58	; 0x3a
 800d4c6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d4c8:	68bb      	ldr	r3, [r7, #8]
 800d4ca:	3302      	adds	r3, #2
 800d4cc:	222f      	movs	r2, #47	; 0x2f
 800d4ce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	3303      	adds	r3, #3
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d4d8:	2300      	movs	r3, #0
 800d4da:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d4dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4de:	4618      	mov	r0, r3
 800d4e0:	371c      	adds	r7, #28
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e8:	4770      	bx	lr
 800d4ea:	bf00      	nop
 800d4ec:	200170ac 	.word	0x200170ac

0800d4f0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b082      	sub	sp, #8
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
 800d4f8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	6839      	ldr	r1, [r7, #0]
 800d4fe:	6878      	ldr	r0, [r7, #4]
 800d500:	f7ff ffaa 	bl	800d458 <FATFS_LinkDriverEx>
 800d504:	4603      	mov	r3, r0
}
 800d506:	4618      	mov	r0, r3
 800d508:	3708      	adds	r7, #8
 800d50a:	46bd      	mov	sp, r7
 800d50c:	bd80      	pop	{r7, pc}
	...

0800d510 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800d510:	b480      	push	{r7}
 800d512:	b085      	sub	sp, #20
 800d514:	af00      	add	r7, sp, #0
 800d516:	4603      	mov	r3, r0
 800d518:	6039      	str	r1, [r7, #0]
 800d51a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800d51c:	88fb      	ldrh	r3, [r7, #6]
 800d51e:	2b7f      	cmp	r3, #127	; 0x7f
 800d520:	d802      	bhi.n	800d528 <ff_convert+0x18>
		c = chr;
 800d522:	88fb      	ldrh	r3, [r7, #6]
 800d524:	81fb      	strh	r3, [r7, #14]
 800d526:	e025      	b.n	800d574 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800d528:	683b      	ldr	r3, [r7, #0]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d00b      	beq.n	800d546 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800d52e:	88fb      	ldrh	r3, [r7, #6]
 800d530:	2bff      	cmp	r3, #255	; 0xff
 800d532:	d805      	bhi.n	800d540 <ff_convert+0x30>
 800d534:	88fb      	ldrh	r3, [r7, #6]
 800d536:	3b80      	subs	r3, #128	; 0x80
 800d538:	4a12      	ldr	r2, [pc, #72]	; (800d584 <ff_convert+0x74>)
 800d53a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d53e:	e000      	b.n	800d542 <ff_convert+0x32>
 800d540:	2300      	movs	r3, #0
 800d542:	81fb      	strh	r3, [r7, #14]
 800d544:	e016      	b.n	800d574 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800d546:	2300      	movs	r3, #0
 800d548:	81fb      	strh	r3, [r7, #14]
 800d54a:	e009      	b.n	800d560 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800d54c:	89fb      	ldrh	r3, [r7, #14]
 800d54e:	4a0d      	ldr	r2, [pc, #52]	; (800d584 <ff_convert+0x74>)
 800d550:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d554:	88fa      	ldrh	r2, [r7, #6]
 800d556:	429a      	cmp	r2, r3
 800d558:	d006      	beq.n	800d568 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800d55a:	89fb      	ldrh	r3, [r7, #14]
 800d55c:	3301      	adds	r3, #1
 800d55e:	81fb      	strh	r3, [r7, #14]
 800d560:	89fb      	ldrh	r3, [r7, #14]
 800d562:	2b7f      	cmp	r3, #127	; 0x7f
 800d564:	d9f2      	bls.n	800d54c <ff_convert+0x3c>
 800d566:	e000      	b.n	800d56a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800d568:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800d56a:	89fb      	ldrh	r3, [r7, #14]
 800d56c:	3380      	adds	r3, #128	; 0x80
 800d56e:	b29b      	uxth	r3, r3
 800d570:	b2db      	uxtb	r3, r3
 800d572:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800d574:	89fb      	ldrh	r3, [r7, #14]
}
 800d576:	4618      	mov	r0, r3
 800d578:	3714      	adds	r7, #20
 800d57a:	46bd      	mov	sp, r7
 800d57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d580:	4770      	bx	lr
 800d582:	bf00      	nop
 800d584:	0800e198 	.word	0x0800e198

0800d588 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800d588:	b480      	push	{r7}
 800d58a:	b087      	sub	sp, #28
 800d58c:	af00      	add	r7, sp, #0
 800d58e:	4603      	mov	r3, r0
 800d590:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800d592:	88fb      	ldrh	r3, [r7, #6]
 800d594:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d598:	d201      	bcs.n	800d59e <ff_wtoupper+0x16>
 800d59a:	4b3e      	ldr	r3, [pc, #248]	; (800d694 <ff_wtoupper+0x10c>)
 800d59c:	e000      	b.n	800d5a0 <ff_wtoupper+0x18>
 800d59e:	4b3e      	ldr	r3, [pc, #248]	; (800d698 <ff_wtoupper+0x110>)
 800d5a0:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800d5a2:	697b      	ldr	r3, [r7, #20]
 800d5a4:	1c9a      	adds	r2, r3, #2
 800d5a6:	617a      	str	r2, [r7, #20]
 800d5a8:	881b      	ldrh	r3, [r3, #0]
 800d5aa:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800d5ac:	8a7b      	ldrh	r3, [r7, #18]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d068      	beq.n	800d684 <ff_wtoupper+0xfc>
 800d5b2:	88fa      	ldrh	r2, [r7, #6]
 800d5b4:	8a7b      	ldrh	r3, [r7, #18]
 800d5b6:	429a      	cmp	r2, r3
 800d5b8:	d364      	bcc.n	800d684 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800d5ba:	697b      	ldr	r3, [r7, #20]
 800d5bc:	1c9a      	adds	r2, r3, #2
 800d5be:	617a      	str	r2, [r7, #20]
 800d5c0:	881b      	ldrh	r3, [r3, #0]
 800d5c2:	823b      	strh	r3, [r7, #16]
 800d5c4:	8a3b      	ldrh	r3, [r7, #16]
 800d5c6:	0a1b      	lsrs	r3, r3, #8
 800d5c8:	81fb      	strh	r3, [r7, #14]
 800d5ca:	8a3b      	ldrh	r3, [r7, #16]
 800d5cc:	b2db      	uxtb	r3, r3
 800d5ce:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800d5d0:	88fa      	ldrh	r2, [r7, #6]
 800d5d2:	8a79      	ldrh	r1, [r7, #18]
 800d5d4:	8a3b      	ldrh	r3, [r7, #16]
 800d5d6:	440b      	add	r3, r1
 800d5d8:	429a      	cmp	r2, r3
 800d5da:	da49      	bge.n	800d670 <ff_wtoupper+0xe8>
			switch (cmd) {
 800d5dc:	89fb      	ldrh	r3, [r7, #14]
 800d5de:	2b08      	cmp	r3, #8
 800d5e0:	d84f      	bhi.n	800d682 <ff_wtoupper+0xfa>
 800d5e2:	a201      	add	r2, pc, #4	; (adr r2, 800d5e8 <ff_wtoupper+0x60>)
 800d5e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5e8:	0800d60d 	.word	0x0800d60d
 800d5ec:	0800d61f 	.word	0x0800d61f
 800d5f0:	0800d635 	.word	0x0800d635
 800d5f4:	0800d63d 	.word	0x0800d63d
 800d5f8:	0800d645 	.word	0x0800d645
 800d5fc:	0800d64d 	.word	0x0800d64d
 800d600:	0800d655 	.word	0x0800d655
 800d604:	0800d65d 	.word	0x0800d65d
 800d608:	0800d665 	.word	0x0800d665
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800d60c:	88fa      	ldrh	r2, [r7, #6]
 800d60e:	8a7b      	ldrh	r3, [r7, #18]
 800d610:	1ad3      	subs	r3, r2, r3
 800d612:	005b      	lsls	r3, r3, #1
 800d614:	697a      	ldr	r2, [r7, #20]
 800d616:	4413      	add	r3, r2
 800d618:	881b      	ldrh	r3, [r3, #0]
 800d61a:	80fb      	strh	r3, [r7, #6]
 800d61c:	e027      	b.n	800d66e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800d61e:	88fa      	ldrh	r2, [r7, #6]
 800d620:	8a7b      	ldrh	r3, [r7, #18]
 800d622:	1ad3      	subs	r3, r2, r3
 800d624:	b29b      	uxth	r3, r3
 800d626:	f003 0301 	and.w	r3, r3, #1
 800d62a:	b29b      	uxth	r3, r3
 800d62c:	88fa      	ldrh	r2, [r7, #6]
 800d62e:	1ad3      	subs	r3, r2, r3
 800d630:	80fb      	strh	r3, [r7, #6]
 800d632:	e01c      	b.n	800d66e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800d634:	88fb      	ldrh	r3, [r7, #6]
 800d636:	3b10      	subs	r3, #16
 800d638:	80fb      	strh	r3, [r7, #6]
 800d63a:	e018      	b.n	800d66e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800d63c:	88fb      	ldrh	r3, [r7, #6]
 800d63e:	3b20      	subs	r3, #32
 800d640:	80fb      	strh	r3, [r7, #6]
 800d642:	e014      	b.n	800d66e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800d644:	88fb      	ldrh	r3, [r7, #6]
 800d646:	3b30      	subs	r3, #48	; 0x30
 800d648:	80fb      	strh	r3, [r7, #6]
 800d64a:	e010      	b.n	800d66e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800d64c:	88fb      	ldrh	r3, [r7, #6]
 800d64e:	3b1a      	subs	r3, #26
 800d650:	80fb      	strh	r3, [r7, #6]
 800d652:	e00c      	b.n	800d66e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800d654:	88fb      	ldrh	r3, [r7, #6]
 800d656:	3308      	adds	r3, #8
 800d658:	80fb      	strh	r3, [r7, #6]
 800d65a:	e008      	b.n	800d66e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800d65c:	88fb      	ldrh	r3, [r7, #6]
 800d65e:	3b50      	subs	r3, #80	; 0x50
 800d660:	80fb      	strh	r3, [r7, #6]
 800d662:	e004      	b.n	800d66e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800d664:	88fb      	ldrh	r3, [r7, #6]
 800d666:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800d66a:	80fb      	strh	r3, [r7, #6]
 800d66c:	bf00      	nop
			}
			break;
 800d66e:	e008      	b.n	800d682 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800d670:	89fb      	ldrh	r3, [r7, #14]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d195      	bne.n	800d5a2 <ff_wtoupper+0x1a>
 800d676:	8a3b      	ldrh	r3, [r7, #16]
 800d678:	005b      	lsls	r3, r3, #1
 800d67a:	697a      	ldr	r2, [r7, #20]
 800d67c:	4413      	add	r3, r2
 800d67e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800d680:	e78f      	b.n	800d5a2 <ff_wtoupper+0x1a>
			break;
 800d682:	bf00      	nop
	}

	return chr;
 800d684:	88fb      	ldrh	r3, [r7, #6]
}
 800d686:	4618      	mov	r0, r3
 800d688:	371c      	adds	r7, #28
 800d68a:	46bd      	mov	sp, r7
 800d68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d690:	4770      	bx	lr
 800d692:	bf00      	nop
 800d694:	0800e298 	.word	0x0800e298
 800d698:	0800e48c 	.word	0x0800e48c

0800d69c <__errno>:
 800d69c:	4b01      	ldr	r3, [pc, #4]	; (800d6a4 <__errno+0x8>)
 800d69e:	6818      	ldr	r0, [r3, #0]
 800d6a0:	4770      	bx	lr
 800d6a2:	bf00      	nop
 800d6a4:	200000f8 	.word	0x200000f8

0800d6a8 <__libc_init_array>:
 800d6a8:	b570      	push	{r4, r5, r6, lr}
 800d6aa:	4d0d      	ldr	r5, [pc, #52]	; (800d6e0 <__libc_init_array+0x38>)
 800d6ac:	4c0d      	ldr	r4, [pc, #52]	; (800d6e4 <__libc_init_array+0x3c>)
 800d6ae:	1b64      	subs	r4, r4, r5
 800d6b0:	10a4      	asrs	r4, r4, #2
 800d6b2:	2600      	movs	r6, #0
 800d6b4:	42a6      	cmp	r6, r4
 800d6b6:	d109      	bne.n	800d6cc <__libc_init_array+0x24>
 800d6b8:	4d0b      	ldr	r5, [pc, #44]	; (800d6e8 <__libc_init_array+0x40>)
 800d6ba:	4c0c      	ldr	r4, [pc, #48]	; (800d6ec <__libc_init_array+0x44>)
 800d6bc:	f000 fc8e 	bl	800dfdc <_init>
 800d6c0:	1b64      	subs	r4, r4, r5
 800d6c2:	10a4      	asrs	r4, r4, #2
 800d6c4:	2600      	movs	r6, #0
 800d6c6:	42a6      	cmp	r6, r4
 800d6c8:	d105      	bne.n	800d6d6 <__libc_init_array+0x2e>
 800d6ca:	bd70      	pop	{r4, r5, r6, pc}
 800d6cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800d6d0:	4798      	blx	r3
 800d6d2:	3601      	adds	r6, #1
 800d6d4:	e7ee      	b.n	800d6b4 <__libc_init_array+0xc>
 800d6d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800d6da:	4798      	blx	r3
 800d6dc:	3601      	adds	r6, #1
 800d6de:	e7f2      	b.n	800d6c6 <__libc_init_array+0x1e>
 800d6e0:	0800e584 	.word	0x0800e584
 800d6e4:	0800e584 	.word	0x0800e584
 800d6e8:	0800e584 	.word	0x0800e584
 800d6ec:	0800e588 	.word	0x0800e588

0800d6f0 <memset>:
 800d6f0:	4402      	add	r2, r0
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	4293      	cmp	r3, r2
 800d6f6:	d100      	bne.n	800d6fa <memset+0xa>
 800d6f8:	4770      	bx	lr
 800d6fa:	f803 1b01 	strb.w	r1, [r3], #1
 800d6fe:	e7f9      	b.n	800d6f4 <memset+0x4>

0800d700 <siprintf>:
 800d700:	b40e      	push	{r1, r2, r3}
 800d702:	b500      	push	{lr}
 800d704:	b09c      	sub	sp, #112	; 0x70
 800d706:	ab1d      	add	r3, sp, #116	; 0x74
 800d708:	9002      	str	r0, [sp, #8]
 800d70a:	9006      	str	r0, [sp, #24]
 800d70c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d710:	4809      	ldr	r0, [pc, #36]	; (800d738 <siprintf+0x38>)
 800d712:	9107      	str	r1, [sp, #28]
 800d714:	9104      	str	r1, [sp, #16]
 800d716:	4909      	ldr	r1, [pc, #36]	; (800d73c <siprintf+0x3c>)
 800d718:	f853 2b04 	ldr.w	r2, [r3], #4
 800d71c:	9105      	str	r1, [sp, #20]
 800d71e:	6800      	ldr	r0, [r0, #0]
 800d720:	9301      	str	r3, [sp, #4]
 800d722:	a902      	add	r1, sp, #8
 800d724:	f000 f868 	bl	800d7f8 <_svfiprintf_r>
 800d728:	9b02      	ldr	r3, [sp, #8]
 800d72a:	2200      	movs	r2, #0
 800d72c:	701a      	strb	r2, [r3, #0]
 800d72e:	b01c      	add	sp, #112	; 0x70
 800d730:	f85d eb04 	ldr.w	lr, [sp], #4
 800d734:	b003      	add	sp, #12
 800d736:	4770      	bx	lr
 800d738:	200000f8 	.word	0x200000f8
 800d73c:	ffff0208 	.word	0xffff0208

0800d740 <__ssputs_r>:
 800d740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d744:	688e      	ldr	r6, [r1, #8]
 800d746:	429e      	cmp	r6, r3
 800d748:	4682      	mov	sl, r0
 800d74a:	460c      	mov	r4, r1
 800d74c:	4690      	mov	r8, r2
 800d74e:	461f      	mov	r7, r3
 800d750:	d838      	bhi.n	800d7c4 <__ssputs_r+0x84>
 800d752:	898a      	ldrh	r2, [r1, #12]
 800d754:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d758:	d032      	beq.n	800d7c0 <__ssputs_r+0x80>
 800d75a:	6825      	ldr	r5, [r4, #0]
 800d75c:	6909      	ldr	r1, [r1, #16]
 800d75e:	eba5 0901 	sub.w	r9, r5, r1
 800d762:	6965      	ldr	r5, [r4, #20]
 800d764:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d768:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d76c:	3301      	adds	r3, #1
 800d76e:	444b      	add	r3, r9
 800d770:	106d      	asrs	r5, r5, #1
 800d772:	429d      	cmp	r5, r3
 800d774:	bf38      	it	cc
 800d776:	461d      	movcc	r5, r3
 800d778:	0553      	lsls	r3, r2, #21
 800d77a:	d531      	bpl.n	800d7e0 <__ssputs_r+0xa0>
 800d77c:	4629      	mov	r1, r5
 800d77e:	f000 fb63 	bl	800de48 <_malloc_r>
 800d782:	4606      	mov	r6, r0
 800d784:	b950      	cbnz	r0, 800d79c <__ssputs_r+0x5c>
 800d786:	230c      	movs	r3, #12
 800d788:	f8ca 3000 	str.w	r3, [sl]
 800d78c:	89a3      	ldrh	r3, [r4, #12]
 800d78e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d792:	81a3      	strh	r3, [r4, #12]
 800d794:	f04f 30ff 	mov.w	r0, #4294967295
 800d798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d79c:	6921      	ldr	r1, [r4, #16]
 800d79e:	464a      	mov	r2, r9
 800d7a0:	f000 fabe 	bl	800dd20 <memcpy>
 800d7a4:	89a3      	ldrh	r3, [r4, #12]
 800d7a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d7aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d7ae:	81a3      	strh	r3, [r4, #12]
 800d7b0:	6126      	str	r6, [r4, #16]
 800d7b2:	6165      	str	r5, [r4, #20]
 800d7b4:	444e      	add	r6, r9
 800d7b6:	eba5 0509 	sub.w	r5, r5, r9
 800d7ba:	6026      	str	r6, [r4, #0]
 800d7bc:	60a5      	str	r5, [r4, #8]
 800d7be:	463e      	mov	r6, r7
 800d7c0:	42be      	cmp	r6, r7
 800d7c2:	d900      	bls.n	800d7c6 <__ssputs_r+0x86>
 800d7c4:	463e      	mov	r6, r7
 800d7c6:	6820      	ldr	r0, [r4, #0]
 800d7c8:	4632      	mov	r2, r6
 800d7ca:	4641      	mov	r1, r8
 800d7cc:	f000 fab6 	bl	800dd3c <memmove>
 800d7d0:	68a3      	ldr	r3, [r4, #8]
 800d7d2:	1b9b      	subs	r3, r3, r6
 800d7d4:	60a3      	str	r3, [r4, #8]
 800d7d6:	6823      	ldr	r3, [r4, #0]
 800d7d8:	4433      	add	r3, r6
 800d7da:	6023      	str	r3, [r4, #0]
 800d7dc:	2000      	movs	r0, #0
 800d7de:	e7db      	b.n	800d798 <__ssputs_r+0x58>
 800d7e0:	462a      	mov	r2, r5
 800d7e2:	f000 fba5 	bl	800df30 <_realloc_r>
 800d7e6:	4606      	mov	r6, r0
 800d7e8:	2800      	cmp	r0, #0
 800d7ea:	d1e1      	bne.n	800d7b0 <__ssputs_r+0x70>
 800d7ec:	6921      	ldr	r1, [r4, #16]
 800d7ee:	4650      	mov	r0, sl
 800d7f0:	f000 fabe 	bl	800dd70 <_free_r>
 800d7f4:	e7c7      	b.n	800d786 <__ssputs_r+0x46>
	...

0800d7f8 <_svfiprintf_r>:
 800d7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7fc:	4698      	mov	r8, r3
 800d7fe:	898b      	ldrh	r3, [r1, #12]
 800d800:	061b      	lsls	r3, r3, #24
 800d802:	b09d      	sub	sp, #116	; 0x74
 800d804:	4607      	mov	r7, r0
 800d806:	460d      	mov	r5, r1
 800d808:	4614      	mov	r4, r2
 800d80a:	d50e      	bpl.n	800d82a <_svfiprintf_r+0x32>
 800d80c:	690b      	ldr	r3, [r1, #16]
 800d80e:	b963      	cbnz	r3, 800d82a <_svfiprintf_r+0x32>
 800d810:	2140      	movs	r1, #64	; 0x40
 800d812:	f000 fb19 	bl	800de48 <_malloc_r>
 800d816:	6028      	str	r0, [r5, #0]
 800d818:	6128      	str	r0, [r5, #16]
 800d81a:	b920      	cbnz	r0, 800d826 <_svfiprintf_r+0x2e>
 800d81c:	230c      	movs	r3, #12
 800d81e:	603b      	str	r3, [r7, #0]
 800d820:	f04f 30ff 	mov.w	r0, #4294967295
 800d824:	e0d1      	b.n	800d9ca <_svfiprintf_r+0x1d2>
 800d826:	2340      	movs	r3, #64	; 0x40
 800d828:	616b      	str	r3, [r5, #20]
 800d82a:	2300      	movs	r3, #0
 800d82c:	9309      	str	r3, [sp, #36]	; 0x24
 800d82e:	2320      	movs	r3, #32
 800d830:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d834:	f8cd 800c 	str.w	r8, [sp, #12]
 800d838:	2330      	movs	r3, #48	; 0x30
 800d83a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d9e4 <_svfiprintf_r+0x1ec>
 800d83e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d842:	f04f 0901 	mov.w	r9, #1
 800d846:	4623      	mov	r3, r4
 800d848:	469a      	mov	sl, r3
 800d84a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d84e:	b10a      	cbz	r2, 800d854 <_svfiprintf_r+0x5c>
 800d850:	2a25      	cmp	r2, #37	; 0x25
 800d852:	d1f9      	bne.n	800d848 <_svfiprintf_r+0x50>
 800d854:	ebba 0b04 	subs.w	fp, sl, r4
 800d858:	d00b      	beq.n	800d872 <_svfiprintf_r+0x7a>
 800d85a:	465b      	mov	r3, fp
 800d85c:	4622      	mov	r2, r4
 800d85e:	4629      	mov	r1, r5
 800d860:	4638      	mov	r0, r7
 800d862:	f7ff ff6d 	bl	800d740 <__ssputs_r>
 800d866:	3001      	adds	r0, #1
 800d868:	f000 80aa 	beq.w	800d9c0 <_svfiprintf_r+0x1c8>
 800d86c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d86e:	445a      	add	r2, fp
 800d870:	9209      	str	r2, [sp, #36]	; 0x24
 800d872:	f89a 3000 	ldrb.w	r3, [sl]
 800d876:	2b00      	cmp	r3, #0
 800d878:	f000 80a2 	beq.w	800d9c0 <_svfiprintf_r+0x1c8>
 800d87c:	2300      	movs	r3, #0
 800d87e:	f04f 32ff 	mov.w	r2, #4294967295
 800d882:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d886:	f10a 0a01 	add.w	sl, sl, #1
 800d88a:	9304      	str	r3, [sp, #16]
 800d88c:	9307      	str	r3, [sp, #28]
 800d88e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d892:	931a      	str	r3, [sp, #104]	; 0x68
 800d894:	4654      	mov	r4, sl
 800d896:	2205      	movs	r2, #5
 800d898:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d89c:	4851      	ldr	r0, [pc, #324]	; (800d9e4 <_svfiprintf_r+0x1ec>)
 800d89e:	f7f2 fca7 	bl	80001f0 <memchr>
 800d8a2:	9a04      	ldr	r2, [sp, #16]
 800d8a4:	b9d8      	cbnz	r0, 800d8de <_svfiprintf_r+0xe6>
 800d8a6:	06d0      	lsls	r0, r2, #27
 800d8a8:	bf44      	itt	mi
 800d8aa:	2320      	movmi	r3, #32
 800d8ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d8b0:	0711      	lsls	r1, r2, #28
 800d8b2:	bf44      	itt	mi
 800d8b4:	232b      	movmi	r3, #43	; 0x2b
 800d8b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d8ba:	f89a 3000 	ldrb.w	r3, [sl]
 800d8be:	2b2a      	cmp	r3, #42	; 0x2a
 800d8c0:	d015      	beq.n	800d8ee <_svfiprintf_r+0xf6>
 800d8c2:	9a07      	ldr	r2, [sp, #28]
 800d8c4:	4654      	mov	r4, sl
 800d8c6:	2000      	movs	r0, #0
 800d8c8:	f04f 0c0a 	mov.w	ip, #10
 800d8cc:	4621      	mov	r1, r4
 800d8ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d8d2:	3b30      	subs	r3, #48	; 0x30
 800d8d4:	2b09      	cmp	r3, #9
 800d8d6:	d94e      	bls.n	800d976 <_svfiprintf_r+0x17e>
 800d8d8:	b1b0      	cbz	r0, 800d908 <_svfiprintf_r+0x110>
 800d8da:	9207      	str	r2, [sp, #28]
 800d8dc:	e014      	b.n	800d908 <_svfiprintf_r+0x110>
 800d8de:	eba0 0308 	sub.w	r3, r0, r8
 800d8e2:	fa09 f303 	lsl.w	r3, r9, r3
 800d8e6:	4313      	orrs	r3, r2
 800d8e8:	9304      	str	r3, [sp, #16]
 800d8ea:	46a2      	mov	sl, r4
 800d8ec:	e7d2      	b.n	800d894 <_svfiprintf_r+0x9c>
 800d8ee:	9b03      	ldr	r3, [sp, #12]
 800d8f0:	1d19      	adds	r1, r3, #4
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	9103      	str	r1, [sp, #12]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	bfbb      	ittet	lt
 800d8fa:	425b      	neglt	r3, r3
 800d8fc:	f042 0202 	orrlt.w	r2, r2, #2
 800d900:	9307      	strge	r3, [sp, #28]
 800d902:	9307      	strlt	r3, [sp, #28]
 800d904:	bfb8      	it	lt
 800d906:	9204      	strlt	r2, [sp, #16]
 800d908:	7823      	ldrb	r3, [r4, #0]
 800d90a:	2b2e      	cmp	r3, #46	; 0x2e
 800d90c:	d10c      	bne.n	800d928 <_svfiprintf_r+0x130>
 800d90e:	7863      	ldrb	r3, [r4, #1]
 800d910:	2b2a      	cmp	r3, #42	; 0x2a
 800d912:	d135      	bne.n	800d980 <_svfiprintf_r+0x188>
 800d914:	9b03      	ldr	r3, [sp, #12]
 800d916:	1d1a      	adds	r2, r3, #4
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	9203      	str	r2, [sp, #12]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	bfb8      	it	lt
 800d920:	f04f 33ff 	movlt.w	r3, #4294967295
 800d924:	3402      	adds	r4, #2
 800d926:	9305      	str	r3, [sp, #20]
 800d928:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d9f4 <_svfiprintf_r+0x1fc>
 800d92c:	7821      	ldrb	r1, [r4, #0]
 800d92e:	2203      	movs	r2, #3
 800d930:	4650      	mov	r0, sl
 800d932:	f7f2 fc5d 	bl	80001f0 <memchr>
 800d936:	b140      	cbz	r0, 800d94a <_svfiprintf_r+0x152>
 800d938:	2340      	movs	r3, #64	; 0x40
 800d93a:	eba0 000a 	sub.w	r0, r0, sl
 800d93e:	fa03 f000 	lsl.w	r0, r3, r0
 800d942:	9b04      	ldr	r3, [sp, #16]
 800d944:	4303      	orrs	r3, r0
 800d946:	3401      	adds	r4, #1
 800d948:	9304      	str	r3, [sp, #16]
 800d94a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d94e:	4826      	ldr	r0, [pc, #152]	; (800d9e8 <_svfiprintf_r+0x1f0>)
 800d950:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d954:	2206      	movs	r2, #6
 800d956:	f7f2 fc4b 	bl	80001f0 <memchr>
 800d95a:	2800      	cmp	r0, #0
 800d95c:	d038      	beq.n	800d9d0 <_svfiprintf_r+0x1d8>
 800d95e:	4b23      	ldr	r3, [pc, #140]	; (800d9ec <_svfiprintf_r+0x1f4>)
 800d960:	bb1b      	cbnz	r3, 800d9aa <_svfiprintf_r+0x1b2>
 800d962:	9b03      	ldr	r3, [sp, #12]
 800d964:	3307      	adds	r3, #7
 800d966:	f023 0307 	bic.w	r3, r3, #7
 800d96a:	3308      	adds	r3, #8
 800d96c:	9303      	str	r3, [sp, #12]
 800d96e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d970:	4433      	add	r3, r6
 800d972:	9309      	str	r3, [sp, #36]	; 0x24
 800d974:	e767      	b.n	800d846 <_svfiprintf_r+0x4e>
 800d976:	fb0c 3202 	mla	r2, ip, r2, r3
 800d97a:	460c      	mov	r4, r1
 800d97c:	2001      	movs	r0, #1
 800d97e:	e7a5      	b.n	800d8cc <_svfiprintf_r+0xd4>
 800d980:	2300      	movs	r3, #0
 800d982:	3401      	adds	r4, #1
 800d984:	9305      	str	r3, [sp, #20]
 800d986:	4619      	mov	r1, r3
 800d988:	f04f 0c0a 	mov.w	ip, #10
 800d98c:	4620      	mov	r0, r4
 800d98e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d992:	3a30      	subs	r2, #48	; 0x30
 800d994:	2a09      	cmp	r2, #9
 800d996:	d903      	bls.n	800d9a0 <_svfiprintf_r+0x1a8>
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d0c5      	beq.n	800d928 <_svfiprintf_r+0x130>
 800d99c:	9105      	str	r1, [sp, #20]
 800d99e:	e7c3      	b.n	800d928 <_svfiprintf_r+0x130>
 800d9a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9a4:	4604      	mov	r4, r0
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	e7f0      	b.n	800d98c <_svfiprintf_r+0x194>
 800d9aa:	ab03      	add	r3, sp, #12
 800d9ac:	9300      	str	r3, [sp, #0]
 800d9ae:	462a      	mov	r2, r5
 800d9b0:	4b0f      	ldr	r3, [pc, #60]	; (800d9f0 <_svfiprintf_r+0x1f8>)
 800d9b2:	a904      	add	r1, sp, #16
 800d9b4:	4638      	mov	r0, r7
 800d9b6:	f3af 8000 	nop.w
 800d9ba:	1c42      	adds	r2, r0, #1
 800d9bc:	4606      	mov	r6, r0
 800d9be:	d1d6      	bne.n	800d96e <_svfiprintf_r+0x176>
 800d9c0:	89ab      	ldrh	r3, [r5, #12]
 800d9c2:	065b      	lsls	r3, r3, #25
 800d9c4:	f53f af2c 	bmi.w	800d820 <_svfiprintf_r+0x28>
 800d9c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d9ca:	b01d      	add	sp, #116	; 0x74
 800d9cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9d0:	ab03      	add	r3, sp, #12
 800d9d2:	9300      	str	r3, [sp, #0]
 800d9d4:	462a      	mov	r2, r5
 800d9d6:	4b06      	ldr	r3, [pc, #24]	; (800d9f0 <_svfiprintf_r+0x1f8>)
 800d9d8:	a904      	add	r1, sp, #16
 800d9da:	4638      	mov	r0, r7
 800d9dc:	f000 f87a 	bl	800dad4 <_printf_i>
 800d9e0:	e7eb      	b.n	800d9ba <_svfiprintf_r+0x1c2>
 800d9e2:	bf00      	nop
 800d9e4:	0800e548 	.word	0x0800e548
 800d9e8:	0800e552 	.word	0x0800e552
 800d9ec:	00000000 	.word	0x00000000
 800d9f0:	0800d741 	.word	0x0800d741
 800d9f4:	0800e54e 	.word	0x0800e54e

0800d9f8 <_printf_common>:
 800d9f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9fc:	4616      	mov	r6, r2
 800d9fe:	4699      	mov	r9, r3
 800da00:	688a      	ldr	r2, [r1, #8]
 800da02:	690b      	ldr	r3, [r1, #16]
 800da04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800da08:	4293      	cmp	r3, r2
 800da0a:	bfb8      	it	lt
 800da0c:	4613      	movlt	r3, r2
 800da0e:	6033      	str	r3, [r6, #0]
 800da10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800da14:	4607      	mov	r7, r0
 800da16:	460c      	mov	r4, r1
 800da18:	b10a      	cbz	r2, 800da1e <_printf_common+0x26>
 800da1a:	3301      	adds	r3, #1
 800da1c:	6033      	str	r3, [r6, #0]
 800da1e:	6823      	ldr	r3, [r4, #0]
 800da20:	0699      	lsls	r1, r3, #26
 800da22:	bf42      	ittt	mi
 800da24:	6833      	ldrmi	r3, [r6, #0]
 800da26:	3302      	addmi	r3, #2
 800da28:	6033      	strmi	r3, [r6, #0]
 800da2a:	6825      	ldr	r5, [r4, #0]
 800da2c:	f015 0506 	ands.w	r5, r5, #6
 800da30:	d106      	bne.n	800da40 <_printf_common+0x48>
 800da32:	f104 0a19 	add.w	sl, r4, #25
 800da36:	68e3      	ldr	r3, [r4, #12]
 800da38:	6832      	ldr	r2, [r6, #0]
 800da3a:	1a9b      	subs	r3, r3, r2
 800da3c:	42ab      	cmp	r3, r5
 800da3e:	dc26      	bgt.n	800da8e <_printf_common+0x96>
 800da40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800da44:	1e13      	subs	r3, r2, #0
 800da46:	6822      	ldr	r2, [r4, #0]
 800da48:	bf18      	it	ne
 800da4a:	2301      	movne	r3, #1
 800da4c:	0692      	lsls	r2, r2, #26
 800da4e:	d42b      	bmi.n	800daa8 <_printf_common+0xb0>
 800da50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800da54:	4649      	mov	r1, r9
 800da56:	4638      	mov	r0, r7
 800da58:	47c0      	blx	r8
 800da5a:	3001      	adds	r0, #1
 800da5c:	d01e      	beq.n	800da9c <_printf_common+0xa4>
 800da5e:	6823      	ldr	r3, [r4, #0]
 800da60:	68e5      	ldr	r5, [r4, #12]
 800da62:	6832      	ldr	r2, [r6, #0]
 800da64:	f003 0306 	and.w	r3, r3, #6
 800da68:	2b04      	cmp	r3, #4
 800da6a:	bf08      	it	eq
 800da6c:	1aad      	subeq	r5, r5, r2
 800da6e:	68a3      	ldr	r3, [r4, #8]
 800da70:	6922      	ldr	r2, [r4, #16]
 800da72:	bf0c      	ite	eq
 800da74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800da78:	2500      	movne	r5, #0
 800da7a:	4293      	cmp	r3, r2
 800da7c:	bfc4      	itt	gt
 800da7e:	1a9b      	subgt	r3, r3, r2
 800da80:	18ed      	addgt	r5, r5, r3
 800da82:	2600      	movs	r6, #0
 800da84:	341a      	adds	r4, #26
 800da86:	42b5      	cmp	r5, r6
 800da88:	d11a      	bne.n	800dac0 <_printf_common+0xc8>
 800da8a:	2000      	movs	r0, #0
 800da8c:	e008      	b.n	800daa0 <_printf_common+0xa8>
 800da8e:	2301      	movs	r3, #1
 800da90:	4652      	mov	r2, sl
 800da92:	4649      	mov	r1, r9
 800da94:	4638      	mov	r0, r7
 800da96:	47c0      	blx	r8
 800da98:	3001      	adds	r0, #1
 800da9a:	d103      	bne.n	800daa4 <_printf_common+0xac>
 800da9c:	f04f 30ff 	mov.w	r0, #4294967295
 800daa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800daa4:	3501      	adds	r5, #1
 800daa6:	e7c6      	b.n	800da36 <_printf_common+0x3e>
 800daa8:	18e1      	adds	r1, r4, r3
 800daaa:	1c5a      	adds	r2, r3, #1
 800daac:	2030      	movs	r0, #48	; 0x30
 800daae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dab2:	4422      	add	r2, r4
 800dab4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dab8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dabc:	3302      	adds	r3, #2
 800dabe:	e7c7      	b.n	800da50 <_printf_common+0x58>
 800dac0:	2301      	movs	r3, #1
 800dac2:	4622      	mov	r2, r4
 800dac4:	4649      	mov	r1, r9
 800dac6:	4638      	mov	r0, r7
 800dac8:	47c0      	blx	r8
 800daca:	3001      	adds	r0, #1
 800dacc:	d0e6      	beq.n	800da9c <_printf_common+0xa4>
 800dace:	3601      	adds	r6, #1
 800dad0:	e7d9      	b.n	800da86 <_printf_common+0x8e>
	...

0800dad4 <_printf_i>:
 800dad4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dad8:	7e0f      	ldrb	r7, [r1, #24]
 800dada:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800dadc:	2f78      	cmp	r7, #120	; 0x78
 800dade:	4691      	mov	r9, r2
 800dae0:	4680      	mov	r8, r0
 800dae2:	460c      	mov	r4, r1
 800dae4:	469a      	mov	sl, r3
 800dae6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800daea:	d807      	bhi.n	800dafc <_printf_i+0x28>
 800daec:	2f62      	cmp	r7, #98	; 0x62
 800daee:	d80a      	bhi.n	800db06 <_printf_i+0x32>
 800daf0:	2f00      	cmp	r7, #0
 800daf2:	f000 80d8 	beq.w	800dca6 <_printf_i+0x1d2>
 800daf6:	2f58      	cmp	r7, #88	; 0x58
 800daf8:	f000 80a3 	beq.w	800dc42 <_printf_i+0x16e>
 800dafc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800db00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800db04:	e03a      	b.n	800db7c <_printf_i+0xa8>
 800db06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800db0a:	2b15      	cmp	r3, #21
 800db0c:	d8f6      	bhi.n	800dafc <_printf_i+0x28>
 800db0e:	a101      	add	r1, pc, #4	; (adr r1, 800db14 <_printf_i+0x40>)
 800db10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800db14:	0800db6d 	.word	0x0800db6d
 800db18:	0800db81 	.word	0x0800db81
 800db1c:	0800dafd 	.word	0x0800dafd
 800db20:	0800dafd 	.word	0x0800dafd
 800db24:	0800dafd 	.word	0x0800dafd
 800db28:	0800dafd 	.word	0x0800dafd
 800db2c:	0800db81 	.word	0x0800db81
 800db30:	0800dafd 	.word	0x0800dafd
 800db34:	0800dafd 	.word	0x0800dafd
 800db38:	0800dafd 	.word	0x0800dafd
 800db3c:	0800dafd 	.word	0x0800dafd
 800db40:	0800dc8d 	.word	0x0800dc8d
 800db44:	0800dbb1 	.word	0x0800dbb1
 800db48:	0800dc6f 	.word	0x0800dc6f
 800db4c:	0800dafd 	.word	0x0800dafd
 800db50:	0800dafd 	.word	0x0800dafd
 800db54:	0800dcaf 	.word	0x0800dcaf
 800db58:	0800dafd 	.word	0x0800dafd
 800db5c:	0800dbb1 	.word	0x0800dbb1
 800db60:	0800dafd 	.word	0x0800dafd
 800db64:	0800dafd 	.word	0x0800dafd
 800db68:	0800dc77 	.word	0x0800dc77
 800db6c:	682b      	ldr	r3, [r5, #0]
 800db6e:	1d1a      	adds	r2, r3, #4
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	602a      	str	r2, [r5, #0]
 800db74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800db78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800db7c:	2301      	movs	r3, #1
 800db7e:	e0a3      	b.n	800dcc8 <_printf_i+0x1f4>
 800db80:	6820      	ldr	r0, [r4, #0]
 800db82:	6829      	ldr	r1, [r5, #0]
 800db84:	0606      	lsls	r6, r0, #24
 800db86:	f101 0304 	add.w	r3, r1, #4
 800db8a:	d50a      	bpl.n	800dba2 <_printf_i+0xce>
 800db8c:	680e      	ldr	r6, [r1, #0]
 800db8e:	602b      	str	r3, [r5, #0]
 800db90:	2e00      	cmp	r6, #0
 800db92:	da03      	bge.n	800db9c <_printf_i+0xc8>
 800db94:	232d      	movs	r3, #45	; 0x2d
 800db96:	4276      	negs	r6, r6
 800db98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800db9c:	485e      	ldr	r0, [pc, #376]	; (800dd18 <_printf_i+0x244>)
 800db9e:	230a      	movs	r3, #10
 800dba0:	e019      	b.n	800dbd6 <_printf_i+0x102>
 800dba2:	680e      	ldr	r6, [r1, #0]
 800dba4:	602b      	str	r3, [r5, #0]
 800dba6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800dbaa:	bf18      	it	ne
 800dbac:	b236      	sxthne	r6, r6
 800dbae:	e7ef      	b.n	800db90 <_printf_i+0xbc>
 800dbb0:	682b      	ldr	r3, [r5, #0]
 800dbb2:	6820      	ldr	r0, [r4, #0]
 800dbb4:	1d19      	adds	r1, r3, #4
 800dbb6:	6029      	str	r1, [r5, #0]
 800dbb8:	0601      	lsls	r1, r0, #24
 800dbba:	d501      	bpl.n	800dbc0 <_printf_i+0xec>
 800dbbc:	681e      	ldr	r6, [r3, #0]
 800dbbe:	e002      	b.n	800dbc6 <_printf_i+0xf2>
 800dbc0:	0646      	lsls	r6, r0, #25
 800dbc2:	d5fb      	bpl.n	800dbbc <_printf_i+0xe8>
 800dbc4:	881e      	ldrh	r6, [r3, #0]
 800dbc6:	4854      	ldr	r0, [pc, #336]	; (800dd18 <_printf_i+0x244>)
 800dbc8:	2f6f      	cmp	r7, #111	; 0x6f
 800dbca:	bf0c      	ite	eq
 800dbcc:	2308      	moveq	r3, #8
 800dbce:	230a      	movne	r3, #10
 800dbd0:	2100      	movs	r1, #0
 800dbd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dbd6:	6865      	ldr	r5, [r4, #4]
 800dbd8:	60a5      	str	r5, [r4, #8]
 800dbda:	2d00      	cmp	r5, #0
 800dbdc:	bfa2      	ittt	ge
 800dbde:	6821      	ldrge	r1, [r4, #0]
 800dbe0:	f021 0104 	bicge.w	r1, r1, #4
 800dbe4:	6021      	strge	r1, [r4, #0]
 800dbe6:	b90e      	cbnz	r6, 800dbec <_printf_i+0x118>
 800dbe8:	2d00      	cmp	r5, #0
 800dbea:	d04d      	beq.n	800dc88 <_printf_i+0x1b4>
 800dbec:	4615      	mov	r5, r2
 800dbee:	fbb6 f1f3 	udiv	r1, r6, r3
 800dbf2:	fb03 6711 	mls	r7, r3, r1, r6
 800dbf6:	5dc7      	ldrb	r7, [r0, r7]
 800dbf8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800dbfc:	4637      	mov	r7, r6
 800dbfe:	42bb      	cmp	r3, r7
 800dc00:	460e      	mov	r6, r1
 800dc02:	d9f4      	bls.n	800dbee <_printf_i+0x11a>
 800dc04:	2b08      	cmp	r3, #8
 800dc06:	d10b      	bne.n	800dc20 <_printf_i+0x14c>
 800dc08:	6823      	ldr	r3, [r4, #0]
 800dc0a:	07de      	lsls	r6, r3, #31
 800dc0c:	d508      	bpl.n	800dc20 <_printf_i+0x14c>
 800dc0e:	6923      	ldr	r3, [r4, #16]
 800dc10:	6861      	ldr	r1, [r4, #4]
 800dc12:	4299      	cmp	r1, r3
 800dc14:	bfde      	ittt	le
 800dc16:	2330      	movle	r3, #48	; 0x30
 800dc18:	f805 3c01 	strble.w	r3, [r5, #-1]
 800dc1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800dc20:	1b52      	subs	r2, r2, r5
 800dc22:	6122      	str	r2, [r4, #16]
 800dc24:	f8cd a000 	str.w	sl, [sp]
 800dc28:	464b      	mov	r3, r9
 800dc2a:	aa03      	add	r2, sp, #12
 800dc2c:	4621      	mov	r1, r4
 800dc2e:	4640      	mov	r0, r8
 800dc30:	f7ff fee2 	bl	800d9f8 <_printf_common>
 800dc34:	3001      	adds	r0, #1
 800dc36:	d14c      	bne.n	800dcd2 <_printf_i+0x1fe>
 800dc38:	f04f 30ff 	mov.w	r0, #4294967295
 800dc3c:	b004      	add	sp, #16
 800dc3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc42:	4835      	ldr	r0, [pc, #212]	; (800dd18 <_printf_i+0x244>)
 800dc44:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800dc48:	6829      	ldr	r1, [r5, #0]
 800dc4a:	6823      	ldr	r3, [r4, #0]
 800dc4c:	f851 6b04 	ldr.w	r6, [r1], #4
 800dc50:	6029      	str	r1, [r5, #0]
 800dc52:	061d      	lsls	r5, r3, #24
 800dc54:	d514      	bpl.n	800dc80 <_printf_i+0x1ac>
 800dc56:	07df      	lsls	r7, r3, #31
 800dc58:	bf44      	itt	mi
 800dc5a:	f043 0320 	orrmi.w	r3, r3, #32
 800dc5e:	6023      	strmi	r3, [r4, #0]
 800dc60:	b91e      	cbnz	r6, 800dc6a <_printf_i+0x196>
 800dc62:	6823      	ldr	r3, [r4, #0]
 800dc64:	f023 0320 	bic.w	r3, r3, #32
 800dc68:	6023      	str	r3, [r4, #0]
 800dc6a:	2310      	movs	r3, #16
 800dc6c:	e7b0      	b.n	800dbd0 <_printf_i+0xfc>
 800dc6e:	6823      	ldr	r3, [r4, #0]
 800dc70:	f043 0320 	orr.w	r3, r3, #32
 800dc74:	6023      	str	r3, [r4, #0]
 800dc76:	2378      	movs	r3, #120	; 0x78
 800dc78:	4828      	ldr	r0, [pc, #160]	; (800dd1c <_printf_i+0x248>)
 800dc7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dc7e:	e7e3      	b.n	800dc48 <_printf_i+0x174>
 800dc80:	0659      	lsls	r1, r3, #25
 800dc82:	bf48      	it	mi
 800dc84:	b2b6      	uxthmi	r6, r6
 800dc86:	e7e6      	b.n	800dc56 <_printf_i+0x182>
 800dc88:	4615      	mov	r5, r2
 800dc8a:	e7bb      	b.n	800dc04 <_printf_i+0x130>
 800dc8c:	682b      	ldr	r3, [r5, #0]
 800dc8e:	6826      	ldr	r6, [r4, #0]
 800dc90:	6961      	ldr	r1, [r4, #20]
 800dc92:	1d18      	adds	r0, r3, #4
 800dc94:	6028      	str	r0, [r5, #0]
 800dc96:	0635      	lsls	r5, r6, #24
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	d501      	bpl.n	800dca0 <_printf_i+0x1cc>
 800dc9c:	6019      	str	r1, [r3, #0]
 800dc9e:	e002      	b.n	800dca6 <_printf_i+0x1d2>
 800dca0:	0670      	lsls	r0, r6, #25
 800dca2:	d5fb      	bpl.n	800dc9c <_printf_i+0x1c8>
 800dca4:	8019      	strh	r1, [r3, #0]
 800dca6:	2300      	movs	r3, #0
 800dca8:	6123      	str	r3, [r4, #16]
 800dcaa:	4615      	mov	r5, r2
 800dcac:	e7ba      	b.n	800dc24 <_printf_i+0x150>
 800dcae:	682b      	ldr	r3, [r5, #0]
 800dcb0:	1d1a      	adds	r2, r3, #4
 800dcb2:	602a      	str	r2, [r5, #0]
 800dcb4:	681d      	ldr	r5, [r3, #0]
 800dcb6:	6862      	ldr	r2, [r4, #4]
 800dcb8:	2100      	movs	r1, #0
 800dcba:	4628      	mov	r0, r5
 800dcbc:	f7f2 fa98 	bl	80001f0 <memchr>
 800dcc0:	b108      	cbz	r0, 800dcc6 <_printf_i+0x1f2>
 800dcc2:	1b40      	subs	r0, r0, r5
 800dcc4:	6060      	str	r0, [r4, #4]
 800dcc6:	6863      	ldr	r3, [r4, #4]
 800dcc8:	6123      	str	r3, [r4, #16]
 800dcca:	2300      	movs	r3, #0
 800dccc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dcd0:	e7a8      	b.n	800dc24 <_printf_i+0x150>
 800dcd2:	6923      	ldr	r3, [r4, #16]
 800dcd4:	462a      	mov	r2, r5
 800dcd6:	4649      	mov	r1, r9
 800dcd8:	4640      	mov	r0, r8
 800dcda:	47d0      	blx	sl
 800dcdc:	3001      	adds	r0, #1
 800dcde:	d0ab      	beq.n	800dc38 <_printf_i+0x164>
 800dce0:	6823      	ldr	r3, [r4, #0]
 800dce2:	079b      	lsls	r3, r3, #30
 800dce4:	d413      	bmi.n	800dd0e <_printf_i+0x23a>
 800dce6:	68e0      	ldr	r0, [r4, #12]
 800dce8:	9b03      	ldr	r3, [sp, #12]
 800dcea:	4298      	cmp	r0, r3
 800dcec:	bfb8      	it	lt
 800dcee:	4618      	movlt	r0, r3
 800dcf0:	e7a4      	b.n	800dc3c <_printf_i+0x168>
 800dcf2:	2301      	movs	r3, #1
 800dcf4:	4632      	mov	r2, r6
 800dcf6:	4649      	mov	r1, r9
 800dcf8:	4640      	mov	r0, r8
 800dcfa:	47d0      	blx	sl
 800dcfc:	3001      	adds	r0, #1
 800dcfe:	d09b      	beq.n	800dc38 <_printf_i+0x164>
 800dd00:	3501      	adds	r5, #1
 800dd02:	68e3      	ldr	r3, [r4, #12]
 800dd04:	9903      	ldr	r1, [sp, #12]
 800dd06:	1a5b      	subs	r3, r3, r1
 800dd08:	42ab      	cmp	r3, r5
 800dd0a:	dcf2      	bgt.n	800dcf2 <_printf_i+0x21e>
 800dd0c:	e7eb      	b.n	800dce6 <_printf_i+0x212>
 800dd0e:	2500      	movs	r5, #0
 800dd10:	f104 0619 	add.w	r6, r4, #25
 800dd14:	e7f5      	b.n	800dd02 <_printf_i+0x22e>
 800dd16:	bf00      	nop
 800dd18:	0800e559 	.word	0x0800e559
 800dd1c:	0800e56a 	.word	0x0800e56a

0800dd20 <memcpy>:
 800dd20:	440a      	add	r2, r1
 800dd22:	4291      	cmp	r1, r2
 800dd24:	f100 33ff 	add.w	r3, r0, #4294967295
 800dd28:	d100      	bne.n	800dd2c <memcpy+0xc>
 800dd2a:	4770      	bx	lr
 800dd2c:	b510      	push	{r4, lr}
 800dd2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd32:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dd36:	4291      	cmp	r1, r2
 800dd38:	d1f9      	bne.n	800dd2e <memcpy+0xe>
 800dd3a:	bd10      	pop	{r4, pc}

0800dd3c <memmove>:
 800dd3c:	4288      	cmp	r0, r1
 800dd3e:	b510      	push	{r4, lr}
 800dd40:	eb01 0402 	add.w	r4, r1, r2
 800dd44:	d902      	bls.n	800dd4c <memmove+0x10>
 800dd46:	4284      	cmp	r4, r0
 800dd48:	4623      	mov	r3, r4
 800dd4a:	d807      	bhi.n	800dd5c <memmove+0x20>
 800dd4c:	1e43      	subs	r3, r0, #1
 800dd4e:	42a1      	cmp	r1, r4
 800dd50:	d008      	beq.n	800dd64 <memmove+0x28>
 800dd52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd56:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd5a:	e7f8      	b.n	800dd4e <memmove+0x12>
 800dd5c:	4402      	add	r2, r0
 800dd5e:	4601      	mov	r1, r0
 800dd60:	428a      	cmp	r2, r1
 800dd62:	d100      	bne.n	800dd66 <memmove+0x2a>
 800dd64:	bd10      	pop	{r4, pc}
 800dd66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dd6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dd6e:	e7f7      	b.n	800dd60 <memmove+0x24>

0800dd70 <_free_r>:
 800dd70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dd72:	2900      	cmp	r1, #0
 800dd74:	d044      	beq.n	800de00 <_free_r+0x90>
 800dd76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd7a:	9001      	str	r0, [sp, #4]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	f1a1 0404 	sub.w	r4, r1, #4
 800dd82:	bfb8      	it	lt
 800dd84:	18e4      	addlt	r4, r4, r3
 800dd86:	f000 f913 	bl	800dfb0 <__malloc_lock>
 800dd8a:	4a1e      	ldr	r2, [pc, #120]	; (800de04 <_free_r+0x94>)
 800dd8c:	9801      	ldr	r0, [sp, #4]
 800dd8e:	6813      	ldr	r3, [r2, #0]
 800dd90:	b933      	cbnz	r3, 800dda0 <_free_r+0x30>
 800dd92:	6063      	str	r3, [r4, #4]
 800dd94:	6014      	str	r4, [r2, #0]
 800dd96:	b003      	add	sp, #12
 800dd98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dd9c:	f000 b90e 	b.w	800dfbc <__malloc_unlock>
 800dda0:	42a3      	cmp	r3, r4
 800dda2:	d908      	bls.n	800ddb6 <_free_r+0x46>
 800dda4:	6825      	ldr	r5, [r4, #0]
 800dda6:	1961      	adds	r1, r4, r5
 800dda8:	428b      	cmp	r3, r1
 800ddaa:	bf01      	itttt	eq
 800ddac:	6819      	ldreq	r1, [r3, #0]
 800ddae:	685b      	ldreq	r3, [r3, #4]
 800ddb0:	1949      	addeq	r1, r1, r5
 800ddb2:	6021      	streq	r1, [r4, #0]
 800ddb4:	e7ed      	b.n	800dd92 <_free_r+0x22>
 800ddb6:	461a      	mov	r2, r3
 800ddb8:	685b      	ldr	r3, [r3, #4]
 800ddba:	b10b      	cbz	r3, 800ddc0 <_free_r+0x50>
 800ddbc:	42a3      	cmp	r3, r4
 800ddbe:	d9fa      	bls.n	800ddb6 <_free_r+0x46>
 800ddc0:	6811      	ldr	r1, [r2, #0]
 800ddc2:	1855      	adds	r5, r2, r1
 800ddc4:	42a5      	cmp	r5, r4
 800ddc6:	d10b      	bne.n	800dde0 <_free_r+0x70>
 800ddc8:	6824      	ldr	r4, [r4, #0]
 800ddca:	4421      	add	r1, r4
 800ddcc:	1854      	adds	r4, r2, r1
 800ddce:	42a3      	cmp	r3, r4
 800ddd0:	6011      	str	r1, [r2, #0]
 800ddd2:	d1e0      	bne.n	800dd96 <_free_r+0x26>
 800ddd4:	681c      	ldr	r4, [r3, #0]
 800ddd6:	685b      	ldr	r3, [r3, #4]
 800ddd8:	6053      	str	r3, [r2, #4]
 800ddda:	4421      	add	r1, r4
 800dddc:	6011      	str	r1, [r2, #0]
 800ddde:	e7da      	b.n	800dd96 <_free_r+0x26>
 800dde0:	d902      	bls.n	800dde8 <_free_r+0x78>
 800dde2:	230c      	movs	r3, #12
 800dde4:	6003      	str	r3, [r0, #0]
 800dde6:	e7d6      	b.n	800dd96 <_free_r+0x26>
 800dde8:	6825      	ldr	r5, [r4, #0]
 800ddea:	1961      	adds	r1, r4, r5
 800ddec:	428b      	cmp	r3, r1
 800ddee:	bf04      	itt	eq
 800ddf0:	6819      	ldreq	r1, [r3, #0]
 800ddf2:	685b      	ldreq	r3, [r3, #4]
 800ddf4:	6063      	str	r3, [r4, #4]
 800ddf6:	bf04      	itt	eq
 800ddf8:	1949      	addeq	r1, r1, r5
 800ddfa:	6021      	streq	r1, [r4, #0]
 800ddfc:	6054      	str	r4, [r2, #4]
 800ddfe:	e7ca      	b.n	800dd96 <_free_r+0x26>
 800de00:	b003      	add	sp, #12
 800de02:	bd30      	pop	{r4, r5, pc}
 800de04:	200170b8 	.word	0x200170b8

0800de08 <sbrk_aligned>:
 800de08:	b570      	push	{r4, r5, r6, lr}
 800de0a:	4e0e      	ldr	r6, [pc, #56]	; (800de44 <sbrk_aligned+0x3c>)
 800de0c:	460c      	mov	r4, r1
 800de0e:	6831      	ldr	r1, [r6, #0]
 800de10:	4605      	mov	r5, r0
 800de12:	b911      	cbnz	r1, 800de1a <sbrk_aligned+0x12>
 800de14:	f000 f8bc 	bl	800df90 <_sbrk_r>
 800de18:	6030      	str	r0, [r6, #0]
 800de1a:	4621      	mov	r1, r4
 800de1c:	4628      	mov	r0, r5
 800de1e:	f000 f8b7 	bl	800df90 <_sbrk_r>
 800de22:	1c43      	adds	r3, r0, #1
 800de24:	d00a      	beq.n	800de3c <sbrk_aligned+0x34>
 800de26:	1cc4      	adds	r4, r0, #3
 800de28:	f024 0403 	bic.w	r4, r4, #3
 800de2c:	42a0      	cmp	r0, r4
 800de2e:	d007      	beq.n	800de40 <sbrk_aligned+0x38>
 800de30:	1a21      	subs	r1, r4, r0
 800de32:	4628      	mov	r0, r5
 800de34:	f000 f8ac 	bl	800df90 <_sbrk_r>
 800de38:	3001      	adds	r0, #1
 800de3a:	d101      	bne.n	800de40 <sbrk_aligned+0x38>
 800de3c:	f04f 34ff 	mov.w	r4, #4294967295
 800de40:	4620      	mov	r0, r4
 800de42:	bd70      	pop	{r4, r5, r6, pc}
 800de44:	200170bc 	.word	0x200170bc

0800de48 <_malloc_r>:
 800de48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de4c:	1ccd      	adds	r5, r1, #3
 800de4e:	f025 0503 	bic.w	r5, r5, #3
 800de52:	3508      	adds	r5, #8
 800de54:	2d0c      	cmp	r5, #12
 800de56:	bf38      	it	cc
 800de58:	250c      	movcc	r5, #12
 800de5a:	2d00      	cmp	r5, #0
 800de5c:	4607      	mov	r7, r0
 800de5e:	db01      	blt.n	800de64 <_malloc_r+0x1c>
 800de60:	42a9      	cmp	r1, r5
 800de62:	d905      	bls.n	800de70 <_malloc_r+0x28>
 800de64:	230c      	movs	r3, #12
 800de66:	603b      	str	r3, [r7, #0]
 800de68:	2600      	movs	r6, #0
 800de6a:	4630      	mov	r0, r6
 800de6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de70:	4e2e      	ldr	r6, [pc, #184]	; (800df2c <_malloc_r+0xe4>)
 800de72:	f000 f89d 	bl	800dfb0 <__malloc_lock>
 800de76:	6833      	ldr	r3, [r6, #0]
 800de78:	461c      	mov	r4, r3
 800de7a:	bb34      	cbnz	r4, 800deca <_malloc_r+0x82>
 800de7c:	4629      	mov	r1, r5
 800de7e:	4638      	mov	r0, r7
 800de80:	f7ff ffc2 	bl	800de08 <sbrk_aligned>
 800de84:	1c43      	adds	r3, r0, #1
 800de86:	4604      	mov	r4, r0
 800de88:	d14d      	bne.n	800df26 <_malloc_r+0xde>
 800de8a:	6834      	ldr	r4, [r6, #0]
 800de8c:	4626      	mov	r6, r4
 800de8e:	2e00      	cmp	r6, #0
 800de90:	d140      	bne.n	800df14 <_malloc_r+0xcc>
 800de92:	6823      	ldr	r3, [r4, #0]
 800de94:	4631      	mov	r1, r6
 800de96:	4638      	mov	r0, r7
 800de98:	eb04 0803 	add.w	r8, r4, r3
 800de9c:	f000 f878 	bl	800df90 <_sbrk_r>
 800dea0:	4580      	cmp	r8, r0
 800dea2:	d13a      	bne.n	800df1a <_malloc_r+0xd2>
 800dea4:	6821      	ldr	r1, [r4, #0]
 800dea6:	3503      	adds	r5, #3
 800dea8:	1a6d      	subs	r5, r5, r1
 800deaa:	f025 0503 	bic.w	r5, r5, #3
 800deae:	3508      	adds	r5, #8
 800deb0:	2d0c      	cmp	r5, #12
 800deb2:	bf38      	it	cc
 800deb4:	250c      	movcc	r5, #12
 800deb6:	4629      	mov	r1, r5
 800deb8:	4638      	mov	r0, r7
 800deba:	f7ff ffa5 	bl	800de08 <sbrk_aligned>
 800debe:	3001      	adds	r0, #1
 800dec0:	d02b      	beq.n	800df1a <_malloc_r+0xd2>
 800dec2:	6823      	ldr	r3, [r4, #0]
 800dec4:	442b      	add	r3, r5
 800dec6:	6023      	str	r3, [r4, #0]
 800dec8:	e00e      	b.n	800dee8 <_malloc_r+0xa0>
 800deca:	6822      	ldr	r2, [r4, #0]
 800decc:	1b52      	subs	r2, r2, r5
 800dece:	d41e      	bmi.n	800df0e <_malloc_r+0xc6>
 800ded0:	2a0b      	cmp	r2, #11
 800ded2:	d916      	bls.n	800df02 <_malloc_r+0xba>
 800ded4:	1961      	adds	r1, r4, r5
 800ded6:	42a3      	cmp	r3, r4
 800ded8:	6025      	str	r5, [r4, #0]
 800deda:	bf18      	it	ne
 800dedc:	6059      	strne	r1, [r3, #4]
 800dede:	6863      	ldr	r3, [r4, #4]
 800dee0:	bf08      	it	eq
 800dee2:	6031      	streq	r1, [r6, #0]
 800dee4:	5162      	str	r2, [r4, r5]
 800dee6:	604b      	str	r3, [r1, #4]
 800dee8:	4638      	mov	r0, r7
 800deea:	f104 060b 	add.w	r6, r4, #11
 800deee:	f000 f865 	bl	800dfbc <__malloc_unlock>
 800def2:	f026 0607 	bic.w	r6, r6, #7
 800def6:	1d23      	adds	r3, r4, #4
 800def8:	1af2      	subs	r2, r6, r3
 800defa:	d0b6      	beq.n	800de6a <_malloc_r+0x22>
 800defc:	1b9b      	subs	r3, r3, r6
 800defe:	50a3      	str	r3, [r4, r2]
 800df00:	e7b3      	b.n	800de6a <_malloc_r+0x22>
 800df02:	6862      	ldr	r2, [r4, #4]
 800df04:	42a3      	cmp	r3, r4
 800df06:	bf0c      	ite	eq
 800df08:	6032      	streq	r2, [r6, #0]
 800df0a:	605a      	strne	r2, [r3, #4]
 800df0c:	e7ec      	b.n	800dee8 <_malloc_r+0xa0>
 800df0e:	4623      	mov	r3, r4
 800df10:	6864      	ldr	r4, [r4, #4]
 800df12:	e7b2      	b.n	800de7a <_malloc_r+0x32>
 800df14:	4634      	mov	r4, r6
 800df16:	6876      	ldr	r6, [r6, #4]
 800df18:	e7b9      	b.n	800de8e <_malloc_r+0x46>
 800df1a:	230c      	movs	r3, #12
 800df1c:	603b      	str	r3, [r7, #0]
 800df1e:	4638      	mov	r0, r7
 800df20:	f000 f84c 	bl	800dfbc <__malloc_unlock>
 800df24:	e7a1      	b.n	800de6a <_malloc_r+0x22>
 800df26:	6025      	str	r5, [r4, #0]
 800df28:	e7de      	b.n	800dee8 <_malloc_r+0xa0>
 800df2a:	bf00      	nop
 800df2c:	200170b8 	.word	0x200170b8

0800df30 <_realloc_r>:
 800df30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df34:	4680      	mov	r8, r0
 800df36:	4614      	mov	r4, r2
 800df38:	460e      	mov	r6, r1
 800df3a:	b921      	cbnz	r1, 800df46 <_realloc_r+0x16>
 800df3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df40:	4611      	mov	r1, r2
 800df42:	f7ff bf81 	b.w	800de48 <_malloc_r>
 800df46:	b92a      	cbnz	r2, 800df54 <_realloc_r+0x24>
 800df48:	f7ff ff12 	bl	800dd70 <_free_r>
 800df4c:	4625      	mov	r5, r4
 800df4e:	4628      	mov	r0, r5
 800df50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df54:	f000 f838 	bl	800dfc8 <_malloc_usable_size_r>
 800df58:	4284      	cmp	r4, r0
 800df5a:	4607      	mov	r7, r0
 800df5c:	d802      	bhi.n	800df64 <_realloc_r+0x34>
 800df5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800df62:	d812      	bhi.n	800df8a <_realloc_r+0x5a>
 800df64:	4621      	mov	r1, r4
 800df66:	4640      	mov	r0, r8
 800df68:	f7ff ff6e 	bl	800de48 <_malloc_r>
 800df6c:	4605      	mov	r5, r0
 800df6e:	2800      	cmp	r0, #0
 800df70:	d0ed      	beq.n	800df4e <_realloc_r+0x1e>
 800df72:	42bc      	cmp	r4, r7
 800df74:	4622      	mov	r2, r4
 800df76:	4631      	mov	r1, r6
 800df78:	bf28      	it	cs
 800df7a:	463a      	movcs	r2, r7
 800df7c:	f7ff fed0 	bl	800dd20 <memcpy>
 800df80:	4631      	mov	r1, r6
 800df82:	4640      	mov	r0, r8
 800df84:	f7ff fef4 	bl	800dd70 <_free_r>
 800df88:	e7e1      	b.n	800df4e <_realloc_r+0x1e>
 800df8a:	4635      	mov	r5, r6
 800df8c:	e7df      	b.n	800df4e <_realloc_r+0x1e>
	...

0800df90 <_sbrk_r>:
 800df90:	b538      	push	{r3, r4, r5, lr}
 800df92:	4d06      	ldr	r5, [pc, #24]	; (800dfac <_sbrk_r+0x1c>)
 800df94:	2300      	movs	r3, #0
 800df96:	4604      	mov	r4, r0
 800df98:	4608      	mov	r0, r1
 800df9a:	602b      	str	r3, [r5, #0]
 800df9c:	f7f3 fdd6 	bl	8001b4c <_sbrk>
 800dfa0:	1c43      	adds	r3, r0, #1
 800dfa2:	d102      	bne.n	800dfaa <_sbrk_r+0x1a>
 800dfa4:	682b      	ldr	r3, [r5, #0]
 800dfa6:	b103      	cbz	r3, 800dfaa <_sbrk_r+0x1a>
 800dfa8:	6023      	str	r3, [r4, #0]
 800dfaa:	bd38      	pop	{r3, r4, r5, pc}
 800dfac:	200170c0 	.word	0x200170c0

0800dfb0 <__malloc_lock>:
 800dfb0:	4801      	ldr	r0, [pc, #4]	; (800dfb8 <__malloc_lock+0x8>)
 800dfb2:	f000 b811 	b.w	800dfd8 <__retarget_lock_acquire_recursive>
 800dfb6:	bf00      	nop
 800dfb8:	200170c4 	.word	0x200170c4

0800dfbc <__malloc_unlock>:
 800dfbc:	4801      	ldr	r0, [pc, #4]	; (800dfc4 <__malloc_unlock+0x8>)
 800dfbe:	f000 b80c 	b.w	800dfda <__retarget_lock_release_recursive>
 800dfc2:	bf00      	nop
 800dfc4:	200170c4 	.word	0x200170c4

0800dfc8 <_malloc_usable_size_r>:
 800dfc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dfcc:	1f18      	subs	r0, r3, #4
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	bfbc      	itt	lt
 800dfd2:	580b      	ldrlt	r3, [r1, r0]
 800dfd4:	18c0      	addlt	r0, r0, r3
 800dfd6:	4770      	bx	lr

0800dfd8 <__retarget_lock_acquire_recursive>:
 800dfd8:	4770      	bx	lr

0800dfda <__retarget_lock_release_recursive>:
 800dfda:	4770      	bx	lr

0800dfdc <_init>:
 800dfdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfde:	bf00      	nop
 800dfe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfe2:	bc08      	pop	{r3}
 800dfe4:	469e      	mov	lr, r3
 800dfe6:	4770      	bx	lr

0800dfe8 <_fini>:
 800dfe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfea:	bf00      	nop
 800dfec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfee:	bc08      	pop	{r3}
 800dff0:	469e      	mov	lr, r3
 800dff2:	4770      	bx	lr
