#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 10 10:10:24 2025
# Process ID: 765259
# Current directory: /home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_hls_object_green_cla_0_0_synth_1
# Command line: vivado -log design_1_hls_object_green_cla_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hls_object_green_cla_0_0.tcl
# Log file: /home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_hls_object_green_cla_0_0_synth_1/design_1_hls_object_green_cla_0_0.vds
# Journal file: /home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_hls_object_green_cla_0_0_synth_1/vivado.jou
# Running On: dell3561-49, OS: Linux, CPU Frequency: 1151.396 MHz, CPU Physical cores: 6, Host memory: 16483 MB
#-----------------------------------------------------------
source design_1_hls_object_green_cla_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1286.742 ; gain = 9.023 ; free physical = 5358 ; free virtual = 8569
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/AXIS_CONC8to24'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/Object_detect'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/ContourDetection'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/BackGrRe_NoCtrl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/AXIS_SLICE24to8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/VGA_STREAM_320x240'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_hls_object_green_cla_0_0
Command: synth_design -top design_1_hls_object_green_cla_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 765431
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.762 ; gain = 378.801 ; free physical = 1920 ; free virtual = 5131
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_hls_object_green_cla_0_0' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ip/design_1_hls_object_green_cla_0_0/synth/design_1_hls_object_green_cla_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_parent_RAM_2P_BRAM_1R1W' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_parent_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './hls_object_green_classification_parent_RAM_2P_BRAM_1R1W.dat' is read successfully [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_parent_RAM_2P_BRAM_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_parent_RAM_2P_BRAM_1R1W' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_parent_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W.dat' is read successfully [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W.dat' is read successfully [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W.dat' is read successfully [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W.dat' is read successfully [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb.dat' is read successfully [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb.v:31]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe.v:7]
INFO: [Synth 8-3876] $readmem data file './hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe.dat' is read successfully [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe.v:40]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W.dat' is read successfully [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W.dat' is read successfully [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W.dat' is read successfully [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_flow_control_loop_pipe_sequential_init' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_flow_control_loop_pipe_sequential_init' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_349_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_349_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_349_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_349_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_351_2' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_351_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_351_2' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_351_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_349_11' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_349_11.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_349_11' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_349_11.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_351_22' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_351_22.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_351_22' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_351_22.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_urem_9ns_3ns_2_13_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_urem_9ns_3ns_2_13_1_divider' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_urem_9ns_3ns_2_13_1_divider' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_urem_9ns_3ns_2_13_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mul_9ns_11ns_19_1_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mul_9ns_11ns_19_1_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mux_3_2_1_1_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mux_3_2_1_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mux_3_2_1_1_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mux_3_2_1_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_349_13' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_349_13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_349_13' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_349_13.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_351_24' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_351_24.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_351_24' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_351_24.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_592_5' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_592_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_592_5' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_592_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_urem_8ns_3ns_2_12_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_urem_8ns_3ns_2_12_1_divider' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_urem_8ns_3ns_2_12_1_divider' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_urem_8ns_3ns_2_12_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mul_8ns_10ns_17_1_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mul_8ns_10ns_17_1_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_626_6' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_626_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_626_6' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_626_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_CTRL_s_axi' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_CTRL_s_axi_ram' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_CTRL_s_axi.v:698]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_CTRL_s_axi_ram' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_CTRL_s_axi.v:698]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_CTRL_s_axi_ram__parameterized0' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_CTRL_s_axi.v:698]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_CTRL_s_axi_ram__parameterized0' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_CTRL_s_axi.v:698]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_CTRL_s_axi.v:346]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_CTRL_s_axi' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mul_32ns_34ns_65_2_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_32ns_34ns_65_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mul_32ns_34ns_65_2_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_32ns_34ns_65_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mul_41ns_43ns_56_3_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_41ns_43ns_56_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mul_41ns_43ns_56_3_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_41ns_43ns_56_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_urem_32ns_3ns_2_36_seq_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_32ns_3ns_2_36_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_urem_32ns_3ns_2_36_seq_1_divseq' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_32ns_3ns_2_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_urem_32ns_3ns_2_36_seq_1_divseq' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_32ns_3ns_2_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_urem_32ns_3ns_2_36_seq_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_32ns_3ns_2_36_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mux_2_1_8_1_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mux_2_1_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mux_2_1_8_1_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mux_2_1_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mul_11s_11s_21_1_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_11s_11s_21_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mul_11s_11s_21_1_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_11s_11s_21_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_urem_8ns_3ns_2_12_seq_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_urem_8ns_3ns_2_12_seq_1_divseq' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_urem_8ns_3ns_2_12_seq_1_divseq' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_urem_8ns_3ns_2_12_seq_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mul_7ns_8ns_14_1_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_7ns_8ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mul_7ns_8ns_14_1_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_7ns_8ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_regslice_both' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_regslice_both' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_regslice_both__parameterized0' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_regslice_both__parameterized0' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_object_green_classification_regslice_both__parameterized1' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification_regslice_both__parameterized1' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_object_green_classification' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hls_object_green_cla_0_0' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ip/design_1_hls_object_green_cla_0_0/synth/design_1_hls_object_green_cla_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_CTRL_s_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_32ns_3ns_2_36_seq_1.v:149]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_seq_1.v:149]
WARNING: [Synth 8-7129] Port rst in module hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_mul_41ns_43ns_56_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_mul_32ns_34ns_65_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_urem_8ns_3ns_2_12_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_urem_9ns_3ns_2_13_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_parent_RAM_2P_BRAM_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2290.809 ; gain = 568.848 ; free physical = 1343 ; free virtual = 4557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2299.715 ; gain = 577.754 ; free physical = 1344 ; free virtual = 4558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2299.715 ; gain = 577.754 ; free physical = 1344 ; free virtual = 4558
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2299.715 ; gain = 0.000 ; free physical = 1274 ; free virtual = 4488
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ip/design_1_hls_object_green_cla_0_0/constraints/hls_object_green_classification_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ip/design_1_hls_object_green_cla_0_0/constraints/hls_object_green_classification_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_hls_object_green_cla_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_hls_object_green_cla_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2431.465 ; gain = 0.000 ; free physical = 897 ; free virtual = 4112
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2431.465 ; gain = 0.000 ; free physical = 889 ; free virtual = 4104
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2431.465 ; gain = 709.504 ; free physical = 318 ; free virtual = 3514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2431.465 ; gain = 709.504 ; free physical = 318 ; free virtual = 3514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_hls_object_green_cla_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2431.465 ; gain = 709.504 ; free physical = 314 ; free virtual = 3510
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '9' to '2' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].dividend_tmp_reg[9]' and it is trimmed from '9' to '2' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_9ns_3ns_2_13_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln555_reg_135_pp0_iter1_reg_reg' and it is trimmed from '10' to '9' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1.v:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln584_reg_632_reg' and it is trimmed from '16' to '5' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4.v:416]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln580_reg_556_pp0_iter2_reg_reg' and it is trimmed from '16' to '9' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4.v:372]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln580_reg_556_pp0_iter1_reg_reg' and it is trimmed from '16' to '9' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4.v:371]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln563_reg_289_pp0_iter5_reg_reg' and it is trimmed from '16' to '9' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in.v:305]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln563_reg_289_pp0_iter4_reg_reg' and it is trimmed from '16' to '9' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in.v:304]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln563_reg_289_pp0_iter3_reg_reg' and it is trimmed from '16' to '9' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in.v:303]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln563_reg_289_pp0_iter2_reg_reg' and it is trimmed from '16' to '9' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in.v:302]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln563_reg_289_pp0_iter1_reg_reg' and it is trimmed from '16' to '9' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in.v:283]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln592_reg_191_reg' and it is trimmed from '6' to '5' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_592_5.v:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '8' to '2' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].dividend_tmp_reg[8]' and it is trimmed from '8' to '2' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln626_reg_189_reg' and it is trimmed from '6' to '5' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_626_6.v:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_32ns_3ns_2_36_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '8' to '7' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_urem_8ns_3ns_2_12_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln561_reg_2717_reg' and it is trimmed from '16' to '9' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification.v:3164]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal "hls_object_green_classification_CTRL_s_axi_ram:/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "hls_object_green_classification_CTRL_s_axi_ram__parameterized0:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2431.465 ; gain = 709.504 ; free physical = 321 ; free virtual = 3337
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U24' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U44'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U25' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U45'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U26' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U46'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U28' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U36'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U28' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U48'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U29' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U37'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U29' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U49'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U30' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U38'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U30' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U50'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U32' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U40'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U32' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U52'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U33' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U41'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U33' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U53'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U34' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U42'
INFO: [Synth 8-223] decloning instance 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U34' (hls_object_green_classification_mux_3_2_1_1_1) to 'inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mux_3_2_1_1_1_U54'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 8     
	   3 Input   14 Bit       Adders := 1     
	   5 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 6     
	   3 Input   10 Bit       Adders := 18    
	   2 Input    9 Bit       Adders := 8     
	   3 Input    9 Bit       Adders := 11    
	   2 Input    8 Bit       Adders := 10    
	   2 Input    6 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 3     
	               43 Bit    Registers := 1     
	               41 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 30    
	               14 Bit    Registers := 8     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 88    
	                8 Bit    Registers := 90    
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 45    
	                2 Bit    Registers := 42    
	                1 Bit    Registers := 324   
+---Multipliers : 
	              33x35  Multipliers := 1     
	              42x44  Multipliers := 1     
+---RAMs : 
	            1200K Bit	(76800 X 16 bit)          RAMs := 1     
	             600K Bit	(76800 X 8 bit)          RAMs := 3     
	               8K Bit	(512 X 16 bit)          RAMs := 1     
	               8K Bit	(8560 X 1 bit)          RAMs := 9     
	               4K Bit	(512 X 9 bit)          RAMs := 2     
	               4K Bit	(512 X 8 bit)          RAMs := 2     
	               2K Bit	(320 X 8 bit)          RAMs := 2     
	              512 Bit	(512 X 1 bit)          RAMs := 2     
	              512 Bit	(32 X 16 bit)          RAMs := 2     
	              512 Bit	(16 X 32 bit)          RAMs := 2     
	              256 Bit	(8 X 32 bit)          RAMs := 1     
	               32 Bit	(32 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   91 Bit        Muxes := 2     
	  92 Input   91 Bit        Muxes := 1     
	   2 Input   89 Bit        Muxes := 1     
	   2 Input   87 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 2     
	   2 Input   81 Bit        Muxes := 2     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 2     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   69 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 3     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 45    
	   2 Input   31 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 25    
	   2 Input   14 Bit        Muxes := 21    
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 49    
	   2 Input    8 Bit        Muxes := 35    
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 20    
	   2 Input    2 Bit        Muxes := 24    
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 278   
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP tmp_34_reg_1494_reg, operation Mode is: ((A:0x2ab)*B2)'.
DSP Report: register tmp_34_reg_1494_reg is absorbed into DSP tmp_34_reg_1494_reg.
DSP Report: register tmp_34_reg_1494_reg is absorbed into DSP tmp_34_reg_1494_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U21/tmp_product is absorbed into DSP tmp_34_reg_1494_reg.
DSP Report: Generating DSP tmp_32_reg_1499_reg, operation Mode is: ((A:0x2ab)*B'')'.
DSP Report: register tmp_32_reg_1499_reg is absorbed into DSP tmp_32_reg_1499_reg.
DSP Report: register tmp_32_reg_1499_reg is absorbed into DSP tmp_32_reg_1499_reg.
DSP Report: register tmp_32_reg_1499_reg is absorbed into DSP tmp_32_reg_1499_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U22/tmp_product is absorbed into DSP tmp_32_reg_1499_reg.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U23/tmp_product, operation Mode is: (A:0x2ab)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U23/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U23/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U23/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U23/tmp_product.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '14' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '14' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '14' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1.v:33]
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U126/tmp_product, operation Mode is: (A:0x2ab)*B''.
DSP Report: register mul_9ns_11ns_19_1_1_U126/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U126/tmp_product.
DSP Report: register mul_9ns_11ns_19_1_1_U126/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U126/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U126/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U125/tmp_product, operation Mode is: (A:0x156)*B''.
DSP Report: register mul_8ns_10ns_17_1_1_U125/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U125/tmp_product.
DSP Report: register mul_8ns_10ns_17_1_1_U125/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U125/tmp_product.
DSP Report: operator mul_8ns_10ns_17_1_1_U125/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U125/tmp_product.
DSP Report: Generating DSP mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x6b)')')'.
DSP Report: register mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_7ns_7ns_8ns_14_4_1_U131/hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '21' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '21' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '21' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '41' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '41' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '41' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '41' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '14' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '14' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '25' to '14' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32ns_34ns_65_2_1_U163/buff0_reg' and it is trimmed from '65' to '48' bits. [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/aaca/hdl/verilog/hls_object_green_classification_mul_32ns_34ns_65_2_1.v:46]
DSP Report: Generating DSP mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x3b)')')'.
DSP Report: register mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8ns_6ns_40ns_41_4_1_U178/hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0xb)')')'.
DSP Report: register mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8ns_4ns_41ns_41_4_1_U179/hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_41ns_43ns_56_3_1_U164/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: register add_ln457_1_reg_2338_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: register mul_41ns_43ns_56_3_1_U164/din0_reg_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: operator mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: operator mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: Generating DSP mul_41ns_43ns_56_3_1_U164/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register mul_41ns_43ns_56_3_1_U164/buff0_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: register add_ln457_1_reg_2338_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: register mul_41ns_43ns_56_3_1_U164/din0_reg_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: register mul_41ns_43ns_56_3_1_U164/buff0_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: operator mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: operator mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: Generating DSP mul_41ns_43ns_56_3_1_U164/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: register add_ln457_1_reg_2338_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: register mul_41ns_43ns_56_3_1_U164/din0_reg_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: operator mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: operator mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: Generating DSP mul_41ns_43ns_56_3_1_U164/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register mul_41ns_43ns_56_3_1_U164/buff0_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: register mul_41ns_43ns_56_3_1_U164/buff0_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: register mul_41ns_43ns_56_3_1_U164/buff0_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: register mul_41ns_43ns_56_3_1_U164/buff0_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: operator mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: operator mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: Generating DSP mul_41ns_43ns_56_3_1_U164/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: register mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: register mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: operator mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: operator mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/tmp_product.
DSP Report: Generating DSP mul_41ns_43ns_56_3_1_U164/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register mul_41ns_43ns_56_3_1_U164/buff0_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: register mul_41ns_43ns_56_3_1_U164/buff0_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: register mul_41ns_43ns_56_3_1_U164/buff0_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: register mul_41ns_43ns_56_3_1_U164/buff0_reg is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: operator mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: operator mul_41ns_43ns_56_3_1_U164/tmp_product is absorbed into DSP mul_41ns_43ns_56_3_1_U164/buff0_reg.
DSP Report: Generating DSP mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/m_reg_reg.
DSP Report: register mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/m_reg_reg.
DSP Report: register mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/m_reg_reg.
DSP Report: operator mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register gx_reg_2465_reg is absorbed into DSP mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register gx_reg_2465_reg is absorbed into DSP mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_ln479_reg_2476_reg is absorbed into DSP mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mul_11s_11s_21_1_1_U169/tmp_product is absorbed into DSP mac_muladd_11s_11s_21s_21_4_1_U181/hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U173/tmp_product, operation Mode is: (A:0x156)*B.
DSP Report: operator mul_8ns_10ns_17_1_1_U173/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_ln509_reg_2645_reg, operation Mode is: (A2*(B:0x6b))'.
DSP Report: register mul_ln509_reg_2645_reg is absorbed into DSP mul_ln509_reg_2645_reg.
DSP Report: register mul_ln509_reg_2645_reg is absorbed into DSP mul_ln509_reg_2645_reg.
DSP Report: operator mul_7ns_8ns_14_1_1_U175/tmp_product is absorbed into DSP mul_ln509_reg_2645_reg.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U171/tmp_product, operation Mode is: (A:0x156)*B.
DSP Report: operator mul_8ns_10ns_17_1_1_U171/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U171/tmp_product.
DSP Report: Generating DSP empty_50_reg_2614_reg, operation Mode is: (A2*(B:0x6b))'.
DSP Report: register empty_50_reg_2614_reg is absorbed into DSP empty_50_reg_2614_reg.
DSP Report: register empty_50_reg_2614_reg is absorbed into DSP empty_50_reg_2614_reg.
DSP Report: operator mul_7ns_8ns_14_1_1_U172/tmp_product is absorbed into DSP empty_50_reg_2614_reg.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U174/tmp_product, operation Mode is: (A:0x156)*B.
DSP Report: operator mul_8ns_10ns_17_1_1_U174/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_ln509_1_reg_2650_reg, operation Mode is: (A2*(B:0x6b))'.
DSP Report: register mul_ln509_1_reg_2650_reg is absorbed into DSP mul_ln509_1_reg_2650_reg.
DSP Report: register mul_ln509_1_reg_2650_reg is absorbed into DSP mul_ln509_1_reg_2650_reg.
DSP Report: operator mul_7ns_8ns_14_1_1_U176/tmp_product is absorbed into DSP mul_ln509_1_reg_2650_reg.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U163/tmp_product, operation Mode is: (A:0x15556)*B.
DSP Report: operator mul_32ns_34ns_65_2_1_U163/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U163/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U163/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U163/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U163/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_34ns_65_2_1_U163/buff0_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U163/buff0_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U163/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U163/buff0_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U163/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U163/buff0_reg.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U163/tmp_product, operation Mode is: A*(B:0x15556).
DSP Report: operator mul_32ns_34ns_65_2_1_U163/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U163/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U163/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U163/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U163/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_34ns_65_2_1_U163/buff0_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U163/buff0_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U163/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U163/buff0_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U163/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U163/buff0_reg.
DSP Report: Generating DSP mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A''*(B:0x6b)')')'.
DSP Report: register mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register udiv_ln_cast_reg_2333_reg is absorbed into DSP mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register udiv_ln453_1_cast_reg_2363_reg is absorbed into DSP mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_14s_7ns_14ns_14_4_1_U180/hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3_U/p_reg_reg.
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_urem_9ns_3ns_2_13_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W is either unconnected or has no load
INFO: [Synth 8-7082] The signal center_is_green_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal is_external_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal "inst/CTRL_s_axi_U/int_obj_is_green/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/CTRL_s_axi_U/int_obj_x/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/CTRL_s_axi_U/int_obj_y/mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (imgR_U/ram_reg_mux_sel_a_pos_1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgR_U/ram_reg_mux_sel_a_pos_1__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgR_U/ram_reg_mux_sel_a_pos_1__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgR_U/ram_reg_mux_sel_a_pos_1__2) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgR_U/ram_reg_mux_sel_a_pos_1__3) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgR_U/ram_reg_mux_sel_a_pos_1__4) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgR_U/ram_reg_mux_sel_a_pos_1__5) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgR_U/ram_reg_mux_sel_a_pos_1__6) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgG_U/ram_reg_mux_sel_a_pos_1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgG_U/ram_reg_mux_sel_a_pos_1__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgG_U/ram_reg_mux_sel_a_pos_1__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgG_U/ram_reg_mux_sel_a_pos_1__2) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgG_U/ram_reg_mux_sel_a_pos_1__3) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgG_U/ram_reg_mux_sel_a_pos_1__4) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgG_U/ram_reg_mux_sel_a_pos_1__5) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgG_U/ram_reg_mux_sel_a_pos_1__6) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgB_U/ram_reg_mux_sel_a_pos_1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgB_U/ram_reg_mux_sel_a_pos_1__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgB_U/ram_reg_mux_sel_a_pos_1__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgB_U/ram_reg_mux_sel_a_pos_1__2) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgB_U/ram_reg_mux_sel_a_pos_1__3) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgB_U/ram_reg_mux_sel_a_pos_1__4) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgB_U/ram_reg_mux_sel_a_pos_1__5) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (imgB_U/ram_reg_mux_sel_a_pos_1__6) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[47]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[46]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[45]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[44]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[43]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[42]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[41]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[40]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[39]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[38]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[37]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[36]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[35]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[34]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[33]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[32]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[31]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[30]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[29]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[28]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[27]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[26]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[25]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[24]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[23]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[22]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[21]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[20]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[19]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[18]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[17]) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[47]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[46]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[45]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[44]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[43]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[42]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[41]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[40]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[39]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[38]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[37]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[36]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[35]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[34]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[33]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[32]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[31]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[30]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[29]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[28]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[27]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[26]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[25]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[24]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[23]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[22]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[21]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[20]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[19]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[18]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[17]__0) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[47]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[46]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[45]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[44]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[43]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[42]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[41]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[40]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[39]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[38]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[37]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[36]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[35]__1) is unused and will be removed from module hls_object_green_classification.
WARNING: [Synth 8-3332] Sequential element (mul_41ns_43ns_56_3_1_U164/buff0_reg[34]__1) is unused and will be removed from module hls_object_green_classification.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2431.465 ; gain = 709.504 ; free physical = 3612 ; free virtual = 6610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | parent_U/ram_reg                                                                              | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst              | min_x_U/ram_reg                                                                               | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | max_x_U/ram_reg                                                                               | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | min_y_U/ram_reg                                                                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | max_y_U/ram_reg                                                                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | center_is_green_U/ram_reg                                                                     | 512 x 1(READ_FIRST)    | W |   | 512 x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | imgR_U/ram_reg                                                                                | 75 K x 8(READ_FIRST)   | W |   | 75 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 24     | 
|inst              | imgG_U/ram_reg                                                                                | 75 K x 8(READ_FIRST)   | W |   | 75 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 24     | 
|inst              | imgB_U/ram_reg                                                                                | 75 K x 8(READ_FIRST)   | W |   | 75 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 24     | 
|inst              | hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_U/ram_reg         | 320 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst              | hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_U/ram_reg  | 320 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_U/ram_reg   | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/label_map_U  | ram_reg                                                                                       | 75 K x 16(READ_FIRST)  | W | R | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
|inst              | is_external_U/ram_reg                                                                         | 512 x 1(READ_FIRST)    | W |   | 512 x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/CTRL_s_axi_U | int_obj_is_green/mem_reg                                                                      | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/CTRL_s_axi_U | int_obj_x/mem_reg                                                                             | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|inst/CTRL_s_axi_U | int_obj_y/mem_reg                                                                             | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                 | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------------+-----------+----------------------+----------------+
|inst        | obj_x_buf_U/ram_reg        | Implied   | 32 x 16              | RAM32X1S x 16  | 
|inst        | obj_y_buf_U/ram_reg        | Implied   | 32 x 16              | RAM32X1S x 16  | 
|inst        | obj_is_green_buf_U/ram_reg | Implied   | 32 x 1               | RAM32X1S x 1   | 
+------------+----------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                                 | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0     | ((A:0x2ab)*B2)'         | 10     | 11     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0     | ((A:0x2ab)*B'')'        | 10     | 11     | -      | -      | 19     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0     | (A:0x2ab)*B2            | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in | (A:0x2ab)*B''           | 10     | 11     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in | (A:0x156)*B''           | 9      | 10     | -      | -      | 19     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0                       | (C'+(A2*(B:0x6b)')')'   | 14     | 14     | 9      | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1                      | (C+(A2*(B:0x3b)')')'    | 25     | 18     | 41     | -      | 41     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2                      | (PCIN+(A''*(B:0xb)')')' | 25     | 18     | -      | -      | 41     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|hls_object_green_classification                                                             | A''*B2                  | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (PCIN>>17)+A''*B2       | 25     | 10     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification                                                             | A''*B2                  | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (PCIN>>17)+A''*B2       | 18     | 10     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification                                                             | A''*B2                  | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (PCIN>>17)+A''*B2       | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification                                                             | (A2*B2)'                | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hls_object_green_classification                                                             | (PCIN+(A2*B2)')'        | 11     | 11     | -      | -      | 21     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hls_object_green_classification_mul_8ns_10ns_17_1_1                                         | (A:0x156)*B             | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (A2*(B:0x6b))'          | 8      | 8      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|hls_object_green_classification_mul_8ns_10ns_17_1_1                                         | (A:0x156)*B             | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (A2*(B:0x6b))'          | 8      | 8      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|hls_object_green_classification_mul_8ns_10ns_17_1_1                                         | (A:0x156)*B             | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (A2*(B:0x6b))'          | 8      | 8      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|hls_object_green_classification                                                             | (A:0x15556)*B           | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (PCIN>>17)+A*B          | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification                                                             | A*(B:0x15556)           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (PCIN>>17)+A*B          | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3                      | (C'+(A''*(B:0x6b)')')'  | 14     | 14     | 14     | -      | 14     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
+--------------------------------------------------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2431.465 ; gain = 709.504 ; free physical = 4299 ; free virtual = 7277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 2453.043 ; gain = 731.082 ; free physical = 3896 ; free virtual = 6894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | parent_U/ram_reg                                                                              | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst              | min_x_U/ram_reg                                                                               | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | max_x_U/ram_reg                                                                               | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | min_y_U/ram_reg                                                                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | max_y_U/ram_reg                                                                               | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | center_is_green_U/ram_reg                                                                     | 512 x 1(READ_FIRST)    | W |   | 512 x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | imgR_U/ram_reg                                                                                | 75 K x 8(READ_FIRST)   | W |   | 75 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 24     | 
|inst              | imgG_U/ram_reg                                                                                | 75 K x 8(READ_FIRST)   | W |   | 75 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 24     | 
|inst              | imgB_U/ram_reg                                                                                | 75 K x 8(READ_FIRST)   | W |   | 75 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 24     | 
|inst              | hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_U/ram_reg         | 320 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst              | hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_U/ram_reg  | 320 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_U/ram_reg | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst              | p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_U/ram_reg   | 8 K x 1(READ_FIRST)    | W |   | 8 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/label_map_U  | ram_reg                                                                                       | 75 K x 16(READ_FIRST)  | W | R | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
|inst              | is_external_U/ram_reg                                                                         | 512 x 1(READ_FIRST)    | W |   | 512 x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/CTRL_s_axi_U | int_obj_is_green/mem_reg                                                                      | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/CTRL_s_axi_U | int_obj_x/mem_reg                                                                             | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|inst/CTRL_s_axi_U | int_obj_y/mem_reg                                                                             | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+----------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                 | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------------+-----------+----------------------+----------------+
|inst        | obj_x_buf_U/ram_reg        | Implied   | 32 x 16              | RAM32X1S x 16  | 
|inst        | obj_y_buf_U/ram_reg        | Implied   | 32 x 16              | RAM32X1S x 16  | 
|inst        | obj_is_green_buf_U/ram_reg | Implied   | 32 x 1               | RAM32X1S x 1   | 
+------------+----------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/parent_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/min_x_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/max_x_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/min_y_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/max_y_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/center_is_green_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgR_U/ram_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgG_U/ram_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/imgB_U/ram_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/label_map_U/ram_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2453.043 ; gain = 731.082 ; free physical = 3236 ; free virtual = 6235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2453.043 ; gain = 731.082 ; free physical = 1592 ; free virtual = 4572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2453.043 ; gain = 731.082 ; free physical = 1577 ; free virtual = 4556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2453.043 ; gain = 731.082 ; free physical = 1455 ; free virtual = 4435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2453.043 ; gain = 731.082 ; free physical = 1449 ; free virtual = 4429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2453.043 ; gain = 731.082 ; free physical = 1423 ; free virtual = 4404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2453.043 ; gain = 731.082 ; free physical = 1415 ; free virtual = 4396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                     | RTL Name                                                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/urem_9ns_3ns_2_13_1_U20/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[2].dividend_tmp_reg[3][8]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/urem_9ns_3ns_2_13_1_U20/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[3].dividend_tmp_reg[4][8]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/urem_9ns_3ns_2_13_1_U20/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[4].dividend_tmp_reg[5][8]      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/urem_9ns_3ns_2_13_1_U20/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/urem_9ns_3ns_2_13_1_U20/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/urem_9ns_3ns_2_13_1_U20/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/icmp_ln503_reg_1485_pp0_iter10_reg_reg[0]                                                                                 | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/tmp_34_reg_1494_pp0_iter12_reg_reg[7]                                                                                     | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/x_2_reg_1478_pp0_iter8_reg_reg[8]                                                                                         | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/ap_loop_exit_ready_pp0_iter14_reg_reg                                                                                     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_944/ap_loop_exit_ready_pp0_iter5_reg_reg                                                                                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/urem_9ns_3ns_2_13_1_U123/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[0].dividend_tmp_reg[1][8] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/urem_9ns_3ns_2_13_1_U123/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[1].dividend_tmp_reg[2][8] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/urem_9ns_3ns_2_13_1_U123/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[2].dividend_tmp_reg[3][8] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/urem_9ns_3ns_2_13_1_U123/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/urem_9ns_3ns_2_13_1_U123/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/urem_9ns_3ns_2_13_1_U123/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/urem_9ns_3ns_2_13_1_U123/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[6].dividend_tmp_reg[7][8] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/urem_9ns_3ns_2_13_1_U123/hls_object_green_classification_urem_9ns_3ns_2_13_1_divider_u/loop[7].dividend_tmp_reg[8][8] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/select_ln601_reg_761_pp0_iter7_reg_reg[8]                                                                             | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/out_pix_last_reg_776_pp0_iter13_reg_reg[0]                                                                            | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/select_ln601_1_reg_768_pp0_iter11_reg_reg[7]                                                                          | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/select_ln601_1_reg_768_pp0_iter11_reg_reg[3]                                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/select_ln601_1_reg_768_pp0_iter11_reg_reg[2]                                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/select_ln601_reg_761_pp0_iter11_reg_reg[8]                                                                            | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/ap_loop_exit_ready_pp0_iter13_reg_reg                                                                                 | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/select_ln601_1_reg_768_pp0_iter4_reg_reg[6]                                                                           | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/select_ln601_1_reg_768_pp0_iter5_reg_reg[5]                                                                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/select_ln601_1_reg_768_pp0_iter6_reg_reg[0]                                                                           | 5      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/urem_8ns_3ns_2_12_1_U124/hls_object_green_classification_urem_8ns_3ns_2_12_1_divider_u/loop[5].dividend_tmp_reg[6][7] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/urem_8ns_3ns_2_12_1_U124/hls_object_green_classification_urem_8ns_3ns_2_12_1_divider_u/loop[6].dividend_tmp_reg[7][7] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/ap_enable_reg_pp0_iter13_reg                                                                                              | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|hls_object_green_classification | urem_8ns_3ns_2_12_seq_1_U170/hls_object_green_classification_urem_8ns_3ns_2_12_seq_1_divseq_u/r_stage_reg[8]                                                                                 | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                                 | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_object_green_classification                                                             | (A'*B)'           | 7      | 7      | -      | -      | 14     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification                                                             | (A'*B)'           | 7      | 7      | -      | -      | 14     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification                                                             | (A'*B)'           | 7      | 7      | -      | -      | 14     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0     | ((A'*B)')'        | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0     | ((A''*B)')'       | 9      | 10     | -      | -      | 19     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0     | (A'*B)'           | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1_DSP48_0                       | (C'+(A'*B)')'     | 7      | 7      | 8      | -      | 14     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in | A''*B             | 8      | 9      | -      | -      | 19     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in | A''*B             | 9      | 10     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification                                                             | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 21     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1_DSP48_3                      | (C'+(A''*B)')'    | 30     | 7      | 14     | -      | 14     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1_DSP48_2                      | (PCIN+(A''*B)')'  | 8      | 4      | -      | -      | 41     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1_DSP48_1                      | (C+(A'*B)')'      | 8      | 6      | 40     | -      | 0      | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|hls_object_green_classification                                                             | A*B               | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (PCIN>>17+A*B)'   | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification                                                             | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (PCIN>>17+A*B)'   | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification                                                             | A''*B             | 24     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (PCIN>>17+A''*B)' | 24     | 8      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification                                                             | A''*B             | 24     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (PCIN>>17+A''*B)' | 17     | 8      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification                                                             | A''*B             | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification                                                             | (PCIN>>17+A''*B)' | 17     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|hls_object_green_classification_mul_8ns_10ns_17_1_1                                         | A*B               | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification_mul_8ns_10ns_17_1_1                                         | A*B               | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_object_green_classification_mul_8ns_10ns_17_1_1                                         | A*B               | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   299|
|2     |DSP48E1  |    27|
|14    |LUT1     |   155|
|15    |LUT2     |   659|
|16    |LUT3     |  1512|
|17    |LUT4     |   561|
|18    |LUT5     |   571|
|19    |LUT6     |   832|
|20    |RAM32X1S |    33|
|21    |RAMB18E1 |    18|
|24    |RAMB36E1 |   123|
|28    |SRL16E   |    73|
|29    |FDRE     |  2534|
|30    |FDSE     |    50|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2453.043 ; gain = 731.082 ; free physical = 1414 ; free virtual = 4395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2453.043 ; gain = 599.332 ; free physical = 1405 ; free virtual = 4386
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2453.051 ; gain = 731.082 ; free physical = 1405 ; free virtual = 4386
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2453.051 ; gain = 0.000 ; free physical = 1472 ; free virtual = 4472
INFO: [Netlist 29-17] Analyzing 500 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2485.059 ; gain = 0.000 ; free physical = 1263 ; free virtual = 4263
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 33 instances

Synth Design complete | Checksum: 73a5bb83
INFO: [Common 17-83] Releasing license: Synthesis
296 Infos, 176 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 2485.059 ; gain = 1104.629 ; free physical = 1216 ; free virtual = 4215
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1917.484; main = 1620.475; forked = 297.010
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3413.375; main = 2485.062; forked = 960.328
INFO: [Common 17-1381] The checkpoint '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_hls_object_green_cla_0_0_synth_1/design_1_hls_object_green_cla_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_hls_object_green_cla_0_0, cache-ID = 41e8030642aad0b1
INFO: [Coretcl 2-1174] Renamed 99 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_hls_object_green_cla_0_0_synth_1/design_1_hls_object_green_cla_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_hls_object_green_cla_0_0_utilization_synth.rpt -pb design_1_hls_object_green_cla_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 10 10:11:31 2025...
