// Seed: 1109312481
module module_0 ();
  assign id_1 = 1 | 1;
  assign module_2.type_0 = 0;
  id_3(
      .id_0(), .id_1(1 >= id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_3;
  not primCall (id_2, id_3);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand  id_0,
    input  wand  id_1,
    output logic id_2,
    input  tri1  id_3,
    output tri   id_4
);
  assign id_0 = id_3 !=? 1'd0;
  tri0 id_6;
  module_0 modCall_1 ();
  assign id_4 = id_6 == (id_1);
  always id_2 <= #id_6 1;
endmodule
