
*** Running vivado
    with args -log VGA_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source VGA_top.tcl -notrace
Command: synth_design -top VGA_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1115.902 ; gain = 4.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_top' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_50m_generator' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:46]
INFO: [Synth 8-6155] done synthesizing module 'clk_50m_generator' (1#1) [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:46]
INFO: [Synth 8-6157] synthesizing module 'clk1_gen' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:67]
INFO: [Synth 8-6155] done synthesizing module 'clk1_gen' (2#1) [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'SongPlayer' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:1137]
	Parameter clockFrequency bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bang' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:1172]
	Parameter EIGHTH bound to: 5'b00001 
	Parameter QUARTER bound to: 5'b00010 
	Parameter HALF bound to: 5'b00100 
	Parameter ONE bound to: 8 - type: integer 
	Parameter TWO bound to: 16 - type: integer 
	Parameter FOUR bound to: 32 - type: integer 
	Parameter C3 bound to: 382234 - type: integer 
	Parameter D3 bound to: 340530 - type: integer 
	Parameter D3S bound to: 321419 - type: integer 
	Parameter F3 bound to: 286352 - type: integer 
	Parameter G3 bound to: 255102 - type: integer 
	Parameter G3S bound to: 240790 - type: integer 
	Parameter A3 bound to: 227273 - type: integer 
	Parameter A3S bound to: 214519 - type: integer 
	Parameter B3 bound to: 202478 - type: integer 
	Parameter C4 bound to: 191111 - type: integer 
	Parameter C4S bound to: 180388 - type: integer 
	Parameter D4 bound to: 170265 - type: integer 
	Parameter D4S bound to: 160705 - type: integer 
	Parameter E4 bound to: 151685 - type: integer 
	Parameter F4 bound to: 143172 - type: integer 
	Parameter F4S bound to: 135139 - type: integer 
	Parameter G4S bound to: 120395 - type: integer 
	Parameter A4 bound to: 113636 - type: integer 
	Parameter A4S bound to: 107259 - type: integer 
	Parameter SP bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:1204]
INFO: [Synth 8-6155] done synthesizing module 'bang' (3#1) [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:1172]
INFO: [Synth 8-6155] done synthesizing module 'SongPlayer' (4#1) [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:1137]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:1036]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 29 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (5#1) [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:1036]
INFO: [Synth 8-6157] synthesizing module 'pong_graph_animate' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:89]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter WALL_Y_T bound to: 428 - type: integer 
	Parameter WALL_Y_B bound to: 430 - type: integer 
	Parameter space_y_t bound to: 440 - type: integer 
	Parameter space_y_b bound to: 470 - type: integer 
	Parameter space_x_size bound to: 30 - type: integer 
	Parameter space_v bound to: 2 - type: integer 
	Parameter BALL_SIZE bound to: 6 - type: integer 
	Parameter e1_l bound to: 101 - type: integer 
	Parameter e2_l bound to: 207 - type: integer 
	Parameter e3_l bound to: 313 - type: integer 
	Parameter e4_l bound to: 419 - type: integer 
	Parameter e5_l bound to: 525 - type: integer 
	Parameter e6_l bound to: 101 - type: integer 
	Parameter e7_l bound to: 207 - type: integer 
	Parameter e8_l bound to: 313 - type: integer 
	Parameter e9_l bound to: 419 - type: integer 
	Parameter e10_l bound to: 525 - type: integer 
	Parameter e11_l bound to: 101 - type: integer 
	Parameter e12_l bound to: 207 - type: integer 
	Parameter e13_l bound to: 313 - type: integer 
	Parameter e14_l bound to: 419 - type: integer 
	Parameter e15_l bound to: 525 - type: integer 
	Parameter e1_r bound to: 111 - type: integer 
	Parameter e2_r bound to: 217 - type: integer 
	Parameter e3_r bound to: 323 - type: integer 
	Parameter e4_r bound to: 429 - type: integer 
	Parameter e5_r bound to: 535 - type: integer 
	Parameter e6_r bound to: 111 - type: integer 
	Parameter e7_r bound to: 217 - type: integer 
	Parameter e8_r bound to: 323 - type: integer 
	Parameter e9_r bound to: 429 - type: integer 
	Parameter e10_r bound to: 535 - type: integer 
	Parameter e11_r bound to: 111 - type: integer 
	Parameter e12_r bound to: 217 - type: integer 
	Parameter e13_r bound to: 323 - type: integer 
	Parameter e14_r bound to: 429 - type: integer 
	Parameter e15_r bound to: 535 - type: integer 
	Parameter e_size bound to: 10 - type: integer 
	Parameter e_v bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pong_graph_animate' (6#1) [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:89]
INFO: [Synth 8-6155] done synthesizing module 'VGA_top' (7#1) [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1188.383 ; gain = 77.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1188.383 ; gain = 77.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1188.383 ; gain = 77.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1188.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1298.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1298.621 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1298.621 ; gain = 187.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1298.621 ; gain = 187.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1298.621 ; gain = 187.715
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'note_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:1205]
WARNING: [Synth 8-327] inferring latch for variable 'duration_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:1205]
WARNING: [Synth 8-327] inferring latch for variable 'e15_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:983]
WARNING: [Synth 8-327] inferring latch for variable 'e13_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:979]
WARNING: [Synth 8-327] inferring latch for variable 'e2_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:957]
WARNING: [Synth 8-327] inferring latch for variable 'e14_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:981]
WARNING: [Synth 8-327] inferring latch for variable 'e1_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:955]
WARNING: [Synth 8-327] inferring latch for variable 'e8_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:969]
WARNING: [Synth 8-327] inferring latch for variable 'e9_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:971]
WARNING: [Synth 8-327] inferring latch for variable 'e3_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:959]
WARNING: [Synth 8-327] inferring latch for variable 'e7_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:967]
WARNING: [Synth 8-327] inferring latch for variable 'e12_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:977]
WARNING: [Synth 8-327] inferring latch for variable 'e4_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:961]
WARNING: [Synth 8-327] inferring latch for variable 'e5_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:963]
WARNING: [Synth 8-327] inferring latch for variable 'e6_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:965]
WARNING: [Synth 8-327] inferring latch for variable 'e10_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:973]
WARNING: [Synth 8-327] inferring latch for variable 'e11_destroy_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:975]
WARNING: [Synth 8-327] inferring latch for variable 'playSound_reg' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:927]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1298.621 ; gain = 187.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 39    
+---Registers : 
	               27 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 21    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	  20 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	  16 Input   10 Bit        Muxes := 2     
	  15 Input   10 Bit        Muxes := 1     
	  14 Input   10 Bit        Muxes := 1     
	  13 Input   10 Bit        Muxes := 1     
	  12 Input   10 Bit        Muxes := 1     
	  11 Input   10 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   9 Input   10 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   7 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP song/time12, operation Mode is: (A:0xf5e100)*B.
DSP Report: operator song/time12 is absorbed into DSP song/time12.
DSP Report: operator song/time12 is absorbed into DSP song/time12.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e15_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e15_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e13_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:285]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e13_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:285]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e2_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:274]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:274]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:274]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e2_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:274]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:274]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:274]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e14_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:286]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:286]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:286]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e14_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:286]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:286]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:286]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e1_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:273]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:273]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:273]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e1_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:273]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:273]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:273]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e8_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:280]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:280]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:280]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e8_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:280]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:280]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:280]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e9_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:281]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:281]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:281]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e9_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:281]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:281]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:281]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e3_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:275]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:275]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:275]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e3_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:275]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:275]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:275]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e7_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:279]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:279]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:279]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e7_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:279]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:279]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:279]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e12_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:284]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:284]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:284]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e12_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:284]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:284]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:284]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e4_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:276]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e4_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:276]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e5_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:277]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:277]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:277]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e5_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:277]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:277]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:277]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e6_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e6_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e10_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:282]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:282]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:282]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e10_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:282]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:282]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:282]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e11_destroy_reg[1]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:283]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:283]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:283]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pong_graph_an_unit/e11_destroy_reg[0]__0/Q' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:283]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:283]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.srcs/sources_1/new/VGA_top.v:283]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1298.621 ; gain = 187.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|SongPlayer  | (A:0xf5e100)*B | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1298.621 ; gain = 187.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1298.621 ; gain = 187.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1302.098 ; gain = 191.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1307.402 ; gain = 196.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1307.402 ; gain = 196.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1307.402 ; gain = 196.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1307.402 ; gain = 196.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1307.402 ; gain = 196.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1307.402 ; gain = 196.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   153|
|3     |LUT1   |    23|
|4     |LUT2   |    78|
|5     |LUT3   |    34|
|6     |LUT4   |   290|
|7     |LUT5   |   129|
|8     |LUT6   |   230|
|9     |FDCE   |   136|
|10    |FDPE   |    67|
|11    |FDRE   |    54|
|12    |LD     |     1|
|13    |IBUF   |     6|
|14    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1307.402 ; gain = 196.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 90 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1307.402 ; gain = 86.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1307.402 ; gain = 196.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1319.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1319.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 18 Warnings, 90 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1319.457 ; gain = 208.551
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/yucwa/Desktop/Fall 2024/LAB CLASSES/ECE3300L/final_project/final_project.runs/synth_1/VGA_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_top_utilization_synth.rpt -pb VGA_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 13:22:04 2024...
