s1(05Nov2022:17:04:19):  ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Instruction_Memory.v MUX32.v PC.v Registers.v Sign_Extend.v testbench.v 
s2(05Nov2022:17:18:23):  ncverilog +access+rw CPU.v Adder.v ALU_Control.v ALU.v Control.v CPU.v Instruction_Memory.v MUX32.v PC.v Registers.v Sign_Extend.v testbench.v 
s3(05Nov2022:18:10:28):  ncverilog +access+rw testbench.v Adder.v ALU_Control.v ALU.v Control.v CPU.v Instruction_Memory.v MUX32.v PC.v Registers.v Sign_Extend.v testbench.v 
s4(05Nov2022:18:18:04):  ncverilog +access+rw testbench.v Adder.v ALU_Control.v ALU.v Control.v CPU.v Instruction_Memory.v MUX32.v PC.v Registers.v Sign_Extend.v testbench.v 
s5(05Nov2022:18:23:26):  ncverilog +access+rw testbench.v Adder.v ALU_Control.v ALU.v Control.v CPU.v Instruction_Memory.v MUX32.v PC.v Registers.v Sign_Extend.v testbench.v 
s6(05Nov2022:18:24:28):  ncverilog +access+rw testbench.v Adder.v ALU_Control.v ALU.v Control.v CPU.v Instruction_Memory.v MUX32.v PC.v Registers.v Sign_Extend.v testbench.v 
s7(05Nov2022:18:24:48):  ncverilog +access+rw testbench.v Adder.v ALU_Control.v ALU.v Control.v CPU.v Instruction_Memory.v MUX32.v PC.v Registers.v Sign_Extend.v testbench.v 
