// Seed: 1408456053
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    output wire id_6,
    input uwire id_7,
    output wire id_8
);
  assign id_8 = 1;
  always @(*) id_6 = id_5 - id_5;
  assign id_6 = id_4;
endmodule
module module_1 (
    output wand  id_0,
    output wire  id_1,
    input  tri   id_2,
    output uwire id_3,
    output uwire id_4,
    input  wire  id_5
);
  wire id_7;
  id_8(
      .id_0(id_1 == 1), .id_1(id_7), .id_2(id_3), .id_3(1), .id_4(id_4)
  );
  wire id_9;
  wand id_10 = 1;
  wire id_11;
  assign id_4 = 1;
  module_0(
      id_2, id_2, id_1, id_2, id_2, id_5, id_3, id_5, id_0
  );
endmodule
