.. _user_guide:

User Guide
===============================================================================

.. toctree::
   :hidden:

   Introduction <introduction>
   Git repository <git_repository>
   Releases <releases>
   Build a test bench <build_tb>
   Testbenches architecture <architecture>
   Testbenches coding guidelines <testbenches_coding_guidelines>
   Documentation guidelines <docs_guidelines>

`Analog Devices, Inc.`_ provides testbenches to evaluate our FPGA reference
designs and IP Cores. For information on our FPGA reference designs and IP Cores
see :ref-hdl:doc:`index`.

This wiki documentation explains the HDL resources of these reference designs.

Contents
-------------------------------------------------------------------------------

#. :ref:`introduction`
#. :ref:`git_repository`: Our Testbenches GitHub repository
#. :ref:`releases`: Releases and supported tool versions
#. :ref:`build_tb`: Building and generating the programming files
#. :ref:`architecture`: HDL testbench architecture explained
#. :ref:`testbenches_coding_guidelines`: The System Verilog coding guidelines that the
   HDL team follows
#. :ref:`docs_guidelines`: Documentation guidelines
#. :dokuwiki:`Reference designs using AMD Xilinx hardware <resources/alliances/xilinx>`

.. _Analog Devices, Inc.: https://www.analog.com/en/index.html
