{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688055321798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688055321799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 18:15:21 2023 " "Processing started: Thu Jun 29 18:15:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688055321799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055321799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_loopback_cyc1000 -c UART_LOOPBACK_CYC1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_loopback_cyc1000 -c UART_LOOPBACK_CYC1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055321799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688055322403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688055322403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yoli/uart-for-fpga-master/rtl/comp/uart_clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /yoli/uart-for-fpga-master/rtl/comp/uart_clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_CLK_DIV-RTL " "Found design unit 1: UART_CLK_DIV-RTL" {  } { { "../../../rtl/comp/uart_clk_div.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/rtl/comp/uart_clk_div.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337438 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_CLK_DIV " "Found entity 1: UART_CLK_DIV" {  } { { "../../../rtl/comp/uart_clk_div.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/rtl/comp/uart_clk_div.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055337438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yoli/uart-for-fpga-master/rtl/comp/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /yoli/uart-for-fpga-master/rtl/comp/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-RTL " "Found design unit 1: UART_PARITY-RTL" {  } { { "../../../rtl/comp/uart_parity.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/rtl/comp/uart_parity.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337441 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "../../../rtl/comp/uart_parity.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/rtl/comp/uart_parity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055337441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yoli/uart-for-fpga-master/rtl/comp/uart_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /yoli/uart-for-fpga-master/rtl/comp/uart_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_DEBOUNCER-RTL " "Found design unit 1: UART_DEBOUNCER-RTL" {  } { { "../../../rtl/comp/uart_debouncer.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/rtl/comp/uart_debouncer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337444 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_DEBOUNCER " "Found entity 1: UART_DEBOUNCER" {  } { { "../../../rtl/comp/uart_debouncer.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/rtl/comp/uart_debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055337444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yoli/uart-for-fpga-master/rtl/comp/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /yoli/uart-for-fpga-master/rtl/comp/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../../../rtl/comp/uart_tx.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/rtl/comp/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337451 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../../../rtl/comp/uart_tx.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/rtl/comp/uart_tx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055337451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yoli/uart-for-fpga-master/rtl/comp/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /yoli/uart-for-fpga-master/rtl/comp/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-RTL " "Found design unit 1: UART_RX-RTL" {  } { { "../../../rtl/comp/uart_rx.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/rtl/comp/uart_rx.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337458 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../../../rtl/comp/uart_rx.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/rtl/comp/uart_rx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055337458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yoli/uart-for-fpga-master/rtl/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /yoli/uart-for-fpga-master/rtl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Found design unit 1: UART-RTL" {  } { { "../../../rtl/uart.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/rtl/uart.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337461 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../../../rtl/uart.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/rtl/uart.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055337461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yoli/uart-for-fpga-master/examples/common/rst_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /yoli/uart-for-fpga-master/examples/common/rst_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RST_SYNC-RTL " "Found design unit 1: RST_SYNC-RTL" {  } { { "../../common/rst_sync.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/common/rst_sync.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337465 ""} { "Info" "ISGN_ENTITY_NAME" "1 RST_SYNC " "Found entity 1: RST_SYNC" {  } { { "../../common/rst_sync.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/common/rst_sync.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055337465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_LOOPBACK_CYC1000-RTL " "Found design unit 1: UART_LOOPBACK_CYC1000-RTL" {  } { { "../uart_loopback_cyc1000.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337472 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_LOOPBACK_CYC1000 " "Found entity 1: UART_LOOPBACK_CYC1000" {  } { { "../uart_loopback_cyc1000.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055337472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbtoycbcr_topentity_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file rgbtoycbcr_topentity_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RgbToYCbCr_topEntity_types " "Found design unit 1: RgbToYCbCr_topEntity_types" {  } { { "RgbToYCbCr_topEntity_types.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/quartus/RgbToYCbCr_topEntity_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337477 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RgbToYCbCr_topEntity_types-body " "Found design unit 2: RgbToYCbCr_topEntity_types-body" {  } { { "RgbToYCbCr_topEntity_types.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/quartus/RgbToYCbCr_topEntity_types.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055337477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbtoycbcr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgbtoycbcr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RgbToYCbCr-structural " "Found design unit 1: RgbToYCbCr-structural" {  } { { "RgbToYCbCr.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/quartus/RgbToYCbCr.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337487 ""} { "Info" "ISGN_ENTITY_NAME" "1 RgbToYCbCr " "Found entity 1: RgbToYCbCr" {  } { { "RgbToYCbCr.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/quartus/RgbToYCbCr.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688055337487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055337487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_loopback_cyc1000 " "Elaborating entity \"uart_loopback_cyc1000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688055337578 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out2 uart_loopback_cyc1000.vhd(49) " "Verilog HDL or VHDL warning at uart_loopback_cyc1000.vhd(49): object \"out2\" assigned a value but never read" {  } { { "../uart_loopback_cyc1000.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688055337586 "|uart_loopback_cyc1000"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out3 uart_loopback_cyc1000.vhd(50) " "Verilog HDL or VHDL warning at uart_loopback_cyc1000.vhd(50): object \"out3\" assigned a value but never read" {  } { { "../uart_loopback_cyc1000.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688055337588 "|uart_loopback_cyc1000"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1 uart_loopback_cyc1000.vhd(104) " "VHDL Process Statement warning at uart_loopback_cyc1000.vhd(104): signal \"out1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../uart_loopback_cyc1000.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688055337599 "|uart_loopback_cyc1000"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1 uart_loopback_cyc1000.vhd(105) " "VHDL Process Statement warning at uart_loopback_cyc1000.vhd(105): signal \"out1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../uart_loopback_cyc1000.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688055337599 "|uart_loopback_cyc1000"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1 uart_loopback_cyc1000.vhd(106) " "VHDL Process Statement warning at uart_loopback_cyc1000.vhd(106): signal \"out1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../uart_loopback_cyc1000.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688055337600 "|uart_loopback_cyc1000"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1 uart_loopback_cyc1000.vhd(107) " "VHDL Process Statement warning at uart_loopback_cyc1000.vhd(107): signal \"out1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../uart_loopback_cyc1000.vhd" "" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688055337600 "|uart_loopback_cyc1000"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_SYNC RST_SYNC:rst_sync_i " "Elaborating entity \"RST_SYNC\" for hierarchy \"RST_SYNC:rst_sync_i\"" {  } { { "../uart_loopback_cyc1000.vhd" "rst_sync_i" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688055337629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_i " "Elaborating entity \"UART\" for hierarchy \"UART:uart_i\"" {  } { { "../uart_loopback_cyc1000.vhd" "uart_i" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688055337632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART:uart_i\|UART_CLK_DIV:os_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART:uart_i\|UART_CLK_DIV:os_clk_divider_i\"" {  } { { "../../../rtl/uart.vhd" "os_clk_divider_i" { Text "C:/Yoli/uart-for-fpga-master/rtl/uart.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688055337639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_DEBOUNCER UART:uart_i\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i " "Elaborating entity \"UART_DEBOUNCER\" for hierarchy \"UART:uart_i\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i\"" {  } { { "../../../rtl/uart.vhd" "\\use_debouncer_g:debouncer_i" { Text "C:/Yoli/uart-for-fpga-master/rtl/uart.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688055337643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART:uart_i\|UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART:uart_i\|UART_RX:uart_rx_i\"" {  } { { "../../../rtl/uart.vhd" "uart_rx_i" { Text "C:/Yoli/uart-for-fpga-master/rtl/uart.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688055337646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART:uart_i\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART:uart_i\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i\"" {  } { { "../../../rtl/comp/uart_rx.vhd" "rx_clk_divider_i" { Text "C:/Yoli/uart-for-fpga-master/rtl/comp/uart_rx.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688055337652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART:uart_i\|UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART:uart_i\|UART_TX:uart_tx_i\"" {  } { { "../../../rtl/uart.vhd" "uart_tx_i" { Text "C:/Yoli/uart-for-fpga-master/rtl/uart.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688055337658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART:uart_i\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART:uart_i\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i\"" {  } { { "../../../rtl/comp/uart_tx.vhd" "tx_clk_divider_i" { Text "C:/Yoli/uart-for-fpga-master/rtl/comp/uart_tx.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688055337662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RgbToYCbCr RgbToYCbCr:ycbcr " "Elaborating entity \"RgbToYCbCr\" for hierarchy \"RgbToYCbCr:ycbcr\"" {  } { { "../uart_loopback_cyc1000.vhd" "ycbcr" { Text "C:/Yoli/uart-for-fpga-master/examples/loopback/uart_loopback_cyc1000.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688055337666 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688055339569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688055341131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688055341131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688055341393 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688055341393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688055341393 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1688055341393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688055341393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688055341461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 18:15:41 2023 " "Processing ended: Thu Jun 29 18:15:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688055341461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688055341461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688055341461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688055341461 ""}
