# Logic-Gates-using-CMOS
This project involves the design and simulation of CMOS-based logic gates, including NAND & XOR gates. The goal is to develop efficient, low-power digital circuits using complementary metal-oxide-semiconductor (CMOS) technology, which is widely used in modern electronic devices.
## software and tools used :

- Xschem 
- Ngspice

## NAND CMOS Schematic 
Designing a schematic using pmos and nmos and some input and output pins.   
_[reference PDK : SKYWATER-130]_ 

![NAND_CMOS_Schematic](https://github.com/shrishu-kumar/Logic-Gates-using-CMOS/blob/main/screenshots/nand_cmos_.png)
## NAND_TRAN_analysis 

**Netlist of the schematic**
[Spice code](https://github.com/shrishu-kumar/Logic-Gates-using-CMOS/blob/main/Schematic%20and%20Spice%20code/Nand_Cmos.spice)

**NAND_Test_Schematic**

![NAND_analysis_schematic](https://github.com/shrishu-kumar/Logic-Gates-using-CMOS/blob/main/screenshots/nand_test.png)

**TRAN_analysis_output_curve**

![TRAN_analysis curve](https://github.com/shrishu-kumar/Logic-Gates-using-CMOS/blob/main/screenshots/nand_test_ss.png)
## XOR Schematic 
Designing a schematic using Universal NAND gate and some input and output pins.   

![XOR_CMOS_Schematic](https://github.com/shrishu-kumar/Logic-Gates-using-CMOS/blob/main/screenshots/xor_sch.png)
**XOR_TRAN_analysis**

![XOR_CMOS_Schematic_test](https://github.com/shrishu-kumar/Logic-Gates-using-CMOS/blob/main/screenshots/XOR_TEST_TRAN.png)

**XOR_TRAN_analysis_out_waveform**
![XOR_CMOS_Schematic_test_waveform](https://github.com/shrishu-kumar/Logic-Gates-using-CMOS/blob/main/screenshots/xor_test_ss.png)
