// Seed: 3365130736
module module_0;
  wire id_2;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input supply1 id_2
);
  module_0();
endmodule
module module_2 (
    input  tri   id_0,
    input  uwire id_1,
    output tri   id_2,
    output tri0  id_3,
    input  tri1  id_4
);
  tri0 id_6, id_7, id_8, id_9 = 1;
  module_0();
  always_ff $display(1, 1, id_4, ~1 - id_7, 1);
endmodule
module module_3 (
    output tri0  id_0,
    inout  wire  id_1,
    output tri   id_2,
    input  wand  id_3,
    input  wand  id_4,
    output uwire id_5,
    input  tri0  id_6
    , id_9,
    output wor   id_7
);
  wor id_10;
  wire id_11, id_12;
  assign id_5 = 1;
  module_0();
  wire id_13, id_14;
  assign id_10 = 1;
endmodule
