
---------- Begin Simulation Statistics ----------
sim_seconds                               2420.308666                       # Number of seconds simulated
sim_ticks                                2420308666254500                       # Number of ticks simulated
final_tick                               2420308666254500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_seconds                                 19821.98                       # Real time elapsed on the host
host_tick_rate                           122102258792                       # Simulator tick rate (ticks/s)
host_mem_usage                                5239508                       # Number of bytes of host memory used
sim_insts                                  2173586170                       # Number of instructions simulated
sim_ops                                    5419977219                       # Number of ops (including micro ops) simulated
host_inst_rate                                 109655                       # Simulator instruction rate (inst/s)
host_op_rate                                   273433                       # Simulator op (including micro ops) rate (op/s)
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.numCycles                       8802861504                       # Number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed
system.cpu.instsAdded                      5608787055                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.nonSpecInstsAdded                 23740353                       # Number of non-speculative instructions added to the IQ
system.cpu.instsIssued                     5586039569                       # Number of instructions issued
system.cpu.squashedInstsIssued                2413877                       # Number of squashed instructions issued
system.cpu.squashedInstsExamined            212550159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.squashedOperandsExamined         182134729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.squashedNonSpecRemoved             7726137                       # Number of squashed non-spec instructions that were removed
system.cpu.numIssuedDist::samples          4163851102                       # Number of insts issued each cycle
system.cpu.numIssuedDist::mean               1.341556                       # Number of insts issued each cycle
system.cpu.numIssuedDist::stdev              1.995950                       # Number of insts issued each cycle
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.numIssuedDist::0                2443604510     58.69%     58.69% # Number of insts issued each cycle
system.cpu.numIssuedDist::1                 424133709     10.19%     68.87% # Number of insts issued each cycle
system.cpu.numIssuedDist::2                 275830332      6.62%     75.50% # Number of insts issued each cycle
system.cpu.numIssuedDist::3                 327896754      7.87%     83.37% # Number of insts issued each cycle
system.cpu.numIssuedDist::4                 166880378      4.01%     87.38% # Number of insts issued each cycle
system.cpu.numIssuedDist::5                 257427660      6.18%     93.56% # Number of insts issued each cycle
system.cpu.numIssuedDist::6                 215814400      5.18%     98.74% # Number of insts issued each cycle
system.cpu.numIssuedDist::7                  41098150      0.99%     99.73% # Number of insts issued each cycle
system.cpu.numIssuedDist::8                  11165209      0.27%    100.00% # Number of insts issued each cycle
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle
system.cpu.numIssuedDist::total            4163851102                       # Number of insts issued each cycle
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.statFuBusy::IntAlu               127155176     93.19%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::IntMult                      0      0.00%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::IntDiv                       0      0.00%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::FloatAdd                     0      0.00%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::FloatCmp                     0      0.00%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::FloatCvt                    50      0.00%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::FloatMult                    0      0.00%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::FloatDiv                     0      0.00%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::FloatMisc                    0      0.00%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::SimdAdd                      7      0.00%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     93.19% # attempts to use FU when none available
system.cpu.statFuBusy::SimdAlu                   7558      0.01%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdCmp                     50      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdCvt                   3964      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdMisc                   327      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdMult                     0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdShift                  215      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdDiv                      0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdAes                      0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     93.20% # attempts to use FU when none available
system.cpu.statFuBusy::MemRead                6613598      4.85%     98.05% # attempts to use FU when none available
system.cpu.statFuBusy::MemWrite               2658395      1.95%    100.00% # attempts to use FU when none available
system.cpu.statFuBusy::FloatMemRead              3852      0.00%    100.00% # attempts to use FU when none available
system.cpu.statFuBusy::FloatMemWrite             1928      0.00%    100.00% # attempts to use FU when none available
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.statIssuedInstType_0::No_OpClass    122738677      2.20%      2.20% # Type of FU issued
system.cpu.statIssuedInstType_0::IntAlu    4261604741     76.29%     78.49% # Type of FU issued
system.cpu.statIssuedInstType_0::IntMult      2771474      0.05%     78.54% # Type of FU issued
system.cpu.statIssuedInstType_0::IntDiv        946410      0.02%     78.55% # Type of FU issued
system.cpu.statIssuedInstType_0::FloatAdd        14743      0.00%     78.55% # Type of FU issued
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.55% # Type of FU issued
system.cpu.statIssuedInstType_0::FloatCvt        15778      0.00%     78.55% # Type of FU issued
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.55% # Type of FU issued
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.55% # Type of FU issued
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.55% # Type of FU issued
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.55% # Type of FU issued
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.55% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdAdd        19110      0.00%     78.55% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.55% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdAlu       103857      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdCmp          532      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdCvt        96650      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdMisc        59701      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdShift        17337      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.56% # Type of FU issued
system.cpu.statIssuedInstType_0::MemRead    715663130     12.81%     91.37% # Type of FU issued
system.cpu.statIssuedInstType_0::MemWrite    481814372      8.63%    100.00% # Type of FU issued
system.cpu.statIssuedInstType_0::FloatMemRead       123745      0.00%    100.00% # Type of FU issued
system.cpu.statIssuedInstType_0::FloatMemWrite        49312      0.00%    100.00% # Type of FU issued
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu.statIssuedInstType_0::total     5586039569                       # Type of FU issued
system.cpu.issueRate                         0.634571                       # Inst issue rate
system.cpu.fuBusy                           136445120                       # FU busy when requested
system.cpu.fuBusyRate                        0.024426                       # FU busy rate (busy events/executed inst)
system.cpu.intInstQueueReads              15473690401                       # Number of integer instruction queue reads
system.cpu.intInstQueueWrites              5844425385                       # Number of integer instruction queue writes
system.cpu.intInstQueueWakeupAccesses      5558660993                       # Number of integer instruction queue wakeup accesses
system.cpu.fpInstQueueReads                   1098830                       # Number of floating instruction queue reads
system.cpu.fpInstQueueWrites                   822673                       # Number of floating instruction queue writes
system.cpu.fpInstQueueWakeupAccesses           506727                       # Number of floating instruction queue wakeup accesses
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses
system.cpu.intAluAccesses                  5599191455                       # Number of integer alu accesses
system.cpu.fpAluAccesses                       554557                       # Number of floating point alu accesses
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle
system.cpu.squashCycles                      17803998                       # Number of cycles IEW is squashing
system.cpu.blockCycles                       55559820                       # Number of cycles IEW is blocking
system.cpu.unblockCycles                     25012981                       # Number of cycles IEW is unblocking
system.cpu.dispatchedInsts                 5632527408                       # Number of instructions dispatched to IQ
system.cpu.dispSquashedInsts                  8454971                       # Number of squashed instructions skipped by dispatch
system.cpu.dispLoadInsts                    718534246                       # Number of dispatched load instructions
system.cpu.dispStoreInsts                   485453685                       # Number of dispatched store instructions
system.cpu.dispNonSpecInsts                  17727598                       # Number of dispatched non-speculative instructions
system.cpu.iqFullEvents                        251757                       # Number of times the IQ has become full, causing a stall
system.cpu.lsqFullEvents                     24563868                       # Number of times the LSQ has become full, causing a stall
system.cpu.memOrderViolationEvents             171656                       # Number of memory order violations
system.cpu.predictedTakenIncorrect            8808652                       # Number of branches that were predicted taken incorrectly
system.cpu.predictedNotTakenIncorrect         8714136                       # Number of branches that were predicted not taken incorrectly
system.cpu.branchMispredicts                 17522788                       # Number of branch mispredicts detected at execute
system.cpu.numInsts                        5567611415                       # Number of executed instructions
system.cpu.numLoadInsts                     709152280                       # Number of load instructions executed
system.cpu.numSquashedInsts                  15603412                       # Number of squashed instructions skipped in execute
system.cpu.numSwp                                   0                       # Number of swp insts executed
system.cpu.numNop                                   0                       # Number of nop insts executed
system.cpu.numRefs                         1189344523                       # Number of memory reference insts executed
system.cpu.numBranches                      699021866                       # Number of branches executed
system.cpu.numStoreInsts                    480192243                       # Number of stores executed
system.cpu.numRate                           0.632477                       # Inst execution rate
system.cpu.instsToCommit                   5561905544                       # Cumulative count of insts sent to commit
system.cpu.writebackCount                  5559167720                       # Cumulative count of insts written-back
system.cpu.producerInst                    3615924818                       # Number of instructions producing a value
system.cpu.consumerInst                    5237097344                       # Number of instructions consuming a value
system.cpu.wbRate                            0.631518                       # Insts written-back per cycle
system.cpu.wbFanout                          0.690444                       # Average fanout of values written-back
system.cpu.timesIdled                        59377409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                      4639010402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                 4831814471006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                  2173586170                       # Number of Instructions Simulated
system.cpu.committedOps                    5419977219                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.049925                       # CPI: Cycles Per Instruction
system.cpu.totalCpi                          4.049925                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.246918                       # IPC: Instructions Per Cycle
system.cpu.totalIpc                          0.246918                       # IPC: Total IPC of All Threads
system.cpu.intRegfileReads                 7450018703                       # Number of integer regfile reads
system.cpu.intRegfileWrites                4187496943                       # Number of integer regfile writes
system.cpu.fpRegfileReads                      795215                       # Number of floating regfile reads
system.cpu.fpRegfileWrites                     407129                       # Number of floating regfile writes
system.cpu.ccRegfileReads                  2637842693                       # number of cc regfile reads
system.cpu.ccRegfileWrites                 1249686345                       # number of cc regfile writes
system.cpu.miscRegfileReads                2622673166                       # number of misc regfile reads
system.cpu.miscRegfileWrites                 18973177                       # number of misc regfile writes
system.cpu.MemDepUnit__0.insertedLoads      718534246                       # Number of loads inserted to the mem dependence unit.
system.cpu.MemDepUnit__0.insertedStores     485453685                       # Number of stores inserted to the mem dependence unit.
system.cpu.MemDepUnit__0.conflictingLoads     38260851                       # Number of conflicting loads.
system.cpu.MemDepUnit__0.conflictingStores     32262092                       # Number of conflicting stores.
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit.
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit.
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads.
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores.
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit.
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit.
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads.
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores.
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit.
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit.
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads.
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores.
system.cpu.branchPred.lookups               787689999                       # Number of BP lookups
system.cpu.branchPred.condPredicted         453168085                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          25411682                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            477050050                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               465631743                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.606476                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                69322158                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect            4534762                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         9944638                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            7362316                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2582322                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted      1297753                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       198747579                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls        16014216                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          15781433                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   4125891678                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.313650                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.219225                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0      2522823643     61.15%     61.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       429239869     10.40%     71.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       228063293      5.53%     77.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3       487287970     11.81%     88.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        66779541      1.62%     90.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        63232720      1.53%     92.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        57731252      1.40%     93.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7        22789542      0.55%     93.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       247943848      6.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   4125891678                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           2173586170                       # Number of instructions committed
system.cpu.commit.opsCommitted             5419977219                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                  1154505315                       # Number of memory references committed
system.cpu.commit.loads                     689708850                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                      221712                       # Number of memory barriers committed
system.cpu.commit.branches                  686533263                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     394333                       # Number of committed floating point instructions.
system.cpu.commit.integer                  5133346762                       # Number of committed integer instructions.
system.cpu.commit.functionCalls              67538250                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass    115925029      2.14%      2.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   4145613378     76.49%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      2752532      0.05%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       937021      0.02%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         7091      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         8272      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        14948      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        77625      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          512      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        74380      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        54181      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6935      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    689626968     12.72%     91.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    464753795      8.57%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        81882      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        42670      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   5419977219                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     247943848                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data   1072920423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1072920423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   1072967521                       # number of overall hits
system.cpu.dcache.overall_hits::total      1072967521                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5661385                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5661385                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6694048                       # number of overall misses
system.cpu.dcache.overall_misses::total       6694048                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 318838837400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 318838837400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 318838837400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 318838837400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   1078581808                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1078581808                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   1079661569                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1079661569                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005249                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005249                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006200                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006200                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56318.169035                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56318.169035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47630.198857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47630.198857                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     39734864                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       146739                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1026764                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1626                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.699121                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.245387                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4100582                       # number of writebacks
system.cpu.dcache.writebacks::total           4100582                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2032068                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2032068                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2032068                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2032068                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3629317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3629317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      4661621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4661621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       669908                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       669908                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 216044227402                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 216044227402                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 301821338402                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 301821338402                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data   9376501000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   9376501000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003365                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003365                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004318                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004318                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59527.516445                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59527.516445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64746.005392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64746.005392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 13996.699547                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 13996.699547                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                4652768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    611581673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       611581673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2822870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2822870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 150054604000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 150054604000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    614404543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    614404543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53156.753233                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53156.753233                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1980804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1980804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       842066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       842066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        43777                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        43777                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  53200991000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  53200991000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data   9376501000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   9376501000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63179.122539                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63179.122539                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 214187.838363                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 214187.838363                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data    461338750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      461338750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2838515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2838515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 168784233400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 168784233400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    464177265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    464177265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59462.160108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59462.160108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2787251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2787251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data       626131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total       626131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 162843236402                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 162843236402                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58424.317150                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58424.317150                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        47098                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         47098                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data      1032663                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total      1032663                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1079761                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1079761                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.956381                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.956381                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data      1032304                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total      1032304                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data  85777111000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total  85777111000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.956049                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.956049                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83092.878648                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83092.878648                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.999975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1077629170                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4653798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            231.559077                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            412000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.999975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2163976936                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2163976936                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles               2045429099                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles            1156862566                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 838128430                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             105627009                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles               17803998                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            426242229                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred               9777190                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             5740424567                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              50406325                       # Number of squashed instructions handled by decode
system.cpu.dtb_walker_cache.demand_hits::.cpu.mmu.dtb.walker      1726822                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total      1726822                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::.cpu.mmu.dtb.walker      1726822                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total      1726822                       # number of overall hits
system.cpu.dtb_walker_cache.demand_misses::.cpu.mmu.dtb.walker      3973160                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total      3973160                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::.cpu.mmu.dtb.walker      3973160                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total      3973160                       # number of overall misses
system.cpu.dtb_walker_cache.demand_miss_latency::.cpu.mmu.dtb.walker 249178557000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total 249178557000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::.cpu.mmu.dtb.walker 249178557000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total 249178557000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.demand_accesses::.cpu.mmu.dtb.walker      5699982                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total      5699982                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::.cpu.mmu.dtb.walker      5699982                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total      5699982                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.demand_miss_rate::.cpu.mmu.dtb.walker     0.697048                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.697048                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::.cpu.mmu.dtb.walker     0.697048                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.697048                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.demand_avg_miss_latency::.cpu.mmu.dtb.walker 62715.459987                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 62715.459987                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::.cpu.mmu.dtb.walker 62715.459987                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 62715.459987                       # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.demand_mshr_misses::.cpu.mmu.dtb.walker      3973160                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total      3973160                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::.cpu.mmu.dtb.walker      3973160                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total      3973160                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::.cpu.mmu.dtb.walker 245205397000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 245205397000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::.cpu.mmu.dtb.walker 245205397000                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 245205397000                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::.cpu.mmu.dtb.walker     0.697048                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.697048                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::.cpu.mmu.dtb.walker     0.697048                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.697048                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu.mmu.dtb.walker 61715.459987                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 61715.459987                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu.mmu.dtb.walker 61715.459987                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 61715.459987                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.replacements      3966197                       # number of replacements
system.cpu.dtb_walker_cache.ReadReq_hits::.cpu.mmu.dtb.walker      1726822                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total      1726822                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_misses::.cpu.mmu.dtb.walker      3973160                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total      3973160                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::.cpu.mmu.dtb.walker 249178557000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 249178557000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::.cpu.mmu.dtb.walker      5699982                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total      5699982                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.cpu.mmu.dtb.walker     0.697048                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.697048                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu.mmu.dtb.walker 62715.459987                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 62715.459987                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::.cpu.mmu.dtb.walker      3973160                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total      3973160                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu.mmu.dtb.walker 245205397000                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 245205397000                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu.mmu.dtb.walker     0.697048                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.697048                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu.mmu.dtb.walker 61715.459987                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 61715.459987                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse    15.999428                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs      5699982                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs      3973160                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs     1.434622                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle       280000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::.cpu.mmu.dtb.walker    15.999428                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.cpu.mmu.dtb.walker     0.999964                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.999964                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses     15373124                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses     15373124                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles         2163536158                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     2441581616                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   787689999                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          542316217                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1943716766                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                55018740                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                   14617521                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles              7382164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles       2800617                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles      4251356                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles        37150                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 314036519                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               9320690                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    14065                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples         4163851102                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.459586                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.801984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0               3094383007     74.32%     74.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                105230258      2.53%     76.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 36226891      0.87%     77.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                165583303      3.98%     81.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 60539067      1.45%     83.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                110298437      2.65%     85.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 41404960      0.99%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 40493322      0.97%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                509691857     12.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           4163851102                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.089481                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.277362                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    244852015                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        244852015                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    244852015                       # number of overall hits
system.cpu.icache.overall_hits::total       244852015                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     69183861                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       69183861                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     69183861                       # number of overall misses
system.cpu.icache.overall_misses::total      69183861                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 3658830038984                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 3658830038984                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 3658830038984                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 3658830038984                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    314035876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    314035876                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    314035876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    314035876                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.220306                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.220306                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.220306                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.220306                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52885.600574                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52885.600574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52885.600574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52885.600574                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       395195                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          124                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              9775                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.429156                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          124                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     65337957                       # number of writebacks
system.cpu.icache.writebacks::total          65337957                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst      3845505                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      3845505                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst      3845505                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      3845505                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst     65338356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     65338356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst     65338356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     65338356                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 3458013843456                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 3458013843456                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 3458013843456                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 3458013843456                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.208060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.208060                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.208060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.208060                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52924.714596                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52924.714596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52924.714596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52924.714596                       # average overall mshr miss latency
system.cpu.icache.replacements               65337957                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    244852015                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       244852015                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     69183861                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      69183861                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 3658830038984                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 3658830038984                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    314035876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    314035876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.220306                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.220306                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52885.600574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52885.600574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst      3845505                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      3845505                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst     65338356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     65338356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 3458013843456                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 3458013843456                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.208060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.208060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52924.714596                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52924.714596                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.999587                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           310190371                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          65338356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.747447                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            263000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.999587                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         693410108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        693410108                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.demand_hits::.cpu.mmu.itb.walker       127148                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total       127148                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::.cpu.mmu.itb.walker       127148                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total       127148                       # number of overall hits
system.cpu.itb_walker_cache.demand_misses::.cpu.mmu.itb.walker       158986                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total       158986                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::.cpu.mmu.itb.walker       158986                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total       158986                       # number of overall misses
system.cpu.itb_walker_cache.demand_miss_latency::.cpu.mmu.itb.walker   9858612500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total   9858612500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::.cpu.mmu.itb.walker   9858612500                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total   9858612500                       # number of overall miss cycles
system.cpu.itb_walker_cache.demand_accesses::.cpu.mmu.itb.walker       286134                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total       286134                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::.cpu.mmu.itb.walker       286134                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total       286134                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.demand_miss_rate::.cpu.mmu.itb.walker     0.555635                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.555635                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::.cpu.mmu.itb.walker     0.555635                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.555635                       # miss rate for overall accesses
system.cpu.itb_walker_cache.demand_avg_miss_latency::.cpu.mmu.itb.walker 62009.312141                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 62009.312141                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::.cpu.mmu.itb.walker 62009.312141                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 62009.312141                       # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total            2                       # number of writebacks
system.cpu.itb_walker_cache.demand_mshr_misses::.cpu.mmu.itb.walker       158986                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total       158986                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::.cpu.mmu.itb.walker       158986                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total       158986                       # number of overall MSHR misses
system.cpu.itb_walker_cache.demand_mshr_miss_latency::.cpu.mmu.itb.walker   9699626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total   9699626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::.cpu.mmu.itb.walker   9699626500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total   9699626500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_rate::.cpu.mmu.itb.walker     0.555635                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.555635                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::.cpu.mmu.itb.walker     0.555635                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.555635                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu.mmu.itb.walker 61009.312141                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 61009.312141                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu.mmu.itb.walker 61009.312141                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 61009.312141                       # average overall mshr miss latency
system.cpu.itb_walker_cache.replacements       158352                       # number of replacements
system.cpu.itb_walker_cache.ReadReq_hits::.cpu.mmu.itb.walker       127146                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total       127146                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_misses::.cpu.mmu.itb.walker       158986                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total       158986                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::.cpu.mmu.itb.walker   9858612500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total   9858612500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::.cpu.mmu.itb.walker       286132                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total       286132                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_miss_rate::.cpu.mmu.itb.walker     0.555639                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.555639                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::.cpu.mmu.itb.walker 62009.312141                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 62009.312141                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_mshr_misses::.cpu.mmu.itb.walker       158986                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total       158986                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu.mmu.itb.walker   9699626500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total   9699626500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu.mmu.itb.walker     0.555639                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.555639                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu.mmu.itb.walker 61009.312141                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 61009.312141                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.WriteReq_hits::.cpu.mmu.itb.walker            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_accesses::.cpu.mmu.itb.walker            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse    15.997081                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs       286134                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs       158986                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     1.799743                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle        77000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::.cpu.mmu.itb.walker    15.997081                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.cpu.mmu.itb.walker     0.999818                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.999818                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses       731254                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses       731254                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    90618696                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                28825392                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                26430                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation              171656                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               20657213                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               636214                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1022879                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.mmu.dtb.rdAccesses               709376837                       # TLB accesses on read requests
system.cpu.mmu.dtb.wrAccesses               480390387                       # TLB accesses on write requests
system.cpu.mmu.dtb.rdMisses                   2617329                       # TLB misses on read requests
system.cpu.mmu.dtb.wrMisses                    208049                       # TLB misses on write requests
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests
system.cpu.mmu.itb.wrAccesses               314214078                       # TLB accesses on write requests
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests
system.cpu.mmu.itb.wrMisses                     90550                       # TLB misses on write requests
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions         1209754                       # Number of power state transitions
system.cpu.power_state.ticksClkGated::samples       604877                       # Distribution of time spent in the clock gated state
system.cpu.power_state.ticksClkGated::mean 3994047612.887414                       # Distribution of time spent in the clock gated state
system.cpu.power_state.ticksClkGated::stdev 14044770.250072                       # Distribution of time spent in the clock gated state
system.cpu.power_state.ticksClkGated::1000-5e+10       604877    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.power_state.ticksClkGated::min_value     47743000                       # Distribution of time spent in the clock gated state
system.cpu.power_state.ticksClkGated::max_value   3997030500                       # Distribution of time spent in the clock gated state
system.cpu.power_state.ticksClkGated::total       604877                       # Distribution of time spent in the clock gated state
system.cpu.power_state.pwrStateResidencyTicks::ON 4401128314000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::CLK_GATED 2415907537940500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles               17803998                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles               2100418054                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               104626411                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles      519954106                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 888659799                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             532388734                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             5665306334                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1448888                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                9827020                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4190766                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents              464684867                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              11                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          5563908562                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                 12969588238                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               7606055978                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1015447                       # Number of floating rename lookups
system.cpu.rename.committedMaps            5325757703                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                238150823                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                42882137                       # count of serializing insts renamed
system.cpu.rename.tempSerializing            21457764                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 574058762                       # count of insts added to the skid buffer
system.cpu.rob.reads                       9487517639                       # The number of ROB reads
system.cpu.rob.writes                     11274323902                       # The number of ROB writes
system.cpu.thread_0.numInsts               2173586170                       # Number of Instructions committed
system.cpu.thread_0.numOps                 5419977219                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                47244                       # Transaction distribution
system.iobus.trans_dist::ReadResp               47244                       # Transaction distribution
system.iobus.trans_dist::WriteReq               72675                       # Transaction distribution
system.iobus.trans_dist::WriteResp              72675                       # Transaction distribution
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.south_bridge.cmos.pio           36                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         6932                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.south_bridge.keyboard.pio          302                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.south_bridge.pic1.pio           56                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.south_bridge.pic2.pio           50                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.south_bridge.pit.pio        35242                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.south_bridge.speaker.pio            4                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.south_bridge.io_apic.pio          774                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.com_1.pio        83030                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.fake_com_2.pio           12                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.fake_com_3.pio           12                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.fake_com_4.pio           12                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.pci_host.pio          354                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::system.pc.default_bus.cpu_side_ports[0]           16                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.bridge.mem_side_port::total       126832                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port       105870                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total       105870                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         7136                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_request::total         7136                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_count::total                  239838                       # Packet count per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.south_bridge.cmos.pio           18                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         4579                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.south_bridge.keyboard.pio          151                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.south_bridge.pic1.pio           28                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.south_bridge.pic2.pio           25                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.south_bridge.pit.pio        17621                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.south_bridge.speaker.pio            2                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.south_bridge.io_apic.pio         1548                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.com_1.pio        41515                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.fake_com_2.pio            6                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.fake_com_3.pio            6                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.fake_com_4.pio            6                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.pci_host.pio          464                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::system.pc.default_bus.cpu_side_ports[0]            8                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.bridge.mem_side_port::total        65977                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      3378488                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      3378488                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port        14272                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_request::total        14272                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.pkt_size::total                  3458737                       # Cumulative packet size per connected requestor and responder (bytes)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy              8683458                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                32500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy            72166500                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy                9500                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy                9500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy                9500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer15.occupancy              256000                       # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer16.occupancy           261613126                       # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy              5821500                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer4.occupancy               236500                       # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer5.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                55500                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy             22033000                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer8.occupancy                 3000                       # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer9.occupancy               779500                       # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           107101000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            66670000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy             3568000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.demand_misses::.pc.south_bridge.ide        52935                       # number of demand (read+write) misses
system.iocache.demand_misses::total             52935                       # number of demand (read+write) misses
system.iocache.overall_misses::.pc.south_bridge.ide        52935                       # number of overall misses
system.iocache.overall_misses::total            52935                       # number of overall misses
system.iocache.demand_miss_latency::.pc.south_bridge.ide   6346893126                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   6346893126                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pc.south_bridge.ide   6346893126                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   6346893126                       # number of overall miss cycles
system.iocache.demand_accesses::.pc.south_bridge.ide        52935                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           52935                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pc.south_bridge.ide        52935                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          52935                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pc.south_bridge.ide 119899.747351                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119899.747351                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pc.south_bridge.ide 119899.747351                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119899.747351                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          7974                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  868                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.186636                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          49376                       # number of writebacks
system.iocache.writebacks::total                49376                       # number of writebacks
system.iocache.demand_mshr_misses::.pc.south_bridge.ide        52935                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        52935                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pc.south_bridge.ide        52935                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        52935                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pc.south_bridge.ide   3697873424                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   3697873424                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pc.south_bridge.ide   3697873424                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   3697873424                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pc.south_bridge.ide 69856.870199                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69856.870199                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pc.south_bridge.ide 69856.870199                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69856.870199                       # average overall mshr miss latency
system.iocache.replacements                     52919                       # number of replacements
system.iocache.ReadReq_misses::.pc.south_bridge.ide         3559                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             3559                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pc.south_bridge.ide    534668097                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    534668097                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pc.south_bridge.ide         3559                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           3559                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pc.south_bridge.ide 150229.867097                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 150229.867097                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pc.south_bridge.ide         3559                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         3559                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pc.south_bridge.ide    356718097                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total    356718097                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pc.south_bridge.ide 100229.867097                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 100229.867097                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pc.south_bridge.ide        49376                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        49376                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pc.south_bridge.ide   5812225029                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   5812225029                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pc.south_bridge.ide        49376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        49376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pc.south_bridge.ide 117713.565882                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117713.565882                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pc.south_bridge.ide        49376                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        49376                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pc.south_bridge.ide   3341155327                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   3341155327                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pc.south_bridge.ide 67667.598165                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67667.598165                       # average WriteLineReq mshr miss latency
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse               15.994587                       # Cycle average of tags in use
system.iocache.tags.total_refs                  52935                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                52935                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         818778421000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pc.south_bridge.ide    15.994587                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pc.south_bridge.ide     0.999662                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999662                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               476415                       # Number of tag accesses
system.iocache.tags.data_accesses              476415                       # Number of data accesses
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples  66123746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.mmu.dtb.walker::samples     92315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.mmu.itb.walker::samples      6410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples  45178973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples   1600829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.pc.south_bridge.ide::samples        81.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.109067060250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds      4063858                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds      4063858                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState          776308183                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          62105029                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   66925257                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  66515889                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 66925257                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                66515889                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ              20046649                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts               392143                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     27.76                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                      128                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             66925257                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            66515889                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0               44704293                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2104666                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  62965                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   6227                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    428                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     26                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                297506                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                409826                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17               3360626                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18               4138193                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19               4166158                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20               4188056                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21               4137881                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22               4451633                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23               4108183                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24               4088251                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25               4151755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26               4142901                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27               4100264                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28               4079276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29               4067954                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30               4064200                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31               4064468                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32               4064548                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                 13348                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                  6214                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                  3467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                  2317                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                  1829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                  1419                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                  1287                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                  1132                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                   918                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                   861                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                   803                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                   750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                   621                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                   609                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                   525                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                   380                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                   358                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                   363                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                   388                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                   399                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                   421                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                   373                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                   357                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                   356                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                   391                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                   373                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                   355                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                   314                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                   329                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                   352                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                   443                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples      4063858                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     11.535492                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.052377                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511      4063784    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023           21      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1024-1535           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1536-2047           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-2559           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2560-3071            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::3072-3583            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::3584-4095            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4096-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::5632-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total      4063858                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples      4063858                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.271167                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.254082                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.786757                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16-19      4028657     99.13%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20-23        35100      0.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24-27           55      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28-31           15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::32-35           14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::36-39            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::40-43            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::44-47            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::48-51            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::64-67            6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::108-111            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total      4063858                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ             1282985536                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys             4283216448                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys          4257016896                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                     1.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     1.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                 2420308666249000                       # Total gap between requests
system.mem_ctrls0.avgGap                  18137648.98                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.mmu.dtb.walker      5908160                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.mmu.itb.walker       410240                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.inst   2891454272                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data    102453056                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.pc.south_bridge.ide         5184                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks   4231917696                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.mmu.dtb.walker 2441.077075157961                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.mmu.itb.walker 169.499041886611                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.inst 1194663.437897204887                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 42330.574371966017                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.pc.south_bridge.ide 2.141875568302                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 1748503.302493652096                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.mmu.dtb.walker        92316                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.mmu.itb.walker         6410                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.inst     65209581                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data      1616856                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.pc.south_bridge.ide           94                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks     66515889                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.mmu.dtb.walker   2927057250                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.mmu.itb.walker    197859000                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst 1511759111783                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data  46177147982                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.pc.south_bridge.ide      6609460                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 60139363457053352                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.mmu.dtb.walker     31706.93                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.mmu.itb.walker     30867.24                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     23183.08                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     28559.84                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.pc.south_bridge.ide     70313.40                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks 904135303.03                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.mmu.dtb.walker      5908224                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.mmu.itb.walker       410240                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.inst   4173413184                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data    103478784                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.pc.south_bridge.ide         6016                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total   4283216448                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst   4173413184                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total   4173413184                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks     83775744                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total     83775744                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.mmu.dtb.walker        92316                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.mmu.itb.walker         6410                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst     65209581                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data      1616856                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.pc.south_bridge.ide           94                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total      66925257                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks      1308996                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total      1308996                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.mmu.dtb.walker         2441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.mmu.itb.walker          169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.inst      1724331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data        42754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.pc.south_bridge.ide            2                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total         1769698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      1724331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      1724331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks        34614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total          34614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks        34614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.mmu.dtb.walker         2441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.mmu.itb.walker          169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      1724331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data        42754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.pc.south_bridge.ide            2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total        1804312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts            46878608                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts           66123714                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0      4811376                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1       548083                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2      2311492                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3      7718946                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4      2174201                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5      2710283                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6      4184913                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7       451057                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8      1540249                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9      8387368                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10      2818092                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11      7075042                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12       479888                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13       940224                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14       247810                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15       479584                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0      8335228                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1       560693                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2      4819617                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3     10782317                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4      5362313                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5      2874364                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6      6601096                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7       404697                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8      1567819                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9     10074409                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10      4648940                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11      7305835                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12      1135394                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13       938563                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14       235423                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15       477006                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat           682093885475                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat         234393040000                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat      1561067785475                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               14550.22                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          33300.22                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits           33193434                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits          51322958                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           70.81                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          77.62                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples     28485921                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   253.884945                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   178.925615                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   233.773494                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127      7224121     25.36%     25.36% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255     10307976     36.19%     61.55% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383      4572981     16.05%     77.60% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511      2000423      7.02%     84.62% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639      1528855      5.37%     89.99% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767      1050198      3.69%     93.68% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895       715522      2.51%     96.19% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023       265246      0.93%     97.12% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151       820599      2.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total     28485921                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead           3000230912                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten        4231917696                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW               1.239607                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW               1.748503                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   0.02                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              74.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   133323070860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy    70862877525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  177859906140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 207444496500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 191057121740160.031250                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 37585291695660                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 897747755887680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 1126979659674525                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   465.634683                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE 2333593956502016                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF 80819425440000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT 5895284312484                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy    70066469340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy    37241192670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  156853354980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 137721290580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 191057121740160.031250                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 37453176807240                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 897859010530560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 1126771191385530                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   465.548551                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE 2333884123415262                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF 80819425440000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT 5605117399238                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples   2910124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.mmu.dtb.walker::samples   3840500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.mmu.itb.walker::samples    144367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples    108645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples   2956098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     3880.553488818500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       179000                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       179000                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState          638115959                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2735224                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    7149555                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2969599                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  7149555                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2969599                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 99945                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                59475                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     28.23                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              7149555                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2969599                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                6007371                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 460068                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 380346                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 201154                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    585                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     76                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 17338                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 22444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                114012                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                118136                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                121097                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                182245                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                205836                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                190358                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                190621                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                187547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                192315                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                209962                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                208192                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                201088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                193447                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                186422                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                184474                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                182914                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   251                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                   138                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples       179000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     39.030777                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  4488.305314                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-65535       178993    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-131071            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::131072-196607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::786432-851967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1.6384e+06-1.70394e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       179000                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       179000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.257497                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.241337                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.764002                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          156872     87.64%     87.64% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            4385      2.45%     90.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           13894      7.76%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2613      1.46%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             741      0.41%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             138      0.08%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             180      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23             147      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::33               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::43               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       179000                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                6396480                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys              457571520                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           190054336                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                     0.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                 2420299959744500                       # Total gap between requests
system.mem_ctrls1.avgGap                 239180069.77                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.mmu.dtb.walker    245792000                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.mmu.itb.walker      9239488                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.inst      6953280                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data    189190272                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks    186245888                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.mmu.dtb.walker 101553.989136588294                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.mmu.itb.walker 3817.483335420347                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.inst 2872.889766890935                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 78167.828193904541                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 76951.295756925523                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.mmu.dtb.walker      3841147                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.mmu.itb.walker       144456                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.inst       128632                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data      3035320                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks      2969599                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.mmu.dtb.walker 116736520512                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.mmu.itb.walker   4555647250                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst   3602950500                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data 106778881026                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 66895785583587888                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.mmu.dtb.walker     30391.06                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.mmu.itb.walker     31536.57                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     28009.75                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     35178.79                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks 22526875037.20                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.mmu.dtb.walker    245833408                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.mmu.itb.walker      9245184                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.inst      8232448                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data    194260480                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total    457571520                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst      8232448                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total      8232448                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks    181821696                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total    181821696                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.mmu.dtb.walker      3841147                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.mmu.itb.walker       144456                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst       128632                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data      3035320                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total       7149555                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks      2840964                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total      2840964                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.mmu.dtb.walker       101571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.mmu.itb.walker         3820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.inst         3401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data        80263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total          189055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst         3401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total         3401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks        75123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total          75123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks        75123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.mmu.dtb.walker       101571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.mmu.itb.walker         3820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst         3401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data        80263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total         264178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts             7049610                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts            2910092                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0       237584                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1       195929                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2       207155                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3      1353285                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4      1352222                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5       213635                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6       226596                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7       230785                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8       270920                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9       209010                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10       201503                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11       220772                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12       222035                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13       211458                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14      1506878                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15       189843                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0       197061                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1       181404                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2       188029                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3       183228                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4       181110                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5       182058                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6       173450                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7       173556                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8       190325                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9       179490                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10       180450                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11       179966                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12       176035                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13       180910                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14       190327                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15       172693                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat            99493811788                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat          35248050000                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat      231673999288                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               14113.38                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          32863.38                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits            4103340                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits           2561788                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           58.21                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          88.03                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples      3294571                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   193.476038                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   115.751506                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   277.679554                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127      1689056     51.27%     51.27% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255      1144561     34.74%     86.01% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383        64926      1.97%     87.98% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511        35972      1.09%     89.07% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639        23927      0.73%     89.80% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767        16881      0.51%     90.31% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895        16561      0.50%     90.81% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023        17980      0.55%     91.36% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151       284707      8.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total      3294571                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead            451175040                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten         186245888                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW               0.186412                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW               0.076951                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   0.00                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              66.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy    14319405660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy     7610937015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy   28682743740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy   7620657120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 191057121740160.031250                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 36580453816620                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 898593935154240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 1126289744454555                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   465.349631                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE 2335801912563040                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF 80819425440000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT 3687328251460                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy     9203852700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy     4891959930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy   21651471660                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy   7570023120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 191057121740160.031250                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 36571091131710                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 898601819520480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 1126273349699760                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   465.342857                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE 2335822324759857                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF 80819425440000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT 3666916054643                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               43777                       # Transaction distribution
system.membus.trans_dist::ReadResp           71392161                       # Transaction distribution
system.membus.trans_dist::WriteReq             629699                       # Transaction distribution
system.membus.trans_dist::WriteResp            629699                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4149960                       # Transaction distribution
system.membus.trans_dist::WritebackClean     65337957                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4680276                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7824                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2779475                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2779475                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       65338356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6010028                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         49376                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.mem_side_port::system.cpu.interrupts.int_responder         7136                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.apicbridge.mem_side_port::total         7136                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.iocache.mem_side_port::system.mem_ctrls0.port       105948                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.iocache.mem_side_port::total       105948                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls0.port    195628506                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls1.port       386020                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total    196014526                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.bridge.cpu_side_port       126832                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.interrupts.pio      1212984                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls0.port      4853634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls1.port      9112932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total     15306382                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.itb_walker_cache.mem_side_port::system.mem_ctrls0.port        19274                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.itb_walker_cache.mem_side_port::system.mem_ctrls1.port       448930                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.itb_walker_cache.mem_side_port::total       468204                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dtb_walker_cache.mem_side_port::system.mem_ctrls0.port       277256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dtb_walker_cache.mem_side_port::system.mem_ctrls1.port     11595564                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dtb_walker_cache.mem_side_port::total     11872820                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              223775016                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.apicbridge.mem_side_port::system.cpu.interrupts.int_responder        14272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.apicbridge.mem_side_port::total        14272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.iocache.mem_side_port::system.mem_ctrls0.port      3166080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.iocache.mem_side_port::total      3166080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls0.port   8346806016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls1.port     16468864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total   8363274880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.bridge.cpu_side_port        65977                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.interrupts.pio      2425968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls0.port    184094336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls1.port    376082176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total    562668457                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.itb_walker_cache.mem_side_port::system.mem_ctrls0.port       410368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.itb_walker_cache.mem_side_port::system.mem_ctrls1.port      9245184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.itb_walker_cache.mem_side_port::total      9655552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dtb_walker_cache.mem_side_port::system.mem_ctrls0.port      5908224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dtb_walker_cache.mem_side_port::system.mem_ctrls1.port    245833408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dtb_walker_cache.mem_side_port::total    251741632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              9190520873                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                            53047                       # Total snoops (count)
system.membus.snoopTraffic                    3395008                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          74858535                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.021031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.152492                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                73383948     98.03%     98.03% # Request fanout histogram
system.membus.snoop_fanout::1                 1374831      1.84%     99.87% # Request fanout histogram
system.membus.snoop_fanout::2                   99756      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total            74858535                       # Request fanout histogram
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           101490500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1213656499                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             8679542                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy        408754525879                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy         27130866442                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5111542                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18053266                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy       341893453698                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy        25207325036                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          856318750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy        21514110734                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoop_filter.totRequests      148353380                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hitSingleRequests     74069118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hitMultiRequests      1574096                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.default_bus.trans_dist::ReadReq            1                       # Transaction distribution
system.pc.default_bus.trans_dist::ReadResp            1                       # Transaction distribution
system.pc.default_bus.trans_dist::WriteReq            7                       # Transaction distribution
system.pc.default_bus.trans_dist::WriteResp            7                       # Transaction distribution
system.pc.default_bus.pkt_count_system.iobus.default::system.pc.empty_isa.pio           16                       # Packet count per connected requestor and responder (bytes)
system.pc.default_bus.pkt_count_system.iobus.default::total           16                       # Packet count per connected requestor and responder (bytes)
system.pc.default_bus.pkt_size_system.iobus.default::system.pc.empty_isa.pio            8                       # Cumulative packet size per connected requestor and responder (bytes)
system.pc.default_bus.pkt_size_system.iobus.default::total            8                       # Cumulative packet size per connected requestor and responder (bytes)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.default_bus.reqLayer0.occupancy        18000                       # Layer occupancy (ticks)
system.pc.default_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.pc.default_bus.respLayer0.occupancy        12000                       # Layer occupancy (ticks)
system.pc.default_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages           53                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes       217088                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs           53                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          771                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      3160064                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          773                       # Number of DMA write transactions.
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 2420308666254500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.workload.inst.arm                            0                       # number of arm instructions executed
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
