// Seed: 2978498438
module module_0;
  assign id_1 = 1;
  assign id_1 = 1 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1[""] = id_3;
  assign id_1 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  xor primCall (id_1, id_2, id_3, id_4);
  id_6(
      .id_0(id_1),
      .id_1(1),
      .id_2(id_5),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(id_5 == id_4),
      .id_7(id_2),
      .id_8(id_2),
      .id_9('b0),
      .id_10(id_1)
  );
endmodule
