

================================================================
== Vivado HLS Report for 'k2c_dense'
================================================================
* Date:           Tue Apr 23 19:23:14 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5_Base_line
* Solution:       Base_line
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.348|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_3_fu_236          |k2c_dot_3          |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_fu_261  |k2c_affine_matmul  |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|        60|          1|          1|     ?|    yes   |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        13|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|        60|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     589|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     88|   14972|   10873|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     519|
|Register         |        0|      -|    1214|     256|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     88|   16186|   12237|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|     11|       6|       9|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+-------+------+
    |           Instance           |        Module        | BRAM_18K| DSP48E|   FF  |  LUT |
    +------------------------------+----------------------+---------+-------+-------+------+
    |grp_k2c_affine_matmul_fu_261  |k2c_affine_matmul     |        0|     24|   1817|  1239|
    |grp_k2c_dot_3_fu_236          |k2c_dot_3             |        0|     39|  10422|  7315|
    |sample0_fadd_32nscud_U193     |sample0_fadd_32nscud  |        0|      2|    324|   236|
    |sample0_fdiv_32nsrcU_U194     |sample0_fdiv_32nsrcU  |        0|      0|   1438|   846|
    |sample0_fexp_32nssc4_U195     |sample0_fexp_32nssc4  |        0|      7|    444|  1042|
    |sample0_mul_64s_6bkb_U196     |sample0_mul_64s_6bkb  |        0|     16|    527|   195|
    +------------------------------+----------------------+---------+-------+-------+------+
    |Total                         |                      |        0|     88|  14972| 10873|
    +------------------------------+----------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_70_fu_429_p2           |     +    |      0|  0|  21|          14|           1|
    |i_71_fu_373_p2           |     +    |      0|  0|  71|          64|          64|
    |i_fu_388_p2              |     +    |      0|  0|  21|          14|           1|
    |j_fu_352_p2              |     +    |      0|  0|  71|           1|          64|
    |tmp_29_fu_315_p2         |     +    |      0|  0|  71|          64|           2|
    |tmp_i_50_fu_362_p2       |     +    |      0|  0|  22|          15|          15|
    |exitcond8_fu_383_p2      |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_fu_424_p2       |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_i_fu_347_p2     |   icmp   |      0|  0|  29|          64|          64|
    |icmp_fu_332_p2           |   icmp   |      0|  0|  29|          63|           1|
    |tmp_fu_309_p2            |   icmp   |      0|  0|  29|          64|           2|
    |tmp_i_fu_338_p2          |   icmp   |      0|  0|  29|          64|          64|
    |outrows1_fu_408_p3       |  select  |      0|  0|  64|           1|          64|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |tmp_37_neg_fu_398_p2     |    xor   |      0|  0|  33|          32|          33|
    |tmp_42_neg_fu_439_p2     |    xor   |      0|  0|  33|          32|          33|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 589|         626|         542|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  129|         28|    1|         28|
    |ap_enable_reg_pp0_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter59  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter59  |    9|          2|    1|          2|
    |bias_array_address0       |   15|          3|   14|         42|
    |bias_array_ce0            |   15|          3|    1|          3|
    |grp_fu_277_p0             |   15|          3|   32|         96|
    |grp_fu_277_p1             |   15|          3|   32|         96|
    |grp_fu_287_p1             |   15|          3|   32|         96|
    |i1_reg_225                |    9|          2|   14|         28|
    |i3_reg_214                |    9|          2|   14|         28|
    |i_i_reg_190               |    9|          2|   64|        128|
    |input_array_address0      |   15|          3|   14|         42|
    |input_array_ce0           |   15|          3|    1|          3|
    |input_shape_address0      |   15|          3|    3|          9|
    |input_shape_ce0           |   15|          3|    1|          3|
    |j_i_reg_202               |    9|          2|   64|        128|
    |kernel_array_address0     |   15|          3|   14|         42|
    |kernel_array_ce0          |   15|          3|    1|          3|
    |kernel_shape_address0     |   21|          4|    3|         12|
    |kernel_shape_ce0          |   15|          3|    1|          3|
    |output_array_address0     |   33|          6|   14|         84|
    |output_array_address1     |   15|          3|   14|         42|
    |output_array_ce0          |   21|          4|    1|          4|
    |output_array_d0           |   27|          5|   32|        160|
    |output_array_we0          |   21|          4|    1|          4|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  519|        106|  372|       1092|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  27|   0|   27|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                    |   1|   0|    1|          0|
    |bias_array_load_reg_532                    |  32|   0|   32|          0|
    |exitcond8_reg_542                          |   1|   0|    1|          0|
    |exitcond_reg_594                           |   1|   0|    1|          0|
    |grp_k2c_affine_matmul_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dot_3_fu_236_ap_start_reg          |   1|   0|    1|          0|
    |i1_reg_225                                 |  14|   0|   14|          0|
    |i3_reg_214                                 |  14|   0|   14|          0|
    |i_i_reg_190                                |  64|   0|   64|          0|
    |icmp_reg_490                               |   1|   0|    1|          0|
    |innerdim_reg_584                           |  64|   0|   64|          0|
    |j_i_reg_202                                |  64|   0|   64|          0|
    |j_reg_512                                  |  64|   0|   64|          0|
    |outcols_reg_573                            |  64|   0|   64|          0|
    |output_array_addr_2_reg_603                |  14|   0|   14|          0|
    |output_array_addr_5_reg_522                |  14|   0|   14|          0|
    |output_array_addr_reg_551                  |  14|   0|   14|          0|
    |output_array_load_5_reg_537                |  32|   0|   32|          0|
    |outrows1_reg_567                           |  64|   0|   64|          0|
    |reg_292                                    |  32|   0|   32|          0|
    |reg_298                                    |  32|   0|   32|          0|
    |reg_303                                    |  32|   0|   32|          0|
    |tmp_29_reg_485                             |  64|   0|   64|          0|
    |tmp_31_reg_589                             |  64|   0|   64|          0|
    |tmp_37_neg_reg_557                         |  32|   0|   32|          0|
    |tmp_42_neg_reg_609                         |  32|   0|   32|          0|
    |exitcond8_reg_542                          |  64|  64|    1|          0|
    |exitcond_reg_594                           |  64|  64|    1|          0|
    |output_array_addr_2_reg_603                |  64|  64|   14|          0|
    |output_array_addr_reg_551                  |  64|  64|   14|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1214| 256|  988|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     k2c_dense     | return value |
|output_array_address0  | out |   14|  ap_memory |    output_array   |     array    |
|output_array_ce0       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_we0       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_d0        | out |   32|  ap_memory |    output_array   |     array    |
|output_array_q0        |  in |   32|  ap_memory |    output_array   |     array    |
|output_array_address1  | out |   14|  ap_memory |    output_array   |     array    |
|output_array_ce1       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_we1       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_d1        | out |   32|  ap_memory |    output_array   |     array    |
|output_array_q1        |  in |   32|  ap_memory |    output_array   |     array    |
|output_numel_read      |  in |   64|   ap_none  | output_numel_read |    scalar    |
|input_array_address0   | out |   14|  ap_memory |    input_array    |     array    |
|input_array_ce0        | out |    1|  ap_memory |    input_array    |     array    |
|input_array_q0         |  in |   32|  ap_memory |    input_array    |     array    |
|input_ndim_read        |  in |   64|   ap_none  |  input_ndim_read  |    scalar    |
|input_numel_read       |  in |   64|   ap_none  |  input_numel_read |    scalar    |
|input_shape_address0   | out |    3|  ap_memory |    input_shape    |     array    |
|input_shape_ce0        | out |    1|  ap_memory |    input_shape    |     array    |
|input_shape_q0         |  in |   64|  ap_memory |    input_shape    |     array    |
|kernel_array_address0  | out |   14|  ap_memory |    kernel_array   |     array    |
|kernel_array_ce0       | out |    1|  ap_memory |    kernel_array   |     array    |
|kernel_array_q0        |  in |   32|  ap_memory |    kernel_array   |     array    |
|kernel_ndim_read       |  in |   64|   ap_none  |  kernel_ndim_read |    scalar    |
|kernel_numel_read      |  in |   64|   ap_none  | kernel_numel_read |    scalar    |
|kernel_shape_address0  | out |    3|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_ce0       | out |    1|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_q0        |  in |   64|  ap_memory |    kernel_shape   |     array    |
|bias_array_address0    | out |   14|  ap_memory |     bias_array    |     array    |
|bias_array_ce0         | out |    1|  ap_memory |     bias_array    |     array    |
|bias_array_q0          |  in |   32|  ap_memory |     bias_array    |     array    |
|bias_numel_read        |  in |   64|   ap_none  |  bias_numel_read  |    scalar    |
|fwork_address0         | out |    5|  ap_memory |       fwork       |     array    |
|fwork_ce0              | out |    1|  ap_memory |       fwork       |     array    |
|fwork_we0              | out |    1|  ap_memory |       fwork       |     array    |
|fwork_d0               | out |   32|  ap_memory |       fwork       |     array    |
|fwork_q0               |  in |   32|  ap_memory |       fwork       |     array    |
|fwork_address1         | out |    5|  ap_memory |       fwork       |     array    |
|fwork_ce1              | out |    1|  ap_memory |       fwork       |     array    |
|fwork_q1               |  in |   32|  ap_memory |       fwork       |     array    |
+-----------------------+-----+-----+------------+-------------------+--------------+

