Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1545 LCs used as LUT4 only
Info:      184 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      534 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'uut' to X12/Y31/pll_3
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk_hf
Info:   PLL 'uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'uut_PLL$nextpnr_LOCK_lut_through' to X1/Y30/lc0
Info: Promoting globals..
Info: promoting clk_proc (fanout 605)
Info: promoting clk_pll (fanout 129)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [cen] (fanout 48)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: promoting $PACKER_GND_NET (fanout 2)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x05e6df97

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x1727ea82

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2268/ 5280    42%
Info: 	        ICESTORM_RAM:     8/   30    26%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     7/    8    87%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     2/    8    25%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 12 cells based on constraints.
Info: Creating initial placement for remaining 2283 cells.
Info:   initial placement placed 500/2283 cells
Info:   initial placement placed 1000/2283 cells
Info:   initial placement placed 1500/2283 cells
Info:   initial placement placed 2000/2283 cells
Info:   initial placement placed 2283/2283 cells
Info: Initial placement time 0.71s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 2645, wirelen = 57581
Info:   at iteration #5: temp = 0.062500, timing cost = 2519, wirelen = 57146
Info:   at iteration #10: temp = 0.011391, timing cost = 3007, wirelen = 56930
Info:   at iteration #15: temp = 0.006726, timing cost = 2686, wirelen = 57103
Info:   at iteration #20: temp = 0.003972, timing cost = 2535, wirelen = 55997
Info:   at iteration #25: temp = 0.002345, timing cost = 2787, wirelen = 56552
Info:   at iteration #30: temp = 0.001539, timing cost = 2768, wirelen = 54452
Info:   at iteration #35: temp = 0.001010, timing cost = 2322, wirelen = 53516
Info:   at iteration #40: temp = 0.000736, timing cost = 2421, wirelen = 52258
Info:   at iteration #45: temp = 0.000538, timing cost = 2666, wirelen = 51845
Info:   at iteration #50: temp = 0.000486, timing cost = 2424, wirelen = 50216
Info:   at iteration #55: temp = 0.000395, timing cost = 2413, wirelen = 49628
Info:   at iteration #60: temp = 0.000339, timing cost = 2953, wirelen = 47574
Info:   at iteration #65: temp = 0.000291, timing cost = 2757, wirelen = 47168
Info:   at iteration #70: temp = 0.000262, timing cost = 2093, wirelen = 45535
Info:   at iteration #75: temp = 0.000225, timing cost = 2888, wirelen = 45248
Info:   at iteration #80: temp = 0.000203, timing cost = 1898, wirelen = 42468
Info:   at iteration #85: temp = 0.000193, timing cost = 2348, wirelen = 40795
Info:   at iteration #90: temp = 0.000174, timing cost = 2406, wirelen = 37872
Info:   at iteration #95: temp = 0.000157, timing cost = 2410, wirelen = 37408
Info:   at iteration #100: temp = 0.000149, timing cost = 2655, wirelen = 35273
Info:   at iteration #105: temp = 0.000142, timing cost = 1672, wirelen = 33741
Info:   at iteration #110: temp = 0.000142, timing cost = 1771, wirelen = 31679
Info:   at iteration #115: temp = 0.000135, timing cost = 2496, wirelen = 28727
Info:   at iteration #120: temp = 0.000128, timing cost = 2364, wirelen = 26925
Info:   at iteration #125: temp = 0.000122, timing cost = 2009, wirelen = 25633
Info:   at iteration #130: temp = 0.000115, timing cost = 1567, wirelen = 24516
Info:   at iteration #135: temp = 0.000115, timing cost = 1979, wirelen = 23099
Info:   at iteration #140: temp = 0.000104, timing cost = 1975, wirelen = 22394
Info:   at iteration #145: temp = 0.000104, timing cost = 1915, wirelen = 20970
Info:   at iteration #150: temp = 0.000099, timing cost = 1680, wirelen = 19540
Info:   at iteration #155: temp = 0.000094, timing cost = 1800, wirelen = 18609
Info: Legalising relative constraints...
Info:     moved 15 cells, 9 unplaced (after legalising chains)
Info:        average distance 0.933333
Info:        maximum distance 1.000000
Info:     moved 24 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 2.131465
Info:        maximum distance 7.615773
Info:   at iteration #160: temp = 0.000089, timing cost = 1637, wirelen = 17816
Info:   at iteration #165: temp = 0.000085, timing cost = 2125, wirelen = 16561
Info:   at iteration #170: temp = 0.000081, timing cost = 2032, wirelen = 15981
Info:   at iteration #175: temp = 0.000077, timing cost = 1949, wirelen = 14906
Info:   at iteration #180: temp = 0.000073, timing cost = 1700, wirelen = 14381
Info:   at iteration #185: temp = 0.000066, timing cost = 1834, wirelen = 13650
Info:   at iteration #190: temp = 0.000062, timing cost = 1986, wirelen = 13264
Info:   at iteration #195: temp = 0.000059, timing cost = 1780, wirelen = 12584
Info:   at iteration #200: temp = 0.000053, timing cost = 1670, wirelen = 12054
Info:   at iteration #205: temp = 0.000048, timing cost = 1594, wirelen = 11693
Info:   at iteration #210: temp = 0.000044, timing cost = 1496, wirelen = 11325
Info:   at iteration #215: temp = 0.000035, timing cost = 1547, wirelen = 10566
Info:   at iteration #220: temp = 0.000028, timing cost = 1524, wirelen = 10099
Info:   at iteration #225: temp = 0.000018, timing cost = 1509, wirelen = 9829
Info:   at iteration #230: temp = 0.000011, timing cost = 1494, wirelen = 9533
Info:   at iteration #235: temp = 0.000005, timing cost = 1480, wirelen = 9400
Info:   at iteration #240: temp = 0.000002, timing cost = 1481, wirelen = 9361
Info:   at iteration #245: temp = 0.000001, timing cost = 1473, wirelen = 9353
Info:   at iteration #250: temp = 0.000000, timing cost = 1473, wirelen = 9340
Info:   at iteration #255: temp = 0.000000, timing cost = 1472, wirelen = 9338
Info:   at iteration #255: temp = 0.000000, timing cost = 1472, wirelen = 9340 
Info: SA placement time 22.15s

Info: Max frequency for clock 'clk_proc_$glb_clk': 17.21 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock  'clk_pll_$glb_clk': 17.72 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Info: Max delay posedge $PACKER_GND_NET_$glb_clk -> posedge clk_proc_$glb_clk       : 15.34 ns
Info: Max delay posedge clk_pll_$glb_clk         -> posedge $PACKER_GND_NET_$glb_clk: 20.65 ns
Info: Max delay posedge clk_pll_$glb_clk         -> <async>                         : 6.78 ns
Info: Max delay posedge clk_pll_$glb_clk         -> posedge clk_proc_$glb_clk       : 54.13 ns
Info: Max delay posedge clk_proc_$glb_clk        -> posedge $PACKER_GND_NET_$glb_clk: 26.37 ns
Info: Max delay posedge clk_proc_$glb_clk        -> posedge clk_pll_$glb_clk        : 60.43 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 22900,  25767) |*+
Info: [ 25767,  28634) |*+
Info: [ 28634,  31501) |+
Info: [ 31501,  34368) |*+
Info: [ 34368,  37235) |***+
Info: [ 37235,  40102) |***+
Info: [ 40102,  42969) |*+
Info: [ 42969,  45836) | 
Info: [ 45836,  48703) |+
Info: [ 48703,  51570) |*+
Info: [ 51570,  54437) |*****+
Info: [ 54437,  57304) |******+
Info: [ 57304,  60171) |*************+
Info: [ 60171,  63038) |*************+
Info: [ 63038,  65905) |***************+
Info: [ 65905,  68772) |**************************+
Info: [ 68772,  71639) |********************************+
Info: [ 71639,  74506) |***************+
Info: [ 74506,  77373) |**********+
Info: [ 77373,  80240) |************************************************************ 
Info: Checksum: 0x1976b8b2

Info: Routing..
Info: Setting up routing queue.
Info: Routing 6884 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       39        960 |   39   960 |      5931|       0.29       0.29|
Info:       2000 |      186       1813 |  147   853 |      5146|       0.12       0.41|
Info:       3000 |      390       2609 |  204   796 |      4412|       0.09       0.50|
Info:       4000 |      710       3289 |  320   680 |      3800|       0.15       0.65|
Info:       5000 |      827       4172 |  117   883 |      2970|       0.20       0.85|
Info:       6000 |      963       5036 |  136   864 |      2187|       0.16       1.01|
Info:       7000 |     1144       5855 |  181   819 |      1461|       0.17       1.18|
Info:       8000 |     1436       6563 |  292   708 |       956|       0.29       1.47|
Info:       9000 |     1825       7174 |  389   611 |       615|       0.33       1.80|
Info:       9814 |     1969       7845 |  144   671 |         0|       0.34       2.14|
Info: Routing complete.
Info: Router1 time 2.14s
Info: Checksum: 0x39f04807

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_48_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[106] budget -2.172000 ns (15,21) -> (15,20)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3 budget -1.045000 ns (15,20) -> (14,20)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  7.0  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1 budget -1.639000 ns (14,20) -> (13,20)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  1.8 11.8    Net processor.mfwd2 budget -0.584000 ns (13,20) -> (14,19)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 12.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 14.4    Net processor.mem_fwd2_mux_out[0] budget -1.691000 ns (14,19) -> (13,19)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 15.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.2 19.9    Net data_WrData[0] budget -2.499000 ns (13,19) -> (13,7)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 21.1  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  2.4 23.5    Net processor.alu_mux_out[0] budget -0.218000 ns (13,7) -> (13,10)
Info:                Sink processor.alu_main.input2_SB_LUT4_O_31_LC.I3
Info:  0.9 24.3  Source processor.alu_main.input2_SB_LUT4_O_31_LC.O
Info:  1.8 26.1    Net processor.alu_main.input2[0] budget -0.890000 ns (13,10) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.I2
Info:  0.6 26.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[1] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[2] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.CIN
Info:  0.3 27.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.COUT
Info:  0.0 27.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[3] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.CIN
Info:  0.3 27.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.COUT
Info:  0.0 27.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.CIN
Info:  0.3 27.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 27.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 28.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 28.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.6 28.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7] budget 0.560000 ns (13,11) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 29.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 29.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 30.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 30.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 30.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 30.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 30.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 30.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 30.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 30.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 31.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.6 31.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15] budget 0.560000 ns (13,12) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 32.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 32.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 32.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.0 32.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.CIN
Info:  0.3 32.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.COUT
Info:  0.0 32.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[19] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.CIN
Info:  0.3 33.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.COUT
Info:  0.0 33.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[20] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.CIN
Info:  0.3 33.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.COUT
Info:  0.0 33.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[21] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.CIN
Info:  0.3 33.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.COUT
Info:  0.0 33.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[22] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.CIN
Info:  0.3 33.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.COUT
Info:  0.6 34.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[23] budget 0.560000 ns (13,13) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.CIN
Info:  0.3 34.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.COUT
Info:  0.0 34.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[24] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.CIN
Info:  0.3 35.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.COUT
Info:  0.0 35.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[25] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.CIN
Info:  0.3 35.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.COUT
Info:  0.0 35.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[26] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.CIN
Info:  0.3 35.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.COUT
Info:  0.0 35.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[27] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.CIN
Info:  0.3 35.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.COUT
Info:  0.0 35.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[28] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.CIN
Info:  0.3 36.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.COUT
Info:  0.0 36.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[29] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.CIN
Info:  0.3 36.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.COUT
Info:  0.0 36.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[30] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.CIN
Info:  0.3 36.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.COUT
Info:  1.2 37.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[31] budget 1.220000 ns (13,14) -> (13,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.I3
Info:  0.9 38.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.O
Info:  3.0 41.8    Net processor.alu_main.adder_output[31] budget 0.540000 ns (13,15) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 43.0  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 44.8    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.309000 ns (12,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 46.0  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 47.7    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3 budget -0.430000 ns (11,11) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_LC.I3
Info:  0.9 48.6  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_LC.O
Info:  1.8 50.4    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3 budget 0.149000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_LC.I3
Info:  0.9 51.2  Source processor.alu_main.ALUOut_SB_LUT4_O_7_LC.O
Info:  1.8 53.0    Net processor.alu_result[0] budget 1.189000 ns (10,10) -> (9,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 54.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 56.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.234000 ns (9,10) -> (8,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 56.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 58.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 0.588000 ns (8,10) -> (7,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 59.8  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 26.2 ns logic, 33.6 ns routing

Info: Critical path report for clock 'clk_pll_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  1.8  3.2    Net data_out[0] budget -0.574000 ns (8,20) -> (9,19)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  2.8  7.2    Net processor.dataMemOut_fwd_mux_out[0] budget -5.164000 ns (9,19) -> (14,19)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  8.5  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 10.2    Net processor.mem_fwd2_mux_out[0] budget -1.691000 ns (14,19) -> (13,19)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 11.4  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.2 15.7    Net data_WrData[0] budget -2.499000 ns (13,19) -> (13,7)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 16.9  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  2.4 19.3    Net processor.alu_mux_out[0] budget -0.218000 ns (13,7) -> (13,10)
Info:                Sink processor.alu_main.input2_SB_LUT4_O_31_LC.I3
Info:  0.9 20.2  Source processor.alu_main.input2_SB_LUT4_O_31_LC.O
Info:  1.8 21.9    Net processor.alu_main.input2[0] budget -0.890000 ns (13,10) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.I2
Info:  0.6 22.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.COUT
Info:  0.0 22.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[1] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.CIN
Info:  0.3 22.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.COUT
Info:  0.0 22.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[2] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.CIN
Info:  0.3 23.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.COUT
Info:  0.0 23.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[3] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.CIN
Info:  0.3 23.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.COUT
Info:  0.0 23.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.CIN
Info:  0.3 23.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 23.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 23.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 23.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 24.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.6 24.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7] budget 0.560000 ns (13,11) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 25.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.0 25.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 25.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 25.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 25.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 25.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 25.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 25.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 26.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 26.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 26.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 26.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.6 27.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15] budget 0.560000 ns (13,12) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 27.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.0 27.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 28.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 28.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.0 28.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.CIN
Info:  0.3 28.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.COUT
Info:  0.0 28.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[19] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.CIN
Info:  0.3 28.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.COUT
Info:  0.0 28.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[20] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[21] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[22] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.CIN
Info:  0.3 29.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.COUT
Info:  0.6 30.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[23] budget 0.560000 ns (13,13) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.CIN
Info:  0.3 30.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.COUT
Info:  0.0 30.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[24] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.CIN
Info:  0.3 30.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.COUT
Info:  0.0 30.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[25] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.CIN
Info:  0.3 31.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.COUT
Info:  0.0 31.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[26] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.CIN
Info:  0.3 31.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.COUT
Info:  0.0 31.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[27] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.CIN
Info:  0.3 31.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.COUT
Info:  0.0 31.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[28] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[29] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.CIN
Info:  0.3 32.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.COUT
Info:  0.0 32.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[30] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.CIN
Info:  0.3 32.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.COUT
Info:  1.2 33.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[31] budget 1.220000 ns (13,14) -> (13,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.I3
Info:  0.9 34.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.O
Info:  3.0 37.6    Net processor.alu_main.adder_output[31] budget 0.540000 ns (13,15) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 38.8  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 40.6    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.309000 ns (12,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 41.8  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 43.5    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3 budget -0.430000 ns (11,11) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_LC.I3
Info:  0.9 44.4  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_LC.O
Info:  1.8 46.2    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3 budget 0.149000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_LC.I3
Info:  0.9 47.1  Source processor.alu_main.ALUOut_SB_LUT4_O_7_LC.O
Info:  1.8 48.8    Net processor.alu_result[0] budget -0.252000 ns (10,10) -> (9,11)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 50.0  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 51.8    Net data_addr[0] budget -0.532000 ns (9,11) -> (8,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I0
Info:  1.3 53.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  1.8 54.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 1.158000 ns (8,12) -> (8,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 56.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  2.4 58.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 0.366000 ns (8,12) -> (7,11)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 58.7  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 25.0 ns logic, 33.6 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET_$glb_clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source processor.pc_adder.dsp_inst.mac_inst_DSP.O_14
Info:  3.0  3.1    Net processor.pc_adder_out[14] budget 17.488001 ns (25,15) -> (23,15)
Info:                Sink processor.fence_mux.out_SB_LUT4_O_17_LC.I1
Info:  1.2  4.3  Source processor.fence_mux.out_SB_LUT4_O_17_LC.O
Info:  3.0  7.2    Net processor.fence_mux_out[14] budget 9.847000 ns (23,15) -> (20,15)
Info:                Sink processor.branch_predictor_mux.out_SB_LUT4_O_17_LC.I1
Info:  1.2  8.5  Source processor.branch_predictor_mux.out_SB_LUT4_O_17_LC.O
Info:  2.3 10.8    Net processor.branch_predictor_mux_out[14] budget 7.483000 ns (20,15) -> (17,15)
Info:                Sink processor.mistaken_branch_mux.out_SB_LUT4_O_17_LC.I1
Info:  1.2 12.0  Source processor.mistaken_branch_mux.out_SB_LUT4_O_17_LC.O
Info:  1.8 13.8    Net processor.pc_mux0[14] budget 6.478000 ns (17,15) -> (17,15)
Info:                Sink processor.pc_mux.out_SB_LUT4_O_17_LC.I1
Info:  1.2 14.9  Setup processor.pc_mux.out_SB_LUT4_O_17_LC.I1
Info: 5.0 ns logic, 10.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll_$glb_clk' -> 'posedge $PACKER_GND_NET_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_14_LC.O
Info:  1.8  3.2    Net data_out[18] budget -1.374000 ns (9,21) -> (10,21)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_13_LC.I2
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_13_LC.O
Info:  3.0  7.3    Net processor.dataMemOut_fwd_mux_out[18] budget -6.468000 ns (10,21) -> (13,20)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_13_LC.I2
Info:  1.2  8.5  Source processor.mem_fwd1_mux.out_SB_LUT4_O_13_LC.O
Info:  3.0 11.5    Net processor.mem_fwd1_mux_out[18] budget -0.854000 ns (13,20) -> (13,17)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_13_LC.I1
Info:  1.2 12.7  Source processor.wb_fwd1_mux.out_SB_LUT4_O_13_LC.O
Info:  3.6 16.3    Net processor.wb_fwd1_mux_out[18] budget 7.352000 ns (13,17) -> (9,16)
Info:                Sink processor.addr_adder_mux.out_SB_LUT4_O_13_LC.I2
Info:  1.2 17.5  Source processor.addr_adder_mux.out_SB_LUT4_O_13_LC.O
Info:  4.0 21.5    Net processor.addr_adder_mux_out[18] budget 8.787000 ns (9,16) -> (0,15)
Info:                Sink processor.addr_adder.dsp_inst.mac_inst_DSP.A_2
Info:  0.1 21.6  Setup processor.addr_adder.dsp_inst.mac_inst_DSP.A_2
Info: 6.3 ns logic, 15.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.O
Info:  5.7  7.1    Net led[4]$SB_IO_OUT budget 81.943001 ns (7,13) -> (6,31)
Info:                Sink led[4]$sb_io.D_OUT_0
Info: 1.4 ns logic, 5.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll_$glb_clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  1.8  3.2    Net data_out[0] budget -0.574000 ns (8,20) -> (9,19)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  2.8  7.2    Net processor.dataMemOut_fwd_mux_out[0] budget -5.164000 ns (9,19) -> (14,19)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  8.5  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 10.2    Net processor.mem_fwd2_mux_out[0] budget -1.691000 ns (14,19) -> (13,19)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 11.4  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.2 15.7    Net data_WrData[0] budget -2.499000 ns (13,19) -> (13,7)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 16.9  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  2.4 19.3    Net processor.alu_mux_out[0] budget -0.218000 ns (13,7) -> (13,10)
Info:                Sink processor.alu_main.input2_SB_LUT4_O_31_LC.I3
Info:  0.9 20.2  Source processor.alu_main.input2_SB_LUT4_O_31_LC.O
Info:  1.8 21.9    Net processor.alu_main.input2[0] budget -0.890000 ns (13,10) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.I2
Info:  0.6 22.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.COUT
Info:  0.0 22.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[1] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.CIN
Info:  0.3 22.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.COUT
Info:  0.0 22.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[2] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.CIN
Info:  0.3 23.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.COUT
Info:  0.0 23.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[3] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.CIN
Info:  0.3 23.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.COUT
Info:  0.0 23.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.CIN
Info:  0.3 23.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 23.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 23.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 23.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 24.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.6 24.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7] budget 0.560000 ns (13,11) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 25.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.0 25.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 25.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 25.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 25.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 25.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 25.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 25.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 26.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 26.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 26.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 26.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.6 27.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15] budget 0.560000 ns (13,12) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 27.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.0 27.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 28.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 28.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.0 28.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.CIN
Info:  0.3 28.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.COUT
Info:  0.0 28.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[19] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.CIN
Info:  0.3 28.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.COUT
Info:  0.0 28.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[20] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[21] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[22] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.CIN
Info:  0.3 29.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.COUT
Info:  0.6 30.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[23] budget 0.560000 ns (13,13) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.CIN
Info:  0.3 30.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.COUT
Info:  0.0 30.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[24] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.CIN
Info:  0.3 30.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.COUT
Info:  0.0 30.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[25] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.CIN
Info:  0.3 31.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.COUT
Info:  0.0 31.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[26] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.CIN
Info:  0.3 31.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.COUT
Info:  0.0 31.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[27] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.CIN
Info:  0.3 31.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.COUT
Info:  0.0 31.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[28] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[29] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.CIN
Info:  0.3 32.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.COUT
Info:  0.0 32.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[30] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.CIN
Info:  0.3 32.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.COUT
Info:  1.2 33.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[31] budget 1.220000 ns (13,14) -> (13,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.I3
Info:  0.9 34.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.O
Info:  3.0 37.6    Net processor.alu_main.adder_output[31] budget 0.540000 ns (13,15) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 38.8  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 40.6    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.309000 ns (12,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 41.8  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 43.5    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3 budget -0.430000 ns (11,11) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_LC.I3
Info:  0.9 44.4  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_LC.O
Info:  1.8 46.2    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3 budget 0.149000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_LC.I3
Info:  0.9 47.1  Source processor.alu_main.ALUOut_SB_LUT4_O_7_LC.O
Info:  1.8 48.8    Net processor.alu_result[0] budget 1.189000 ns (10,10) -> (9,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 50.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 51.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.234000 ns (9,10) -> (8,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 52.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 54.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 0.588000 ns (8,10) -> (7,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 55.6  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 24.5 ns logic, 31.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge $PACKER_GND_NET_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_48_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[106] budget -2.172000 ns (15,21) -> (15,20)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3 budget -1.045000 ns (15,20) -> (14,20)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  7.0  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1 budget -1.828000 ns (14,20) -> (14,19)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.I1
Info:  1.2 10.0  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.O
Info:  3.0 13.0    Net processor.mfwd1 budget -1.378000 ns (14,19) -> (12,23)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_8_LC.I3
Info:  0.9 13.8  Source processor.mem_fwd1_mux.out_SB_LUT4_O_8_LC.O
Info:  3.1 16.9    Net processor.mem_fwd1_mux_out[23] budget -1.394000 ns (12,23) -> (12,18)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_8_LC.I1
Info:  1.2 18.1  Source processor.wb_fwd1_mux.out_SB_LUT4_O_8_LC.O
Info:  3.1 21.2    Net processor.wb_fwd1_mux_out[23] budget 8.747000 ns (12,18) -> (11,15)
Info:                Sink processor.addr_adder_mux.out_SB_LUT4_O_8_LC.I2
Info:  1.2 22.4  Source processor.addr_adder_mux.out_SB_LUT4_O_8_LC.O
Info:  4.0 26.4    Net processor.addr_adder_mux_out[23] budget 7.850000 ns (11,15) -> (0,15)
Info:                Sink processor.addr_adder.dsp_inst.mac_inst_DSP.A_7
Info:  0.1 26.5  Setup processor.addr_adder.dsp_inst.mac_inst_DSP.A_7
Info: 8.1 ns logic, 18.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk_pll_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_48_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[106] budget -2.172000 ns (15,21) -> (15,20)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3 budget -1.045000 ns (15,20) -> (14,20)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  7.0  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1 budget -1.639000 ns (14,20) -> (13,20)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  1.8 11.8    Net processor.mfwd2 budget -0.584000 ns (13,20) -> (14,19)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 12.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 14.4    Net processor.mem_fwd2_mux_out[0] budget -1.691000 ns (14,19) -> (13,19)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 15.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.2 19.9    Net data_WrData[0] budget -2.499000 ns (13,19) -> (13,7)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 21.1  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  2.4 23.5    Net processor.alu_mux_out[0] budget -0.218000 ns (13,7) -> (13,10)
Info:                Sink processor.alu_main.input2_SB_LUT4_O_31_LC.I3
Info:  0.9 24.3  Source processor.alu_main.input2_SB_LUT4_O_31_LC.O
Info:  1.8 26.1    Net processor.alu_main.input2[0] budget -0.890000 ns (13,10) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.I2
Info:  0.6 26.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[1] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[2] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.CIN
Info:  0.3 27.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.COUT
Info:  0.0 27.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[3] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.CIN
Info:  0.3 27.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.COUT
Info:  0.0 27.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.CIN
Info:  0.3 27.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 27.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 28.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6] budget 0.000000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 28.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.6 28.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7] budget 0.560000 ns (13,11) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 29.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 29.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 30.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 30.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 30.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 30.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 30.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 30.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 30.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 30.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14] budget 0.000000 ns (13,12) -> (13,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 31.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.6 31.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15] budget 0.560000 ns (13,12) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 32.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 32.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 32.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.0 32.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.CIN
Info:  0.3 32.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.COUT
Info:  0.0 32.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[19] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.CIN
Info:  0.3 33.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.COUT
Info:  0.0 33.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[20] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.CIN
Info:  0.3 33.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.COUT
Info:  0.0 33.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[21] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.CIN
Info:  0.3 33.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.COUT
Info:  0.0 33.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[22] budget 0.000000 ns (13,13) -> (13,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.CIN
Info:  0.3 33.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.COUT
Info:  0.6 34.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[23] budget 0.560000 ns (13,13) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.CIN
Info:  0.3 34.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.COUT
Info:  0.0 34.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[24] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.CIN
Info:  0.3 35.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.COUT
Info:  0.0 35.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[25] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.CIN
Info:  0.3 35.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.COUT
Info:  0.0 35.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[26] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.CIN
Info:  0.3 35.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.COUT
Info:  0.0 35.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[27] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.CIN
Info:  0.3 35.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.COUT
Info:  0.0 35.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[28] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.CIN
Info:  0.3 36.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.COUT
Info:  0.0 36.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[29] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.CIN
Info:  0.3 36.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.COUT
Info:  0.0 36.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[30] budget 0.000000 ns (13,14) -> (13,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.CIN
Info:  0.3 36.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.COUT
Info:  1.2 37.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[31] budget 1.220000 ns (13,14) -> (13,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.I3
Info:  0.9 38.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.O
Info:  3.0 41.8    Net processor.alu_main.adder_output[31] budget 0.540000 ns (13,15) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 43.0  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 44.8    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.309000 ns (12,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 46.0  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 47.7    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3 budget -0.430000 ns (11,11) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_LC.I3
Info:  0.9 48.6  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_LC.O
Info:  1.8 50.4    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3 budget 0.149000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_LC.I3
Info:  0.9 51.2  Source processor.alu_main.ALUOut_SB_LUT4_O_7_LC.O
Info:  1.8 53.0    Net processor.alu_result[0] budget -0.252000 ns (10,10) -> (9,11)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 54.2  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 56.0    Net data_addr[0] budget -0.532000 ns (9,11) -> (8,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I0
Info:  1.3 57.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  1.8 59.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 1.158000 ns (8,12) -> (8,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 60.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  2.4 62.7    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 0.366000 ns (8,12) -> (7,11)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 62.8  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 26.8 ns logic, 36.1 ns routing

Info: Max frequency for clock 'clk_proc_$glb_clk': 16.71 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock  'clk_pll_$glb_clk': 17.05 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Info: Max delay posedge $PACKER_GND_NET_$glb_clk -> posedge clk_proc_$glb_clk       : 14.94 ns
Info: Max delay posedge clk_pll_$glb_clk         -> posedge $PACKER_GND_NET_$glb_clk: 21.64 ns
Info: Max delay posedge clk_pll_$glb_clk         -> <async>                         : 7.13 ns
Info: Max delay posedge clk_pll_$glb_clk         -> posedge clk_proc_$glb_clk       : 55.65 ns
Info: Max delay posedge clk_proc_$glb_clk        -> posedge $PACKER_GND_NET_$glb_clk: 26.52 ns
Info: Max delay posedge clk_proc_$glb_clk        -> posedge clk_pll_$glb_clk        : 62.84 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 20494,  23474) |+
Info: [ 23474,  26454) |*+
Info: [ 26454,  29434) |+
Info: [ 29434,  32414) |*+
Info: [ 32414,  35394) |***+
Info: [ 35394,  38374) |***+
Info: [ 38374,  41354) |*+
Info: [ 41354,  44334) |+
Info: [ 44334,  47314) |+
Info: [ 47314,  50294) |*+
Info: [ 50294,  53274) |***+
Info: [ 53274,  56254) |**+
Info: [ 56254,  59234) |***+
Info: [ 59234,  62214) |*****+
Info: [ 62214,  65194) |************************************+
Info: [ 65194,  68174) |*****************+
Info: [ 68174,  71154) |*****************************+
Info: [ 71154,  74134) |*************************+
Info: [ 74134,  77114) |*******+
Info: [ 77114,  80094) |************************************************************ 
