// Seed: 4049461228
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output id_4,
    output id_5
);
  logic id_6;
  type_12 id_7 (
      .id_0(id_2 | 1),
      .id_1(id_2),
      .id_2(id_3),
      .id_3(1'd0),
      .id_4(1)
  );
  assign id_4 = id_3;
  logic id_8;
endmodule
