{
  "Top": "umbral",
  "RtlTop": "umbral",
  "RtlPrefix": "",
  "RtlSubPrefix": "umbral_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 2, 5, 6>, 0>&",
      "srcSize": "96"
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 2, 5, 6>, 0>&",
      "srcSize": "96"
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/guill\/Documents\/Vitis_workspace\/TFM\/Umbral\/umbral.zip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top umbral -name umbral",
      "set_directive_top umbral -name umbral"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "umbral"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "16387"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "umbral",
    "Version": "1.0",
    "DisplayName": "Umbral",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_umbral_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/umbral.cpp"],
    "Vhdl": [
      "impl\/vhdl\/umbral_regslice_both.vhd",
      "impl\/vhdl\/umbral.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/umbral_regslice_both.v",
      "impl\/verilog\/umbral.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/umbral.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/guill\/Documents\/Vitis_workspace\/TFM\/Umbral\/solution1\/.debug\/umbral.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TDEST",
        "input_r_TID",
        "input_r_TKEEP",
        "input_r_TLAST",
        "input_r_TREADY",
        "input_r_TSTRB",
        "input_r_TUSER",
        "input_r_TVALID"
      ]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TDEST",
        "output_r_TID",
        "output_r_TKEEP",
        "output_r_TLAST",
        "output_r_TREADY",
        "output_r_TSTRB",
        "output_r_TUSER",
        "output_r_TVALID"
      ]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "input_r_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "input_r_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "input_r_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "input_r_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "input_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_r_TID": {
      "dir": "in",
      "width": "5"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "output_r_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "output_r_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "output_r_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "output_r_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "output_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "umbral"},
    "Info": {"umbral": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"umbral": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16388",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.234"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_14_1",
            "TripCount": "16384",
            "Latency": "16384",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "99",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "116",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-09-06 14:35:22 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
