<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml tcu_top.twx tcu_top.ncd -o tcu_top.twr tcu_top.pcf

</twCmdLine><twDesign>tcu_top.ncd</twDesign><twDesignPath>tcu_top.ncd</twDesignPath><twPCF>tcu_top.pcf</twPCF><twPcfPath>tcu_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1" logResource="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1" logResource="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="8.148" period="10.000" constraintValue="10.000" deviceLimit="1.852" freqLimit="539.957" physResource="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1" logResource="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_Inst_clk_wiz_v3_6_clkout1_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout1_0&quot;         TS_sys_clk HIGH 50%;</twConstName><twItemCnt>89</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>31</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.403</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point count_100MHz_8 (OLOGIC_X0Y100.D1), 9 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.597</twSlack><twSrc BELType="FF">count_100MHz_1_1</twSrc><twDest BELType="FF">count_100MHz_8</twDest><twTotPathDel>3.741</twTotPathDel><twClkSkew dest = "1.328" src = "0.898">-0.430</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_1_1</twSrc><twDest BELType='FF'>count_100MHz_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz_7_1</twComp><twBEL>count_100MHz_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>count_100MHz_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y113.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>count_100MHz_1_1_rt</twBEL><twBEL>Mcount_count_100MHz_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count_100MHz_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y114.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count_100MHz_7_1</twComp><twBEL>Mcount_count_100MHz_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count_100MHz_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>count_100MHz_5_1</twComp><twBEL>Mcount_count_100MHz_xor&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y100.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>Result&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y100.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>count_100MHz&lt;8&gt;</twComp><twBEL>count_100MHz_8</twBEL></twPathDel><twLogDel>1.627</twLogDel><twRouteDel>2.114</twRouteDel><twTotDel>3.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.706</twSlack><twSrc BELType="FF">count_100MHz_0</twSrc><twDest BELType="FF">count_100MHz_8</twDest><twTotPathDel>3.631</twTotPathDel><twClkSkew dest = "1.328" src = "0.899">-0.429</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_0</twSrc><twDest BELType='FF'>count_100MHz_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>count_100MHz_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y113.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>count_100MHz&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y113.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>Mcount_count_100MHz_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_count_100MHz_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count_100MHz_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y114.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count_100MHz_7_1</twComp><twBEL>Mcount_count_100MHz_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count_100MHz_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>count_100MHz_5_1</twComp><twBEL>Mcount_count_100MHz_xor&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y100.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>Result&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y100.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>count_100MHz&lt;8&gt;</twComp><twBEL>count_100MHz_8</twBEL></twPathDel><twLogDel>1.647</twLogDel><twRouteDel>1.984</twRouteDel><twTotDel>3.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.805</twSlack><twSrc BELType="FF">count_100MHz_4_1</twSrc><twDest BELType="FF">count_100MHz_8</twDest><twTotPathDel>3.533</twTotPathDel><twClkSkew dest = "1.328" src = "0.898">-0.430</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_4_1</twSrc><twDest BELType='FF'>count_100MHz_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz_7_1</twComp><twBEL>count_100MHz_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y114.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count_100MHz_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y114.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>count_100MHz_7_1</twComp><twBEL>count_100MHz_4_1_rt</twBEL><twBEL>Mcount_count_100MHz_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count_100MHz_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>count_100MHz_5_1</twComp><twBEL>Mcount_count_100MHz_xor&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y100.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>Result&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y100.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>count_100MHz&lt;8&gt;</twComp><twBEL>count_100MHz_8</twBEL></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>1.962</twRouteDel><twTotDel>3.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point count_100MHz_4 (OLOGIC_X0Y104.D1), 5 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.971</twSlack><twSrc BELType="FF">count_100MHz_1_1</twSrc><twDest BELType="FF">count_100MHz_4</twDest><twTotPathDel>3.331</twTotPathDel><twClkSkew dest = "0.654" src = "0.260">-0.394</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_1_1</twSrc><twDest BELType='FF'>count_100MHz_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz_7_1</twComp><twBEL>count_100MHz_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>count_100MHz_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y113.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>count_100MHz_1_1_rt</twBEL><twBEL>Mcount_count_100MHz_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count_100MHz_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y114.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>count_100MHz_7_1</twComp><twBEL>Mcount_count_100MHz_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>Result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y104.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>count_100MHz&lt;4&gt;</twComp><twBEL>count_100MHz_4</twBEL></twPathDel><twLogDel>1.551</twLogDel><twRouteDel>1.780</twRouteDel><twTotDel>3.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.080</twSlack><twSrc BELType="FF">count_100MHz_0</twSrc><twDest BELType="FF">count_100MHz_4</twDest><twTotPathDel>3.221</twTotPathDel><twClkSkew dest = "0.654" src = "0.261">-0.393</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_0</twSrc><twDest BELType='FF'>count_100MHz_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>count_100MHz_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y113.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>count_100MHz&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y113.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>Mcount_count_100MHz_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_count_100MHz_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count_100MHz_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y114.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>count_100MHz_7_1</twComp><twBEL>Mcount_count_100MHz_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>Result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y104.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>count_100MHz&lt;4&gt;</twComp><twBEL>count_100MHz_4</twBEL></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>1.650</twRouteDel><twTotDel>3.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.199</twSlack><twSrc BELType="FF">count_100MHz_3_1</twSrc><twDest BELType="FF">count_100MHz_4</twDest><twTotPathDel>3.102</twTotPathDel><twClkSkew dest = "0.654" src = "0.261">-0.393</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_3_1</twSrc><twDest BELType='FF'>count_100MHz_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>count_100MHz_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y113.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>count_100MHz_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y113.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>count_100MHz_3_1_rt</twBEL><twBEL>Mcount_count_100MHz_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count_100MHz_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y114.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>count_100MHz_7_1</twComp><twBEL>Mcount_count_100MHz_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>Result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y104.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>count_100MHz&lt;4&gt;</twComp><twBEL>count_100MHz_4</twBEL></twPathDel><twLogDel>1.436</twLogDel><twRouteDel>1.666</twRouteDel><twTotDel>3.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point count_100MHz_3 (OLOGIC_X0Y107.D1), 4 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.983</twSlack><twSrc BELType="FF">count_100MHz_1_1</twSrc><twDest BELType="FF">count_100MHz_3</twDest><twTotPathDel>3.316</twTotPathDel><twClkSkew dest = "0.651" src = "0.260">-0.391</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_1_1</twSrc><twDest BELType='FF'>count_100MHz_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz_7_1</twComp><twBEL>count_100MHz_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>count_100MHz_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y113.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>count_100MHz_1_1_rt</twBEL><twBEL>Mcount_count_100MHz_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>Result&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y107.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>count_100MHz&lt;3&gt;</twComp><twBEL>count_100MHz_3</twBEL></twPathDel><twLogDel>1.536</twLogDel><twRouteDel>1.780</twRouteDel><twTotDel>3.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.099</twSlack><twSrc BELType="FF">count_100MHz_0</twSrc><twDest BELType="FF">count_100MHz_3</twDest><twTotPathDel>3.199</twTotPathDel><twClkSkew dest = "0.651" src = "0.261">-0.390</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_0</twSrc><twDest BELType='FF'>count_100MHz_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>count_100MHz_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y113.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>count_100MHz&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y113.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>Mcount_count_100MHz_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_count_100MHz_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>Result&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y107.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>count_100MHz&lt;3&gt;</twComp><twBEL>count_100MHz_3</twBEL></twPathDel><twLogDel>1.549</twLogDel><twRouteDel>1.650</twRouteDel><twTotDel>3.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.259</twSlack><twSrc BELType="FF">count_100MHz_3_1</twSrc><twDest BELType="FF">count_100MHz_3</twDest><twTotPathDel>3.039</twTotPathDel><twClkSkew dest = "0.651" src = "0.261">-0.390</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_3_1</twSrc><twDest BELType='FF'>count_100MHz_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>count_100MHz_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y113.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>count_100MHz_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y113.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>count_100MHz_3_1_rt</twBEL><twBEL>Mcount_count_100MHz_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>Result&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y107.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>count_100MHz&lt;3&gt;</twComp><twBEL>count_100MHz_3</twBEL></twPathDel><twLogDel>1.373</twLogDel><twRouteDel>1.666</twRouteDel><twTotDel>3.039</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_clk_wiz_v3_6_clkout1_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout1_0&quot;
        TS_sys_clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point count_100MHz_8_1 (SLICE_X8Y115.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.455</twSlack><twSrc BELType="FF">count_100MHz_8_1</twSrc><twDest BELType="FF">count_100MHz_8_1</twDest><twTotPathDel>0.455</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_100MHz_8_1</twSrc><twDest BELType='FF'>count_100MHz_8_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>count_100MHz_5_1</twComp><twBEL>count_100MHz_8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y115.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>count_100MHz_8_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y115.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>count_100MHz_5_1</twComp><twBEL>count_100MHz_8_1_rt</twBEL><twBEL>Mcount_count_100MHz_xor&lt;8&gt;</twBEL><twBEL>count_100MHz_8_1</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>96.3</twPctLog><twPctRoute>3.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point count_100MHz_2_1 (SLICE_X8Y113.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.526</twSlack><twSrc BELType="FF">count_100MHz_2_1</twSrc><twDest BELType="FF">count_100MHz_2_1</twDest><twTotPathDel>0.526</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_100MHz_2_1</twSrc><twDest BELType='FF'>count_100MHz_2_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>count_100MHz_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y113.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>count_100MHz_2_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>count_100MHz_3_1</twComp><twBEL>count_100MHz_2_1_rt</twBEL><twBEL>Mcount_count_100MHz_cy&lt;3&gt;</twBEL><twBEL>count_100MHz_2_1</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.060</twRouteDel><twTotDel>0.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point count_100MHz_6_1 (SLICE_X8Y114.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.526</twSlack><twSrc BELType="FF">count_100MHz_6_1</twSrc><twDest BELType="FF">count_100MHz_6_1</twDest><twTotPathDel>0.526</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_100MHz_6_1</twSrc><twDest BELType='FF'>count_100MHz_6_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>count_100MHz_7_1</twComp><twBEL>count_100MHz_6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>count_100MHz_6_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>count_100MHz_7_1</twComp><twBEL>count_100MHz_6_1_rt</twBEL><twBEL>Mcount_count_100MHz_cy&lt;7&gt;</twBEL><twBEL>count_100MHz_6_1</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.060</twRouteDel><twTotDel>0.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_clk_wiz_v3_6_clkout1_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout1_0&quot;
        TS_sys_clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_clk_wiz_v3_6/clkout2_buf/I0" logResource="Inst_clk_wiz_v3_6/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="Inst_clk_wiz_v3_6/clkout1"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tockper" slack="8.573" period="10.000" constraintValue="10.000" deviceLimit="1.427" freqLimit="700.771" physResource="count_100MHz&lt;2&gt;/CLK0" logResource="count_100MHz_2/CK0" locationPin="OLOGIC_X0Y106.CLK0" clockNet="clk_100MHz"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tockper" slack="8.573" period="10.000" constraintValue="10.000" deviceLimit="1.427" freqLimit="700.771" physResource="count_100MHz&lt;1&gt;/CLK0" logResource="count_100MHz_1/CK0" locationPin="OLOGIC_X0Y109.CLK0" clockNet="clk_100MHz"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_Inst_clk_wiz_v3_6_clkout2_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout2_0&quot;         TS_sys_clk / 0.1 HIGH 50%;</twConstName><twItemCnt>1618</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>71</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.292</twMinPer></twConstHead><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point pri_out_10MHz (OLOGIC_X0Y96.D1), 33 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.708</twSlack><twSrc BELType="FF">count_10MHz_13</twSrc><twDest BELType="FF">pri_out_10MHz</twDest><twTotPathDel>5.529</twTotPathDel><twClkSkew dest = "1.416" src = "1.040">-0.376</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_13</twSrc><twDest BELType='FF'>pri_out_10MHz</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;13&gt;</twComp><twBEL>count_10MHz_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>count_10MHz&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;16&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>pri_out_10MHz_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.401</twDelInfo><twComp>pri_out_10MHz_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y96.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>pri_out_10MHz</twComp><twBEL>pri_out_10MHz</twBEL></twPathDel><twLogDel>1.597</twLogDel><twRouteDel>3.932</twRouteDel><twTotDel>5.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.740</twSlack><twSrc BELType="FF">count_10MHz_14</twSrc><twDest BELType="FF">pri_out_10MHz</twDest><twTotPathDel>5.513</twTotPathDel><twClkSkew dest = "0.648" src = "0.256">-0.392</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_14</twSrc><twDest BELType='FF'>pri_out_10MHz</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X38Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_10MHz&lt;16&gt;</twComp><twBEL>count_10MHz_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>count_10MHz&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;16&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>pri_out_10MHz_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.401</twDelInfo><twComp>pri_out_10MHz_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y96.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>pri_out_10MHz</twComp><twBEL>pri_out_10MHz</twBEL></twPathDel><twLogDel>1.614</twLogDel><twRouteDel>3.899</twRouteDel><twTotDel>5.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.743</twSlack><twSrc BELType="FF">count_10MHz_17</twSrc><twDest BELType="FF">pri_out_10MHz</twDest><twTotPathDel>5.509</twTotPathDel><twClkSkew dest = "0.648" src = "0.257">-0.391</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_17</twSrc><twDest BELType='FF'>pri_out_10MHz</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;19&gt;</twComp><twBEL>count_10MHz_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>count_10MHz&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;16&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>pri_out_10MHz_rstpot</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.401</twDelInfo><twComp>pri_out_10MHz_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y96.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>pri_out_10MHz</twComp><twBEL>pri_out_10MHz</twBEL></twPathDel><twLogDel>1.597</twLogDel><twRouteDel>3.912</twRouteDel><twTotDel>5.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point count_10MHz_4 (SLICE_X41Y93.C1), 32 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.194</twSlack><twSrc BELType="FF">count_10MHz_31</twSrc><twDest BELType="FF">count_10MHz_4</twDest><twTotPathDel>3.638</twTotPathDel><twClkSkew dest = "1.009" src = "1.038">0.029</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_31</twSrc><twDest BELType='FF'>count_10MHz_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp><twBEL>count_10MHz_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N5</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>N5</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y93.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_10MHz&lt;5&gt;</twComp><twBEL>count_10MHz_4_rstpot</twBEL><twBEL>count_10MHz_4</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>2.461</twRouteDel><twTotDel>3.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.297</twSlack><twSrc BELType="FF">count_10MHz_0</twSrc><twDest BELType="FF">count_10MHz_4</twDest><twTotPathDel>3.532</twTotPathDel><twClkSkew dest = "1.009" src = "1.041">0.032</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_0</twSrc><twDest BELType='FF'>count_10MHz_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X42Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>count_10MHz&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N5</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>N5</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y93.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_10MHz&lt;5&gt;</twComp><twBEL>count_10MHz_4_rstpot</twBEL><twBEL>count_10MHz_4</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>2.338</twRouteDel><twTotDel>3.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.366</twSlack><twSrc BELType="FF">count_10MHz_28</twSrc><twDest BELType="FF">count_10MHz_4</twDest><twTotPathDel>3.466</twTotPathDel><twClkSkew dest = "1.009" src = "1.038">0.029</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_28</twSrc><twDest BELType='FF'>count_10MHz_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp><twBEL>count_10MHz_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>count_10MHz&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y93.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_10MHz&lt;5&gt;</twComp><twBEL>count_10MHz_4_rstpot</twBEL><twBEL>count_10MHz_4</twBEL></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>2.343</twRouteDel><twTotDel>3.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point count_10MHz_11 (SLICE_X41Y94.B4), 32 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.308</twSlack><twSrc BELType="FF">count_10MHz_31</twSrc><twDest BELType="FF">count_10MHz_11</twDest><twTotPathDel>3.525</twTotPathDel><twClkSkew dest = "1.010" src = "1.038">0.028</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_31</twSrc><twDest BELType='FF'>count_10MHz_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp><twBEL>count_10MHz_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N5</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>N5</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_10MHz&lt;13&gt;</twComp><twBEL>count_10MHz_11_rstpot</twBEL><twBEL>count_10MHz_11</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>2.348</twRouteDel><twTotDel>3.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.411</twSlack><twSrc BELType="FF">count_10MHz_0</twSrc><twDest BELType="FF">count_10MHz_11</twDest><twTotPathDel>3.419</twTotPathDel><twClkSkew dest = "1.010" src = "1.041">0.031</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_0</twSrc><twDest BELType='FF'>count_10MHz_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X42Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>count_10MHz&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N5</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>N5</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_10MHz&lt;13&gt;</twComp><twBEL>count_10MHz_11_rstpot</twBEL><twBEL>count_10MHz_11</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>2.225</twRouteDel><twTotDel>3.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.480</twSlack><twSrc BELType="FF">count_10MHz_28</twSrc><twDest BELType="FF">count_10MHz_11</twDest><twTotPathDel>3.353</twTotPathDel><twClkSkew dest = "1.010" src = "1.038">0.028</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_28</twSrc><twDest BELType='FF'>count_10MHz_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp><twBEL>count_10MHz_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>count_10MHz&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_10MHz&lt;13&gt;</twComp><twBEL>count_10MHz_11_rstpot</twBEL><twBEL>count_10MHz_11</twBEL></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>2.230</twRouteDel><twTotDel>3.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_clk_wiz_v3_6_clkout2_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout2_0&quot;
        TS_sys_clk / 0.1 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pri_out_10MHz_1 (SLICE_X42Y98.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.617</twSlack><twSrc BELType="FF">pri_out_10MHz_1</twSrc><twDest BELType="FF">pri_out_10MHz_1</twDest><twTotPathDel>0.617</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pri_out_10MHz_1</twSrc><twDest BELType='FF'>pri_out_10MHz_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X42Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>pri_out_10MHz_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>pri_out_10MHz_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>pri_out_10MHz_rstpot</twBEL><twBEL>pri_out_10MHz_1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.227</twRouteDel><twTotDel>0.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pri_out_10MHz_1 (SLICE_X42Y98.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.677</twSlack><twSrc BELType="FF">count_10MHz_31</twSrc><twDest BELType="FF">pri_out_10MHz_1</twDest><twTotPathDel>0.682</twTotPathDel><twClkSkew dest = "0.075" src = "0.070">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_10MHz_31</twSrc><twDest BELType='FF'>pri_out_10MHz_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp><twBEL>count_10MHz_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>pri_out_10MHz_rstpot</twBEL><twBEL>pri_out_10MHz_1</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point pri_out_10MHz_1 (SLICE_X42Y98.A5), 6 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.704</twSlack><twSrc BELType="FF">count_10MHz_25</twSrc><twDest BELType="FF">pri_out_10MHz_1</twDest><twTotPathDel>0.707</twTotPathDel><twClkSkew dest = "0.075" src = "0.072">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_10MHz_25</twSrc><twDest BELType='FF'>pri_out_10MHz_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>count_10MHz&lt;27&gt;</twComp><twBEL>count_10MHz_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>count_10MHz&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>pri_out_10MHz_rstpot</twBEL><twBEL>pri_out_10MHz_1</twBEL></twPathDel><twLogDel>0.530</twLogDel><twRouteDel>0.177</twRouteDel><twTotDel>0.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>75.0</twPctLog><twPctRoute>25.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.782</twSlack><twSrc BELType="FF">count_10MHz_29</twSrc><twDest BELType="FF">pri_out_10MHz_1</twDest><twTotPathDel>0.787</twTotPathDel><twClkSkew dest = "0.075" src = "0.070">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_10MHz_29</twSrc><twDest BELType='FF'>pri_out_10MHz_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp><twBEL>count_10MHz_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>count_10MHz&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>pri_out_10MHz_rstpot</twBEL><twBEL>pri_out_10MHz_1</twBEL></twPathDel><twLogDel>0.530</twLogDel><twRouteDel>0.257</twRouteDel><twTotDel>0.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>67.3</twPctLog><twPctRoute>32.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.832</twSlack><twSrc BELType="FF">count_10MHz_30</twSrc><twDest BELType="FF">pri_out_10MHz_1</twDest><twTotPathDel>0.837</twTotPathDel><twClkSkew dest = "0.075" src = "0.070">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_10MHz_30</twSrc><twDest BELType='FF'>pri_out_10MHz_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp><twBEL>count_10MHz_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_10MHz&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_7_o&lt;31&gt;5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>pri_out_10MHz_1</twComp><twBEL>pri_out_10MHz_rstpot</twBEL><twBEL>pri_out_10MHz_1</twBEL></twPathDel><twLogDel>0.530</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_clk_wiz_v3_6_clkout2_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout2_0&quot;
        TS_sys_clk / 0.1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I" slack="98.270" period="100.000" constraintValue="100.000" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_clk_wiz_v3_6/clkout3_buf/I0" logResource="Inst_clk_wiz_v3_6/clkout3_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Inst_clk_wiz_v3_6/clkout2"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tockper" slack="98.573" period="100.000" constraintValue="100.000" deviceLimit="1.427" freqLimit="700.771" physResource="pri_out_10MHz/CLK0" logResource="pri_out_10MHz/CK0" locationPin="OLOGIC_X0Y96.CLK0" clockNet="clk_10MHz"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tcp" slack="99.570" period="100.000" constraintValue="100.000" deviceLimit="0.430" freqLimit="2325.581" physResource="count_10MHz&lt;16&gt;/CLK" logResource="count_10MHz_14/CK" locationPin="SLICE_X38Y96.CLK" clockNet="clk_10MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="72"><twConstRollup name="TS_sys_clk" fullName="TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="3.403" errors="0" errorRollup="0" items="0" itemsRollup="1707"/><twConstRollup name="TS_Inst_clk_wiz_v3_6_clkout1_0" fullName="TS_Inst_clk_wiz_v3_6_clkout1_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout1_0&quot;         TS_sys_clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="3.403" actualRollup="N/A" errors="0" errorRollup="0" items="89" itemsRollup="0"/><twConstRollup name="TS_Inst_clk_wiz_v3_6_clkout2_0" fullName="TS_Inst_clk_wiz_v3_6_clkout2_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout2_0&quot;         TS_sys_clk / 0.1 HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="5.292" actualRollup="N/A" errors="0" errorRollup="0" items="1618" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="73">0</twUnmetConstCnt><twDataSheet anchorID="74" twNameLen="23"><twClk2SUList anchorID="75" twDestWidth="23"><twDest>sys_clk_100MHz_int_n_IN</twDest><twClk2SU><twSrc>sys_clk_100MHz_int_n_IN</twSrc><twRiseRise>5.292</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_100MHz_int_p_IN</twSrc><twRiseRise>5.292</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="76" twDestWidth="23"><twDest>sys_clk_100MHz_int_p_IN</twDest><twClk2SU><twSrc>sys_clk_100MHz_int_n_IN</twSrc><twRiseRise>5.292</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_100MHz_int_p_IN</twSrc><twRiseRise>5.292</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="77"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1707</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>208</twConnCnt></twConstCov><twStats anchorID="78"><twMinPer>5.292</twMinPer><twFootnote number="1" /><twMaxFreq>188.964</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Feb 23 14:40:15 2018 </twTimestamp></twFoot><twClientInfo anchorID="79"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 566 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
