Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan  9 02:56:12 2021
| Host         : DESKTOP-V4LUVJA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_game_control_sets_placed.rpt
| Design       : snake_game
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1459 |          611 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             206 |           84 |
| Yes          | No                    | No                     |              33 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                       Enable Signal                      |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+----------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  View/clk_divider0/clk_out_reg_0 |                                                          |                                                 |                1 |              1 |         1.00 |
|  View/clk_divider0/clk_out_reg_0 |                                                          | View/vs0/reset_n                                |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                   | Logic/snake_tile_type[0][3]_i_1_n_0                      |                                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                   | Logic/snake_tile_type[1][3]_i_1_n_0                      |                                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                   | Logic/snake_tile_type[2][3]_i_1_n_0                      |                                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                   | Logic/snake_tile_type[3][3]_i_1_n_0                      |                                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                   | Logic/snake_tile_type[4][4]_i_2_n_0                      | Logic/snake_tile_type[4][4]_i_1_n_0             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                   | Input/genblk1[3].Debounce/E[0]                           |                                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                   | Logic/snake_pos[5][7]_i_1_n_0                            | Input/game_started_reg_0                        |                6 |              8 |         1.33 |
|  View/clk_divider0/clk_out_reg_0 | View/vs0/pixel_tick                                      | View/vs0/h_count_reg[9]_i_1_n_0                 |                4 |             10 |         2.50 |
|  View/clk_divider0/clk_out_reg_0 | View/vs0/h_count_next                                    | View/vs0/v_count_reg[9]_i_1_n_0                 |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                   | reset_n_IBUF                                             |                                                 |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG                   |                                                          | Input/genblk1[0].Debounce/counter[0]_i_1__1_n_0 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG                   |                                                          | Input/genblk1[1].Debounce/counter[0]_i_1__2_n_0 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG                   |                                                          | Input/genblk1[2].Debounce/counter[0]_i_1__3_n_0 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG                   |                                                          | Input/genblk1[3].Debounce/clear                 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG                   |                                                          | View/vs0/reset_n                                |                9 |             23 |         2.56 |
|  clk_IBUF_BUFG                   | Logic/right_snake_body_direction_reg_0_63_0_2_i_2_n_0    |                                                 |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                   | Logic/right_snake_body_direction_reg_128_191_0_2_i_1_n_0 |                                                 |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                   | Logic/right_snake_body_direction_reg_64_127_0_2_i_1_n_0  |                                                 |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                   |                                                          | Logic/clear                                     |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                   |                                                          | Input/game_started_reg_0                        |               42 |             65 |         1.55 |
|  clk_IBUF_BUFG                   |                                                          |                                                 |              610 |           1458 |         2.39 |
+----------------------------------+----------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


