Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d220ceb62744474398b86c17d8afd055 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AXI_2_SPI_tb_behav xil_defaultlib.AXI_2_SPI_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_Slave.vhd:83]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
