--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml segment.twx segment.ncd -o segment.twr segment.pcf -ucf
segment.ucf

Design file:              segment.ncd
Physical constraint file: segment.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
p1<0>       |    3.181(R)|      SLOW  |   -1.014(R)|      FAST  |clk_BUFGP         |   0.000|
p1<1>       |    2.806(R)|      SLOW  |   -1.064(R)|      FAST  |clk_BUFGP         |   0.000|
p1<2>       |    3.129(R)|      SLOW  |   -1.245(R)|      FAST  |clk_BUFGP         |   0.000|
p1<3>       |    3.274(R)|      SLOW  |   -1.093(R)|      FAST  |clk_BUFGP         |   0.000|
p2<0>       |    2.126(R)|      SLOW  |   -0.894(R)|      FAST  |clk_BUFGP         |   0.000|
p2<1>       |    2.299(R)|      SLOW  |   -0.873(R)|      FAST  |clk_BUFGP         |   0.000|
p2<2>       |    2.202(R)|      SLOW  |   -0.782(R)|      FAST  |clk_BUFGP         |   0.000|
p2<3>       |    2.199(R)|      SLOW  |   -0.817(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
common<0>   |         9.358(R)|      SLOW  |         5.027(R)|      FAST  |clk_BUFGP         |   0.000|
common<3>   |         6.565(R)|      SLOW  |         3.276(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |         8.725(R)|      SLOW  |         4.608(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |         8.456(R)|      SLOW  |         4.460(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |         9.306(R)|      SLOW  |         4.936(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |         9.297(R)|      SLOW  |         4.962(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |         9.503(R)|      SLOW  |         5.079(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |         9.571(R)|      SLOW  |         5.168(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |         9.577(R)|      SLOW  |         5.192(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.165|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
beep           |buzzer         |    8.390|
---------------+---------------+---------+


Analysis completed Wed Dec 14 15:51:33 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



