Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jan  7 10:37:02 2025
| Host         : thinkopad running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CORDIC_timing_summary_routed.rpt -pb CORDIC_timing_summary_routed.pb -rpx CORDIC_timing_summary_routed.rpx -warn_on_violation
| Design       : CORDIC
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.042        0.000                      0                  400        0.173        0.000                      0                  400        9.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.042        0.000                      0                  400        0.173        0.000                      0                  400        9.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 x_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 4.157ns (55.340%)  route 3.355ns (44.660%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.672     5.410    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  x_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.478     5.888 r  x_out_reg[1]/Q
                         net (fo=1, routed)           3.355     9.243    rho_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         3.679    12.922 r  rho_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.922    rho[1]
    P16                                                               r  rho[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 4.205ns (56.726%)  route 3.208ns (43.274%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.673     5.411    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     5.889 r  x_out_reg[4]/Q
                         net (fo=1, routed)           3.208     9.097    rho_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         3.727    12.825 r  rho_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.825    rho[4]
    N17                                                               r  rho[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 x_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 4.183ns (56.564%)  route 3.212ns (43.436%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.672     5.410    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  x_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.478     5.888 r  x_out_reg[6]/Q
                         net (fo=1, routed)           3.212     9.100    rho_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         3.705    12.805 r  rho_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.805    rho[6]
    W18                                                               r  rho[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.805    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 x_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 4.024ns (54.547%)  route 3.353ns (45.453%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.673     5.411    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  x_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.929 r  x_out_reg[2]/Q
                         net (fo=1, routed)           3.353     9.282    rho_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.506    12.787 r  rho_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.787    rho[2]
    P15                                                               r  rho[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 x_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[8]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 4.181ns (57.189%)  route 3.129ns (42.811%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.672     5.410    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  x_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.478     5.888 r  x_out_reg[8]/Q
                         net (fo=1, routed)           3.129     9.017    rho_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         3.703    12.720 r  rho_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.720    rho[8]
    V17                                                               r  rho[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 x_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[9]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 4.169ns (57.042%)  route 3.139ns (42.958%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.673     5.411    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  x_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.478     5.889 r  x_out_reg[9]/Q
                         net (fo=1, routed)           3.139     9.028    rho_OBUF[9]
    R18                  OBUF (Prop_obuf_I_O)         3.691    12.719 r  rho_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.719    rho[9]
    R18                                                               r  rho[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 x_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.265ns  (logic 4.060ns (55.886%)  route 3.205ns (44.114%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.673     5.411    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  x_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.929 r  x_out_reg[3]/Q
                         net (fo=1, routed)           3.205     9.134    rho_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         3.542    12.676 r  rho_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.676    rho[3]
    P18                                                               r  rho[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 x_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 4.175ns (57.777%)  route 3.051ns (42.223%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.673     5.411    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  x_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     5.889 r  x_out_reg[5]/Q
                         net (fo=1, routed)           3.051     8.940    rho_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         3.697    12.637 r  rho_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.637    rho[5]
    W19                                                               r  rho[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 x_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 4.045ns (56.349%)  route 3.134ns (43.651%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.672     5.410    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  x_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  x_out_reg[7]/Q
                         net (fo=1, routed)           3.134     9.061    rho_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         3.527    12.589 r  rho_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.589    rho[7]
    V18                                                               r  rho[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 x_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 4.038ns (56.594%)  route 3.097ns (43.406%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.672     5.410    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  x_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  x_out_reg[0]/Q
                         net (fo=1, routed)           3.097     9.025    rho_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         3.520    12.544 r  rho_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.544    rho[0]
    T19                                                               r  rho[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  2.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 x_t_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_t_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.090%)  route 0.124ns (39.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.572    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  x_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  x_t_reg[6]/Q
                         net (fo=5, routed)           0.124     1.836    x_t_reg_n_0_[6]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.881 r  y_t[6]_i_1/O
                         net (fo=1, routed)           0.000     1.881    y_t[6]
    SLICE_X38Y48         FDRE                                         r  y_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.860     2.089    clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  y_t_reg[6]/C
                         clock pessimism             -0.501     1.588    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     1.709    y_t_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 start
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 1.589ns (26.349%)  route 4.441ns (73.651%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    Y17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    Y17                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  start_IBUF_inst/O
                         net (fo=1, routed)           4.441     5.930    start_IBUF
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.100     6.030 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.030    current_state__0[0]
    SLICE_X42Y35         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.749     5.487    clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     5.487    
                         clock uncertainty            0.035     5.522    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.333     5.855    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.855    
                         arrival time                           6.030    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 y_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x_t_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.139%)  route 0.129ns (40.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.571    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  y_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  y_t_reg[2]/Q
                         net (fo=5, routed)           0.129     1.840    y_t_reg_n_0_[2]
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.885 r  x_t[2]_i_1/O
                         net (fo=2, routed)           0.000     1.885    x_t[2]
    SLICE_X38Y45         FDRE                                         r  x_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.859     2.088    clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  x_t_reg[2]/C
                         clock pessimism             -0.504     1.584    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.120     1.704    x_t_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.253%)  route 0.147ns (43.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.588     1.569    clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.710 f  counter_reg[4]/Q
                         net (fo=78, routed)          0.147     1.857    counter_reg_n_0_[4]
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.048     1.905 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.905    counter[3]
    SLICE_X42Y35         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.856     2.085    clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.131     1.713    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 x_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_t_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.571    clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  x_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.735 r  x_t_reg[2]/Q
                         net (fo=5, routed)           0.094     1.829    x_t_reg_n_0_[2]
    SLICE_X39Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  y_t[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    y_t[2]
    SLICE_X39Y45         FDRE                                         r  y_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.859     2.088    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  y_t_reg[2]/C
                         clock pessimism             -0.504     1.584    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.091     1.675    y_t_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 z_t_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.983%)  route 0.134ns (45.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  z_t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     1.727 r  z_t_reg[16]/Q
                         net (fo=5, routed)           0.134     1.861    p_0_in[8]
    SLICE_X43Y26         FDRE                                         r  z_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.846     2.075    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  z_out_reg[8]/C
                         clock pessimism             -0.501     1.574    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.075     1.649    z_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 z_t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.971%)  route 0.134ns (45.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  z_t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     1.727 r  z_t_reg[17]/Q
                         net (fo=5, routed)           0.134     1.861    p_0_in[9]
    SLICE_X43Y26         FDRE                                         r  z_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.846     2.075    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  z_out_reg[9]/C
                         clock pessimism             -0.501     1.574    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.071     1.645    z_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 z_t_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.859%)  route 0.140ns (46.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.580     1.561    clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  z_t_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164     1.725 r  z_t_reg[15]/Q
                         net (fo=6, routed)           0.140     1.865    p_0_in[7]
    SLICE_X43Y26         FDRE                                         r  z_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.846     2.075    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  z_out_reg[7]/C
                         clock pessimism             -0.501     1.574    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.072     1.646    z_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 z_t_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.299%)  route 0.117ns (41.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.582     1.563    clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  z_t_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     1.727 r  z_t_reg[18]/Q
                         net (fo=6, routed)           0.117     1.844    p_0_in[10]
    SLICE_X43Y26         FDRE                                         r  z_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.846     2.075    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  z_out_reg[10]/C
                         clock pessimism             -0.501     1.574    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.046     1.620    z_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 z_t_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.043%)  route 0.164ns (49.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.579     1.560    clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  z_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  z_t_reg[8]/Q
                         net (fo=6, routed)           0.164     1.887    p_0_in[0]
    SLICE_X43Y25         FDRE                                         r  z_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.845     2.074    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  z_out_reg[0]/C
                         clock pessimism             -0.481     1.593    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.070     1.663    z_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y35   FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y35   FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y35   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y35   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y41   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y35   counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y35   counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y33   valid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X34Y40   x_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y35   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y35   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y35   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y35   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y35   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y35   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y35   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y35   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y41   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y41   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y35   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y35   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y35   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y35   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y35   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y35   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y35   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y35   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y41   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y41   counter_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.201ns  (logic 6.451ns (70.112%)  route 2.750ns (29.888%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[5])
                                                      3.639     3.641 f  ARG2__0/P[5]
                         net (fo=1, routed)           1.138     4.779    ARG21_in[22]
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.903 r  x_out[0]_i_22/O
                         net (fo=1, routed)           0.000     4.903    x_out[0]_i_22_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.453 r  x_out_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.453    x_out_reg[0]_i_14_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.567    x_out_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.880 f  x_out_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.664     6.545    ARG2__1[32]
    SLICE_X32Y41         LUT3 (Prop_lut3_I1_O)        0.306     6.851 r  x_out[4]_i_6/O
                         net (fo=1, routed)           0.000     6.851    x_out[4]_i_6_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.364 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.364    x_out_reg[4]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.481    x_out_reg[8]_i_2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    x_out_reg[12]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.921 r  x_out_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.945     8.866    ARG0[22]
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.335     9.201 r  x_out[14]_i_1/O
                         net (fo=1, routed)           0.000     9.201    ARG[22]
    SLICE_X34Y42         FDRE                                         r  x_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.499     4.960    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  x_out_reg[14]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.979ns  (logic 6.210ns (69.164%)  route 2.769ns (30.836%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[5])
                                                      3.639     3.641 f  ARG2__0/P[5]
                         net (fo=1, routed)           1.138     4.779    ARG21_in[22]
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.903 r  x_out[0]_i_22/O
                         net (fo=1, routed)           0.000     4.903    x_out[0]_i_22_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.453 r  x_out_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.453    x_out_reg[0]_i_14_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.567    x_out_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.880 f  x_out_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.664     6.545    ARG2__1[32]
    SLICE_X32Y41         LUT3 (Prop_lut3_I1_O)        0.306     6.851 r  x_out[4]_i_6/O
                         net (fo=1, routed)           0.000     6.851    x_out[4]_i_6_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.364 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.364    x_out_reg[4]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.679 r  x_out_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.964     8.643    ARG0[16]
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.336     8.979 r  x_out[8]_i_1/O
                         net (fo=1, routed)           0.000     8.979    ARG[16]
    SLICE_X34Y40         FDRE                                         r  x_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.498     4.959    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  x_out_reg[8]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.973ns  (logic 6.214ns (69.254%)  route 2.759ns (30.746%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[5])
                                                      3.639     3.641 f  ARG2__0/P[5]
                         net (fo=1, routed)           1.138     4.779    ARG21_in[22]
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.903 r  x_out[0]_i_22/O
                         net (fo=1, routed)           0.000     4.903    x_out[0]_i_22_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.453 r  x_out_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.453    x_out_reg[0]_i_14_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.567    x_out_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.880 f  x_out_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.664     6.545    ARG2__1[32]
    SLICE_X32Y41         LUT3 (Prop_lut3_I1_O)        0.306     6.851 r  x_out[4]_i_6/O
                         net (fo=1, routed)           0.000     6.851    x_out[4]_i_6_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.364 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.364    x_out_reg[4]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.687 r  x_out_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.954     8.641    ARG0[14]
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.332     8.973 r  x_out[6]_i_1/O
                         net (fo=1, routed)           0.000     8.973    ARG[14]
    SLICE_X34Y40         FDRE                                         r  x_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.498     4.959    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  x_out_reg[6]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.968ns  (logic 6.073ns (67.716%)  route 2.895ns (32.284%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[5])
                                                      3.639     3.641 f  ARG2__0/P[5]
                         net (fo=1, routed)           1.138     4.779    ARG21_in[22]
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.903 r  x_out[0]_i_22/O
                         net (fo=1, routed)           0.000     4.903    x_out[0]_i_22_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.453 r  x_out_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.453    x_out_reg[0]_i_14_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.567    x_out_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.901 f  x_out_reg[4]_i_7/O[1]
                         net (fo=1, routed)           0.662     6.563    ARG2__1[30]
    SLICE_X32Y40         LUT3 (Prop_lut3_I1_O)        0.303     6.866 r  x_out[0]_i_5/O
                         net (fo=1, routed)           0.000     6.866    x_out[0]_i_5_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.246 r  x_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.246    x_out_reg[0]_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.569 r  x_out_reg[4]_i_2/O[1]
                         net (fo=1, routed)           1.093     8.662    ARG0[10]
    SLICE_X34Y41         LUT3 (Prop_lut3_I0_O)        0.306     8.968 r  x_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.968    ARG[10]
    SLICE_X34Y41         FDRE                                         r  x_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.499     4.960    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  x_out_reg[2]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.966ns  (logic 6.218ns (69.349%)  route 2.748ns (30.651%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[5])
                                                      3.639     3.641 f  ARG2__0/P[5]
                         net (fo=1, routed)           1.138     4.779    ARG21_in[22]
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.903 r  x_out[0]_i_22/O
                         net (fo=1, routed)           0.000     4.903    x_out[0]_i_22_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.453 r  x_out_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.453    x_out_reg[0]_i_14_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.567    x_out_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.880 f  x_out_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.664     6.545    ARG2__1[32]
    SLICE_X32Y41         LUT3 (Prop_lut3_I1_O)        0.306     6.851 r  x_out[4]_i_6/O
                         net (fo=1, routed)           0.000     6.851    x_out[4]_i_6_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.364 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.364    x_out_reg[4]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.481    x_out_reg[8]_i_2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.700 r  x_out_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.944     8.643    ARG0[17]
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.323     8.966 r  x_out[9]_i_1/O
                         net (fo=1, routed)           0.000     8.966    ARG[17]
    SLICE_X34Y42         FDRE                                         r  x_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.499     4.960    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  x_out_reg[9]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.952ns  (logic 6.320ns (70.602%)  route 2.632ns (29.398%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[5])
                                                      3.639     3.641 f  ARG2__0/P[5]
                         net (fo=1, routed)           1.138     4.779    ARG21_in[22]
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.903 r  x_out[0]_i_22/O
                         net (fo=1, routed)           0.000     4.903    x_out[0]_i_22_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.453 r  x_out_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.453    x_out_reg[0]_i_14_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.567    x_out_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.880 f  x_out_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.664     6.545    ARG2__1[32]
    SLICE_X32Y41         LUT3 (Prop_lut3_I1_O)        0.306     6.851 r  x_out[4]_i_6/O
                         net (fo=1, routed)           0.000     6.851    x_out[4]_i_6_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.364 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.364    x_out_reg[4]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.481    x_out_reg[8]_i_2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.796 r  x_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.827     8.623    ARG0[20]
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.329     8.952 r  x_out[12]_i_1/O
                         net (fo=1, routed)           0.000     8.952    ARG[20]
    SLICE_X34Y42         FDRE                                         r  x_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.499     4.960    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  x_out_reg[12]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.839ns  (logic 6.216ns (70.323%)  route 2.623ns (29.677%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[5])
                                                      3.639     3.641 f  ARG2__0/P[5]
                         net (fo=1, routed)           1.138     4.779    ARG21_in[22]
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.903 r  x_out[0]_i_22/O
                         net (fo=1, routed)           0.000     4.903    x_out[0]_i_22_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.453 r  x_out_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.453    x_out_reg[0]_i_14_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.567    x_out_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.880 f  x_out_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.664     6.545    ARG2__1[32]
    SLICE_X32Y41         LUT3 (Prop_lut3_I1_O)        0.306     6.851 r  x_out[4]_i_6/O
                         net (fo=1, routed)           0.000     6.851    x_out[4]_i_6_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.364 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.364    x_out_reg[4]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.481    x_out_reg[8]_i_2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.720 r  x_out_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.819     8.538    ARG0[19]
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.301     8.839 r  x_out[11]_i_1/O
                         net (fo=1, routed)           0.000     8.839    ARG[19]
    SLICE_X34Y42         FDRE                                         r  x_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.499     4.960    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  x_out_reg[11]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.755ns  (logic 6.034ns (68.921%)  route 2.721ns (31.079%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[5])
                                                      3.639     3.641 f  ARG2__0/P[5]
                         net (fo=1, routed)           1.138     4.779    ARG21_in[22]
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.903 r  x_out[0]_i_22/O
                         net (fo=1, routed)           0.000     4.903    x_out[0]_i_22_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.453 r  x_out_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.453    x_out_reg[0]_i_14_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.567    x_out_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.880 f  x_out_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.664     6.545    ARG2__1[32]
    SLICE_X32Y41         LUT3 (Prop_lut3_I1_O)        0.306     6.851 r  x_out[4]_i_6/O
                         net (fo=1, routed)           0.000     6.851    x_out[4]_i_6_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.364 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.364    x_out_reg[4]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  x_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.481    x_out_reg[8]_i_2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  x_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    x_out_reg[12]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 f  x_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.916     8.631    x_out_reg[15]_i_3_n_0
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.755 r  x_out[15]_i_2/O
                         net (fo=1, routed)           0.000     8.755    ARG[47]
    SLICE_X34Y40         FDRE                                         r  x_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.498     4.959    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  x_out_reg[15]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.734ns  (logic 5.980ns (68.469%)  route 2.754ns (31.531%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[5])
                                                      3.639     3.641 f  ARG2__0/P[5]
                         net (fo=1, routed)           1.138     4.779    ARG21_in[22]
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.903 r  x_out[0]_i_22/O
                         net (fo=1, routed)           0.000     4.903    x_out[0]_i_22_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.453 r  x_out_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.453    x_out_reg[0]_i_14_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.567    x_out_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.901 f  x_out_reg[4]_i_7/O[1]
                         net (fo=1, routed)           0.662     6.563    ARG2__1[30]
    SLICE_X32Y40         LUT3 (Prop_lut3_I1_O)        0.303     6.866 r  x_out[0]_i_5/O
                         net (fo=1, routed)           0.000     6.866    x_out[0]_i_5_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.246 r  x_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.246    x_out_reg[0]_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.465 r  x_out_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.952     8.417    ARG0[9]
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.317     8.734 r  x_out[1]_i_1/O
                         net (fo=1, routed)           0.000     8.734    ARG[9]
    SLICE_X34Y40         FDRE                                         r  x_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.498     4.959    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  x_out_reg[1]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.711ns  (logic 6.099ns (70.017%)  route 2.612ns (29.983%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[5])
                                                      3.639     3.641 f  ARG2__0/P[5]
                         net (fo=1, routed)           1.138     4.779    ARG21_in[22]
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.903 r  x_out[0]_i_22/O
                         net (fo=1, routed)           0.000     4.903    x_out[0]_i_22_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.453 r  x_out_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.453    x_out_reg[0]_i_14_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  x_out_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.567    x_out_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.880 f  x_out_reg[4]_i_7/O[3]
                         net (fo=1, routed)           0.664     6.545    ARG2__1[32]
    SLICE_X32Y41         LUT3 (Prop_lut3_I1_O)        0.306     6.851 r  x_out[4]_i_6/O
                         net (fo=1, routed)           0.000     6.851    x_out[4]_i_6_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.364 r  x_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.364    x_out_reg[4]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.583 r  x_out_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.807     8.390    ARG0[13]
    SLICE_X34Y41         LUT3 (Prop_lut3_I0_O)        0.321     8.711 r  x_out[5]_i_1/O
                         net (fo=1, routed)           0.000     8.711    ARG[13]
    SLICE_X34Y41         FDRE                                         r  x_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.499     4.960    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  x_out_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.566ns (67.465%)  route 0.273ns (32.535%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[21])
                                                      0.521     0.523 r  ARG2__0/P[21]
                         net (fo=3, routed)           0.271     0.794    ARG21_in[38]
    SLICE_X34Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.839 r  x_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.839    ARG[15]
    SLICE_X34Y40         FDRE                                         r  x_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     2.060    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  x_out_reg[7]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.569ns (67.023%)  route 0.280ns (32.977%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[23])
                                                      0.521     0.523 r  ARG2__0/P[23]
                         net (fo=3, routed)           0.278     0.801    ARG21_in[40]
    SLICE_X34Y42         LUT3 (Prop_lut3_I1_O)        0.048     0.849 r  x_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.849    ARG[17]
    SLICE_X34Y42         FDRE                                         r  x_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     2.060    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  x_out_reg[9]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.564ns (65.214%)  route 0.301ns (34.786%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[28])
                                                      0.521     0.523 r  ARG2__0/P[28]
                         net (fo=3, routed)           0.299     0.822    ARG21_in[45]
    SLICE_X34Y42         LUT3 (Prop_lut3_I1_O)        0.043     0.865 r  x_out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.865    ARG[22]
    SLICE_X34Y42         FDRE                                         r  x_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     2.060    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  x_out_reg[14]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.564ns (61.913%)  route 0.347ns (38.087%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[26])
                                                      0.521     0.523 r  ARG2__0/P[26]
                         net (fo=3, routed)           0.345     0.868    ARG21_in[43]
    SLICE_X34Y42         LUT3 (Prop_lut3_I1_O)        0.043     0.911 r  x_out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.911    ARG[20]
    SLICE_X34Y42         FDRE                                         r  x_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     2.060    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  x_out_reg[12]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.566ns (61.133%)  route 0.360ns (38.867%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[22])
                                                      0.521     0.523 r  ARG2__0/P[22]
                         net (fo=3, routed)           0.358     0.881    ARG21_in[39]
    SLICE_X34Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.926 r  x_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.926    ARG[16]
    SLICE_X34Y40         FDRE                                         r  x_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     2.060    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  x_out_reg[8]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.566ns (60.936%)  route 0.363ns (39.064%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[20])
                                                      0.521     0.523 r  ARG2__0/P[20]
                         net (fo=3, routed)           0.361     0.884    ARG21_in[37]
    SLICE_X34Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.929 r  x_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.929    ARG[14]
    SLICE_X34Y40         FDRE                                         r  x_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     2.060    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  x_out_reg[6]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.566ns (60.002%)  route 0.377ns (39.998%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[30])
                                                      0.521     0.523 r  ARG2__0/P[30]
                         net (fo=42, routed)          0.375     0.898    ARG21_in[47]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.943 r  x_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.943    ARG[10]
    SLICE_X34Y41         FDRE                                         r  x_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     2.060    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  x_out_reg[2]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.566ns (59.974%)  route 0.378ns (40.026%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[30])
                                                      0.521     0.523 r  ARG2__0/P[30]
                         net (fo=42, routed)          0.376     0.899    ARG21_in[47]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.944 r  x_out[13]_i_1/O
                         net (fo=1, routed)           0.000     0.944    ARG[21]
    SLICE_X34Y42         FDRE                                         r  x_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     2.060    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  x_out_reg[13]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.566ns (59.911%)  route 0.379ns (40.089%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[30])
                                                      0.521     0.523 r  ARG2__0/P[30]
                         net (fo=42, routed)          0.377     0.900    ARG21_in[47]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.945 r  x_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.945    ARG[19]
    SLICE_X34Y42         FDRE                                         r  x_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     2.060    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  x_out_reg[11]/C

Slack:                    inf
  Source:                 ARG2/ACOUT[29]
                            (internal pin)
  Destination:            x_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.569ns (60.128%)  route 0.377ns (39.872%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  ARG2/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    ARG2_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[30])
                                                      0.521     0.523 r  ARG2__0/P[30]
                         net (fo=42, routed)          0.375     0.898    ARG21_in[47]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.048     0.946 r  x_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.946    ARG[13]
    SLICE_X34Y41         FDRE                                         r  x_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     2.060    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  x_out_reg[5]/C





