INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pewfo/Desktop/universita/STO STUDIANDO QUESTE/reti logiche/MUSICA LED E COSE BELLE/MY part/completoPROVE/completoPROVE.sim/sim_1/impl/timing/xsim/tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImgCtrl
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module mic
INFO: [VRFC 10-311] analyzing module progettoRL
INFO: [VRFC 10-311] analyzing module glbl
