<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>Memory Map</title>
<style>
  :root{
    --border:#bdbdbd;
    --lineGrey:#9a9a9a;   /* marker line + pill border, everywhere */

    --stackBorderW: 2px;  /* keep in sync with .stack border */
    --innerBorderW: 1px;  /* keep in sync with .innerStack border */

    --tickT: 2px;
    --tickInnerT: 2px;

    --text:#1b1b1b;
    --sel:#2b2b2b;

    --markerCol: 280px;
    --markerGap: 16px;

    --innerLaneW: 120px;
    --innerLaneGap: 0px;

    --tickW: 34px;

    --gapFill:#efefef;
    --gapText:#222;

    --d0:#c9b78e;
    --d1:#c2d3c5;
    --d2:#c9cfe8;
    --d3:#e6c8df;
    --d4:#d6c7b8;

    --sepSoft: rgba(0,0,0,0.22);
  }

  body{ margin:0; font-family:system-ui,Segoe UI,Arial; color:var(--text); background:#fff; }

  header{
    position: sticky;
    top: 0;
    z-index: 1000;
    padding: 12px 16px;
    border-bottom: 1px solid rgba(255,255,255,0.18);
    background: linear-gradient(90deg, #0b1220 0%, #1e40af 55%, #0891b2 100%);
    color: #fff;
    box-shadow: 0 6px 20px rgba(0,0,0,0.18);
  }
  .bar{
    display:grid;
    grid-template-columns: auto 1fr auto;
    align-items:center;
    gap:12px;
  }
  .barLeft{ display:flex; gap:10px; align-items:center; }
  .barTitle{
    justify-self:center;
    font-weight: 900;
    font-size: 18px;
    letter-spacing: 0.3px;
    color: #fff;
    white-space: nowrap;
    overflow: hidden;
    text-overflow: ellipsis;
    padding: 8px 14px;
    border-radius: 999px;
    background: rgba(255,255,255,0.12);
    border: 1px solid rgba(255,255,255,0.18);
    text-shadow: 0 1px 0 rgba(0,0,0,0.28);
    backdrop-filter: blur(8px);
  }
  button{
    padding: 7px 12px;
    border-radius: 12px;
    border: 1px solid rgba(255,255,255,0.22);
    background: rgba(255,255,255,0.10);
    color: #fff;
    cursor: pointer;
    font-weight: 750;
    box-shadow: 0 1px 0 rgba(0,0,0,0.10);
    backdrop-filter: blur(8px);
    transition: transform 80ms ease, background 120ms ease;
  }
  button:hover{ background: rgba(255,255,255,0.18); }
  button:active{ transform: translateY(1px); background: rgba(255,255,255,0.22); }

  .wrap{ padding:14px; height: calc(100vh - 64px); overflow:auto; }
  .diagram{ display:grid; grid-template-columns: min(1020px, 100%); justify-content:center; }
  .stackWrap{ position: relative; }

  .stack{
    border: var(--stackBorderW) solid var(--border);
    border-radius: 10px;
    overflow: visible;
    background: #f7f7f7;
    display:flex;
    flex-direction:column;
    position: relative;
    height: auto;
  }

  .slice{
    position: relative;
    border-bottom: 2px solid var(--sepSoft);
    background: var(--d0);
    display:flex;
    align-items:center;
    justify-content:center;
    box-sizing:border-box;
    cursor:pointer;
    user-select:none;
    flex: 0 0 auto;
  }
  .slice:last-child{ border-bottom:none; }
  .slice.gap{ background: var(--gapFill); cursor: default; }
  .slice.gap .name{ color: var(--gapText); font-weight:700; }
  .slice.selected{ outline: 2px solid var(--sel); outline-offset: -2px; }

  .label{ text-align:center; max-width: 92%; padding: 6px 10px; box-sizing:border-box; }
  .name{ font-weight: 750; font-size: 14px; line-height: 1.1; }

  .markerR{
    position:absolute;
    right: calc(-1 * var(--markerCol));
    width: calc(var(--markerCol) - var(--markerGap));
    top: 50%;
    margin-top: -10px;
    display:flex;
    justify-content:flex-start;
    white-space:nowrap;
    pointer-events:none;
    font-family: ui-monospace, SFMono-Regular, Menlo, Consolas, "Liberation Mono", monospace;
    font-size: 12px;
    font-weight: 700;
    color:#444;
    z-index: 10;
  }
  .sizeTag{
    background:#fff;
    border:1px solid #d0d0d0;
    border-radius: 8px;
    padding: 2px 8px;
    box-shadow: 0 1px 0 rgba(0,0,0,0.03);
  }

  .sizeIn{
    position:absolute;
    right: 10px;
    top: 50%;
    transform: translateY(-50%);
    background:#fff;
    border:1px solid #d0d0d0;
    border-radius: 8px;
    padding: 2px 8px;
    box-shadow: 0 1px 0 rgba(0,0,0,0.03);
    font-family: ui-monospace, SFMono-Regular, Menlo, Consolas, "Liberation Mono", monospace;
    font-size: 12px;
    font-weight: 800;
    color:#444;
    pointer-events:none;
    white-space:nowrap;
  }

  /* OUTER marker layer aligned to OUTER BORDER EDGE */
  .markerLayerOuter{
    position:absolute;
    left: calc(-1 * var(--markerCol) - var(--stackBorderW));
    top: calc(-1 * var(--stackBorderW));
    width: calc(var(--markerCol) + var(--stackBorderW));
    height: calc(100% + 2 * var(--stackBorderW));
    pointer-events:none;
    z-index: 30;
  }
  .boundaryOuter{ position:absolute; left:0; right:0; height:0; }

  .boundaryOuter .tick{
    position:absolute;
    right: 0px;
    top: calc(-1 * (var(--tickT) / 2));
    width: var(--tickW);
    height: var(--tickT);
    background: var(--lineGrey);
    opacity: 1;
  }

  .boundaryOuter .markerPill{
    position:absolute;
    right: calc(var(--tickW));
    top: 0;
    transform: translateY(-50%);
    border-radius: 999px;
    padding: 2px 10px;
    font-family: ui-monospace, SFMono-Regular, Menlo, Consolas, "Liberation Mono", monospace;
    font-size: 12.5px;
    font-weight: 900;
    white-space: nowrap;
    border: 2px solid var(--lineGrey);
    color: rgba(0,0,0,0.82);
    box-shadow: 0 1px 0 rgba(0,0,0,0.06);
  }

  .inner{
    position:absolute;
    inset: 0;
    padding: 10px 22px 10px 10px;
    box-sizing:border-box;
    display:none;
    overflow: visible;
  }
  .slice.expanded > .inner{ display:block; }
  .slice.expanded > .label{ display:none; }

  .innerShell{
    width: 100%;
    display:flex;
    gap: var(--innerLaneGap);
    align-items: flex-start;
  }
  .innerLane{
    width: var(--innerLaneW);
    flex: 0 0 var(--innerLaneW);
    position: relative;
    align-self: flex-start;
  }
  .innerStack{
    flex: 1 1 auto;
    border: var(--innerBorderW) solid rgba(0,0,0,0.28);
    border-radius: 10px;
    background:#fdfdfd;
    display:flex;
    flex-direction:column;
    position: relative;
    overflow: visible;
    align-self: flex-start;
  }

  .innerSlice{
    position:relative;
    border-bottom: 2px solid var(--sepSoft);
    display:flex;
    align-items:center;
    justify-content:center;
    box-sizing:border-box;
    cursor:pointer;
    user-select:none;
    flex: 0 0 auto;
  }
  .innerSlice:last-child{ border-bottom:none; }
  .innerSlice.gap{ background: var(--gapFill) !important; cursor:default; }
  .innerSlice.gap .name{ color: var(--gapText); font-weight:700; }
  .innerSlice.selected{ outline:2px solid var(--sel); outline-offset:-2px; }
  .innerSlice .name{ font-size: 13px; }

  .laneBoundary{ position:absolute; left:0; right:0; height:0; }

  .laneBoundary .markerPill{
    position:absolute;
    right: calc(var(--tickW));
    top:0;
    transform: translateY(-50%);
    border-radius: 999px;
    padding: 2px 10px;
    font-family: ui-monospace, SFMono-Regular, Menlo, Consolas, "Liberation Mono", monospace;
    font-size: 12.5px;
    font-weight: 900;
    white-space: nowrap;
    border: 2px solid var(--lineGrey);
    color: rgba(0,0,0,0.82);
    box-shadow: 0 1px 0 rgba(0,0,0,0.06);
  }

  .laneBoundary .tick{
    position:absolute;
    right: 0px;
    top: calc(-1 * (var(--tickInnerT) / 2));
    width: var(--tickW);
    height: var(--tickInnerT);
    background: var(--lineGrey);
    opacity: 1;
  }

  .depth-0{ background: var(--d0); }
  .depth-1{ background: var(--d1); }
  .depth-2{ background: var(--d2); }
  .depth-3{ background: var(--d3); }
  .depth-4{ background: var(--d4); }
</style>
</head>
<body>
<header>
  <div class="bar">
    <div class="barLeft">
      <button id="collapseAllBtn">Collapse all</button>
      <button id="expandAllBtn">Expand all</button>
    </div>
    <div class="barTitle" id="pageTitle">Memory Map</div>
    <div></div>
  </div>
</header>

<div class="wrap">
  <div class="diagram">
    <div class="stackWrap">
      <div class="stack" id="stack"></div>
    </div>
  </div>
</div>

<script>
const DATA = {"root": {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0", "name": "STM32F407 SoC Memory Map (RM0090-style)", "start": 0, "size": 4294967296, "end": 4294967296}, "nodes": [{"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0", "name": "STM32F407 SoC Memory Map (RM0090-style)", "start": 0, "size": 4294967296, "end": 4294967296, "depth": 0, "parent": null}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Code Region (alias area)@0x0", "name": "Code Region (alias area)", "start": 0, "size": 536870912, "end": 536870912, "depth": 1, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Code Region (alias area)@0x0/Flash (main)@0x8000000", "name": "Flash (main)", "start": 134217728, "size": 1048576, "end": 135266304, "depth": 2, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Code Region (alias area)@0x0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Code Region (alias area)@0x0/CCM SRAM@0x10000000", "name": "CCM SRAM", "start": 268435456, "size": 65536, "end": 268500992, "depth": 2, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Code Region (alias area)@0x0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Code Region (alias area)@0x0/System Memory (Bootloader ROM)@0x1fff0000", "name": "System Memory (Bootloader ROM)", "start": 536805376, "size": 30720, "end": 536836096, "depth": 2, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Code Region (alias area)@0x0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Code Region (alias area)@0x0/OTP Area@0x1fff7800", "name": "OTP Area", "start": 536836096, "size": 528, "end": 536836624, "depth": 2, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Code Region (alias area)@0x0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/SRAM Region@0x20000000", "name": "SRAM Region", "start": 536870912, "size": 536870912, "end": 1073741824, "depth": 1, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/SRAM Region@0x20000000/SRAM1@0x20000000", "name": "SRAM1", "start": 536870912, "size": 114688, "end": 536985600, "depth": 2, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/SRAM Region@0x20000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/SRAM Region@0x20000000/SRAM2@0x2001c000", "name": "SRAM2", "start": 536985600, "size": 16384, "end": 537001984, "depth": 2, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/SRAM Region@0x20000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000", "name": "Peripherals", "start": 1073741824, "size": 536870912, "end": 1610612736, "depth": 1, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000", "name": "APB1 Peripherals", "start": 1073741824, "size": 65536, "end": 1073807360, "depth": 2, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000", "name": "TIM2", "start": 1073741824, "size": 1024, "end": 1073742848, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/CR1 - control register 1@0x40000000", "name": "CR1 - control register 1", "start": 1073741824, "size": 4, "end": 1073741828, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/CR2 - control register 2@0x40000004", "name": "CR2 - control register 2", "start": 1073741828, "size": 4, "end": 1073741832, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/SMCR - slave mode control register@0x40000008", "name": "SMCR - slave mode control register", "start": 1073741832, "size": 4, "end": 1073741836, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/DIER - DMA/Interrupt enable register@0x4000000c", "name": "DIER - DMA/Interrupt enable register", "start": 1073741836, "size": 4, "end": 1073741840, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/SR - status register@0x40000010", "name": "SR - status register", "start": 1073741840, "size": 4, "end": 1073741844, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/EGR - event generation register@0x40000014", "name": "EGR - event generation register", "start": 1073741844, "size": 4, "end": 1073741848, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40000018", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073741848, "size": 4, "end": 1073741852, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)@0x4000001c", "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)", "start": 1073741852, "size": 4, "end": 1073741856, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/CCER - capture/compare enable\n          register@0x40000020", "name": "CCER - capture/compare enable\n          register", "start": 1073741856, "size": 4, "end": 1073741860, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/CNT - counter@0x40000024", "name": "CNT - counter", "start": 1073741860, "size": 4, "end": 1073741864, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/PSC - prescaler@0x40000028", "name": "PSC - prescaler", "start": 1073741864, "size": 4, "end": 1073741868, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/ARR - auto-reload register@0x4000002c", "name": "ARR - auto-reload register", "start": 1073741868, "size": 4, "end": 1073741872, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/CCR1 - capture/compare register 1@0x40000034", "name": "CCR1 - capture/compare register 1", "start": 1073741876, "size": 4, "end": 1073741880, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/CCR2 - capture/compare register 2@0x40000038", "name": "CCR2 - capture/compare register 2", "start": 1073741880, "size": 4, "end": 1073741884, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/CCR3 - capture/compare register 3@0x4000003c", "name": "CCR3 - capture/compare register 3", "start": 1073741884, "size": 4, "end": 1073741888, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/CCR4 - capture/compare register 4@0x40000040", "name": "CCR4 - capture/compare register 4", "start": 1073741888, "size": 4, "end": 1073741892, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/DCR - DMA control register@0x40000048", "name": "DCR - DMA control register", "start": 1073741896, "size": 4, "end": 1073741900, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/DMAR - DMA address for full transfer@0x4000004c", "name": "DMAR - DMA address for full transfer", "start": 1073741900, "size": 4, "end": 1073741904, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000/OR - TIM5 option register@0x40000050", "name": "OR - TIM5 option register", "start": 1073741904, "size": 4, "end": 1073741908, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM2@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400", "name": "TIM3", "start": 1073742848, "size": 1024, "end": 1073743872, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/CR1 - control register 1@0x40000400", "name": "CR1 - control register 1", "start": 1073742848, "size": 4, "end": 1073742852, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/CR2 - control register 2@0x40000404", "name": "CR2 - control register 2", "start": 1073742852, "size": 4, "end": 1073742856, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/SMCR - slave mode control register@0x40000408", "name": "SMCR - slave mode control register", "start": 1073742856, "size": 4, "end": 1073742860, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/DIER - DMA/Interrupt enable register@0x4000040c", "name": "DIER - DMA/Interrupt enable register", "start": 1073742860, "size": 4, "end": 1073742864, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/SR - status register@0x40000410", "name": "SR - status register", "start": 1073742864, "size": 4, "end": 1073742868, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/EGR - event generation register@0x40000414", "name": "EGR - event generation register", "start": 1073742868, "size": 4, "end": 1073742872, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40000418", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073742872, "size": 4, "end": 1073742876, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)@0x4000041c", "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)", "start": 1073742876, "size": 4, "end": 1073742880, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/CCER - capture/compare enable\n          register@0x40000420", "name": "CCER - capture/compare enable\n          register", "start": 1073742880, "size": 4, "end": 1073742884, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/CNT - counter@0x40000424", "name": "CNT - counter", "start": 1073742884, "size": 4, "end": 1073742888, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/PSC - prescaler@0x40000428", "name": "PSC - prescaler", "start": 1073742888, "size": 4, "end": 1073742892, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/ARR - auto-reload register@0x4000042c", "name": "ARR - auto-reload register", "start": 1073742892, "size": 4, "end": 1073742896, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/CCR1 - capture/compare register 1@0x40000434", "name": "CCR1 - capture/compare register 1", "start": 1073742900, "size": 4, "end": 1073742904, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/CCR2 - capture/compare register 2@0x40000438", "name": "CCR2 - capture/compare register 2", "start": 1073742904, "size": 4, "end": 1073742908, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/CCR3 - capture/compare register 3@0x4000043c", "name": "CCR3 - capture/compare register 3", "start": 1073742908, "size": 4, "end": 1073742912, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/CCR4 - capture/compare register 4@0x40000440", "name": "CCR4 - capture/compare register 4", "start": 1073742912, "size": 4, "end": 1073742916, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/DCR - DMA control register@0x40000448", "name": "DCR - DMA control register", "start": 1073742920, "size": 4, "end": 1073742924, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400/DMAR - DMA address for full transfer@0x4000044c", "name": "DMAR - DMA address for full transfer", "start": 1073742924, "size": 4, "end": 1073742928, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM3@0x40000400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800", "name": "TIM4", "start": 1073743872, "size": 1024, "end": 1073744896, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/CR1 - control register 1@0x40000800", "name": "CR1 - control register 1", "start": 1073743872, "size": 4, "end": 1073743876, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/CR2 - control register 2@0x40000804", "name": "CR2 - control register 2", "start": 1073743876, "size": 4, "end": 1073743880, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/SMCR - slave mode control register@0x40000808", "name": "SMCR - slave mode control register", "start": 1073743880, "size": 4, "end": 1073743884, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/DIER - DMA/Interrupt enable register@0x4000080c", "name": "DIER - DMA/Interrupt enable register", "start": 1073743884, "size": 4, "end": 1073743888, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/SR - status register@0x40000810", "name": "SR - status register", "start": 1073743888, "size": 4, "end": 1073743892, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/EGR - event generation register@0x40000814", "name": "EGR - event generation register", "start": 1073743892, "size": 4, "end": 1073743896, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40000818", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073743896, "size": 4, "end": 1073743900, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)@0x4000081c", "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)", "start": 1073743900, "size": 4, "end": 1073743904, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/CCER - capture/compare enable\n          register@0x40000820", "name": "CCER - capture/compare enable\n          register", "start": 1073743904, "size": 4, "end": 1073743908, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/CNT - counter@0x40000824", "name": "CNT - counter", "start": 1073743908, "size": 4, "end": 1073743912, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/PSC - prescaler@0x40000828", "name": "PSC - prescaler", "start": 1073743912, "size": 4, "end": 1073743916, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/ARR - auto-reload register@0x4000082c", "name": "ARR - auto-reload register", "start": 1073743916, "size": 4, "end": 1073743920, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/CCR1 - capture/compare register 1@0x40000834", "name": "CCR1 - capture/compare register 1", "start": 1073743924, "size": 4, "end": 1073743928, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/CCR2 - capture/compare register 2@0x40000838", "name": "CCR2 - capture/compare register 2", "start": 1073743928, "size": 4, "end": 1073743932, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/CCR3 - capture/compare register 3@0x4000083c", "name": "CCR3 - capture/compare register 3", "start": 1073743932, "size": 4, "end": 1073743936, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/CCR4 - capture/compare register 4@0x40000840", "name": "CCR4 - capture/compare register 4", "start": 1073743936, "size": 4, "end": 1073743940, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/DCR - DMA control register@0x40000848", "name": "DCR - DMA control register", "start": 1073743944, "size": 4, "end": 1073743948, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/DMAR - DMA address for full transfer@0x4000084c", "name": "DMAR - DMA address for full transfer", "start": 1073743948, "size": 4, "end": 1073743952, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800/OR - TIM5 option register@0x40000850", "name": "OR - TIM5 option register", "start": 1073743952, "size": 4, "end": 1073743956, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM4@0x40000800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00", "name": "TIM5", "start": 1073744896, "size": 1024, "end": 1073745920, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/CR1 - control register 1@0x40000c00", "name": "CR1 - control register 1", "start": 1073744896, "size": 4, "end": 1073744900, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/CR2 - control register 2@0x40000c04", "name": "CR2 - control register 2", "start": 1073744900, "size": 4, "end": 1073744904, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/SMCR - slave mode control register@0x40000c08", "name": "SMCR - slave mode control register", "start": 1073744904, "size": 4, "end": 1073744908, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/DIER - DMA/Interrupt enable register@0x40000c0c", "name": "DIER - DMA/Interrupt enable register", "start": 1073744908, "size": 4, "end": 1073744912, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/SR - status register@0x40000c10", "name": "SR - status register", "start": 1073744912, "size": 4, "end": 1073744916, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/EGR - event generation register@0x40000c14", "name": "EGR - event generation register", "start": 1073744916, "size": 4, "end": 1073744920, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40000c18", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073744920, "size": 4, "end": 1073744924, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)@0x40000c1c", "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)", "start": 1073744924, "size": 4, "end": 1073744928, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/CCER - capture/compare enable\n          register@0x40000c20", "name": "CCER - capture/compare enable\n          register", "start": 1073744928, "size": 4, "end": 1073744932, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/CNT - counter@0x40000c24", "name": "CNT - counter", "start": 1073744932, "size": 4, "end": 1073744936, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/PSC - prescaler@0x40000c28", "name": "PSC - prescaler", "start": 1073744936, "size": 4, "end": 1073744940, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/ARR - auto-reload register@0x40000c2c", "name": "ARR - auto-reload register", "start": 1073744940, "size": 4, "end": 1073744944, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/CCR1 - capture/compare register 1@0x40000c34", "name": "CCR1 - capture/compare register 1", "start": 1073744948, "size": 4, "end": 1073744952, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/CCR2 - capture/compare register 2@0x40000c38", "name": "CCR2 - capture/compare register 2", "start": 1073744952, "size": 4, "end": 1073744956, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/CCR3 - capture/compare register 3@0x40000c3c", "name": "CCR3 - capture/compare register 3", "start": 1073744956, "size": 4, "end": 1073744960, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/CCR4 - capture/compare register 4@0x40000c40", "name": "CCR4 - capture/compare register 4", "start": 1073744960, "size": 4, "end": 1073744964, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/DCR - DMA control register@0x40000c48", "name": "DCR - DMA control register", "start": 1073744968, "size": 4, "end": 1073744972, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/DMAR - DMA address for full transfer@0x40000c4c", "name": "DMAR - DMA address for full transfer", "start": 1073744972, "size": 4, "end": 1073744976, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00/OR - TIM5 option register@0x40000c50", "name": "OR - TIM5 option register", "start": 1073744976, "size": 4, "end": 1073744980, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM5@0x40000c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000", "name": "TIM6", "start": 1073745920, "size": 1024, "end": 1073746944, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000/CR1 - control register 1@0x40001000", "name": "CR1 - control register 1", "start": 1073745920, "size": 4, "end": 1073745924, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000/CR2 - control register 2@0x40001004", "name": "CR2 - control register 2", "start": 1073745924, "size": 4, "end": 1073745928, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000/DIER - DMA/Interrupt enable register@0x4000100c", "name": "DIER - DMA/Interrupt enable register", "start": 1073745932, "size": 4, "end": 1073745936, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000/SR - status register@0x40001010", "name": "SR - status register", "start": 1073745936, "size": 4, "end": 1073745940, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000/EGR - event generation register@0x40001014", "name": "EGR - event generation register", "start": 1073745940, "size": 4, "end": 1073745944, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000/CNT - counter@0x40001024", "name": "CNT - counter", "start": 1073745956, "size": 4, "end": 1073745960, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000/PSC - prescaler@0x40001028", "name": "PSC - prescaler", "start": 1073745960, "size": 4, "end": 1073745964, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000/ARR - auto-reload register@0x4000102c", "name": "ARR - auto-reload register", "start": 1073745964, "size": 4, "end": 1073745968, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM6@0x40001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400", "name": "TIM7", "start": 1073746944, "size": 1024, "end": 1073747968, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/CR1 - control register 1@0x40001400", "name": "CR1 - control register 1", "start": 1073746944, "size": 4, "end": 1073746948, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/CR2 - control register 2@0x40001404", "name": "CR2 - control register 2", "start": 1073746948, "size": 4, "end": 1073746952, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/SMCR - slave mode control register@0x40001408", "name": "SMCR - slave mode control register", "start": 1073746952, "size": 4, "end": 1073746956, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/DIER - DMA/Interrupt enable register@0x4000140c", "name": "DIER - DMA/Interrupt enable register", "start": 1073746956, "size": 4, "end": 1073746960, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/SR - status register@0x40001410", "name": "SR - status register", "start": 1073746960, "size": 4, "end": 1073746964, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/EGR - event generation register@0x40001414", "name": "EGR - event generation register", "start": 1073746964, "size": 4, "end": 1073746968, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40001418", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073746968, "size": 4, "end": 1073746972, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)@0x4000141c", "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)", "start": 1073746972, "size": 4, "end": 1073746976, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/CCER - capture/compare enable\n          register@0x40001420", "name": "CCER - capture/compare enable\n          register", "start": 1073746976, "size": 4, "end": 1073746980, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/CNT - counter@0x40001424", "name": "CNT - counter", "start": 1073746980, "size": 4, "end": 1073746984, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/PSC - prescaler@0x40001428", "name": "PSC - prescaler", "start": 1073746984, "size": 4, "end": 1073746988, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/ARR - auto-reload register@0x4000142c", "name": "ARR - auto-reload register", "start": 1073746988, "size": 4, "end": 1073746992, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/CCR1 - capture/compare register 1@0x40001434", "name": "CCR1 - capture/compare register 1", "start": 1073746996, "size": 4, "end": 1073747000, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/CCR2 - capture/compare register 2@0x40001438", "name": "CCR2 - capture/compare register 2", "start": 1073747000, "size": 4, "end": 1073747004, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/CCR3 - capture/compare register 3@0x4000143c", "name": "CCR3 - capture/compare register 3", "start": 1073747004, "size": 4, "end": 1073747008, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/CCR4 - capture/compare register 4@0x40001440", "name": "CCR4 - capture/compare register 4", "start": 1073747008, "size": 4, "end": 1073747012, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/DCR - DMA control register@0x40001448", "name": "DCR - DMA control register", "start": 1073747016, "size": 4, "end": 1073747020, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/DMAR - DMA address for full transfer@0x4000144c", "name": "DMAR - DMA address for full transfer", "start": 1073747020, "size": 4, "end": 1073747024, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400/OR - TIM5 option register@0x40001450", "name": "OR - TIM5 option register", "start": 1073747024, "size": 4, "end": 1073747028, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM7@0x40001400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800", "name": "TIM12", "start": 1073747968, "size": 1024, "end": 1073748992, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/CR1 - control register 1@0x40001800", "name": "CR1 - control register 1", "start": 1073747968, "size": 4, "end": 1073747972, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/CR2 - control register 2@0x40001804", "name": "CR2 - control register 2", "start": 1073747972, "size": 4, "end": 1073747976, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/SMCR - slave mode control register@0x40001808", "name": "SMCR - slave mode control register", "start": 1073747976, "size": 4, "end": 1073747980, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/DIER - DMA/Interrupt enable register@0x4000180c", "name": "DIER - DMA/Interrupt enable register", "start": 1073747980, "size": 4, "end": 1073747984, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/SR - status register@0x40001810", "name": "SR - status register", "start": 1073747984, "size": 4, "end": 1073747988, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/EGR - event generation register@0x40001814", "name": "EGR - event generation register", "start": 1073747988, "size": 4, "end": 1073747992, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40001818", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073747992, "size": 4, "end": 1073747996, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)@0x4000181c", "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)", "start": 1073747996, "size": 4, "end": 1073748000, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/CCER - capture/compare enable\n          register@0x40001820", "name": "CCER - capture/compare enable\n          register", "start": 1073748000, "size": 4, "end": 1073748004, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/CNT - counter@0x40001824", "name": "CNT - counter", "start": 1073748004, "size": 4, "end": 1073748008, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/PSC - prescaler@0x40001828", "name": "PSC - prescaler", "start": 1073748008, "size": 4, "end": 1073748012, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/ARR - auto-reload register@0x4000182c", "name": "ARR - auto-reload register", "start": 1073748012, "size": 4, "end": 1073748016, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/CCR1 - capture/compare register 1@0x40001834", "name": "CCR1 - capture/compare register 1", "start": 1073748020, "size": 4, "end": 1073748024, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/CCR2 - capture/compare register 2@0x40001838", "name": "CCR2 - capture/compare register 2", "start": 1073748024, "size": 4, "end": 1073748028, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/CCR3 - capture/compare register 3@0x4000183c", "name": "CCR3 - capture/compare register 3", "start": 1073748028, "size": 4, "end": 1073748032, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/CCR4 - capture/compare register 4@0x40001840", "name": "CCR4 - capture/compare register 4", "start": 1073748032, "size": 4, "end": 1073748036, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/DCR - DMA control register@0x40001848", "name": "DCR - DMA control register", "start": 1073748040, "size": 4, "end": 1073748044, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/DMAR - DMA address for full transfer@0x4000184c", "name": "DMAR - DMA address for full transfer", "start": 1073748044, "size": 4, "end": 1073748048, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800/OR - TIM5 option register@0x40001850", "name": "OR - TIM5 option register", "start": 1073748048, "size": 4, "end": 1073748052, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM12@0x40001800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00", "name": "TIM13", "start": 1073748992, "size": 1024, "end": 1073750016, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/CR1 - control register 1@0x40001c00", "name": "CR1 - control register 1", "start": 1073748992, "size": 4, "end": 1073748996, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/CR2 - control register 2@0x40001c04", "name": "CR2 - control register 2", "start": 1073748996, "size": 4, "end": 1073749000, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/SMCR - slave mode control register@0x40001c08", "name": "SMCR - slave mode control register", "start": 1073749000, "size": 4, "end": 1073749004, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/DIER - DMA/Interrupt enable register@0x40001c0c", "name": "DIER - DMA/Interrupt enable register", "start": 1073749004, "size": 4, "end": 1073749008, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/SR - status register@0x40001c10", "name": "SR - status register", "start": 1073749008, "size": 4, "end": 1073749012, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/EGR - event generation register@0x40001c14", "name": "EGR - event generation register", "start": 1073749012, "size": 4, "end": 1073749016, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40001c18", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073749016, "size": 4, "end": 1073749020, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)@0x40001c1c", "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)", "start": 1073749020, "size": 4, "end": 1073749024, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/CCER - capture/compare enable\n          register@0x40001c20", "name": "CCER - capture/compare enable\n          register", "start": 1073749024, "size": 4, "end": 1073749028, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/CNT - counter@0x40001c24", "name": "CNT - counter", "start": 1073749028, "size": 4, "end": 1073749032, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/PSC - prescaler@0x40001c28", "name": "PSC - prescaler", "start": 1073749032, "size": 4, "end": 1073749036, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/ARR - auto-reload register@0x40001c2c", "name": "ARR - auto-reload register", "start": 1073749036, "size": 4, "end": 1073749040, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/CCR1 - capture/compare register 1@0x40001c34", "name": "CCR1 - capture/compare register 1", "start": 1073749044, "size": 4, "end": 1073749048, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/CCR2 - capture/compare register 2@0x40001c38", "name": "CCR2 - capture/compare register 2", "start": 1073749048, "size": 4, "end": 1073749052, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/CCR3 - capture/compare register 3@0x40001c3c", "name": "CCR3 - capture/compare register 3", "start": 1073749052, "size": 4, "end": 1073749056, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/CCR4 - capture/compare register 4@0x40001c40", "name": "CCR4 - capture/compare register 4", "start": 1073749056, "size": 4, "end": 1073749060, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/DCR - DMA control register@0x40001c48", "name": "DCR - DMA control register", "start": 1073749064, "size": 4, "end": 1073749068, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/DMAR - DMA address for full transfer@0x40001c4c", "name": "DMAR - DMA address for full transfer", "start": 1073749068, "size": 4, "end": 1073749072, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00/OR - TIM5 option register@0x40001c50", "name": "OR - TIM5 option register", "start": 1073749072, "size": 4, "end": 1073749076, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM13@0x40001c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000", "name": "TIM14", "start": 1073750016, "size": 1024, "end": 1073751040, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/CR1 - control register 1@0x40002000", "name": "CR1 - control register 1", "start": 1073750016, "size": 4, "end": 1073750020, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/CR2 - control register 2@0x40002004", "name": "CR2 - control register 2", "start": 1073750020, "size": 4, "end": 1073750024, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/SMCR - slave mode control register@0x40002008", "name": "SMCR - slave mode control register", "start": 1073750024, "size": 4, "end": 1073750028, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/DIER - DMA/Interrupt enable register@0x4000200c", "name": "DIER - DMA/Interrupt enable register", "start": 1073750028, "size": 4, "end": 1073750032, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/SR - status register@0x40002010", "name": "SR - status register", "start": 1073750032, "size": 4, "end": 1073750036, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/EGR - event generation register@0x40002014", "name": "EGR - event generation register", "start": 1073750036, "size": 4, "end": 1073750040, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40002018", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073750040, "size": 4, "end": 1073750044, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)@0x4000201c", "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)", "start": 1073750044, "size": 4, "end": 1073750048, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/CCER - capture/compare enable\n          register@0x40002020", "name": "CCER - capture/compare enable\n          register", "start": 1073750048, "size": 4, "end": 1073750052, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/CNT - counter@0x40002024", "name": "CNT - counter", "start": 1073750052, "size": 4, "end": 1073750056, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/PSC - prescaler@0x40002028", "name": "PSC - prescaler", "start": 1073750056, "size": 4, "end": 1073750060, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/ARR - auto-reload register@0x4000202c", "name": "ARR - auto-reload register", "start": 1073750060, "size": 4, "end": 1073750064, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/CCR1 - capture/compare register 1@0x40002034", "name": "CCR1 - capture/compare register 1", "start": 1073750068, "size": 4, "end": 1073750072, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/CCR2 - capture/compare register 2@0x40002038", "name": "CCR2 - capture/compare register 2", "start": 1073750072, "size": 4, "end": 1073750076, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/CCR3 - capture/compare register 3@0x4000203c", "name": "CCR3 - capture/compare register 3", "start": 1073750076, "size": 4, "end": 1073750080, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/CCR4 - capture/compare register 4@0x40002040", "name": "CCR4 - capture/compare register 4", "start": 1073750080, "size": 4, "end": 1073750084, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/DCR - DMA control register@0x40002048", "name": "DCR - DMA control register", "start": 1073750088, "size": 4, "end": 1073750092, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/DMAR - DMA address for full transfer@0x4000204c", "name": "DMAR - DMA address for full transfer", "start": 1073750092, "size": 4, "end": 1073750096, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000/OR - TIM5 option register@0x40002050", "name": "OR - TIM5 option register", "start": 1073750096, "size": 4, "end": 1073750100, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/TIM14@0x40002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/WWDG@0x40002c00", "name": "WWDG", "start": 1073753088, "size": 1024, "end": 1073754112, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/WWDG@0x40002c00/CR - Control register@0x40002c00", "name": "CR - Control register", "start": 1073753088, "size": 4, "end": 1073753092, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/WWDG@0x40002c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/WWDG@0x40002c00/CFR - Configuration register@0x40002c04", "name": "CFR - Configuration register", "start": 1073753092, "size": 4, "end": 1073753096, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/WWDG@0x40002c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/WWDG@0x40002c00/SR - Status register@0x40002c08", "name": "SR - Status register", "start": 1073753096, "size": 4, "end": 1073753100, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/WWDG@0x40002c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/IWDG@0x40003000", "name": "IWDG", "start": 1073754112, "size": 1024, "end": 1073755136, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/IWDG@0x40003000/KR - Key register@0x40003000", "name": "KR - Key register", "start": 1073754112, "size": 4, "end": 1073754116, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/IWDG@0x40003000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/IWDG@0x40003000/PR - Prescaler register@0x40003004", "name": "PR - Prescaler register", "start": 1073754116, "size": 4, "end": 1073754120, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/IWDG@0x40003000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/IWDG@0x40003000/RLR - Reload register@0x40003008", "name": "RLR - Reload register", "start": 1073754120, "size": 4, "end": 1073754124, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/IWDG@0x40003000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/IWDG@0x40003000/SR - Status register@0x4000300c", "name": "SR - Status register", "start": 1073754124, "size": 4, "end": 1073754128, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/IWDG@0x40003000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800", "name": "SPI2 / I2S2", "start": 1073756160, "size": 1024, "end": 1073757184, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800/CR1 - control register 1@0x40003800", "name": "CR1 - control register 1", "start": 1073756160, "size": 4, "end": 1073756164, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800/CR2 - control register 2@0x40003804", "name": "CR2 - control register 2", "start": 1073756164, "size": 4, "end": 1073756168, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800/SR - status register@0x40003808", "name": "SR - status register", "start": 1073756168, "size": 4, "end": 1073756172, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800/DR - data register@0x4000380c", "name": "DR - data register", "start": 1073756172, "size": 4, "end": 1073756176, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800/CRCPR - CRC polynomial register@0x40003810", "name": "CRCPR - CRC polynomial register", "start": 1073756176, "size": 4, "end": 1073756180, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800/RXCRCR - RX CRC register@0x40003814", "name": "RXCRCR - RX CRC register", "start": 1073756180, "size": 4, "end": 1073756184, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800/TXCRCR - TX CRC register@0x40003818", "name": "TXCRCR - TX CRC register", "start": 1073756184, "size": 4, "end": 1073756188, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800/I2SCFGR - I2S configuration register@0x4000381c", "name": "I2SCFGR - I2S configuration register", "start": 1073756188, "size": 4, "end": 1073756192, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800/I2SPR - I2S prescaler register@0x40003820", "name": "I2SPR - I2S prescaler register", "start": 1073756192, "size": 4, "end": 1073756196, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI2 / I2S2@0x40003800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00", "name": "SPI3 / I2S3", "start": 1073757184, "size": 1024, "end": 1073758208, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00/CR1 - control register 1@0x40003c00", "name": "CR1 - control register 1", "start": 1073757184, "size": 4, "end": 1073757188, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00/CR2 - control register 2@0x40003c04", "name": "CR2 - control register 2", "start": 1073757188, "size": 4, "end": 1073757192, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00/SR - status register@0x40003c08", "name": "SR - status register", "start": 1073757192, "size": 4, "end": 1073757196, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00/DR - data register@0x40003c0c", "name": "DR - data register", "start": 1073757196, "size": 4, "end": 1073757200, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00/CRCPR - CRC polynomial register@0x40003c10", "name": "CRCPR - CRC polynomial register", "start": 1073757200, "size": 4, "end": 1073757204, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00/RXCRCR - RX CRC register@0x40003c14", "name": "RXCRCR - RX CRC register", "start": 1073757204, "size": 4, "end": 1073757208, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00/TXCRCR - TX CRC register@0x40003c18", "name": "TXCRCR - TX CRC register", "start": 1073757208, "size": 4, "end": 1073757212, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00/I2SCFGR - I2S configuration register@0x40003c1c", "name": "I2SCFGR - I2S configuration register", "start": 1073757212, "size": 4, "end": 1073757216, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00/I2SPR - I2S prescaler register@0x40003c20", "name": "I2SPR - I2S prescaler register", "start": 1073757216, "size": 4, "end": 1073757220, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/SPI3 / I2S3@0x40003c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400", "name": "USART2", "start": 1073759232, "size": 1024, "end": 1073760256, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400/SR - Status register@0x40004400", "name": "SR - Status register", "start": 1073759232, "size": 4, "end": 1073759236, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400/DR - Data register@0x40004404", "name": "DR - Data register", "start": 1073759236, "size": 4, "end": 1073759240, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400/BRR - Baud rate register@0x40004408", "name": "BRR - Baud rate register", "start": 1073759240, "size": 4, "end": 1073759244, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400/CR1 - Control register 1@0x4000440c", "name": "CR1 - Control register 1", "start": 1073759244, "size": 4, "end": 1073759248, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400/CR2 - Control register 2@0x40004410", "name": "CR2 - Control register 2", "start": 1073759248, "size": 4, "end": 1073759252, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400/CR3 - Control register 3@0x40004414", "name": "CR3 - Control register 3", "start": 1073759252, "size": 4, "end": 1073759256, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400/GTPR - Guard time and prescaler\n          register@0x40004418", "name": "GTPR - Guard time and prescaler\n          register", "start": 1073759256, "size": 4, "end": 1073759260, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART2@0x40004400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800", "name": "USART3", "start": 1073760256, "size": 1024, "end": 1073761280, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800/SR - Status register@0x40004800", "name": "SR - Status register", "start": 1073760256, "size": 4, "end": 1073760260, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800/DR - Data register@0x40004804", "name": "DR - Data register", "start": 1073760260, "size": 4, "end": 1073760264, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800/BRR - Baud rate register@0x40004808", "name": "BRR - Baud rate register", "start": 1073760264, "size": 4, "end": 1073760268, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800/CR1 - Control register 1@0x4000480c", "name": "CR1 - Control register 1", "start": 1073760268, "size": 4, "end": 1073760272, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800/CR2 - Control register 2@0x40004810", "name": "CR2 - Control register 2", "start": 1073760272, "size": 4, "end": 1073760276, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800/CR3 - Control register 3@0x40004814", "name": "CR3 - Control register 3", "start": 1073760276, "size": 4, "end": 1073760280, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800/GTPR - Guard time and prescaler\n          register@0x40004818", "name": "GTPR - Guard time and prescaler\n          register", "start": 1073760280, "size": 4, "end": 1073760284, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/USART3@0x40004800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00", "name": "UART4", "start": 1073761280, "size": 1024, "end": 1073762304, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00/SR - Status register@0x40004c00", "name": "SR - Status register", "start": 1073761280, "size": 4, "end": 1073761284, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00/DR - Data register@0x40004c04", "name": "DR - Data register", "start": 1073761284, "size": 4, "end": 1073761288, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00/BRR - Baud rate register@0x40004c08", "name": "BRR - Baud rate register", "start": 1073761288, "size": 4, "end": 1073761292, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00/CR1 - Control register 1@0x40004c0c", "name": "CR1 - Control register 1", "start": 1073761292, "size": 4, "end": 1073761296, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00/CR2 - Control register 2@0x40004c10", "name": "CR2 - Control register 2", "start": 1073761296, "size": 4, "end": 1073761300, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00/CR3 - Control register 3@0x40004c14", "name": "CR3 - Control register 3", "start": 1073761300, "size": 4, "end": 1073761304, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART4@0x40004c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000", "name": "UART5", "start": 1073762304, "size": 1024, "end": 1073763328, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000/SR - Status register@0x40005000", "name": "SR - Status register", "start": 1073762304, "size": 4, "end": 1073762308, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000/DR - Data register@0x40005004", "name": "DR - Data register", "start": 1073762308, "size": 4, "end": 1073762312, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000/BRR - Baud rate register@0x40005008", "name": "BRR - Baud rate register", "start": 1073762312, "size": 4, "end": 1073762316, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000/CR1 - Control register 1@0x4000500c", "name": "CR1 - Control register 1", "start": 1073762316, "size": 4, "end": 1073762320, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000/CR2 - Control register 2@0x40005010", "name": "CR2 - Control register 2", "start": 1073762320, "size": 4, "end": 1073762324, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000/CR3 - Control register 3@0x40005014", "name": "CR3 - Control register 3", "start": 1073762324, "size": 4, "end": 1073762328, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/UART5@0x40005000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400", "name": "I2C1", "start": 1073763328, "size": 1024, "end": 1073764352, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400/CR1 - Control register 1@0x40005400", "name": "CR1 - Control register 1", "start": 1073763328, "size": 4, "end": 1073763332, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400/CR2 - Control register 2@0x40005404", "name": "CR2 - Control register 2", "start": 1073763332, "size": 4, "end": 1073763336, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400/OAR1 - Own address register 1@0x40005408", "name": "OAR1 - Own address register 1", "start": 1073763336, "size": 4, "end": 1073763340, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400/OAR2 - Own address register 2@0x4000540c", "name": "OAR2 - Own address register 2", "start": 1073763340, "size": 4, "end": 1073763344, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400/DR - Data register@0x40005410", "name": "DR - Data register", "start": 1073763344, "size": 4, "end": 1073763348, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400/SR1 - Status register 1@0x40005414", "name": "SR1 - Status register 1", "start": 1073763348, "size": 4, "end": 1073763352, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400/SR2 - Status register 2@0x40005418", "name": "SR2 - Status register 2", "start": 1073763352, "size": 4, "end": 1073763356, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400/CCR - Clock control register@0x4000541c", "name": "CCR - Clock control register", "start": 1073763356, "size": 4, "end": 1073763360, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400/TRISE - TRISE register@0x40005420", "name": "TRISE - TRISE register", "start": 1073763360, "size": 4, "end": 1073763364, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C1@0x40005400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800", "name": "I2C2", "start": 1073764352, "size": 1024, "end": 1073765376, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800/CR1 - Control register 1@0x40005800", "name": "CR1 - Control register 1", "start": 1073764352, "size": 4, "end": 1073764356, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800/CR2 - Control register 2@0x40005804", "name": "CR2 - Control register 2", "start": 1073764356, "size": 4, "end": 1073764360, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800/OAR1 - Own address register 1@0x40005808", "name": "OAR1 - Own address register 1", "start": 1073764360, "size": 4, "end": 1073764364, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800/OAR2 - Own address register 2@0x4000580c", "name": "OAR2 - Own address register 2", "start": 1073764364, "size": 4, "end": 1073764368, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800/DR - Data register@0x40005810", "name": "DR - Data register", "start": 1073764368, "size": 4, "end": 1073764372, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800/SR1 - Status register 1@0x40005814", "name": "SR1 - Status register 1", "start": 1073764372, "size": 4, "end": 1073764376, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800/SR2 - Status register 2@0x40005818", "name": "SR2 - Status register 2", "start": 1073764376, "size": 4, "end": 1073764380, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800/CCR - Clock control register@0x4000581c", "name": "CCR - Clock control register", "start": 1073764380, "size": 4, "end": 1073764384, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800/TRISE - TRISE register@0x40005820", "name": "TRISE - TRISE register", "start": 1073764384, "size": 4, "end": 1073764388, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C2@0x40005800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00", "name": "I2C3", "start": 1073765376, "size": 1024, "end": 1073766400, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00/CR1 - Control register 1@0x40005c00", "name": "CR1 - Control register 1", "start": 1073765376, "size": 4, "end": 1073765380, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00/CR2 - Control register 2@0x40005c04", "name": "CR2 - Control register 2", "start": 1073765380, "size": 4, "end": 1073765384, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00/OAR1 - Own address register 1@0x40005c08", "name": "OAR1 - Own address register 1", "start": 1073765384, "size": 4, "end": 1073765388, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00/OAR2 - Own address register 2@0x40005c0c", "name": "OAR2 - Own address register 2", "start": 1073765388, "size": 4, "end": 1073765392, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00/DR - Data register@0x40005c10", "name": "DR - Data register", "start": 1073765392, "size": 4, "end": 1073765396, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00/SR1 - Status register 1@0x40005c14", "name": "SR1 - Status register 1", "start": 1073765396, "size": 4, "end": 1073765400, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00/SR2 - Status register 2@0x40005c18", "name": "SR2 - Status register 2", "start": 1073765400, "size": 4, "end": 1073765404, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00/CCR - Clock control register@0x40005c1c", "name": "CCR - Clock control register", "start": 1073765404, "size": 4, "end": 1073765408, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00/TRISE - TRISE register@0x40005c20", "name": "TRISE - TRISE register", "start": 1073765408, "size": 4, "end": 1073765412, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/I2C3@0x40005c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400", "name": "CAN1", "start": 1073767424, "size": 1024, "end": 1073768448, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/MCR - master control register@0x40006400", "name": "MCR - master control register", "start": 1073767424, "size": 4, "end": 1073767428, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/MSR - master status register@0x40006404", "name": "MSR - master status register", "start": 1073767428, "size": 4, "end": 1073767432, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TSR - transmit status register@0x40006408", "name": "TSR - transmit status register", "start": 1073767432, "size": 4, "end": 1073767436, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/RF0R - receive FIFO 0 register@0x4000640c", "name": "RF0R - receive FIFO 0 register", "start": 1073767436, "size": 4, "end": 1073767440, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/RF1R - receive FIFO 1 register@0x40006410", "name": "RF1R - receive FIFO 1 register", "start": 1073767440, "size": 4, "end": 1073767444, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/IER - interrupt enable register@0x40006414", "name": "IER - interrupt enable register", "start": 1073767444, "size": 4, "end": 1073767448, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/ESR - interrupt enable register@0x40006418", "name": "ESR - interrupt enable register", "start": 1073767448, "size": 4, "end": 1073767452, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/BTR - bit timing register@0x4000641c", "name": "BTR - bit timing register", "start": 1073767452, "size": 4, "end": 1073767456, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TI0R - TX mailbox identifier register@0x40006580", "name": "TI0R - TX mailbox identifier register", "start": 1073767808, "size": 4, "end": 1073767812, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TDT0R - mailbox data length control and time stamp\n          register@0x40006584", "name": "TDT0R - mailbox data length control and time stamp\n          register", "start": 1073767812, "size": 4, "end": 1073767816, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TDL0R - mailbox data low register@0x40006588", "name": "TDL0R - mailbox data low register", "start": 1073767816, "size": 4, "end": 1073767820, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TDH0R - mailbox data high register@0x4000658c", "name": "TDH0R - mailbox data high register", "start": 1073767820, "size": 4, "end": 1073767824, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TI1R - mailbox identifier register@0x40006590", "name": "TI1R - mailbox identifier register", "start": 1073767824, "size": 4, "end": 1073767828, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TDT1R - mailbox data length control and time stamp\n          register@0x40006594", "name": "TDT1R - mailbox data length control and time stamp\n          register", "start": 1073767828, "size": 4, "end": 1073767832, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TDL1R - mailbox data low register@0x40006598", "name": "TDL1R - mailbox data low register", "start": 1073767832, "size": 4, "end": 1073767836, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TDH1R - mailbox data high register@0x4000659c", "name": "TDH1R - mailbox data high register", "start": 1073767836, "size": 4, "end": 1073767840, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TI2R - mailbox identifier register@0x400065a0", "name": "TI2R - mailbox identifier register", "start": 1073767840, "size": 4, "end": 1073767844, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TDT2R - mailbox data length control and time stamp\n          register@0x400065a4", "name": "TDT2R - mailbox data length control and time stamp\n          register", "start": 1073767844, "size": 4, "end": 1073767848, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TDL2R - mailbox data low register@0x400065a8", "name": "TDL2R - mailbox data low register", "start": 1073767848, "size": 4, "end": 1073767852, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/TDH2R - mailbox data high register@0x400065ac", "name": "TDH2R - mailbox data high register", "start": 1073767852, "size": 4, "end": 1073767856, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/RI0R - receive FIFO mailbox identifier\n          register@0x400065b0", "name": "RI0R - receive FIFO mailbox identifier\n          register", "start": 1073767856, "size": 4, "end": 1073767860, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/RDT0R - mailbox data high register@0x400065b4", "name": "RDT0R - mailbox data high register", "start": 1073767860, "size": 4, "end": 1073767864, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/RDL0R - mailbox data high register@0x400065b8", "name": "RDL0R - mailbox data high register", "start": 1073767864, "size": 4, "end": 1073767868, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/RDH0R - receive FIFO mailbox data high\n          register@0x400065bc", "name": "RDH0R - receive FIFO mailbox data high\n          register", "start": 1073767868, "size": 4, "end": 1073767872, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/RI1R - mailbox data high register@0x400065c0", "name": "RI1R - mailbox data high register", "start": 1073767872, "size": 4, "end": 1073767876, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/RDT1R - mailbox data high register@0x400065c4", "name": "RDT1R - mailbox data high register", "start": 1073767876, "size": 4, "end": 1073767880, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/RDL1R - mailbox data high register@0x400065c8", "name": "RDL1R - mailbox data high register", "start": 1073767880, "size": 4, "end": 1073767884, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/RDH1R - mailbox data high register@0x400065cc", "name": "RDH1R - mailbox data high register", "start": 1073767884, "size": 4, "end": 1073767888, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/FMR - filter master register@0x40006600", "name": "FMR - filter master register", "start": 1073767936, "size": 4, "end": 1073767940, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/FM1R - filter mode register@0x40006604", "name": "FM1R - filter mode register", "start": 1073767940, "size": 4, "end": 1073767944, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/FS1R - filter scale register@0x4000660c", "name": "FS1R - filter scale register", "start": 1073767948, "size": 4, "end": 1073767952, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/FFA1R - filter FIFO assignment\n          register@0x40006614", "name": "FFA1R - filter FIFO assignment\n          register", "start": 1073767956, "size": 4, "end": 1073767960, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/FA1R - filter activation register@0x4000661c", "name": "FA1R - filter activation register", "start": 1073767964, "size": 4, "end": 1073767968, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F0R1 - Filter bank 0 register 1@0x40006640", "name": "F0R1 - Filter bank 0 register 1", "start": 1073768000, "size": 4, "end": 1073768004, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F0R2 - Filter bank 0 register 2@0x40006644", "name": "F0R2 - Filter bank 0 register 2", "start": 1073768004, "size": 4, "end": 1073768008, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F1R1 - Filter bank 1 register 1@0x40006648", "name": "F1R1 - Filter bank 1 register 1", "start": 1073768008, "size": 4, "end": 1073768012, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F1R2 - Filter bank 1 register 2@0x4000664c", "name": "F1R2 - Filter bank 1 register 2", "start": 1073768012, "size": 4, "end": 1073768016, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F2R1 - Filter bank 2 register 1@0x40006650", "name": "F2R1 - Filter bank 2 register 1", "start": 1073768016, "size": 4, "end": 1073768020, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F2R2 - Filter bank 2 register 2@0x40006654", "name": "F2R2 - Filter bank 2 register 2", "start": 1073768020, "size": 4, "end": 1073768024, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F3R1 - Filter bank 3 register 1@0x40006658", "name": "F3R1 - Filter bank 3 register 1", "start": 1073768024, "size": 4, "end": 1073768028, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F3R2 - Filter bank 3 register 2@0x4000665c", "name": "F3R2 - Filter bank 3 register 2", "start": 1073768028, "size": 4, "end": 1073768032, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F4R1 - Filter bank 4 register 1@0x40006660", "name": "F4R1 - Filter bank 4 register 1", "start": 1073768032, "size": 4, "end": 1073768036, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F4R2 - Filter bank 4 register 2@0x40006664", "name": "F4R2 - Filter bank 4 register 2", "start": 1073768036, "size": 4, "end": 1073768040, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F5R1 - Filter bank 5 register 1@0x40006668", "name": "F5R1 - Filter bank 5 register 1", "start": 1073768040, "size": 4, "end": 1073768044, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F5R2 - Filter bank 5 register 2@0x4000666c", "name": "F5R2 - Filter bank 5 register 2", "start": 1073768044, "size": 4, "end": 1073768048, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F6R1 - Filter bank 6 register 1@0x40006670", "name": "F6R1 - Filter bank 6 register 1", "start": 1073768048, "size": 4, "end": 1073768052, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F6R2 - Filter bank 6 register 2@0x40006674", "name": "F6R2 - Filter bank 6 register 2", "start": 1073768052, "size": 4, "end": 1073768056, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F7R1 - Filter bank 7 register 1@0x40006678", "name": "F7R1 - Filter bank 7 register 1", "start": 1073768056, "size": 4, "end": 1073768060, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F7R2 - Filter bank 7 register 2@0x4000667c", "name": "F7R2 - Filter bank 7 register 2", "start": 1073768060, "size": 4, "end": 1073768064, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F8R1 - Filter bank 8 register 1@0x40006680", "name": "F8R1 - Filter bank 8 register 1", "start": 1073768064, "size": 4, "end": 1073768068, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F8R2 - Filter bank 8 register 2@0x40006684", "name": "F8R2 - Filter bank 8 register 2", "start": 1073768068, "size": 4, "end": 1073768072, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F9R1 - Filter bank 9 register 1@0x40006688", "name": "F9R1 - Filter bank 9 register 1", "start": 1073768072, "size": 4, "end": 1073768076, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F9R2 - Filter bank 9 register 2@0x4000668c", "name": "F9R2 - Filter bank 9 register 2", "start": 1073768076, "size": 4, "end": 1073768080, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F10R1 - Filter bank 10 register 1@0x40006690", "name": "F10R1 - Filter bank 10 register 1", "start": 1073768080, "size": 4, "end": 1073768084, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F10R2 - Filter bank 10 register 2@0x40006694", "name": "F10R2 - Filter bank 10 register 2", "start": 1073768084, "size": 4, "end": 1073768088, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F11R1 - Filter bank 11 register 1@0x40006698", "name": "F11R1 - Filter bank 11 register 1", "start": 1073768088, "size": 4, "end": 1073768092, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F11R2 - Filter bank 11 register 2@0x4000669c", "name": "F11R2 - Filter bank 11 register 2", "start": 1073768092, "size": 4, "end": 1073768096, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F12R1 - Filter bank 4 register 1@0x400066a0", "name": "F12R1 - Filter bank 4 register 1", "start": 1073768096, "size": 4, "end": 1073768100, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F12R2 - Filter bank 12 register 2@0x400066a4", "name": "F12R2 - Filter bank 12 register 2", "start": 1073768100, "size": 4, "end": 1073768104, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F13R1 - Filter bank 13 register 1@0x400066a8", "name": "F13R1 - Filter bank 13 register 1", "start": 1073768104, "size": 4, "end": 1073768108, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F13R2 - Filter bank 13 register 2@0x400066ac", "name": "F13R2 - Filter bank 13 register 2", "start": 1073768108, "size": 4, "end": 1073768112, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F14R1 - Filter bank 14 register 1@0x400066b0", "name": "F14R1 - Filter bank 14 register 1", "start": 1073768112, "size": 4, "end": 1073768116, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F14R2 - Filter bank 14 register 2@0x400066b4", "name": "F14R2 - Filter bank 14 register 2", "start": 1073768116, "size": 4, "end": 1073768120, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F15R1 - Filter bank 15 register 1@0x400066b8", "name": "F15R1 - Filter bank 15 register 1", "start": 1073768120, "size": 4, "end": 1073768124, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F15R2 - Filter bank 15 register 2@0x400066bc", "name": "F15R2 - Filter bank 15 register 2", "start": 1073768124, "size": 4, "end": 1073768128, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F16R1 - Filter bank 16 register 1@0x400066c0", "name": "F16R1 - Filter bank 16 register 1", "start": 1073768128, "size": 4, "end": 1073768132, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F16R2 - Filter bank 16 register 2@0x400066c4", "name": "F16R2 - Filter bank 16 register 2", "start": 1073768132, "size": 4, "end": 1073768136, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F17R1 - Filter bank 17 register 1@0x400066c8", "name": "F17R1 - Filter bank 17 register 1", "start": 1073768136, "size": 4, "end": 1073768140, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F17R2 - Filter bank 17 register 2@0x400066cc", "name": "F17R2 - Filter bank 17 register 2", "start": 1073768140, "size": 4, "end": 1073768144, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F18R1 - Filter bank 18 register 1@0x400066d0", "name": "F18R1 - Filter bank 18 register 1", "start": 1073768144, "size": 4, "end": 1073768148, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F18R2 - Filter bank 18 register 2@0x400066d4", "name": "F18R2 - Filter bank 18 register 2", "start": 1073768148, "size": 4, "end": 1073768152, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F19R1 - Filter bank 19 register 1@0x400066d8", "name": "F19R1 - Filter bank 19 register 1", "start": 1073768152, "size": 4, "end": 1073768156, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F19R2 - Filter bank 19 register 2@0x400066dc", "name": "F19R2 - Filter bank 19 register 2", "start": 1073768156, "size": 4, "end": 1073768160, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F20R1 - Filter bank 20 register 1@0x400066e0", "name": "F20R1 - Filter bank 20 register 1", "start": 1073768160, "size": 4, "end": 1073768164, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F20R2 - Filter bank 20 register 2@0x400066e4", "name": "F20R2 - Filter bank 20 register 2", "start": 1073768164, "size": 4, "end": 1073768168, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F21R1 - Filter bank 21 register 1@0x400066e8", "name": "F21R1 - Filter bank 21 register 1", "start": 1073768168, "size": 4, "end": 1073768172, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F21R2 - Filter bank 21 register 2@0x400066ec", "name": "F21R2 - Filter bank 21 register 2", "start": 1073768172, "size": 4, "end": 1073768176, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F22R1 - Filter bank 22 register 1@0x400066f0", "name": "F22R1 - Filter bank 22 register 1", "start": 1073768176, "size": 4, "end": 1073768180, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F22R2 - Filter bank 22 register 2@0x400066f4", "name": "F22R2 - Filter bank 22 register 2", "start": 1073768180, "size": 4, "end": 1073768184, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F23R1 - Filter bank 23 register 1@0x400066f8", "name": "F23R1 - Filter bank 23 register 1", "start": 1073768184, "size": 4, "end": 1073768188, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F23R2 - Filter bank 23 register 2@0x400066fc", "name": "F23R2 - Filter bank 23 register 2", "start": 1073768188, "size": 4, "end": 1073768192, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F24R1 - Filter bank 24 register 1@0x40006700", "name": "F24R1 - Filter bank 24 register 1", "start": 1073768192, "size": 4, "end": 1073768196, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F24R2 - Filter bank 24 register 2@0x40006704", "name": "F24R2 - Filter bank 24 register 2", "start": 1073768196, "size": 4, "end": 1073768200, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F25R1 - Filter bank 25 register 1@0x40006708", "name": "F25R1 - Filter bank 25 register 1", "start": 1073768200, "size": 4, "end": 1073768204, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F25R2 - Filter bank 25 register 2@0x4000670c", "name": "F25R2 - Filter bank 25 register 2", "start": 1073768204, "size": 4, "end": 1073768208, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F26R1 - Filter bank 26 register 1@0x40006710", "name": "F26R1 - Filter bank 26 register 1", "start": 1073768208, "size": 4, "end": 1073768212, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F26R2 - Filter bank 26 register 2@0x40006714", "name": "F26R2 - Filter bank 26 register 2", "start": 1073768212, "size": 4, "end": 1073768216, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F27R1 - Filter bank 27 register 1@0x40006718", "name": "F27R1 - Filter bank 27 register 1", "start": 1073768216, "size": 4, "end": 1073768220, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400/F27R2 - Filter bank 27 register 2@0x4000671c", "name": "F27R2 - Filter bank 27 register 2", "start": 1073768220, "size": 4, "end": 1073768224, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN1@0x40006400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800", "name": "CAN2", "start": 1073768448, "size": 1024, "end": 1073769472, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/MCR - master control register@0x40006800", "name": "MCR - master control register", "start": 1073768448, "size": 4, "end": 1073768452, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/MSR - master status register@0x40006804", "name": "MSR - master status register", "start": 1073768452, "size": 4, "end": 1073768456, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TSR - transmit status register@0x40006808", "name": "TSR - transmit status register", "start": 1073768456, "size": 4, "end": 1073768460, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/RF0R - receive FIFO 0 register@0x4000680c", "name": "RF0R - receive FIFO 0 register", "start": 1073768460, "size": 4, "end": 1073768464, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/RF1R - receive FIFO 1 register@0x40006810", "name": "RF1R - receive FIFO 1 register", "start": 1073768464, "size": 4, "end": 1073768468, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/IER - interrupt enable register@0x40006814", "name": "IER - interrupt enable register", "start": 1073768468, "size": 4, "end": 1073768472, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/ESR - interrupt enable register@0x40006818", "name": "ESR - interrupt enable register", "start": 1073768472, "size": 4, "end": 1073768476, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/BTR - bit timing register@0x4000681c", "name": "BTR - bit timing register", "start": 1073768476, "size": 4, "end": 1073768480, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TI0R - TX mailbox identifier register@0x40006980", "name": "TI0R - TX mailbox identifier register", "start": 1073768832, "size": 4, "end": 1073768836, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TDT0R - mailbox data length control and time stamp\n          register@0x40006984", "name": "TDT0R - mailbox data length control and time stamp\n          register", "start": 1073768836, "size": 4, "end": 1073768840, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TDL0R - mailbox data low register@0x40006988", "name": "TDL0R - mailbox data low register", "start": 1073768840, "size": 4, "end": 1073768844, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TDH0R - mailbox data high register@0x4000698c", "name": "TDH0R - mailbox data high register", "start": 1073768844, "size": 4, "end": 1073768848, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TI1R - mailbox identifier register@0x40006990", "name": "TI1R - mailbox identifier register", "start": 1073768848, "size": 4, "end": 1073768852, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TDT1R - mailbox data length control and time stamp\n          register@0x40006994", "name": "TDT1R - mailbox data length control and time stamp\n          register", "start": 1073768852, "size": 4, "end": 1073768856, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TDL1R - mailbox data low register@0x40006998", "name": "TDL1R - mailbox data low register", "start": 1073768856, "size": 4, "end": 1073768860, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TDH1R - mailbox data high register@0x4000699c", "name": "TDH1R - mailbox data high register", "start": 1073768860, "size": 4, "end": 1073768864, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TI2R - mailbox identifier register@0x400069a0", "name": "TI2R - mailbox identifier register", "start": 1073768864, "size": 4, "end": 1073768868, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TDT2R - mailbox data length control and time stamp\n          register@0x400069a4", "name": "TDT2R - mailbox data length control and time stamp\n          register", "start": 1073768868, "size": 4, "end": 1073768872, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TDL2R - mailbox data low register@0x400069a8", "name": "TDL2R - mailbox data low register", "start": 1073768872, "size": 4, "end": 1073768876, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/TDH2R - mailbox data high register@0x400069ac", "name": "TDH2R - mailbox data high register", "start": 1073768876, "size": 4, "end": 1073768880, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/RI0R - receive FIFO mailbox identifier\n          register@0x400069b0", "name": "RI0R - receive FIFO mailbox identifier\n          register", "start": 1073768880, "size": 4, "end": 1073768884, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/RDT0R - mailbox data high register@0x400069b4", "name": "RDT0R - mailbox data high register", "start": 1073768884, "size": 4, "end": 1073768888, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/RDL0R - mailbox data high register@0x400069b8", "name": "RDL0R - mailbox data high register", "start": 1073768888, "size": 4, "end": 1073768892, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/RDH0R - receive FIFO mailbox data high\n          register@0x400069bc", "name": "RDH0R - receive FIFO mailbox data high\n          register", "start": 1073768892, "size": 4, "end": 1073768896, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/RI1R - mailbox data high register@0x400069c0", "name": "RI1R - mailbox data high register", "start": 1073768896, "size": 4, "end": 1073768900, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/RDT1R - mailbox data high register@0x400069c4", "name": "RDT1R - mailbox data high register", "start": 1073768900, "size": 4, "end": 1073768904, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/RDL1R - mailbox data high register@0x400069c8", "name": "RDL1R - mailbox data high register", "start": 1073768904, "size": 4, "end": 1073768908, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/RDH1R - mailbox data high register@0x400069cc", "name": "RDH1R - mailbox data high register", "start": 1073768908, "size": 4, "end": 1073768912, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/FMR - filter master register@0x40006a00", "name": "FMR - filter master register", "start": 1073768960, "size": 4, "end": 1073768964, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/FM1R - filter mode register@0x40006a04", "name": "FM1R - filter mode register", "start": 1073768964, "size": 4, "end": 1073768968, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/FS1R - filter scale register@0x40006a0c", "name": "FS1R - filter scale register", "start": 1073768972, "size": 4, "end": 1073768976, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/FFA1R - filter FIFO assignment\n          register@0x40006a14", "name": "FFA1R - filter FIFO assignment\n          register", "start": 1073768980, "size": 4, "end": 1073768984, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/FA1R - filter activation register@0x40006a1c", "name": "FA1R - filter activation register", "start": 1073768988, "size": 4, "end": 1073768992, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F0R1 - Filter bank 0 register 1@0x40006a40", "name": "F0R1 - Filter bank 0 register 1", "start": 1073769024, "size": 4, "end": 1073769028, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F0R2 - Filter bank 0 register 2@0x40006a44", "name": "F0R2 - Filter bank 0 register 2", "start": 1073769028, "size": 4, "end": 1073769032, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F1R1 - Filter bank 1 register 1@0x40006a48", "name": "F1R1 - Filter bank 1 register 1", "start": 1073769032, "size": 4, "end": 1073769036, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F1R2 - Filter bank 1 register 2@0x40006a4c", "name": "F1R2 - Filter bank 1 register 2", "start": 1073769036, "size": 4, "end": 1073769040, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F2R1 - Filter bank 2 register 1@0x40006a50", "name": "F2R1 - Filter bank 2 register 1", "start": 1073769040, "size": 4, "end": 1073769044, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F2R2 - Filter bank 2 register 2@0x40006a54", "name": "F2R2 - Filter bank 2 register 2", "start": 1073769044, "size": 4, "end": 1073769048, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F3R1 - Filter bank 3 register 1@0x40006a58", "name": "F3R1 - Filter bank 3 register 1", "start": 1073769048, "size": 4, "end": 1073769052, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F3R2 - Filter bank 3 register 2@0x40006a5c", "name": "F3R2 - Filter bank 3 register 2", "start": 1073769052, "size": 4, "end": 1073769056, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F4R1 - Filter bank 4 register 1@0x40006a60", "name": "F4R1 - Filter bank 4 register 1", "start": 1073769056, "size": 4, "end": 1073769060, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F4R2 - Filter bank 4 register 2@0x40006a64", "name": "F4R2 - Filter bank 4 register 2", "start": 1073769060, "size": 4, "end": 1073769064, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F5R1 - Filter bank 5 register 1@0x40006a68", "name": "F5R1 - Filter bank 5 register 1", "start": 1073769064, "size": 4, "end": 1073769068, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F5R2 - Filter bank 5 register 2@0x40006a6c", "name": "F5R2 - Filter bank 5 register 2", "start": 1073769068, "size": 4, "end": 1073769072, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F6R1 - Filter bank 6 register 1@0x40006a70", "name": "F6R1 - Filter bank 6 register 1", "start": 1073769072, "size": 4, "end": 1073769076, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F6R2 - Filter bank 6 register 2@0x40006a74", "name": "F6R2 - Filter bank 6 register 2", "start": 1073769076, "size": 4, "end": 1073769080, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F7R1 - Filter bank 7 register 1@0x40006a78", "name": "F7R1 - Filter bank 7 register 1", "start": 1073769080, "size": 4, "end": 1073769084, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F7R2 - Filter bank 7 register 2@0x40006a7c", "name": "F7R2 - Filter bank 7 register 2", "start": 1073769084, "size": 4, "end": 1073769088, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F8R1 - Filter bank 8 register 1@0x40006a80", "name": "F8R1 - Filter bank 8 register 1", "start": 1073769088, "size": 4, "end": 1073769092, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F8R2 - Filter bank 8 register 2@0x40006a84", "name": "F8R2 - Filter bank 8 register 2", "start": 1073769092, "size": 4, "end": 1073769096, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F9R1 - Filter bank 9 register 1@0x40006a88", "name": "F9R1 - Filter bank 9 register 1", "start": 1073769096, "size": 4, "end": 1073769100, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F9R2 - Filter bank 9 register 2@0x40006a8c", "name": "F9R2 - Filter bank 9 register 2", "start": 1073769100, "size": 4, "end": 1073769104, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F10R1 - Filter bank 10 register 1@0x40006a90", "name": "F10R1 - Filter bank 10 register 1", "start": 1073769104, "size": 4, "end": 1073769108, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F10R2 - Filter bank 10 register 2@0x40006a94", "name": "F10R2 - Filter bank 10 register 2", "start": 1073769108, "size": 4, "end": 1073769112, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F11R1 - Filter bank 11 register 1@0x40006a98", "name": "F11R1 - Filter bank 11 register 1", "start": 1073769112, "size": 4, "end": 1073769116, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F11R2 - Filter bank 11 register 2@0x40006a9c", "name": "F11R2 - Filter bank 11 register 2", "start": 1073769116, "size": 4, "end": 1073769120, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F12R1 - Filter bank 4 register 1@0x40006aa0", "name": "F12R1 - Filter bank 4 register 1", "start": 1073769120, "size": 4, "end": 1073769124, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F12R2 - Filter bank 12 register 2@0x40006aa4", "name": "F12R2 - Filter bank 12 register 2", "start": 1073769124, "size": 4, "end": 1073769128, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F13R1 - Filter bank 13 register 1@0x40006aa8", "name": "F13R1 - Filter bank 13 register 1", "start": 1073769128, "size": 4, "end": 1073769132, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F13R2 - Filter bank 13 register 2@0x40006aac", "name": "F13R2 - Filter bank 13 register 2", "start": 1073769132, "size": 4, "end": 1073769136, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F14R1 - Filter bank 14 register 1@0x40006ab0", "name": "F14R1 - Filter bank 14 register 1", "start": 1073769136, "size": 4, "end": 1073769140, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F14R2 - Filter bank 14 register 2@0x40006ab4", "name": "F14R2 - Filter bank 14 register 2", "start": 1073769140, "size": 4, "end": 1073769144, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F15R1 - Filter bank 15 register 1@0x40006ab8", "name": "F15R1 - Filter bank 15 register 1", "start": 1073769144, "size": 4, "end": 1073769148, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F15R2 - Filter bank 15 register 2@0x40006abc", "name": "F15R2 - Filter bank 15 register 2", "start": 1073769148, "size": 4, "end": 1073769152, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F16R1 - Filter bank 16 register 1@0x40006ac0", "name": "F16R1 - Filter bank 16 register 1", "start": 1073769152, "size": 4, "end": 1073769156, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F16R2 - Filter bank 16 register 2@0x40006ac4", "name": "F16R2 - Filter bank 16 register 2", "start": 1073769156, "size": 4, "end": 1073769160, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F17R1 - Filter bank 17 register 1@0x40006ac8", "name": "F17R1 - Filter bank 17 register 1", "start": 1073769160, "size": 4, "end": 1073769164, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F17R2 - Filter bank 17 register 2@0x40006acc", "name": "F17R2 - Filter bank 17 register 2", "start": 1073769164, "size": 4, "end": 1073769168, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F18R1 - Filter bank 18 register 1@0x40006ad0", "name": "F18R1 - Filter bank 18 register 1", "start": 1073769168, "size": 4, "end": 1073769172, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F18R2 - Filter bank 18 register 2@0x40006ad4", "name": "F18R2 - Filter bank 18 register 2", "start": 1073769172, "size": 4, "end": 1073769176, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F19R1 - Filter bank 19 register 1@0x40006ad8", "name": "F19R1 - Filter bank 19 register 1", "start": 1073769176, "size": 4, "end": 1073769180, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F19R2 - Filter bank 19 register 2@0x40006adc", "name": "F19R2 - Filter bank 19 register 2", "start": 1073769180, "size": 4, "end": 1073769184, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F20R1 - Filter bank 20 register 1@0x40006ae0", "name": "F20R1 - Filter bank 20 register 1", "start": 1073769184, "size": 4, "end": 1073769188, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F20R2 - Filter bank 20 register 2@0x40006ae4", "name": "F20R2 - Filter bank 20 register 2", "start": 1073769188, "size": 4, "end": 1073769192, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F21R1 - Filter bank 21 register 1@0x40006ae8", "name": "F21R1 - Filter bank 21 register 1", "start": 1073769192, "size": 4, "end": 1073769196, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F21R2 - Filter bank 21 register 2@0x40006aec", "name": "F21R2 - Filter bank 21 register 2", "start": 1073769196, "size": 4, "end": 1073769200, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F22R1 - Filter bank 22 register 1@0x40006af0", "name": "F22R1 - Filter bank 22 register 1", "start": 1073769200, "size": 4, "end": 1073769204, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F22R2 - Filter bank 22 register 2@0x40006af4", "name": "F22R2 - Filter bank 22 register 2", "start": 1073769204, "size": 4, "end": 1073769208, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F23R1 - Filter bank 23 register 1@0x40006af8", "name": "F23R1 - Filter bank 23 register 1", "start": 1073769208, "size": 4, "end": 1073769212, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F23R2 - Filter bank 23 register 2@0x40006afc", "name": "F23R2 - Filter bank 23 register 2", "start": 1073769212, "size": 4, "end": 1073769216, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F24R1 - Filter bank 24 register 1@0x40006b00", "name": "F24R1 - Filter bank 24 register 1", "start": 1073769216, "size": 4, "end": 1073769220, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F24R2 - Filter bank 24 register 2@0x40006b04", "name": "F24R2 - Filter bank 24 register 2", "start": 1073769220, "size": 4, "end": 1073769224, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F25R1 - Filter bank 25 register 1@0x40006b08", "name": "F25R1 - Filter bank 25 register 1", "start": 1073769224, "size": 4, "end": 1073769228, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F25R2 - Filter bank 25 register 2@0x40006b0c", "name": "F25R2 - Filter bank 25 register 2", "start": 1073769228, "size": 4, "end": 1073769232, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F26R1 - Filter bank 26 register 1@0x40006b10", "name": "F26R1 - Filter bank 26 register 1", "start": 1073769232, "size": 4, "end": 1073769236, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F26R2 - Filter bank 26 register 2@0x40006b14", "name": "F26R2 - Filter bank 26 register 2", "start": 1073769236, "size": 4, "end": 1073769240, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F27R1 - Filter bank 27 register 1@0x40006b18", "name": "F27R1 - Filter bank 27 register 1", "start": 1073769240, "size": 4, "end": 1073769244, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800/F27R2 - Filter bank 27 register 2@0x40006b1c", "name": "F27R2 - Filter bank 27 register 2", "start": 1073769244, "size": 4, "end": 1073769248, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/CAN2@0x40006800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/PWR@0x40007000", "name": "PWR", "start": 1073770496, "size": 1024, "end": 1073771520, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/PWR@0x40007000/CR - power control register@0x40007000", "name": "CR - power control register", "start": 1073770496, "size": 4, "end": 1073770500, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/PWR@0x40007000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/PWR@0x40007000/CSR - power control/status register@0x40007004", "name": "CSR - power control/status register", "start": 1073770500, "size": 4, "end": 1073770504, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/PWR@0x40007000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400", "name": "DAC", "start": 1073771520, "size": 1024, "end": 1073772544, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/CR - control register@0x40007400", "name": "CR - control register", "start": 1073771520, "size": 4, "end": 1073771524, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/SWTRIGR - software trigger register@0x40007404", "name": "SWTRIGR - software trigger register", "start": 1073771524, "size": 4, "end": 1073771528, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/DHR12R1 - channel1 12-bit right-aligned data holding\n          register@0x40007408", "name": "DHR12R1 - channel1 12-bit right-aligned data holding\n          register", "start": 1073771528, "size": 4, "end": 1073771532, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/DHR12L1 - channel1 12-bit left aligned data holding\n          register@0x4000740c", "name": "DHR12L1 - channel1 12-bit left aligned data holding\n          register", "start": 1073771532, "size": 4, "end": 1073771536, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/DHR8R1 - channel1 8-bit right aligned data holding\n          register@0x40007410", "name": "DHR8R1 - channel1 8-bit right aligned data holding\n          register", "start": 1073771536, "size": 4, "end": 1073771540, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/DHR12R2 - channel2 12-bit right aligned data holding\n          register@0x40007414", "name": "DHR12R2 - channel2 12-bit right aligned data holding\n          register", "start": 1073771540, "size": 4, "end": 1073771544, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/DHR12L2 - channel2 12-bit left aligned data holding\n          register@0x40007418", "name": "DHR12L2 - channel2 12-bit left aligned data holding\n          register", "start": 1073771544, "size": 4, "end": 1073771548, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/DHR8R2 - channel2 8-bit right-aligned data holding\n          register@0x4000741c", "name": "DHR8R2 - channel2 8-bit right-aligned data holding\n          register", "start": 1073771548, "size": 4, "end": 1073771552, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/DHR12RD - Dual DAC 12-bit right-aligned data holding\n          register@0x40007420", "name": "DHR12RD - Dual DAC 12-bit right-aligned data holding\n          register", "start": 1073771552, "size": 4, "end": 1073771556, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/DHR12LD - DUAL DAC 12-bit left aligned data holding\n          register@0x40007424", "name": "DHR12LD - DUAL DAC 12-bit left aligned data holding\n          register", "start": 1073771556, "size": 4, "end": 1073771560, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/DHR8RD - DUAL DAC 8-bit right aligned data holding\n          register@0x40007428", "name": "DHR8RD - DUAL DAC 8-bit right aligned data holding\n          register", "start": 1073771560, "size": 4, "end": 1073771564, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/DOR1 - channel1 data output register@0x4000742c", "name": "DOR1 - channel1 data output register", "start": 1073771564, "size": 4, "end": 1073771568, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/DOR2 - channel2 data output register@0x40007430", "name": "DOR2 - channel2 data output register", "start": 1073771568, "size": 4, "end": 1073771572, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400/SR - status register@0x40007434", "name": "SR - status register", "start": 1073771572, "size": 4, "end": 1073771576, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB1 Peripherals@0x40000000/DAC@0x40007400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000", "name": "APB2 Peripherals", "start": 1073807360, "size": 65536, "end": 1073872896, "depth": 2, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000", "name": "TIM1", "start": 1073807360, "size": 1024, "end": 1073808384, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/CR1 - control register 1@0x40010000", "name": "CR1 - control register 1", "start": 1073807360, "size": 4, "end": 1073807364, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/CR2 - control register 2@0x40010004", "name": "CR2 - control register 2", "start": 1073807364, "size": 4, "end": 1073807368, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/SMCR - slave mode control register@0x40010008", "name": "SMCR - slave mode control register", "start": 1073807368, "size": 4, "end": 1073807372, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/DIER - DMA/Interrupt enable register@0x4001000c", "name": "DIER - DMA/Interrupt enable register", "start": 1073807372, "size": 4, "end": 1073807376, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/SR - status register@0x40010010", "name": "SR - status register", "start": 1073807376, "size": 4, "end": 1073807380, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/EGR - event generation register@0x40010014", "name": "EGR - event generation register", "start": 1073807380, "size": 4, "end": 1073807384, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40010018", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073807384, "size": 4, "end": 1073807388, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)@0x4001001c", "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)", "start": 1073807388, "size": 4, "end": 1073807392, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/CCER - capture/compare enable\n          register@0x40010020", "name": "CCER - capture/compare enable\n          register", "start": 1073807392, "size": 4, "end": 1073807396, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/CNT - counter@0x40010024", "name": "CNT - counter", "start": 1073807396, "size": 4, "end": 1073807400, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/PSC - prescaler@0x40010028", "name": "PSC - prescaler", "start": 1073807400, "size": 4, "end": 1073807404, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/ARR - auto-reload register@0x4001002c", "name": "ARR - auto-reload register", "start": 1073807404, "size": 4, "end": 1073807408, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/RCR - repetition counter register@0x40010030", "name": "RCR - repetition counter register", "start": 1073807408, "size": 4, "end": 1073807412, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/CCR1 - capture/compare register 1@0x40010034", "name": "CCR1 - capture/compare register 1", "start": 1073807412, "size": 4, "end": 1073807416, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/CCR2 - capture/compare register 2@0x40010038", "name": "CCR2 - capture/compare register 2", "start": 1073807416, "size": 4, "end": 1073807420, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/CCR3 - capture/compare register 3@0x4001003c", "name": "CCR3 - capture/compare register 3", "start": 1073807420, "size": 4, "end": 1073807424, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/CCR4 - capture/compare register 4@0x40010040", "name": "CCR4 - capture/compare register 4", "start": 1073807424, "size": 4, "end": 1073807428, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/BDTR - break and dead-time register@0x40010044", "name": "BDTR - break and dead-time register", "start": 1073807428, "size": 4, "end": 1073807432, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/DCR - DMA control register@0x40010048", "name": "DCR - DMA control register", "start": 1073807432, "size": 4, "end": 1073807436, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000/DMAR - DMA address for full transfer@0x4001004c", "name": "DMAR - DMA address for full transfer", "start": 1073807436, "size": 4, "end": 1073807440, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM1@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400", "name": "TIM8", "start": 1073808384, "size": 1024, "end": 1073809408, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/CR1 - control register 1@0x40010400", "name": "CR1 - control register 1", "start": 1073808384, "size": 4, "end": 1073808388, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/CR2 - control register 2@0x40010404", "name": "CR2 - control register 2", "start": 1073808388, "size": 4, "end": 1073808392, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/SMCR - slave mode control register@0x40010408", "name": "SMCR - slave mode control register", "start": 1073808392, "size": 4, "end": 1073808396, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/DIER - DMA/Interrupt enable register@0x4001040c", "name": "DIER - DMA/Interrupt enable register", "start": 1073808396, "size": 4, "end": 1073808400, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/SR - status register@0x40010410", "name": "SR - status register", "start": 1073808400, "size": 4, "end": 1073808404, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/EGR - event generation register@0x40010414", "name": "EGR - event generation register", "start": 1073808404, "size": 4, "end": 1073808408, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40010418", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073808408, "size": 4, "end": 1073808412, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)@0x4001041c", "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)", "start": 1073808412, "size": 4, "end": 1073808416, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/CCER - capture/compare enable\n          register@0x40010420", "name": "CCER - capture/compare enable\n          register", "start": 1073808416, "size": 4, "end": 1073808420, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/CNT - counter@0x40010424", "name": "CNT - counter", "start": 1073808420, "size": 4, "end": 1073808424, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/PSC - prescaler@0x40010428", "name": "PSC - prescaler", "start": 1073808424, "size": 4, "end": 1073808428, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/ARR - auto-reload register@0x4001042c", "name": "ARR - auto-reload register", "start": 1073808428, "size": 4, "end": 1073808432, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/CCR1 - capture/compare register 1@0x40010434", "name": "CCR1 - capture/compare register 1", "start": 1073808436, "size": 4, "end": 1073808440, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/CCR2 - capture/compare register 2@0x40010438", "name": "CCR2 - capture/compare register 2", "start": 1073808440, "size": 4, "end": 1073808444, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/CCR3 - capture/compare register 3@0x4001043c", "name": "CCR3 - capture/compare register 3", "start": 1073808444, "size": 4, "end": 1073808448, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/CCR4 - capture/compare register 4@0x40010440", "name": "CCR4 - capture/compare register 4", "start": 1073808448, "size": 4, "end": 1073808452, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/DCR - DMA control register@0x40010448", "name": "DCR - DMA control register", "start": 1073808456, "size": 4, "end": 1073808460, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/DMAR - DMA address for full transfer@0x4001044c", "name": "DMAR - DMA address for full transfer", "start": 1073808460, "size": 4, "end": 1073808464, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400/OR - TIM5 option register@0x40010450", "name": "OR - TIM5 option register", "start": 1073808464, "size": 4, "end": 1073808468, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM8@0x40010400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000", "name": "USART1", "start": 1073811456, "size": 1024, "end": 1073812480, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000/SR - Status register@0x40011000", "name": "SR - Status register", "start": 1073811456, "size": 4, "end": 1073811460, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000/DR - Data register@0x40011004", "name": "DR - Data register", "start": 1073811460, "size": 4, "end": 1073811464, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000/BRR - Baud rate register@0x40011008", "name": "BRR - Baud rate register", "start": 1073811464, "size": 4, "end": 1073811468, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000/CR1 - Control register 1@0x4001100c", "name": "CR1 - Control register 1", "start": 1073811468, "size": 4, "end": 1073811472, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000/CR2 - Control register 2@0x40011010", "name": "CR2 - Control register 2", "start": 1073811472, "size": 4, "end": 1073811476, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000/CR3 - Control register 3@0x40011014", "name": "CR3 - Control register 3", "start": 1073811476, "size": 4, "end": 1073811480, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000/GTPR - Guard time and prescaler\n          register@0x40011018", "name": "GTPR - Guard time and prescaler\n          register", "start": 1073811480, "size": 4, "end": 1073811484, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART1@0x40011000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400", "name": "USART6", "start": 1073812480, "size": 1024, "end": 1073813504, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400/SR - Status register@0x40011400", "name": "SR - Status register", "start": 1073812480, "size": 4, "end": 1073812484, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400/DR - Data register@0x40011404", "name": "DR - Data register", "start": 1073812484, "size": 4, "end": 1073812488, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400/BRR - Baud rate register@0x40011408", "name": "BRR - Baud rate register", "start": 1073812488, "size": 4, "end": 1073812492, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400/CR1 - Control register 1@0x4001140c", "name": "CR1 - Control register 1", "start": 1073812492, "size": 4, "end": 1073812496, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400/CR2 - Control register 2@0x40011410", "name": "CR2 - Control register 2", "start": 1073812496, "size": 4, "end": 1073812500, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400/CR3 - Control register 3@0x40011414", "name": "CR3 - Control register 3", "start": 1073812500, "size": 4, "end": 1073812504, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400/GTPR - Guard time and prescaler\n          register@0x40011418", "name": "GTPR - Guard time and prescaler\n          register", "start": 1073812504, "size": 4, "end": 1073812508, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/USART6@0x40011400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000", "name": "ADC1/2/3", "start": 1073815552, "size": 1024, "end": 1073816576, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/SR - status register@0x40012000", "name": "SR - status register", "start": 1073815552, "size": 4, "end": 1073815556, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/CR1 - control register 1@0x40012004", "name": "CR1 - control register 1", "start": 1073815556, "size": 4, "end": 1073815560, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/CR2 - control register 2@0x40012008", "name": "CR2 - control register 2", "start": 1073815560, "size": 4, "end": 1073815564, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/SMPR1 - sample time register 1@0x4001200c", "name": "SMPR1 - sample time register 1", "start": 1073815564, "size": 4, "end": 1073815568, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/SMPR2 - sample time register 2@0x40012010", "name": "SMPR2 - sample time register 2", "start": 1073815568, "size": 4, "end": 1073815572, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/JOFR1 - injected channel data offset register\n          x@0x40012014", "name": "JOFR1 - injected channel data offset register\n          x", "start": 1073815572, "size": 4, "end": 1073815576, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/JOFR2 - injected channel data offset register\n          x@0x40012018", "name": "JOFR2 - injected channel data offset register\n          x", "start": 1073815576, "size": 4, "end": 1073815580, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/JOFR3 - injected channel data offset register\n          x@0x4001201c", "name": "JOFR3 - injected channel data offset register\n          x", "start": 1073815580, "size": 4, "end": 1073815584, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/JOFR4 - injected channel data offset register\n          x@0x40012020", "name": "JOFR4 - injected channel data offset register\n          x", "start": 1073815584, "size": 4, "end": 1073815588, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/HTR - watchdog higher threshold\n          register@0x40012024", "name": "HTR - watchdog higher threshold\n          register", "start": 1073815588, "size": 4, "end": 1073815592, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/LTR - watchdog lower threshold\n          register@0x40012028", "name": "LTR - watchdog lower threshold\n          register", "start": 1073815592, "size": 4, "end": 1073815596, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/SQR1 - regular sequence register 1@0x4001202c", "name": "SQR1 - regular sequence register 1", "start": 1073815596, "size": 4, "end": 1073815600, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/SQR2 - regular sequence register 2@0x40012030", "name": "SQR2 - regular sequence register 2", "start": 1073815600, "size": 4, "end": 1073815604, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/SQR3 - regular sequence register 3@0x40012034", "name": "SQR3 - regular sequence register 3", "start": 1073815604, "size": 4, "end": 1073815608, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/JSQR - injected sequence register@0x40012038", "name": "JSQR - injected sequence register", "start": 1073815608, "size": 4, "end": 1073815612, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/JDR1 - injected data register x@0x4001203c", "name": "JDR1 - injected data register x", "start": 1073815612, "size": 4, "end": 1073815616, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/JDR2 - injected data register x@0x40012040", "name": "JDR2 - injected data register x", "start": 1073815616, "size": 4, "end": 1073815620, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/JDR3 - injected data register x@0x40012044", "name": "JDR3 - injected data register x", "start": 1073815620, "size": 4, "end": 1073815624, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/JDR4 - injected data register x@0x40012048", "name": "JDR4 - injected data register x", "start": 1073815624, "size": 4, "end": 1073815628, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000/DR - regular data register@0x4001204c", "name": "DR - regular data register", "start": 1073815628, "size": 4, "end": 1073815632, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/ADC1/2/3@0x40012000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00", "name": "SDIO", "start": 1073818624, "size": 1024, "end": 1073819648, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/POWER - power control register@0x40012c00", "name": "POWER - power control register", "start": 1073818624, "size": 4, "end": 1073818628, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/CLKCR - SDI clock control register@0x40012c04", "name": "CLKCR - SDI clock control register", "start": 1073818628, "size": 4, "end": 1073818632, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/ARG - argument register@0x40012c08", "name": "ARG - argument register", "start": 1073818632, "size": 4, "end": 1073818636, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/CMD - command register@0x40012c0c", "name": "CMD - command register", "start": 1073818636, "size": 4, "end": 1073818640, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/RESPCMD - command response register@0x40012c10", "name": "RESPCMD - command response register", "start": 1073818640, "size": 4, "end": 1073818644, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/RESP1 - response 1..4 register@0x40012c14", "name": "RESP1 - response 1..4 register", "start": 1073818644, "size": 4, "end": 1073818648, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/RESP2 - response 1..4 register@0x40012c18", "name": "RESP2 - response 1..4 register", "start": 1073818648, "size": 4, "end": 1073818652, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/RESP3 - response 1..4 register@0x40012c1c", "name": "RESP3 - response 1..4 register", "start": 1073818652, "size": 4, "end": 1073818656, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/RESP4 - response 1..4 register@0x40012c20", "name": "RESP4 - response 1..4 register", "start": 1073818656, "size": 4, "end": 1073818660, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/DTIMER - data timer register@0x40012c24", "name": "DTIMER - data timer register", "start": 1073818660, "size": 4, "end": 1073818664, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/DLEN - data length register@0x40012c28", "name": "DLEN - data length register", "start": 1073818664, "size": 4, "end": 1073818668, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/DCTRL - data control register@0x40012c2c", "name": "DCTRL - data control register", "start": 1073818668, "size": 4, "end": 1073818672, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/DCOUNT - data counter register@0x40012c30", "name": "DCOUNT - data counter register", "start": 1073818672, "size": 4, "end": 1073818676, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/STA - status register@0x40012c34", "name": "STA - status register", "start": 1073818676, "size": 4, "end": 1073818680, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/ICR - interrupt clear register@0x40012c38", "name": "ICR - interrupt clear register", "start": 1073818680, "size": 4, "end": 1073818684, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/MASK - mask register@0x40012c3c", "name": "MASK - mask register", "start": 1073818684, "size": 4, "end": 1073818688, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/FIFOCNT - FIFO counter register@0x40012c48", "name": "FIFOCNT - FIFO counter register", "start": 1073818696, "size": 4, "end": 1073818700, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00/FIFO - data FIFO register@0x40012c80", "name": "FIFO - data FIFO register", "start": 1073818752, "size": 4, "end": 1073818756, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SDIO@0x40012c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000", "name": "SPI1 / I2S1", "start": 1073819648, "size": 1024, "end": 1073820672, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000/CR1 - control register 1@0x40013000", "name": "CR1 - control register 1", "start": 1073819648, "size": 4, "end": 1073819652, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000/CR2 - control register 2@0x40013004", "name": "CR2 - control register 2", "start": 1073819652, "size": 4, "end": 1073819656, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000/SR - status register@0x40013008", "name": "SR - status register", "start": 1073819656, "size": 4, "end": 1073819660, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000/DR - data register@0x4001300c", "name": "DR - data register", "start": 1073819660, "size": 4, "end": 1073819664, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000/CRCPR - CRC polynomial register@0x40013010", "name": "CRCPR - CRC polynomial register", "start": 1073819664, "size": 4, "end": 1073819668, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000/RXCRCR - RX CRC register@0x40013014", "name": "RXCRCR - RX CRC register", "start": 1073819668, "size": 4, "end": 1073819672, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000/TXCRCR - TX CRC register@0x40013018", "name": "TXCRCR - TX CRC register", "start": 1073819672, "size": 4, "end": 1073819676, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000/I2SCFGR - I2S configuration register@0x4001301c", "name": "I2SCFGR - I2S configuration register", "start": 1073819676, "size": 4, "end": 1073819680, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000/I2SPR - I2S prescaler register@0x40013020", "name": "I2SPR - I2S prescaler register", "start": 1073819680, "size": 4, "end": 1073819684, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI1 / I2S1@0x40013000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SPI4@0x40013400", "name": "SPI4", "start": 1073820672, "size": 1024, "end": 1073821696, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800", "name": "SYSCFG", "start": 1073821696, "size": 1024, "end": 1073822720, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800/MEMRM - memory remap register@0x40013800", "name": "MEMRM - memory remap register", "start": 1073821696, "size": 4, "end": 1073821700, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800/PMC - peripheral mode configuration\n          register@0x40013804", "name": "PMC - peripheral mode configuration\n          register", "start": 1073821700, "size": 4, "end": 1073821704, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800/EXTICR1 - external interrupt configuration register\n          1@0x40013808", "name": "EXTICR1 - external interrupt configuration register\n          1", "start": 1073821704, "size": 4, "end": 1073821708, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800/EXTICR2 - external interrupt configuration register\n          2@0x4001380c", "name": "EXTICR2 - external interrupt configuration register\n          2", "start": 1073821708, "size": 4, "end": 1073821712, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800/EXTICR3 - external interrupt configuration register\n          3@0x40013810", "name": "EXTICR3 - external interrupt configuration register\n          3", "start": 1073821712, "size": 4, "end": 1073821716, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800/EXTICR4 - external interrupt configuration register\n          4@0x40013814", "name": "EXTICR4 - external interrupt configuration register\n          4", "start": 1073821716, "size": 4, "end": 1073821720, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800/CMPCR - Compensation cell control\n          register@0x40013820", "name": "CMPCR - Compensation cell control\n          register", "start": 1073821728, "size": 4, "end": 1073821732, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/SYSCFG@0x40013800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00", "name": "EXTI", "start": 1073822720, "size": 1024, "end": 1073823744, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00/IMR - Interrupt mask register\n          (EXTI_IMR)@0x40013c00", "name": "IMR - Interrupt mask register\n          (EXTI_IMR)", "start": 1073822720, "size": 4, "end": 1073822724, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00/EMR - Event mask register (EXTI_EMR)@0x40013c04", "name": "EMR - Event mask register (EXTI_EMR)", "start": 1073822724, "size": 4, "end": 1073822728, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00/RTSR - Rising Trigger selection register\n          (EXTI_RTSR)@0x40013c08", "name": "RTSR - Rising Trigger selection register\n          (EXTI_RTSR)", "start": 1073822728, "size": 4, "end": 1073822732, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00/FTSR - Falling Trigger selection register\n          (EXTI_FTSR)@0x40013c0c", "name": "FTSR - Falling Trigger selection register\n          (EXTI_FTSR)", "start": 1073822732, "size": 4, "end": 1073822736, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00/SWIER - Software interrupt event register\n          (EXTI_SWIER)@0x40013c10", "name": "SWIER - Software interrupt event register\n          (EXTI_SWIER)", "start": 1073822736, "size": 4, "end": 1073822740, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00/PR - Pending register (EXTI_PR)@0x40013c14", "name": "PR - Pending register (EXTI_PR)", "start": 1073822740, "size": 4, "end": 1073822744, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/EXTI@0x40013c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000", "name": "TIM9", "start": 1073823744, "size": 1024, "end": 1073824768, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/CR1 - control register 1@0x40014000", "name": "CR1 - control register 1", "start": 1073823744, "size": 4, "end": 1073823748, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/CR2 - control register 2@0x40014004", "name": "CR2 - control register 2", "start": 1073823748, "size": 4, "end": 1073823752, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/SMCR - slave mode control register@0x40014008", "name": "SMCR - slave mode control register", "start": 1073823752, "size": 4, "end": 1073823756, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/DIER - DMA/Interrupt enable register@0x4001400c", "name": "DIER - DMA/Interrupt enable register", "start": 1073823756, "size": 4, "end": 1073823760, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/SR - status register@0x40014010", "name": "SR - status register", "start": 1073823760, "size": 4, "end": 1073823764, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/EGR - event generation register@0x40014014", "name": "EGR - event generation register", "start": 1073823764, "size": 4, "end": 1073823768, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40014018", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073823768, "size": 4, "end": 1073823772, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/CCER - capture/compare enable\n          register@0x40014020", "name": "CCER - capture/compare enable\n          register", "start": 1073823776, "size": 4, "end": 1073823780, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/CNT - counter@0x40014024", "name": "CNT - counter", "start": 1073823780, "size": 4, "end": 1073823784, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/PSC - prescaler@0x40014028", "name": "PSC - prescaler", "start": 1073823784, "size": 4, "end": 1073823788, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/ARR - auto-reload register@0x4001402c", "name": "ARR - auto-reload register", "start": 1073823788, "size": 4, "end": 1073823792, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/CCR1 - capture/compare register 1@0x40014034", "name": "CCR1 - capture/compare register 1", "start": 1073823796, "size": 4, "end": 1073823800, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000/CCR2 - capture/compare register 2@0x40014038", "name": "CCR2 - capture/compare register 2", "start": 1073823800, "size": 4, "end": 1073823804, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM9@0x40014000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400", "name": "TIM10", "start": 1073824768, "size": 1024, "end": 1073825792, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400/CR1 - control register 1@0x40014400", "name": "CR1 - control register 1", "start": 1073824768, "size": 4, "end": 1073824772, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400/DIER - DMA/Interrupt enable register@0x4001440c", "name": "DIER - DMA/Interrupt enable register", "start": 1073824780, "size": 4, "end": 1073824784, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400/SR - status register@0x40014410", "name": "SR - status register", "start": 1073824784, "size": 4, "end": 1073824788, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400/EGR - event generation register@0x40014414", "name": "EGR - event generation register", "start": 1073824788, "size": 4, "end": 1073824792, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40014418", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073824792, "size": 4, "end": 1073824796, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400/CCER - capture/compare enable\n          register@0x40014420", "name": "CCER - capture/compare enable\n          register", "start": 1073824800, "size": 4, "end": 1073824804, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400/CNT - counter@0x40014424", "name": "CNT - counter", "start": 1073824804, "size": 4, "end": 1073824808, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400/PSC - prescaler@0x40014428", "name": "PSC - prescaler", "start": 1073824808, "size": 4, "end": 1073824812, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400/ARR - auto-reload register@0x4001442c", "name": "ARR - auto-reload register", "start": 1073824812, "size": 4, "end": 1073824816, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400/CCR1 - capture/compare register 1@0x40014434", "name": "CCR1 - capture/compare register 1", "start": 1073824820, "size": 4, "end": 1073824824, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM10@0x40014400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800", "name": "TIM11", "start": 1073825792, "size": 1024, "end": 1073826816, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800/CR1 - control register 1@0x40014800", "name": "CR1 - control register 1", "start": 1073825792, "size": 4, "end": 1073825796, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800/DIER - DMA/Interrupt enable register@0x4001480c", "name": "DIER - DMA/Interrupt enable register", "start": 1073825804, "size": 4, "end": 1073825808, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800/SR - status register@0x40014810", "name": "SR - status register", "start": 1073825808, "size": 4, "end": 1073825812, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800/EGR - event generation register@0x40014814", "name": "EGR - event generation register", "start": 1073825812, "size": 4, "end": 1073825816, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800/CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)@0x40014818", "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)", "start": 1073825816, "size": 4, "end": 1073825820, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800/CCER - capture/compare enable\n          register@0x40014820", "name": "CCER - capture/compare enable\n          register", "start": 1073825824, "size": 4, "end": 1073825828, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800/CNT - counter@0x40014824", "name": "CNT - counter", "start": 1073825828, "size": 4, "end": 1073825832, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800/PSC - prescaler@0x40014828", "name": "PSC - prescaler", "start": 1073825832, "size": 4, "end": 1073825836, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800/ARR - auto-reload register@0x4001482c", "name": "ARR - auto-reload register", "start": 1073825836, "size": 4, "end": 1073825840, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800/CCR1 - capture/compare register 1@0x40014834", "name": "CCR1 - capture/compare register 1", "start": 1073825844, "size": 4, "end": 1073825848, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800/OR - option register@0x40014850", "name": "OR - option register", "start": 1073825872, "size": 4, "end": 1073825876, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/APB2 Peripherals@0x40010000/TIM11@0x40014800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000", "name": "AHB1 Peripherals", "start": 1073872896, "size": 268304384, "end": 1342177280, "depth": 2, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000", "name": "GPIOA", "start": 1073872896, "size": 1024, "end": 1073873920, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000/MODER - GPIO port mode register@0x40020000", "name": "MODER - GPIO port mode register", "start": 1073872896, "size": 4, "end": 1073872900, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000/OTYPER - GPIO port output type register@0x40020004", "name": "OTYPER - GPIO port output type register", "start": 1073872900, "size": 4, "end": 1073872904, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000/OSPEEDR - GPIO port output speed\n          register@0x40020008", "name": "OSPEEDR - GPIO port output speed\n          register", "start": 1073872904, "size": 4, "end": 1073872908, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000/PUPDR - GPIO port pull-up/pull-down\n          register@0x4002000c", "name": "PUPDR - GPIO port pull-up/pull-down\n          register", "start": 1073872908, "size": 4, "end": 1073872912, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000/IDR - GPIO port input data register@0x40020010", "name": "IDR - GPIO port input data register", "start": 1073872912, "size": 4, "end": 1073872916, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000/ODR - GPIO port output data register@0x40020014", "name": "ODR - GPIO port output data register", "start": 1073872916, "size": 4, "end": 1073872920, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000/BSRR - GPIO port bit set/reset\n          register@0x40020018", "name": "BSRR - GPIO port bit set/reset\n          register", "start": 1073872920, "size": 4, "end": 1073872924, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000/LCKR - GPIO port configuration lock\n          register@0x4002001c", "name": "LCKR - GPIO port configuration lock\n          register", "start": 1073872924, "size": 4, "end": 1073872928, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000/AFRL - GPIO alternate function low\n          register@0x40020020", "name": "AFRL - GPIO alternate function low\n          register", "start": 1073872928, "size": 4, "end": 1073872932, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000/AFRH - GPIO alternate function high\n          register@0x40020024", "name": "AFRH - GPIO alternate function high\n          register", "start": 1073872932, "size": 4, "end": 1073872936, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOA@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400", "name": "GPIOB", "start": 1073873920, "size": 1024, "end": 1073874944, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400/MODER - GPIO port mode register@0x40020400", "name": "MODER - GPIO port mode register", "start": 1073873920, "size": 4, "end": 1073873924, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400/OTYPER - GPIO port output type register@0x40020404", "name": "OTYPER - GPIO port output type register", "start": 1073873924, "size": 4, "end": 1073873928, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400/OSPEEDR - GPIO port output speed\n          register@0x40020408", "name": "OSPEEDR - GPIO port output speed\n          register", "start": 1073873928, "size": 4, "end": 1073873932, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400/PUPDR - GPIO port pull-up/pull-down\n          register@0x4002040c", "name": "PUPDR - GPIO port pull-up/pull-down\n          register", "start": 1073873932, "size": 4, "end": 1073873936, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400/IDR - GPIO port input data register@0x40020410", "name": "IDR - GPIO port input data register", "start": 1073873936, "size": 4, "end": 1073873940, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400/ODR - GPIO port output data register@0x40020414", "name": "ODR - GPIO port output data register", "start": 1073873940, "size": 4, "end": 1073873944, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400/BSRR - GPIO port bit set/reset\n          register@0x40020418", "name": "BSRR - GPIO port bit set/reset\n          register", "start": 1073873944, "size": 4, "end": 1073873948, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400/LCKR - GPIO port configuration lock\n          register@0x4002041c", "name": "LCKR - GPIO port configuration lock\n          register", "start": 1073873948, "size": 4, "end": 1073873952, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400/AFRL - GPIO alternate function low\n          register@0x40020420", "name": "AFRL - GPIO alternate function low\n          register", "start": 1073873952, "size": 4, "end": 1073873956, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400/AFRH - GPIO alternate function high\n          register@0x40020424", "name": "AFRH - GPIO alternate function high\n          register", "start": 1073873956, "size": 4, "end": 1073873960, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOB@0x40020400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800", "name": "GPIOC", "start": 1073874944, "size": 1024, "end": 1073875968, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800/MODER - GPIO port mode register@0x40020800", "name": "MODER - GPIO port mode register", "start": 1073874944, "size": 4, "end": 1073874948, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800/OTYPER - GPIO port output type register@0x40020804", "name": "OTYPER - GPIO port output type register", "start": 1073874948, "size": 4, "end": 1073874952, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800/OSPEEDR - GPIO port output speed\n          register@0x40020808", "name": "OSPEEDR - GPIO port output speed\n          register", "start": 1073874952, "size": 4, "end": 1073874956, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800/PUPDR - GPIO port pull-up/pull-down\n          register@0x4002080c", "name": "PUPDR - GPIO port pull-up/pull-down\n          register", "start": 1073874956, "size": 4, "end": 1073874960, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800/IDR - GPIO port input data register@0x40020810", "name": "IDR - GPIO port input data register", "start": 1073874960, "size": 4, "end": 1073874964, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800/ODR - GPIO port output data register@0x40020814", "name": "ODR - GPIO port output data register", "start": 1073874964, "size": 4, "end": 1073874968, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800/BSRR - GPIO port bit set/reset\n          register@0x40020818", "name": "BSRR - GPIO port bit set/reset\n          register", "start": 1073874968, "size": 4, "end": 1073874972, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800/LCKR - GPIO port configuration lock\n          register@0x4002081c", "name": "LCKR - GPIO port configuration lock\n          register", "start": 1073874972, "size": 4, "end": 1073874976, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800/AFRL - GPIO alternate function low\n          register@0x40020820", "name": "AFRL - GPIO alternate function low\n          register", "start": 1073874976, "size": 4, "end": 1073874980, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800/AFRH - GPIO alternate function high\n          register@0x40020824", "name": "AFRH - GPIO alternate function high\n          register", "start": 1073874980, "size": 4, "end": 1073874984, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOC@0x40020800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00", "name": "GPIOD", "start": 1073875968, "size": 1024, "end": 1073876992, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00/MODER - GPIO port mode register@0x40020c00", "name": "MODER - GPIO port mode register", "start": 1073875968, "size": 4, "end": 1073875972, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00/OTYPER - GPIO port output type register@0x40020c04", "name": "OTYPER - GPIO port output type register", "start": 1073875972, "size": 4, "end": 1073875976, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00/OSPEEDR - GPIO port output speed\n          register@0x40020c08", "name": "OSPEEDR - GPIO port output speed\n          register", "start": 1073875976, "size": 4, "end": 1073875980, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00/PUPDR - GPIO port pull-up/pull-down\n          register@0x40020c0c", "name": "PUPDR - GPIO port pull-up/pull-down\n          register", "start": 1073875980, "size": 4, "end": 1073875984, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00/IDR - GPIO port input data register@0x40020c10", "name": "IDR - GPIO port input data register", "start": 1073875984, "size": 4, "end": 1073875988, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00/ODR - GPIO port output data register@0x40020c14", "name": "ODR - GPIO port output data register", "start": 1073875988, "size": 4, "end": 1073875992, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00/BSRR - GPIO port bit set/reset\n          register@0x40020c18", "name": "BSRR - GPIO port bit set/reset\n          register", "start": 1073875992, "size": 4, "end": 1073875996, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00/LCKR - GPIO port configuration lock\n          register@0x40020c1c", "name": "LCKR - GPIO port configuration lock\n          register", "start": 1073875996, "size": 4, "end": 1073876000, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00/AFRL - GPIO alternate function low\n          register@0x40020c20", "name": "AFRL - GPIO alternate function low\n          register", "start": 1073876000, "size": 4, "end": 1073876004, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00/AFRH - GPIO alternate function high\n          register@0x40020c24", "name": "AFRH - GPIO alternate function high\n          register", "start": 1073876004, "size": 4, "end": 1073876008, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOD@0x40020c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000", "name": "GPIOE", "start": 1073876992, "size": 1024, "end": 1073878016, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000/MODER - GPIO port mode register@0x40021000", "name": "MODER - GPIO port mode register", "start": 1073876992, "size": 4, "end": 1073876996, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000/OTYPER - GPIO port output type register@0x40021004", "name": "OTYPER - GPIO port output type register", "start": 1073876996, "size": 4, "end": 1073877000, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000/OSPEEDR - GPIO port output speed\n          register@0x40021008", "name": "OSPEEDR - GPIO port output speed\n          register", "start": 1073877000, "size": 4, "end": 1073877004, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000/PUPDR - GPIO port pull-up/pull-down\n          register@0x4002100c", "name": "PUPDR - GPIO port pull-up/pull-down\n          register", "start": 1073877004, "size": 4, "end": 1073877008, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000/IDR - GPIO port input data register@0x40021010", "name": "IDR - GPIO port input data register", "start": 1073877008, "size": 4, "end": 1073877012, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000/ODR - GPIO port output data register@0x40021014", "name": "ODR - GPIO port output data register", "start": 1073877012, "size": 4, "end": 1073877016, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000/BSRR - GPIO port bit set/reset\n          register@0x40021018", "name": "BSRR - GPIO port bit set/reset\n          register", "start": 1073877016, "size": 4, "end": 1073877020, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000/LCKR - GPIO port configuration lock\n          register@0x4002101c", "name": "LCKR - GPIO port configuration lock\n          register", "start": 1073877020, "size": 4, "end": 1073877024, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000/AFRL - GPIO alternate function low\n          register@0x40021020", "name": "AFRL - GPIO alternate function low\n          register", "start": 1073877024, "size": 4, "end": 1073877028, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000/AFRH - GPIO alternate function high\n          register@0x40021024", "name": "AFRH - GPIO alternate function high\n          register", "start": 1073877028, "size": 4, "end": 1073877032, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOE@0x40021000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400", "name": "GPIOF", "start": 1073878016, "size": 1024, "end": 1073879040, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400/MODER - GPIO port mode register@0x40021400", "name": "MODER - GPIO port mode register", "start": 1073878016, "size": 4, "end": 1073878020, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400/OTYPER - GPIO port output type register@0x40021404", "name": "OTYPER - GPIO port output type register", "start": 1073878020, "size": 4, "end": 1073878024, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400/OSPEEDR - GPIO port output speed\n          register@0x40021408", "name": "OSPEEDR - GPIO port output speed\n          register", "start": 1073878024, "size": 4, "end": 1073878028, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400/PUPDR - GPIO port pull-up/pull-down\n          register@0x4002140c", "name": "PUPDR - GPIO port pull-up/pull-down\n          register", "start": 1073878028, "size": 4, "end": 1073878032, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400/IDR - GPIO port input data register@0x40021410", "name": "IDR - GPIO port input data register", "start": 1073878032, "size": 4, "end": 1073878036, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400/ODR - GPIO port output data register@0x40021414", "name": "ODR - GPIO port output data register", "start": 1073878036, "size": 4, "end": 1073878040, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400/BSRR - GPIO port bit set/reset\n          register@0x40021418", "name": "BSRR - GPIO port bit set/reset\n          register", "start": 1073878040, "size": 4, "end": 1073878044, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400/LCKR - GPIO port configuration lock\n          register@0x4002141c", "name": "LCKR - GPIO port configuration lock\n          register", "start": 1073878044, "size": 4, "end": 1073878048, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400/AFRL - GPIO alternate function low\n          register@0x40021420", "name": "AFRL - GPIO alternate function low\n          register", "start": 1073878048, "size": 4, "end": 1073878052, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400/AFRH - GPIO alternate function high\n          register@0x40021424", "name": "AFRH - GPIO alternate function high\n          register", "start": 1073878052, "size": 4, "end": 1073878056, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOF@0x40021400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800", "name": "GPIOG", "start": 1073879040, "size": 1024, "end": 1073880064, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800/MODER - GPIO port mode register@0x40021800", "name": "MODER - GPIO port mode register", "start": 1073879040, "size": 4, "end": 1073879044, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800/OTYPER - GPIO port output type register@0x40021804", "name": "OTYPER - GPIO port output type register", "start": 1073879044, "size": 4, "end": 1073879048, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800/OSPEEDR - GPIO port output speed\n          register@0x40021808", "name": "OSPEEDR - GPIO port output speed\n          register", "start": 1073879048, "size": 4, "end": 1073879052, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800/PUPDR - GPIO port pull-up/pull-down\n          register@0x4002180c", "name": "PUPDR - GPIO port pull-up/pull-down\n          register", "start": 1073879052, "size": 4, "end": 1073879056, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800/IDR - GPIO port input data register@0x40021810", "name": "IDR - GPIO port input data register", "start": 1073879056, "size": 4, "end": 1073879060, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800/ODR - GPIO port output data register@0x40021814", "name": "ODR - GPIO port output data register", "start": 1073879060, "size": 4, "end": 1073879064, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800/BSRR - GPIO port bit set/reset\n          register@0x40021818", "name": "BSRR - GPIO port bit set/reset\n          register", "start": 1073879064, "size": 4, "end": 1073879068, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800/LCKR - GPIO port configuration lock\n          register@0x4002181c", "name": "LCKR - GPIO port configuration lock\n          register", "start": 1073879068, "size": 4, "end": 1073879072, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800/AFRL - GPIO alternate function low\n          register@0x40021820", "name": "AFRL - GPIO alternate function low\n          register", "start": 1073879072, "size": 4, "end": 1073879076, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800/AFRH - GPIO alternate function high\n          register@0x40021824", "name": "AFRH - GPIO alternate function high\n          register", "start": 1073879076, "size": 4, "end": 1073879080, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOG@0x40021800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00", "name": "GPIOH", "start": 1073880064, "size": 1024, "end": 1073881088, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00/MODER - GPIO port mode register@0x40021c00", "name": "MODER - GPIO port mode register", "start": 1073880064, "size": 4, "end": 1073880068, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00/OTYPER - GPIO port output type register@0x40021c04", "name": "OTYPER - GPIO port output type register", "start": 1073880068, "size": 4, "end": 1073880072, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00/OSPEEDR - GPIO port output speed\n          register@0x40021c08", "name": "OSPEEDR - GPIO port output speed\n          register", "start": 1073880072, "size": 4, "end": 1073880076, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00/PUPDR - GPIO port pull-up/pull-down\n          register@0x40021c0c", "name": "PUPDR - GPIO port pull-up/pull-down\n          register", "start": 1073880076, "size": 4, "end": 1073880080, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00/IDR - GPIO port input data register@0x40021c10", "name": "IDR - GPIO port input data register", "start": 1073880080, "size": 4, "end": 1073880084, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00/ODR - GPIO port output data register@0x40021c14", "name": "ODR - GPIO port output data register", "start": 1073880084, "size": 4, "end": 1073880088, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00/BSRR - GPIO port bit set/reset\n          register@0x40021c18", "name": "BSRR - GPIO port bit set/reset\n          register", "start": 1073880088, "size": 4, "end": 1073880092, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00/LCKR - GPIO port configuration lock\n          register@0x40021c1c", "name": "LCKR - GPIO port configuration lock\n          register", "start": 1073880092, "size": 4, "end": 1073880096, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00/AFRL - GPIO alternate function low\n          register@0x40021c20", "name": "AFRL - GPIO alternate function low\n          register", "start": 1073880096, "size": 4, "end": 1073880100, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00/AFRH - GPIO alternate function high\n          register@0x40021c24", "name": "AFRH - GPIO alternate function high\n          register", "start": 1073880100, "size": 4, "end": 1073880104, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOH@0x40021c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000", "name": "GPIOI", "start": 1073881088, "size": 1024, "end": 1073882112, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000/MODER - GPIO port mode register@0x40022000", "name": "MODER - GPIO port mode register", "start": 1073881088, "size": 4, "end": 1073881092, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000/OTYPER - GPIO port output type register@0x40022004", "name": "OTYPER - GPIO port output type register", "start": 1073881092, "size": 4, "end": 1073881096, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000/OSPEEDR - GPIO port output speed\n          register@0x40022008", "name": "OSPEEDR - GPIO port output speed\n          register", "start": 1073881096, "size": 4, "end": 1073881100, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000/PUPDR - GPIO port pull-up/pull-down\n          register@0x4002200c", "name": "PUPDR - GPIO port pull-up/pull-down\n          register", "start": 1073881100, "size": 4, "end": 1073881104, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000/IDR - GPIO port input data register@0x40022010", "name": "IDR - GPIO port input data register", "start": 1073881104, "size": 4, "end": 1073881108, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000/ODR - GPIO port output data register@0x40022014", "name": "ODR - GPIO port output data register", "start": 1073881108, "size": 4, "end": 1073881112, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000/BSRR - GPIO port bit set/reset\n          register@0x40022018", "name": "BSRR - GPIO port bit set/reset\n          register", "start": 1073881112, "size": 4, "end": 1073881116, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000/LCKR - GPIO port configuration lock\n          register@0x4002201c", "name": "LCKR - GPIO port configuration lock\n          register", "start": 1073881116, "size": 4, "end": 1073881120, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000/AFRL - GPIO alternate function low\n          register@0x40022020", "name": "AFRL - GPIO alternate function low\n          register", "start": 1073881120, "size": 4, "end": 1073881124, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000/AFRH - GPIO alternate function high\n          register@0x40022024", "name": "AFRH - GPIO alternate function high\n          register", "start": 1073881124, "size": 4, "end": 1073881128, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/GPIOI@0x40022000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/CRC@0x40023000", "name": "CRC", "start": 1073885184, "size": 1024, "end": 1073886208, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/CRC@0x40023000/DR - Data register@0x40023000", "name": "DR - Data register", "start": 1073885184, "size": 4, "end": 1073885188, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/CRC@0x40023000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/CRC@0x40023000/IDR - Independent Data register@0x40023004", "name": "IDR - Independent Data register", "start": 1073885188, "size": 4, "end": 1073885192, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/CRC@0x40023000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/CRC@0x40023000/CR - Control register@0x40023008", "name": "CR - Control register", "start": 1073885192, "size": 4, "end": 1073885196, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/CRC@0x40023000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800", "name": "RCC", "start": 1073887232, "size": 1024, "end": 1073888256, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/CR - clock control register@0x40023800", "name": "CR - clock control register", "start": 1073887232, "size": 4, "end": 1073887236, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/PLLCFGR - PLL configuration register@0x40023804", "name": "PLLCFGR - PLL configuration register", "start": 1073887236, "size": 4, "end": 1073887240, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/CFGR - clock configuration register@0x40023808", "name": "CFGR - clock configuration register", "start": 1073887240, "size": 4, "end": 1073887244, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/CIR - clock interrupt register@0x4002380c", "name": "CIR - clock interrupt register", "start": 1073887244, "size": 4, "end": 1073887248, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/AHB1RSTR - AHB1 peripheral reset register@0x40023810", "name": "AHB1RSTR - AHB1 peripheral reset register", "start": 1073887248, "size": 4, "end": 1073887252, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/AHB2RSTR - AHB2 peripheral reset register@0x40023814", "name": "AHB2RSTR - AHB2 peripheral reset register", "start": 1073887252, "size": 4, "end": 1073887256, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/AHB3RSTR - AHB3 peripheral reset register@0x40023818", "name": "AHB3RSTR - AHB3 peripheral reset register", "start": 1073887256, "size": 4, "end": 1073887260, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/APB1RSTR - APB1 peripheral reset register@0x40023820", "name": "APB1RSTR - APB1 peripheral reset register", "start": 1073887264, "size": 4, "end": 1073887268, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/APB2RSTR - APB2 peripheral reset register@0x40023824", "name": "APB2RSTR - APB2 peripheral reset register", "start": 1073887268, "size": 4, "end": 1073887272, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/AHB1ENR - AHB1 peripheral clock register@0x40023830", "name": "AHB1ENR - AHB1 peripheral clock register", "start": 1073887280, "size": 4, "end": 1073887284, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/AHB2ENR - AHB2 peripheral clock enable\n          register@0x40023834", "name": "AHB2ENR - AHB2 peripheral clock enable\n          register", "start": 1073887284, "size": 4, "end": 1073887288, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/AHB3ENR - AHB3 peripheral clock enable\n          register@0x40023838", "name": "AHB3ENR - AHB3 peripheral clock enable\n          register", "start": 1073887288, "size": 4, "end": 1073887292, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/APB1ENR - APB1 peripheral clock enable\n          register@0x40023840", "name": "APB1ENR - APB1 peripheral clock enable\n          register", "start": 1073887296, "size": 4, "end": 1073887300, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/APB2ENR - APB2 peripheral clock enable\n          register@0x40023844", "name": "APB2ENR - APB2 peripheral clock enable\n          register", "start": 1073887300, "size": 4, "end": 1073887304, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/AHB1LPENR - AHB1 peripheral clock enable in low power\n          mode register@0x40023850", "name": "AHB1LPENR - AHB1 peripheral clock enable in low power\n          mode register", "start": 1073887312, "size": 4, "end": 1073887316, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/AHB2LPENR - AHB2 peripheral clock enable in low power\n          mode register@0x40023854", "name": "AHB2LPENR - AHB2 peripheral clock enable in low power\n          mode register", "start": 1073887316, "size": 4, "end": 1073887320, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/AHB3LPENR - AHB3 peripheral clock enable in low power\n          mode register@0x40023858", "name": "AHB3LPENR - AHB3 peripheral clock enable in low power\n          mode register", "start": 1073887320, "size": 4, "end": 1073887324, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/APB1LPENR - APB1 peripheral clock enable in low power\n          mode register@0x40023860", "name": "APB1LPENR - APB1 peripheral clock enable in low power\n          mode register", "start": 1073887328, "size": 4, "end": 1073887332, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/APB2LPENR - APB2 peripheral clock enabled in low power\n          mode register@0x40023864", "name": "APB2LPENR - APB2 peripheral clock enabled in low power\n          mode register", "start": 1073887332, "size": 4, "end": 1073887336, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/BDCR - Backup domain control register@0x40023870", "name": "BDCR - Backup domain control register", "start": 1073887344, "size": 4, "end": 1073887348, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/CSR - clock control & status\n          register@0x40023874", "name": "CSR - clock control & status\n          register", "start": 1073887348, "size": 4, "end": 1073887352, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/SSCGR - spread spectrum clock generation\n          register@0x40023880", "name": "SSCGR - spread spectrum clock generation\n          register", "start": 1073887360, "size": 4, "end": 1073887364, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800/PLLI2SCFGR - PLLI2S configuration register@0x40023884", "name": "PLLI2SCFGR - PLLI2S configuration register", "start": 1073887364, "size": 4, "end": 1073887368, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/RCC@0x40023800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00", "name": "Flash Interface", "start": 1073888256, "size": 1024, "end": 1073889280, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00/ACR - Flash access control register@0x40023c00", "name": "ACR - Flash access control register", "start": 1073888256, "size": 4, "end": 1073888260, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00/KEYR - Flash key register@0x40023c04", "name": "KEYR - Flash key register", "start": 1073888260, "size": 4, "end": 1073888264, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00/OPTKEYR - Flash option key register@0x40023c08", "name": "OPTKEYR - Flash option key register", "start": 1073888264, "size": 4, "end": 1073888268, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00/SR - Status register@0x40023c0c", "name": "SR - Status register", "start": 1073888268, "size": 4, "end": 1073888272, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00/CR - Control register@0x40023c10", "name": "CR - Control register", "start": 1073888272, "size": 4, "end": 1073888276, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00/OPTCR - Flash option control register@0x40023c14", "name": "OPTCR - Flash option control register", "start": 1073888276, "size": 4, "end": 1073888280, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Flash Interface@0x40023c00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000", "name": "DMA1", "start": 1073897472, "size": 1024, "end": 1073898496, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/LISR - low interrupt status register@0x40026000", "name": "LISR - low interrupt status register", "start": 1073897472, "size": 4, "end": 1073897476, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/HISR - high interrupt status register@0x40026004", "name": "HISR - high interrupt status register", "start": 1073897476, "size": 4, "end": 1073897480, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/LIFCR - low interrupt flag clear\n          register@0x40026008", "name": "LIFCR - low interrupt flag clear\n          register", "start": 1073897480, "size": 4, "end": 1073897484, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/HIFCR - high interrupt flag clear\n          register@0x4002600c", "name": "HIFCR - high interrupt flag clear\n          register", "start": 1073897484, "size": 4, "end": 1073897488, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S0CR - stream x configuration\n          register@0x40026010", "name": "S0CR - stream x configuration\n          register", "start": 1073897488, "size": 4, "end": 1073897492, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S0NDTR - stream x number of data\n          register@0x40026014", "name": "S0NDTR - stream x number of data\n          register", "start": 1073897492, "size": 4, "end": 1073897496, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S0PAR - stream x peripheral address\n          register@0x40026018", "name": "S0PAR - stream x peripheral address\n          register", "start": 1073897496, "size": 4, "end": 1073897500, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S0M0AR - stream x memory 0 address\n          register@0x4002601c", "name": "S0M0AR - stream x memory 0 address\n          register", "start": 1073897500, "size": 4, "end": 1073897504, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S0M1AR - stream x memory 1 address\n          register@0x40026020", "name": "S0M1AR - stream x memory 1 address\n          register", "start": 1073897504, "size": 4, "end": 1073897508, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S0FCR - stream x FIFO control register@0x40026024", "name": "S0FCR - stream x FIFO control register", "start": 1073897508, "size": 4, "end": 1073897512, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S1CR - stream x configuration\n          register@0x40026028", "name": "S1CR - stream x configuration\n          register", "start": 1073897512, "size": 4, "end": 1073897516, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S1NDTR - stream x number of data\n          register@0x4002602c", "name": "S1NDTR - stream x number of data\n          register", "start": 1073897516, "size": 4, "end": 1073897520, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S1PAR - stream x peripheral address\n          register@0x40026030", "name": "S1PAR - stream x peripheral address\n          register", "start": 1073897520, "size": 4, "end": 1073897524, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S1M0AR - stream x memory 0 address\n          register@0x40026034", "name": "S1M0AR - stream x memory 0 address\n          register", "start": 1073897524, "size": 4, "end": 1073897528, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S1M1AR - stream x memory 1 address\n          register@0x40026038", "name": "S1M1AR - stream x memory 1 address\n          register", "start": 1073897528, "size": 4, "end": 1073897532, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S1FCR - stream x FIFO control register@0x4002603c", "name": "S1FCR - stream x FIFO control register", "start": 1073897532, "size": 4, "end": 1073897536, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S2CR - stream x configuration\n          register@0x40026040", "name": "S2CR - stream x configuration\n          register", "start": 1073897536, "size": 4, "end": 1073897540, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S2NDTR - stream x number of data\n          register@0x40026044", "name": "S2NDTR - stream x number of data\n          register", "start": 1073897540, "size": 4, "end": 1073897544, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S2PAR - stream x peripheral address\n          register@0x40026048", "name": "S2PAR - stream x peripheral address\n          register", "start": 1073897544, "size": 4, "end": 1073897548, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S2M0AR - stream x memory 0 address\n          register@0x4002604c", "name": "S2M0AR - stream x memory 0 address\n          register", "start": 1073897548, "size": 4, "end": 1073897552, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S2M1AR - stream x memory 1 address\n          register@0x40026050", "name": "S2M1AR - stream x memory 1 address\n          register", "start": 1073897552, "size": 4, "end": 1073897556, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S2FCR - stream x FIFO control register@0x40026054", "name": "S2FCR - stream x FIFO control register", "start": 1073897556, "size": 4, "end": 1073897560, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S3CR - stream x configuration\n          register@0x40026058", "name": "S3CR - stream x configuration\n          register", "start": 1073897560, "size": 4, "end": 1073897564, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S3NDTR - stream x number of data\n          register@0x4002605c", "name": "S3NDTR - stream x number of data\n          register", "start": 1073897564, "size": 4, "end": 1073897568, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S3PAR - stream x peripheral address\n          register@0x40026060", "name": "S3PAR - stream x peripheral address\n          register", "start": 1073897568, "size": 4, "end": 1073897572, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S3M0AR - stream x memory 0 address\n          register@0x40026064", "name": "S3M0AR - stream x memory 0 address\n          register", "start": 1073897572, "size": 4, "end": 1073897576, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S3M1AR - stream x memory 1 address\n          register@0x40026068", "name": "S3M1AR - stream x memory 1 address\n          register", "start": 1073897576, "size": 4, "end": 1073897580, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S3FCR - stream x FIFO control register@0x4002606c", "name": "S3FCR - stream x FIFO control register", "start": 1073897580, "size": 4, "end": 1073897584, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S4CR - stream x configuration\n          register@0x40026070", "name": "S4CR - stream x configuration\n          register", "start": 1073897584, "size": 4, "end": 1073897588, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S4NDTR - stream x number of data\n          register@0x40026074", "name": "S4NDTR - stream x number of data\n          register", "start": 1073897588, "size": 4, "end": 1073897592, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S4PAR - stream x peripheral address\n          register@0x40026078", "name": "S4PAR - stream x peripheral address\n          register", "start": 1073897592, "size": 4, "end": 1073897596, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S4M0AR - stream x memory 0 address\n          register@0x4002607c", "name": "S4M0AR - stream x memory 0 address\n          register", "start": 1073897596, "size": 4, "end": 1073897600, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S4M1AR - stream x memory 1 address\n          register@0x40026080", "name": "S4M1AR - stream x memory 1 address\n          register", "start": 1073897600, "size": 4, "end": 1073897604, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S4FCR - stream x FIFO control register@0x40026084", "name": "S4FCR - stream x FIFO control register", "start": 1073897604, "size": 4, "end": 1073897608, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S5CR - stream x configuration\n          register@0x40026088", "name": "S5CR - stream x configuration\n          register", "start": 1073897608, "size": 4, "end": 1073897612, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S5NDTR - stream x number of data\n          register@0x4002608c", "name": "S5NDTR - stream x number of data\n          register", "start": 1073897612, "size": 4, "end": 1073897616, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S5PAR - stream x peripheral address\n          register@0x40026090", "name": "S5PAR - stream x peripheral address\n          register", "start": 1073897616, "size": 4, "end": 1073897620, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S5M0AR - stream x memory 0 address\n          register@0x40026094", "name": "S5M0AR - stream x memory 0 address\n          register", "start": 1073897620, "size": 4, "end": 1073897624, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S5M1AR - stream x memory 1 address\n          register@0x40026098", "name": "S5M1AR - stream x memory 1 address\n          register", "start": 1073897624, "size": 4, "end": 1073897628, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S5FCR - stream x FIFO control register@0x4002609c", "name": "S5FCR - stream x FIFO control register", "start": 1073897628, "size": 4, "end": 1073897632, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S6CR - stream x configuration\n          register@0x400260a0", "name": "S6CR - stream x configuration\n          register", "start": 1073897632, "size": 4, "end": 1073897636, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S6NDTR - stream x number of data\n          register@0x400260a4", "name": "S6NDTR - stream x number of data\n          register", "start": 1073897636, "size": 4, "end": 1073897640, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S6PAR - stream x peripheral address\n          register@0x400260a8", "name": "S6PAR - stream x peripheral address\n          register", "start": 1073897640, "size": 4, "end": 1073897644, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S6M0AR - stream x memory 0 address\n          register@0x400260ac", "name": "S6M0AR - stream x memory 0 address\n          register", "start": 1073897644, "size": 4, "end": 1073897648, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S6M1AR - stream x memory 1 address\n          register@0x400260b0", "name": "S6M1AR - stream x memory 1 address\n          register", "start": 1073897648, "size": 4, "end": 1073897652, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S6FCR - stream x FIFO control register@0x400260b4", "name": "S6FCR - stream x FIFO control register", "start": 1073897652, "size": 4, "end": 1073897656, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S7CR - stream x configuration\n          register@0x400260b8", "name": "S7CR - stream x configuration\n          register", "start": 1073897656, "size": 4, "end": 1073897660, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S7NDTR - stream x number of data\n          register@0x400260bc", "name": "S7NDTR - stream x number of data\n          register", "start": 1073897660, "size": 4, "end": 1073897664, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S7PAR - stream x peripheral address\n          register@0x400260c0", "name": "S7PAR - stream x peripheral address\n          register", "start": 1073897664, "size": 4, "end": 1073897668, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S7M0AR - stream x memory 0 address\n          register@0x400260c4", "name": "S7M0AR - stream x memory 0 address\n          register", "start": 1073897668, "size": 4, "end": 1073897672, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S7M1AR - stream x memory 1 address\n          register@0x400260c8", "name": "S7M1AR - stream x memory 1 address\n          register", "start": 1073897672, "size": 4, "end": 1073897676, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000/S7FCR - stream x FIFO control register@0x400260cc", "name": "S7FCR - stream x FIFO control register", "start": 1073897676, "size": 4, "end": 1073897680, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA1@0x40026000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400", "name": "DMA2", "start": 1073898496, "size": 1024, "end": 1073899520, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/LISR - low interrupt status register@0x40026400", "name": "LISR - low interrupt status register", "start": 1073898496, "size": 4, "end": 1073898500, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/HISR - high interrupt status register@0x40026404", "name": "HISR - high interrupt status register", "start": 1073898500, "size": 4, "end": 1073898504, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/LIFCR - low interrupt flag clear\n          register@0x40026408", "name": "LIFCR - low interrupt flag clear\n          register", "start": 1073898504, "size": 4, "end": 1073898508, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/HIFCR - high interrupt flag clear\n          register@0x4002640c", "name": "HIFCR - high interrupt flag clear\n          register", "start": 1073898508, "size": 4, "end": 1073898512, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S0CR - stream x configuration\n          register@0x40026410", "name": "S0CR - stream x configuration\n          register", "start": 1073898512, "size": 4, "end": 1073898516, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S0NDTR - stream x number of data\n          register@0x40026414", "name": "S0NDTR - stream x number of data\n          register", "start": 1073898516, "size": 4, "end": 1073898520, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S0PAR - stream x peripheral address\n          register@0x40026418", "name": "S0PAR - stream x peripheral address\n          register", "start": 1073898520, "size": 4, "end": 1073898524, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S0M0AR - stream x memory 0 address\n          register@0x4002641c", "name": "S0M0AR - stream x memory 0 address\n          register", "start": 1073898524, "size": 4, "end": 1073898528, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S0M1AR - stream x memory 1 address\n          register@0x40026420", "name": "S0M1AR - stream x memory 1 address\n          register", "start": 1073898528, "size": 4, "end": 1073898532, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S0FCR - stream x FIFO control register@0x40026424", "name": "S0FCR - stream x FIFO control register", "start": 1073898532, "size": 4, "end": 1073898536, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S1CR - stream x configuration\n          register@0x40026428", "name": "S1CR - stream x configuration\n          register", "start": 1073898536, "size": 4, "end": 1073898540, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S1NDTR - stream x number of data\n          register@0x4002642c", "name": "S1NDTR - stream x number of data\n          register", "start": 1073898540, "size": 4, "end": 1073898544, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S1PAR - stream x peripheral address\n          register@0x40026430", "name": "S1PAR - stream x peripheral address\n          register", "start": 1073898544, "size": 4, "end": 1073898548, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S1M0AR - stream x memory 0 address\n          register@0x40026434", "name": "S1M0AR - stream x memory 0 address\n          register", "start": 1073898548, "size": 4, "end": 1073898552, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S1M1AR - stream x memory 1 address\n          register@0x40026438", "name": "S1M1AR - stream x memory 1 address\n          register", "start": 1073898552, "size": 4, "end": 1073898556, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S1FCR - stream x FIFO control register@0x4002643c", "name": "S1FCR - stream x FIFO control register", "start": 1073898556, "size": 4, "end": 1073898560, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S2CR - stream x configuration\n          register@0x40026440", "name": "S2CR - stream x configuration\n          register", "start": 1073898560, "size": 4, "end": 1073898564, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S2NDTR - stream x number of data\n          register@0x40026444", "name": "S2NDTR - stream x number of data\n          register", "start": 1073898564, "size": 4, "end": 1073898568, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S2PAR - stream x peripheral address\n          register@0x40026448", "name": "S2PAR - stream x peripheral address\n          register", "start": 1073898568, "size": 4, "end": 1073898572, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S2M0AR - stream x memory 0 address\n          register@0x4002644c", "name": "S2M0AR - stream x memory 0 address\n          register", "start": 1073898572, "size": 4, "end": 1073898576, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S2M1AR - stream x memory 1 address\n          register@0x40026450", "name": "S2M1AR - stream x memory 1 address\n          register", "start": 1073898576, "size": 4, "end": 1073898580, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S2FCR - stream x FIFO control register@0x40026454", "name": "S2FCR - stream x FIFO control register", "start": 1073898580, "size": 4, "end": 1073898584, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S3CR - stream x configuration\n          register@0x40026458", "name": "S3CR - stream x configuration\n          register", "start": 1073898584, "size": 4, "end": 1073898588, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S3NDTR - stream x number of data\n          register@0x4002645c", "name": "S3NDTR - stream x number of data\n          register", "start": 1073898588, "size": 4, "end": 1073898592, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S3PAR - stream x peripheral address\n          register@0x40026460", "name": "S3PAR - stream x peripheral address\n          register", "start": 1073898592, "size": 4, "end": 1073898596, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S3M0AR - stream x memory 0 address\n          register@0x40026464", "name": "S3M0AR - stream x memory 0 address\n          register", "start": 1073898596, "size": 4, "end": 1073898600, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S3M1AR - stream x memory 1 address\n          register@0x40026468", "name": "S3M1AR - stream x memory 1 address\n          register", "start": 1073898600, "size": 4, "end": 1073898604, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S3FCR - stream x FIFO control register@0x4002646c", "name": "S3FCR - stream x FIFO control register", "start": 1073898604, "size": 4, "end": 1073898608, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S4CR - stream x configuration\n          register@0x40026470", "name": "S4CR - stream x configuration\n          register", "start": 1073898608, "size": 4, "end": 1073898612, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S4NDTR - stream x number of data\n          register@0x40026474", "name": "S4NDTR - stream x number of data\n          register", "start": 1073898612, "size": 4, "end": 1073898616, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S4PAR - stream x peripheral address\n          register@0x40026478", "name": "S4PAR - stream x peripheral address\n          register", "start": 1073898616, "size": 4, "end": 1073898620, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S4M0AR - stream x memory 0 address\n          register@0x4002647c", "name": "S4M0AR - stream x memory 0 address\n          register", "start": 1073898620, "size": 4, "end": 1073898624, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S4M1AR - stream x memory 1 address\n          register@0x40026480", "name": "S4M1AR - stream x memory 1 address\n          register", "start": 1073898624, "size": 4, "end": 1073898628, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S4FCR - stream x FIFO control register@0x40026484", "name": "S4FCR - stream x FIFO control register", "start": 1073898628, "size": 4, "end": 1073898632, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S5CR - stream x configuration\n          register@0x40026488", "name": "S5CR - stream x configuration\n          register", "start": 1073898632, "size": 4, "end": 1073898636, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S5NDTR - stream x number of data\n          register@0x4002648c", "name": "S5NDTR - stream x number of data\n          register", "start": 1073898636, "size": 4, "end": 1073898640, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S5PAR - stream x peripheral address\n          register@0x40026490", "name": "S5PAR - stream x peripheral address\n          register", "start": 1073898640, "size": 4, "end": 1073898644, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S5M0AR - stream x memory 0 address\n          register@0x40026494", "name": "S5M0AR - stream x memory 0 address\n          register", "start": 1073898644, "size": 4, "end": 1073898648, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S5M1AR - stream x memory 1 address\n          register@0x40026498", "name": "S5M1AR - stream x memory 1 address\n          register", "start": 1073898648, "size": 4, "end": 1073898652, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S5FCR - stream x FIFO control register@0x4002649c", "name": "S5FCR - stream x FIFO control register", "start": 1073898652, "size": 4, "end": 1073898656, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S6CR - stream x configuration\n          register@0x400264a0", "name": "S6CR - stream x configuration\n          register", "start": 1073898656, "size": 4, "end": 1073898660, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S6NDTR - stream x number of data\n          register@0x400264a4", "name": "S6NDTR - stream x number of data\n          register", "start": 1073898660, "size": 4, "end": 1073898664, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S6PAR - stream x peripheral address\n          register@0x400264a8", "name": "S6PAR - stream x peripheral address\n          register", "start": 1073898664, "size": 4, "end": 1073898668, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S6M0AR - stream x memory 0 address\n          register@0x400264ac", "name": "S6M0AR - stream x memory 0 address\n          register", "start": 1073898668, "size": 4, "end": 1073898672, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S6M1AR - stream x memory 1 address\n          register@0x400264b0", "name": "S6M1AR - stream x memory 1 address\n          register", "start": 1073898672, "size": 4, "end": 1073898676, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S6FCR - stream x FIFO control register@0x400264b4", "name": "S6FCR - stream x FIFO control register", "start": 1073898676, "size": 4, "end": 1073898680, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S7CR - stream x configuration\n          register@0x400264b8", "name": "S7CR - stream x configuration\n          register", "start": 1073898680, "size": 4, "end": 1073898684, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S7NDTR - stream x number of data\n          register@0x400264bc", "name": "S7NDTR - stream x number of data\n          register", "start": 1073898684, "size": 4, "end": 1073898688, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S7PAR - stream x peripheral address\n          register@0x400264c0", "name": "S7PAR - stream x peripheral address\n          register", "start": 1073898688, "size": 4, "end": 1073898692, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S7M0AR - stream x memory 0 address\n          register@0x400264c4", "name": "S7M0AR - stream x memory 0 address\n          register", "start": 1073898692, "size": 4, "end": 1073898696, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S7M1AR - stream x memory 1 address\n          register@0x400264c8", "name": "S7M1AR - stream x memory 1 address\n          register", "start": 1073898696, "size": 4, "end": 1073898700, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400/S7FCR - stream x FIFO control register@0x400264cc", "name": "S7FCR - stream x FIFO control register", "start": 1073898700, "size": 4, "end": 1073898704, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/DMA2@0x40026400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000", "name": "Ethernet MAC", "start": 1073905664, "size": 8192, "end": 1073913856, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACCR - Ethernet MAC configuration\n          register@0x40028000", "name": "MACCR - Ethernet MAC configuration\n          register", "start": 1073905664, "size": 4, "end": 1073905668, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACFFR - Ethernet MAC frame filter\n          register@0x40028004", "name": "MACFFR - Ethernet MAC frame filter\n          register", "start": 1073905668, "size": 4, "end": 1073905672, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACHTHR - Ethernet MAC hash table high\n          register@0x40028008", "name": "MACHTHR - Ethernet MAC hash table high\n          register", "start": 1073905672, "size": 4, "end": 1073905676, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACHTLR - Ethernet MAC hash table low\n          register@0x4002800c", "name": "MACHTLR - Ethernet MAC hash table low\n          register", "start": 1073905676, "size": 4, "end": 1073905680, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACMIIAR - Ethernet MAC MII address\n          register@0x40028010", "name": "MACMIIAR - Ethernet MAC MII address\n          register", "start": 1073905680, "size": 4, "end": 1073905684, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACMIIDR - Ethernet MAC MII data register@0x40028014", "name": "MACMIIDR - Ethernet MAC MII data register", "start": 1073905684, "size": 4, "end": 1073905688, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACFCR - Ethernet MAC flow control\n          register@0x40028018", "name": "MACFCR - Ethernet MAC flow control\n          register", "start": 1073905688, "size": 4, "end": 1073905692, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACVLANTR - Ethernet MAC VLAN tag register@0x4002801c", "name": "MACVLANTR - Ethernet MAC VLAN tag register", "start": 1073905692, "size": 4, "end": 1073905696, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACPMTCSR - Ethernet MAC PMT control and status\n          register@0x4002802c", "name": "MACPMTCSR - Ethernet MAC PMT control and status\n          register", "start": 1073905708, "size": 4, "end": 1073905712, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACDBGR - Ethernet MAC debug register@0x40028034", "name": "MACDBGR - Ethernet MAC debug register", "start": 1073905716, "size": 4, "end": 1073905720, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACSR - Ethernet MAC interrupt status\n          register@0x40028038", "name": "MACSR - Ethernet MAC interrupt status\n          register", "start": 1073905720, "size": 4, "end": 1073905724, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACIMR - Ethernet MAC interrupt mask\n          register@0x4002803c", "name": "MACIMR - Ethernet MAC interrupt mask\n          register", "start": 1073905724, "size": 4, "end": 1073905728, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACA0HR - Ethernet MAC address 0 high\n          register@0x40028040", "name": "MACA0HR - Ethernet MAC address 0 high\n          register", "start": 1073905728, "size": 4, "end": 1073905732, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACA0LR - Ethernet MAC address 0 low\n          register@0x40028044", "name": "MACA0LR - Ethernet MAC address 0 low\n          register", "start": 1073905732, "size": 4, "end": 1073905736, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACA1HR - Ethernet MAC address 1 high\n          register@0x40028048", "name": "MACA1HR - Ethernet MAC address 1 high\n          register", "start": 1073905736, "size": 4, "end": 1073905740, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACA1LR - Ethernet MAC address1 low\n          register@0x4002804c", "name": "MACA1LR - Ethernet MAC address1 low\n          register", "start": 1073905740, "size": 4, "end": 1073905744, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACA2HR - Ethernet MAC address 2 high\n          register@0x40028050", "name": "MACA2HR - Ethernet MAC address 2 high\n          register", "start": 1073905744, "size": 4, "end": 1073905748, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACA2LR - Ethernet MAC address 2 low\n          register@0x40028054", "name": "MACA2LR - Ethernet MAC address 2 low\n          register", "start": 1073905748, "size": 4, "end": 1073905752, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACA3HR - Ethernet MAC address 3 high\n          register@0x40028058", "name": "MACA3HR - Ethernet MAC address 3 high\n          register", "start": 1073905752, "size": 4, "end": 1073905756, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000/MACA3LR - Ethernet MAC address 3 low\n          register@0x4002805c", "name": "MACA3LR - Ethernet MAC address 3 low\n          register", "start": 1073905756, "size": 4, "end": 1073905760, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/Ethernet MAC@0x40028000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000", "name": "USB OTG HS (global)", "start": 1074003968, "size": 262144, "end": 1074266112, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_GOTGCTL - OTG_HS control and status\n          register@0x40040000", "name": "OTG_HS_GOTGCTL - OTG_HS control and status\n          register", "start": 1074003968, "size": 4, "end": 1074003972, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_GOTGINT - OTG_HS interrupt register@0x40040004", "name": "OTG_HS_GOTGINT - OTG_HS interrupt register", "start": 1074003972, "size": 4, "end": 1074003976, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_GAHBCFG - OTG_HS AHB configuration\n          register@0x40040008", "name": "OTG_HS_GAHBCFG - OTG_HS AHB configuration\n          register", "start": 1074003976, "size": 4, "end": 1074003980, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_GUSBCFG - OTG_HS USB configuration\n          register@0x4004000c", "name": "OTG_HS_GUSBCFG - OTG_HS USB configuration\n          register", "start": 1074003980, "size": 4, "end": 1074003984, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_GRSTCTL - OTG_HS reset register@0x40040010", "name": "OTG_HS_GRSTCTL - OTG_HS reset register", "start": 1074003984, "size": 4, "end": 1074003988, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_GINTSTS - OTG_HS core interrupt register@0x40040014", "name": "OTG_HS_GINTSTS - OTG_HS core interrupt register", "start": 1074003988, "size": 4, "end": 1074003992, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_GINTMSK - OTG_HS interrupt mask register@0x40040018", "name": "OTG_HS_GINTMSK - OTG_HS interrupt mask register", "start": 1074003992, "size": 4, "end": 1074003996, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_GRXSTSR (Host/Device) - OTG_HS Receive status debug read register (host mode) / OTG_HS Receive status debug read register (peripheral mode mode)@0x4004001c", "name": "OTG_HS_GRXSTSR (Host/Device) - OTG_HS Receive status debug read register (host mode) / OTG_HS Receive status debug read register (peripheral mode mode)", "start": 1074003996, "size": 4, "end": 1074004000, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_GRXSTSP (Host/Device) - OTG_HS status read and pop register (host mode) / OTG_HS status read and pop register (peripheral mode)@0x40040020", "name": "OTG_HS_GRXSTSP (Host/Device) - OTG_HS status read and pop register (host mode) / OTG_HS status read and pop register (peripheral mode)", "start": 1074004000, "size": 4, "end": 1074004004, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_GRXFSIZ - OTG_HS Receive FIFO size\n          register@0x40040024", "name": "OTG_HS_GRXFSIZ - OTG_HS Receive FIFO size\n          register", "start": 1074004004, "size": 4, "end": 1074004008, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS (GNPTXFSIZ_Host/TX0FSIZ_Device) - OTG_HS nonperiodic transmit FIFO size register (host mode) / Endpoint 0 transmit FIFO size (peripheral mode)@0x40040028", "name": "OTG_HS (GNPTXFSIZ_Host/TX0FSIZ_Device) - OTG_HS nonperiodic transmit FIFO size register (host mode) / Endpoint 0 transmit FIFO size (peripheral mode)", "start": 1074004008, "size": 4, "end": 1074004012, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_GNPTXSTS - OTG_HS nonperiodic transmit FIFO/queue\n          status register@0x4004002c", "name": "OTG_HS_GNPTXSTS - OTG_HS nonperiodic transmit FIFO/queue\n          status register", "start": 1074004012, "size": 4, "end": 1074004016, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_GCCFG - OTG_HS general core configuration\n          register@0x40040038", "name": "OTG_HS_GCCFG - OTG_HS general core configuration\n          register", "start": 1074004024, "size": 4, "end": 1074004028, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_CID - OTG_HS core ID register@0x4004003c", "name": "OTG_HS_CID - OTG_HS core ID register", "start": 1074004028, "size": 4, "end": 1074004032, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_HPTXFSIZ - OTG_HS Host periodic transmit FIFO size\n          register@0x40040100", "name": "OTG_HS_HPTXFSIZ - OTG_HS Host periodic transmit FIFO size\n          register", "start": 1074004224, "size": 4, "end": 1074004228, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_DIEPTXF1 - OTG_HS device IN endpoint transmit FIFO size\n          register@0x40040104", "name": "OTG_HS_DIEPTXF1 - OTG_HS device IN endpoint transmit FIFO size\n          register", "start": 1074004228, "size": 4, "end": 1074004232, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_DIEPTXF2 - OTG_HS device IN endpoint transmit FIFO size\n          register@0x40040108", "name": "OTG_HS_DIEPTXF2 - OTG_HS device IN endpoint transmit FIFO size\n          register", "start": 1074004232, "size": 4, "end": 1074004236, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_DIEPTXF3 - OTG_HS device IN endpoint transmit FIFO size\n          register@0x4004011c", "name": "OTG_HS_DIEPTXF3 - OTG_HS device IN endpoint transmit FIFO size\n          register", "start": 1074004252, "size": 4, "end": 1074004256, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_DIEPTXF4 - OTG_HS device IN endpoint transmit FIFO size\n          register@0x40040120", "name": "OTG_HS_DIEPTXF4 - OTG_HS device IN endpoint transmit FIFO size\n          register", "start": 1074004256, "size": 4, "end": 1074004260, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_DIEPTXF5 - OTG_HS device IN endpoint transmit FIFO size\n          register@0x40040124", "name": "OTG_HS_DIEPTXF5 - OTG_HS device IN endpoint transmit FIFO size\n          register", "start": 1074004260, "size": 4, "end": 1074004264, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_DIEPTXF6 - OTG_HS device IN endpoint transmit FIFO size\n          register@0x40040128", "name": "OTG_HS_DIEPTXF6 - OTG_HS device IN endpoint transmit FIFO size\n          register", "start": 1074004264, "size": 4, "end": 1074004268, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000/OTG_HS_DIEPTXF7 - OTG_HS device IN endpoint transmit FIFO size\n          register@0x4004012c", "name": "OTG_HS_DIEPTXF7 - OTG_HS device IN endpoint transmit FIFO size\n          register", "start": 1074004268, "size": 4, "end": 1074004272, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB1 Peripherals@0x40020000/USB OTG HS (global)@0x40040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000", "name": "AHB2 Peripherals", "start": 1342177280, "size": 268435456, "end": 1610612736, "depth": 2, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000", "name": "USB OTG FS (global)", "start": 1342177280, "size": 262144, "end": 1342439424, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_GOTGCTL - OTG_FS control and status register\n          (OTG_FS_GOTGCTL)@0x50000000", "name": "FS_GOTGCTL - OTG_FS control and status register\n          (OTG_FS_GOTGCTL)", "start": 1342177280, "size": 4, "end": 1342177284, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_GOTGINT - OTG_FS interrupt register\n          (OTG_FS_GOTGINT)@0x50000004", "name": "FS_GOTGINT - OTG_FS interrupt register\n          (OTG_FS_GOTGINT)", "start": 1342177284, "size": 4, "end": 1342177288, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_GAHBCFG - OTG_FS AHB configuration register\n          (OTG_FS_GAHBCFG)@0x50000008", "name": "FS_GAHBCFG - OTG_FS AHB configuration register\n          (OTG_FS_GAHBCFG)", "start": 1342177288, "size": 4, "end": 1342177292, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_GUSBCFG - OTG_FS USB configuration register\n          (OTG_FS_GUSBCFG)@0x5000000c", "name": "FS_GUSBCFG - OTG_FS USB configuration register\n          (OTG_FS_GUSBCFG)", "start": 1342177292, "size": 4, "end": 1342177296, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_GRSTCTL - OTG_FS reset register\n          (OTG_FS_GRSTCTL)@0x50000010", "name": "FS_GRSTCTL - OTG_FS reset register\n          (OTG_FS_GRSTCTL)", "start": 1342177296, "size": 4, "end": 1342177300, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_GINTSTS - OTG_FS core interrupt register\n          (OTG_FS_GINTSTS)@0x50000014", "name": "FS_GINTSTS - OTG_FS core interrupt register\n          (OTG_FS_GINTSTS)", "start": 1342177300, "size": 4, "end": 1342177304, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_GINTMSK - OTG_FS interrupt mask register\n          (OTG_FS_GINTMSK)@0x50000018", "name": "FS_GINTMSK - OTG_FS interrupt mask register\n          (OTG_FS_GINTMSK)", "start": 1342177304, "size": 4, "end": 1342177308, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_GRXSTSR (Device/Host) - OTG_FS Receive status debug read(Device mode) / OTG_FS Receive status debug read(Host mode)@0x5000001c", "name": "FS_GRXSTSR (Device/Host) - OTG_FS Receive status debug read(Device mode) / OTG_FS Receive status debug read(Host mode)", "start": 1342177308, "size": 4, "end": 1342177312, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_GRXFSIZ - OTG_FS Receive FIFO size register\n          (OTG_FS_GRXFSIZ)@0x50000024", "name": "FS_GRXFSIZ - OTG_FS Receive FIFO size register\n          (OTG_FS_GRXFSIZ)", "start": 1342177316, "size": 4, "end": 1342177320, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_GNPTXFSIZ (Device/Host) - OTG_FS non-periodic transmit FIFO size register (Device mode) / OTG_FS non-periodic transmit FIFO size register (Host mode)@0x50000028", "name": "FS_GNPTXFSIZ (Device/Host) - OTG_FS non-periodic transmit FIFO size register (Device mode) / OTG_FS non-periodic transmit FIFO size register (Host mode)", "start": 1342177320, "size": 4, "end": 1342177324, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_GNPTXSTS - OTG_FS non-periodic transmit FIFO/queue\n          status register (OTG_FS_GNPTXSTS)@0x5000002c", "name": "FS_GNPTXSTS - OTG_FS non-periodic transmit FIFO/queue\n          status register (OTG_FS_GNPTXSTS)", "start": 1342177324, "size": 4, "end": 1342177328, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_GCCFG - OTG_FS general core configuration register\n          (OTG_FS_GCCFG)@0x50000038", "name": "FS_GCCFG - OTG_FS general core configuration register\n          (OTG_FS_GCCFG)", "start": 1342177336, "size": 4, "end": 1342177340, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_CID - core ID register@0x5000003c", "name": "FS_CID - core ID register", "start": 1342177340, "size": 4, "end": 1342177344, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_HPTXFSIZ - OTG_FS Host periodic transmit FIFO size\n          register (OTG_FS_HPTXFSIZ)@0x50000100", "name": "FS_HPTXFSIZ - OTG_FS Host periodic transmit FIFO size\n          register (OTG_FS_HPTXFSIZ)", "start": 1342177536, "size": 4, "end": 1342177540, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_DIEPTXF1 - OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF2)@0x50000104", "name": "FS_DIEPTXF1 - OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF2)", "start": 1342177540, "size": 4, "end": 1342177544, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_DIEPTXF2 - OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF3)@0x50000108", "name": "FS_DIEPTXF2 - OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF3)", "start": 1342177544, "size": 4, "end": 1342177548, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000/FS_DIEPTXF3 - OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF4)@0x5000010c", "name": "FS_DIEPTXF3 - OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF4)", "start": 1342177548, "size": 4, "end": 1342177552, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/USB OTG FS (global)@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000", "name": "DCMI (variant-dependent)", "start": 1342504960, "size": 1024, "end": 1342505984, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000/CR - control register 1@0x50050000", "name": "CR - control register 1", "start": 1342504960, "size": 4, "end": 1342504964, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000/SR - status register@0x50050004", "name": "SR - status register", "start": 1342504964, "size": 4, "end": 1342504968, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000/RIS - raw interrupt status register@0x50050008", "name": "RIS - raw interrupt status register", "start": 1342504968, "size": 4, "end": 1342504972, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000/IER - interrupt enable register@0x5005000c", "name": "IER - interrupt enable register", "start": 1342504972, "size": 4, "end": 1342504976, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000/MIS - masked interrupt status\n          register@0x50050010", "name": "MIS - masked interrupt status\n          register", "start": 1342504976, "size": 4, "end": 1342504980, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000/ICR - interrupt clear register@0x50050014", "name": "ICR - interrupt clear register", "start": 1342504980, "size": 4, "end": 1342504984, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000/ESCR - embedded synchronization code\n          register@0x50050018", "name": "ESCR - embedded synchronization code\n          register", "start": 1342504984, "size": 4, "end": 1342504988, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000/ESUR - embedded synchronization unmask\n          register@0x5005001c", "name": "ESUR - embedded synchronization unmask\n          register", "start": 1342504988, "size": 4, "end": 1342504992, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000/CWSTRT - crop window start@0x50050020", "name": "CWSTRT - crop window start", "start": 1342504992, "size": 4, "end": 1342504996, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000/CWSIZE - crop window size@0x50050024", "name": "CWSIZE - crop window size", "start": 1342504996, "size": 4, "end": 1342505000, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000/DR - data register@0x50050028", "name": "DR - data register", "start": 1342505000, "size": 4, "end": 1342505004, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/DCMI (variant-dependent)@0x50050000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000", "name": "CRYP (variant-dependent)", "start": 1342570496, "size": 1024, "end": 1342571520, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CR - control register@0x50060000", "name": "CR - control register", "start": 1342570496, "size": 4, "end": 1342570500, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/SR - status register@0x50060004", "name": "SR - status register", "start": 1342570500, "size": 4, "end": 1342570504, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/DIN - data input register@0x50060008", "name": "DIN - data input register", "start": 1342570504, "size": 4, "end": 1342570508, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/DOUT - data output register@0x5006000c", "name": "DOUT - data output register", "start": 1342570508, "size": 4, "end": 1342570512, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/DMACR - DMA control register@0x50060010", "name": "DMACR - DMA control register", "start": 1342570512, "size": 4, "end": 1342570516, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/IMSCR - interrupt mask set/clear\n          register@0x50060014", "name": "IMSCR - interrupt mask set/clear\n          register", "start": 1342570516, "size": 4, "end": 1342570520, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/RISR - raw interrupt status register@0x50060018", "name": "RISR - raw interrupt status register", "start": 1342570520, "size": 4, "end": 1342570524, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/MISR - masked interrupt status\n          register@0x5006001c", "name": "MISR - masked interrupt status\n          register", "start": 1342570524, "size": 4, "end": 1342570528, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/K0LR - key registers@0x50060020", "name": "K0LR - key registers", "start": 1342570528, "size": 4, "end": 1342570532, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/K0RR - key registers@0x50060024", "name": "K0RR - key registers", "start": 1342570532, "size": 4, "end": 1342570536, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/K1LR - key registers@0x50060028", "name": "K1LR - key registers", "start": 1342570536, "size": 4, "end": 1342570540, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/K1RR - key registers@0x5006002c", "name": "K1RR - key registers", "start": 1342570540, "size": 4, "end": 1342570544, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/K2LR - key registers@0x50060030", "name": "K2LR - key registers", "start": 1342570544, "size": 4, "end": 1342570548, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/K2RR - key registers@0x50060034", "name": "K2RR - key registers", "start": 1342570548, "size": 4, "end": 1342570552, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/K3LR - key registers@0x50060038", "name": "K3LR - key registers", "start": 1342570552, "size": 4, "end": 1342570556, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/K3RR - key registers@0x5006003c", "name": "K3RR - key registers", "start": 1342570556, "size": 4, "end": 1342570560, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/IV0LR - initialization vector\n          registers@0x50060040", "name": "IV0LR - initialization vector\n          registers", "start": 1342570560, "size": 4, "end": 1342570564, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/IV0RR - initialization vector\n          registers@0x50060044", "name": "IV0RR - initialization vector\n          registers", "start": 1342570564, "size": 4, "end": 1342570568, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/IV1LR - initialization vector\n          registers@0x50060048", "name": "IV1LR - initialization vector\n          registers", "start": 1342570568, "size": 4, "end": 1342570572, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/IV1RR - initialization vector\n          registers@0x5006004c", "name": "IV1RR - initialization vector\n          registers", "start": 1342570572, "size": 4, "end": 1342570576, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCMCCM0R - context swap register@0x50060050", "name": "CSGCMCCM0R - context swap register", "start": 1342570576, "size": 4, "end": 1342570580, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCMCCM1R - context swap register@0x50060054", "name": "CSGCMCCM1R - context swap register", "start": 1342570580, "size": 4, "end": 1342570584, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCMCCM2R - context swap register@0x50060058", "name": "CSGCMCCM2R - context swap register", "start": 1342570584, "size": 4, "end": 1342570588, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCMCCM3R - context swap register@0x5006005c", "name": "CSGCMCCM3R - context swap register", "start": 1342570588, "size": 4, "end": 1342570592, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCMCCM4R - context swap register@0x50060060", "name": "CSGCMCCM4R - context swap register", "start": 1342570592, "size": 4, "end": 1342570596, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCMCCM5R - context swap register@0x50060064", "name": "CSGCMCCM5R - context swap register", "start": 1342570596, "size": 4, "end": 1342570600, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCMCCM6R - context swap register@0x50060068", "name": "CSGCMCCM6R - context swap register", "start": 1342570600, "size": 4, "end": 1342570604, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCMCCM7R - context swap register@0x5006006c", "name": "CSGCMCCM7R - context swap register", "start": 1342570604, "size": 4, "end": 1342570608, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCM0R - context swap register@0x50060070", "name": "CSGCM0R - context swap register", "start": 1342570608, "size": 4, "end": 1342570612, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCM1R - context swap register@0x50060074", "name": "CSGCM1R - context swap register", "start": 1342570612, "size": 4, "end": 1342570616, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCM2R - context swap register@0x50060078", "name": "CSGCM2R - context swap register", "start": 1342570616, "size": 4, "end": 1342570620, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCM3R - context swap register@0x5006007c", "name": "CSGCM3R - context swap register", "start": 1342570620, "size": 4, "end": 1342570624, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCM4R - context swap register@0x50060080", "name": "CSGCM4R - context swap register", "start": 1342570624, "size": 4, "end": 1342570628, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCM5R - context swap register@0x50060084", "name": "CSGCM5R - context swap register", "start": 1342570628, "size": 4, "end": 1342570632, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCM6R - context swap register@0x50060088", "name": "CSGCM6R - context swap register", "start": 1342570632, "size": 4, "end": 1342570636, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000/CSGCM7R - context swap register@0x5006008c", "name": "CSGCM7R - context swap register", "start": 1342570636, "size": 4, "end": 1342570640, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/CRYP (variant-dependent)@0x50060000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400", "name": "HASH (variant-dependent)", "start": 1342571520, "size": 1024, "end": 1342572544, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CR - control register@0x50060400", "name": "CR - control register", "start": 1342571520, "size": 4, "end": 1342571524, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/DIN - data input register@0x50060404", "name": "DIN - data input register", "start": 1342571524, "size": 4, "end": 1342571528, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/STR - start register@0x50060408", "name": "STR - start register", "start": 1342571528, "size": 4, "end": 1342571532, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HR0 - digest registers@0x5006040c", "name": "HR0 - digest registers", "start": 1342571532, "size": 4, "end": 1342571536, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HR1 - digest registers@0x50060410", "name": "HR1 - digest registers", "start": 1342571536, "size": 4, "end": 1342571540, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HR2 - digest registers@0x50060414", "name": "HR2 - digest registers", "start": 1342571540, "size": 4, "end": 1342571544, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HR3 - digest registers@0x50060418", "name": "HR3 - digest registers", "start": 1342571544, "size": 4, "end": 1342571548, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HR4 - digest registers@0x5006041c", "name": "HR4 - digest registers", "start": 1342571548, "size": 4, "end": 1342571552, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/IMR - interrupt enable register@0x50060420", "name": "IMR - interrupt enable register", "start": 1342571552, "size": 4, "end": 1342571556, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/SR - status register@0x50060424", "name": "SR - status register", "start": 1342571556, "size": 4, "end": 1342571560, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR0 - context swap registers@0x500604f8", "name": "CSR0 - context swap registers", "start": 1342571768, "size": 4, "end": 1342571772, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR1 - context swap registers@0x500604fc", "name": "CSR1 - context swap registers", "start": 1342571772, "size": 4, "end": 1342571776, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR2 - context swap registers@0x50060500", "name": "CSR2 - context swap registers", "start": 1342571776, "size": 4, "end": 1342571780, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR3 - context swap registers@0x50060504", "name": "CSR3 - context swap registers", "start": 1342571780, "size": 4, "end": 1342571784, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR4 - context swap registers@0x50060508", "name": "CSR4 - context swap registers", "start": 1342571784, "size": 4, "end": 1342571788, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR5 - context swap registers@0x5006050c", "name": "CSR5 - context swap registers", "start": 1342571788, "size": 4, "end": 1342571792, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR6 - context swap registers@0x50060510", "name": "CSR6 - context swap registers", "start": 1342571792, "size": 4, "end": 1342571796, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR7 - context swap registers@0x50060514", "name": "CSR7 - context swap registers", "start": 1342571796, "size": 4, "end": 1342571800, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR8 - context swap registers@0x50060518", "name": "CSR8 - context swap registers", "start": 1342571800, "size": 4, "end": 1342571804, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR9 - context swap registers@0x5006051c", "name": "CSR9 - context swap registers", "start": 1342571804, "size": 4, "end": 1342571808, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR10 - context swap registers@0x50060520", "name": "CSR10 - context swap registers", "start": 1342571808, "size": 4, "end": 1342571812, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR11 - context swap registers@0x50060524", "name": "CSR11 - context swap registers", "start": 1342571812, "size": 4, "end": 1342571816, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR12 - context swap registers@0x50060528", "name": "CSR12 - context swap registers", "start": 1342571816, "size": 4, "end": 1342571820, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR13 - context swap registers@0x5006052c", "name": "CSR13 - context swap registers", "start": 1342571820, "size": 4, "end": 1342571824, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR14 - context swap registers@0x50060530", "name": "CSR14 - context swap registers", "start": 1342571824, "size": 4, "end": 1342571828, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR15 - context swap registers@0x50060534", "name": "CSR15 - context swap registers", "start": 1342571828, "size": 4, "end": 1342571832, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR16 - context swap registers@0x50060538", "name": "CSR16 - context swap registers", "start": 1342571832, "size": 4, "end": 1342571836, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR17 - context swap registers@0x5006053c", "name": "CSR17 - context swap registers", "start": 1342571836, "size": 4, "end": 1342571840, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR18 - context swap registers@0x50060540", "name": "CSR18 - context swap registers", "start": 1342571840, "size": 4, "end": 1342571844, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR19 - context swap registers@0x50060544", "name": "CSR19 - context swap registers", "start": 1342571844, "size": 4, "end": 1342571848, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR20 - context swap registers@0x50060548", "name": "CSR20 - context swap registers", "start": 1342571848, "size": 4, "end": 1342571852, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR21 - context swap registers@0x5006054c", "name": "CSR21 - context swap registers", "start": 1342571852, "size": 4, "end": 1342571856, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR22 - context swap registers@0x50060550", "name": "CSR22 - context swap registers", "start": 1342571856, "size": 4, "end": 1342571860, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR23 - context swap registers@0x50060554", "name": "CSR23 - context swap registers", "start": 1342571860, "size": 4, "end": 1342571864, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR24 - context swap registers@0x50060558", "name": "CSR24 - context swap registers", "start": 1342571864, "size": 4, "end": 1342571868, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR25 - context swap registers@0x5006055c", "name": "CSR25 - context swap registers", "start": 1342571868, "size": 4, "end": 1342571872, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR26 - context swap registers@0x50060560", "name": "CSR26 - context swap registers", "start": 1342571872, "size": 4, "end": 1342571876, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR27 - context swap registers@0x50060564", "name": "CSR27 - context swap registers", "start": 1342571876, "size": 4, "end": 1342571880, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR28 - context swap registers@0x50060568", "name": "CSR28 - context swap registers", "start": 1342571880, "size": 4, "end": 1342571884, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR29 - context swap registers@0x5006056c", "name": "CSR29 - context swap registers", "start": 1342571884, "size": 4, "end": 1342571888, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR30 - context swap registers@0x50060570", "name": "CSR30 - context swap registers", "start": 1342571888, "size": 4, "end": 1342571892, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR31 - context swap registers@0x50060574", "name": "CSR31 - context swap registers", "start": 1342571892, "size": 4, "end": 1342571896, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR32 - context swap registers@0x50060578", "name": "CSR32 - context swap registers", "start": 1342571896, "size": 4, "end": 1342571900, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR33 - context swap registers@0x5006057c", "name": "CSR33 - context swap registers", "start": 1342571900, "size": 4, "end": 1342571904, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR34 - context swap registers@0x50060580", "name": "CSR34 - context swap registers", "start": 1342571904, "size": 4, "end": 1342571908, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR35 - context swap registers@0x50060584", "name": "CSR35 - context swap registers", "start": 1342571908, "size": 4, "end": 1342571912, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR36 - context swap registers@0x50060588", "name": "CSR36 - context swap registers", "start": 1342571912, "size": 4, "end": 1342571916, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR37 - context swap registers@0x5006058c", "name": "CSR37 - context swap registers", "start": 1342571916, "size": 4, "end": 1342571920, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR38 - context swap registers@0x50060590", "name": "CSR38 - context swap registers", "start": 1342571920, "size": 4, "end": 1342571924, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR39 - context swap registers@0x50060594", "name": "CSR39 - context swap registers", "start": 1342571924, "size": 4, "end": 1342571928, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR40 - context swap registers@0x50060598", "name": "CSR40 - context swap registers", "start": 1342571928, "size": 4, "end": 1342571932, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR41 - context swap registers@0x5006059c", "name": "CSR41 - context swap registers", "start": 1342571932, "size": 4, "end": 1342571936, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR42 - context swap registers@0x500605a0", "name": "CSR42 - context swap registers", "start": 1342571936, "size": 4, "end": 1342571940, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR43 - context swap registers@0x500605a4", "name": "CSR43 - context swap registers", "start": 1342571940, "size": 4, "end": 1342571944, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR44 - context swap registers@0x500605a8", "name": "CSR44 - context swap registers", "start": 1342571944, "size": 4, "end": 1342571948, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR45 - context swap registers@0x500605ac", "name": "CSR45 - context swap registers", "start": 1342571948, "size": 4, "end": 1342571952, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR46 - context swap registers@0x500605b0", "name": "CSR46 - context swap registers", "start": 1342571952, "size": 4, "end": 1342571956, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR47 - context swap registers@0x500605b4", "name": "CSR47 - context swap registers", "start": 1342571956, "size": 4, "end": 1342571960, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR48 - context swap registers@0x500605b8", "name": "CSR48 - context swap registers", "start": 1342571960, "size": 4, "end": 1342571964, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR49 - context swap registers@0x500605bc", "name": "CSR49 - context swap registers", "start": 1342571964, "size": 4, "end": 1342571968, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR50 - context swap registers@0x500605c0", "name": "CSR50 - context swap registers", "start": 1342571968, "size": 4, "end": 1342571972, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR51 - context swap registers@0x500605c4", "name": "CSR51 - context swap registers", "start": 1342571972, "size": 4, "end": 1342571976, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR52 - context swap registers@0x500605c8", "name": "CSR52 - context swap registers", "start": 1342571976, "size": 4, "end": 1342571980, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/CSR53 - context swap registers@0x500605cc", "name": "CSR53 - context swap registers", "start": 1342571980, "size": 4, "end": 1342571984, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HASH_HR0 - HASH digest register@0x50060710", "name": "HASH_HR0 - HASH digest register", "start": 1342572304, "size": 4, "end": 1342572308, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HASH_HR1 - read-only@0x50060714", "name": "HASH_HR1 - read-only", "start": 1342572308, "size": 4, "end": 1342572312, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HASH_HR2 - read-only@0x50060718", "name": "HASH_HR2 - read-only", "start": 1342572312, "size": 4, "end": 1342572316, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HASH_HR3 - read-only@0x5006071c", "name": "HASH_HR3 - read-only", "start": 1342572316, "size": 4, "end": 1342572320, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HASH_HR4 - read-only@0x50060720", "name": "HASH_HR4 - read-only", "start": 1342572320, "size": 4, "end": 1342572324, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HASH_HR5 - read-only@0x50060724", "name": "HASH_HR5 - read-only", "start": 1342572324, "size": 4, "end": 1342572328, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HASH_HR6 - read-only@0x50060728", "name": "HASH_HR6 - read-only", "start": 1342572328, "size": 4, "end": 1342572332, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400/HASH_HR7 - read-only@0x5006072c", "name": "HASH_HR7 - read-only", "start": 1342572332, "size": 4, "end": 1342572336, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/HASH (variant-dependent)@0x50060400"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/RNG (variant-dependent)@0x50060800", "name": "RNG (variant-dependent)", "start": 1342572544, "size": 1024, "end": 1342573568, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/RNG (variant-dependent)@0x50060800/CR - control register@0x50060800", "name": "CR - control register", "start": 1342572544, "size": 4, "end": 1342572548, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/RNG (variant-dependent)@0x50060800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/RNG (variant-dependent)@0x50060800/SR - status register@0x50060804", "name": "SR - status register", "start": 1342572548, "size": 4, "end": 1342572552, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/RNG (variant-dependent)@0x50060800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/RNG (variant-dependent)@0x50060800/DR - data register@0x50060808", "name": "DR - data register", "start": 1342572552, "size": 4, "end": 1342572556, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/Peripherals@0x40000000/AHB2 Peripherals@0x50000000/RNG (variant-dependent)@0x50060800"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External RAM Region@0x60000000", "name": "External RAM Region", "start": 1610612736, "size": 1073741824, "end": 2684354560, "depth": 1, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000", "name": "External Devices Region", "start": 2684354560, "size": 1073741824, "end": 3758096384, "depth": 1, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000", "name": "FSMC / External Memory Controller", "start": 2684354560, "size": 268435456, "end": 2952790016, "depth": 2, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/BCR1 - SRAM/NOR-Flash chip-select control register\n          1@0xa0000000", "name": "BCR1 - SRAM/NOR-Flash chip-select control register\n          1", "start": 2684354560, "size": 4, "end": 2684354564, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/BTR1 - SRAM/NOR-Flash chip-select timing register\n          1@0xa0000004", "name": "BTR1 - SRAM/NOR-Flash chip-select timing register\n          1", "start": 2684354564, "size": 4, "end": 2684354568, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/BCR2 - SRAM/NOR-Flash chip-select control register\n          2@0xa0000008", "name": "BCR2 - SRAM/NOR-Flash chip-select control register\n          2", "start": 2684354568, "size": 4, "end": 2684354572, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/BTR2 - SRAM/NOR-Flash chip-select timing register\n          2@0xa000000c", "name": "BTR2 - SRAM/NOR-Flash chip-select timing register\n          2", "start": 2684354572, "size": 4, "end": 2684354576, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/BCR3 - SRAM/NOR-Flash chip-select control register\n          3@0xa0000010", "name": "BCR3 - SRAM/NOR-Flash chip-select control register\n          3", "start": 2684354576, "size": 4, "end": 2684354580, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/BTR3 - SRAM/NOR-Flash chip-select timing register\n          3@0xa0000014", "name": "BTR3 - SRAM/NOR-Flash chip-select timing register\n          3", "start": 2684354580, "size": 4, "end": 2684354584, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/BCR4 - SRAM/NOR-Flash chip-select control register\n          4@0xa0000018", "name": "BCR4 - SRAM/NOR-Flash chip-select control register\n          4", "start": 2684354584, "size": 4, "end": 2684354588, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/BTR4 - SRAM/NOR-Flash chip-select timing register\n          4@0xa000001c", "name": "BTR4 - SRAM/NOR-Flash chip-select timing register\n          4", "start": 2684354588, "size": 4, "end": 2684354592, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/PCR2 - PC Card/NAND Flash control register\n          2@0xa0000060", "name": "PCR2 - PC Card/NAND Flash control register\n          2", "start": 2684354656, "size": 4, "end": 2684354660, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/SR2 - FIFO status and interrupt register\n          2@0xa0000064", "name": "SR2 - FIFO status and interrupt register\n          2", "start": 2684354660, "size": 4, "end": 2684354664, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/PMEM2 - Common memory space timing register\n          2@0xa0000068", "name": "PMEM2 - Common memory space timing register\n          2", "start": 2684354664, "size": 4, "end": 2684354668, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/PATT2 - Attribute memory space timing register\n          2@0xa000006c", "name": "PATT2 - Attribute memory space timing register\n          2", "start": 2684354668, "size": 4, "end": 2684354672, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/ECCR2 - ECC result register 2@0xa0000074", "name": "ECCR2 - ECC result register 2", "start": 2684354676, "size": 4, "end": 2684354680, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/PCR3 - PC Card/NAND Flash control register\n          3@0xa0000080", "name": "PCR3 - PC Card/NAND Flash control register\n          3", "start": 2684354688, "size": 4, "end": 2684354692, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/SR3 - FIFO status and interrupt register\n          3@0xa0000084", "name": "SR3 - FIFO status and interrupt register\n          3", "start": 2684354692, "size": 4, "end": 2684354696, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/PMEM3 - Common memory space timing register\n          3@0xa0000088", "name": "PMEM3 - Common memory space timing register\n          3", "start": 2684354696, "size": 4, "end": 2684354700, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/PATT3 - Attribute memory space timing register\n          3@0xa000008c", "name": "PATT3 - Attribute memory space timing register\n          3", "start": 2684354700, "size": 4, "end": 2684354704, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/ECCR3 - ECC result register 3@0xa0000094", "name": "ECCR3 - ECC result register 3", "start": 2684354708, "size": 4, "end": 2684354712, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/PCR4 - PC Card/NAND Flash control register\n          4@0xa00000a0", "name": "PCR4 - PC Card/NAND Flash control register\n          4", "start": 2684354720, "size": 4, "end": 2684354724, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/SR4 - FIFO status and interrupt register\n          4@0xa00000a4", "name": "SR4 - FIFO status and interrupt register\n          4", "start": 2684354724, "size": 4, "end": 2684354728, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/PMEM4 - Common memory space timing register\n          4@0xa00000a8", "name": "PMEM4 - Common memory space timing register\n          4", "start": 2684354728, "size": 4, "end": 2684354732, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/PATT4 - Attribute memory space timing register\n          4@0xa00000ac", "name": "PATT4 - Attribute memory space timing register\n          4", "start": 2684354732, "size": 4, "end": 2684354736, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/PIO4 - I/O space timing register 4@0xa00000b0", "name": "PIO4 - I/O space timing register 4", "start": 2684354736, "size": 4, "end": 2684354740, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/BWTR1 / BWTR3 - SRAM/NOR-Flash write timing registers 1 / SRAM/NOR-Flash write timing registers 3@0xa0000104", "name": "BWTR1 / BWTR3 - SRAM/NOR-Flash write timing registers 1 / SRAM/NOR-Flash write timing registers 3", "start": 2684354820, "size": 4, "end": 2684354824, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/BWTR2 / BWTR4 - SRAM/NOR-Flash write timing registers 2 / SRAM/NOR-Flash write timing registers 4@0xa000010c", "name": "BWTR2 / BWTR4 - SRAM/NOR-Flash write timing registers 2 / SRAM/NOR-Flash write timing registers 4", "start": 2684354828, "size": 4, "end": 2684354832, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/SDCR1 - SDRAM Control Register 1@0xa0000140", "name": "SDCR1 - SDRAM Control Register 1", "start": 2684354880, "size": 4, "end": 2684354884, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/SDCR2 - SDRAM Control Register 2@0xa0000144", "name": "SDCR2 - SDRAM Control Register 2", "start": 2684354884, "size": 4, "end": 2684354888, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/SDTR1 - SDRAM Timing register 1@0xa0000148", "name": "SDTR1 - SDRAM Timing register 1", "start": 2684354888, "size": 4, "end": 2684354892, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/SDTR2 - SDRAM Timing register 2@0xa000014c", "name": "SDTR2 - SDRAM Timing register 2", "start": 2684354892, "size": 4, "end": 2684354896, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/SDCMR - SDRAM Command Mode register@0xa0000150", "name": "SDCMR - SDRAM Command Mode register", "start": 2684354896, "size": 4, "end": 2684354900, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/SDRTR - SDRAM Refresh Timer register@0xa0000154", "name": "SDRTR - SDRAM Refresh Timer register", "start": 2684354900, "size": 4, "end": 2684354904, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000/SDSR - SDRAM Status register@0xa0000158", "name": "SDSR - SDRAM Status register", "start": 2684354904, "size": 4, "end": 2684354908, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/External Devices Region@0xa0000000/FSMC / External Memory Controller@0xa0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000", "name": "PPB / Cortex-M4 Internal (System)", "start": 3758096384, "size": 536870912, "end": 4294967296, "depth": 1, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000", "name": "PPB (Private Peripheral Bus)", "start": 3758096384, "size": 1048576, "end": 3759144960, "depth": 2, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/ITM (Instrumentation Trace Macrocell)@0xe0000000", "name": "ITM (Instrumentation Trace Macrocell)", "start": 3758096384, "size": 4096, "end": 3758100480, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/ITM (Instrumentation Trace Macrocell)@0xe0000000/PORT[0] - Stimulus Port 0@0xe0000000", "name": "PORT[0] - Stimulus Port 0", "start": 3758096384, "size": 4, "end": 3758096388, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/ITM (Instrumentation Trace Macrocell)@0xe0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/ITM (Instrumentation Trace Macrocell)@0xe0000000/PORT[1] - Stimulus Port 1@0xe0000004", "name": "PORT[1] - Stimulus Port 1", "start": 3758096388, "size": 4, "end": 3758096392, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/ITM (Instrumentation Trace Macrocell)@0xe0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/ITM (Instrumentation Trace Macrocell)@0xe0000000/TER - Trace Enable Register@0xe0000e00", "name": "TER - Trace Enable Register", "start": 3758099968, "size": 4, "end": 3758099972, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/ITM (Instrumentation Trace Macrocell)@0xe0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/ITM (Instrumentation Trace Macrocell)@0xe0000000/TPR - Trace Privilege Register@0xe0000e40", "name": "TPR - Trace Privilege Register", "start": 3758100032, "size": 4, "end": 3758100036, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/ITM (Instrumentation Trace Macrocell)@0xe0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/ITM (Instrumentation Trace Macrocell)@0xe0000000/TCR - Trace Control Register@0xe0000e80", "name": "TCR - Trace Control Register", "start": 3758100096, "size": 4, "end": 3758100100, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/ITM (Instrumentation Trace Macrocell)@0xe0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000", "name": "DWT (Data Watchpoint and Trace)", "start": 3758100480, "size": 4096, "end": 3758104576, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000/CTRL - Control Register@0xe0001000", "name": "CTRL - Control Register", "start": 3758100480, "size": 4, "end": 3758100484, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000/CYCCNT - Cycle Count Register@0xe0001004", "name": "CYCCNT - Cycle Count Register", "start": 3758100484, "size": 4, "end": 3758100488, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000/CPICNT - CPI Count Register@0xe0001008", "name": "CPICNT - CPI Count Register", "start": 3758100488, "size": 4, "end": 3758100492, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000/EXCCNT - Exception Overhead Count Register@0xe000100c", "name": "EXCCNT - Exception Overhead Count Register", "start": 3758100492, "size": 4, "end": 3758100496, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000/SLEEPCNT - Sleep Count Register@0xe0001010", "name": "SLEEPCNT - Sleep Count Register", "start": 3758100496, "size": 4, "end": 3758100500, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000/LSUCNT - LSU Count Register@0xe0001014", "name": "LSUCNT - LSU Count Register", "start": 3758100500, "size": 4, "end": 3758100504, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000/FOLDCNT - Folded-instruction Count Register@0xe0001018", "name": "FOLDCNT - Folded-instruction Count Register", "start": 3758100504, "size": 4, "end": 3758100508, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000/PCSR - Program Counter Sample Register@0xe000101c", "name": "PCSR - Program Counter Sample Register", "start": 3758100508, "size": 4, "end": 3758100512, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/DWT (Data Watchpoint and Trace)@0xe0001000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/FPB (Flash Patch and Breakpoint)@0xe0002000", "name": "FPB (Flash Patch and Breakpoint)", "start": 3758104576, "size": 4096, "end": 3758108672, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/FPB (Flash Patch and Breakpoint)@0xe0002000/CTRL - FPB Control Register@0xe0002000", "name": "CTRL - FPB Control Register", "start": 3758104576, "size": 4, "end": 3758104580, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/FPB (Flash Patch and Breakpoint)@0xe0002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/FPB (Flash Patch and Breakpoint)@0xe0002000/REMAP - FPB Remap Register@0xe0002004", "name": "REMAP - FPB Remap Register", "start": 3758104580, "size": 4, "end": 3758104584, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/FPB (Flash Patch and Breakpoint)@0xe0002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/FPB (Flash Patch and Breakpoint)@0xe0002000/COMP0 - FPB Comparator Register 0@0xe0002008", "name": "COMP0 - FPB Comparator Register 0", "start": 3758104584, "size": 4, "end": 3758104588, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/FPB (Flash Patch and Breakpoint)@0xe0002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/FPB (Flash Patch and Breakpoint)@0xe0002000/COMP1 - FPB Comparator Register 1@0xe000200c", "name": "COMP1 - FPB Comparator Register 1", "start": 3758104588, "size": 4, "end": 3758104592, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/FPB (Flash Patch and Breakpoint)@0xe0002000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000", "name": "System Control Space (SCS)", "start": 3758153728, "size": 4096, "end": 3758157824, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SysTick@0xe000e010", "name": "SysTick", "start": 3758153744, "size": 16, "end": 3758153760, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SysTick@0xe000e010/CSR - SysTick control and status register@0xe000e010", "name": "CSR - SysTick control and status register", "start": 3758153744, "size": 4, "end": 3758153748, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SysTick@0xe000e010"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SysTick@0xe000e010/RVR - SysTick reload value register@0xe000e014", "name": "RVR - SysTick reload value register", "start": 3758153748, "size": 4, "end": 3758153752, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SysTick@0xe000e010"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SysTick@0xe000e010/CVR - SysTick current value register@0xe000e018", "name": "CVR - SysTick current value register", "start": 3758153752, "size": 4, "end": 3758153756, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SysTick@0xe000e010"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SysTick@0xe000e010/CALIB - SysTick calibration value register@0xe000e01c", "name": "CALIB - SysTick calibration value register", "start": 3758153756, "size": 4, "end": 3758153760, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SysTick@0xe000e010"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100", "name": "NVIC", "start": 3758153984, "size": 3072, "end": 3758157056, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISER0 - Interrupt Set-Enable Register 0@0xe000e100", "name": "ISER0 - Interrupt Set-Enable Register 0", "start": 3758153984, "size": 4, "end": 3758153988, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISER1 - Interrupt Set-Enable Register 1@0xe000e104", "name": "ISER1 - Interrupt Set-Enable Register 1", "start": 3758153988, "size": 4, "end": 3758153992, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISER2 - Interrupt Set-Enable Register 2@0xe000e108", "name": "ISER2 - Interrupt Set-Enable Register 2", "start": 3758153992, "size": 4, "end": 3758153996, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISER3 - Interrupt Set-Enable Register 3@0xe000e10c", "name": "ISER3 - Interrupt Set-Enable Register 3", "start": 3758153996, "size": 4, "end": 3758154000, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISER4 - Interrupt Set-Enable Register 4@0xe000e110", "name": "ISER4 - Interrupt Set-Enable Register 4", "start": 3758154000, "size": 4, "end": 3758154004, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISER5 - Interrupt Set-Enable Register 5@0xe000e114", "name": "ISER5 - Interrupt Set-Enable Register 5", "start": 3758154004, "size": 4, "end": 3758154008, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISER6 - Interrupt Set-Enable Register 6@0xe000e118", "name": "ISER6 - Interrupt Set-Enable Register 6", "start": 3758154008, "size": 4, "end": 3758154012, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISER7 - Interrupt Set-Enable Register 7@0xe000e11c", "name": "ISER7 - Interrupt Set-Enable Register 7", "start": 3758154012, "size": 4, "end": 3758154016, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICER0 - Interrupt Clear-Enable Register 0@0xe000e180", "name": "ICER0 - Interrupt Clear-Enable Register 0", "start": 3758154112, "size": 4, "end": 3758154116, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICER1 - Interrupt Clear-Enable Register 1@0xe000e184", "name": "ICER1 - Interrupt Clear-Enable Register 1", "start": 3758154116, "size": 4, "end": 3758154120, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICER2 - Interrupt Clear-Enable Register 2@0xe000e188", "name": "ICER2 - Interrupt Clear-Enable Register 2", "start": 3758154120, "size": 4, "end": 3758154124, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICER3 - Interrupt Clear-Enable Register 3@0xe000e18c", "name": "ICER3 - Interrupt Clear-Enable Register 3", "start": 3758154124, "size": 4, "end": 3758154128, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICER4 - Interrupt Clear-Enable Register 4@0xe000e190", "name": "ICER4 - Interrupt Clear-Enable Register 4", "start": 3758154128, "size": 4, "end": 3758154132, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICER5 - Interrupt Clear-Enable Register 5@0xe000e194", "name": "ICER5 - Interrupt Clear-Enable Register 5", "start": 3758154132, "size": 4, "end": 3758154136, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICER6 - Interrupt Clear-Enable Register 6@0xe000e198", "name": "ICER6 - Interrupt Clear-Enable Register 6", "start": 3758154136, "size": 4, "end": 3758154140, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICER7 - Interrupt Clear-Enable Register 7@0xe000e19c", "name": "ICER7 - Interrupt Clear-Enable Register 7", "start": 3758154140, "size": 4, "end": 3758154144, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISPR0 - Interrupt Set-Pending Register 0@0xe000e200", "name": "ISPR0 - Interrupt Set-Pending Register 0", "start": 3758154240, "size": 4, "end": 3758154244, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISPR1 - Interrupt Set-Pending Register 1@0xe000e204", "name": "ISPR1 - Interrupt Set-Pending Register 1", "start": 3758154244, "size": 4, "end": 3758154248, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISPR2 - Interrupt Set-Pending Register 2@0xe000e208", "name": "ISPR2 - Interrupt Set-Pending Register 2", "start": 3758154248, "size": 4, "end": 3758154252, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISPR3 - Interrupt Set-Pending Register 3@0xe000e20c", "name": "ISPR3 - Interrupt Set-Pending Register 3", "start": 3758154252, "size": 4, "end": 3758154256, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISPR4 - Interrupt Set-Pending Register 4@0xe000e210", "name": "ISPR4 - Interrupt Set-Pending Register 4", "start": 3758154256, "size": 4, "end": 3758154260, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISPR5 - Interrupt Set-Pending Register 5@0xe000e214", "name": "ISPR5 - Interrupt Set-Pending Register 5", "start": 3758154260, "size": 4, "end": 3758154264, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISPR6 - Interrupt Set-Pending Register 6@0xe000e218", "name": "ISPR6 - Interrupt Set-Pending Register 6", "start": 3758154264, "size": 4, "end": 3758154268, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ISPR7 - Interrupt Set-Pending Register 7@0xe000e21c", "name": "ISPR7 - Interrupt Set-Pending Register 7", "start": 3758154268, "size": 4, "end": 3758154272, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICPR0 - Interrupt Clear-Pending Register 0@0xe000e280", "name": "ICPR0 - Interrupt Clear-Pending Register 0", "start": 3758154368, "size": 4, "end": 3758154372, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICPR1 - Interrupt Clear-Pending Register 1@0xe000e284", "name": "ICPR1 - Interrupt Clear-Pending Register 1", "start": 3758154372, "size": 4, "end": 3758154376, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICPR2 - Interrupt Clear-Pending Register 2@0xe000e288", "name": "ICPR2 - Interrupt Clear-Pending Register 2", "start": 3758154376, "size": 4, "end": 3758154380, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICPR3 - Interrupt Clear-Pending Register 3@0xe000e28c", "name": "ICPR3 - Interrupt Clear-Pending Register 3", "start": 3758154380, "size": 4, "end": 3758154384, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICPR4 - Interrupt Clear-Pending Register 4@0xe000e290", "name": "ICPR4 - Interrupt Clear-Pending Register 4", "start": 3758154384, "size": 4, "end": 3758154388, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICPR5 - Interrupt Clear-Pending Register 5@0xe000e294", "name": "ICPR5 - Interrupt Clear-Pending Register 5", "start": 3758154388, "size": 4, "end": 3758154392, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICPR6 - Interrupt Clear-Pending Register 6@0xe000e298", "name": "ICPR6 - Interrupt Clear-Pending Register 6", "start": 3758154392, "size": 4, "end": 3758154396, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/ICPR7 - Interrupt Clear-Pending Register 7@0xe000e29c", "name": "ICPR7 - Interrupt Clear-Pending Register 7", "start": 3758154396, "size": 4, "end": 3758154400, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IABR0 - Interrupt Active Bit Register 0@0xe000e300", "name": "IABR0 - Interrupt Active Bit Register 0", "start": 3758154496, "size": 4, "end": 3758154500, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IABR1 - Interrupt Active Bit Register 1@0xe000e304", "name": "IABR1 - Interrupt Active Bit Register 1", "start": 3758154500, "size": 4, "end": 3758154504, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IABR2 - Interrupt Active Bit Register 2@0xe000e308", "name": "IABR2 - Interrupt Active Bit Register 2", "start": 3758154504, "size": 4, "end": 3758154508, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IABR3 - Interrupt Active Bit Register 3@0xe000e30c", "name": "IABR3 - Interrupt Active Bit Register 3", "start": 3758154508, "size": 4, "end": 3758154512, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IABR4 - Interrupt Active Bit Register 4@0xe000e310", "name": "IABR4 - Interrupt Active Bit Register 4", "start": 3758154512, "size": 4, "end": 3758154516, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IABR5 - Interrupt Active Bit Register 5@0xe000e314", "name": "IABR5 - Interrupt Active Bit Register 5", "start": 3758154516, "size": 4, "end": 3758154520, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IABR6 - Interrupt Active Bit Register 6@0xe000e318", "name": "IABR6 - Interrupt Active Bit Register 6", "start": 3758154520, "size": 4, "end": 3758154524, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IABR7 - Interrupt Active Bit Register 7@0xe000e31c", "name": "IABR7 - Interrupt Active Bit Register 7", "start": 3758154524, "size": 4, "end": 3758154528, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR0 - Interrupt Priority Register 0@0xe000e400", "name": "IPR0 - Interrupt Priority Register 0", "start": 3758154752, "size": 4, "end": 3758154756, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR1 - Interrupt Priority Register 1@0xe000e404", "name": "IPR1 - Interrupt Priority Register 1", "start": 3758154756, "size": 4, "end": 3758154760, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR2 - Interrupt Priority Register 2@0xe000e408", "name": "IPR2 - Interrupt Priority Register 2", "start": 3758154760, "size": 4, "end": 3758154764, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR3 - Interrupt Priority Register 3@0xe000e40c", "name": "IPR3 - Interrupt Priority Register 3", "start": 3758154764, "size": 4, "end": 3758154768, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR4 - Interrupt Priority Register 4@0xe000e410", "name": "IPR4 - Interrupt Priority Register 4", "start": 3758154768, "size": 4, "end": 3758154772, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR5 - Interrupt Priority Register 5@0xe000e414", "name": "IPR5 - Interrupt Priority Register 5", "start": 3758154772, "size": 4, "end": 3758154776, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR6 - Interrupt Priority Register 6@0xe000e418", "name": "IPR6 - Interrupt Priority Register 6", "start": 3758154776, "size": 4, "end": 3758154780, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR7 - Interrupt Priority Register 7@0xe000e41c", "name": "IPR7 - Interrupt Priority Register 7", "start": 3758154780, "size": 4, "end": 3758154784, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR8 - Interrupt Priority Register 8@0xe000e420", "name": "IPR8 - Interrupt Priority Register 8", "start": 3758154784, "size": 4, "end": 3758154788, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR9 - Interrupt Priority Register 9@0xe000e424", "name": "IPR9 - Interrupt Priority Register 9", "start": 3758154788, "size": 4, "end": 3758154792, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR10 - Interrupt Priority Register 10@0xe000e428", "name": "IPR10 - Interrupt Priority Register 10", "start": 3758154792, "size": 4, "end": 3758154796, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR11 - Interrupt Priority Register 11@0xe000e42c", "name": "IPR11 - Interrupt Priority Register 11", "start": 3758154796, "size": 4, "end": 3758154800, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR12 - Interrupt Priority Register 12@0xe000e430", "name": "IPR12 - Interrupt Priority Register 12", "start": 3758154800, "size": 4, "end": 3758154804, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR13 - Interrupt Priority Register 13@0xe000e434", "name": "IPR13 - Interrupt Priority Register 13", "start": 3758154804, "size": 4, "end": 3758154808, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR14 - Interrupt Priority Register 14@0xe000e438", "name": "IPR14 - Interrupt Priority Register 14", "start": 3758154808, "size": 4, "end": 3758154812, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR15 - Interrupt Priority Register 15@0xe000e43c", "name": "IPR15 - Interrupt Priority Register 15", "start": 3758154812, "size": 4, "end": 3758154816, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR16 - Interrupt Priority Register 16@0xe000e440", "name": "IPR16 - Interrupt Priority Register 16", "start": 3758154816, "size": 4, "end": 3758154820, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR17 - Interrupt Priority Register 17@0xe000e444", "name": "IPR17 - Interrupt Priority Register 17", "start": 3758154820, "size": 4, "end": 3758154824, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR18 - Interrupt Priority Register 18@0xe000e448", "name": "IPR18 - Interrupt Priority Register 18", "start": 3758154824, "size": 4, "end": 3758154828, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR19 - Interrupt Priority Register 19@0xe000e44c", "name": "IPR19 - Interrupt Priority Register 19", "start": 3758154828, "size": 4, "end": 3758154832, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR20 - Interrupt Priority Register 20@0xe000e450", "name": "IPR20 - Interrupt Priority Register 20", "start": 3758154832, "size": 4, "end": 3758154836, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR21 - Interrupt Priority Register 21@0xe000e454", "name": "IPR21 - Interrupt Priority Register 21", "start": 3758154836, "size": 4, "end": 3758154840, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR22 - Interrupt Priority Register 22@0xe000e458", "name": "IPR22 - Interrupt Priority Register 22", "start": 3758154840, "size": 4, "end": 3758154844, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR23 - Interrupt Priority Register 23@0xe000e45c", "name": "IPR23 - Interrupt Priority Register 23", "start": 3758154844, "size": 4, "end": 3758154848, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR24 - Interrupt Priority Register 24@0xe000e460", "name": "IPR24 - Interrupt Priority Register 24", "start": 3758154848, "size": 4, "end": 3758154852, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR25 - Interrupt Priority Register 25@0xe000e464", "name": "IPR25 - Interrupt Priority Register 25", "start": 3758154852, "size": 4, "end": 3758154856, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR26 - Interrupt Priority Register 26@0xe000e468", "name": "IPR26 - Interrupt Priority Register 26", "start": 3758154856, "size": 4, "end": 3758154860, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR27 - Interrupt Priority Register 27@0xe000e46c", "name": "IPR27 - Interrupt Priority Register 27", "start": 3758154860, "size": 4, "end": 3758154864, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR28 - Interrupt Priority Register 28@0xe000e470", "name": "IPR28 - Interrupt Priority Register 28", "start": 3758154864, "size": 4, "end": 3758154868, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR29 - Interrupt Priority Register 29@0xe000e474", "name": "IPR29 - Interrupt Priority Register 29", "start": 3758154868, "size": 4, "end": 3758154872, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR30 - Interrupt Priority Register 30@0xe000e478", "name": "IPR30 - Interrupt Priority Register 30", "start": 3758154872, "size": 4, "end": 3758154876, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR31 - Interrupt Priority Register 31@0xe000e47c", "name": "IPR31 - Interrupt Priority Register 31", "start": 3758154876, "size": 4, "end": 3758154880, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR32 - Interrupt Priority Register 32@0xe000e480", "name": "IPR32 - Interrupt Priority Register 32", "start": 3758154880, "size": 4, "end": 3758154884, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR33 - Interrupt Priority Register 33@0xe000e484", "name": "IPR33 - Interrupt Priority Register 33", "start": 3758154884, "size": 4, "end": 3758154888, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR34 - Interrupt Priority Register 34@0xe000e488", "name": "IPR34 - Interrupt Priority Register 34", "start": 3758154888, "size": 4, "end": 3758154892, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR35 - Interrupt Priority Register 35@0xe000e48c", "name": "IPR35 - Interrupt Priority Register 35", "start": 3758154892, "size": 4, "end": 3758154896, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR36 - Interrupt Priority Register 36@0xe000e490", "name": "IPR36 - Interrupt Priority Register 36", "start": 3758154896, "size": 4, "end": 3758154900, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR37 - Interrupt Priority Register 37@0xe000e494", "name": "IPR37 - Interrupt Priority Register 37", "start": 3758154900, "size": 4, "end": 3758154904, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR38 - Interrupt Priority Register 38@0xe000e498", "name": "IPR38 - Interrupt Priority Register 38", "start": 3758154904, "size": 4, "end": 3758154908, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR39 - Interrupt Priority Register 39@0xe000e49c", "name": "IPR39 - Interrupt Priority Register 39", "start": 3758154908, "size": 4, "end": 3758154912, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR40 - Interrupt Priority Register 40@0xe000e4a0", "name": "IPR40 - Interrupt Priority Register 40", "start": 3758154912, "size": 4, "end": 3758154916, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR41 - Interrupt Priority Register 41@0xe000e4a4", "name": "IPR41 - Interrupt Priority Register 41", "start": 3758154916, "size": 4, "end": 3758154920, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR42 - Interrupt Priority Register 42@0xe000e4a8", "name": "IPR42 - Interrupt Priority Register 42", "start": 3758154920, "size": 4, "end": 3758154924, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR43 - Interrupt Priority Register 43@0xe000e4ac", "name": "IPR43 - Interrupt Priority Register 43", "start": 3758154924, "size": 4, "end": 3758154928, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR44 - Interrupt Priority Register 44@0xe000e4b0", "name": "IPR44 - Interrupt Priority Register 44", "start": 3758154928, "size": 4, "end": 3758154932, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR45 - Interrupt Priority Register 45@0xe000e4b4", "name": "IPR45 - Interrupt Priority Register 45", "start": 3758154932, "size": 4, "end": 3758154936, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR46 - Interrupt Priority Register 46@0xe000e4b8", "name": "IPR46 - Interrupt Priority Register 46", "start": 3758154936, "size": 4, "end": 3758154940, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR47 - Interrupt Priority Register 47@0xe000e4bc", "name": "IPR47 - Interrupt Priority Register 47", "start": 3758154940, "size": 4, "end": 3758154944, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR48 - Interrupt Priority Register 48@0xe000e4c0", "name": "IPR48 - Interrupt Priority Register 48", "start": 3758154944, "size": 4, "end": 3758154948, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR49 - Interrupt Priority Register 49@0xe000e4c4", "name": "IPR49 - Interrupt Priority Register 49", "start": 3758154948, "size": 4, "end": 3758154952, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR50 - Interrupt Priority Register 50@0xe000e4c8", "name": "IPR50 - Interrupt Priority Register 50", "start": 3758154952, "size": 4, "end": 3758154956, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR51 - Interrupt Priority Register 51@0xe000e4cc", "name": "IPR51 - Interrupt Priority Register 51", "start": 3758154956, "size": 4, "end": 3758154960, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR52 - Interrupt Priority Register 52@0xe000e4d0", "name": "IPR52 - Interrupt Priority Register 52", "start": 3758154960, "size": 4, "end": 3758154964, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR53 - Interrupt Priority Register 53@0xe000e4d4", "name": "IPR53 - Interrupt Priority Register 53", "start": 3758154964, "size": 4, "end": 3758154968, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR54 - Interrupt Priority Register 54@0xe000e4d8", "name": "IPR54 - Interrupt Priority Register 54", "start": 3758154968, "size": 4, "end": 3758154972, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR55 - Interrupt Priority Register 55@0xe000e4dc", "name": "IPR55 - Interrupt Priority Register 55", "start": 3758154972, "size": 4, "end": 3758154976, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR56 - Interrupt Priority Register 56@0xe000e4e0", "name": "IPR56 - Interrupt Priority Register 56", "start": 3758154976, "size": 4, "end": 3758154980, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR57 - Interrupt Priority Register 57@0xe000e4e4", "name": "IPR57 - Interrupt Priority Register 57", "start": 3758154980, "size": 4, "end": 3758154984, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR58 - Interrupt Priority Register 58@0xe000e4e8", "name": "IPR58 - Interrupt Priority Register 58", "start": 3758154984, "size": 4, "end": 3758154988, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100/IPR59 - Interrupt Priority Register 59@0xe000e4ec", "name": "IPR59 - Interrupt Priority Register 59", "start": 3758154988, "size": 4, "end": 3758154992, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/NVIC@0xe000e100"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00", "name": "SCB", "start": 3758157056, "size": 144, "end": 3758157200, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/CPUID - CPUID base register@0xe000ed00", "name": "CPUID - CPUID base register", "start": 3758157056, "size": 4, "end": 3758157060, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/ICSR - Interrupt Control and State Register@0xe000ed04", "name": "ICSR - Interrupt Control and State Register", "start": 3758157060, "size": 4, "end": 3758157064, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/VTOR - Vector Table Offset Register@0xe000ed08", "name": "VTOR - Vector Table Offset Register", "start": 3758157064, "size": 4, "end": 3758157068, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/AIRCR - Application Interrupt and Reset Control Register@0xe000ed0c", "name": "AIRCR - Application Interrupt and Reset Control Register", "start": 3758157068, "size": 4, "end": 3758157072, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/SCR - System Control Register@0xe000ed10", "name": "SCR - System Control Register", "start": 3758157072, "size": 4, "end": 3758157076, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/CCR - Configuration and Control Register@0xe000ed14", "name": "CCR - Configuration and Control Register", "start": 3758157076, "size": 4, "end": 3758157080, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/SHPR1 - System Handler Priority Register 1@0xe000ed18", "name": "SHPR1 - System Handler Priority Register 1", "start": 3758157080, "size": 4, "end": 3758157084, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/SHPR2 - System Handler Priority Register 2@0xe000ed1c", "name": "SHPR2 - System Handler Priority Register 2", "start": 3758157084, "size": 4, "end": 3758157088, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/SHPR3 - System Handler Priority Register 3@0xe000ed20", "name": "SHPR3 - System Handler Priority Register 3", "start": 3758157088, "size": 4, "end": 3758157092, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/SHCSR - System Handler Control and State Register@0xe000ed24", "name": "SHCSR - System Handler Control and State Register", "start": 3758157092, "size": 4, "end": 3758157096, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/CFSR - Configurable Fault Status Register@0xe000ed28", "name": "CFSR - Configurable Fault Status Register", "start": 3758157096, "size": 4, "end": 3758157100, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/HFSR - HardFault Status Register@0xe000ed2c", "name": "HFSR - HardFault Status Register", "start": 3758157100, "size": 4, "end": 3758157104, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/DFSR - Debug Fault Status Register@0xe000ed30", "name": "DFSR - Debug Fault Status Register", "start": 3758157104, "size": 4, "end": 3758157108, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/MMFAR - MemManage Fault Address Register@0xe000ed34", "name": "MMFAR - MemManage Fault Address Register", "start": 3758157108, "size": 4, "end": 3758157112, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/BFAR - BusFault Address Register@0xe000ed38", "name": "BFAR - BusFault Address Register", "start": 3758157112, "size": 4, "end": 3758157116, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/AFSR - Auxiliary Fault Status Register@0xe000ed3c", "name": "AFSR - Auxiliary Fault Status Register", "start": 3758157116, "size": 4, "end": 3758157120, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00/CPACR - Coprocessor Access Control Register@0xe000ed88", "name": "CPACR - Coprocessor Access Control Register", "start": 3758157192, "size": 4, "end": 3758157196, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/SCB@0xe000ed00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/MPU@0xe000ed90", "name": "MPU", "start": 3758157200, "size": 32, "end": 3758157232, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/MPU@0xe000ed90/TYPE - MPU Type Register@0xe000ed90", "name": "TYPE - MPU Type Register", "start": 3758157200, "size": 4, "end": 3758157204, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/MPU@0xe000ed90"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/MPU@0xe000ed90/CTRL - MPU Control Register@0xe000ed94", "name": "CTRL - MPU Control Register", "start": 3758157204, "size": 4, "end": 3758157208, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/MPU@0xe000ed90"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/MPU@0xe000ed90/RNR - MPU Region Number Register@0xe000ed98", "name": "RNR - MPU Region Number Register", "start": 3758157208, "size": 4, "end": 3758157212, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/MPU@0xe000ed90"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/MPU@0xe000ed90/RBAR - MPU Region Base Address Register@0xe000ed9c", "name": "RBAR - MPU Region Base Address Register", "start": 3758157212, "size": 4, "end": 3758157216, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/MPU@0xe000ed90"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/MPU@0xe000ed90/RASR - MPU Region Attribute and Size Register@0xe000eda0", "name": "RASR - MPU Region Attribute and Size Register", "start": 3758157216, "size": 4, "end": 3758157220, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/MPU@0xe000ed90"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/Core Debug@0xe000edf0", "name": "Core Debug", "start": 3758157296, "size": 32, "end": 3758157328, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/Core Debug@0xe000edf0/DHCSR - Debug Halting Control and Status Register@0xe000edf0", "name": "DHCSR - Debug Halting Control and Status Register", "start": 3758157296, "size": 4, "end": 3758157300, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/Core Debug@0xe000edf0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/Core Debug@0xe000edf0/DCRSR - Debug Core Register Selector Register@0xe000edf4", "name": "DCRSR - Debug Core Register Selector Register", "start": 3758157300, "size": 4, "end": 3758157304, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/Core Debug@0xe000edf0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/Core Debug@0xe000edf0/DCRDR - Debug Core Register Data Register@0xe000edf8", "name": "DCRDR - Debug Core Register Data Register", "start": 3758157304, "size": 4, "end": 3758157308, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/Core Debug@0xe000edf0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/Core Debug@0xe000edf0/DEMCR - Debug Exception and Monitor Control Register@0xe000edfc", "name": "DEMCR - Debug Exception and Monitor Control Register", "start": 3758157308, "size": 4, "end": 3758157312, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/Core Debug@0xe000edf0"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/STIR@0xe000ef00", "name": "STIR", "start": 3758157568, "size": 4, "end": 3758157572, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/STIR@0xe000ef00/STIR - Software Trigger Interrupt Register@0xe000ef00", "name": "STIR - Software Trigger Interrupt Register", "start": 3758157568, "size": 4, "end": 3758157572, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/STIR@0xe000ef00"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30", "name": "FPU", "start": 3758157616, "size": 80, "end": 3758157696, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30/FPCCR - Floating-Point Context Control Register@0xe000ef34", "name": "FPCCR - Floating-Point Context Control Register", "start": 3758157620, "size": 4, "end": 3758157624, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30/FPCAR - Floating-Point Context Address Register@0xe000ef38", "name": "FPCAR - Floating-Point Context Address Register", "start": 3758157624, "size": 4, "end": 3758157628, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30/FPDSCR - Floating-Point Default Status Control Register@0xe000ef3c", "name": "FPDSCR - Floating-Point Default Status Control Register", "start": 3758157628, "size": 4, "end": 3758157632, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30/MVFR0 - Media and FP Feature Register 0@0xe000ef40", "name": "MVFR0 - Media and FP Feature Register 0", "start": 3758157632, "size": 4, "end": 3758157636, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30/MVFR1 - Media and FP Feature Register 1@0xe000ef44", "name": "MVFR1 - Media and FP Feature Register 1", "start": 3758157636, "size": 4, "end": 3758157640, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30/MVFR2 - Media and FP Feature Register 2@0xe000ef48", "name": "MVFR2 - Media and FP Feature Register 2", "start": 3758157640, "size": 4, "end": 3758157644, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/System Control Space (SCS)@0xe000e000/FPU@0xe000ef30"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000", "name": "CoreSight / Trace components (implementation-defined)", "start": 3758358528, "size": 65536, "end": 3758424064, "depth": 3, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000/TPIU (Trace Port Interface Unit)@0xe0040000", "name": "TPIU (Trace Port Interface Unit)", "start": 3758358528, "size": 4096, "end": 3758362624, "depth": 4, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000/TPIU (Trace Port Interface Unit)@0xe0040000/SSPSR - Supported Parallel Port Size Register@0xe0040000", "name": "SSPSR - Supported Parallel Port Size Register", "start": 3758358528, "size": 4, "end": 3758358532, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000/TPIU (Trace Port Interface Unit)@0xe0040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000/TPIU (Trace Port Interface Unit)@0xe0040000/CSPSR - Current Parallel Port Size Register@0xe0040004", "name": "CSPSR - Current Parallel Port Size Register", "start": 3758358532, "size": 4, "end": 3758358536, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000/TPIU (Trace Port Interface Unit)@0xe0040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000/TPIU (Trace Port Interface Unit)@0xe0040000/ACPR - Asynchronous Clock Prescaler Register@0xe0040010", "name": "ACPR - Asynchronous Clock Prescaler Register", "start": 3758358544, "size": 4, "end": 3758358548, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000/TPIU (Trace Port Interface Unit)@0xe0040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000/TPIU (Trace Port Interface Unit)@0xe0040000/SPPR - Selected Pin Protocol Register@0xe00400f0", "name": "SPPR - Selected Pin Protocol Register", "start": 3758358768, "size": 4, "end": 3758358772, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000/TPIU (Trace Port Interface Unit)@0xe0040000"}, {"id": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000/TPIU (Trace Port Interface Unit)@0xe0040000/FFCR - Formatter and Flush Control Register@0xe0040304", "name": "FFCR - Formatter and Flush Control Register", "start": 3758359300, "size": 4, "end": 3758359304, "depth": 5, "parent": "STM32F407 SoC Memory Map (RM0090-style)@0x0/PPB / Cortex-M4 Internal (System)@0xe0000000/PPB (Private Peripheral Bus)@0xe0000000/CoreSight / Trace components (implementation-defined)@0xe0040000/TPIU (Trace Port Interface Unit)@0xe0040000"}]};
const nodes = DATA.nodes;
const byId = new Map(nodes.map(n => [n.id, n]));

/* Layout constants */
const GAP_PX_OUTER = 52;  // keep as-is
const GAP_PX_INNER = 44;  // keep as-is
const MIN_PX = GAP_PX_OUTER;
const MIN_PX_INNER = GAP_PX_INNER;

/* Inner padding (match CSS .inner padding-top/bottom) */
const INNER_PAD_TOP = 10;
const INNER_PAD_BOTTOM = 10;
const INNER_PAD_Y = INNER_PAD_TOP + INNER_PAD_BOTTOM;

/* Title */
document.getElementById("pageTitle").textContent = DATA.root.name || "Memory Map";
document.title = DATA.root.name ? DATA.root.name : "Memory Map";

/* Utils */
function fmtSize(n){
  const units = ["B","KB","MB","GB","TB"];
  let v = n, i = 0;
  while (v >= 1024 && i < units.length-1){ v/=1024; i++; }
  return (i===0 ? v.toFixed(0) : v.toFixed(2)) + " " + units[i];
}
function hex(n){
  let s = n.toString(16).toUpperCase();
  if (s.length < 8) s = s.padStart(8, "0");
  s = s.replace(/(.{4})(?=.)/g, "$1_");
  return "0x" + s;
}
function yKey(y){ return Math.round(y); }

function childrenOf(parentId){
  return nodes.filter(n => n.parent === parentId).sort((a,b)=>a.start-b.start);
}
function hasChildren(id){ return childrenOf(id).length > 0; }

/* Gaps */
function gapsFromChildren(root, kids){
  if (kids.length === 0) return [];
  const gaps = [];
  let cur = root.start;
  for (const k of kids){
    if (k.start > cur){
      gaps.push({ id: root.id + "/gap@" + cur, name:"Unmapped / Reserved",
        start:cur, end:k.start, size:k.start-cur, _isGap:true });
    }
    cur = Math.max(cur, k.end);
  }
  if (cur < root.end){
    gaps.push({ id: root.id + "/gap@" + cur, name:"Unmapped / Reserved",
      start:cur, end:root.end, size:root.end-cur, _isGap:true });
  }
  return gaps;
}

function itemsForNode(node){
  const kids = childrenOf(node.id);
  const gaps = gapsFromChildren(node, kids);
  return [...kids, ...gaps].sort((a,b)=>a.start-b.start);
}

/* Heights */
function computeHeightsToFit(items, minPx, maxPx, budgetPx, gapPx){
  if (!items.length) return { heights: [], total: 0 };

  const isGap = items.map(it => !!it._isGap);
  const gapCount = isGap.filter(Boolean).length;
  const fixedGap = gapCount * gapPx;
  const nonGapBudget = Math.max(0, budgetPx - fixedGap);

  const sizes = items.map(it => (it._isGap ? 0 : Math.max(it.size, 1)));
  const sumSize = sizes.reduce((a,b)=>a+b, 0) || 1;

  let heights = items.map((it, i) => {
    if (isGap[i]) return gapPx;
    return Math.floor((sizes[i] / sumSize) * nonGapBudget);
  });

  heights = heights.map((h, i) => {
    if (isGap[i]) return h;
    return Math.max(minPx, Math.min(maxPx, h));
  });

  const totalH = () => heights.reduce((a,b)=>a+b, 0);
  let delta = budgetPx - totalH();

  const growable = () => heights.map((h,i)=> (!isGap[i] && h < maxPx) ? i : -1).filter(i=>i>=0);
  const shrinkable = () => heights.map((h,i)=> (!isGap[i] && h > minPx) ? i : -1).filter(i=>i>=0);

  let guard = 0;
  while (delta !== 0 && guard < 2000){
    guard++;
    if (delta > 0){
      const g = growable(); if (!g.length) break;
      const step = Math.max(1, Math.floor(delta / g.length));
      for (const i of g){
        const add = Math.min(step, maxPx - heights[i], delta);
        heights[i] += add; delta -= add;
        if (delta === 0) break;
      }
    } else {
      const s = shrinkable(); if (!s.length) break;
      const need = -delta;
      const step = Math.max(1, Math.floor(need / s.length));
      for (const i of s){
        const sub = Math.min(step, heights[i] - minPx, need);
        heights[i] -= sub; delta += sub;
        if (delta === 0) break;
      }
    }
  }

  return { heights, total: totalH() };
}

function computeCompactHeights(items, minPx, gapPx){
  const heights = items.map(it => it._isGap ? gapPx : minPx);
  const total = heights.reduce((a,b)=>a+b, 0);
  return { heights, total };
}

/* UI helpers */
function addOuterSizeMarker(containerEl, size){
  const mr = document.createElement("div");
  mr.className = "markerR";
  mr.innerHTML = `<span class="sizeTag">${fmtSize(size)}</span>`;
  containerEl.appendChild(mr);
}
function addInnerSizePill(containerEl, size){
  const sp = document.createElement("div");
  sp.className = "sizeIn";
  sp.textContent = fmtSize(size);
  containerEl.appendChild(sp);
}
function setBlockSizeVisible(blockEl, visible){
  const mr = blockEl.querySelector(":scope > .markerR");
  if (mr) mr.style.display = visible ? "" : "none";
  const si = blockEl.querySelector(":scope > .sizeIn");
  if (si) si.style.display = visible ? "" : "none";
}
function depthClass(depth){ return "depth-" + Math.min(4, Math.max(0, depth)); }

/* Marker background for gaps: borrow nearest non-gap sibling */
function markerBgForSlice(slices, idx, fallbackBg){
  const s = slices[idx];
  if (!s) return fallbackBg;

  if (!s.classList.contains("gap")){
    return getComputedStyle(s).backgroundColor;
  }
  for (let j = idx + 1; j < slices.length; j++){
    if (!slices[j].classList.contains("gap")){
      return getComputedStyle(slices[j]).backgroundColor;
    }
  }
  for (let j = idx - 1; j >= 0; j--){
    if (!slices[j].classList.contains("gap")){
      return getComputedStyle(slices[j]).backgroundColor;
    }
  }
  return fallbackBg;
}

/* Precise local Y conversion */
function localY(targetEl, childRectTop){
  const t = targetEl.getBoundingClientRect();
  return (childRectTop - t.top - targetEl.clientTop);
}
function localYBottom(targetEl, childRectBottom, childEl){
  const t = targetEl.getBoundingClientRect();
  const bw = parseFloat(getComputedStyle(childEl).borderBottomWidth || "0") || 0;
  return (childRectBottom - t.top - targetEl.clientTop) - (bw / 2);
}

/* Address markers (outer) */
function renderOuterBoundaryLayer(stackEl, items){
  const old = stackEl.querySelector(":scope > .markerLayerOuter");
  if (old) old.remove();

  const slices = Array.from(stackEl.querySelectorAll(":scope > .slice"));
  if (!slices.length) return;

  const fallbackBg = getComputedStyle(stackEl).backgroundColor;

  const layer = document.createElement("div");
  layer.className = "markerLayerOuter";

  const boundaries = [];
  for (let i = 0; i < slices.length; i++){
    const r = slices[i].getBoundingClientRect();
    boundaries.push({
      y: localY(stackEl, r.top),
      addr: items[i].start,
      bg: markerBgForSlice(slices, i, fallbackBg),
    });
  }
  {
    const last = slices[slices.length - 1];
    const r = last.getBoundingClientRect();
    boundaries.push({
      y: localYBottom(stackEl, r.bottom, last),
      addr: items[items.length - 1].end,
      bg: markerBgForSlice(slices, slices.length - 1, fallbackBg),
    });
  }

  const byY = new Map();
  for (const b of boundaries){
    const key = yKey(b.y);
    if (!byY.has(key)) byY.set(key, b);
  }

  const uniq = Array.from(byY.values()).sort((a,b)=>a.y-b.y);

  for (const b of uniq){
    const el = document.createElement("div");
    el.className = "boundaryOuter";
    el.style.top = Math.round(b.y) + "px";
    el.innerHTML =
      `<span class="markerPill" style="background:${b.bg};">${hex(b.addr)}</span>` +
      `<span class="tick"></span>`;
    layer.appendChild(el);
  }

  stackEl.appendChild(layer);
}

/* Address markers (inner lane) */
function renderInnerLaneMarkers(innerLaneEl, innerStackEl, items){
  innerLaneEl.innerHTML = "";
  innerLaneEl.className = "innerLane";

  const slices = Array.from(innerStackEl.querySelectorAll(":scope > .innerSlice"));
  if (!slices.length) return;

  const parentBlock = innerStackEl.closest(".slice, .innerSlice");
  const fallbackBg = parentBlock
    ? getComputedStyle(parentBlock).backgroundColor
    : getComputedStyle(innerStackEl).backgroundColor;

  const boundaries = [];
  for (let i = 0; i < slices.length; i++){
    const r = slices[i].getBoundingClientRect();
    boundaries.push({
      y: localY(innerStackEl, r.top),
      addr: items[i].start,
      bg: markerBgForSlice(slices, i, fallbackBg),
    });
  }
  {
    const last = slices[slices.length - 1];
    const r = last.getBoundingClientRect();
    boundaries.push({
      y: localYBottom(innerStackEl, r.bottom, last),
      addr: items[items.length - 1].end,
      bg: markerBgForSlice(slices, slices.length - 1, fallbackBg),
    });
  }

  const byY = new Map();
  for (const b of boundaries){
    const key = yKey(b.y);
    if (!byY.has(key)) byY.set(key, b);
  }

  const uniq = Array.from(byY.values()).sort((a,b)=>a.y-b.y);

  for (const b of uniq){
    const el = document.createElement("div");
    el.className = "laneBoundary";
    el.style.top = Math.round(b.y) + "px";
    el.innerHTML =
      `<span class="markerPill" style="background:${b.bg};">${hex(b.addr)}</span>` +
      `<span class="tick"></span>`;
    innerLaneEl.appendChild(el);
  }
}

/* Expand/collapse sizing base */
function rememberBaseHeight(blockEl, baseH){
  if (!blockEl.dataset.baseH){
    blockEl.dataset.baseH = String(baseH);
  }
}
function getBaseHeight(blockEl){
  const v = parseFloat(blockEl.dataset.baseH || "0");
  return Number.isFinite(v) && v > 0 ? v : 0;
}

/*  robust content height: last child bottom (works for deep collapse) */
function measureInnerStackContentHeight(innerStack){
  if (!innerStack) return 0;
  const kids = innerStack.querySelectorAll(":scope > .innerSlice");
  if (!kids.length) return 0;
  const last = kids[kids.length - 1];
  return (last.offsetTop + last.offsetHeight);
}

/* Expanded height measurement (FIXED) */
function requiredExpandedHeight(blockEl){
  const base = getBaseHeight(blockEl) || blockEl.offsetHeight;

  const inner = blockEl.querySelector(":scope > .inner");
  if (!inner || inner.style.display === "none") return base;

  const innerStack = inner.querySelector(":scope > .innerShell > .innerStack");
  if (!innerStack) return base;

  // force layout before measuring offsets
  void innerStack.offsetHeight;

  const contentH = measureInnerStackContentHeight(innerStack);
  const needed = contentH + INNER_PAD_Y;

  return Math.max(base, needed);
}

function domDepth(el){
  let d = 0, cur = el;
  while (cur && cur.parentElement){ d++; cur = cur.parentElement; }
  return d;
}

function isActuallyExpanded(blockEl){
  if (blockEl.classList.contains("expanded")) return true;
  const inner = blockEl.querySelector(":scope > .inner");
  if (!inner) return false;
  if (inner.style.display === "none") return false;
  const innerStack = inner.querySelector(":scope > .innerShell > .innerStack");
  return !!innerStack;
}

function listExpandedBlocks(){
  const all = Array.from(document.querySelectorAll(".slice, .innerSlice"));
  const expanded = all.filter(isActuallyExpanded);
  expanded.sort((a,b) => domDepth(b) - domDepth(a)); // deepest first
  return expanded;
}

/*  GLOBAL RELAYOUT: recompute ALL expanded blocks bottom-up until stable */
function relayoutAllExpanded(maxIters = 60){
  const stack = document.getElementById("stack");

  for (let iter = 0; iter < maxIters; iter++){
    const expanded = listExpandedBlocks();
    let changed = false;

    for (const el of expanded){
      const need = Math.round(requiredExpandedHeight(el));
      const curH = Math.round(parseFloat(el.style.height || el.offsetHeight));
      if (Math.abs(curH - need) >= 1){
        el.style.height = need + "px";
        changed = true;
      }
    }

    // layout flush so measurements reflect the new heights
    void stack.offsetHeight;

    if (!changed) break;
  }
}

function afterLayout2(fn){
  requestAnimationFrame(() => requestAnimationFrame(fn));
}
function afterLayout3(fn){
  requestAnimationFrame(() => requestAnimationFrame(() => requestAnimationFrame(fn)));
}

function refreshAllMarkers(){
  const stack = document.getElementById("stack");
  const root = byId.get(DATA.root.id);
  renderOuterBoundaryLayer(stack, itemsForNode(root));

  const expandedBlocks = listExpandedBlocks();
  for (const blk of expandedBlocks){
    const nodeId = blk.dataset.nodeId;
    if (!nodeId) continue;
    const node = byId.get(nodeId);
    if (!node) continue;

    const inner = blk.querySelector(":scope > .inner");
    if (!inner || inner.style.display === "none") continue;

    const lane = inner.querySelector(":scope > .innerShell > .innerLane");
    const innerStack = inner.querySelector(":scope > .innerShell > .innerStack");
    if (!lane || !innerStack) continue;

    renderInnerLaneMarkers(lane, innerStack, itemsForNode(node));
  }
}

function renderInner(parentNode, innerContainerEl, level, depth){
  const items = itemsForNode(parentNode);

  innerContainerEl.innerHTML = `
    <div class="innerShell">
      <div class="innerLane"></div>
      <div class="innerStack"></div>
    </div>
  `;
  const innerLaneEl = innerContainerEl.querySelector(".innerLane");
  const innerStackEl = innerContainerEl.querySelector(".innerStack");

  const { heights } = computeCompactHeights(items, MIN_PX_INNER, GAP_PX_INNER);

  items.forEach((it, idx) => {
    const el = document.createElement("div");
    el.className = "innerSlice " + depthClass(depth) + (it._isGap ? " gap" : "");
    el.dataset.nodeId = it._isGap ? "" : it.id;

    const baseH = heights[idx];
    el.style.height = baseH + "px";
    rememberBaseHeight(el, baseH);

    addInnerSizePill(el, it.size);

    const lab = document.createElement("div");
    lab.className = "label";
    lab.innerHTML = `<div class="name">${it.name}</div>`;
    el.appendChild(lab);

    if (it._isGap){
      el.addEventListener("click", (e) => e.stopPropagation());
    }

    if (!it._isGap){
      const drillable = hasChildren(it.id);

      el.addEventListener("click", (e) => {
        e.stopPropagation();
        if (!drillable) return;

        const expanded = el.classList.toggle("expanded");
        if (expanded){
          lab.style.display = "none";
          setBlockSizeVisible(el, false);

          const inner = document.createElement("div");
          inner.className = "inner";
          inner.style.display = "block";
          el.appendChild(inner);

          renderInner(byId.get(it.id), inner, level + 1, depth + 1);

          afterLayout3(() => {
            relayoutAllExpanded();
            refreshAllMarkers();
          });
        } else {
          const inner = el.querySelector(":scope > .inner");
          if (inner) inner.remove();

          lab.style.display = "";
          setBlockSizeVisible(el, true);
          el.style.height = getBaseHeight(el) + "px";

          afterLayout3(() => {
            relayoutAllExpanded();
            refreshAllMarkers();
          });
        }
      });
    }

    innerStackEl.appendChild(el);
  });

  afterLayout2(() => renderInnerLaneMarkers(innerLaneEl, innerStackEl, items));
}

function expandRecursively(blockEl, nodeId, depth){
  const node = byId.get(nodeId);
  if (!node || !hasChildren(nodeId)) return;

  blockEl.dataset.nodeId = nodeId;
  blockEl.classList.add("expanded");

  const lab = blockEl.querySelector(":scope > .label");
  if (lab) lab.style.display = "none";
  setBlockSizeVisible(blockEl, false);

  let inner = blockEl.querySelector(":scope > .inner");
  if (!inner){
    inner = document.createElement("div");
    inner.className = "inner";
    inner.style.display = "block";
    blockEl.appendChild(inner);
  } else {
    inner.style.display = "block";
  }

  renderInner(node, inner, depth + 1, depth + 1);

  afterLayout3(() => {
    const kids = itemsForNode(node).filter(it => !it._isGap);
    const childBlocks = Array.from(inner.querySelectorAll(":scope > .innerShell > .innerStack > .innerSlice"))
      .filter(el => !el.classList.contains("gap"));

    kids.forEach((child, idx) => {
      const childEl = childBlocks[idx];
      if (childEl && hasChildren(child.id)){
        expandRecursively(childEl, child.id, depth + 1);
      }
    });

    afterLayout3(() => {
      relayoutAllExpanded();
      refreshAllMarkers();
    });
  });
}

function collapseTopSliceKeepInner(sliceEl){
  sliceEl.classList.remove("expanded");
  setBlockSizeVisible(sliceEl, true);

  const lab = sliceEl.querySelector(":scope > .label");
  if (lab) lab.style.display = "";

  const inner = sliceEl.querySelector(":scope > .inner");
  if (inner){
    inner.style.display = "none";
    inner.innerHTML = "";
  }

  const base = getBaseHeight(sliceEl);
  if (base) sliceEl.style.height = base + "px";
}

function expandAll(){
  const stack = document.getElementById("stack");
  const root = byId.get(DATA.root.id);
  const items = itemsForNode(root);

  const slices = Array.from(stack.querySelectorAll(":scope > .slice"));
  slices.forEach((slice, idx) => {
    const it = items[idx];
    if (!it || it._isGap) return;
    if (!hasChildren(it.id)) return;
    expandRecursively(slice, it.id, 0);
  });

  afterLayout3(() => {
    relayoutAllExpanded();
    refreshAllMarkers();
  });
}

function collapseAll(){
  const stack = document.getElementById("stack");
  const slices = Array.from(stack.querySelectorAll(":scope > .slice"));
  slices.forEach(s => collapseTopSliceKeepInner(s));
  afterLayout3(() => {
    relayoutAllExpanded();
    refreshAllMarkers();
  });
}

/* Top-level render */
function renderTop(){
  const root = byId.get(DATA.root.id);
  const stack = document.getElementById("stack");
  stack.innerHTML = "";
  stack.style.height = "auto";

  const items = itemsForNode(root);

  const minRequired =
    items.filter(it => it._isGap).length * GAP_PX_OUTER +
    items.filter(it => !it._isGap).length * MIN_PX;

  const wrap = document.querySelector(".wrap");
  const visible = Math.max(320, wrap ? wrap.clientHeight : 900);
  const budget = Math.max(minRequired, visible);

  const HOME_MAX = 140;
  const { heights } = computeHeightsToFit(items, MIN_PX, HOME_MAX, budget, GAP_PX_OUTER);

  items.forEach((it, idx) => {
    const slice = document.createElement("div");
    slice.className = "slice depth-0" + (it._isGap ? " gap" : "");
    slice.dataset.nodeId = it._isGap ? "" : it.id;

    const baseH = heights[idx];
    slice.style.height = baseH + "px";
    rememberBaseHeight(slice, baseH);

    addOuterSizeMarker(slice, it.size);

    const label = document.createElement("div");
    label.className = "label";
    label.innerHTML = `<div class="name">${it.name}</div>`;
    slice.appendChild(label);

    const inner = document.createElement("div");
    inner.className = "inner";
    inner.style.display = "none";
    slice.appendChild(inner);

    if (it._isGap){
      slice.addEventListener("click", (e) => e.stopPropagation());
    }

    if (!it._isGap){
      const drillable = hasChildren(it.id);

      slice.addEventListener("click", (e) => {
        e.stopPropagation();
        if (!drillable) return;

        const expanded = slice.classList.toggle("expanded");
        if (expanded){
          inner.style.display = "block";
          setBlockSizeVisible(slice, false);
          label.style.display = "none";

          renderInner(byId.get(it.id), inner, 1, 1);

          afterLayout3(() => {
            relayoutAllExpanded();
            refreshAllMarkers();
          });
        } else {
          collapseTopSliceKeepInner(slice);
          afterLayout3(() => {
            relayoutAllExpanded();
            refreshAllMarkers();
          });
        }
      });
    }

    stack.appendChild(slice);
  });

  afterLayout3(() => {
    relayoutAllExpanded();
    refreshAllMarkers();
  });
}

/* Buttons */
document.getElementById("collapseAllBtn").addEventListener("click", collapseAll);
document.getElementById("expandAllBtn").addEventListener("click", expandAll);

/* Init */
renderTop();
</script>
</body>
</html>
