--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml nx3_top.twx nx3_top.ncd -o nx3_top.twr nx3_top.pcf -ucf
nx3.ucf

Design file:              nx3_top.ncd
Physical constraint file: nx3_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
segments<0> |        10.930(R)|      SLOW  |         4.376(R)|      FAST  |clk_BUFGP         |   0.000|
segments<1> |        10.941(R)|      SLOW  |         4.383(R)|      FAST  |clk_BUFGP         |   0.000|
segments<2> |        11.102(R)|      SLOW  |         4.394(R)|      FAST  |clk_BUFGP         |   0.000|
segments<3> |        11.245(R)|      SLOW  |         4.533(R)|      FAST  |clk_BUFGP         |   0.000|
segments<4> |        11.260(R)|      SLOW  |         4.466(R)|      FAST  |clk_BUFGP         |   0.000|
segments<5> |        11.408(R)|      SLOW  |         4.535(R)|      FAST  |clk_BUFGP         |   0.000|
segments<6> |        11.378(R)|      SLOW  |         4.528(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.363|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<0>    |leds<0>        |    8.631|
switches<1>    |leds<1>        |    8.924|
switches<2>    |leds<2>        |    8.546|
switches<3>    |leds<3>        |    9.361|
switches<4>    |leds<4>        |    8.092|
switches<5>    |leds<5>        |    8.095|
switches<6>    |leds<6>        |    8.081|
switches<7>    |leds<7>        |    8.726|
---------------+---------------+---------+


Analysis completed Thu Nov 09 15:34:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



