 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LBP
Version: T-2022.03
Date   : Wed Aug  2 15:32:02 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: gray_data[4]
              (input port clocked by clk)
  Endpoint: lbp_data_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LBP                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  gray_data[4] (in)                        0.04       5.54 f
  U370/Y (NAND2BX1)                        0.24       5.77 r
  U505/Y (OR2X1)                           0.26       6.04 r
  U371/Y (NAND3X1)                         0.27       6.31 f
  U387/Y (OAI222X1)                        0.50       6.81 r
  U497/Y (AOI2BB2X4)                       0.16       6.97 f
  U558/Y (AO21X4)                          0.42       7.39 f
  U377/Y (AND2X2)                          0.33       7.72 f
  U369/Y (AND2X2)                          0.23       7.95 f
  U395/Y (AND2X2)                          0.23       8.18 f
  U396/Y (AND2X2)                          0.23       8.41 f
  U391/Y (AND2X2)                          0.24       8.65 f
  U368/Y (AND2X2)                          0.24       8.88 f
  U381/Y (AND2X2)                          0.24       9.12 f
  U372/Y (CLKINVX1)                        0.12       9.24 r
  U367/Y (NAND2X1)                         0.13       9.37 f
  U366/Y (NAND2X1)                         0.23       9.60 r
  U403/Y (AO22X4)                          0.21       9.81 r
  U507/Y (NOR4X4)                          0.09       9.90 f
  U410/Y (OR2X6)                           0.18      10.08 f
  U333/Y (NAND2X2)                         0.09      10.17 r
  lbp_data_reg_7_/D (DFFRX1)               0.00      10.17 r
  data arrival time                                  10.17

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  lbp_data_reg_7_/CK (DFFRX1)              0.00      10.40 r
  library setup time                      -0.23      10.17
  data required time                                 10.17
  -----------------------------------------------------------
  data required time                                 10.17
  data arrival time                                 -10.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
