Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 21:23:45 2024
| Host         : Boom running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    89          
TIMING-16  Warning           Large setup violation          7           
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (161)
5. checking no_input_delay (11)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: hxd/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (161)
--------------------------------------------------
 There are 161 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.739      -12.308                     21                 1802        0.215        0.000                      0                 1802        4.500        0.000                       0                  1761  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.739      -12.308                     21                 1802        0.215        0.000                      0                 1802        4.500        0.000                       0                  1761  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           21  Failing Endpoints,  Worst Slack       -1.739ns,  Total Violation      -12.308ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.739ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.075ns  (logic 3.694ns (33.354%)  route 7.381ns (66.646%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.541     5.062    vga/clk
    SLICE_X35Y68         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.637     6.154    vga/w_x[4]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.828 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.828    vga/addr_reg_reg_i_111_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.050 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.672     7.723    vga/at/compute_ascii_index_return0[4]
    SLICE_X33Y69         LUT2 (Prop_lut2_I0_O)        0.299     8.022 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     8.022    vga/addr_reg_reg_i_109_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.249 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=6, routed)           0.897     9.145    vga/at/compute_ascii_index_return[4]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.303     9.448 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.707    10.156    vga/addr_reg_reg_i_41_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I1_O)        0.124    10.280 r  vga/addr_reg_reg_i_854/O
                         net (fo=70, routed)          0.893    11.173    grid/addr_reg_reg_i_470_1
    SLICE_X30Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.297 r  grid/addr_reg_reg_i_640/O
                         net (fo=2, routed)           0.000    11.297    grid/addr_reg_reg_i_640_n_0
    SLICE_X30Y74         MUXF7 (Prop_muxf7_I0_O)      0.209    11.506 r  grid/addr_reg_reg_i_477/O
                         net (fo=1, routed)           0.775    12.281    grid/addr_reg_reg_i_477_n_0
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.297    12.578 r  grid/addr_reg_reg_i_230/O
                         net (fo=2, routed)           0.443    13.021    grid/addr_reg_reg_i_230_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I1_O)        0.124    13.145 r  grid/addr_reg_reg_i_125/O
                         net (fo=4, routed)           0.965    14.111    grid/addr_reg_reg_i_125_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.235 r  grid/addr_reg_reg_i_53/O
                         net (fo=1, routed)           0.000    14.235    grid/addr_reg_reg_i_53_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I1_O)      0.214    14.449 r  grid/addr_reg_reg_i_18/O
                         net (fo=1, routed)           0.722    15.170    vga/addr_reg_reg_3
    SLICE_X47Y76         LUT6 (Prop_lut6_I3_O)        0.297    15.467 r  vga/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.670    16.137    at/rom/ADDRARDADDR[8]
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.471    14.812    at/rom/clk
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.398    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -16.137    
  -------------------------------------------------------------------
                         slack                                 -1.739    

Slack (VIOLATED) :        -1.701ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.037ns  (logic 3.704ns (33.561%)  route 7.333ns (66.439%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.541     5.062    vga/clk
    SLICE_X35Y68         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.637     6.154    vga/w_x[4]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.828 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.828    vga/addr_reg_reg_i_111_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.050 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.672     7.723    vga/at/compute_ascii_index_return0[4]
    SLICE_X33Y69         LUT2 (Prop_lut2_I0_O)        0.299     8.022 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     8.022    vga/addr_reg_reg_i_109_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.249 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=6, routed)           0.897     9.145    vga/at/compute_ascii_index_return[4]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.303     9.448 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.703    10.152    vga/addr_reg_reg_i_41_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I1_O)        0.124    10.276 r  vga/addr_reg_reg_i_810/O
                         net (fo=70, routed)          0.901    11.177    grid/addr_reg_reg_i_457_1
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.301 r  grid/addr_reg_reg_i_597/O
                         net (fo=2, routed)           0.000    11.301    grid/addr_reg_reg_i_597_n_0
    SLICE_X36Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    11.518 r  grid/addr_reg_reg_i_453/O
                         net (fo=1, routed)           0.595    12.113    grid/addr_reg_reg_i_453_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.299    12.412 r  grid/addr_reg_reg_i_221/O
                         net (fo=1, routed)           0.916    13.327    grid/addr_reg_reg_i_221_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.451 r  grid/addr_reg_reg_i_99/O
                         net (fo=2, routed)           0.746    14.197    grid/addr_reg_reg_i_99_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124    14.321 r  grid/addr_reg_reg_i_38/O
                         net (fo=1, routed)           0.000    14.321    grid/addr_reg_reg_i_38_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    14.533 r  grid/addr_reg_reg_i_11/O
                         net (fo=1, routed)           0.601    15.134    vga/addr_reg_reg
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.299    15.433 r  vga/addr_reg_reg_i_1/O
                         net (fo=1, routed)           0.665    16.099    at/rom/ADDRARDADDR[10]
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.471    14.812    at/rom/clk
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.398    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -16.099    
  -------------------------------------------------------------------
                         slack                                 -1.701    

Slack (VIOLATED) :        -1.700ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.036ns  (logic 3.466ns (31.406%)  route 7.570ns (68.594%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.541     5.062    vga/clk
    SLICE_X35Y68         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.637     6.154    vga/w_x[4]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.828 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.828    vga/addr_reg_reg_i_111_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.050 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.672     7.723    vga/at/compute_ascii_index_return0[4]
    SLICE_X33Y69         LUT2 (Prop_lut2_I0_O)        0.299     8.022 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     8.022    vga/addr_reg_reg_i_109_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.249 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=6, routed)           0.897     9.145    vga/at/compute_ascii_index_return[4]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.303     9.448 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.584    10.032    vga/addr_reg_reg_i_41_n_0
    SLICE_X35Y69         LUT3 (Prop_lut3_I0_O)        0.124    10.156 r  vga/addr_reg_reg_i_655/O
                         net (fo=77, routed)          1.130    11.287    grid/addr_reg_reg_i_680_0
    SLICE_X43Y70         LUT4 (Prop_lut4_I1_O)        0.124    11.411 r  grid/addr_reg_reg_i_791/O
                         net (fo=1, routed)           0.636    12.047    grid/addr_reg_reg_i_791_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  grid/addr_reg_reg_i_409/O
                         net (fo=2, routed)           0.795    12.966    grid/addr_reg_reg_i_409_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.090 r  grid/addr_reg_reg_i_201/O
                         net (fo=2, routed)           0.849    13.940    grid/addr_reg_reg_i_201_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.064 r  grid/addr_reg_reg_i_121/O
                         net (fo=1, routed)           0.000    14.064    vga/addr_reg_reg_i_14_0
    SLICE_X45Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    14.309 r  vga/addr_reg_reg_i_44/O
                         net (fo=1, routed)           0.000    14.309    vga/addr_reg_reg_i_44_n_0
    SLICE_X45Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    14.413 r  vga/addr_reg_reg_i_14/O
                         net (fo=1, routed)           0.700    15.113    vga/addr_reg_reg_i_14_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I1_O)        0.316    15.429 r  vga/addr_reg_reg_i_2/O
                         net (fo=1, routed)           0.670    16.098    at/rom/ADDRARDADDR[9]
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.471    14.812    at/rom/clk
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.398    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                 -1.700    

Slack (VIOLATED) :        -1.676ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.011ns  (logic 3.465ns (31.468%)  route 7.546ns (68.532%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.541     5.062    vga/clk
    SLICE_X35Y68         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.637     6.154    vga/w_x[4]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.828 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.828    vga/addr_reg_reg_i_111_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.050 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.672     7.723    vga/at/compute_ascii_index_return0[4]
    SLICE_X33Y69         LUT2 (Prop_lut2_I0_O)        0.299     8.022 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     8.022    vga/addr_reg_reg_i_109_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.249 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=6, routed)           0.897     9.145    vga/at/compute_ascii_index_return[4]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.303     9.448 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.584    10.032    vga/addr_reg_reg_i_41_n_0
    SLICE_X35Y69         LUT3 (Prop_lut3_I0_O)        0.124    10.156 r  vga/addr_reg_reg_i_655/O
                         net (fo=77, routed)          1.077    11.234    grid/addr_reg_reg_i_680_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I1_O)        0.124    11.358 r  grid/addr_reg_reg_i_788/O
                         net (fo=2, routed)           0.601    11.959    grid/addr_reg_reg_i_788_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I3_O)        0.124    12.083 r  grid/addr_reg_reg_i_593/O
                         net (fo=1, routed)           0.734    12.817    grid/addr_reg_reg_i_593_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124    12.941 r  grid/addr_reg_reg_i_286/O
                         net (fo=4, routed)           1.165    14.106    grid/addr_reg_reg_i_286_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.230 r  grid/addr_reg_reg_i_137/O
                         net (fo=1, routed)           0.000    14.230    vga/addr_reg_reg_i_20_0
    SLICE_X46Y74         MUXF7 (Prop_muxf7_I1_O)      0.247    14.477 r  vga/addr_reg_reg_i_56/O
                         net (fo=1, routed)           0.000    14.477    vga/addr_reg_reg_i_56_n_0
    SLICE_X46Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    14.575 r  vga/addr_reg_reg_i_20/O
                         net (fo=1, routed)           0.639    15.213    vga/addr_reg_reg_i_20_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I1_O)        0.319    15.532 r  vga/addr_reg_reg_i_4/O
                         net (fo=1, routed)           0.541    16.073    at/rom/ADDRARDADDR[7]
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.471    14.812    at/rom/clk
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.398    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -16.073    
  -------------------------------------------------------------------
                         slack                                 -1.676    

Slack (VIOLATED) :        -1.650ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.985ns  (logic 3.699ns (33.672%)  route 7.286ns (66.328%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.541     5.062    vga/clk
    SLICE_X35Y68         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.637     6.154    vga/w_x[4]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.828 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.828    vga/addr_reg_reg_i_111_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.050 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.672     7.723    vga/at/compute_ascii_index_return0[4]
    SLICE_X33Y69         LUT2 (Prop_lut2_I0_O)        0.299     8.022 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     8.022    vga/addr_reg_reg_i_109_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.249 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=6, routed)           0.897     9.145    vga/at/compute_ascii_index_return[4]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.303     9.448 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.596    10.045    vga/addr_reg_reg_i_41_n_0
    SLICE_X33Y71         LUT3 (Prop_lut3_I0_O)        0.124    10.169 r  vga/addr_reg_reg_i_853/O
                         net (fo=70, routed)          0.921    11.090    grid/addr_reg_reg_i_470_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.214 r  grid/addr_reg_reg_i_891/O
                         net (fo=2, routed)           0.000    11.214    grid/addr_reg_reg_i_891_n_0
    SLICE_X34Y74         MUXF7 (Prop_muxf7_I0_O)      0.209    11.423 r  grid/addr_reg_reg_i_496/O
                         net (fo=1, routed)           0.589    12.011    grid/addr_reg_reg_i_496_n_0
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.297    12.308 r  grid/addr_reg_reg_i_237/O
                         net (fo=2, routed)           0.760    13.069    grid/addr_reg_reg_i_237_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I1_O)        0.124    13.193 r  grid/addr_reg_reg_i_133/O
                         net (fo=4, routed)           0.822    14.015    grid/addr_reg_reg_i_133_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.139 r  grid/addr_reg_reg_i_71/O
                         net (fo=1, routed)           0.000    14.139    grid/addr_reg_reg_i_71_n_0
    SLICE_X41Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.356 r  grid/addr_reg_reg_i_27/O
                         net (fo=1, routed)           0.713    15.068    vga/addr_reg_reg_9
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.299    15.367 r  vga/addr_reg_reg_i_6/O
                         net (fo=1, routed)           0.680    16.047    at/rom/ADDRARDADDR[5]
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.471    14.812    at/rom/clk
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.398    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -16.047    
  -------------------------------------------------------------------
                         slack                                 -1.650    

Slack (VIOLATED) :        -1.558ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 3.423ns (31.421%)  route 7.471ns (68.578%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.541     5.062    vga/clk
    SLICE_X35Y68         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.637     6.154    vga/w_x[4]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.828 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.828    vga/addr_reg_reg_i_111_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.050 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.672     7.723    vga/at/compute_ascii_index_return0[4]
    SLICE_X33Y69         LUT2 (Prop_lut2_I0_O)        0.299     8.022 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     8.022    vga/addr_reg_reg_i_109_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.249 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=6, routed)           0.897     9.145    vga/at/compute_ascii_index_return[4]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.303     9.448 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.739    10.187    vga/addr_reg_reg_i_41_n_0
    SLICE_X35Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.311 r  vga/addr_reg_reg_i_1048/O
                         net (fo=70, routed)          0.690    11.001    grid/addr_reg_reg_i_767_1
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.125 r  grid/addr_reg_reg_i_735/O
                         net (fo=3, routed)           0.844    11.969    grid/addr_reg_reg_i_735_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.124    12.093 r  grid/addr_reg_reg_i_578/O
                         net (fo=2, routed)           0.993    13.086    grid/addr_reg_reg_i_578_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124    13.210 r  grid/addr_reg_reg_i_279/O
                         net (fo=4, routed)           1.014    14.224    grid/addr_reg_reg_i_279_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.348 r  grid/addr_reg_reg_i_146/O
                         net (fo=1, routed)           0.000    14.348    grid/addr_reg_reg_i_146_n_0
    SLICE_X44Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    14.560 r  grid/addr_reg_reg_i_63/O
                         net (fo=1, routed)           0.000    14.560    vga/addr_reg_reg_17
    SLICE_X44Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.654 r  vga/addr_reg_reg_i_23/O
                         net (fo=1, routed)           0.443    15.097    vga/addr_reg_reg_i_23_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I1_O)        0.316    15.413 r  vga/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.542    15.956    at/rom/ADDRARDADDR[6]
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.471    14.812    at/rom/clk
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.398    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -15.956    
  -------------------------------------------------------------------
                         slack                                 -1.558    

Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.743ns  (logic 3.428ns (31.910%)  route 7.315ns (68.090%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.541     5.062    vga/clk
    SLICE_X35Y68         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.637     6.154    vga/w_x[4]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.828 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.828    vga/addr_reg_reg_i_111_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.050 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.672     7.723    vga/at/compute_ascii_index_return0[4]
    SLICE_X33Y69         LUT2 (Prop_lut2_I0_O)        0.299     8.022 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     8.022    vga/addr_reg_reg_i_109_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.249 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=6, routed)           0.897     9.145    vga/at/compute_ascii_index_return[4]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.303     9.448 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.874    10.322    vga/addr_reg_reg_i_41_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I1_O)        0.124    10.446 r  vga/addr_reg_reg_i_942/O
                         net (fo=70, routed)          0.956    11.402    grid/addr_reg_reg_i_546_1
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.526 r  grid/addr_reg_reg_i_591/O
                         net (fo=2, routed)           0.574    12.100    grid/addr_reg_reg_i_591_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I5_O)        0.124    12.224 r  grid/addr_reg_reg_i_284/O
                         net (fo=2, routed)           0.768    12.992    grid/addr_reg_reg_i_284_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.116 r  grid/addr_reg_reg_i_159/O
                         net (fo=2, routed)           0.984    14.100    grid/addr_reg_reg_i_159_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.224 r  grid/addr_reg_reg_i_187/O
                         net (fo=1, routed)           0.000    14.224    grid/addr_reg_reg_i_187_n_0
    SLICE_X43Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.441 r  grid/addr_reg_reg_i_84/O
                         net (fo=1, routed)           0.000    14.441    grid/addr_reg_reg_i_84_n_0
    SLICE_X43Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.535 r  grid/addr_reg_reg_i_31/O
                         net (fo=1, routed)           0.411    14.946    vga/addr_reg_reg_12
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.316    15.262 r  vga/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.543    15.805    at/rom/ADDRARDADDR[4]
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.471    14.812    at/rom/clk
    RAMB18_X1Y30         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.398    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -15.805    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 grid/iterator_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[459]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.009ns  (logic 3.592ns (35.889%)  route 6.417ns (64.111%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.551     5.072    grid/clk
    SLICE_X35Y58         FDCE                                         r  grid/iterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  grid/iterator_reg[0]/Q
                         net (fo=16, routed)          0.695     6.223    grid/iterator_reg_n_0_[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.879 r  grid/ascii_grid_flat_reg[1679]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.879    grid/ascii_grid_flat_reg[1679]_i_22_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.213 r  grid/ascii_grid_flat_reg[1280]_i_9/O[1]
                         net (fo=2, routed)           0.612     7.825    grid/ascii_grid_flat3[5]
    SLICE_X30Y60         LUT6 (Prop_lut6_I0_O)        0.303     8.128 r  grid/ascii_grid_flat[1280]_i_10/O
                         net (fo=6, routed)           0.757     8.885    grid/ascii_grid_flat[1280]_i_10_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.009 r  grid/ascii_grid_flat[1280]_i_6/O
                         net (fo=1, routed)           0.000     9.009    grid/ascii_grid_flat[1280]_i_6_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.589 f  grid/ascii_grid_flat_reg[1280]_i_2/O[2]
                         net (fo=69, routed)          0.568    10.157    grid/ascii_grid_flat1[11]
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.459 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1537]_i_5/O
                         net (fo=6, routed)           0.445    10.904    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1537]_i_5_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.028 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1679]_i_12/O
                         net (fo=2, routed)           0.574    11.602    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1679]_i_12_n_0
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.117    11.719 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1651]_i_5/O
                         net (fo=9, routed)           1.350    13.069    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1651]_i_5_n_0
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.348    13.417 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1675]_i_4/O
                         net (fo=16, routed)          0.890    14.307    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1675]_i_4_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I4_O)        0.124    14.431 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1483]_i_2/O
                         net (fo=6, routed)           0.526    14.957    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1483]_i_2_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124    15.081 r  grid/ascii_grid_flat[459]_i_1/O
                         net (fo=1, routed)           0.000    15.081    grid/ascii_grid_flat[459]_i_1_n_0
    SLICE_X37Y89         FDRE                                         r  grid/ascii_grid_flat_reg[459]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.433    14.774    grid/clk
    SLICE_X37Y89         FDRE                                         r  grid/ascii_grid_flat_reg[459]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)        0.031    14.956    grid/ascii_grid_flat_reg[459]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 grid/iterator_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[795]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 3.592ns (35.934%)  route 6.404ns (64.066%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.551     5.072    grid/clk
    SLICE_X35Y58         FDCE                                         r  grid/iterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  grid/iterator_reg[0]/Q
                         net (fo=16, routed)          0.695     6.223    grid/iterator_reg_n_0_[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.879 r  grid/ascii_grid_flat_reg[1679]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.879    grid/ascii_grid_flat_reg[1679]_i_22_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.213 r  grid/ascii_grid_flat_reg[1280]_i_9/O[1]
                         net (fo=2, routed)           0.612     7.825    grid/ascii_grid_flat3[5]
    SLICE_X30Y60         LUT6 (Prop_lut6_I0_O)        0.303     8.128 r  grid/ascii_grid_flat[1280]_i_10/O
                         net (fo=6, routed)           0.757     8.885    grid/ascii_grid_flat[1280]_i_10_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.009 r  grid/ascii_grid_flat[1280]_i_6/O
                         net (fo=1, routed)           0.000     9.009    grid/ascii_grid_flat[1280]_i_6_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.589 f  grid/ascii_grid_flat_reg[1280]_i_2/O[2]
                         net (fo=69, routed)          0.568    10.157    grid/ascii_grid_flat1[11]
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.459 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1537]_i_5/O
                         net (fo=6, routed)           0.445    10.904    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1537]_i_5_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.028 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1679]_i_12/O
                         net (fo=2, routed)           0.574    11.602    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1679]_i_12_n_0
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.117    11.719 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1651]_i_5/O
                         net (fo=9, routed)           1.350    13.069    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1651]_i_5_n_0
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.348    13.417 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1675]_i_4/O
                         net (fo=16, routed)          0.842    14.259    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1675]_i_4_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.124    14.383 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1563]_i_2/O
                         net (fo=7, routed)           0.561    14.944    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1563]_i_2_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.068 r  grid/ascii_grid_flat[795]_i_1/O
                         net (fo=1, routed)           0.000    15.068    grid/ascii_grid_flat[795]_i_1_n_0
    SLICE_X39Y84         FDRE                                         r  grid/ascii_grid_flat_reg[795]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.429    14.770    grid/clk
    SLICE_X39Y84         FDRE                                         r  grid/ascii_grid_flat_reg[795]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y84         FDRE (Setup_fdre_C_D)        0.032    14.953    grid/ascii_grid_flat_reg[795]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -15.068    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 grid/iterator_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[283]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.991ns  (logic 3.592ns (35.952%)  route 6.399ns (64.048%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.551     5.072    grid/clk
    SLICE_X35Y58         FDCE                                         r  grid/iterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  grid/iterator_reg[0]/Q
                         net (fo=16, routed)          0.695     6.223    grid/iterator_reg_n_0_[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.879 r  grid/ascii_grid_flat_reg[1679]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.879    grid/ascii_grid_flat_reg[1679]_i_22_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.213 r  grid/ascii_grid_flat_reg[1280]_i_9/O[1]
                         net (fo=2, routed)           0.612     7.825    grid/ascii_grid_flat3[5]
    SLICE_X30Y60         LUT6 (Prop_lut6_I0_O)        0.303     8.128 r  grid/ascii_grid_flat[1280]_i_10/O
                         net (fo=6, routed)           0.757     8.885    grid/ascii_grid_flat[1280]_i_10_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.009 r  grid/ascii_grid_flat[1280]_i_6/O
                         net (fo=1, routed)           0.000     9.009    grid/ascii_grid_flat[1280]_i_6_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.589 f  grid/ascii_grid_flat_reg[1280]_i_2/O[2]
                         net (fo=69, routed)          0.568    10.157    grid/ascii_grid_flat1[11]
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.459 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1537]_i_5/O
                         net (fo=6, routed)           0.445    10.904    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1537]_i_5_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.028 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1679]_i_12/O
                         net (fo=2, routed)           0.574    11.602    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1679]_i_12_n_0
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.117    11.719 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1651]_i_5/O
                         net (fo=9, routed)           1.350    13.069    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1651]_i_5_n_0
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.348    13.417 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1675]_i_4/O
                         net (fo=16, routed)          0.842    14.259    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1675]_i_4_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.124    14.383 r  grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1563]_i_2/O
                         net (fo=7, routed)           0.556    14.939    grid/ascii_grid_flat0_inferred__0/ascii_grid_flat[1563]_i_2_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.063 r  grid/ascii_grid_flat[283]_i_1/O
                         net (fo=1, routed)           0.000    15.063    grid/ascii_grid_flat[283]_i_1_n_0
    SLICE_X39Y84         FDRE                                         r  grid/ascii_grid_flat_reg[283]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.429    14.770    grid/clk
    SLICE_X39Y84         FDRE                                         r  grid/ascii_grid_flat_reg[283]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y84         FDRE (Setup_fdre_C_D)        0.031    14.952    grid/ascii_grid_flat_reg[283]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                 -0.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[978]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[978]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.555     1.438    grid/clk
    SLICE_X38Y67         FDRE                                         r  grid/ascii_grid_flat_reg[978]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  grid/ascii_grid_flat_reg[978]/Q
                         net (fo=2, routed)           0.127     1.729    grid/ascii_grid_flat[978]
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  grid/ascii_grid_flat[978]_i_1/O
                         net (fo=1, routed)           0.000     1.774    grid/ascii_grid_flat[978]_i_1_n_0
    SLICE_X38Y67         FDRE                                         r  grid/ascii_grid_flat_reg[978]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.821     1.949    grid/clk
    SLICE_X38Y67         FDRE                                         r  grid/ascii_grid_flat_reg[978]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.121     1.559    grid/ascii_grid_flat_reg[978]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[1255]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1255]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.554     1.437    grid/clk
    SLICE_X14Y77         FDRE                                         r  grid/ascii_grid_flat_reg[1255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  grid/ascii_grid_flat_reg[1255]/Q
                         net (fo=2, routed)           0.127     1.728    grid/ascii_grid_flat[1255]
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  grid/ascii_grid_flat[1255]_i_1/O
                         net (fo=1, routed)           0.000     1.773    grid/ascii_grid_flat[1255]_i_1_n_0
    SLICE_X14Y77         FDRE                                         r  grid/ascii_grid_flat_reg[1255]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.820     1.948    grid/clk
    SLICE_X14Y77         FDRE                                         r  grid/ascii_grid_flat_reg[1255]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X14Y77         FDRE (Hold_fdre_C_D)         0.121     1.558    grid/ascii_grid_flat_reg[1255]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[1574]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1574]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.556     1.439    grid/clk
    SLICE_X49Y69         FDRE                                         r  grid/ascii_grid_flat_reg[1574]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  grid/ascii_grid_flat_reg[1574]/Q
                         net (fo=2, routed)           0.122     1.702    grid/ascii_grid_flat[1574]
    SLICE_X49Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.747 r  grid/ascii_grid_flat[1574]_i_1/O
                         net (fo=1, routed)           0.000     1.747    grid/ascii_grid_flat[1574]_i_1_n_0
    SLICE_X49Y69         FDRE                                         r  grid/ascii_grid_flat_reg[1574]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.823     1.951    grid/clk
    SLICE_X49Y69         FDRE                                         r  grid/ascii_grid_flat_reg[1574]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.092     1.531    grid/ascii_grid_flat_reg[1574]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[756]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[756]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.049%)  route 0.124ns (39.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.557     1.440    grid/clk
    SLICE_X31Y65         FDRE                                         r  grid/ascii_grid_flat_reg[756]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  grid/ascii_grid_flat_reg[756]/Q
                         net (fo=2, routed)           0.124     1.705    grid/ascii_grid_flat[756]
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.750 r  grid/ascii_grid_flat[756]_i_1/O
                         net (fo=1, routed)           0.000     1.750    grid/ascii_grid_flat[756]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  grid/ascii_grid_flat_reg[756]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.823     1.951    grid/clk
    SLICE_X31Y65         FDRE                                         r  grid/ascii_grid_flat_reg[756]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.092     1.532    grid/ascii_grid_flat_reg[756]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[212]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[212]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.856%)  route 0.125ns (40.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.557     1.440    grid/clk
    SLICE_X33Y64         FDRE                                         r  grid/ascii_grid_flat_reg[212]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  grid/ascii_grid_flat_reg[212]/Q
                         net (fo=2, routed)           0.125     1.706    grid/ascii_grid_flat[212]
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  grid/ascii_grid_flat[212]_i_1/O
                         net (fo=1, routed)           0.000     1.751    grid/ascii_grid_flat[212]_i_1_n_0
    SLICE_X33Y64         FDRE                                         r  grid/ascii_grid_flat_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.824     1.952    grid/clk
    SLICE_X33Y64         FDRE                                         r  grid/ascii_grid_flat_reg[212]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.092     1.532    grid/ascii_grid_flat_reg[212]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[217]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.856%)  route 0.125ns (40.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.559     1.442    grid/clk
    SLICE_X43Y88         FDRE                                         r  grid/ascii_grid_flat_reg[217]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  grid/ascii_grid_flat_reg[217]/Q
                         net (fo=2, routed)           0.125     1.708    grid/ascii_grid_flat[217]
    SLICE_X43Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  grid/ascii_grid_flat[217]_i_1/O
                         net (fo=1, routed)           0.000     1.753    grid/ascii_grid_flat[217]_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  grid/ascii_grid_flat_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.829     1.956    grid/clk
    SLICE_X43Y88         FDRE                                         r  grid/ascii_grid_flat_reg[217]/C
                         clock pessimism             -0.514     1.442    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.092     1.534    grid/ascii_grid_flat_reg[217]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.856%)  route 0.125ns (40.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.559     1.442    grid/clk
    SLICE_X51Y66         FDRE                                         r  grid/ascii_grid_flat_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  grid/ascii_grid_flat_reg[26]/Q
                         net (fo=2, routed)           0.125     1.708    grid/ascii_grid_flat[26]
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  grid/ascii_grid_flat[26]_i_1/O
                         net (fo=1, routed)           0.000     1.753    grid/ascii_grid_flat[26]_i_1_n_0
    SLICE_X51Y66         FDRE                                         r  grid/ascii_grid_flat_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.827     1.955    grid/clk
    SLICE_X51Y66         FDRE                                         r  grid/ascii_grid_flat_reg[26]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.092     1.534    grid/ascii_grid_flat_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[1181]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1181]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.856%)  route 0.125ns (40.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.556     1.439    grid/clk
    SLICE_X39Y83         FDRE                                         r  grid/ascii_grid_flat_reg[1181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  grid/ascii_grid_flat_reg[1181]/Q
                         net (fo=2, routed)           0.125     1.705    grid/ascii_grid_flat[1181]
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.750 r  grid/ascii_grid_flat[1181]_i_1/O
                         net (fo=1, routed)           0.000     1.750    grid/ascii_grid_flat[1181]_i_1_n_0
    SLICE_X39Y83         FDRE                                         r  grid/ascii_grid_flat_reg[1181]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.822     1.950    grid/clk
    SLICE_X39Y83         FDRE                                         r  grid/ascii_grid_flat_reg[1181]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X39Y83         FDRE (Hold_fdre_C_D)         0.092     1.531    grid/ascii_grid_flat_reg[1181]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[1652]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1652]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.530%)  route 0.132ns (41.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.556     1.439    grid/clk
    SLICE_X28Y66         FDRE                                         r  grid/ascii_grid_flat_reg[1652]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  grid/ascii_grid_flat_reg[1652]/Q
                         net (fo=2, routed)           0.132     1.712    grid/ascii_grid_flat[1652]
    SLICE_X28Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  grid/ascii_grid_flat[1652]_i_1/O
                         net (fo=1, routed)           0.000     1.757    grid/ascii_grid_flat[1652]_i_1_n_0
    SLICE_X28Y66         FDRE                                         r  grid/ascii_grid_flat_reg[1652]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.824     1.951    grid/clk
    SLICE_X28Y66         FDRE                                         r  grid/ascii_grid_flat_reg[1652]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X28Y66         FDRE (Hold_fdre_C_D)         0.092     1.531    grid/ascii_grid_flat_reg[1652]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.199%)  route 0.134ns (41.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.558     1.441    grid/clk
    SLICE_X44Y65         FDRE                                         r  grid/ascii_grid_flat_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  grid/ascii_grid_flat_reg[398]/Q
                         net (fo=2, routed)           0.134     1.716    grid/ascii_grid_flat[398]
    SLICE_X44Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.761 r  grid/ascii_grid_flat[398]_i_1/O
                         net (fo=1, routed)           0.000     1.761    grid/ascii_grid_flat[398]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  grid/ascii_grid_flat_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.826     1.953    grid/clk
    SLICE_X44Y65         FDRE                                         r  grid/ascii_grid_flat_reg[398]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.092     1.533    grid/ascii_grid_flat_reg[398]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30   at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y76    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y76    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y76    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y76    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y76    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y76    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y76    rgb_reg_reg[11]_lopt_replica_2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/RX/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.388ns  (logic 4.554ns (43.837%)  route 5.834ns (56.163%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[6]/C
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/RX/data_out_reg[6]/Q
                         net (fo=3, routed)           1.559     2.077    uart/RX/data_out_reg[7]_0[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  uart/RX/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.830     3.030    uart/RX/sel0[2]
    SLICE_X14Y32         LUT4 (Prop_lut4_I1_O)        0.152     3.182 r  uart/RX/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.446     6.628    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    10.388 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.388    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.331ns  (logic 4.525ns (43.803%)  route 5.805ns (56.197%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[6]/C
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/RX/data_out_reg[6]/Q
                         net (fo=3, routed)           1.559     2.077    uart/RX/data_out_reg[7]_0[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  uart/RX/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.840     3.040    uart/RX/sel0[2]
    SLICE_X14Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.190 r  uart/RX/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.407     6.597    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    10.331 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.331    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.081ns  (logic 4.470ns (44.345%)  route 5.611ns (55.655%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[6]/C
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/RX/data_out_reg[6]/Q
                         net (fo=3, routed)           1.559     2.077    uart/RX/data_out_reg[7]_0[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  uart/RX/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.442     2.642    uart/RX/sel0[2]
    SLICE_X14Y32         LUT4 (Prop_lut4_I1_O)        0.117     2.759 r  uart/RX/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.611     6.370    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    10.081 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.081    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.066ns  (logic 4.277ns (42.488%)  route 5.789ns (57.512%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[6]/C
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/RX/data_out_reg[6]/Q
                         net (fo=3, routed)           1.559     2.077    uart/RX/data_out_reg[7]_0[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  uart/RX/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.840     3.040    uart/RX/sel0[2]
    SLICE_X14Y32         LUT4 (Prop_lut4_I1_O)        0.124     3.164 r  uart/RX/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.391     6.555    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.066 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.066    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.957ns  (logic 4.301ns (43.196%)  route 5.656ns (56.804%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[6]/C
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/RX/data_out_reg[6]/Q
                         net (fo=3, routed)           1.559     2.077    uart/RX/data_out_reg[7]_0[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  uart/RX/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.830     3.030    uart/RX/sel0[2]
    SLICE_X14Y32         LUT4 (Prop_lut4_I3_O)        0.124     3.154 r  uart/RX/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.268     6.422    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.957 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.957    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.772ns  (logic 4.286ns (43.858%)  route 5.486ns (56.142%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[6]/C
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/RX/data_out_reg[6]/Q
                         net (fo=3, routed)           1.559     2.077    uart/RX/data_out_reg[7]_0[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  uart/RX/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.442     2.642    uart/RX/sel0[2]
    SLICE_X14Y32         LUT4 (Prop_lut4_I2_O)        0.124     2.766 r  uart/RX/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.486     6.252    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.772 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.772    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.684ns  (logic 4.297ns (44.376%)  route 5.387ns (55.624%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[6]/C
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/RX/data_out_reg[6]/Q
                         net (fo=3, routed)           1.559     2.077    uart/RX/data_out_reg[7]_0[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  uart/RX/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.446     2.646    uart/RX/sel0[2]
    SLICE_X14Y32         LUT4 (Prop_lut4_I2_O)        0.124     2.770 r  uart/RX/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.383     6.153    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.684 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.684    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.416ns  (logic 4.323ns (51.371%)  route 4.093ns (48.629%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE                         0.000     0.000 r  hxd/q7seg/ps_reg[1]/C
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hxd/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.890     1.346    hxd/q7seg/Q[1]
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.154     1.500 r  hxd/q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.203     4.703    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713     8.416 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.416    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.973ns  (logic 4.079ns (51.163%)  route 3.894ns (48.837%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE                         0.000     0.000 r  hxd/q7seg/ps_reg[1]/C
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hxd/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.689     1.145    hxd/q7seg/Q[1]
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.269 r  hxd/q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.204     4.474    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.973 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.973    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.935ns  (logic 4.339ns (54.680%)  route 3.596ns (45.320%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE                         0.000     0.000 r  hxd/q7seg/ps_reg[1]/C
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hxd/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.689     1.145    hxd/q7seg/Q[1]
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.152     1.297 r  hxd/q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.907     4.204    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     7.935 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.935    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/RX/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/RX/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  uart/RX/last_bit_reg/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart/RX/last_bit_reg/Q
                         net (fo=2, routed)           0.072     0.220    uart/RX/last_bit
    SLICE_X10Y29         LUT6 (Prop_lut6_I1_O)        0.098     0.318 r  uart/RX/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.318    uart/RX/receiving_i_1_n_0
    SLICE_X10Y29         FDRE                                         r  uart/RX/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/RX/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  uart/RX/last_bit_reg/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uart/RX/last_bit_reg/Q
                         net (fo=2, routed)           0.074     0.222    uart/RX/last_bit
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.098     0.320 r  uart/RX/received_i_1/O
                         net (fo=1, routed)           0.000     0.320    uart/RX/received_i_1_n_0
    SLICE_X10Y29         FDRE                                         r  uart/RX/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[16].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[16].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  hxd/genblk1[16].fDiv/clkDiv_reg/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[16].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[16].fDiv/clkDiv_reg_0
    SLICE_X13Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[16].fDiv/clkDiv_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[16].fDiv/clkDiv_i_1__15_n_0
    SLICE_X13Y33         FDRE                                         r  hxd/genblk1[16].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[4].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[4].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE                         0.000     0.000 r  hxd/genblk1[4].fDiv/clkDiv_reg/C
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[4].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[4].fDiv/clkDiv_reg_0
    SLICE_X13Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[4].fDiv/clkDiv_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[4].fDiv/clkDiv_i_1__3_n_0
    SLICE_X13Y26         FDRE                                         r  hxd/genblk1[4].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[6].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[6].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  hxd/genblk1[6].fDiv/clkDiv_reg/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[6].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[6].fDiv/clkDiv_reg_0
    SLICE_X15Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[6].fDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[6].fDiv/clkDiv_i_1__5_n_0
    SLICE_X15Y26         FDRE                                         r  hxd/genblk1[6].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE                         0.000     0.000 r  hxd/genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[14].fDiv/clkDiv_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[14].fDiv/clkDiv_i_1__13_n_0
    SLICE_X13Y30         FDRE                                         r  hxd/genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[9].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[9].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE                         0.000     0.000 r  hxd/genblk1[9].fDiv/clkDiv_reg/C
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[9].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[9].fDiv/clkDiv_reg_0
    SLICE_X13Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[9].fDiv/clkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[9].fDiv/clkDiv_i_1__8_n_0
    SLICE_X13Y27         FDRE                                         r  hxd/genblk1[9].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.164ns (46.031%)  route 0.192ns (53.969%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  uart/RX/received_reg/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/RX/received_reg/Q
                         net (fo=3, routed)           0.192     0.356    uart/received
    SLICE_X11Y32         FDRE                                         r  uart/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE                         0.000     0.000 r  uart/TX/count_reg[5]/C
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/TX/count_reg[5]/Q
                         net (fo=8, routed)           0.149     0.313    uart/TX/count_reg[5]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  uart/TX/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.358    uart/TX/count[5]_i_1__0_n_0
    SLICE_X12Y41         FDRE                                         r  uart/TX/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.209ns (57.505%)  route 0.154ns (42.495%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE                         0.000     0.000 r  uart/TX/count_reg[7]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  uart/TX/count_reg[7]/Q
                         net (fo=7, routed)           0.154     0.318    uart/TX/count_reg[7]
    SLICE_X13Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.363 r  uart/TX/sending_i_1/O
                         net (fo=1, routed)           0.000     0.363    uart/TX/sending_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  uart/TX/sending_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.406ns  (logic 3.958ns (53.447%)  route 3.448ns (46.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.608     5.129    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  rgb_reg_reg[11]_lopt_replica_11/Q
                         net (fo=1, routed)           3.448     9.033    rgb_reg_reg[11]_lopt_replica_11_1
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.535 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.535    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.394ns  (logic 4.113ns (55.623%)  route 3.281ns (44.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.608     5.129    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.419     5.548 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           3.281     8.829    rgb_reg_reg[11]_lopt_replica_4_1
    K18                  OBUF (Prop_obuf_I_O)         3.694    12.523 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.523    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.411ns  (logic 3.959ns (53.425%)  route 3.452ns (46.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.540     5.061    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           3.452     8.969    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    12.472 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.472    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.338ns  (logic 3.953ns (53.867%)  route 3.385ns (46.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.545     5.066    vga/clk
    SLICE_X13Y69         FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           3.385     8.907    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.403 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.403    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.231ns  (logic 4.094ns (56.622%)  route 3.137ns (43.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.608     5.129    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.419     5.548 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           3.137     8.685    rgb_reg_reg[11]_lopt_replica_5_1
    L18                  OBUF (Prop_obuf_I_O)         3.675    12.360 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.360    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 3.985ns (56.178%)  route 3.109ns (43.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.608     5.129    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           3.109     8.693    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.223 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.223    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.001ns  (logic 4.087ns (58.379%)  route 2.914ns (41.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.608     5.129    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.419     5.548 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           2.914     8.462    rgb_reg_reg[11]_lopt_replica_6_1
    N18                  OBUF (Prop_obuf_I_O)         3.668    12.130 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.130    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 3.981ns (57.153%)  route 2.984ns (42.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.608     5.129    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.984     8.569    rgb_reg_reg[11]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.094 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.094    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.955ns  (logic 3.977ns (57.183%)  route 2.978ns (42.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.608     5.129    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  rgb_reg_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           2.978     8.563    rgb_reg_reg[11]_lopt_replica_10_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.084 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.084    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.943ns  (logic 4.124ns (59.403%)  route 2.819ns (40.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.608     5.129    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.419     5.548 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.819     8.367    rgb_reg_reg[11]_lopt_replica_7_1
    D17                  OBUF (Prop_obuf_I_O)         3.705    12.072 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.072    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.684%)  route 0.136ns (42.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.554     1.437    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.136     1.715    vga/ADDRARDADDR[2]
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.760 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.760    vga/v_count_next[5]_i_1_n_0
    SLICE_X10Y77         FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.117%)  route 0.145ns (43.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.554     1.437    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.145     1.724    vga/ADDRARDADDR[2]
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.769    vga/v_count_next[4]_i_1_n_0
    SLICE_X10Y77         FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.686%)  route 0.212ns (53.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.554     1.437    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.212     1.791    vga/Q[2]
    SLICE_X13Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.836 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    vga/h_count_next_0[2]
    SLICE_X13Y77         FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.189ns (47.084%)  route 0.212ns (52.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.554     1.437    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.212     1.791    vga/Q[2]
    SLICE_X13Y77         LUT4 (Prop_lut4_I0_O)        0.048     1.839 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    vga/h_count_next_0[3]
    SLICE_X13Y77         FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.224ns (51.628%)  route 0.210ns (48.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.554     1.437    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  vga/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.210     1.775    vga/ADDRARDADDR[3]
    SLICE_X10Y77         LUT5 (Prop_lut5_I1_O)        0.096     1.871 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    vga/v_count_next[3]_i_1_n_0
    SLICE_X10Y77         FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.226ns (51.849%)  route 0.210ns (48.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.554     1.437    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.128     1.565 f  vga/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.210     1.775    vga/ADDRARDADDR[3]
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.098     1.873 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.873    vga/v_count_next[2]_i_1_n_0
    SLICE_X10Y77         FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.453%)  route 0.285ns (60.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.554     1.437    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.285     1.864    vga/ADDRARDADDR[2]
    SLICE_X10Y77         LUT5 (Prop_lut5_I2_O)        0.045     1.909 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    vga/v_count_next[0]_i_1_n_0
    SLICE_X10Y77         FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.226ns (47.414%)  route 0.251ns (52.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.554     1.437    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.251     1.816    vga/ADDRARDADDR[0]
    SLICE_X12Y78         LUT6 (Prop_lut6_I4_O)        0.098     1.914 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.914    vga/v_count_next[9]_i_2_n_0
    SLICE_X12Y78         FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.187ns (41.686%)  route 0.262ns (58.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.585     1.468    vga/clk
    SLICE_X7Y82          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  vga/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.262     1.871    vga/Q[1]
    SLICE_X7Y81          LUT2 (Prop_lut2_I1_O)        0.046     1.917 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.917    vga/h_count_next_0[1]
    SLICE_X7Y81          FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.186ns (37.023%)  route 0.316ns (62.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.554     1.437    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.316     1.895    vga/Q[2]
    SLICE_X13Y77         LUT5 (Prop_lut5_I3_O)        0.045     1.940 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.940    vga/h_count_next_0[4]
    SLICE_X13Y77         FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1749 Endpoints
Min Delay          1749 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[1241]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.319ns  (logic 1.257ns (9.438%)  route 12.062ns (90.562%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[4]/Q
                         net (fo=8, routed)           1.545     2.023    uart/Q[4]
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.301     2.324 f  uart/iterator[7]_i_7/O
                         net (fo=15, routed)          2.208     4.532    uart/iterator[7]_i_7_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I4_O)        0.150     4.682 r  uart/ascii_grid_flat[1277]_i_3/O
                         net (fo=120, routed)         8.308    12.991    grid/ascii_grid_flat_reg[1060]_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.328    13.319 r  grid/ascii_grid_flat[1241]_i_1/O
                         net (fo=1, routed)           0.000    13.319    grid/ascii_grid_flat[1241]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  grid/ascii_grid_flat_reg[1241]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.433     4.774    grid/clk
    SLICE_X42Y87         FDRE                                         r  grid/ascii_grid_flat_reg[1241]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.262ns  (logic 1.941ns (14.638%)  route 11.321ns (85.362%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=67, routed)          4.664     6.105    grid/reset_IBUF
    SLICE_X34Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.257 r  grid/ascii_grid_flat[255]_i_2/O
                         net (fo=124, routed)         6.657    12.914    grid/ascii_grid_flat[255]_i_2_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I1_O)        0.348    13.262 r  grid/ascii_grid_flat[60]_i_1/O
                         net (fo=1, routed)           0.000    13.262    grid/ascii_grid_flat[60]_i_1_n_0
    SLICE_X53Y72         FDRE                                         r  grid/ascii_grid_flat_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.428     4.769    grid/clk
    SLICE_X53Y72         FDRE                                         r  grid/ascii_grid_flat_reg[60]/C

Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[1179]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.227ns  (logic 1.257ns (9.504%)  route 11.970ns (90.496%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[4]/Q
                         net (fo=8, routed)           1.545     2.023    uart/Q[4]
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.301     2.324 f  uart/iterator[7]_i_7/O
                         net (fo=15, routed)          2.208     4.532    uart/iterator[7]_i_7_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I4_O)        0.150     4.682 r  uart/ascii_grid_flat[1277]_i_3/O
                         net (fo=120, routed)         8.216    12.899    grid/ascii_grid_flat_reg[1060]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.328    13.227 r  grid/ascii_grid_flat[1179]_i_1/O
                         net (fo=1, routed)           0.000    13.227    grid/ascii_grid_flat[1179]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  grid/ascii_grid_flat_reg[1179]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.433     4.774    grid/clk
    SLICE_X36Y89         FDRE                                         r  grid/ascii_grid_flat_reg[1179]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[236]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.168ns  (logic 1.941ns (14.743%)  route 11.227ns (85.257%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=67, routed)          4.664     6.105    grid/reset_IBUF
    SLICE_X34Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.257 r  grid/ascii_grid_flat[255]_i_2/O
                         net (fo=124, routed)         6.563    12.820    grid/ascii_grid_flat[255]_i_2_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I1_O)        0.348    13.168 r  grid/ascii_grid_flat[236]_i_1/O
                         net (fo=1, routed)           0.000    13.168    grid/ascii_grid_flat[236]_i_1_n_0
    SLICE_X53Y68         FDRE                                         r  grid/ascii_grid_flat_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.432     4.773    grid/clk
    SLICE_X53Y68         FDRE                                         r  grid/ascii_grid_flat_reg[236]/C

Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[1273]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.116ns  (logic 1.257ns (9.584%)  route 11.859ns (90.416%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[4]/Q
                         net (fo=8, routed)           1.545     2.023    uart/Q[4]
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.301     2.324 f  uart/iterator[7]_i_7/O
                         net (fo=15, routed)          2.208     4.532    uart/iterator[7]_i_7_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I4_O)        0.150     4.682 r  uart/ascii_grid_flat[1277]_i_3/O
                         net (fo=120, routed)         8.106    12.788    grid/ascii_grid_flat_reg[1060]_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I4_O)        0.328    13.116 r  grid/ascii_grid_flat[1273]_i_1/O
                         net (fo=1, routed)           0.000    13.116    grid/ascii_grid_flat[1273]_i_1_n_0
    SLICE_X43Y87         FDRE                                         r  grid/ascii_grid_flat_reg[1273]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.433     4.774    grid/clk
    SLICE_X43Y87         FDRE                                         r  grid/ascii_grid_flat_reg[1273]/C

Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[1272]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.065ns  (logic 1.257ns (9.621%)  route 11.808ns (90.379%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[4]/Q
                         net (fo=8, routed)           1.545     2.023    uart/Q[4]
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.301     2.324 f  uart/iterator[7]_i_7/O
                         net (fo=15, routed)          2.208     4.532    uart/iterator[7]_i_7_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I4_O)        0.150     4.682 r  uart/ascii_grid_flat[1277]_i_3/O
                         net (fo=120, routed)         8.054    12.737    grid/ascii_grid_flat_reg[1060]_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I4_O)        0.328    13.065 r  grid/ascii_grid_flat[1272]_i_1/O
                         net (fo=1, routed)           0.000    13.065    grid/ascii_grid_flat[1272]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  grid/ascii_grid_flat_reg[1272]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.432     4.773    grid/clk
    SLICE_X43Y86         FDRE                                         r  grid/ascii_grid_flat_reg[1272]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[1327]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.059ns  (logic 1.689ns (12.936%)  route 11.370ns (87.064%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=67, routed)          4.789     6.231    grid/reset_IBUF
    SLICE_X37Y61         LUT3 (Prop_lut3_I0_O)        0.124     6.355 r  grid/ascii_grid_flat[1535]_i_2/O
                         net (fo=172, routed)         6.581    12.935    grid/ascii_grid_flat[1535]_i_2_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.059 r  grid/ascii_grid_flat[1327]_i_1/O
                         net (fo=1, routed)           0.000    13.059    grid/ascii_grid_flat[1327]_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  grid/ascii_grid_flat_reg[1327]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.424     4.765    grid/clk
    SLICE_X32Y80         FDRE                                         r  grid/ascii_grid_flat_reg[1327]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.988ns  (logic 1.941ns (14.947%)  route 11.046ns (85.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=67, routed)          4.664     6.105    grid/reset_IBUF
    SLICE_X34Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.257 r  grid/ascii_grid_flat[255]_i_2/O
                         net (fo=124, routed)         6.382    12.640    grid/ascii_grid_flat[255]_i_2_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I1_O)        0.348    12.988 r  grid/ascii_grid_flat[28]_i_1/O
                         net (fo=1, routed)           0.000    12.988    grid/ascii_grid_flat[28]_i_1_n_0
    SLICE_X54Y72         FDRE                                         r  grid/ascii_grid_flat_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.428     4.769    grid/clk
    SLICE_X54Y72         FDRE                                         r  grid/ascii_grid_flat_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.985ns  (logic 1.941ns (14.951%)  route 11.043ns (85.049%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=67, routed)          4.664     6.105    grid/reset_IBUF
    SLICE_X34Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.257 r  grid/ascii_grid_flat[255]_i_2/O
                         net (fo=124, routed)         6.379    12.637    grid/ascii_grid_flat[255]_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.348    12.985 r  grid/ascii_grid_flat[172]_i_1/O
                         net (fo=1, routed)           0.000    12.985    grid/ascii_grid_flat[172]_i_1_n_0
    SLICE_X55Y72         FDRE                                         r  grid/ascii_grid_flat_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.428     4.769    grid/clk
    SLICE_X55Y72         FDRE                                         r  grid/ascii_grid_flat_reg[172]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.971ns  (logic 1.941ns (14.966%)  route 11.030ns (85.034%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=67, routed)          4.664     6.105    grid/reset_IBUF
    SLICE_X34Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.257 r  grid/ascii_grid_flat[255]_i_2/O
                         net (fo=124, routed)         6.366    12.623    grid/ascii_grid_flat[255]_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.348    12.971 r  grid/ascii_grid_flat[12]_i_1/O
                         net (fo=1, routed)           0.000    12.971    grid/ascii_grid_flat[12]_i_1_n_0
    SLICE_X55Y72         FDRE                                         r  grid/ascii_grid_flat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.428     4.769    grid/clk
    SLICE_X55Y72         FDRE                                         r  grid/ascii_grid_flat_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.116     0.244    vga/h_count_next[1]
    SLICE_X7Y82          FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.854     1.981    vga/clk
    SLICE_X7Y82          FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    vga/v_count_next[2]
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.820     1.948    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.164     0.305    vga/h_count_next[0]
    SLICE_X7Y82          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.854     1.981    vga/clk
    SLICE_X7Y82          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.170     0.334    vga/v_count_next[0]
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.820     1.948    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.281%)  route 0.202ns (57.719%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.202     0.350    vga/v_count_next[3]
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.820     1.948    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.729%)  route 0.223ns (61.271%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X13Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.223     0.364    vga/h_count_next[2]
    SLICE_X11Y77         FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.820     1.948    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.865%)  route 0.223ns (60.135%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.223     0.371    vga/v_count_next[1]
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.820     1.948    vga/clk
    SLICE_X11Y77         FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.047%)  route 0.362ns (71.953%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X13Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.362     0.503    vga/v_count_next[7]
    SLICE_X29Y70         FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.820     1.947    vga/clk
    SLICE_X29Y70         FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.691%)  route 0.387ns (73.309%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X13Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.387     0.528    vga/h_count_next[4]
    SLICE_X35Y68         FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.819     1.947    vga/clk
    SLICE_X35Y68         FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.030%)  route 0.401ns (73.970%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X13Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.401     0.542    vga/h_count_next[5]
    SLICE_X31Y68         FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.820     1.948    vga/clk
    SLICE_X31Y68         FDCE                                         r  vga/h_count_reg_reg[5]/C





