Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
	Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
	Info: Processing started: Wed Apr 15 19:22:41 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/alex1/projects/hse_soc_clone/lab_09/src/03_industrial/synthesis/de10_lite.v
	Info (12023): Found entity 1: de10_lite
Info (12021): Found 2 design units, including 2 entities, in source file /users/alex1/projects/hse_soc_clone/lab_09/src/03_industrial/pmod_als.v
	Info (12023): Found entity 1: pmod_als
	Info (12023): Found entity 2: sck_clk_divider
Info (12021): Found 1 design units, including 1 entities, in source file /users/alex1/projects/hse_soc_clone/lab_09/src/03_industrial/register.v
	Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file /users/alex1/projects/hse_soc_clone/lab_09/src/03_industrial/register_we.v
	Info (12023): Found entity 1: register_we
Info (12021): Found 1 design units, including 1 entities, in source file /users/alex1/projects/hse_soc_clone/lab_09/src/common/synthesis/hex_display.v
	Info (12023): Found entity 1: hex_display
Info (12127): Elaborating entity "de10_lite" for the top level hierarchy
Info (12128): Elaborating entity "pmod_als" for hierarchy "pmod_als:als"
Warning (10230): Verilog HDL assignment warning at pmod_als.v(62): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at pmod_als.v(63): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at pmod_als.v(64): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at pmod_als.v(65): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at pmod_als.v(70): truncated value with size 32 to match size of target (24)
Warning (10270): Verilog HDL Case Statement warning at pmod_als.v(82): incomplete case statement has no default case item
Info (12128): Elaborating entity "sck_clk_divider" for hierarchy "pmod_als:als|sck_clk_divider:scd"
Warning (10230): Verilog HDL assignment warning at pmod_als.v(121): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at pmod_als.v(122): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at pmod_als.v(123): truncated value with size 32 to match size of target (2)
Warning (10270): Verilog HDL Case Statement warning at pmod_als.v(120): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at pmod_als.v(128): truncated value with size 32 to match size of target (3)
Warning (10270): Verilog HDL Case Statement warning at pmod_als.v(129): incomplete case statement has no default case item
Info (12128): Elaborating entity "register" for hierarchy "pmod_als:als|sck_clk_divider:scd|register:r_state"
Info (12128): Elaborating entity "register" for hierarchy "pmod_als:als|sck_clk_divider:scd|register:r_cnt"
Info (12128): Elaborating entity "register_we" for hierarchy "pmod_als:als|register_we:r_state"
Info (12128): Elaborating entity "register_we" for hierarchy "pmod_als:als|register_we:r_cnt"
Info (12128): Elaborating entity "register_we" for hierarchy "pmod_als:als|register_we:r_buffer"
Info (12128): Elaborating entity "hex_display" for hierarchy "hex_display:digit_5"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
	Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[28]" and its non-tri-state driver.
	Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[34]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
	Warning (13040): bidirectional pin "GPIO[30]" has no driver
	Warning (13040): bidirectional pin "GPIO[0]" has no driver
	Warning (13040): bidirectional pin "GPIO[1]" has no driver
	Warning (13040): bidirectional pin "GPIO[2]" has no driver
	Warning (13040): bidirectional pin "GPIO[3]" has no driver
	Warning (13040): bidirectional pin "GPIO[4]" has no driver
	Warning (13040): bidirectional pin "GPIO[5]" has no driver
	Warning (13040): bidirectional pin "GPIO[6]" has no driver
	Warning (13040): bidirectional pin "GPIO[7]" has no driver
	Warning (13040): bidirectional pin "GPIO[8]" has no driver
	Warning (13040): bidirectional pin "GPIO[9]" has no driver
	Warning (13040): bidirectional pin "GPIO[10]" has no driver
	Warning (13040): bidirectional pin "GPIO[11]" has no driver
	Warning (13040): bidirectional pin "GPIO[12]" has no driver
	Warning (13040): bidirectional pin "GPIO[13]" has no driver
	Warning (13040): bidirectional pin "GPIO[14]" has no driver
	Warning (13040): bidirectional pin "GPIO[15]" has no driver
	Warning (13040): bidirectional pin "GPIO[16]" has no driver
	Warning (13040): bidirectional pin "GPIO[17]" has no driver
	Warning (13040): bidirectional pin "GPIO[18]" has no driver
	Warning (13040): bidirectional pin "GPIO[19]" has no driver
	Warning (13040): bidirectional pin "GPIO[20]" has no driver
	Warning (13040): bidirectional pin "GPIO[21]" has no driver
	Warning (13040): bidirectional pin "GPIO[22]" has no driver
	Warning (13040): bidirectional pin "GPIO[23]" has no driver
	Warning (13040): bidirectional pin "GPIO[24]" has no driver
	Warning (13040): bidirectional pin "GPIO[25]" has no driver
	Warning (13040): bidirectional pin "GPIO[27]" has no driver
	Warning (13040): bidirectional pin "GPIO[29]" has no driver
	Warning (13040): bidirectional pin "GPIO[31]" has no driver
	Warning (13040): bidirectional pin "GPIO[33]" has no driver
	Warning (13040): bidirectional pin "GPIO[35]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
	Warning (13033): The pin "GPIO[26]" is fed by GND
Warning (13009): TRI or OPNDRN buffers permanently enabled
	Warning (13010): Node "GPIO[28]~synth"
	Warning (13010): Node "GPIO[34]~synth"
Warning (13024): Output pins are stuck at VCC or GND
	Warning (13410): Pin "HEX0[7]" is stuck at VCC
	Warning (13410): Pin "HEX1[7]" is stuck at VCC
	Warning (13410): Pin "HEX2[0]" is stuck at GND
	Warning (13410): Pin "HEX2[1]" is stuck at GND
	Warning (13410): Pin "HEX2[2]" is stuck at GND
	Warning (13410): Pin "HEX2[3]" is stuck at GND
	Warning (13410): Pin "HEX2[4]" is stuck at GND
	Warning (13410): Pin "HEX2[5]" is stuck at GND
	Warning (13410): Pin "HEX2[6]" is stuck at VCC
	Warning (13410): Pin "HEX2[7]" is stuck at VCC
	Warning (13410): Pin "HEX3[0]" is stuck at GND
	Warning (13410): Pin "HEX3[1]" is stuck at GND
	Warning (13410): Pin "HEX3[2]" is stuck at GND
	Warning (13410): Pin "HEX3[3]" is stuck at GND
	Warning (13410): Pin "HEX3[4]" is stuck at GND
	Warning (13410): Pin "HEX3[5]" is stuck at GND
	Warning (13410): Pin "HEX3[6]" is stuck at VCC
	Warning (13410): Pin "HEX3[7]" is stuck at VCC
	Warning (13410): Pin "HEX4[0]" is stuck at GND
	Warning (13410): Pin "HEX4[1]" is stuck at GND
	Warning (13410): Pin "HEX4[2]" is stuck at GND
	Warning (13410): Pin "HEX4[3]" is stuck at GND
	Warning (13410): Pin "HEX4[4]" is stuck at GND
	Warning (13410): Pin "HEX4[5]" is stuck at GND
	Warning (13410): Pin "HEX4[6]" is stuck at VCC
	Warning (13410): Pin "HEX4[7]" is stuck at VCC
	Warning (13410): Pin "HEX5[0]" is stuck at GND
	Warning (13410): Pin "HEX5[1]" is stuck at GND
	Warning (13410): Pin "HEX5[2]" is stuck at GND
	Warning (13410): Pin "HEX5[3]" is stuck at GND
	Warning (13410): Pin "HEX5[4]" is stuck at GND
	Warning (13410): Pin "HEX5[5]" is stuck at GND
	Warning (13410): Pin "HEX5[6]" is stuck at VCC
	Warning (13410): Pin "HEX5[7]" is stuck at VCC
	Warning (13410): Pin "LEDR[1]" is stuck at GND
	Warning (13410): Pin "LEDR[2]" is stuck at GND
	Warning (13410): Pin "LEDR[3]" is stuck at GND
	Warning (13410): Pin "LEDR[4]" is stuck at GND
	Warning (13410): Pin "LEDR[5]" is stuck at GND
	Warning (13410): Pin "LEDR[6]" is stuck at GND
	Warning (13410): Pin "LEDR[7]" is stuck at GND
	Warning (13410): Pin "LEDR[8]" is stuck at GND
	Warning (13410): Pin "LEDR[9]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
	Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
	Warning (15610): No output dependent on input pin "ADC_CLK_10"
	Warning (15610): No output dependent on input pin "MAX10_CLK2_50"
	Warning (15610): No output dependent on input pin "KEY[1]"
	Warning (15610): No output dependent on input pin "SW[0]"
	Warning (15610): No output dependent on input pin "SW[1]"
	Warning (15610): No output dependent on input pin "SW[2]"
	Warning (15610): No output dependent on input pin "SW[3]"
	Warning (15610): No output dependent on input pin "SW[4]"
	Warning (15610): No output dependent on input pin "SW[5]"
	Warning (15610): No output dependent on input pin "SW[6]"
	Warning (15610): No output dependent on input pin "SW[7]"
	Warning (15610): No output dependent on input pin "SW[8]"
	Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 194 device resources after synthesis - the final resource count might be different
	Info (21058): Implemented 15 input pins
	Info (21059): Implemented 58 output pins
	Info (21060): Implemented 36 bidirectional pins
	Info (21061): Implemented 85 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings
	Info: Peak virtual memory: 4757 megabytes
	Info: Processing ended: Wed Apr 15 19:22:57 2020
	Info: Elapsed time: 00:00:16
	Info: Total CPU time (on all processors): 00:00:35
Info: *******************************************************************
Info: Running Quartus Prime Fitter
	Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
	Info: Processing started: Wed Apr 15 19:22:58 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off de10_lite -c de10_lite
Info: qfit2_default_script.tcl version: #3
Info: Project  = de10_lite
Info: Revision = de10_lite
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "de10_lite"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
	Info (176445): Device 10M08DAF484I7G is compatible
	Info (176445): Device 10M08DAF484I7P is compatible
	Info (176445): Device 10M16DAF484C7G is compatible
	Info (176445): Device 10M16DAF484I7G is compatible
	Info (176445): Device 10M25DAF484C7G is compatible
	Info (176445): Device 10M25DAF484I7G is compatible
	Info (176445): Device 10M50DAF484I7G is compatible
	Info (176445): Device 10M50DAF484I7P is compatible
	Info (176445): Device 10M40DAF484C7G is compatible
	Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
	Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
	Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
	Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
	Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
	Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
	Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
	Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
	Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (332104): Reading SDC File: 'de10_lite.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
	Info (332111):   Period   Clock Name
	Info (332111): ======== ============
	Info (332111):  100.000   ADC_CLK_10
	Info (332111):   20.000 MAX10_CLK1_50
	Info (332111):   20.000 MAX10_CLK2_50
Info (176353): Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176233): Starting register packing
Info (176235): Finished register packing
	Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
	Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
	Info (170201): Optimizations that may affect the design's routability were skipped
	Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.06 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 51 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
	Info (169178): Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5
	Info (169178): Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14
	Info (169178): Pin KEY[1] uses I/O standard 3.3 V Schmitt Trigger at A7
	Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at C10
	Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at C11
	Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at D12
	Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at C12
	Info (169178): Pin SW[4] uses I/O standard 3.3-V LVTTL at A12
	Info (169178): Pin SW[5] uses I/O standard 3.3-V LVTTL at B12
	Info (169178): Pin SW[6] uses I/O standard 3.3-V LVTTL at A13
	Info (169178): Pin SW[7] uses I/O standard 3.3-V LVTTL at A14
	Info (169178): Pin SW[8] uses I/O standard 3.3-V LVTTL at B14
	Info (169178): Pin SW[9] uses I/O standard 3.3-V LVTTL at F15
	Info (169178): Pin GPIO[0] uses I/O standard 3.3-V LVTTL at V10
	Info (169178): Pin GPIO[1] uses I/O standard 3.3-V LVTTL at W10
	Info (169178): Pin GPIO[2] uses I/O standard 3.3-V LVTTL at V9
	Info (169178): Pin GPIO[3] uses I/O standard 3.3-V LVTTL at W9
	Info (169178): Pin GPIO[4] uses I/O standard 3.3-V LVTTL at V8
	Info (169178): Pin GPIO[5] uses I/O standard 3.3-V LVTTL at W8
	Info (169178): Pin GPIO[6] uses I/O standard 3.3-V LVTTL at V7
	Info (169178): Pin GPIO[7] uses I/O standard 3.3-V LVTTL at W7
	Info (169178): Pin GPIO[8] uses I/O standard 3.3-V LVTTL at W6
	Info (169178): Pin GPIO[9] uses I/O standard 3.3-V LVTTL at V5
	Info (169178): Pin GPIO[10] uses I/O standard 3.3-V LVTTL at W5
	Info (169178): Pin GPIO[11] uses I/O standard 3.3-V LVTTL at AA15
	Info (169178): Pin GPIO[12] uses I/O standard 3.3-V LVTTL at AA14
	Info (169178): Pin GPIO[13] uses I/O standard 3.3-V LVTTL at W13
	Info (169178): Pin GPIO[14] uses I/O standard 3.3-V LVTTL at W12
	Info (169178): Pin GPIO[15] uses I/O standard 3.3-V LVTTL at AB13
	Info (169178): Pin GPIO[16] uses I/O standard 3.3-V LVTTL at AB12
	Info (169178): Pin GPIO[17] uses I/O standard 3.3-V LVTTL at Y11
	Info (169178): Pin GPIO[18] uses I/O standard 3.3-V LVTTL at AB11
	Info (169178): Pin GPIO[19] uses I/O standard 3.3-V LVTTL at W11
	Info (169178): Pin GPIO[20] uses I/O standard 3.3-V LVTTL at AB10
	Info (169178): Pin GPIO[21] uses I/O standard 3.3-V LVTTL at AA10
	Info (169178): Pin GPIO[22] uses I/O standard 3.3-V LVTTL at AA9
	Info (169178): Pin GPIO[23] uses I/O standard 3.3-V LVTTL at Y8
	Info (169178): Pin GPIO[24] uses I/O standard 3.3-V LVTTL at AA8
	Info (169178): Pin GPIO[25] uses I/O standard 3.3-V LVTTL at Y7
	Info (169178): Pin GPIO[27] uses I/O standard 3.3-V LVTTL at Y6
	Info (169178): Pin GPIO[29] uses I/O standard 3.3-V LVTTL at Y5
	Info (169178): Pin GPIO[31] uses I/O standard 3.3-V LVTTL at Y4
	Info (169178): Pin GPIO[33] uses I/O standard 3.3-V LVTTL at Y3
	Info (169178): Pin GPIO[35] uses I/O standard 3.3-V LVTTL at AA2
	Info (169178): Pin GPIO[26] uses I/O standard 3.3-V LVTTL at AA7
	Info (169178): Pin GPIO[28] uses I/O standard 3.3-V LVTTL at AA6
	Info (169178): Pin GPIO[30] uses I/O standard 3.3-V LVTTL at AA5
	Info (169178): Pin GPIO[32] uses I/O standard 3.3-V LVTTL at AB3
	Info (169178): Pin GPIO[34] uses I/O standard 3.3-V LVTTL at AB2
	Info (169178): Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11
	Info (169178): Pin KEY[0] uses I/O standard 3.3 V Schmitt Trigger at B8
Warning (169064): Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
	Info (169065): Pin GPIO[0] has a permanently disabled output enable
	Info (169065): Pin GPIO[1] has a permanently disabled output enable
	Info (169065): Pin GPIO[2] has a permanently disabled output enable
	Info (169065): Pin GPIO[3] has a permanently disabled output enable
	Info (169065): Pin GPIO[4] has a permanently disabled output enable
	Info (169065): Pin GPIO[5] has a permanently disabled output enable
	Info (169065): Pin GPIO[6] has a permanently disabled output enable
	Info (169065): Pin GPIO[7] has a permanently disabled output enable
	Info (169065): Pin GPIO[8] has a permanently disabled output enable
	Info (169065): Pin GPIO[9] has a permanently disabled output enable
	Info (169065): Pin GPIO[10] has a permanently disabled output enable
	Info (169065): Pin GPIO[11] has a permanently disabled output enable
	Info (169065): Pin GPIO[12] has a permanently disabled output enable
	Info (169065): Pin GPIO[13] has a permanently disabled output enable
	Info (169065): Pin GPIO[14] has a permanently disabled output enable
	Info (169065): Pin GPIO[15] has a permanently disabled output enable
	Info (169065): Pin GPIO[16] has a permanently disabled output enable
	Info (169065): Pin GPIO[17] has a permanently disabled output enable
	Info (169065): Pin GPIO[18] has a permanently disabled output enable
	Info (169065): Pin GPIO[19] has a permanently disabled output enable
	Info (169065): Pin GPIO[20] has a permanently disabled output enable
	Info (169065): Pin GPIO[21] has a permanently disabled output enable
	Info (169065): Pin GPIO[22] has a permanently disabled output enable
	Info (169065): Pin GPIO[23] has a permanently disabled output enable
	Info (169065): Pin GPIO[24] has a permanently disabled output enable
	Info (169065): Pin GPIO[25] has a permanently disabled output enable
	Info (169065): Pin GPIO[27] has a permanently disabled output enable
	Info (169065): Pin GPIO[29] has a permanently disabled output enable
	Info (169065): Pin GPIO[31] has a permanently disabled output enable
	Info (169065): Pin GPIO[33] has a permanently disabled output enable
	Info (169065): Pin GPIO[35] has a permanently disabled output enable
	Info (169065): Pin GPIO[26] has a permanently enabled output enable
	Info (169065): Pin GPIO[28] has a permanently enabled output enable
	Info (169065): Pin GPIO[30] has a permanently disabled output enable
	Info (169065): Pin GPIO[32] has a permanently disabled output enable
	Info (169065): Pin GPIO[34] has a permanently enabled output enable
Info (144001): Generated suppressed messages file C:/Users/alex1/Projects/hse_SoC_clone/lab_09/src/03_industrial/synthesis/project/de10_lite.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
	Info: Peak virtual memory: 5382 megabytes
	Info: Processing ended: Wed Apr 15 19:23:13 2020
	Info: Elapsed time: 00:00:15
	Info: Total CPU time (on all processors): 00:00:17
Info: *******************************************************************
Info: Running Quartus Prime Assembler
	Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
	Info: Processing started: Wed Apr 15 19:23:14 2020
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off de10_lite -c de10_lite
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4688 megabytes
	Info: Processing ended: Wed Apr 15 19:23:18 2020
	Info: Elapsed time: 00:00:04
	Info: Total CPU time (on all processors): 00:00:04
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
	Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
	Info: Processing started: Wed Apr 15 19:23:19 2020
Info: Command: quartus_sta de10_lite -c de10_lite
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'de10_lite.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332146): Worst-case setup slack is 12.359
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    12.359               0.000 MAX10_CLK1_50 
Info (332146): Worst-case hold slack is 0.348
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.348               0.000 MAX10_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.637
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     9.637               0.000 MAX10_CLK1_50 
	Info (332119):    16.000               0.000 MAX10_CLK2_50 
	Info (332119):    96.000               0.000 ADC_CLK_10 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.936
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    12.936               0.000 MAX10_CLK1_50 
Info (332146): Worst-case hold slack is 0.312
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.312               0.000 MAX10_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.646
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     9.646               0.000 MAX10_CLK1_50 
	Info (332119):    16.000               0.000 MAX10_CLK2_50 
	Info (332119):    96.000               0.000 ADC_CLK_10 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.706
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    16.706               0.000 MAX10_CLK1_50 
Info (332146): Worst-case hold slack is 0.153
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.153               0.000 MAX10_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.330
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     9.330               0.000 MAX10_CLK1_50 
	Info (332119):    16.000               0.000 MAX10_CLK2_50 
	Info (332119):    96.000               0.000 ADC_CLK_10 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4805 megabytes
	Info: Processing ended: Wed Apr 15 19:23:24 2020
	Info: Elapsed time: 00:00:05
	Info: Total CPU time (on all processors): 00:00:06
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 119 warnings
