JDF B
// Created by Version 2.1 
PROJECT lab6
DESIGN lab6 Normal
DEVKIT LC4256V-75T100I
ENTRY Schematic/Verilog HDL
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ModelSim
