WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2524994 heartbeat IPC: 3.96 cumulative IPC: 3.96 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5107897 heartbeat IPC: 3.872 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6381181 cumulative IPC: 3.918 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6381181 cumulative IPC: 3.918 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13505477 heartbeat IPC: 1.191 cumulative IPC: 0.7018 (Simulation time: 00 hr 01 min 27 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_27.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 28016299 heartbeat IPC: 0.6891 cumulative IPC: 0.6933 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 47662992 heartbeat IPC: 0.509 cumulative IPC: 0.6056 (Simulation time: 00 hr 04 min 03 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 62677331 heartbeat IPC: 0.666 cumulative IPC: 0.6217 (Simulation time: 00 hr 05 min 22 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_27.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 76720246 heartbeat IPC: 0.7121 cumulative IPC: 0.6398 (Simulation time: 00 hr 06 min 29 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 96238952 heartbeat IPC: 0.5123 cumulative IPC: 0.6121 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 111801393 heartbeat IPC: 0.6426 cumulative IPC: 0.6166 (Simulation time: 00 hr 09 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_27.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 125488734 heartbeat IPC: 0.7306 cumulative IPC: 0.6297 (Simulation time: 00 hr 10 min 24 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 145243984 heartbeat IPC: 0.5062 cumulative IPC: 0.6121 (Simulation time: 00 hr 11 min 49 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 160905796 heartbeat IPC: 0.6385 cumulative IPC: 0.6148 (Simulation time: 00 hr 13 min 10 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_27.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 160773685 cumulative IPC: 0.622 (Simulation time: 00 hr 13 min 43 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 160773685 cumulative IPC: 0.622 (Simulation time: 00 hr 13 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_27.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.622 instructions: 100000000 cycles: 160773685
CPU 0 Branch Prediction Accuracy: 98.38% MPKI: 4.102 Average ROB Occupancy at Mispredict: 116.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 1.27
BRANCH_CONDITIONAL: 2.81
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0235
BRANCH_RETURN: 0.0001

L1D TOTAL        ACCESS:   22158862 HIT:   17858063 MISS:    4300799
L1D LOAD         ACCESS:   13688995 HIT:    9639312 MISS:    4049683
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    8193009 HIT:    8111148 MISS:      81861
L1D TRANSLATION  ACCESS:     276858 HIT:     107603 MISS:     169255
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 182.1 cycles
L1I TOTAL        ACCESS:       2376 HIT:       2273 MISS:        103
L1I LOAD         ACCESS:       2376 HIT:       2273 MISS:        103
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 220.5 cycles
L2C TOTAL        ACCESS:    3585275 HIT:     553289 MISS:    3031986
L2C LOAD         ACCESS:    2639930 HIT:      31866 MISS:    2608064
L2C RFO          ACCESS:      48066 HIT:       5966 MISS:      42100
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     731580 HIT:     466568 MISS:     265012
L2C TRANSLATION  ACCESS:     165699 HIT:      48889 MISS:     116810
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 261.9 cycles
LLC TOTAL        ACCESS:    3481602 HIT:     258640 MISS:    3222962
LLC LOAD         ACCESS:    2608064 HIT:      33705 MISS:    2574359
LLC RFO          ACCESS:      42100 HIT:        730 MISS:      41370
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     714628 HIT:     214460 MISS:     500168
LLC TRANSLATION  ACCESS:     116810 HIT:       9745 MISS:     107065
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 228.4 cycles
cpu0_DTLB TOTAL        ACCESS:   18524334 HIT:   17609730 MISS:     914604
cpu0_DTLB LOAD         ACCESS:   18524334 HIT:   17609730 MISS:     914604
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 68.89 cycles
cpu0_ITLB TOTAL        ACCESS:       2070 HIT:       1788 MISS:        282
cpu0_ITLB LOAD         ACCESS:       2070 HIT:       1788 MISS:        282
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 136.7 cycles
cpu0_STLB TOTAL        ACCESS:     285525 HIT:      12462 MISS:     273063
cpu0_STLB LOAD         ACCESS:     285525 HIT:      12462 MISS:     273063
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 246.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1553845
  ROW_BUFFER_MISS:    1168833
 AVG DBUS CONGESTED CYCLE: 3.977
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1393
  FULL:     684626
