

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-031156e66de9d631709a7db882a973ad8f0cec52_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.7273MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    5 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
390b1592914377c0c5ba9e328e1ff06f  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_21Sn8l
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_PkwNh0"
Running: cat _ptx_PkwNh0 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_x3bfrE
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_x3bfrE --output-file  /dev/null 2> _ptx_PkwNh0info"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_PkwNh0 _ptx2_x3bfrE _ptx_PkwNh0info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 670882
gpu_sim_insn = 103760320
gpu_ipc =     154.6626
gpu_tot_sim_cycle = 893032
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     116.1888
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 25912
gpu_stall_icnt2sh    = 209182
partiton_reqs_in_parallel = 14733492
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9614
partiton_level_parallism_total  =      16.4983
partiton_reqs_in_parallel_util = 14733492
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 670548
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9723
partiton_level_parallism_util_total  =      21.9723
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      15.9983 GB/Sec
L2_BW_total  =      12.0186 GB/Sec
gpu_total_sim_rate=41272

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8681
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8681
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2683, 3460, 3464, 3459, 3468, 3459, 3467, 2776, 2517, 3146, 3154, 3143, 3154, 3143, 3151, 2520, 2514, 3149, 3153, 3143, 3152, 3138, 3152, 2520, 2260, 2833, 2836, 2831, 2834, 2687, 2692, 2186, 2265, 2833, 2837, 2829, 2833, 2681, 2693, 2183, 2264, 2831, 2835, 2828, 2836, 2686, 2691, 2186, 2013, 2513, 2520, 2512, 2519, 2512, 2516, 2016, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 114895
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 76090
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33919
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150713	W0_Idle:19074945	W0_Scoreboard:15097341	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 570 
maxdqlatency = 0 
maxmflatency = 236824 
averagemflatency = 10694 
max_icnt2mem_latency = 236267 
max_icnt2sh_latency = 893031 
mrq_lat_table:19831 	1611 	1491 	3057 	3393 	3728 	3267 	5302 	4458 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41872 	39847 	2001 	0 	1459 	2168 	1563 	16793 	4881 	126 	2162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	29460 	4603 	750 	394 	44879 	3563 	435 	0 	0 	1656 	2290 	1370 	17412 	4136 	126 	2162 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21283 	40502 	22336 	1598 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	13780 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	51 	0 	1 	7 	3 	12 	15 	5 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        60        68        70        68        69        64        67        68        70        50        54        68        70        55        53 
dram[1]:        60        62        68        70        67        70        65        66        68        69        55        55        68        70        55        53 
dram[2]:        57        62        68        70        68        70        64        70        67        69        52        53        68        70        55        53 
dram[3]:        60        59        68        70        67        70        64        67        68        70        54        57        68        70        55        53 
dram[4]:        60        62        68        70        68        70        65        68        68        69        56        55        68        70        55        57 
dram[5]:        62        66        68        70        67        70        64        69        67        69        51        54        68        70        60        57 
dram[6]:        64        64        68        70        66        70        66        68        68        69        54        56        68        70        59        58 
dram[7]:        64        66        68        70        68        70        65        68        68        69        52        51        68        70        59        57 
dram[8]:        63        65        68        70        68        69        64        67        67        70        44        50        68        70        55        53 
dram[9]:        64        65        68        70        67        70        65        66        68        69        46        51        68        70        55        53 
dram[10]:        63        66        68        70        68        70        65        70        68        69        48        48        68        70        55        53 
maximum service time to same row:
dram[0]:    276570    276621    274174    274152    240778    240710    305388    305350    274316    274400    403520    404602    403622    403675    400442    400100 
dram[1]:    276794    276824    274302    274189    240773    240774    241556    241575    274400    274487    403444    404550    403511    403624    405082    405116 
dram[2]:    276542    276764    274174    274137    240729    240782    305383    305395    274450    274354    403397    404476    403578    403596    405594    405618 
dram[3]:    276599    276621    274140    274124    240777    240581    241711    241658    274380    274394    403391    404493    403470    403616    405655    405297 
dram[4]:    276600    277009    274119    274169    240590    240576    241756    241741    274416    274323    403404    404512    403381    403609    405746    405739 
dram[5]:    276618    276761    274171    274130    240562    240585    305434    305401    274052    274116    403398    404476    403534    403471    405865    405903 
dram[6]:    276938    276888    274127    274119    240560    240603    241635    241760    274073    274243    403381    404494    403479    403561    406068    405642 
dram[7]:    276599    276801    274118    274167    240656    240619    305441    305444    274276    274270    403408    404487    403353    403417    406172    406247 
dram[8]:    276581    276714    274173    274155    240802    240718    305421    305392    274225    274291    403383    404478    403683    403675    400435    400512 
dram[9]:    276796    276824    274157    274192    240773    240773    241623    241594    274308    274372    403387    404611    403513    403535    405419    405116 
dram[10]:    276541    276838    274212    274217    240729    240783    305432    305438    274368    274337    403508    404602    403580    403597    405593    405618 
average row accesses per activate:
dram[0]: 11.857142 10.240000 28.700001 29.600000 12.454545 14.050000 19.769230 19.538462 24.500000 24.700001 18.846153 18.923077 23.363636 24.545454 15.529411 12.090909 
dram[1]: 14.647058 14.333333 29.200001 30.100000 12.227273 12.500000 20.153847 19.461538 24.600000 24.600000 19.000000 19.076923 25.900000 27.400000 11.818182 10.153846 
dram[2]: 13.105263 11.727273 28.900000 30.000000 11.500000 11.416667 19.538462 19.923077 24.400000 24.200001 18.846153 18.923077 23.545454 24.909090 11.909091 12.045455 
dram[3]: 13.888889 14.222222 28.500000 30.000000 10.500000 10.923077 17.466667 19.538462 23.900000 24.600000 19.000000 17.714285 28.555555 29.888889 11.818182 10.076923 
dram[4]: 12.600000 16.062500 28.799999 30.000000 12.454545 12.409091 23.454546 22.818182 24.200001 24.600000 17.500000 18.692308 29.333334 30.777779 11.217391 10.640000 
dram[5]: 14.705882 12.800000 28.900000 29.900000 11.458333 10.769231 21.333334 21.416666 24.299999 24.400000 18.846153 18.692308 26.200001 27.400000 10.600000 10.840000 
dram[6]: 15.750000 16.250000 28.900000 29.700001 11.291667 11.625000 18.714285 19.461538 24.299999 24.700001 18.692308 17.571428 28.888889 30.888889  9.666667  8.483871 
dram[7]: 13.210526 10.360000 28.900000 29.900000 11.500000 11.541667 23.181818 22.818182 24.600000 24.700001 17.285715 17.071428 26.600000 28.000000 11.260870 10.720000 
dram[8]: 12.700000 12.190476 28.799999 29.799999 12.272727 11.500000 19.769230 19.384615 24.500000 24.600000 16.200001 18.615385 23.454546 24.909090 10.520000 11.521739 
dram[9]: 13.210526 15.294118 29.100000 29.700001 11.208333 10.615385 20.000000 19.307692 23.900000 24.500000 16.266666 19.000000 25.799999 27.700001 11.043478 10.480000 
dram[10]: 12.650000 11.086957 28.900000 29.900000  9.678572 10.423077 23.090910 23.181818 24.700001 24.400000 18.769230 18.846153 23.818182 25.181818 11.347826 12.045455 
average row locality = 46156/2709 = 17.038021
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[1]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[2]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[3]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[4]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       145       145 
dram[5]:       144       144       144       144       144       144       143       143       128       128       128       128       143       143       145       145 
dram[6]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[7]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[8]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[9]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[10]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2238/2234 = 1.00
number of total write accesses:
dram[0]:       104       112       143       152       130       137       114       111       117       119       117       118       115       128       120       122 
dram[1]:       105       114       148       157       125       131       119       110       118       118       119       120       117       132       116       120 
dram[2]:       105       114       145       156       132       130       111       116       116       114       117       118       117       132       118       121 
dram[3]:       106       112       141       156       129       140       119       111       111       118       119       120       115       127       116       118 
dram[4]:       108       113       144       156       130       129       115       108       114       118       117       115       122       135       113       121 
dram[5]:       106       112       145       155       131       136       113       114       115       116       117       115       119       131       120       126 
dram[6]:       108       116       145       153       127       135       120       111       115       119       115       118       117       135       116       118 
dram[7]:       107       115       145       155       132       133       113       109       118       119       114       111       123       137       114       123 
dram[8]:       110       112       144       154       126       132       115       110       117       118       115       114       115       131       118       120 
dram[9]:       107       116       147       153       125       132       118       109       111       117       116       119       115       134       109       117 
dram[10]:       109       111       145       155       127       127       112       113       119       116       116       117       119       134       116       121 
total reads: 21566
bank skew: 157/104 = 1.51
chip skew: 1971/1945 = 1.01
average mf latency per bank:
dram[0]:      27965     27397     36125     36350     66238     66453     24520     23511     12435     12338     13623     13648     12187     11700     11989     11807
dram[1]:      27594     27223     35801     35809     68484     68385     22869     22209     12283     12389     13098     13181     11946     11833     11920     11852
dram[2]:      27368     26606     36546     36310     65725     68369     25481     22176     12797     12847     13546     13588     12010     11550     12268     12265
dram[3]:      26040     25889     38532     38732     67367     66829     22851     22398     12897     12614     13635     13777     12111     11890     12140     12059
dram[4]:      26757     26783     38318     37810     67668     69250     22681     18907     12693     12588     13204     13076     11690     11631     11965     11948
dram[5]:      26833     26553     38643     37697     66782     68001     21211     19075     13349     13185     13262     13421     11919     11612     12132     11832
dram[6]:      26392     26490     37910     39085     68589     68132     19678     18896     13148     13054     13417     13406     11904     11517     12180     12252
dram[7]:      26138     25618     38638     38528     66042     67322     21320     20082     13102     13164     13157     13563     11569     11371     12291     12229
dram[8]:      26435     26580     38976     38194     67362     67855     21796     19988     13148     12752     13419     13427     11972     11426     12620     12551
dram[9]:      27507     27629     38117     39343     67944     67687     20696     20069     12988     12794     13375     13393     11593     11255     12943     12650
dram[10]:      27833     28078     39099     38961     66243     68125     22207     20179     12502     12853     13182     13342     11842     11536     12653     12616
maximum mf latency per bank:
dram[0]:     123792    123774    236534    236547    236509    236580    235880    235819     33185     33182     32412     32241     29458     29436     33475     33484
dram[1]:     123756    123793    236725    236794    236727    236740    235892    235847     33181     33148     32236     32435     29431     29451     33464     33478
dram[2]:     123754    123787    236655    236666    236603    236565    235846    235847     33246     33348     32295     32323     29430     29433     33486     33495
dram[3]:     123753    123761    236574    236600    236494    236605    235901    235846     33349     33270     32278     32450     29437     29429     33490     33503
dram[4]:     123740    123776    236824    236784    236758    236699    235837    235854     33217     33154     32379     32246     29415     29420     33494     33502
dram[5]:     123748    123774    236697    236661    236590    236563    235827    235872     33271     33359     32337     32223     29413     29416     33481     33509
dram[6]:     123758    123768    236566    236596    236777    236796    235924    235839     33347     33276     32202     32399     29422     29423     33479     33494
dram[7]:     123742    123781    236762    236776    236650    236655    235794    235838     33218     33222     32256     32277     29429     29410     33488     33481
dram[8]:     123760    123789    236603    236619    236562    236526    235841    235844     33257     33262     32378     32231     29417     29432     33469     33481
dram[9]:     123786    123805    236562    236680    236773    236731    235953    235861     33207     33215     32215     32307     29427     29429     33470     33464
dram[10]:     123760    123802    236620    236770    236699    236621    235820    235892     33186     33173     32276     32262     29439     29446     33476     33487
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245728 n_nop=1232325 n_act=242 n_pre=226 n_req=4194 n_rd=8940 n_write=3995 bw_util=0.02077
n_activity=43097 dram_eff=0.6003
bk0: 580a 1241871i bk1: 576a 1241405i bk2: 576a 1240782i bk3: 576a 1240251i bk4: 576a 1240394i bk5: 576a 1240117i bk6: 572a 1242024i bk7: 572a 1241596i bk8: 512a 1241511i bk9: 512a 1241183i bk10: 512a 1241301i bk11: 512a 1241113i bk12: 568a 1241780i bk13: 568a 1241343i bk14: 576a 1241397i bk15: 576a 1241011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.416201
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245728 n_nop=1232310 n_act=239 n_pre=223 n_req=4203 n_rd=8936 n_write=4020 bw_util=0.0208
n_activity=42939 dram_eff=0.6035
bk0: 576a 1241977i bk1: 576a 1241594i bk2: 576a 1240911i bk3: 576a 1240483i bk4: 576a 1240830i bk5: 576a 1240434i bk6: 572a 1241890i bk7: 572a 1241608i bk8: 512a 1241453i bk9: 512a 1241041i bk10: 512a 1241242i bk11: 512a 1240840i bk12: 568a 1241937i bk13: 568a 1241370i bk14: 576a 1241227i bk15: 576a 1241018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.417561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245728 n_nop=1232317 n_act=247 n_pre=231 n_req=4196 n_rd=8936 n_write=3997 bw_util=0.02076
n_activity=43080 dram_eff=0.6004
bk0: 576a 1241946i bk1: 576a 1241657i bk2: 576a 1240833i bk3: 576a 1240471i bk4: 576a 1240764i bk5: 576a 1240420i bk6: 572a 1241759i bk7: 572a 1241458i bk8: 512a 1241496i bk9: 512a 1241266i bk10: 512a 1241089i bk11: 512a 1241051i bk12: 568a 1241623i bk13: 568a 1241307i bk14: 576a 1241264i bk15: 576a 1240906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.414376
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245728 n_nop=1232309 n_act=249 n_pre=233 n_req=4192 n_rd=8936 n_write=4001 bw_util=0.02077
n_activity=43160 dram_eff=0.5995
bk0: 576a 1241902i bk1: 576a 1241716i bk2: 576a 1240788i bk3: 576a 1240368i bk4: 576a 1240681i bk5: 576a 1239883i bk6: 572a 1241718i bk7: 572a 1241567i bk8: 512a 1241590i bk9: 512a 1241247i bk10: 512a 1241131i bk11: 512a 1240962i bk12: 568a 1241761i bk13: 568a 1241282i bk14: 576a 1241301i bk15: 576a 1240925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411542
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245728 n_nop=1232338 n_act=235 n_pre=219 n_req=4194 n_rd=8944 n_write=3992 bw_util=0.02077
n_activity=43207 dram_eff=0.5988
bk0: 576a 1241897i bk1: 576a 1241529i bk2: 576a 1240958i bk3: 576a 1240506i bk4: 576a 1240668i bk5: 576a 1240381i bk6: 572a 1241868i bk7: 572a 1241930i bk8: 512a 1241502i bk9: 512a 1241224i bk10: 512a 1241313i bk11: 512a 1241311i bk12: 568a 1241657i bk13: 568a 1241354i bk14: 580a 1241177i bk15: 580a 1240914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245728 n_nop=1232281 n_act=247 n_pre=231 n_req=4209 n_rd=8952 n_write=4017 bw_util=0.02082
n_activity=43694 dram_eff=0.5936
bk0: 576a 1242002i bk1: 576a 1241591i bk2: 576a 1240808i bk3: 576a 1240436i bk4: 576a 1240606i bk5: 576a 1240240i bk6: 572a 1241858i bk7: 572a 1241645i bk8: 512a 1241449i bk9: 512a 1241108i bk10: 512a 1241330i bk11: 512a 1241078i bk12: 572a 1241713i bk13: 572a 1241278i bk14: 580a 1241243i bk15: 580a 1240970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411045
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245728 n_nop=1232287 n_act=250 n_pre=234 n_req=4204 n_rd=8944 n_write=4013 bw_util=0.0208
n_activity=43380 dram_eff=0.5974
bk0: 576a 1241903i bk1: 576a 1241475i bk2: 576a 1240965i bk3: 576a 1240486i bk4: 576a 1240761i bk5: 576a 1240156i bk6: 568a 1241873i bk7: 568a 1241616i bk8: 512a 1241518i bk9: 512a 1241075i bk10: 512a 1241414i bk11: 512a 1241088i bk12: 572a 1241725i bk13: 572a 1241071i bk14: 580a 1241040i bk15: 580a 1240700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.416186
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245728 n_nop=1232287 n_act=250 n_pre=234 n_req=4204 n_rd=8944 n_write=4013 bw_util=0.0208
n_activity=43406 dram_eff=0.597
bk0: 576a 1241777i bk1: 576a 1241434i bk2: 576a 1240981i bk3: 576a 1240571i bk4: 576a 1240784i bk5: 576a 1240312i bk6: 568a 1241842i bk7: 568a 1241808i bk8: 512a 1241560i bk9: 512a 1241186i bk10: 512a 1241522i bk11: 512a 1241311i bk12: 572a 1241554i bk13: 572a 1241058i bk14: 580a 1241110i bk15: 580a 1240647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.418539
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245728 n_nop=1232319 n_act=251 n_pre=235 n_req=4187 n_rd=8944 n_write=3979 bw_util=0.02075
n_activity=43150 dram_eff=0.599
bk0: 576a 1241738i bk1: 576a 1241306i bk2: 576a 1240672i bk3: 576a 1240418i bk4: 576a 1240589i bk5: 576a 1240444i bk6: 568a 1241809i bk7: 568a 1241427i bk8: 512a 1241484i bk9: 512a 1241057i bk10: 512a 1241235i bk11: 512a 1241143i bk12: 572a 1241565i bk13: 572a 1240976i bk14: 580a 1241083i bk15: 580a 1240841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407562
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245728 n_nop=1232327 n_act=248 n_pre=232 n_req=4181 n_rd=8944 n_write=3977 bw_util=0.02074
n_activity=43186 dram_eff=0.5984
bk0: 576a 1241844i bk1: 576a 1241480i bk2: 576a 1240871i bk3: 576a 1240459i bk4: 576a 1240728i bk5: 576a 1240221i bk6: 568a 1241674i bk7: 568a 1241660i bk8: 512a 1241491i bk9: 512a 1241071i bk10: 512a 1241218i bk11: 512a 1240981i bk12: 572a 1241725i bk13: 572a 1241270i bk14: 580a 1241087i bk15: 580a 1240857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413455
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245728 n_nop=1232311 n_act=252 n_pre=236 n_req=4192 n_rd=8940 n_write=3989 bw_util=0.02076
n_activity=42957 dram_eff=0.602
bk0: 576a 1241899i bk1: 576a 1241566i bk2: 576a 1240661i bk3: 576a 1240444i bk4: 576a 1240515i bk5: 576a 1240501i bk6: 568a 1241887i bk7: 568a 1241628i bk8: 512a 1241327i bk9: 512a 1241136i bk10: 512a 1241162i bk11: 512a 1241001i bk12: 572a 1241506i bk13: 572a 1241027i bk14: 580a 1241030i bk15: 576a 1240993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.420258

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5100, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2475, Reservation_fails = 0
L2_cache_bank[1]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2453, Reservation_fails = 0
L2_cache_bank[2]: Access = 5037, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2413, Reservation_fails = 0
L2_cache_bank[3]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2468, Reservation_fails = 0
L2_cache_bank[4]: Access = 5047, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2394, Reservation_fails = 0
L2_cache_bank[5]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2474, Reservation_fails = 0
L2_cache_bank[6]: Access = 5042, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2404, Reservation_fails = 0
L2_cache_bank[7]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2534, Reservation_fails = 0
L2_cache_bank[8]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2423, Reservation_fails = 0
L2_cache_bank[9]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2468, Reservation_fails = 0
L2_cache_bank[10]: Access = 5077, Miss = 1119, Miss_rate = 0.220, Pending_hits = 2446, Reservation_fails = 0
L2_cache_bank[11]: Access = 5243, Miss = 1119, Miss_rate = 0.213, Pending_hits = 2529, Reservation_fails = 0
L2_cache_bank[12]: Access = 5068, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2447, Reservation_fails = 1
L2_cache_bank[13]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2566, Reservation_fails = 0
L2_cache_bank[14]: Access = 5071, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2437, Reservation_fails = 0
L2_cache_bank[15]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2516, Reservation_fails = 0
L2_cache_bank[16]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2459, Reservation_fails = 0
L2_cache_bank[17]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2538, Reservation_fails = 0
L2_cache_bank[18]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2447, Reservation_fails = 0
L2_cache_bank[19]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2514, Reservation_fails = 0
L2_cache_bank[20]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2414, Reservation_fails = 1
L2_cache_bank[21]: Access = 5217, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2463, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 54282
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13374
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 343
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.769
	minimum = 6
	maximum = 632
Network latency average = 14.5078
	minimum = 6
	maximum = 616
Slowest packet = 48594
Flit latency average = 13.6184
	minimum = 6
	maximum = 610
Slowest flit = 107054
Fragmentation average = 0.00264933
	minimum = 0
	maximum = 599
Injected packet rate average = 0.00337574
	minimum = 0.00280154 (at node 22)
	maximum = 0.00390755 (at node 39)
Accepted packet rate average = 0.00337574
	minimum = 0.00280154 (at node 22)
	maximum = 0.00390755 (at node 39)
Injected flit rate average = 0.00721594
	minimum = 0.00420865 (at node 22)
	maximum = 0.0109125 (at node 43)
Accepted flit rate average= 0.00721594
	minimum = 0.00562917 (at node 34)
	maximum = 0.00895166 (at node 14)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.769 (1 samples)
	minimum = 6 (1 samples)
	maximum = 632 (1 samples)
Network latency average = 14.5078 (1 samples)
	minimum = 6 (1 samples)
	maximum = 616 (1 samples)
Flit latency average = 13.6184 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Fragmentation average = 0.00264933 (1 samples)
	minimum = 0 (1 samples)
	maximum = 599 (1 samples)
Injected packet rate average = 0.00337574 (1 samples)
	minimum = 0.00280154 (1 samples)
	maximum = 0.00390755 (1 samples)
Accepted packet rate average = 0.00337574 (1 samples)
	minimum = 0.00280154 (1 samples)
	maximum = 0.00390755 (1 samples)
Injected flit rate average = 0.00721594 (1 samples)
	minimum = 0.00420865 (1 samples)
	maximum = 0.0109125 (1 samples)
Accepted flit rate average = 0.00721594 (1 samples)
	minimum = 0.00562917 (1 samples)
	maximum = 0.00895166 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 54 sec (2514 sec)
gpgpu_simulation_rate = 41272 (inst/sec)
gpgpu_simulation_rate = 355 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 4072 Tlb_hit: 1382 Tlb_miss: 2690 Tlb_hit_rate: 0.339391
Shader1: Tlb_access: 3996 Tlb_hit: 1306 Tlb_miss: 2690 Tlb_hit_rate: 0.326827
Shader2: Tlb_access: 4372 Tlb_hit: 1366 Tlb_miss: 3006 Tlb_hit_rate: 0.312443
Shader3: Tlb_access: 4176 Tlb_hit: 1598 Tlb_miss: 2578 Tlb_hit_rate: 0.382663
Shader4: Tlb_access: 3888 Tlb_hit: 1160 Tlb_miss: 2728 Tlb_hit_rate: 0.298354
Shader5: Tlb_access: 4120 Tlb_hit: 1238 Tlb_miss: 2882 Tlb_hit_rate: 0.300485
Shader6: Tlb_access: 4140 Tlb_hit: 1388 Tlb_miss: 2752 Tlb_hit_rate: 0.335266
Shader7: Tlb_access: 3896 Tlb_hit: 1274 Tlb_miss: 2622 Tlb_hit_rate: 0.327002
Shader8: Tlb_access: 3984 Tlb_hit: 1236 Tlb_miss: 2748 Tlb_hit_rate: 0.310241
Shader9: Tlb_access: 4120 Tlb_hit: 1314 Tlb_miss: 2806 Tlb_hit_rate: 0.318932
Shader10: Tlb_access: 3764 Tlb_hit: 970 Tlb_miss: 2794 Tlb_hit_rate: 0.257705
Shader11: Tlb_access: 4016 Tlb_hit: 1284 Tlb_miss: 2732 Tlb_hit_rate: 0.319721
Shader12: Tlb_access: 3892 Tlb_hit: 1164 Tlb_miss: 2728 Tlb_hit_rate: 0.299075
Shader13: Tlb_access: 4324 Tlb_hit: 1418 Tlb_miss: 2906 Tlb_hit_rate: 0.327937
Shader14: Tlb_access: 4132 Tlb_hit: 1406 Tlb_miss: 2726 Tlb_hit_rate: 0.340271
Shader15: Tlb_access: 4080 Tlb_hit: 1214 Tlb_miss: 2866 Tlb_hit_rate: 0.297549
Shader16: Tlb_access: 4132 Tlb_hit: 1428 Tlb_miss: 2704 Tlb_hit_rate: 0.345595
Shader17: Tlb_access: 3788 Tlb_hit: 1064 Tlb_miss: 2724 Tlb_hit_rate: 0.280887
Shader18: Tlb_access: 3944 Tlb_hit: 1094 Tlb_miss: 2850 Tlb_hit_rate: 0.277383
Shader19: Tlb_access: 4360 Tlb_hit: 1404 Tlb_miss: 2956 Tlb_hit_rate: 0.322018
Shader20: Tlb_access: 4104 Tlb_hit: 1258 Tlb_miss: 2846 Tlb_hit_rate: 0.306530
Shader21: Tlb_access: 3932 Tlb_hit: 1150 Tlb_miss: 2782 Tlb_hit_rate: 0.292472
Shader22: Tlb_access: 3744 Tlb_hit: 1152 Tlb_miss: 2592 Tlb_hit_rate: 0.307692
Shader23: Tlb_access: 3896 Tlb_hit: 1286 Tlb_miss: 2610 Tlb_hit_rate: 0.330082
Shader24: Tlb_access: 4116 Tlb_hit: 1352 Tlb_miss: 2764 Tlb_hit_rate: 0.328474
Shader25: Tlb_access: 3944 Tlb_hit: 1084 Tlb_miss: 2860 Tlb_hit_rate: 0.274848
Shader26: Tlb_access: 3896 Tlb_hit: 1164 Tlb_miss: 2732 Tlb_hit_rate: 0.298768
Shader27: Tlb_access: 3988 Tlb_hit: 1448 Tlb_miss: 2540 Tlb_hit_rate: 0.363089
Tlb_tot_access: 112816 Tlb_tot_hit: 35602, Tlb_tot_miss: 77214, Tlb_tot_hit_rate: 0.315576
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 698 Tlb_invalidate: 300 Tlb_evict: 0 Tlb_page_evict: 300
Shader1: Tlb_validate: 684 Tlb_invalidate: 294 Tlb_evict: 0 Tlb_page_evict: 294
Shader2: Tlb_validate: 768 Tlb_invalidate: 330 Tlb_evict: 0 Tlb_page_evict: 330
Shader3: Tlb_validate: 674 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader4: Tlb_validate: 730 Tlb_invalidate: 314 Tlb_evict: 0 Tlb_page_evict: 314
Shader5: Tlb_validate: 684 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader6: Tlb_validate: 702 Tlb_invalidate: 302 Tlb_evict: 0 Tlb_page_evict: 302
Shader7: Tlb_validate: 740 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader8: Tlb_validate: 740 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader9: Tlb_validate: 712 Tlb_invalidate: 306 Tlb_evict: 0 Tlb_page_evict: 306
Shader10: Tlb_validate: 740 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader11: Tlb_validate: 726 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader12: Tlb_validate: 740 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader13: Tlb_validate: 754 Tlb_invalidate: 324 Tlb_evict: 0 Tlb_page_evict: 324
Shader14: Tlb_validate: 740 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader15: Tlb_validate: 726 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader16: Tlb_validate: 740 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader17: Tlb_validate: 726 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader18: Tlb_validate: 754 Tlb_invalidate: 324 Tlb_evict: 0 Tlb_page_evict: 324
Shader19: Tlb_validate: 740 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader20: Tlb_validate: 754 Tlb_invalidate: 324 Tlb_evict: 0 Tlb_page_evict: 324
Shader21: Tlb_validate: 712 Tlb_invalidate: 306 Tlb_evict: 0 Tlb_page_evict: 306
Shader22: Tlb_validate: 726 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader23: Tlb_validate: 740 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader24: Tlb_validate: 740 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader25: Tlb_validate: 726 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader26: Tlb_validate: 666 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader27: Tlb_validate: 680 Tlb_invalidate: 294 Tlb_evict: 0 Tlb_page_evict: 294
Tlb_tot_valiate: 20262 Tlb_invalidate: 8710, Tlb_tot_evict: 0, Tlb_tot_evict page: 8710
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2690 Page_hit: 1670 Page_miss: 1020 Page_hit_rate: 0.620818
Shader1: Page_table_access:2690 Page_hit: 1570 Page_miss: 1120 Page_hit_rate: 0.583643
Shader2: Page_table_access:3006 Page_hit: 1930 Page_miss: 1076 Page_hit_rate: 0.642049
Shader3: Page_table_access:2578 Page_hit: 1638 Page_miss: 940 Page_hit_rate: 0.635376
Shader4: Page_table_access:2728 Page_hit: 1728 Page_miss: 1000 Page_hit_rate: 0.633431
Shader5: Page_table_access:2882 Page_hit: 1902 Page_miss: 980 Page_hit_rate: 0.659958
Shader6: Page_table_access:2752 Page_hit: 1712 Page_miss: 1040 Page_hit_rate: 0.622093
Shader7: Page_table_access:2622 Page_hit: 1582 Page_miss: 1040 Page_hit_rate: 0.603356
Shader8: Page_table_access:2748 Page_hit: 1740 Page_miss: 1008 Page_hit_rate: 0.633188
Shader9: Page_table_access:2806 Page_hit: 1834 Page_miss: 972 Page_hit_rate: 0.653599
Shader10: Page_table_access:2794 Page_hit: 1706 Page_miss: 1088 Page_hit_rate: 0.610594
Shader11: Page_table_access:2732 Page_hit: 1688 Page_miss: 1044 Page_hit_rate: 0.617862
Shader12: Page_table_access:2728 Page_hit: 1552 Page_miss: 1176 Page_hit_rate: 0.568915
Shader13: Page_table_access:2906 Page_hit: 1866 Page_miss: 1040 Page_hit_rate: 0.642120
Shader14: Page_table_access:2726 Page_hit: 1778 Page_miss: 948 Page_hit_rate: 0.652238
Shader15: Page_table_access:2866 Page_hit: 1858 Page_miss: 1008 Page_hit_rate: 0.648290
Shader16: Page_table_access:2704 Page_hit: 1676 Page_miss: 1028 Page_hit_rate: 0.619823
Shader17: Page_table_access:2724 Page_hit: 1700 Page_miss: 1024 Page_hit_rate: 0.624082
Shader18: Page_table_access:2850 Page_hit: 1850 Page_miss: 1000 Page_hit_rate: 0.649123
Shader19: Page_table_access:2956 Page_hit: 2028 Page_miss: 928 Page_hit_rate: 0.686062
Shader20: Page_table_access:2846 Page_hit: 1826 Page_miss: 1020 Page_hit_rate: 0.641602
Shader21: Page_table_access:2782 Page_hit: 1602 Page_miss: 1180 Page_hit_rate: 0.575845
Shader22: Page_table_access:2592 Page_hit: 1560 Page_miss: 1032 Page_hit_rate: 0.601852
Shader23: Page_table_access:2610 Page_hit: 1490 Page_miss: 1120 Page_hit_rate: 0.570881
Shader24: Page_table_access:2764 Page_hit: 1704 Page_miss: 1060 Page_hit_rate: 0.616498
Shader25: Page_table_access:2860 Page_hit: 1740 Page_miss: 1120 Page_hit_rate: 0.608392
Shader26: Page_table_access:2732 Page_hit: 1592 Page_miss: 1140 Page_hit_rate: 0.582723
Shader27: Page_table_access:2540 Page_hit: 1540 Page_miss: 1000 Page_hit_rate: 0.606299
Page_table_tot_access: 77214 Page_tot_hit: 48062, Page_tot_miss 29152, Page_tot_hit_rate: 0.622452 Page_tot_fault: 15 Page_tot_pending: 29137
Total_memory_access_page_fault: 15, Average_latency: 347345.562500
========================================Page thrashing statistics==============================
Page_validate: 768 Page_evict_dirty: 30 Page_evict_not_dirty: 74
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.994636
[0-25]: 0.051118, [26-50]: 0.034340, [51-75]: 0.017764, [76-100]: 0.896778
Pcie_write_utilization: 0.203145
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:   893032 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(452.992584)
F:   223850----T:   230715 	 St: 802bb000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: 802c7000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: 802cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: 802cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: 804bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: 804cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: 803bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   279865 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   279865----T:   288105 	 St: 803cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   288504----T:   291304 	 St: 802db000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   291304----T:   306530 	 St: 802dd000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   306530----T:   309135 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309135----T:   324830 	 St: 804dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   330457----T:   333062 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   333062----T:   348757 	 St: 803dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   349561----T:   352361 	 St: 802fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   352361----T:   382614 	 St: 802fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   382614----T:   385219 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385219----T:   415942 	 St: 804fc000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   421153----T:   423953 	 St: 803fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   423953----T:   454206 	 St: 803fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   462824----T:   465624 	 St: 8033b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   465624----T:   525989 	 St: 8033d000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   525989----T:   528594 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528594----T:   589430 	 St: 8053c000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   595069----T:   598881 	 St: 8043b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   595069----T:   597674 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   597674----T:   600279 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   600279----T:   602884 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   602884----T:   605489 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   605489----T:   608094 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   608094----T:   610699 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   610699----T:   613304 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   613304----T:   615909 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   615909----T:   618514 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   618514----T:   621119 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   621119----T:   623724 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   623724----T:   626329 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   626329----T:   628934 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   628934----T:   631539 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   631539----T:   634144 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   634144----T:   636749 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   636749----T:   639354 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   639354----T:   641959 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   641959----T:   644564 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   644564----T:   647169 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   647169----T:   649774 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   649774----T:   652379 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   652379----T:   654984 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   654984----T:   657589 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   657589----T:   660194 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   660194----T:   662799 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   662799----T:   665404 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   665404----T:   668009 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   668009----T:   670614 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   670614----T:   673219 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   673219----T:   675824 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   675824----T:   678429 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   678429----T:   681034 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   681034----T:   683639 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   683639----T:   686244 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   686244----T:   688849 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   688849----T:   691454 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   691454----T:   694059 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   694059----T:   696664 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   696664----T:   699269 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   699269----T:   701874 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   701874----T:   704479 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   704479----T:   707084 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   707084----T:   709689 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   709689----T:   712294 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   712294----T:   714899 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   714899----T:   717504 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   717504----T:   720109 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   720109----T:   722714 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   722714----T:   725319 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   725319----T:   727924 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   727924----T:   730529 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   730529----T:   733134 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   733134----T:   735739 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   735739----T:   738344 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   738344----T:   740949 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   740949----T:   743554 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   743554----T:   746159 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   746159----T:   748764 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   748764----T:   751369 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   751369----T:   753974 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   753974----T:   756579 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   756579----T:   759184 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   759184----T:   761789 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   761789----T:   764394 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   764394----T:   766999 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   766999----T:   769604 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   769604----T:   772209 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   772209----T:   831162 	 St: 80440000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:   772209----T:   774814 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   774814----T:   777419 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   777419----T:   780024 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   780024----T:   782629 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   782629----T:   785234 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   785234----T:   787839 	 St: 802d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   787839----T:   790444 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   790444----T:   793049 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   793049----T:   795654 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   795654----T:   798259 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   798259----T:   800864 	 St: 802d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   800864----T:   803469 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   803469----T:   806074 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   806074----T:   808679 	 St: 802da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   808679----T:   811284 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   811284----T:   813889 	 St: 802d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   813889----T:   816494 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   816494----T:   819099 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   819099----T:   821704 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   821704----T:   824309 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   824309----T:   826914 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   826914----T:   829519 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   829519----T:   832124 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   832124----T:   834729 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   834729----T:   837334 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   837334----T:   839939 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   839939----T:   842544 	 St: 802db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   842544----T:   845149 	 St: 802dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   845149----T:   847754 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   847754----T:   850359 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   850359----T:   852964 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   852964----T:   855569 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   855569----T:   858174 	 St: 802e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   858174----T:   860779 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   860779----T:   863384 	 St: 802e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   863385----T:   865990 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   893032----T:   895637 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   893032----T:   901272 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   903877----T:   906482 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   903877----T:   912117 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   914722----T:   917327 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   914722----T:   930417 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   933022----T:   935627 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   933022----T:   963745 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   966350----T:   968955 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   966350----T:  1013068 	 St: 0 Sz: 397312 	 Sm: 0 	 T: device_sync(31.544903)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 670882(cycle), 452.992584(us)
Tot_kernel_exec_time_and_fault_time: 1670557(cycle), 1127.992554(us)
Tot_memcpy_h2d_time: 407686(cycle), 275.277527(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 407686(cycle), 275.277527(us)
Tot_devicesync_time: 122641(cycle), 82.809586(us)
Tot_writeback_time: 270920(cycle), 182.930450(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 393561(cycle), 265.740051(us)
GPGPU-Sim: *** exit detected ***
