Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Baldyman\Desktop\Multi_channel-Copy\core.qsys --block-symbol-file --output-directory=C:\Users\Baldyman\Desktop\Multi_channel-Copy\core --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Multi_channel-Copy/core.qsys
Progress: Reading input file
Progress: Adding Hum [altera_avalon_pio 16.1]
Progress: Parameterizing module Hum
Progress: Adding Humidity [altera_avalon_pio 16.1]
Progress: Parameterizing module Humidity
Progress: Adding Tem [altera_avalon_pio 16.1]
Progress: Parameterizing module Tem
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding freq_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_0
Progress: Adding freq_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_1
Progress: Adding freq_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_2
Progress: Adding freq_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_3
Progress: Adding freq_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_4
Progress: Adding freq_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_5
Progress: Adding freq_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_6
Progress: Adding freq_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_7
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pwm_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_0
Progress: Adding pwm_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_1
Progress: Adding pwm_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_2
Progress: Adding pwm_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_3
Progress: Adding pwm_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_4
Progress: Adding pwm_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_5
Progress: Adding pwm_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_6
Progress: Adding pwm_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_7
Progress: Adding sensor_reset [altera_avalon_pio 16.1]
Progress: Parameterizing module sensor_reset
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding uart [altera_avalon_uart 16.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: core.Hum: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.Humidity: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.Tem: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Baldyman\Desktop\Multi_channel-Copy\core.qsys --synthesis=VHDL --output-directory=C:\Users\Baldyman\Desktop\Multi_channel-Copy\core\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Multi_channel-Copy/core.qsys
Progress: Reading input file
Progress: Adding Hum [altera_avalon_pio 16.1]
Progress: Parameterizing module Hum
Progress: Adding Humidity [altera_avalon_pio 16.1]
Progress: Parameterizing module Humidity
Progress: Adding Tem [altera_avalon_pio 16.1]
Progress: Parameterizing module Tem
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding freq_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_0
Progress: Adding freq_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_1
Progress: Adding freq_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_2
Progress: Adding freq_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_3
Progress: Adding freq_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_4
Progress: Adding freq_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_5
Progress: Adding freq_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_6
Progress: Adding freq_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module freq_7
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pwm_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_0
Progress: Adding pwm_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_1
Progress: Adding pwm_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_2
Progress: Adding pwm_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_3
Progress: Adding pwm_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_4
Progress: Adding pwm_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_5
Progress: Adding pwm_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_6
Progress: Adding pwm_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module pwm_7
Progress: Adding sensor_reset [altera_avalon_pio 16.1]
Progress: Parameterizing module sensor_reset
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding uart [altera_avalon_uart 16.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: core.Hum: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.Humidity: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.Tem: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core.freq_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core: Generating core "core" for QUARTUS_SYNTH
Info: Hum: Starting RTL generation for module 'core_Hum'
Info: Hum:   Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=core_Hum --dir=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0001_Hum_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0001_Hum_gen//core_Hum_component_configuration.pl  --do_build_sim=0  ]
Info: Hum: Done RTL generation for module 'core_Hum'
Info: Hum: "core" instantiated altera_avalon_pio "Hum"
Info: freq_0: Starting RTL generation for module 'core_freq_0'
Info: freq_0:   Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=core_freq_0 --dir=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0002_freq_0_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0002_freq_0_gen//core_freq_0_component_configuration.pl  --do_build_sim=0  ]
Info: freq_0: Done RTL generation for module 'core_freq_0'
Info: freq_0: "core" instantiated altera_avalon_pio "freq_0"
Info: nios2_gen2_0: "core" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'core_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=core_onchip_memory2_0 --dir=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0003_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0003_onchip_memory2_0_gen//core_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'core_onchip_memory2_0'
Info: onchip_memory2_0: "core" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pwm_0: Starting RTL generation for module 'core_pwm_0'
Info: pwm_0:   Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=core_pwm_0 --dir=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0004_pwm_0_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0004_pwm_0_gen//core_pwm_0_component_configuration.pl  --do_build_sim=0  ]
Info: pwm_0: Done RTL generation for module 'core_pwm_0'
Info: pwm_0: "core" instantiated altera_avalon_pio "pwm_0"
Info: sensor_reset: Starting RTL generation for module 'core_sensor_reset'
Info: sensor_reset:   Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=core_sensor_reset --dir=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0005_sensor_reset_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0005_sensor_reset_gen//core_sensor_reset_component_configuration.pl  --do_build_sim=0  ]
Info: sensor_reset: Done RTL generation for module 'core_sensor_reset'
Info: sensor_reset: "core" instantiated altera_avalon_pio "sensor_reset"
Info: timer_0: Starting RTL generation for module 'core_timer_0'
Info: timer_0:   Generation command is [exec D:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=core_timer_0 --dir=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0006_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0006_timer_0_gen//core_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'core_timer_0'
Info: timer_0: "core" instantiated altera_avalon_timer "timer_0"
Info: uart: Starting RTL generation for module 'core_uart'
Info: uart:   Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=core_uart --dir=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0007_uart_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0007_uart_gen//core_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'core_uart'
Info: uart: "core" instantiated altera_avalon_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "core" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "core" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'core_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=core_nios2_gen2_0_cpu --dir=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0010_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/Baldyman/AppData/Local/Temp/alt7802_8306770978224891879.dir/0010_cpu_gen//core_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.09.28 17:00:44 (*) Starting Nios II generation
Info: cpu: # 2018.09.28 17:00:44 (*)   Checking for plaintext license.
Info: cpu: # 2018.09.28 17:00:45 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2018.09.28 17:00:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.09.28 17:00:45 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.09.28 17:00:45 (*)   Plaintext license not found.
Info: cpu: # 2018.09.28 17:00:45 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.09.28 17:00:45 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.09.28 17:00:45 (*)   Creating all objects for CPU
Info: cpu: # 2018.09.28 17:00:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.09.28 17:00:46 (*)   Creating plain-text RTL
Info: cpu: # 2018.09.28 17:00:46 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'core_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Baldyman/Desktop/Multi_channel-Copy/core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Baldyman/Desktop/Multi_channel-Copy/core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Baldyman/Desktop/Multi_channel-Copy/core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: core: Done "core" with 31 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
