#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: c2_reg_8344[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:B_V_address0[13].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c2_reg_8344[1].C[0] (FDRE)                                                                                                     0.846     0.846
c2_reg_8344[1].Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$auto$alumacc.cc:485:replace_alu$31977.S[1].in[1] (.names)                                                                     0.260     1.446
$auto$alumacc.cc:485:replace_alu$31977.S[1].out[0] (.names)                                                                    0.235     1.681
$techmap123003$auto$alumacc.cc:485:replace_alu$31977.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.381     2.062
$techmap123003$auto$alumacc.cc:485:replace_alu$31977.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     2.590
$techmap123007$auto$alumacc.cc:485:replace_alu$31977.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.590
$techmap123007$auto$alumacc.cc:485:replace_alu$31977.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     2.704
$techmap123008$auto$alumacc.cc:485:replace_alu$31977.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.704
$techmap123008$auto$alumacc.cc:485:replace_alu$31977.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     2.818
$techmap123009$auto$alumacc.cc:485:replace_alu$31977.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.818
$techmap123009$auto$alumacc.cc:485:replace_alu$31977.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     3.152
out:B_V_address0[13].outpad[0] (.output)                                                                                       6.654     9.806
data arrival time                                                                                                                        9.806

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -9.806
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -9.806


#Path 2
Startpoint: c2_reg_8344[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:B_V_address0[5].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c2_reg_8344[1].C[0] (FDRE)                                                                                                     0.846     0.846
c2_reg_8344[1].Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$auto$alumacc.cc:485:replace_alu$31977.S[1].in[1] (.names)                                                                     0.260     1.446
$auto$alumacc.cc:485:replace_alu$31977.S[1].out[0] (.names)                                                                    0.235     1.681
$techmap123003$auto$alumacc.cc:485:replace_alu$31977.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.381     2.062
$techmap123003$auto$alumacc.cc:485:replace_alu$31977.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     2.590
$techmap123007$auto$alumacc.cc:485:replace_alu$31977.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.590
$techmap123007$auto$alumacc.cc:485:replace_alu$31977.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     2.924
out:B_V_address0[5].outpad[0] (.output)                                                                                        6.654     9.578
data arrival time                                                                                                                        9.578

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -9.578
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -9.578


#Path 3
Startpoint: r2_reg_8356[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:ap_done.outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r2_reg_8356[3].C[0] (FDRE)                                       0.846     0.846
r2_reg_8356[3].Q[0] (FDRE) [clock-to-output]                     0.340     1.186
$abc$133413$new_n12127_.in[1] (.names)                           0.350     1.536
$abc$133413$new_n12127_.out[0] (.names)                          0.235     1.771
ap_done.in[3] (.names)                                           0.318     2.089
ap_done.out[0] (.names)                                          0.068     2.157
out:ap_done.outpad[0] (.output)                                  7.258     9.415
data arrival time                                                          9.415

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -9.415
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.415


#Path 4
Startpoint: r2_reg_8356[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:ap_ready.outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r2_reg_8356[3].C[0] (FDRE)                                       0.846     0.846
r2_reg_8356[3].Q[0] (FDRE) [clock-to-output]                     0.340     1.186
$abc$133413$new_n12127_.in[1] (.names)                           0.350     1.536
$abc$133413$new_n12127_.out[0] (.names)                          0.235     1.771
ap_done.in[3] (.names)                                           0.318     2.089
ap_done.out[0] (.names)                                          0.068     2.157
out:ap_ready.outpad[0] (.output)                                 7.258     9.415
data arrival time                                                          9.415

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -9.415
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.415


#Path 5
Startpoint: c2_reg_8344[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:B_V_address0[0].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
c2_reg_8344[2].C[0] (FDRE)                                                                                               0.846     0.846
c2_reg_8344[2].Q[0] (FDRE) [clock-to-output]                                                                             0.340     1.186
$auto$alumacc.cc:485:replace_alu$31977.DI[2].in[1] (.names)                                                              0.220     1.406
$auto$alumacc.cc:485:replace_alu$31977.DI[2].out[0] (.names)                                                             0.235     1.641
$techmap123003$auto$alumacc.cc:485:replace_alu$31977.slice[0].carry4_1st_full.CO[0].DI[2] (CARRY4)                       0.602     2.243
$techmap123003$auto$alumacc.cc:485:replace_alu$31977.slice[0].carry4_1st_full.CO[0].O[0] (CARRY4)                        0.456     2.699
out:B_V_address0[0].outpad[0] (.output)                                                                                  6.548     9.247
data arrival time                                                                                                                  9.247

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
clock uncertainty                                                                                                        0.000     0.000
output external delay                                                                                                    0.000     0.000
data required time                                                                                                                 0.000
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.000
data arrival time                                                                                                                 -9.247
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -9.247


#Path 6
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_159_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                               0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]             0.340     1.186
$abc$133413$new_n12145_.in[0] (.names)                                                          0.200     1.386
$abc$133413$new_n12145_.out[0] (.names)                                                         0.235     1.621
$abc$133413$new_n12144_.in[1] (.names)                                                          0.313     1.934
$abc$133413$new_n12144_.out[0] (.names)                                                         0.235     2.169
$abc$133413$new_n12593_.in[1] (.names)                                                          0.460     2.629
$abc$133413$new_n12593_.out[0] (.names)                                                         0.235     2.864
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30809.in[1] (.names)                        1.000     3.864
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30809.out[0] (.names)                       0.235     4.099
a_i_159_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                              4.952     9.051
data arrival time                                                                                         9.051

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
a_i_159_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                            0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                        -9.051
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -8.648


#Path 7
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_184_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                               0.340     1.186
$abc$133413$new_n12584_.in[0] (.names)                                                                                                                                                       0.310     1.496
$abc$133413$new_n12584_.out[0] (.names)                                                                                                                                                      0.235     1.731
$abc$133413$new_n12614_.in[1] (.names)                                                                                                                                                       1.352     3.083
$abc$133413$new_n12614_.out[0] (.names)                                                                                                                                                      0.235     3.318
$abc$133413$flatten\a_i_184_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[1] (.names)                        0.572     3.890
$abc$133413$flatten\a_i_184_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     4.125
a_i_184_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             4.752     8.877
data arrival time                                                                                                                                                                                      8.877

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_184_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.532     0.314
data required time                                                                                                                                                                                     0.314
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.314
data arrival time                                                                                                                                                                                     -8.877
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -8.563


#Path 8
Startpoint: ap_CS_fsm_state1.Q[0] (FDSE clocked by ap_clk)
Endpoint  : out:ap_idle.outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
ap_CS_fsm_state1.C[0] (FDSE)                                     0.846     0.846
ap_CS_fsm_state1.Q[0] (FDSE) [clock-to-output]                   0.340     1.186
ap_idle.in[0] (.names)                                           0.450     1.636
ap_idle.out[0] (.names)                                          0.235     1.871
out:ap_idle.outpad[0] (.output)                                  6.649     8.520
data arrival time                                                          8.520

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -8.520
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.520


#Path 9
Startpoint: c2_reg_8344[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:B_V_address0[14].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c2_reg_8344[1].C[0] (FDRE)                                                                                                     0.846     0.846
c2_reg_8344[1].Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$auto$alumacc.cc:485:replace_alu$31977.S[1].in[1] (.names)                                                                     0.260     1.446
$auto$alumacc.cc:485:replace_alu$31977.S[1].out[0] (.names)                                                                    0.235     1.681
$techmap123003$auto$alumacc.cc:485:replace_alu$31977.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.381     2.062
$techmap123003$auto$alumacc.cc:485:replace_alu$31977.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     2.590
$techmap123007$auto$alumacc.cc:485:replace_alu$31977.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.590
$techmap123007$auto$alumacc.cc:485:replace_alu$31977.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     2.704
$techmap123008$auto$alumacc.cc:485:replace_alu$31977.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.704
$techmap123008$auto$alumacc.cc:485:replace_alu$31977.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     2.818
$techmap123009$auto$alumacc.cc:485:replace_alu$31977.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.818
$techmap123009$auto$alumacc.cc:485:replace_alu$31977.slice[3].carry4_full.CO[0].O[2] (CARRY4)                                  0.239     3.057
out:B_V_address0[14].outpad[0] (.output)                                                                                       5.448     8.505
data arrival time                                                                                                                        8.505

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.505
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.505


#Path 10
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_228_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_228_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.980     8.751
data arrival time                                                                                      8.751

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_228_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.751
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.471


#Path 11
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_168_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_168_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.980     8.751
data arrival time                                                                                      8.751

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_168_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.751
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.471


#Path 12
Startpoint: grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[6].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[1].C[0] (FDRE)                                              0.846     0.846
grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[1].Q[0] (FDRE) [clock-to-output]                            0.340     1.186
$abc$133413$new_n17524_.in[0] (.names)                                                                        0.500     1.686
$abc$133413$new_n17524_.out[0] (.names)                                                                       0.235     1.921
$abc$133413$new_n17533_.in[4] (.names)                                                                        4.440     6.361
$abc$133413$new_n17533_.out[0] (.names)                                                                       0.068     6.429
$auto$maccmap.cc:240:synth$48380.S[4].in[1] (.names)                                                          0.321     6.750
$auto$maccmap.cc:240:synth$48380.S[4].out[0] (.names)                                                         0.235     6.985
$techmap122768$auto$maccmap.cc:240:synth$48380.slice[1].carry4_full.CO[0].S[0] (CARRY4)                       0.547     7.532
$techmap122768$auto$maccmap.cc:240:synth$48380.slice[1].carry4_full.CO[0].O[2] (CARRY4)                       0.523     8.055
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[6].D[0] (FDRE)                                              1.285     9.340
data arrival time                                                                                                       9.340

clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[6].C[0] (FDRE)                                              0.846     0.846
clock uncertainty                                                                                             0.000     0.846
cell setup time                                                                                               0.045     0.891
data required time                                                                                                      0.891
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.891
data arrival time                                                                                                      -9.340
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -8.449


#Path 13
Startpoint: c2_reg_8344[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:B_V_address0[8].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c2_reg_8344[1].C[0] (FDRE)                                                                                                     0.846     0.846
c2_reg_8344[1].Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$auto$alumacc.cc:485:replace_alu$31977.S[1].in[1] (.names)                                                                     0.260     1.446
$auto$alumacc.cc:485:replace_alu$31977.S[1].out[0] (.names)                                                                    0.235     1.681
$techmap123003$auto$alumacc.cc:485:replace_alu$31977.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.381     2.062
$techmap123003$auto$alumacc.cc:485:replace_alu$31977.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     2.590
$techmap123007$auto$alumacc.cc:485:replace_alu$31977.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.590
$techmap123007$auto$alumacc.cc:485:replace_alu$31977.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     2.704
$techmap123008$auto$alumacc.cc:485:replace_alu$31977.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.704
$techmap123008$auto$alumacc.cc:485:replace_alu$31977.slice[2].carry4_full.CO[0].O[0] (CARRY4)                                  0.222     2.926
out:B_V_address0[8].outpad[0] (.output)                                                                                        5.508     8.434
data arrival time                                                                                                                        8.434

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.434
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.434


#Path 14
Startpoint: c_reg_8310[8].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:A_V_address0[8].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                0.000     0.000
c_reg_8310[8].C[0] (FDRE)                                                                                               0.846     0.846
c_reg_8310[8].Q[0] (FDRE) [clock-to-output]                                                                             0.340     1.186
$auto$alumacc.cc:485:replace_alu$31983.S[0].in[1] (.names)                                                              0.530     1.716
$auto$alumacc.cc:485:replace_alu$31983.S[0].out[0] (.names)                                                             0.235     1.951
$techmap123207$auto$alumacc.cc:485:replace_alu$31983.slice[0].carry4_1st_full.CO[0].S[0] (CARRY4)                       0.000     1.951
$techmap123207$auto$alumacc.cc:485:replace_alu$31983.slice[0].carry4_1st_full.CO[0].O[0] (CARRY4)                       0.508     2.459
out:A_V_address0[8].outpad[0] (.output)                                                                                 5.948     8.407
data arrival time                                                                                                                 8.407

clock ap_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                    0.000     0.000
clock uncertainty                                                                                                       0.000     0.000
output external delay                                                                                                   0.000     0.000
data required time                                                                                                                0.000
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                0.000
data arrival time                                                                                                                -8.407
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -8.407


#Path 15
Startpoint: c_reg_8310[8].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:A_V_address0[14].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c_reg_8310[8].C[0] (FDRE)                                                                                                      0.846     0.846
c_reg_8310[8].Q[0] (FDRE) [clock-to-output]                                                                                    0.340     1.186
$auto$alumacc.cc:485:replace_alu$31983.S[0].in[1] (.names)                                                                     0.530     1.716
$auto$alumacc.cc:485:replace_alu$31983.S[0].out[0] (.names)                                                                    0.235     1.951
$techmap123207$auto$alumacc.cc:485:replace_alu$31983.slice[0].carry4_1st_full.CO[0].S[0] (CARRY4)                              0.000     1.951
$techmap123207$auto$alumacc.cc:485:replace_alu$31983.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.508     2.459
$techmap123208$auto$alumacc.cc:485:replace_alu$31983.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.459
$techmap123208$auto$alumacc.cc:485:replace_alu$31983.slice[1].carry4_full.CO[0].O[2] (CARRY4)                                  0.239     2.698
out:A_V_address0[14].outpad[0] (.output)                                                                                       5.688     8.386
data arrival time                                                                                                                        8.386

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.386
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.386


#Path 16
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_218_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_218_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.870     8.641
data arrival time                                                                                      8.641

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_218_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.641
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.361


#Path 17
Startpoint: tmp_12_reg_10881[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_234_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
tmp_12_reg_10881[1].C[0] (FDRE)                                                                                                                                                              0.846     0.846
tmp_12_reg_10881[1].Q[0] (FDRE) [clock-to-output]                                                                                                                                            0.340     1.186
$abc$133413$new_n12597_.in[0] (.names)                                                                                                                                                       0.110     1.296
$abc$133413$new_n12597_.out[0] (.names)                                                                                                                                                      0.235     1.531
$abc$133413$new_n12611_.in[0] (.names)                                                                                                                                                       0.713     2.244
$abc$133413$new_n12611_.out[0] (.names)                                                                                                                                                      0.235     2.479
$abc$133413$flatten\a_i_234_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[1] (.names)                        0.313     2.792
$abc$133413$flatten\a_i_234_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     3.027
a_i_234_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             5.602     8.629
data arrival time                                                                                                                                                                                      8.629

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_234_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.532     0.314
data required time                                                                                                                                                                                     0.314
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.314
data arrival time                                                                                                                                                                                     -8.629
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -8.315


#Path 18
Startpoint: tmp_20_cast_reg_12736[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_address0[3].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_20_cast_reg_12736[3].C[0] (FDRE)                             0.846     0.846
tmp_20_cast_reg_12736[3].Q[0] (FDRE) [clock-to-output]           0.303     1.149
out:C_V_address0[3].outpad[0] (.output)                          7.121     8.270
data arrival time                                                          8.270

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -8.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.270


#Path 19
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_228_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_228_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.760     8.531
data arrival time                                                                                      8.531

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_228_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.531
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.251


#Path 20
Startpoint: tmp_12_reg_10881[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_42_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
tmp_12_reg_10881[4].C[0] (FDRE)                                                                                                                                                             0.846     0.846
tmp_12_reg_10881[4].Q[0] (FDRE) [clock-to-output]                                                                                                                                           0.340     1.186
$abc$133413$new_n12642_.in[1] (.names)                                                                                                                                                      0.150     1.336
$abc$133413$new_n12642_.out[0] (.names)                                                                                                                                                     0.235     1.571
$abc$133413$new_n12938_.in[0] (.names)                                                                                                                                                      0.313     1.884
$abc$133413$new_n12938_.out[0] (.names)                                                                                                                                                     0.235     2.119
$abc$133413$flatten\a_i_42_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[0] (.names)                        0.850     2.969
$abc$133413$flatten\a_i_42_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     3.204
a_i_42_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             5.350     8.554
data arrival time                                                                                                                                                                                     8.554

clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
a_i_42_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                            -0.532     0.314
data required time                                                                                                                                                                                    0.314
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    0.314
data arrival time                                                                                                                                                                                    -8.554
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -8.240


#Path 21
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_175_V_load_reg_13687[2].CE[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.C[0] (FDRE)                       0.846     0.846
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.Q[0] (FDRE) [clock-to-output]     0.340     1.186
$abc$133413$auto$rtlil.cc:2281:NotGate$129310.in[0] (.names)                                               2.730     3.916
$abc$133413$auto$rtlil.cc:2281:NotGate$129310.out[0] (.names)                                              0.235     4.151
grp_matrix_multiply_full_fu_8390.A_175_V_load_reg_13687[2].CE[0] (FDRE)                                    4.800     8.951
data arrival time                                                                                                    8.951

clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.A_175_V_load_reg_13687[2].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                          0.000     0.846
cell setup time                                                                                           -0.109     0.737
data required time                                                                                                   0.737
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.737
data arrival time                                                                                                   -8.951
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -8.214


#Path 22
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_161_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[5].C[0] (FDRE)                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[5].Q[0] (FDRE) [clock-to-output]                0.340     1.186
$abc$133413$new_n13070_.in[1] (.names)                                                               0.370     1.556
$abc$133413$new_n13070_.out[0] (.names)                                                              0.068     1.624
$abc$133413$new_n13069_.in[2] (.names)                                                               0.319     1.943
$abc$133413$new_n13069_.out[0] (.names)                                                              0.235     2.178
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.288
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     2.523
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.110     2.633
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     2.868
b_i_161_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                               5.613     8.481
data arrival time                                                                                              8.481

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_161_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                 0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -8.481
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -8.201


#Path 23
Startpoint: grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[4].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[1].C[0] (FDRE)                                              0.846     0.846
grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[1].Q[0] (FDRE) [clock-to-output]                            0.340     1.186
$abc$133413$new_n17524_.in[0] (.names)                                                                        0.500     1.686
$abc$133413$new_n17524_.out[0] (.names)                                                                       0.235     1.921
$abc$133413$new_n17533_.in[4] (.names)                                                                        4.440     6.361
$abc$133413$new_n17533_.out[0] (.names)                                                                       0.068     6.429
$auto$maccmap.cc:240:synth$48380.S[4].in[1] (.names)                                                          0.321     6.750
$auto$maccmap.cc:240:synth$48380.S[4].out[0] (.names)                                                         0.235     6.985
$techmap122768$auto$maccmap.cc:240:synth$48380.slice[1].carry4_full.CO[0].S[0] (CARRY4)                       0.547     7.532
$techmap122768$auto$maccmap.cc:240:synth$48380.slice[1].carry4_full.CO[0].O[0] (CARRY4)                       0.508     8.040
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[4].D[0] (FDRE)                                              1.045     9.085
data arrival time                                                                                                       9.085

clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[4].C[0] (FDRE)                                              0.846     0.846
clock uncertainty                                                                                             0.000     0.846
cell setup time                                                                                               0.045     0.891
data required time                                                                                                      0.891
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.891
data arrival time                                                                                                      -9.085
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -8.194


#Path 24
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_216_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[6].C[0] (FDRE)                       0.846     0.846
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[6].Q[0] (FDRE) [clock-to-output]     0.303     1.149
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[6].in[2] (.names)                                     0.675     1.824
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                                    0.235     2.059
b_i_216_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2)                             6.410     8.469
data arrival time                                                                                            8.469

clock ap_clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                           0.000     0.000
b_i_216_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                               0.846     0.846
clock uncertainty                                                                                  0.000     0.846
cell setup time                                                                                   -0.566     0.280
data required time                                                                                           0.280
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.280
data arrival time                                                                                           -8.469
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.189


#Path 25
Startpoint: tmp_12_reg_10881[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_74_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
tmp_12_reg_10881[1].C[0] (FDRE)                                                                                                                                                             0.846     0.846
tmp_12_reg_10881[1].Q[0] (FDRE) [clock-to-output]                                                                                                                                           0.340     1.186
$abc$133413$new_n12597_.in[0] (.names)                                                                                                                                                      0.110     1.296
$abc$133413$new_n12597_.out[0] (.names)                                                                                                                                                     0.235     1.531
$abc$133413$new_n12611_.in[0] (.names)                                                                                                                                                      0.713     2.244
$abc$133413$new_n12611_.out[0] (.names)                                                                                                                                                     0.235     2.479
$abc$133413$flatten\a_i_74_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[1] (.names)                        0.953     3.432
$abc$133413$flatten\a_i_74_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     3.667
a_i_74_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             4.830     8.497
data arrival time                                                                                                                                                                                     8.497

clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
a_i_74_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                            -0.532     0.314
data required time                                                                                                                                                                                    0.314
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    0.314
data arrival time                                                                                                                                                                                    -8.497
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -8.183


#Path 26
Startpoint: tmp_20_cast_reg_12736[11].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_address0[11].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_20_cast_reg_12736[11].C[0] (FDRE)                            0.846     0.846
tmp_20_cast_reg_12736[11].Q[0] (FDRE) [clock-to-output]          0.303     1.149
out:C_V_address0[11].outpad[0] (.output)                         7.024     8.173
data arrival time                                                          8.173

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -8.173
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.173


#Path 27
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_157_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                               0.340     1.186
$abc$133413$new_n12592_.in[2] (.names)                                                                                                                                                       0.310     1.496
$abc$133413$new_n12592_.out[0] (.names)                                                                                                                                                      0.235     1.731
$abc$133413$new_n12601_.in[0] (.names)                                                                                                                                                       0.110     1.841
$abc$133413$new_n12601_.out[0] (.names)                                                                                                                                                      0.235     2.076
$abc$133413$flatten\a_i_157_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[1] (.names)                        1.758     3.834
$abc$133413$flatten\a_i_157_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     4.069
a_i_157_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             4.400     8.469
data arrival time                                                                                                                                                                                      8.469

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_157_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.532     0.314
data required time                                                                                                                                                                                     0.314
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.314
data arrival time                                                                                                                                                                                     -8.469
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -8.155


#Path 28
Startpoint: grp_matrix_multiply_full_fu_8390.tmp13_reg_16062[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp3_reg_16612[4].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp13_reg_16062[5].C[0] (FDRE)                                                0.846     0.846
grp_matrix_multiply_full_fu_8390.tmp13_reg_16062[5].Q[0] (FDRE) [clock-to-output]                              0.340     1.186
$abc$133413$new_n15251_.in[1] (.names)                                                                         2.540     3.726
$abc$133413$new_n15251_.out[0] (.names)                                                                        0.068     3.794
$abc$133413$new_n15249_.in[0] (.names)                                                                         0.428     4.222
$abc$133413$new_n15249_.out[0] (.names)                                                                        0.235     4.457
$abc$133413$new_n15254_.in[3] (.names)                                                                         0.550     5.007
$abc$133413$new_n15254_.out[0] (.names)                                                                        0.068     5.075
$auto$maccmap.cc:240:synth$46814.DI[6].in[0] (.names)                                                          2.078     7.153
$auto$maccmap.cc:240:synth$46814.DI[6].out[0] (.names)                                                         0.235     7.388
$techmap123173$auto$maccmap.cc:240:synth$46814.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.000     7.388
$techmap123173$auto$maccmap.cc:240:synth$46814.slice[1].carry4_full.CO[0].O[0] (CARRY4)                        0.456     7.844
grp_matrix_multiply_full_fu_8390.tmp3_reg_16612[4].D[0] (FDRE)                                                 1.195     9.039
data arrival time                                                                                                        9.039

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp3_reg_16612[4].C[0] (FDRE)                                                 0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.045     0.891
data required time                                                                                                       0.891
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.891
data arrival time                                                                                                       -9.039
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.148


#Path 29
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_236_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_236_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.650     8.421
data arrival time                                                                                      8.421

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_236_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.421
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.141


#Path 30
Startpoint: grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_202_reg_15562[0].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[2].C[0] (FDRE)                                            0.846     0.846
grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[2].Q[0] (FDRE) [clock-to-output]                          0.340     1.186
$abc$133413$new_n19014_.in[0] (.names)                                                                            1.000     2.186
$abc$133413$new_n19014_.out[0] (.names)                                                                           0.235     2.421
$abc$133413$new_n19021_.in[0] (.names)                                                                            0.312     2.733
$abc$133413$new_n19021_.out[0] (.names)                                                                           0.235     2.968
$auto$maccmap.cc:114:fulladd$45059.Y[3].in[1] (.names)                                                            0.318     3.286
$auto$maccmap.cc:114:fulladd$45059.Y[3].out[0] (.names)                                                           0.235     3.521
$techmap122854$auto$maccmap.cc:240:synth$45060.slice[0].carry4_1st_full.CO[0].S[3] (CARRY4)                       0.381     3.902
$techmap122854$auto$maccmap.cc:240:synth$45060.slice[0].carry4_1st_full.CO[0].O[0] (CARRY4)                       0.380     4.282
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_202_reg_15562[0].D[0] (FDRE)                                        4.748     9.030
data arrival time                                                                                                           9.030

clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_202_reg_15562[0].C[0] (FDRE)                                        0.846     0.846
clock uncertainty                                                                                                 0.000     0.846
cell setup time                                                                                                   0.045     0.891
data required time                                                                                                          0.891
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.891
data arrival time                                                                                                          -9.030
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -8.139


#Path 31
Startpoint: c_reg_8310[8].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:A_V_address0[10].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                0.000     0.000
c_reg_8310[8].C[0] (FDRE)                                                                                               0.846     0.846
c_reg_8310[8].Q[0] (FDRE) [clock-to-output]                                                                             0.340     1.186
$auto$alumacc.cc:485:replace_alu$31983.S[0].in[1] (.names)                                                              0.530     1.716
$auto$alumacc.cc:485:replace_alu$31983.S[0].out[0] (.names)                                                             0.235     1.951
$techmap123207$auto$alumacc.cc:485:replace_alu$31983.slice[0].carry4_1st_full.CO[0].S[0] (CARRY4)                       0.000     1.951
$techmap123207$auto$alumacc.cc:485:replace_alu$31983.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                       0.523     2.474
out:A_V_address0[10].outpad[0] (.output)                                                                                5.648     8.122
data arrival time                                                                                                                 8.122

clock ap_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                    0.000     0.000
clock uncertainty                                                                                                       0.000     0.000
output external delay                                                                                                   0.000     0.000
data required time                                                                                                                0.000
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                0.000
data arrival time                                                                                                                -8.122
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -8.122


#Path 32
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_171_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                               0.340     1.186
$abc$133413$new_n12584_.in[0] (.names)                                                                                                                                                       0.310     1.496
$abc$133413$new_n12584_.out[0] (.names)                                                                                                                                                      0.235     1.731
$abc$133413$new_n12608_.in[1] (.names)                                                                                                                                                       1.202     2.933
$abc$133413$new_n12608_.out[0] (.names)                                                                                                                                                      0.235     3.168
$abc$133413$flatten\a_i_171_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[1] (.names)                        2.802     5.970
$abc$133413$flatten\a_i_171_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     6.205
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30739.in[0] (.names)                                                                                                                     0.110     6.315
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30739.out[0] (.names)                                                                                                                    0.235     6.550
a_i_171_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                                                                                                                           1.972     8.522
data arrival time                                                                                                                                                                                      8.522

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_171_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.443     0.403
data required time                                                                                                                                                                                     0.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.403
data arrival time                                                                                                                                                                                     -8.522
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -8.119


#Path 33
Startpoint: tmp_12_reg_10881[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_42_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
tmp_12_reg_10881[4].C[0] (FDRE)                                                                                                                                                             0.846     0.846
tmp_12_reg_10881[4].Q[0] (FDRE) [clock-to-output]                                                                                                                                           0.340     1.186
$abc$133413$new_n12642_.in[1] (.names)                                                                                                                                                      0.150     1.336
$abc$133413$new_n12642_.out[0] (.names)                                                                                                                                                     0.235     1.571
$abc$133413$new_n12938_.in[0] (.names)                                                                                                                                                      0.313     1.884
$abc$133413$new_n12938_.out[0] (.names)                                                                                                                                                     0.235     2.119
$abc$133413$flatten\a_i_42_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[0] (.names)                        0.850     2.969
$abc$133413$flatten\a_i_42_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     3.204
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30174.in[1] (.names)                                                                                                                    0.110     3.314
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30174.out[0] (.names)                                                                                                                   0.235     3.549
a_i_42_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                                                                                                                           4.950     8.499
data arrival time                                                                                                                                                                                     8.499

clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
a_i_42_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                            -0.443     0.403
data required time                                                                                                                                                                                    0.403
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    0.403
data arrival time                                                                                                                                                                                    -8.499
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -8.096


#Path 34
Startpoint: tmp_20_cast_reg_12736[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_address0[5].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_20_cast_reg_12736[5].C[0] (FDRE)                             0.846     0.846
tmp_20_cast_reg_12736[5].Q[0] (FDRE) [clock-to-output]           0.340     1.186
out:C_V_address0[5].outpad[0] (.output)                          6.899     8.085
data arrival time                                                          8.085

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -8.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.085


#Path 35
Startpoint: tmp_20_cast_reg_12736[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_address0[2].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_20_cast_reg_12736[2].C[0] (FDRE)                             0.846     0.846
tmp_20_cast_reg_12736[2].Q[0] (FDRE) [clock-to-output]           0.303     1.149
out:C_V_address0[2].outpad[0] (.output)                          6.924     8.073
data arrival time                                                          8.073

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -8.073
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.073


#Path 36
Startpoint: grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_202_reg_15562[3].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[2].C[0] (FDRE)                                            0.846     0.846
grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[2].Q[0] (FDRE) [clock-to-output]                          0.340     1.186
$abc$133413$new_n19014_.in[0] (.names)                                                                            1.000     2.186
$abc$133413$new_n19014_.out[0] (.names)                                                                           0.235     2.421
$abc$133413$new_n19021_.in[0] (.names)                                                                            0.312     2.733
$abc$133413$new_n19021_.out[0] (.names)                                                                           0.235     2.968
$auto$maccmap.cc:114:fulladd$45059.Y[3].in[1] (.names)                                                            0.318     3.286
$auto$maccmap.cc:114:fulladd$45059.Y[3].out[0] (.names)                                                           0.235     3.521
$techmap122854$auto$maccmap.cc:240:synth$45060.slice[0].carry4_1st_full.CO[0].S[3] (CARRY4)                       0.381     3.902
$techmap122854$auto$maccmap.cc:240:synth$45060.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                       0.227     4.129
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_202_reg_15562[3].D[0] (FDRE)                                        4.811     8.940
data arrival time                                                                                                           8.940

clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_202_reg_15562[3].C[0] (FDRE)                                        0.846     0.846
clock uncertainty                                                                                                 0.000     0.846
cell setup time                                                                                                   0.045     0.891
data required time                                                                                                          0.891
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.891
data arrival time                                                                                                          -8.940
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -8.049


#Path 37
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_55_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                               0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]             0.340     1.186
$abc$133413$new_n12145_.in[0] (.names)                                                          0.200     1.386
$abc$133413$new_n12145_.out[0] (.names)                                                         0.235     1.621
$abc$133413$new_n12144_.in[1] (.names)                                                          0.313     1.934
$abc$133413$new_n12144_.out[0] (.names)                                                         0.235     2.169
$abc$133413$new_n12593_.in[1] (.names)                                                          0.460     2.629
$abc$133413$new_n12593_.out[0] (.names)                                                         0.235     2.864
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30104.in[0] (.names)                        3.240     6.104
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30104.out[0] (.names)                       0.235     6.339
a_i_55_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                               2.110     8.449
data arrival time                                                                                         8.449

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
a_i_55_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                             0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                        -8.449
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -8.046


#Path 38
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_171_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                               0.340     1.186
$abc$133413$new_n12584_.in[0] (.names)                                                                                                                                                       0.310     1.496
$abc$133413$new_n12584_.out[0] (.names)                                                                                                                                                      0.235     1.731
$abc$133413$new_n12608_.in[1] (.names)                                                                                                                                                       1.202     2.933
$abc$133413$new_n12608_.out[0] (.names)                                                                                                                                                      0.235     3.168
$abc$133413$flatten\a_i_171_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[1] (.names)                        2.802     5.970
$abc$133413$flatten\a_i_171_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     6.205
a_i_171_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             2.150     8.355
data arrival time                                                                                                                                                                                      8.355

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_171_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.532     0.314
data required time                                                                                                                                                                                     0.314
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.314
data arrival time                                                                                                                                                                                     -8.355
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -8.041


#Path 39
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_108_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_108_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_108_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 40
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_212_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_212_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_212_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 41
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_108_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_108_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_108_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 42
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_114_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_114_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_114_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 43
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_92_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                              0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                              0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                             0.235     1.771
a_i_92_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                     8.311

clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
a_i_92_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                           0.000     0.846
cell setup time                                                                            -0.566     0.280
data required time                                                                                    0.280
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.280
data arrival time                                                                                    -8.311
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -8.031


#Path 44
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_142_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_142_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_142_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 45
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_152_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_152_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_152_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 46
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_212_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_212_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_212_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 47
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_206_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_206_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_206_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 48
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_204_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_204_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_204_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 49
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_168_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_168_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_168_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 50
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_230_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_230_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_230_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 51
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_238_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_238_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_238_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 52
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_198_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_198_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_198_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 53
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_198_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_198_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_198_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 54
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_174_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_174_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.540     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_174_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 55
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_92_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                              0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                              0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                             0.235     1.771
a_i_92_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                     8.201

clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
a_i_92_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                           0.000     0.846
cell setup time                                                                            -0.566     0.280
data required time                                                                                    0.280
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.280
data arrival time                                                                                    -8.201
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.921


#Path 56
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_22_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                              0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                              0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                             0.235     1.771
a_i_22_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                     8.201

clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
a_i_22_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                           0.000     0.846
cell setup time                                                                            -0.566     0.280
data required time                                                                                    0.280
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.280
data arrival time                                                                                    -8.201
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.921


#Path 57
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_22_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                              0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                              0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                             0.235     1.771
a_i_22_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                     8.201

clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
a_i_22_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                           0.000     0.846
cell setup time                                                                            -0.566     0.280
data required time                                                                                    0.280
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.280
data arrival time                                                                                    -8.201
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.921


#Path 58
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_230_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_230_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                      8.201

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_230_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.201
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.921


#Path 59
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_236_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_236_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                      8.201

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_236_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.201
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.921


#Path 60
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_238_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_238_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                      8.201

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_238_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.201
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.921


#Path 61
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_218_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_218_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                      8.201

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_218_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.201
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.921


#Path 62
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_166_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_166_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                      8.201

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_166_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.201
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.921


#Path 63
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_166_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_166_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                      8.201

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_166_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.201
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.921


#Path 64
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_174_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_174_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                      8.201

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_174_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.201
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.921


#Path 65
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_204_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_204_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                      8.201

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_204_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.201
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.921


#Path 66
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_152_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_152_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                      8.201

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_152_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.201
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.921


#Path 67
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_206_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_206_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                      8.201

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_206_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.201
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.921


#Path 68
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_142_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_142_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                      8.201

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_142_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.201
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.921


#Path 69
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_114_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_114_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.430     8.201
data arrival time                                                                                      8.201

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_114_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.201
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.921


#Path 70
Startpoint: grp_matrix_multiply_full_fu_8390.tmp49_reg_16132[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[1].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp49_reg_16132[0].C[0] (FDRE)                                                    0.846     0.846
grp_matrix_multiply_full_fu_8390.tmp49_reg_16132[0].Q[0] (FDRE) [clock-to-output]                                  0.340     1.186
$abc$133413$new_n18953_.in[5] (.names)                                                                             0.300     1.486
$abc$133413$new_n18953_.out[0] (.names)                                                                            0.068     1.554
$abc$133413$new_n18952_.in[1] (.names)                                                                             0.828     2.382
$abc$133413$new_n18952_.out[0] (.names)                                                                            0.235     2.617
$auto$maccmap.cc:240:synth$46928.DI[1].in[0] (.names)                                                              0.700     3.317
$auto$maccmap.cc:240:synth$46928.DI[1].out[0] (.names)                                                             0.235     3.552
$techmap122851$auto$maccmap.cc:240:synth$46928.slice[0].carry4_1st_full.CO[0].DI[1] (CARRY4)                       3.295     6.847
$techmap122851$auto$maccmap.cc:240:synth$46928.slice[0].carry4_1st_full.CO[0].O[1] (CARRY4)                        0.456     7.303
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[1].D[0] (FDRE)                                                    1.504     8.807
data arrival time                                                                                                            8.807

clock ap_clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[1].C[0] (FDRE)                                                    0.846     0.846
clock uncertainty                                                                                                  0.000     0.846
cell setup time                                                                                                    0.045     0.891
data required time                                                                                                           0.891
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.891
data arrival time                                                                                                           -8.807
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -7.916


#Path 71
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_175_V_load_reg_13687[4].CE[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.C[0] (FDRE)                       0.846     0.846
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.Q[0] (FDRE) [clock-to-output]     0.340     1.186
$abc$133413$auto$rtlil.cc:2281:NotGate$129314.in[0] (.names)                                               2.730     3.916
$abc$133413$auto$rtlil.cc:2281:NotGate$129314.out[0] (.names)                                              0.235     4.151
grp_matrix_multiply_full_fu_8390.A_175_V_load_reg_13687[4].CE[0] (FDRE)                                    4.498     8.649
data arrival time                                                                                                    8.649

clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.A_175_V_load_reg_13687[4].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                          0.000     0.846
cell setup time                                                                                           -0.109     0.737
data required time                                                                                                   0.737
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.737
data arrival time                                                                                                   -8.649
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.912


#Path 72
Startpoint: tmp_12_reg_10881[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_158_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
tmp_12_reg_10881[4].C[0] (FDRE)                                                                                                                                                              0.846     0.846
tmp_12_reg_10881[4].Q[0] (FDRE) [clock-to-output]                                                                                                                                            0.340     1.186
$abc$133413$new_n12580_.in[0] (.names)                                                                                                                                                       0.110     1.296
$abc$133413$new_n12580_.out[0] (.names)                                                                                                                                                      0.235     1.531
$abc$133413$new_n12780_.in[1] (.names)                                                                                                                                                       1.132     2.663
$abc$133413$new_n12780_.out[0] (.names)                                                                                                                                                      0.235     2.898
$abc$133413$flatten\a_i_158_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[0] (.names)                        0.423     3.321
$abc$133413$flatten\a_i_158_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     3.556
a_i_158_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             4.650     8.206
data arrival time                                                                                                                                                                                      8.206

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_158_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.532     0.314
data required time                                                                                                                                                                                     0.314
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.314
data arrival time                                                                                                                                                                                     -8.206
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -7.892


#Path 73
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_99_V_U.matrix_multiply_telP_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                                                                                                                               0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                                                                                                                             0.340     1.186
$abc$133413$new_n12155_.in[0] (.names)                                                                                                                                                      0.150     1.336
$abc$133413$new_n12155_.out[0] (.names)                                                                                                                                                     0.235     1.571
$abc$133413$new_n12172_.in[0] (.names)                                                                                                                                                      0.318     1.889
$abc$133413$new_n12172_.out[0] (.names)                                                                                                                                                     0.235     2.124
$abc$133413$new_n12171_.in[1] (.names)                                                                                                                                                      0.110     2.234
$abc$133413$new_n12171_.out[0] (.names)                                                                                                                                                     0.235     2.469
$abc$133413$flatten\b_i_99_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_telP.v:33$3182_EN[7:0]$3186[7].in[1] (.names)                        2.253     4.722
$abc$133413$flatten\b_i_99_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_telP.v:33$3182_EN[7:0]$3186[7].out[0] (.names)                       0.235     4.957
b_i_99_V_U.matrix_multiply_telP_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             3.228     8.185
data arrival time                                                                                                                                                                                     8.185

clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
b_i_99_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                            -0.532     0.314
data required time                                                                                                                                                                                    0.314
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    0.314
data arrival time                                                                                                                                                                                    -8.185
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -7.871


#Path 74
Startpoint: grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[7].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[1].C[0] (FDRE)                                              0.846     0.846
grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[1].Q[0] (FDRE) [clock-to-output]                            0.340     1.186
$abc$133413$new_n17524_.in[0] (.names)                                                                        0.500     1.686
$abc$133413$new_n17524_.out[0] (.names)                                                                       0.235     1.921
$abc$133413$new_n17533_.in[4] (.names)                                                                        4.440     6.361
$abc$133413$new_n17533_.out[0] (.names)                                                                       0.068     6.429
$auto$maccmap.cc:240:synth$48380.S[4].in[1] (.names)                                                          0.321     6.750
$auto$maccmap.cc:240:synth$48380.S[4].out[0] (.names)                                                         0.235     6.985
$techmap122768$auto$maccmap.cc:240:synth$48380.slice[1].carry4_full.CO[0].S[0] (CARRY4)                       0.547     7.532
$techmap122768$auto$maccmap.cc:240:synth$48380.slice[1].carry4_full.CO[0].O[3] (CARRY4)                       0.582     8.114
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[7].D[0] (FDRE)                                              0.611     8.725
data arrival time                                                                                                       8.725

clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[7].C[0] (FDRE)                                              0.846     0.846
clock uncertainty                                                                                             0.000     0.846
cell setup time                                                                                               0.045     0.891
data required time                                                                                                      0.891
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.891
data arrival time                                                                                                      -8.725
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -7.834


#Path 75
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_161_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[5].C[0] (FDRE)                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[5].Q[0] (FDRE) [clock-to-output]                0.340     1.186
$abc$133413$new_n13070_.in[1] (.names)                                                               0.370     1.556
$abc$133413$new_n13070_.out[0] (.names)                                                              0.068     1.624
$abc$133413$new_n13069_.in[2] (.names)                                                               0.319     1.943
$abc$133413$new_n13069_.out[0] (.names)                                                              0.235     2.178
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.288
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     2.523
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.110     2.633
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     2.868
b_i_161_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                               5.243     8.111
data arrival time                                                                                              8.111

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_161_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                 0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -8.111
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -7.831


#Path 76
Startpoint: grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_202_reg_15562[2].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[2].C[0] (FDRE)                                            0.846     0.846
grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[2].Q[0] (FDRE) [clock-to-output]                          0.340     1.186
$abc$133413$new_n19014_.in[0] (.names)                                                                            1.000     2.186
$abc$133413$new_n19014_.out[0] (.names)                                                                           0.235     2.421
$abc$133413$new_n19021_.in[0] (.names)                                                                            0.312     2.733
$abc$133413$new_n19021_.out[0] (.names)                                                                           0.235     2.968
$auto$maccmap.cc:114:fulladd$45059.Y[3].in[1] (.names)                                                            0.318     3.286
$auto$maccmap.cc:114:fulladd$45059.Y[3].out[0] (.names)                                                           0.235     3.521
$techmap122854$auto$maccmap.cc:240:synth$45060.slice[0].carry4_1st_full.CO[0].S[3] (CARRY4)                       0.381     3.902
$techmap122854$auto$maccmap.cc:240:synth$45060.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                       0.380     4.282
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_202_reg_15562[2].D[0] (FDRE)                                        4.429     8.711
data arrival time                                                                                                           8.711

clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_202_reg_15562[2].C[0] (FDRE)                                        0.846     0.846
clock uncertainty                                                                                                 0.000     0.846
cell setup time                                                                                                   0.045     0.891
data required time                                                                                                          0.891
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.891
data arrival time                                                                                                          -8.711
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -7.820


#Path 77
Startpoint: tmp_12_reg_10881[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_32_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
tmp_12_reg_10881[4].C[0] (FDRE)                                                                                                                                                             0.846     0.846
tmp_12_reg_10881[4].Q[0] (FDRE) [clock-to-output]                                                                                                                                           0.340     1.186
$abc$133413$new_n12642_.in[1] (.names)                                                                                                                                                      0.150     1.336
$abc$133413$new_n12642_.out[0] (.names)                                                                                                                                                     0.235     1.571
$abc$133413$new_n12938_.in[0] (.names)                                                                                                                                                      0.313     1.884
$abc$133413$new_n12938_.out[0] (.names)                                                                                                                                                     0.235     2.119
$abc$133413$flatten\a_i_32_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[0] (.names)                        2.770     4.889
$abc$133413$flatten\a_i_32_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     5.124
a_i_32_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             3.008     8.132
data arrival time                                                                                                                                                                                     8.132

clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
a_i_32_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                            -0.532     0.314
data required time                                                                                                                                                                                    0.314
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    0.314
data arrival time                                                                                                                                                                                    -8.132
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -7.818


#Path 78
Startpoint: tmp_20_cast_reg_12736[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_address0[0].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_20_cast_reg_12736[0].C[0] (FDRE)                             0.846     0.846
tmp_20_cast_reg_12736[0].Q[0] (FDRE) [clock-to-output]           0.303     1.149
out:C_V_address0[0].outpad[0] (.output)                          6.634     7.783
data arrival time                                                          7.783

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -7.783
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.783


#Path 79
Startpoint: tmp_12_reg_10881[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_192_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
tmp_12_reg_10881[4].C[0] (FDRE)                                                                                                                                                              0.846     0.846
tmp_12_reg_10881[4].Q[0] (FDRE) [clock-to-output]                                                                                                                                            0.340     1.186
$abc$133413$new_n12696_.in[0] (.names)                                                                                                                                                       0.110     1.296
$abc$133413$new_n12696_.out[0] (.names)                                                                                                                                                      0.235     1.531
$abc$133413$new_n12695_.in[0] (.names)                                                                                                                                                       0.318     1.849
$abc$133413$new_n12695_.out[0] (.names)                                                                                                                                                      0.235     2.084
$abc$133413$flatten\a_i_192_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[0] (.names)                        2.153     4.237
$abc$133413$flatten\a_i_192_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     4.472
a_i_192_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             3.608     8.080
data arrival time                                                                                                                                                                                      8.080

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_192_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.532     0.314
data required time                                                                                                                                                                                     0.314
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.314
data arrival time                                                                                                                                                                                     -8.080
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -7.766


#Path 80
Startpoint: tmp_12_reg_10881[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_154_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
tmp_12_reg_10881[4].C[0] (FDRE)                                                                                                                                                              0.846     0.846
tmp_12_reg_10881[4].Q[0] (FDRE) [clock-to-output]                                                                                                                                            0.340     1.186
$abc$133413$new_n12580_.in[0] (.names)                                                                                                                                                       0.110     1.296
$abc$133413$new_n12580_.out[0] (.names)                                                                                                                                                      0.235     1.531
$abc$133413$new_n12780_.in[1] (.names)                                                                                                                                                       1.132     2.663
$abc$133413$new_n12780_.out[0] (.names)                                                                                                                                                      0.235     2.898
$abc$133413$flatten\a_i_154_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[0] (.names)                        1.153     4.051
$abc$133413$flatten\a_i_154_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     4.286
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30834.in[1] (.names)                                                                                                                     0.110     4.396
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30834.out[0] (.names)                                                                                                                    0.235     4.631
a_i_154_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                                                                                                                           3.508     8.139
data arrival time                                                                                                                                                                                      8.139

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_154_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.443     0.403
data required time                                                                                                                                                                                     0.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.403
data arrival time                                                                                                                                                                                     -8.139
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -7.736


#Path 81
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_237_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                0.550     1.736
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     1.971
b_i_237_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                       6.040     8.011
data arrival time                                                                                       8.011

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_237_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -8.011
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.731


#Path 82
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_239_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                0.550     1.736
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     1.971
b_i_239_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                       6.040     8.011
data arrival time                                                                                       8.011

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_239_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -8.011
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.731


#Path 83
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[0].CE[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.C[0] (FDRE)                       0.846     0.846
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.Q[0] (FDRE) [clock-to-output]     0.340     1.186
$abc$133413$auto$rtlil.cc:2281:NotGate$128778.in[0] (.names)                                               2.840     4.026
$abc$133413$auto$rtlil.cc:2281:NotGate$128778.out[0] (.names)                                              0.235     4.261
grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[0].CE[0] (FDRE)                                    4.203     8.464
data arrival time                                                                                                    8.464

clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[0].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                          0.000     0.846
cell setup time                                                                                           -0.109     0.737
data required time                                                                                                   0.737
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.737
data arrival time                                                                                                   -8.464
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.727


#Path 84
Startpoint: grp_matrix_multiply_full_fu_8390.A_241_V_load_reg_11967[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_240_reg_14317[4].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_241_V_load_reg_11967[6].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.A_241_V_load_reg_11967[6].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$133413$new_n13661_.in[1] (.names)                                                                         2.700     3.886
$abc$133413$new_n13661_.out[0] (.names)                                                                        0.235     4.121
$abc$133413$new_n13658_.in[0] (.names)                                                                         1.848     5.969
$abc$133413$new_n13658_.out[0] (.names)                                                                        0.068     6.037
$abc$133413$new_n13656_.in[1] (.names)                                                                         0.429     6.466
$abc$133413$new_n13656_.out[0] (.names)                                                                        0.235     6.701
$auto$maccmap.cc:240:synth$46391.DI[7].in[0] (.names)                                                          0.200     6.901
$auto$maccmap.cc:240:synth$46391.DI[7].out[0] (.names)                                                         0.235     7.136
$techmap123083$auto$maccmap.cc:240:synth$46391.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.278     7.414
$techmap123083$auto$maccmap.cc:240:synth$46391.slice[1].carry4_full.CO[0].O[0] (CARRY4)                        0.456     7.870
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_240_reg_14317[4].D[0] (FDRE)                                     0.745     8.615
data arrival time                                                                                                        8.615

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_240_reg_14317[4].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.045     0.891
data required time                                                                                                       0.891
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.891
data arrival time                                                                                                       -8.615
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -7.724


#Path 85
Startpoint: grp_matrix_multiply_full_fu_8390.tmp13_reg_16062[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp3_reg_16612[7].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp13_reg_16062[5].C[0] (FDRE)                                                0.846     0.846
grp_matrix_multiply_full_fu_8390.tmp13_reg_16062[5].Q[0] (FDRE) [clock-to-output]                              0.340     1.186
$abc$133413$new_n15251_.in[1] (.names)                                                                         2.540     3.726
$abc$133413$new_n15251_.out[0] (.names)                                                                        0.068     3.794
$abc$133413$new_n15249_.in[0] (.names)                                                                         0.428     4.222
$abc$133413$new_n15249_.out[0] (.names)                                                                        0.235     4.457
$abc$133413$new_n15254_.in[3] (.names)                                                                         0.550     5.007
$abc$133413$new_n15254_.out[0] (.names)                                                                        0.068     5.075
$auto$maccmap.cc:240:synth$46814.DI[6].in[0] (.names)                                                          2.078     7.153
$auto$maccmap.cc:240:synth$46814.DI[6].out[0] (.names)                                                         0.235     7.388
$techmap123173$auto$maccmap.cc:240:synth$46814.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.000     7.388
$techmap123173$auto$maccmap.cc:240:synth$46814.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     7.760
grp_matrix_multiply_full_fu_8390.tmp3_reg_16612[7].D[0] (FDRE)                                                 0.811     8.571
data arrival time                                                                                                        8.571

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp3_reg_16612[7].C[0] (FDRE)                                                 0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.045     0.891
data required time                                                                                                       0.891
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.891
data arrival time                                                                                                       -8.571
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -7.680


#Path 86
Startpoint: tmp_12_reg_10881[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_92_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
tmp_12_reg_10881[4].C[0] (FDRE)                                                                                                                                                             0.846     0.846
tmp_12_reg_10881[4].Q[0] (FDRE) [clock-to-output]                                                                                                                                           0.340     1.186
$abc$133413$new_n12580_.in[0] (.names)                                                                                                                                                      0.110     1.296
$abc$133413$new_n12580_.out[0] (.names)                                                                                                                                                     0.235     1.531
$abc$133413$new_n12892_.in[1] (.names)                                                                                                                                                      1.352     2.883
$abc$133413$new_n12892_.out[0] (.names)                                                                                                                                                     0.235     3.118
$abc$133413$flatten\a_i_92_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[0] (.names)                        1.280     4.398
$abc$133413$flatten\a_i_92_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     4.633
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$29899.in[1] (.names)                                                                                                                    0.313     4.946
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$29899.out[0] (.names)                                                                                                                   0.235     5.181
a_i_92_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                                                                                                                           2.900     8.081
data arrival time                                                                                                                                                                                     8.081

clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
a_i_92_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                            -0.443     0.403
data required time                                                                                                                                                                                    0.403
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    0.403
data arrival time                                                                                                                                                                                    -8.081
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -7.678


#Path 87
Startpoint: tmp_12_reg_10881[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_151_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
tmp_12_reg_10881[4].C[0] (FDRE)                                                                                                                                                              0.846     0.846
tmp_12_reg_10881[4].Q[0] (FDRE) [clock-to-output]                                                                                                                                            0.340     1.186
$abc$133413$new_n12580_.in[0] (.names)                                                                                                                                                       0.110     1.296
$abc$133413$new_n12580_.out[0] (.names)                                                                                                                                                      0.235     1.531
$abc$133413$new_n12780_.in[1] (.names)                                                                                                                                                       1.132     2.663
$abc$133413$new_n12780_.out[0] (.names)                                                                                                                                                      0.235     2.898
$abc$133413$flatten\a_i_151_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[0] (.names)                        1.153     4.051
$abc$133413$flatten\a_i_151_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     4.286
a_i_151_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             3.702     7.988
data arrival time                                                                                                                                                                                      7.988

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_151_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.532     0.314
data required time                                                                                                                                                                                     0.314
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.314
data arrival time                                                                                                                                                                                     -7.988
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -7.674


#Path 88
Startpoint: grp_matrix_multiply_full_fu_8390.A_253_V_load_reg_14427[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_252_reg_15877[2].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.A_253_V_load_reg_14427[1].C[0] (FDRE)                                            0.846     0.846
grp_matrix_multiply_full_fu_8390.A_253_V_load_reg_14427[1].Q[0] (FDRE) [clock-to-output]                          0.340     1.186
$abc$133413$new_n13776_.in[3] (.names)                                                                            1.950     3.136
$abc$133413$new_n13776_.out[0] (.names)                                                                           0.235     3.371
$auto$maccmap.cc:240:synth$46996.S[3].in[0] (.names)                                                              0.318     3.689
$auto$maccmap.cc:240:synth$46996.S[3].out[0] (.names)                                                             0.235     3.924
$techmap123091$auto$maccmap.cc:240:synth$46996.slice[0].carry4_1st_full.CO[0].S[3] (CARRY4)                       0.455     4.379
$techmap123091$auto$maccmap.cc:240:synth$46996.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                       0.380     4.759
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_252_reg_15877[2].D[0] (FDRE)                                        3.785     8.544
data arrival time                                                                                                           8.544

clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_252_reg_15877[2].C[0] (FDRE)                                        0.846     0.846
clock uncertainty                                                                                                 0.000     0.846
cell setup time                                                                                                   0.045     0.891
data required time                                                                                                          0.891
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.891
data arrival time                                                                                                          -8.544
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -7.653


#Path 89
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_221_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                               0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]             0.340     1.186
$abc$133413$new_n12145_.in[0] (.names)                                                          0.200     1.386
$abc$133413$new_n12145_.out[0] (.names)                                                         0.235     1.621
$abc$133413$new_n12144_.in[1] (.names)                                                          0.313     1.934
$abc$133413$new_n12144_.out[0] (.names)                                                         0.235     2.169
$abc$133413$new_n12593_.in[1] (.names)                                                          0.460     2.629
$abc$133413$new_n12593_.out[0] (.names)                                                         0.235     2.864
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30459.in[1] (.names)                        2.530     5.394
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30459.out[0] (.names)                       0.235     5.629
a_i_221_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                              2.420     8.049
data arrival time                                                                                         8.049

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
a_i_221_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                            0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                        -8.049
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -7.646


#Path 90
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_140_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[6].C[0] (FDRE)                       0.846     0.846
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[6].Q[0] (FDRE) [clock-to-output]     0.303     1.149
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[6].in[2] (.names)                                     0.675     1.824
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                                    0.235     2.059
b_i_140_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2)                             5.860     7.919
data arrival time                                                                                            7.919

clock ap_clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                           0.000     0.000
b_i_140_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                               0.846     0.846
clock uncertainty                                                                                  0.000     0.846
cell setup time                                                                                   -0.566     0.280
data required time                                                                                           0.280
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.280
data arrival time                                                                                           -7.919
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.639


#Path 91
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_237_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                0.550     1.736
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     1.971
b_i_237_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                       5.930     7.901
data arrival time                                                                                       7.901

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_237_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -7.901
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.621


#Path 92
Startpoint: grp_matrix_multiply_full_fu_8390.tmp49_reg_16132[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[4].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp49_reg_16132[0].C[0] (FDRE)                                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.tmp49_reg_16132[0].Q[0] (FDRE) [clock-to-output]                                        0.340     1.186
$abc$133413$new_n18953_.in[5] (.names)                                                                                   0.300     1.486
$abc$133413$new_n18953_.out[0] (.names)                                                                                  0.068     1.554
$abc$133413$new_n18952_.in[1] (.names)                                                                                   0.828     2.382
$abc$133413$new_n18952_.out[0] (.names)                                                                                  0.235     2.617
$auto$maccmap.cc:240:synth$46928.DI[1].in[0] (.names)                                                                    0.700     3.317
$auto$maccmap.cc:240:synth$46928.DI[1].out[0] (.names)                                                                   0.235     3.552
$techmap122851$auto$maccmap.cc:240:synth$46928.slice[0].carry4_1st_full.CO[0].DI[1] (CARRY4)                             3.295     6.847
$techmap122851$auto$maccmap.cc:240:synth$46928.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.443     7.290
$techmap122852$auto$maccmap.cc:240:synth$46928.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     7.290
$techmap122852$auto$maccmap.cc:240:synth$46928.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                  0.222     7.512
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[4].D[0] (FDRE)                                                          0.995     8.507
data arrival time                                                                                                                  8.507

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[4].C[0] (FDRE)                                                          0.846     0.846
clock uncertainty                                                                                                        0.000     0.846
cell setup time                                                                                                          0.045     0.891
data required time                                                                                                                 0.891
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.891
data arrival time                                                                                                                 -8.507
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.616


#Path 93
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_235_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                               0.340     1.186
$abc$133413$new_n12584_.in[0] (.names)                                                                                                                                                       0.310     1.496
$abc$133413$new_n12584_.out[0] (.names)                                                                                                                                                      0.235     1.731
$abc$133413$new_n12608_.in[1] (.names)                                                                                                                                                       1.202     2.933
$abc$133413$new_n12608_.out[0] (.names)                                                                                                                                                      0.235     3.168
$abc$133413$flatten\a_i_235_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[1] (.names)                        2.112     5.280
$abc$133413$flatten\a_i_235_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     5.515
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30384.in[0] (.names)                                                                                                                     0.318     5.833
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$30384.out[0] (.names)                                                                                                                    0.235     6.068
a_i_235_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                                                                                                                           1.950     8.018
data arrival time                                                                                                                                                                                      8.018

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_235_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.443     0.403
data required time                                                                                                                                                                                     0.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.403
data arrival time                                                                                                                                                                                     -8.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -7.615


#Path 94
Startpoint: grp_matrix_multiply_full_fu_8390.A_241_V_load_reg_11967[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_240_reg_14317[5].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_241_V_load_reg_11967[6].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.A_241_V_load_reg_11967[6].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$133413$new_n13661_.in[1] (.names)                                                                         2.700     3.886
$abc$133413$new_n13661_.out[0] (.names)                                                                        0.235     4.121
$abc$133413$new_n13658_.in[0] (.names)                                                                         1.848     5.969
$abc$133413$new_n13658_.out[0] (.names)                                                                        0.068     6.037
$abc$133413$new_n13656_.in[1] (.names)                                                                         0.429     6.466
$abc$133413$new_n13656_.out[0] (.names)                                                                        0.235     6.701
$auto$maccmap.cc:240:synth$46391.DI[7].in[0] (.names)                                                          0.200     6.901
$auto$maccmap.cc:240:synth$46391.DI[7].out[0] (.names)                                                         0.235     7.136
$techmap123083$auto$maccmap.cc:240:synth$46391.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.278     7.414
$techmap123083$auto$maccmap.cc:240:synth$46391.slice[1].carry4_full.CO[0].O[1] (CARRY4)                        0.456     7.870
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_240_reg_14317[5].D[0] (FDRE)                                     0.621     8.491
data arrival time                                                                                                        8.491

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_240_reg_14317[5].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.045     0.891
data required time                                                                                                       0.891
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.891
data arrival time                                                                                                       -8.491
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -7.600


#Path 95
Startpoint: tmp_12_reg_10881[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_169_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
tmp_12_reg_10881[7].C[0] (FDRE)                                                                                                                                                              0.846     0.846
tmp_12_reg_10881[7].Q[0] (FDRE) [clock-to-output]                                                                                                                                            0.340     1.186
$abc$133413$new_n12725_.in[0] (.names)                                                                                                                                                       0.110     1.296
$abc$133413$new_n12725_.out[0] (.names)                                                                                                                                                      0.235     1.531
$abc$133413$new_n12752_.in[0] (.names)                                                                                                                                                       0.402     1.933
$abc$133413$new_n12752_.out[0] (.names)                                                                                                                                                      0.235     2.168
$abc$133413$flatten\a_i_169_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].in[0] (.names)                        2.902     5.070
$abc$133413$flatten\a_i_169_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3175_EN[7:0]$3179[7].out[0] (.names)                       0.235     5.305
a_i_169_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             2.593     7.898
data arrival time                                                                                                                                                                                      7.898

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_169_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.532     0.314
data required time                                                                                                                                                                                     0.314
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.314
data arrival time                                                                                                                                                                                     -7.898
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -7.584


#Path 96
Startpoint: grp_matrix_multiply_full_fu_8390.A_241_V_load_reg_11967[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_240_reg_14317[6].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_241_V_load_reg_11967[6].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.A_241_V_load_reg_11967[6].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$133413$new_n13661_.in[1] (.names)                                                                         2.700     3.886
$abc$133413$new_n13661_.out[0] (.names)                                                                        0.235     4.121
$abc$133413$new_n13658_.in[0] (.names)                                                                         1.848     5.969
$abc$133413$new_n13658_.out[0] (.names)                                                                        0.068     6.037
$abc$133413$new_n13656_.in[1] (.names)                                                                         0.429     6.466
$abc$133413$new_n13656_.out[0] (.names)                                                                        0.235     6.701
$auto$maccmap.cc:240:synth$46391.DI[7].in[0] (.names)                                                          0.200     6.901
$auto$maccmap.cc:240:synth$46391.DI[7].out[0] (.names)                                                         0.235     7.136
$techmap123083$auto$maccmap.cc:240:synth$46391.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.278     7.414
$techmap123083$auto$maccmap.cc:240:synth$46391.slice[1].carry4_full.CO[0].O[2] (CARRY4)                        0.456     7.870
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_240_reg_14317[6].D[0] (FDRE)                                     0.605     8.475
data arrival time                                                                                                        8.475

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_240_reg_14317[6].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.045     0.891
data required time                                                                                                       0.891
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.891
data arrival time                                                                                                       -8.475
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -7.584


#Path 97
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_170_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                               0.340     1.186
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].in[0] (.names)                               0.350     1.536
a_i_100_V_U.matrix_multiply_tdEe_ram_U.addr0[1].out[0] (.names)                              0.235     1.771
a_i_170_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[4] (RAMB18E2)                       6.070     7.841
data arrival time                                                                                      7.841

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_170_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -7.841
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.561


#Path 98
Startpoint: grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[5].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[1].C[0] (FDRE)                                              0.846     0.846
grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[1].Q[0] (FDRE) [clock-to-output]                            0.340     1.186
$abc$133413$new_n17524_.in[0] (.names)                                                                        0.500     1.686
$abc$133413$new_n17524_.out[0] (.names)                                                                       0.235     1.921
$abc$133413$new_n17533_.in[4] (.names)                                                                        4.440     6.361
$abc$133413$new_n17533_.out[0] (.names)                                                                       0.068     6.429
$auto$maccmap.cc:240:synth$48380.S[4].in[1] (.names)                                                          0.321     6.750
$auto$maccmap.cc:240:synth$48380.S[4].out[0] (.names)                                                         0.235     6.985
$techmap122768$auto$maccmap.cc:240:synth$48380.slice[1].carry4_full.CO[0].S[0] (CARRY4)                       0.547     7.532
$techmap122768$auto$maccmap.cc:240:synth$48380.slice[1].carry4_full.CO[0].O[1] (CARRY4)                       0.400     7.932
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[5].D[0] (FDRE)                                              0.511     8.443
data arrival time                                                                                                       8.443

clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[5].C[0] (FDRE)                                              0.846     0.846
clock uncertainty                                                                                             0.000     0.846
cell setup time                                                                                               0.045     0.891
data required time                                                                                                      0.891
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.891
data arrival time                                                                                                      -8.443
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -7.552


#Path 99
Startpoint: grp_matrix_multiply_full_fu_8390.A_113_V_load_reg_13087[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_112_reg_15007[4].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_113_V_load_reg_13087[2].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.A_113_V_load_reg_13087[2].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$133413$new_n20104_.in[1] (.names)                                                                         2.200     3.386
$abc$133413$new_n20104_.out[0] (.names)                                                                        0.068     3.454
$abc$133413$new_n20102_.in[1] (.names)                                                                         0.431     3.885
$abc$133413$new_n20102_.out[0] (.names)                                                                        0.235     4.120
$abc$133413$new_n20107_.in[0] (.names)                                                                         0.358     4.478
$abc$133413$new_n20107_.out[0] (.names)                                                                        0.235     4.713
$auto$maccmap.cc:240:synth$42035.DI[6].in[1] (.names)                                                          0.318     5.031
$auto$maccmap.cc:240:synth$42035.DI[6].out[0] (.names)                                                         0.235     5.266
$techmap122918$auto$maccmap.cc:240:synth$42035.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     5.788
$techmap122918$auto$maccmap.cc:240:synth$42035.slice[1].carry4_full.CO[0].O[0] (CARRY4)                        0.456     6.244
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_112_reg_15007[4].D[0] (FDRE)                                     2.198     8.442
data arrival time                                                                                                        8.442

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_112_reg_15007[4].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.045     0.891
data required time                                                                                                       0.891
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.891
data arrival time                                                                                                       -8.442
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -7.551


#Path 100
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_119_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                               0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]             0.340     1.186
$abc$133413$new_n12145_.in[0] (.names)                                                          0.200     1.386
$abc$133413$new_n12145_.out[0] (.names)                                                         0.235     1.621
$abc$133413$new_n12144_.in[1] (.names)                                                          0.313     1.934
$abc$133413$new_n12144_.out[0] (.names)                                                         0.235     2.169
$abc$133413$new_n12593_.in[1] (.names)                                                          0.460     2.629
$abc$133413$new_n12593_.out[0] (.names)                                                         0.235     2.864
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$31029.in[0] (.names)                        3.240     6.104
$abc$133413$auto$opt_dff.cc:242:make_patterns_logic$31029.out[0] (.names)                       0.235     6.339
a_i_119_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                              1.602     7.941
data arrival time                                                                                         7.941

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
a_i_119_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                            0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                        -7.941
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -7.538


#End of timing report
