#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Jun 20 08:55:25 2023
# Process ID: 68044
# Current directory: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1
# Command line: vivado.exe -log Turbocode_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Turbocode_top.tcl
# Log file: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/Turbocode_top.vds
# Journal file: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Turbocode_top.tcl -notrace
Command: synth_design -top Turbocode_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 353.516 ; gain = 94.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Turbocode_top' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbocode_top.v:3]
INFO: [Synth 8-638] synthesizing module 'Turbo_Encoder' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:3]
INFO: [Synth 8-638] synthesizing module 'RSC_Encoder_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
WARNING: [Synth 8-5788] Register i_reg in module RSC_Encoder_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:60]
WARNING: [Synth 8-5788] Register data_out_reg in module RSC_Encoder_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:66]
INFO: [Synth 8-256] done synthesizing module 'RSC_Encoder_8bit' (1#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
INFO: [Synth 8-638] synthesizing module 'Interleaver_8bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:3]
WARNING: [Synth 8-5788] Register data_out_reg in module Interleaver_8bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:21]
INFO: [Synth 8-256] done synthesizing module 'Interleaver_8bit' (2#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:3]
INFO: [Synth 8-638] synthesizing module 'DataAssembler' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:3]
WARNING: [Synth 8-6014] Unused sequential element parity_1_reg was removed.  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:20]
WARNING: [Synth 8-6014] Unused sequential element parity_2_reg was removed.  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:21]
INFO: [Synth 8-256] done synthesizing module 'DataAssembler' (3#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:3]
INFO: [Synth 8-256] done synthesizing module 'Turbo_Encoder' (4#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:3]
INFO: [Synth 8-638] synthesizing module 'Turbo_Decoder' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_16bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:3]
WARNING: [Synth 8-6014] Unused sequential element current_data_reg was removed.  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:64]
WARNING: [Synth 8-5788] Register i_reg in module Decoder_16bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:65]
WARNING: [Synth 8-5788] Register data_out_reg in module Decoder_16bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:71]
INFO: [Synth 8-256] done synthesizing module 'Decoder_16bit' (5#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'Disassembler_24bit' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:3]
INFO: [Synth 8-256] done synthesizing module 'Disassembler_24bit' (6#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:3]
INFO: [Synth 8-638] synthesizing module 'Deinterleaver' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
INFO: [Synth 8-256] done synthesizing module 'Deinterleaver' (7#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
INFO: [Synth 8-638] synthesizing module 'check_if_equal' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:23]
INFO: [Synth 8-256] done synthesizing module 'check_if_equal' (8#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:23]
INFO: [Synth 8-256] done synthesizing module 'Turbo_Decoder' (9#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'Turbocode_top' (10#1) [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbocode_top.v:3]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[15]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[13]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[11]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[9]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[7]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[5]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[3]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[1]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[15]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[13]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[11]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[9]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[7]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[5]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[3]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 394.594 ; gain = 136.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 394.594 ; gain = 136.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/constrs_1/imports/Turbocody/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/constrs_1/imports/Turbocody/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/constrs_1/imports/Turbocody/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Turbocode_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Turbocode_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 712.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_data_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_data_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'next_data_out_reg' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:20]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:49 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 10    
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 42    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RSC_Encoder_8bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Interleaver_8bit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DataAssembler 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Decoder_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module Disassembler_24bit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Deinterleaver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module check_if_equal 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element TD/decoder_1/ready_out_reg was removed.  [C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:66]
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[15]' (FDE) to 'TD/disassembler/out_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[13]' (FDE) to 'TD/disassembler/out_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[11]' (FDE) to 'TD/disassembler/out_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[9]' (FDE) to 'TD/disassembler/out_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[7]' (FDE) to 'TD/disassembler/out_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[5]' (FDE) to 'TD/disassembler/out_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[3]' (FDE) to 'TD/disassembler/out_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[1]' (FDE) to 'TD/disassembler/out_1_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TD/deinterleaver/ready_out_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TD/check/ready_out_reg )
WARNING: [Synth 8-3332] Sequential element (TE/RSC2/data_out_reg[15]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC2/data_out_reg[13]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC2/data_out_reg[11]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC2/data_out_reg[9]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC2/data_out_reg[7]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC2/data_out_reg[5]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC2/data_out_reg[3]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC2/data_out_reg[1]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC1/data_out_reg[15]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC1/data_out_reg[13]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC1/data_out_reg[11]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC1/data_out_reg[9]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC1/data_out_reg[7]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC1/data_out_reg[5]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC1/data_out_reg[3]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TE/RSC1/data_out_reg[1]) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TD/check/ready_out_reg) is unused and will be removed from module Turbocode_top.
WARNING: [Synth 8-3332] Sequential element (TD/deinterleaver/ready_out_reg) is unused and will be removed from module Turbocode_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:01:15 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:01:15 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:01:16 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    48|
|3     |LUT1   |   130|
|4     |LUT2   |   138|
|5     |LUT3   |    17|
|6     |LUT4   |    10|
|7     |LUT6   |    27|
|8     |MUXF7  |     6|
|9     |MUXF8  |     2|
|10    |FDCE   |   125|
|11    |FDPE   |     6|
|12    |FDRE   |   132|
|13    |LD     |     6|
|14    |IBUF   |    10|
|15    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------------+------+
|      |Instance          |Module             |Cells |
+------+------------------+-------------------+------+
|1     |top               |                   |   667|
|2     |  TD              |Turbo_Decoder      |   353|
|3     |    check         |check_if_equal     |     8|
|4     |    decoder_1     |Decoder_16bit      |   128|
|5     |    decoder_2     |Decoder_16bit_1    |   130|
|6     |    deinterleaver |Deinterleaver      |     8|
|7     |    disassembler  |Disassembler_24bit |    79|
|8     |      interleaver |Interleaver_8bit_2 |    10|
|9     |  TE              |Turbo_Encoder      |   294|
|10    |    RSC1          |RSC_Encoder_8bit   |   129|
|11    |    RSC2          |RSC_Encoder_8bit_0 |   125|
|12    |    assemble      |DataAssembler      |    27|
|13    |    interleaver   |Interleaver_8bit   |    13|
+------+------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 712.016 ; gain = 453.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:01:06 . Memory (MB): peak = 712.016 ; gain = 136.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 712.016 ; gain = 453.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:21 . Memory (MB): peak = 712.016 ; gain = 466.000
INFO: [Common 17-1381] The checkpoint 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/Turbocode_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Turbocode_top_utilization_synth.rpt -pb Turbo_Encoder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 712.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 08:56:56 2023...
