{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683304955003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683304955003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 23:42:34 2023 " "Processing started: Fri May 05 23:42:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683304955003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683304955003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683304955003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1683304955426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_units/staller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_units/staller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 staller " "Found entity 1: staller" {  } { { "../src/pipelined_units/staller.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_units/staller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_units/fowarder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_units/fowarder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fowarder " "Found entity 1: fowarder" {  } { { "../src/pipelined_units/fowarder.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_units/fowarder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "../src/pipelined_registers/mem_wb.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "../src/pipelined_registers/if_id.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "../src/pipelined_registers/id_ex.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "../src/pipelined_registers/ex_mem.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../src/register_file.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC pipelinedcpu.sv(25) " "Verilog HDL Declaration information at pipelinedcpu.sv(25): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1683304955491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelinedcpu " "Found entity 1: pipelinedcpu" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../src/pc.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_main " "Found entity 1: lsu_main" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_2d_op_bank " "Found entity 1: lsu_2d_op_bank" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_2d_ip_bank " "Found entity 1: lsu_2d_ip_bank" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_2d_bank " "Found entity 1: lsu_2d_bank" {  } { { "../src/lsu_2d_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/inst_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/inst_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_memory " "Found entity 1: inst_memory" {  } { { "../src/inst_memory.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/inst_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "../src/immgen.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/immgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../src/imem.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../src/data_memory.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "../src/ctrl_unit.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/brcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/brcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brcomp " "Found entity 1: brcomp" {  } { { "../src/brcomp.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/brcomp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683304955523 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wrapper.sv 1 1 " "Using design file wrapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/quartus/wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683304955589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1683304955589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683304955593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelinedcpu pipelinedcpu:pipelinedcpu " "Elaborating entity \"pipelinedcpu\" for hierarchy \"pipelinedcpu:pipelinedcpu\"" {  } { { "wrapper.sv" "pipelinedcpu" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/quartus/wrapper.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304955618 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok pipelinedcpu.sv(272) " "Verilog HDL or VHDL warning at pipelinedcpu.sv(272): object \"_unused_ok\" assigned a value but never read" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1683304955620 "|wrapper|pipelinedcpu:pipelinedcpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pipelinedcpu:pipelinedcpu\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"pipelinedcpu:pipelinedcpu\|pc:PC\"" {  } { { "../src/pipelinedcpu.sv" "PC" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304955671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_memory pipelinedcpu:pipelinedcpu\|inst_memory:IMEM " "Elaborating entity \"inst_memory\" for hierarchy \"pipelinedcpu:pipelinedcpu\|inst_memory:IMEM\"" {  } { { "../src/pipelinedcpu.sv" "IMEM" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304955686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused inst_memory.sv(14) " "Verilog HDL or VHDL warning at inst_memory.sv(14): object \"unused\" assigned a value but never read" {  } { { "../src/inst_memory.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/inst_memory.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1683304955687 "|wrapper|pipelinedcpu:pipelinedcpu|inst_memory:IMEM"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1434 0 2047 inst_memory.sv(27) " "Verilog HDL warning at inst_memory.sv(27): number of words (1434) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../src/inst_memory.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/inst_memory.sv" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1683304955704 "|wrapper|pipelinedcpu:pipelinedcpu|inst_memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 inst_memory.sv(19) " "Net \"imem.data_a\" at inst_memory.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_memory.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/inst_memory.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1683304956103 "|wrapper|pipelinedcpu:pipelinedcpu|inst_memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 inst_memory.sv(19) " "Net \"imem.waddr_a\" at inst_memory.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_memory.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/inst_memory.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1683304956103 "|wrapper|pipelinedcpu:pipelinedcpu|inst_memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 inst_memory.sv(19) " "Net \"imem.we_a\" at inst_memory.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_memory.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/inst_memory.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1683304956103 "|wrapper|pipelinedcpu:pipelinedcpu|inst_memory:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id pipelinedcpu:pipelinedcpu\|if_id:IF_ID " "Elaborating entity \"if_id\" for hierarchy \"pipelinedcpu:pipelinedcpu\|if_id:IF_ID\"" {  } { { "../src/pipelinedcpu.sv" "IF_ID" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file pipelinedcpu:pipelinedcpu\|register_file:REGFILE " "Elaborating entity \"register_file\" for hierarchy \"pipelinedcpu:pipelinedcpu\|register_file:REGFILE\"" {  } { { "../src/pipelinedcpu.sv" "REGFILE" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen pipelinedcpu:pipelinedcpu\|immgen:IMMGEN " "Elaborating entity \"immgen\" for hierarchy \"pipelinedcpu:pipelinedcpu\|immgen:IMMGEN\"" {  } { { "../src/pipelinedcpu.sv" "IMMGEN" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok immgen.sv(31) " "Verilog HDL or VHDL warning at immgen.sv(31): object \"_unused_ok\" assigned a value but never read" {  } { { "../src/immgen.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/immgen.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1683304956259 "|wrapper|pipelinedcpu:pipelinedcpu|immgen:IMMGEN"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "immgen.sv(21) " "Verilog HDL Case Statement information at immgen.sv(21): all case item expressions in this case statement are onehot" {  } { { "../src/immgen.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/immgen.sv" 21 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683304956260 "|wrapper|pipelinedcpu:pipelinedcpu|immgen:IMMGEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staller pipelinedcpu:pipelinedcpu\|staller:HZD " "Elaborating entity \"staller\" for hierarchy \"pipelinedcpu:pipelinedcpu\|staller:HZD\"" {  } { { "../src/pipelinedcpu.sv" "HZD" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956268 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok staller.sv(35) " "Verilog HDL or VHDL warning at staller.sv(35): object \"_unused_ok\" assigned a value but never read" {  } { { "../src/pipelined_units/staller.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_units/staller.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1683304956269 "|wrapper|pipelinedcpu:pipelinedcpu|staller:HZD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex pipelinedcpu:pipelinedcpu\|id_ex:ID_EX " "Elaborating entity \"id_ex\" for hierarchy \"pipelinedcpu:pipelinedcpu\|id_ex:ID_EX\"" {  } { { "../src/pipelinedcpu.sv" "ID_EX" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fowarder pipelinedcpu:pipelinedcpu\|fowarder:FOWARD_UNIT " "Elaborating entity \"fowarder\" for hierarchy \"pipelinedcpu:pipelinedcpu\|fowarder:FOWARD_UNIT\"" {  } { { "../src/pipelinedcpu.sv" "FOWARD_UNIT" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok fowarder.sv(51) " "Verilog HDL or VHDL warning at fowarder.sv(51): object \"_unused_ok\" assigned a value but never read" {  } { { "../src/pipelined_units/fowarder.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_units/fowarder.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1683304956311 "|wrapper|pipelinedcpu:pipelinedcpu|fowarder:FOWARD_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brcomp pipelinedcpu:pipelinedcpu\|brcomp:BRCOMP " "Elaborating entity \"brcomp\" for hierarchy \"pipelinedcpu:pipelinedcpu\|brcomp:BRCOMP\"" {  } { { "../src/pipelinedcpu.sv" "BRCOMP" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipelinedcpu:pipelinedcpu\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"pipelinedcpu:pipelinedcpu\|alu:ALU\"" {  } { { "../src/pipelinedcpu.sv" "ALU" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem pipelinedcpu:pipelinedcpu\|ex_mem:EX_MEM " "Elaborating entity \"ex_mem\" for hierarchy \"pipelinedcpu:pipelinedcpu\|ex_mem:EX_MEM\"" {  } { { "../src/pipelinedcpu.sv" "EX_MEM" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_main pipelinedcpu:pipelinedcpu\|lsu_main:LSU " "Elaborating entity \"lsu_main\" for hierarchy \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\"" {  } { { "../src/pipelinedcpu.sv" "LSU" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956366 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok lsu_main.sv(141) " "Verilog HDL or VHDL warning at lsu_main.sv(141): object \"_unused_ok\" assigned a value but never read" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1683304956367 "|wrapper|pipelinedcpu:pipelinedcpu|lsu_main:LSU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_2d_ip_bank pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5 " "Elaborating entity \"lsu_2d_ip_bank\" for hierarchy \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\"" {  } { { "../src/lsu_main.sv" "lsu_2d_5" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956389 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dmem " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dmem\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1683304956408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_2d_op_bank pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4 " "Elaborating entity \"lsu_2d_op_bank\" for hierarchy \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\"" {  } { { "../src/lsu_main.sv" "lsu_2d_4" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956419 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dmem " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dmem\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1683304956647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_2d_bank pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_bank:lsu_2d_3 " "Elaborating entity \"lsu_2d_bank\" for hierarchy \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_bank:lsu_2d_3\"" {  } { { "../src/lsu_main.sv" "lsu_2d_3" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304956711 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dmem " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dmem\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1683304956927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb pipelinedcpu:pipelinedcpu\|mem_wb:MEM_WB " "Elaborating entity \"mem_wb\" for hierarchy \"pipelinedcpu:pipelinedcpu\|mem_wb:MEM_WB\"" {  } { { "../src/pipelinedcpu.sv" "MEM_WB" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683304957016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok mem_wb.sv(30) " "Verilog HDL or VHDL warning at mem_wb.sv(30): object \"_unused_ok\" assigned a value but never read" {  } { { "../src/pipelined_registers/mem_wb.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/mem_wb.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1683304957017 "|wrapper|pipelinedcpu:pipelinedcpu|mem_wb:MEM_WB"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[0\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[0\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[1\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[1\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[2\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[2\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[3\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[3\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[4\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[4\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[5\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[5\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[6\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[6\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[7\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[7\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[8\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[8\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[9\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[9\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[10\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[10\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[11\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[11\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[12\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[12\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[13\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[13\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[14\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[14\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[15\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[15\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[16\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[16\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[17\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[17\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[18\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[18\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[19\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[19\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[20\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[20\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[21\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[21\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[22\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[22\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[23\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[23\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[24\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[24\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[25\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[25\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[26\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[26\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[27\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[27\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[28\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[28\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[29\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[29\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[30\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[30\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|wb_data\[31\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|wb_data\[31\]\" feeding internal logic into a wire" {  } { { "../src/pipelinedcpu.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv" 253 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[1\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[1\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[0\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[0\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[2\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[2\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[3\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[3\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[4\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[4\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[5\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[5\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[6\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[6\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[7\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[7\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[8\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[8\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[9\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[9\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[10\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[10\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[11\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[11\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[12\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[12\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[13\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[13\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[14\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[14\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[15\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[15\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[16\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[16\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[17\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[17\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[18\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[18\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[19\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[19\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[20\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[20\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[21\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[21\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[22\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[22\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[23\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[23\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[24\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[24\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[25\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[25\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[26\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[26\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[27\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[27\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[28\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[28\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[29\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[29\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[30\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[30\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[31\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_o\[31\]\" feeding internal logic into a wire" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[31\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[31\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[30\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[30\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[29\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[29\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[28\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[28\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[27\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[27\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[26\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[26\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[25\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[25\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[24\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[24\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[23\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[23\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[22\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[22\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[21\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[21\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[20\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[20\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[19\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[19\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[18\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[18\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[17\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[17\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[16\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[16\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[15\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[15\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[14\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[14\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[13\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[13\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[12\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[12\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[11\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[11\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[10\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[10\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[9\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[9\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[8\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[8\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[7\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[7\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[6\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[6\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[5\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[5\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[4\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[4\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[3\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[3\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[2\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[2\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[1\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[1\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[0\]\" " "Converted tri-state node \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|ld_data_d\[0\]\" into a selector" {  } { { "../src/lsu_main.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[0\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[0\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[1\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[1\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[2\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[2\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[3\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[3\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[4\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[4\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[5\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[5\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[6\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[6\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[7\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[7\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[8\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[8\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[9\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[9\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[10\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[10\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[11\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[11\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[12\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[12\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[13\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[13\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[14\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[14\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[15\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[15\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[16\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[16\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[17\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[17\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[18\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[18\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[19\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[19\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[20\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[20\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[21\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[21\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[22\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[22\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[23\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[23\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[24\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[24\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[25\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[25\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[26\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[26\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[27\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[27\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[28\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[28\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[29\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[29\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[30\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[30\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[31\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_op_bank:lsu_2d_4\|prdata_o\[31\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_op_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[0\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[0\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[1\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[1\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[2\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[2\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[3\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[3\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[4\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[4\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[5\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[5\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[6\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[6\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[7\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[7\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[8\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[8\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[9\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[9\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[10\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[10\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[11\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[11\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[12\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[12\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[13\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[13\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[14\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[14\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[15\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[15\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[16\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[16\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[17\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[17\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[18\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[18\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[19\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[19\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[20\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[20\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[21\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[21\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[22\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[22\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[23\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[23\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[24\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[24\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[25\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[25\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[26\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[26\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[27\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[27\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[28\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[28\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[29\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[29\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[30\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[30\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[31\] " "Converted tri-state buffer \"pipelinedcpu:pipelinedcpu\|lsu_main:LSU\|lsu_2d_ip_bank:lsu_2d_5\|prdata_o\[31\]\" feeding internal logic into a wire" {  } { { "../src/lsu_2d_ip_bank.sv" "" { Text "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1683304958268 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1683304958268 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/quartus/db/wrapper.ram0_inst_memory_38b34dae.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/quartus/db/wrapper.ram0_inst_memory_38b34dae.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1683304962094 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1683305038392 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/quartus/output_files/wrapper.map.smsg " "Generated suppressed messages file D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/quartus/output_files/wrapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1683305038994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1683305040099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683305040099 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25834 " "Implemented 25834 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1683305041711 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1683305041711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25720 " "Implemented 25720 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1683305041711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1683305041711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 175 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 175 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683305041770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 23:44:01 2023 " "Processing ended: Fri May 05 23:44:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683305041770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683305041770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683305041770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683305041770 ""}
