// Seed: 3507132663
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd94,
    parameter id_4 = 32'd4,
    parameter id_5 = 32'd79
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  input wire _id_4;
  input wire _id_3;
  output uwire id_2;
  inout wire id_1;
  wire [id_4  !=?  -1 : -1] _id_5;
  wire [-1 : id_3] id_6;
  logic id_7[-1  *  -1 : 1 'b0] = id_7;
  logic id_8[1 : id_5  -  -1 'b0];
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_1,
      id_8,
      id_7,
      id_8
  );
endmodule
