Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Wed Jul 11 15:04:49 2018
| Host             : tuol-skylake running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file rocketchip_wrapper_power_routed.rpt -pb rocketchip_wrapper_power_summary_routed.pb -rpx rocketchip_wrapper_power_routed.rpx
| Design           : rocketchip_wrapper
| Device           : xczu9eg-ffvb1156-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 4.123  |
| Dynamic (W)              | 3.396  |
| Device Static (W)        | 0.726  |
| Effective TJA (C/W)      | 1.0    |
| Max Ambient (C)          | 96.0   |
| Junction Temperature (C) | 29.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        5 |       --- |             --- |
| CLB Logic                |     0.043 |    56531 |       --- |             --- |
|   LUT as Logic           |     0.040 |    33745 |    274080 |           12.31 |
|   LUT as Distributed RAM |     0.002 |      830 |    144000 |            0.58 |
|   CARRY8                 |    <0.001 |      495 |     34260 |            1.44 |
|   Register               |    <0.001 |    15267 |    548160 |            2.79 |
|   LUT as Shift Register  |    <0.001 |        2 |    144000 |           <0.01 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      269 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1773 |    274080 |            0.65 |
| Signals                  |     0.049 |    45475 |       --- |             --- |
| Block RAM                |     0.017 |       13 |       912 |            1.43 |
| MMCM                     |     0.078 |        0 |       --- |             --- |
| DSPs                     |     0.005 |       24 |      2520 |            0.95 |
| I/O                      |     0.004 |        2 |       328 |            0.61 |
| PS8                      |     3.176 |        1 |       --- |             --- |
| Static Power             |     0.726 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     0.627 |          |           |                 |
| Total                    |     4.123 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.366 |       0.161 |      0.204 |
| Vccint_io       |       0.850 |     0.035 |       0.001 |      0.034 |
| Vccint_xiphy    |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccbram         |       0.850 |     0.005 |       0.002 |      0.003 |
| Vccaux          |       1.800 |     0.236 |       0.043 |      0.193 |
| Vccaux_io       |       1.800 |     0.034 |       0.001 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.480 |       1.445 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.334 |       0.327 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.004 |       0.004 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.008 |       0.008 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.013 |       0.012 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+------------+-----------------+
| Clock      | Domain     | Constraint (ns) |
+------------+------------+-----------------+
| SYSCLK_P   | SYSCLK_P   |             5.0 |
| host_clk_i | host_clk_i |            20.0 |
+------------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------+-----------+
| Name                                            | Power (W) |
+-------------------------------------------------+-----------+
| rocketchip_wrapper                              |     3.396 |
|   clk_ibufds                                    |     0.004 |
|   system_i                                      |     3.176 |
|     axi_interconnect_0                          |     0.000 |
|     axi_interconnect_1                          |     0.000 |
|     processing_system7_0                        |     3.176 |
|       inst                                      |     3.176 |
|   top                                           |     0.138 |
|     FPGAZynqTop                                 |     0.137 |
|       DefaultCoreplex                           |     0.129 |
|         ClientTileLinkEnqueuer_1                |     0.001 |
|           Queue                                 |    <0.001 |
|           Queue_1                               |    <0.001 |
|           Queue_2                               |    <0.001 |
|             ram_addr_beat_reg_0_1_0_2           |    <0.001 |
|             ram_addr_block_reg_0_1_0_5          |    <0.001 |
|             ram_addr_block_reg_0_1_6_11         |    <0.001 |
|             ram_client_xact_id_reg_0_1_0_0      |    <0.001 |
|             ram_client_xact_id_reg_0_1_1_1      |    <0.001 |
|             ram_data_reg_0_1_0_5                |    <0.001 |
|             ram_data_reg_0_1_12_17              |    <0.001 |
|             ram_data_reg_0_1_18_23              |    <0.001 |
|             ram_data_reg_0_1_24_29              |    <0.001 |
|             ram_data_reg_0_1_6_11               |    <0.001 |
|             ram_r_type_reg_0_1_0_2              |    <0.001 |
|             ram_voluntary_reg_0_1_0_0           |    <0.001 |
|           Queue_3                               |    <0.001 |
|             ram_client_xact_id_reg_0_1_0_0      |    <0.001 |
|             ram_client_xact_id_reg_0_1_1_1      |    <0.001 |
|             ram_data_reg_0_1_0_5                |    <0.001 |
|             ram_data_reg_0_1_12_17              |    <0.001 |
|             ram_data_reg_0_1_18_23              |    <0.001 |
|             ram_data_reg_0_1_24_29              |    <0.001 |
|             ram_data_reg_0_1_6_11               |    <0.001 |
|             ram_g_type_reg_0_1_0_3              |    <0.001 |
|             ram_is_builtin_type_reg_0_1_0_0     |    <0.001 |
|             ram_manager_id_reg_0_1_0_0          |    <0.001 |
|             ram_manager_xact_id_reg_0_1_0_2     |    <0.001 |
|         ClientTileLinkIOUnwrapper               |    <0.001 |
|           acqArb                                |    <0.001 |
|           acqRoq                                |    <0.001 |
|             _T_40_reg_0_7_0_0                   |    <0.001 |
|           relRoq                                |    <0.001 |
|         ClientUncachedTileLinkEnqueuer          |    <0.001 |
|           Queue                                 |    <0.001 |
|           Queue_1                               |    <0.001 |
|         ClientUncachedTileLinkEnqueuer_1        |    <0.001 |
|           Queue                                 |    <0.001 |
|           Queue_1                               |    <0.001 |
|             ram_data_reg_0_1_0_5                |    <0.001 |
|             ram_data_reg_0_1_12_17              |    <0.001 |
|             ram_data_reg_0_1_18_23              |    <0.001 |
|             ram_data_reg_0_1_24_29              |    <0.001 |
|             ram_data_reg_0_1_6_11               |    <0.001 |
|         DebugModule                             |    <0.001 |
|           ramMem_reg_0_7_0_0                    |    <0.001 |
|           ramMem_reg_0_7_10_10                  |    <0.001 |
|           ramMem_reg_0_7_11_11                  |    <0.001 |
|           ramMem_reg_0_7_12_12                  |    <0.001 |
|           ramMem_reg_0_7_13_13                  |    <0.001 |
|           ramMem_reg_0_7_14_14                  |    <0.001 |
|           ramMem_reg_0_7_15_15                  |    <0.001 |
|           ramMem_reg_0_7_16_16                  |    <0.001 |
|           ramMem_reg_0_7_17_17                  |    <0.001 |
|           ramMem_reg_0_7_18_18                  |    <0.001 |
|           ramMem_reg_0_7_19_19                  |    <0.001 |
|           ramMem_reg_0_7_1_1                    |    <0.001 |
|           ramMem_reg_0_7_20_20                  |    <0.001 |
|           ramMem_reg_0_7_21_21                  |    <0.001 |
|           ramMem_reg_0_7_22_22                  |    <0.001 |
|           ramMem_reg_0_7_23_23                  |    <0.001 |
|           ramMem_reg_0_7_24_24                  |    <0.001 |
|           ramMem_reg_0_7_25_25                  |    <0.001 |
|           ramMem_reg_0_7_26_26                  |    <0.001 |
|           ramMem_reg_0_7_27_27                  |    <0.001 |
|           ramMem_reg_0_7_28_28                  |    <0.001 |
|           ramMem_reg_0_7_29_29                  |    <0.001 |
|           ramMem_reg_0_7_2_2                    |    <0.001 |
|           ramMem_reg_0_7_30_30                  |    <0.001 |
|           ramMem_reg_0_7_31_31                  |    <0.001 |
|           ramMem_reg_0_7_32_32                  |    <0.001 |
|           ramMem_reg_0_7_33_33                  |    <0.001 |
|           ramMem_reg_0_7_34_34                  |    <0.001 |
|           ramMem_reg_0_7_35_35                  |    <0.001 |
|           ramMem_reg_0_7_36_36                  |    <0.001 |
|           ramMem_reg_0_7_37_37                  |    <0.001 |
|           ramMem_reg_0_7_38_38                  |    <0.001 |
|           ramMem_reg_0_7_39_39                  |    <0.001 |
|           ramMem_reg_0_7_3_3                    |    <0.001 |
|           ramMem_reg_0_7_40_40                  |    <0.001 |
|           ramMem_reg_0_7_41_41                  |    <0.001 |
|           ramMem_reg_0_7_42_42                  |    <0.001 |
|           ramMem_reg_0_7_43_43                  |    <0.001 |
|           ramMem_reg_0_7_44_44                  |    <0.001 |
|           ramMem_reg_0_7_45_45                  |    <0.001 |
|           ramMem_reg_0_7_46_46                  |    <0.001 |
|           ramMem_reg_0_7_47_47                  |    <0.001 |
|           ramMem_reg_0_7_48_48                  |    <0.001 |
|           ramMem_reg_0_7_49_49                  |    <0.001 |
|           ramMem_reg_0_7_4_4                    |    <0.001 |
|           ramMem_reg_0_7_50_50                  |    <0.001 |
|           ramMem_reg_0_7_51_51                  |    <0.001 |
|           ramMem_reg_0_7_52_52                  |    <0.001 |
|           ramMem_reg_0_7_53_53                  |    <0.001 |
|           ramMem_reg_0_7_54_54                  |    <0.001 |
|           ramMem_reg_0_7_55_55                  |    <0.001 |
|           ramMem_reg_0_7_56_56                  |    <0.001 |
|           ramMem_reg_0_7_57_57                  |    <0.001 |
|           ramMem_reg_0_7_58_58                  |    <0.001 |
|           ramMem_reg_0_7_59_59                  |    <0.001 |
|           ramMem_reg_0_7_5_5                    |    <0.001 |
|           ramMem_reg_0_7_60_60                  |    <0.001 |
|           ramMem_reg_0_7_61_61                  |    <0.001 |
|           ramMem_reg_0_7_62_62                  |    <0.001 |
|           ramMem_reg_0_7_63_63                  |    <0.001 |
|           ramMem_reg_0_7_6_6                    |    <0.001 |
|           ramMem_reg_0_7_7_7                    |    <0.001 |
|           ramMem_reg_0_7_8_8                    |    <0.001 |
|           ramMem_reg_0_7_9_9                    |    <0.001 |
|         L2BroadcastHub                          |     0.012 |
|           LockingRRArbiter                      |    <0.001 |
|           LockingRRArbiter_1                    |    <0.001 |
|           iacqTrackerList_0                     |     0.003 |
|             ignt_q                              |     0.001 |
|               ram_a_type_reg_0_1_0_2            |    <0.001 |
|               ram_addr_beat_reg_0_1_0_2         |    <0.001 |
|               ram_client_id_reg_0_1_0_0         |    <0.001 |
|               ram_client_id_reg_0_1_1_1         |    <0.001 |
|               ram_client_xact_id_reg_0_1_0_0    |    <0.001 |
|               ram_client_xact_id_reg_0_1_1_1    |    <0.001 |
|               ram_is_builtin_type_reg_0_1_0_0   |    <0.001 |
|           iacqTrackerList_1                     |     0.002 |
|             ignt_q                              |    <0.001 |
|               ram_a_type_reg_0_1_0_2            |    <0.001 |
|               ram_addr_beat_reg_0_1_0_2         |    <0.001 |
|               ram_client_id_reg_0_1_0_0         |    <0.001 |
|               ram_client_id_reg_0_1_1_1         |    <0.001 |
|               ram_client_xact_id_reg_0_1_0_0    |    <0.001 |
|               ram_client_xact_id_reg_0_1_1_1    |    <0.001 |
|               ram_is_builtin_type_reg_0_1_0_0   |    <0.001 |
|           iacqTrackerList_2                     |     0.002 |
|             ignt_q                              |    <0.001 |
|               ram_a_type_reg_0_1_0_2            |    <0.001 |
|               ram_addr_beat_reg_0_1_0_2         |    <0.001 |
|               ram_client_id_reg_0_1_0_0         |    <0.001 |
|               ram_client_id_reg_0_1_1_1         |    <0.001 |
|               ram_client_xact_id_reg_0_1_0_0    |    <0.001 |
|               ram_client_xact_id_reg_0_1_1_1    |    <0.001 |
|               ram_is_builtin_type_reg_0_1_0_0   |    <0.001 |
|           iacqTrackerList_3                     |     0.002 |
|             ignt_q                              |    <0.001 |
|               ram_a_type_reg_0_1_0_2            |    <0.001 |
|               ram_addr_beat_reg_0_1_0_2         |    <0.001 |
|               ram_client_id_reg_0_1_0_0         |    <0.001 |
|               ram_client_id_reg_0_1_1_1         |    <0.001 |
|               ram_client_xact_id_reg_0_1_0_0    |    <0.001 |
|               ram_client_xact_id_reg_0_1_1_1    |    <0.001 |
|               ram_is_builtin_type_reg_0_1_0_0   |    <0.001 |
|           irelTrackerList_0                     |    <0.001 |
|           outer_arb                             |     0.001 |
|             LockingRRArbiter                    |    <0.001 |
|             LockingRRArbiter_1                  |    <0.001 |
|         MMIOTileLinkManager                     |    <0.001 |
|         PLIC                                    |    <0.001 |
|           acq                                   |    <0.001 |
|         PortedTileLinkCrossbar                  |     0.005 |
|           ClientUncachedTileLinkNetworkPort     |    <0.001 |
|             finisher                            |    <0.001 |
|               FinishQueue                       |    <0.001 |
|                 ram_manager_id_reg_0_1_0_0      |    <0.001 |
|                 ram_manager_xact_id_reg_0_1_0_2 |    <0.001 |
|           ClientUncachedTileLinkNetworkPort_1   |    <0.001 |
|             finisher                            |    <0.001 |
|               FinishQueue                       |    <0.001 |
|                 ram_manager_id_reg_0_1_0_0      |    <0.001 |
|                 ram_manager_xact_id_reg_0_1_0_2 |    <0.001 |
|           ackNet                                |    <0.001 |
|             arb                                 |    <0.001 |
|           acqNet                                |     0.004 |
|             arb                                 |     0.004 |
|           gntNet                                |    <0.001 |
|             arb                                 |    <0.001 |
|           relNet                                |    <0.001 |
|             arb                                 |    <0.001 |
|         TileLinkRecursiveInterconnect           |    <0.001 |
|           TileLinkRecursiveInterconnect         |    <0.001 |
|             xbar                                |    <0.001 |
|               ClientUncachedTileLinkIORouter    |    <0.001 |
|                 gnt_arb                         |    <0.001 |
|           xbar                                  |    <0.001 |
|             ClientUncachedTileLinkIORouter      |    <0.001 |
|               gnt_arb                           |    <0.001 |
|         tiles_0                                 |     0.109 |
|           HellaCache                            |     0.017 |
|             data                                |     0.005 |
|             dtlb                                |     0.001 |
|             meta                                |     0.005 |
|             mshrs                               |     0.002 |
|               IOMSHR                            |    <0.001 |
|                 fq                              |    <0.001 |
|               MSHR                              |    <0.001 |
|                 fq                              |    <0.001 |
|                 rpq                             |    <0.001 |
|                   ram_addr_reg_0_15_0_5         |    <0.001 |
|                   ram_cmd_reg_0_15_0_4          |    <0.001 |
|                   ram_sdq_id_reg_0_15_0_4       |    <0.001 |
|                   ram_tag_reg_0_15_0_5          |    <0.001 |
|                   ram_typ_reg_0_15_0_2          |    <0.001 |
|               MSHR_1                            |    <0.001 |
|                 fq                              |    <0.001 |
|                 rpq                             |    <0.001 |
|                   ram_addr_reg_0_15_0_5         |    <0.001 |
|                   ram_cmd_reg_0_15_0_4          |    <0.001 |
|                   ram_sdq_id_reg_0_15_0_4       |    <0.001 |
|                   ram_tag_reg_0_15_0_5          |    <0.001 |
|                   ram_typ_reg_0_15_0_2          |    <0.001 |
|             prober                              |    <0.001 |
|             releaseArb                          |    <0.001 |
|             wb                                  |    <0.001 |
|           PTW                                   |     0.002 |
|             arb                                 |    <0.001 |
|           core                                  |     0.021 |
|             _T_6759_reg_r1_0_31_0_5             |    <0.001 |
|             _T_6759_reg_r1_0_31_12_17           |    <0.001 |
|             _T_6759_reg_r1_0_31_18_23           |    <0.001 |
|             _T_6759_reg_r1_0_31_24_29           |    <0.001 |
|             _T_6759_reg_r1_0_31_6_11            |    <0.001 |
|             _T_6759_reg_r2_0_31_0_5             |    <0.001 |
|             _T_6759_reg_r2_0_31_12_17           |    <0.001 |
|             _T_6759_reg_r2_0_31_18_23           |    <0.001 |
|             _T_6759_reg_r2_0_31_24_29           |    <0.001 |
|             _T_6759_reg_r2_0_31_6_11            |    <0.001 |
|             csr                                 |     0.003 |
|             div                                 |     0.011 |
|             ibuf                                |    <0.001 |
|           dcArb                                 |    <0.001 |
|           fpuOpt                                |     0.052 |
|             DivSqrtRecF64                       |     0.010 |
|               ds                                |     0.005 |
|               mul                               |     0.005 |
|             FPUFMAPipe                          |     0.025 |
|               fma                               |     0.023 |
|                 mulAddRecFN_postMul             |     0.002 |
|                 mulAddRecFN_preMul              |     0.019 |
|             RecFNToRecFN                        |    <0.001 |
|               RoundRawFNToRecFN                 |    <0.001 |
|             fp_decoder                          |    <0.001 |
|             fpiu                                |    <0.001 |
|               dcmp                              |    <0.001 |
|             fpmu                                |    <0.001 |
|               RecFNToRecFN                      |    <0.001 |
|                 RoundRawFNToRecFN               |    <0.001 |
|             ifpu                                |     0.003 |
|               INToRecFN_1                       |    <0.001 |
|             sfma                                |     0.008 |
|               fma                               |     0.007 |
|                 mulAddRecFN_postMul             |     0.002 |
|                 mulAddRecFN_preMul              |     0.005 |
|           icache                                |     0.017 |
|             BTB                                 |     0.004 |
|               _T_2795_reg_0_127_0_0             |    <0.001 |
|               _T_2795_reg_0_127_1_1             |    <0.001 |
|             icache                              |     0.010 |
|             tlb                                 |     0.001 |
|       NastiIOTileLinkIOConverter                |     0.001 |
|         gnt_arb                                 |    <0.001 |
|         roq                                     |    <0.001 |
|           _T_238_addr_beat_reg_0_7_0_2          |    <0.001 |
|           _T_238_subblock_reg_0_7_0_0           |    <0.001 |
|       Queue                                     |    <0.001 |
|       Queue_1                                   |    <0.001 |
|       Queue_2                                   |    <0.001 |
|         ram_data_reg_0_1_0_5                    |    <0.001 |
|         ram_data_reg_0_1_12_17                  |    <0.001 |
|         ram_data_reg_0_1_18_23                  |    <0.001 |
|         ram_data_reg_0_1_24_29                  |    <0.001 |
|         ram_data_reg_0_1_6_11                   |    <0.001 |
|         ram_last_reg_0_1_0_0                    |    <0.001 |
|         ram_strb_reg_0_1_0_5                    |    <0.001 |
|       Queue_3                                   |    <0.001 |
|         ram_data_reg_0_1_0_5                    |    <0.001 |
|         ram_data_reg_0_1_12_17                  |    <0.001 |
|         ram_data_reg_0_1_18_23                  |    <0.001 |
|         ram_data_reg_0_1_24_29                  |    <0.001 |
|         ram_data_reg_0_1_6_11                   |    <0.001 |
|         ram_id_reg_0_1_0_4                      |    <0.001 |
|       Queue_4                                   |    <0.001 |
|       Queue_5                                   |    <0.001 |
|         ram_reg_0_1_0_5                         |    <0.001 |
|         ram_reg_0_1_12_17                       |    <0.001 |
|         ram_reg_0_1_6_11                        |    <0.001 |
|       Queue_6                                   |    <0.001 |
|         ram_reg_0_1_0_5                         |    <0.001 |
|         ram_reg_0_1_12_17                       |    <0.001 |
|         ram_reg_0_1_6_11                        |    <0.001 |
|       adapter                                   |     0.001 |
|       bootrom                                   |    <0.001 |
|       bootrom_TLFragmenter                      |    <0.001 |
|         repeater                                |    <0.001 |
|       clint                                     |    <0.001 |
|       clint_TLFragmenter                        |    <0.001 |
|         repeater                                |    <0.001 |
|       clint_TLWidthWidget                       |    <0.001 |
|         Repeater                                |    <0.001 |
|       peripheryBus                              |    <0.001 |
|       peripheryBus_TLAtomicAutomata             |    <0.001 |
|       peripheryBus_TLBuffer                     |     0.001 |
|         Queue                                   |    <0.001 |
|           ram_address_reg_0_1_0_5               |    <0.001 |
|           ram_address_reg_0_1_6_11              |    <0.001 |
|           ram_data_reg_0_1_0_5                  |    <0.001 |
|           ram_data_reg_0_1_12_17                |    <0.001 |
|           ram_data_reg_0_1_18_23                |    <0.001 |
|           ram_data_reg_0_1_24_29                |    <0.001 |
|           ram_data_reg_0_1_6_11                 |    <0.001 |
|           ram_mask_reg_0_1_0_5                  |    <0.001 |
|           ram_opcode_reg_0_1_0_2                |    <0.001 |
|           ram_size_reg_0_1_0_2                  |    <0.001 |
|           ram_source_reg_0_1_0_0                |    <0.001 |
|           ram_source_reg_0_1_1_1                |    <0.001 |
|         Queue_1                                 |    <0.001 |
|           ram_data_reg_0_1_0_5                  |    <0.001 |
|           ram_data_reg_0_1_12_17                |    <0.001 |
|           ram_data_reg_0_1_18_23                |    <0.001 |
|           ram_data_reg_0_1_24_29                |    <0.001 |
|           ram_data_reg_0_1_6_11                 |    <0.001 |
|           ram_opcode_reg_0_1_0_2                |    <0.001 |
|           ram_size_reg_0_1_0_2                  |    <0.001 |
|           ram_source_reg_0_1_0_0                |    <0.001 |
|           ram_source_reg_0_1_1_1                |    <0.001 |
|       peripheryBus_TLHintHandler                |    <0.001 |
|       peripheryBus_TLWidthWidget                |    <0.001 |
|         Repeater                                |    <0.001 |
|     slave                                       |     0.001 |
|       fifo                                      |    <0.001 |
|         inq                                     |    <0.001 |
|           ram_reg_0_15_0_5                      |    <0.001 |
|           ram_reg_0_15_12_17                    |    <0.001 |
|           ram_reg_0_15_6_11                     |    <0.001 |
|         outq                                    |    <0.001 |
|           ram_reg_0_15_0_5                      |    <0.001 |
|           ram_reg_0_15_12_17                    |    <0.001 |
|           ram_reg_0_15_6_11                     |    <0.001 |
|       resetter                                  |    <0.001 |
|       xbar                                      |    <0.001 |
|         NastiRouter                             |    <0.001 |
|           b_arb                                 |    <0.001 |
|           r_arb                                 |    <0.001 |
+-------------------------------------------------+-----------+


