INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Computer_Architecture/lab01/lab01.srcs/sources_1/new/TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Computer_Architecture/lab01/lab01.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Computer_Architecture/lab01/lab01.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Computer_Architecture/lab01/lab01.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Computer_Architecture/lab01/lab01.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Computer_Architecture/lab01/lab01.srcs/sim_1/new/tb_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TOP
