// Seed: 15891889
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri1 id_4,
    output supply0 id_5
);
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output wand id_2,
    input tri id_3
    , id_10,
    output wor id_4,
    input supply1 id_5,
    output tri id_6,
    output supply1 id_7,
    input tri0 id_8
);
  wire id_11;
  module_0(
      id_8, id_5, id_1, id_6, id_8, id_1
  );
endmodule
module module_2 (
    output wand id_0,
    input wand id_1,
    input supply0 id_2,
    input wor id_3
    , id_46,
    output supply0 id_4,
    input supply1 id_5,
    input wire id_6,
    output supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input wor id_11,
    output uwire id_12,
    input wor id_13,
    input supply1 id_14,
    input wor id_15,
    input wor id_16,
    input wire id_17,
    output supply0 id_18,
    input tri1 id_19,
    input uwire id_20,
    input wire id_21,
    output wand id_22,
    input supply1 id_23,
    output wand id_24,
    output tri id_25,
    input uwire id_26,
    input supply1 id_27,
    inout uwire id_28,
    output wand id_29,
    output tri1 id_30,
    input tri1 id_31,
    output supply0 id_32,
    input uwire id_33,
    input wand id_34,
    input tri1 id_35,
    output tri1 id_36,
    input tri1 id_37,
    input wor id_38,
    input wor id_39,
    output tri id_40,
    input wor id_41,
    output wor id_42,
    input tri1 id_43,
    input tri1 id_44
);
  assign id_36 = 1;
  nand (
      id_18,
      id_21,
      id_26,
      id_28,
      id_11,
      id_38,
      id_6,
      id_44,
      id_23,
      id_31,
      id_17,
      id_3,
      id_27,
      id_33,
      id_10,
      id_43,
      id_14,
      id_39,
      id_34,
      id_9,
      id_5,
      id_35,
      id_46,
      id_1,
      id_37,
      id_2,
      id_20,
      id_15,
      id_13,
      id_8,
      id_19,
      id_41
  );
  module_0(
      id_34, id_23, id_30, id_12, id_21, id_18
  );
endmodule
