<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › immap_cpm2.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>immap_cpm2.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * CPM2 Internal Memory Map</span>
<span class="cm"> * Copyright (c) 1999 Dan Malek (dmalek@jlc.net)</span>
<span class="cm"> *</span>
<span class="cm"> * The Internal Memory Map for devices with CPM2 on them.  This</span>
<span class="cm"> * is the superset of all CPM2 devices (8260, 8266, 8280, 8272,</span>
<span class="cm"> * 8560).</span>
<span class="cm"> */</span>
<span class="cp">#ifdef __KERNEL__</span>
<span class="cp">#ifndef __IMMAP_CPM2__</span>
<span class="cp">#define __IMMAP_CPM2__</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cm">/* System configuration registers.</span>
<span class="cm">*/</span>
<span class="k">typedef</span>	<span class="k">struct</span> <span class="n">sys_82xx_conf</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">sc_siumcr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sc_sypcr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">sc_swsr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">20</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">sc_bcr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">sc_ppc_acr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">sc_ppc_alrh</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sc_ppc_alrl</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">sc_lcl_acr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">sc_lcl_alrh</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sc_lcl_alrl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sc_tescr1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sc_tescr2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sc_ltescr1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sc_ltescr2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sc_pdtea</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">sc_pdtem</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res5</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">sc_ldtea</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">sc_ldtem</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res6</span><span class="p">[</span><span class="mi">163</span><span class="p">];</span>
<span class="p">}</span> <span class="n">sysconf_82xx_cpm2_t</span><span class="p">;</span>

<span class="k">typedef</span>	<span class="k">struct</span> <span class="n">sys_85xx_conf</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">sc_cear</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">sc_ceer</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">sc_cemr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">70</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">sc_smaer</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">sc_smevr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sc_smctr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sc_lmaer</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">sc_lmevr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sc_lmctr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">144</span><span class="p">];</span>
<span class="p">}</span> <span class="n">sysconf_85xx_cpm2_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="n">sys_conf</span> <span class="p">{</span>
	<span class="n">sysconf_82xx_cpm2_t</span>	<span class="n">siu_82xx</span><span class="p">;</span>
	<span class="n">sysconf_85xx_cpm2_t</span>	<span class="n">siu_85xx</span><span class="p">;</span>
<span class="p">}</span> <span class="n">sysconf_cpm2_t</span><span class="p">;</span>



<span class="cm">/* Memory controller registers.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span>	<span class="n">mem_ctlr</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">memc_br0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_or0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_br1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_or1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_br2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_or2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_br3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_or3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_br4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_or4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_br5</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_or5</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_br6</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_or6</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_br7</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_or7</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_br8</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_or8</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_br9</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_or9</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_br10</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_or10</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_br11</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_or11</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">memc_mar</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">memc_mamr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_mbmr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_mcmr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">memc_mptpr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">memc_mdr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res5</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">memc_psdmr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_lsdmr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">memc_purt</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res6</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">memc_psrt</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res7</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">memc_lurt</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res8</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">memc_lsrt</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res9</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">memc_immr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_pcibr0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_pcibr1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res10</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">memc_pcimsk0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">memc_pcimsk1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res11</span><span class="p">[</span><span class="mi">52</span><span class="p">];</span>
<span class="p">}</span> <span class="n">memctl_cpm2_t</span><span class="p">;</span>

<span class="cm">/* System Integration Timers.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span>	<span class="n">sys_int_timers</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">sit_tmcntsc</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">sit_tmcnt</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">sit_tmcntal</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">sit_piscr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res5</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">sit_pitc</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sit_pitr</span><span class="p">;</span>
	<span class="n">u8</span>      <span class="n">res6</span><span class="p">[</span><span class="mi">94</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">res7</span><span class="p">[</span><span class="mi">390</span><span class="p">];</span>
<span class="p">}</span> <span class="n">sit_cpm2_t</span><span class="p">;</span>

<span class="cp">#define PISCR_PIRQ_MASK		((u16)0xff00)</span>
<span class="cp">#define PISCR_PS		((u16)0x0080)</span>
<span class="cp">#define PISCR_PIE		((u16)0x0004)</span>
<span class="cp">#define PISCR_PTF		((u16)0x0002)</span>
<span class="cp">#define PISCR_PTE		((u16)0x0001)</span>

<span class="cm">/* PCI Controller.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">pci_ctlr</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">pci_omisr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_omimr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_ifqpr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_ofqpr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_imr0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_imr1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_omr0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_omr1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_odr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_idr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">20</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_imisr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_imimr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res5</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_ifhpr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res6</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_iftpr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res7</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_iphpr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res8</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_iptpr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res9</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_ofhpr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res10</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_oftpr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res11</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_ophpr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res12</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_optpr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res13</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_mucr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res14</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_qbar</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res15</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmamr0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_dmasr0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_dmacdar0</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res16</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmasar0</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res17</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmadar0</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res18</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmabcr0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_dmandar0</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res19</span><span class="p">[</span><span class="mi">86</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmamr1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_dmasr1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_dmacdar1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res20</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmasar1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res21</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmadar1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res22</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmabcr1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_dmandar1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res23</span><span class="p">[</span><span class="mi">88</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmamr2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_dmasr2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_dmacdar2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res24</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmasar2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res25</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmadar2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res26</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmabcr2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_dmandar2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res27</span><span class="p">[</span><span class="mi">88</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmamr3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_dmasr3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_dmacdar3</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res28</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmasar3</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res29</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmadar3</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res30</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_dmabcr3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_dmandar3</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res31</span><span class="p">[</span><span class="mi">344</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_potar0</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res32</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_pobar0</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res33</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_pocmr0</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res34</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_potar1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res35</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_pobar1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res36</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_pocmr1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res37</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_potar2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res38</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_pobar2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res39</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_pocmr2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res40</span><span class="p">[</span><span class="mi">50</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_ptcr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_gpcr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_gcr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_esr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_emr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_ecr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_eacr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res41</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_edcr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res42</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_eccr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res43</span><span class="p">[</span><span class="mi">44</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_pitar1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res44</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_pibar1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res45</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_picmr1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res46</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_pitar0</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res47</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_pibar0</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res48</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_picmr0</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res49</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">pci_cfg_addr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_cfg_data</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pci_int_ack</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res50</span><span class="p">[</span><span class="mi">756</span><span class="p">];</span>
<span class="p">}</span> <span class="n">pci_cpm2_t</span><span class="p">;</span>

<span class="cm">/* Interrupt Controller.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">interrupt_controller</span> <span class="p">{</span>
	<span class="n">u16</span>	<span class="n">ic_sicr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">ic_sivec</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ic_sipnrh</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ic_sipnrl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ic_siprr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ic_scprrh</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ic_scprrl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ic_simrh</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ic_simrl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ic_siexr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">88</span><span class="p">];</span>
<span class="p">}</span> <span class="n">intctl_cpm2_t</span><span class="p">;</span>

<span class="cm">/* Clocks and Reset.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">clk_and_reset</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">car_sccr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">car_scmr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">car_rsr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">car_rmr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res</span><span class="p">[</span><span class="mi">104</span><span class="p">];</span>
<span class="p">}</span> <span class="n">car_cpm2_t</span><span class="p">;</span>

<span class="cm">/* Input/Output Port control/status registers.</span>
<span class="cm"> * Names consistent with processor manual, although they are different</span>
<span class="cm"> * from the original 8xx names.......</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">io_port</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">iop_pdira</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_ppara</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_psora</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_podra</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_pdata</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">iop_pdirb</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_pparb</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_psorb</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_podrb</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_pdatb</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">iop_pdirc</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_pparc</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_psorc</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_podrc</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_pdatc</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">iop_pdird</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_ppard</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_psord</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_podrd</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iop_pdatd</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
<span class="p">}</span> <span class="n">iop_cpm2_t</span><span class="p">;</span>

<span class="cm">/* Communication Processor Module Timers</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">cpm_timers</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">cpmt_tgcr1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">cpmt_tgcr2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">11</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">cpmt_tmr1</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_tmr2</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_trr1</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_trr2</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_tcr1</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_tcr2</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_tcn1</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_tcn2</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_tmr3</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_tmr4</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_trr3</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_trr4</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_tcr3</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_tcr4</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_tcn3</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_tcn4</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_ter1</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_ter2</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_ter3</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpmt_ter4</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">584</span><span class="p">];</span>
<span class="p">}</span> <span class="n">cpmtimer_cpm2_t</span><span class="p">;</span>

<span class="cm">/* DMA control/status registers.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">sdma_csr</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">res0</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">sdma_sdsr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">sdma_sdmr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">sdma_idsr1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">sdma_idmr1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">sdma_idsr2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res5</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">sdma_idmr2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res6</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">sdma_idsr3</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res7</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">sdma_idmr3</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res8</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">sdma_idsr4</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res9</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">sdma_idmr4</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res10</span><span class="p">[</span><span class="mi">707</span><span class="p">];</span>
<span class="p">}</span> <span class="n">sdma_cpm2_t</span><span class="p">;</span>

<span class="cm">/* Fast controllers</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">fcc</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">fcc_gfmr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">fcc_fpsmr</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">fcc_ftodr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">fcc_fdsr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">fcc_fcce</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">fcc_fccm</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">fcc_fccs</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res5</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">fcc_ftirr_phy</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">}</span> <span class="n">fcc_t</span><span class="p">;</span>

<span class="cm">/* Fast controllers continued</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">fcc_c</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">fcc_firper</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">fcc_firer</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">fcc_firsr_hi</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">fcc_firsr_lo</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">fcc_gfemr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
<span class="p">}</span> <span class="n">fcc_c_t</span><span class="p">;</span>

<span class="cm">/* TC Layer</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">tclayer</span> <span class="p">{</span>
	<span class="n">u16</span>	<span class="n">tc_tcmode</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">tc_cdsmr</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">tc_tcer</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">tc_rcc</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">tc_tcmr</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">tc_fcc</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">tc_ccc</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">tc_icc</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">tc_tcc</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">tc_ecc</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
<span class="p">}</span> <span class="n">tclayer_t</span><span class="p">;</span>


<span class="cm">/* I2C</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">i2c</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">i2c_i2mod</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">i2c_i2add</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">i2c_i2brg</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">i2c_i2com</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">i2c_i2cer</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res5</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">i2c_i2cmr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res6</span><span class="p">[</span><span class="mi">331</span><span class="p">];</span>
<span class="p">}</span> <span class="n">i2c_cpm2_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">scc</span> <span class="p">{</span>		<span class="cm">/* Serial communication channels */</span>
	<span class="n">u32</span>	<span class="n">scc_gsmrl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">scc_gsmrh</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">scc_psmr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">scc_todr</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">scc_dsr</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">scc_scce</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">scc_sccm</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">scc_sccs</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">}</span> <span class="n">scc_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">smc</span> <span class="p">{</span>		<span class="cm">/* Serial management channels */</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">smc_smcmr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">smc_smce</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">smc_smcm</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">}</span> <span class="n">smc_t</span><span class="p">;</span>

<span class="cm">/* Serial Peripheral Interface.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">spi_ctrl</span> <span class="p">{</span>
	<span class="n">u16</span>	<span class="n">spi_spmode</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">spi_spie</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">spi_spim</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">spi_spcom</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">82</span><span class="p">];</span>
<span class="p">}</span> <span class="n">spictl_cpm2_t</span><span class="p">;</span>

<span class="cm">/* CPM Mux.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">cpmux</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">cmx_si1cr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">cmx_si2cr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">cmx_fcr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">cmx_scr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">cmx_smr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cmx_uar</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
<span class="p">}</span> <span class="n">cpmux_t</span><span class="p">;</span>

<span class="cm">/* SIRAM control</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">siram</span> <span class="p">{</span>
	<span class="n">u16</span>	<span class="n">si_amr</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">si_bmr</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">si_cmr</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">si_dmr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">si_gmr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">si_cmdr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">si_str</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">si_rsr</span><span class="p">;</span>
<span class="p">}</span> <span class="n">siramctl_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">mcc</span> <span class="p">{</span>
	<span class="n">u16</span>	<span class="n">mcc_mcce</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">mcc_mccm</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">mcc_mccf</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
<span class="p">}</span> <span class="n">mcc_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">comm_proc</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">cp_cpcr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">cp_rccr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">cp_rter</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">cp_rtmr</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cp_rtscr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">cp_rtsr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
<span class="p">}</span> <span class="n">cpm_cpm2_t</span><span class="p">;</span>

<span class="cm">/* USB Controller.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">cpm_usb_ctlr</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">usb_usmod</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">usb_usadr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">usb_uscom</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">__be16</span>  <span class="n">usb_usep</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">__be16</span>  <span class="n">usb_usber</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__be16</span>  <span class="n">usb_usbmr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">usb_usbs</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
<span class="p">}</span> <span class="n">usb_cpm2_t</span><span class="p">;</span>

<span class="cm">/* ...and the whole thing wrapped up....</span>
<span class="cm">*/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">immap</span> <span class="p">{</span>
	<span class="cm">/* Some references are into the unique and known dpram spaces,</span>
<span class="cm">	 * others are from the generic base.</span>
<span class="cm">	 */</span>
<span class="cp">#define im_dprambase	im_dpram1</span>
	<span class="n">u8</span>		<span class="n">im_dpram1</span><span class="p">[</span><span class="mi">16</span><span class="o">*</span><span class="mi">1024</span><span class="p">];</span>
	<span class="n">u8</span>		<span class="n">res1</span><span class="p">[</span><span class="mi">16</span><span class="o">*</span><span class="mi">1024</span><span class="p">];</span>
	<span class="n">u8</span>		<span class="n">im_dpram2</span><span class="p">[</span><span class="mi">4</span><span class="o">*</span><span class="mi">1024</span><span class="p">];</span>
	<span class="n">u8</span>		<span class="n">res2</span><span class="p">[</span><span class="mi">8</span><span class="o">*</span><span class="mi">1024</span><span class="p">];</span>
	<span class="n">u8</span>		<span class="n">im_dpram3</span><span class="p">[</span><span class="mi">4</span><span class="o">*</span><span class="mi">1024</span><span class="p">];</span>
	<span class="n">u8</span>		<span class="n">res3</span><span class="p">[</span><span class="mi">16</span><span class="o">*</span><span class="mi">1024</span><span class="p">];</span>

	<span class="n">sysconf_cpm2_t</span>	<span class="n">im_siu_conf</span><span class="p">;</span>	<span class="cm">/* SIU Configuration */</span>
	<span class="n">memctl_cpm2_t</span>	<span class="n">im_memctl</span><span class="p">;</span>	<span class="cm">/* Memory Controller */</span>
	<span class="n">sit_cpm2_t</span>	<span class="n">im_sit</span><span class="p">;</span>		<span class="cm">/* System Integration Timers */</span>
	<span class="n">pci_cpm2_t</span>	<span class="n">im_pci</span><span class="p">;</span>		<span class="cm">/* PCI Controller */</span>
	<span class="n">intctl_cpm2_t</span>	<span class="n">im_intctl</span><span class="p">;</span>	<span class="cm">/* Interrupt Controller */</span>
	<span class="n">car_cpm2_t</span>	<span class="n">im_clkrst</span><span class="p">;</span>	<span class="cm">/* Clocks and reset */</span>
	<span class="n">iop_cpm2_t</span>	<span class="n">im_ioport</span><span class="p">;</span>	<span class="cm">/* IO Port control/status */</span>
	<span class="n">cpmtimer_cpm2_t</span>	<span class="n">im_cpmtimer</span><span class="p">;</span>	<span class="cm">/* CPM timers */</span>
	<span class="n">sdma_cpm2_t</span>	<span class="n">im_sdma</span><span class="p">;</span>	<span class="cm">/* SDMA control/status */</span>

	<span class="n">fcc_t</span>		<span class="n">im_fcc</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>	<span class="cm">/* Three FCCs */</span>
	<span class="n">u8</span>		<span class="n">res4z</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">fcc_c_t</span>		<span class="n">im_fcc_c</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>	<span class="cm">/* Continued FCCs */</span>

	<span class="n">u8</span>		<span class="n">res4</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>

	<span class="n">tclayer_t</span>	<span class="n">im_tclayer</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>	<span class="cm">/* Eight TCLayers */</span>
	<span class="n">u16</span>		<span class="n">tc_tcgsr</span><span class="p">;</span>
	<span class="n">u16</span>		<span class="n">tc_tcger</span><span class="p">;</span>

	<span class="cm">/* First set of baud rate generators.</span>
<span class="cm">	*/</span>
	<span class="n">u8</span>		<span class="n">res</span><span class="p">[</span><span class="mi">236</span><span class="p">];</span>
	<span class="n">u32</span>		<span class="n">im_brgc5</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">im_brgc6</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">im_brgc7</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">im_brgc8</span><span class="p">;</span>

	<span class="n">u8</span>		<span class="n">res5</span><span class="p">[</span><span class="mi">608</span><span class="p">];</span>

	<span class="n">i2c_cpm2_t</span>	<span class="n">im_i2c</span><span class="p">;</span>		<span class="cm">/* I2C control/status */</span>
	<span class="n">cpm_cpm2_t</span>	<span class="n">im_cpm</span><span class="p">;</span>		<span class="cm">/* Communication processor */</span>

	<span class="cm">/* Second set of baud rate generators.</span>
<span class="cm">	*/</span>
	<span class="n">u32</span>		<span class="n">im_brgc1</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">im_brgc2</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">im_brgc3</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">im_brgc4</span><span class="p">;</span>

	<span class="n">scc_t</span>		<span class="n">im_scc</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>	<span class="cm">/* Four SCCs */</span>
	<span class="n">smc_t</span>		<span class="n">im_smc</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>	<span class="cm">/* Couple of SMCs */</span>
	<span class="n">spictl_cpm2_t</span>	<span class="n">im_spi</span><span class="p">;</span>		<span class="cm">/* A SPI */</span>
	<span class="n">cpmux_t</span>		<span class="n">im_cpmux</span><span class="p">;</span>	<span class="cm">/* CPM clock route mux */</span>
	<span class="n">siramctl_t</span>	<span class="n">im_siramctl1</span><span class="p">;</span>	<span class="cm">/* First SI RAM Control */</span>
	<span class="n">mcc_t</span>		<span class="n">im_mcc1</span><span class="p">;</span>	<span class="cm">/* First MCC */</span>
	<span class="n">siramctl_t</span>	<span class="n">im_siramctl2</span><span class="p">;</span>	<span class="cm">/* Second SI RAM Control */</span>
	<span class="n">mcc_t</span>		<span class="n">im_mcc2</span><span class="p">;</span>	<span class="cm">/* Second MCC */</span>
	<span class="n">usb_cpm2_t</span>	<span class="n">im_usb</span><span class="p">;</span>		<span class="cm">/* USB Controller */</span>

	<span class="n">u8</span>		<span class="n">res6</span><span class="p">[</span><span class="mi">1153</span><span class="p">];</span>

	<span class="n">u16</span>		<span class="n">im_si1txram</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>
	<span class="n">u8</span>		<span class="n">res7</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>
	<span class="n">u16</span>		<span class="n">im_si1rxram</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>
	<span class="n">u8</span>		<span class="n">res8</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>
	<span class="n">u16</span>		<span class="n">im_si2txram</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>
	<span class="n">u8</span>		<span class="n">res9</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>
	<span class="n">u16</span>		<span class="n">im_si2rxram</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>
	<span class="n">u8</span>		<span class="n">res10</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>
	<span class="n">u8</span>		<span class="n">res11</span><span class="p">[</span><span class="mi">4096</span><span class="p">];</span>
<span class="p">}</span> <span class="n">cpm2_map_t</span><span class="p">;</span>

<span class="k">extern</span> <span class="n">cpm2_map_t</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cpm2_immr</span><span class="p">;</span>

<span class="cp">#endif </span><span class="cm">/* __IMMAP_CPM2__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
