Selecting top level module cu_top_0
@N: CG364 :"/home/romuald/Projects/alchitry/Test2/work/verilog/reset_conditioner_1.v":11:7:11:25|Synthesizing module reset_conditioner_1 in library work.

@N: CG364 :"/home/romuald/Projects/alchitry/Test2/work/verilog/blinker_2.v":7:7:7:15|Synthesizing module blinker_2 in library work.

@N: CG364 :"/home/romuald/Projects/alchitry/Test2/work/verilog/cu_top_0.v":7:7:7:14|Synthesizing module cu_top_0 in library work.

