<dec f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='212' type='bool llvm::TargetSubtargetInfo::enablePostRAMachineScheduler() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='210'>/// True if the subtarget should run a machine scheduler after register
  /// allocation.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='424' u='c' c='_ZN12_GLOBAL__N_120PostMachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<def f='llvm/llvm/lib/CodeGen/TargetSubtargetInfo.cpp' l='56' ll='58' type='bool llvm::TargetSubtargetInfo::enablePostRAMachineScheduler() const'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='404' c='_ZNK4llvm12ARMSubtarget28enablePostRAMachineSchedulerEv'/>
