<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/riscv/include/rtems/score/cpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_58d1b1bacc871541d9a88788edb00c11.html">riscv</a></li><li class="navelem"><a class="el" href="dir_b97cf6c1f6b0d381666d0fdfba89c862.html">include</a></li><li class="navelem"><a class="el" href="dir_347f4095a1a73cc58f925a3759f50070.html">rtems</a></li><li class="navelem"><a class="el" href="dir_c9bc9937e6b25dabb1779467290fa7b4.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv_2include_2rtems_2score_2cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (c) 2018 embedded brains GmbH</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Copyright (c) 2015 University of York.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Hesham Almatary &lt;hesham@alumni.york.ac.uk&gt;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * COPYRIGHT (c) 1989-1999.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * On-Line Applications Research Corporation (OAR).</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS&#39;&#39; AND</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef _RISCV_CPU_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define _RISCV_CPU_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="basedefs_8h.html">rtems/score/basedefs.h</a>&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="cpukit_2score_2cpu_2riscv_2include_2rtems_2score_2riscv_8h.html">rtems/score/riscv.h</a>&gt;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define RISCV_MSTATUS_MIE 0x8</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define CPU_ISR_PASSES_FRAME_POINTER FALSE</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define CPU_HARDWARE_FP                  FALSE</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define CPU_SOFTWARE_FP                  FALSE</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define CPU_ALL_TASKS_ARE_FP             FALSE</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define CPU_IDLE_TASK_IS_FP              FALSE</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define CPU_USE_DEFERRED_FP_SWITCH       FALSE</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define CPU_ENABLE_ROBUST_THREAD_DISPATCH TRUE</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define CPU_STACK_GROWS_UP               FALSE</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define CPU_STRUCTURE_ALIGNMENT __attribute__ ((aligned (64)))</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define CPU_BIG_ENDIAN                           FALSE</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define CPU_LITTLE_ENDIAN                        TRUE</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define CPU_MODES_INTERRUPT_MASK   0x0000000000000001</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define CPU_CACHE_LINE_BYTES 64</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#if __riscv_xlen == 32</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define CPU_SIZEOF_POINTER 4</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define CPU_STACK_MINIMUM_SIZE 4096</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#elif __riscv_xlen == 64</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define CPU_SIZEOF_POINTER 8</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define CPU_STACK_MINIMUM_SIZE 8192</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __riscv_xlen */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* RISC-V ELF psABI specification */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define CPU_ALIGNMENT 16</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define CPU_HEAP_ALIGNMENT CPU_ALIGNMENT</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* RISC-V ELF psABI specification */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define CPU_STACK_ALIGNMENT 16</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define CPU_INTERRUPT_STACK_ALIGNMENT CPU_CACHE_LINE_BYTES</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> *  Processor defined structures required for cpukit/score.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#if __riscv_flen == 32</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">float</span> RISCV_Float;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#elif __riscv_flen == 64</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">double</span> RISCV_Float;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#ifdef RTEMS_SMP</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keyword">volatile</span> uint32_t is_executing;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  uint32_t reserved;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  uint32_t isr_dispatch_disable;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  uintptr_t <a class="code" href="group__mips__regs.html#ga6c3a7669c6bdfd66528633d977cdb6b8">ra</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  uintptr_t <a class="code" href="group__mips__regs.html#ga8d40798874dab99986478ef00ff3e297">sp</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  uintptr_t tp;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  uintptr_t s0;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  uintptr_t s1;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  uintptr_t s2;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  uintptr_t s3;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  uintptr_t s4;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  uintptr_t s5;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  uintptr_t s6;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  uintptr_t s7;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  uintptr_t s8;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  uintptr_t s9;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  uintptr_t s10;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  uintptr_t s11;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#if __riscv_flen &gt; 0</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  uint32_t fcsr;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  RISCV_Float fs0;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  RISCV_Float fs1;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  RISCV_Float fs2;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  RISCV_Float fs3;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  RISCV_Float fs4;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  RISCV_Float fs5;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  RISCV_Float fs6;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  RISCV_Float fs7;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  RISCV_Float fs8;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  RISCV_Float fs9;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  RISCV_Float fs10;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  RISCV_Float fs11;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;} <a class="code" href="structContext__Control.html">Context_Control</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define _CPU_Context_Get_SP( _context ) \</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">  (_context)-&gt;sp</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK 0</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define CPU_PROVIDES_ISR_IS_IN_PROGRESS FALSE</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define _CPU_Initialize_vectors()</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t riscv_interrupt_disable( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> mstatus;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a> <span class="keyword">volatile</span> (</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="stringliteral">&quot;csrrc %0, mstatus, &quot;</span> <a class="code" href="group__RTEMSScoreBaseDefs.html#gae20dd87f41e0e16eae552a6bb857104d">RTEMS_XSTRING</a>( RISCV_MSTATUS_MIE ) :</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      <span class="stringliteral">&quot;=&amp;r&quot;</span> ( mstatus )</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  );</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">return</span> mstatus &amp; RISCV_MSTATUS_MIE;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;}</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> riscv_interrupt_enable( uint32_t level )</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a> <span class="keyword">volatile</span> ( <span class="stringliteral">&quot;csrrs zero, mstatus, %0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> ( level ) );</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define _CPU_ISR_Disable( _level ) \</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">    _level = riscv_interrupt_disable()</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define _CPU_ISR_Enable( _level )  \</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">  riscv_interrupt_enable( _level )</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define _CPU_ISR_Flash( _level ) \</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">  do{ \</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">      _CPU_ISR_Enable( _level ); \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">      riscv_interrupt_disable(); \</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">    } while(0)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">bool</span> <a class="code" href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a>( <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> level )</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">return</span> ( level &amp; RISCV_MSTATUS_MIE ) != 0;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUARM.html#ga43820ba3d51d7a699c22fce8cac93ef1">  186</a></span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#ga43820ba3d51d7a699c22fce8cac93ef1">_CPU_ISR_Set_level</a>( uint32_t level )</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">if</span> ( ( level &amp; <a class="code" href="sparc_2include_2rtems_2score_2cpu_8h.html#af8823e651e33b9683e0d89e5a8054ee6">CPU_MODES_INTERRUPT_MASK</a>) == 0 ) {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a> <span class="keyword">volatile</span> (</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <span class="stringliteral">&quot;csrrs zero, mstatus, &quot;</span> <a class="code" href="group__RTEMSScoreBaseDefs.html#gae20dd87f41e0e16eae552a6bb857104d">RTEMS_XSTRING</a>( RISCV_MSTATUS_MIE )</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    );</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a> <span class="keyword">volatile</span> (</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="stringliteral">&quot;csrrc zero, mstatus, &quot;</span> <a class="code" href="group__RTEMSScoreBaseDefs.html#gae20dd87f41e0e16eae552a6bb857104d">RTEMS_XSTRING</a>( RISCV_MSTATUS_MIE )</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    );</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;uint32_t <a class="code" href="group__RTEMSScoreCPUBfinCPUInterrupt.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* end of ISR handler macros */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUEpiphany.html#ga7b9d8ca4fc632d4e2e0ea4415ac3b868">_CPU_Context_Initialize</a>(</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a> *<a class="code" href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a>,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordtype">void</span>            *stack_area_begin,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordtype">size_t</span>           stack_area_size,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  uint32_t         new_level,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordtype">void</span>          ( *entry_point )( <span class="keywordtype">void</span> ),</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordtype">bool</span>             is_fp,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordtype">void</span>            *tls_area</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define _CPU_Context_Restart_self( _the_context ) \</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">   _CPU_Context_restore( (_the_context) )</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUi386.html#ga254ab76f1c02812babdb3d5028f59178">_CPU_Fatal_halt</a>(uint32_t source, uint32_t error) <a class="code" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define CPU_USE_GENERIC_BITFIELD_CODE TRUE</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define CPU_USE_GENERIC_BITFIELD_DATA TRUE</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define CPU_MAXIMUM_PROCESSORS 32</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="keyword">typedef</span> uint16_t Priority_bit_map_Word;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * See The RISC-V Instruction Set Manual, Volume II: RISC-V Privileged</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> * Architectures V1.10, Table 3.6: Machine cause register (mcause) values after</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> * trap.</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  RISCV_INTERRUPT_SOFTWARE_USER = 0,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  RISCV_INTERRUPT_SOFTWARE_SUPERVISOR = 1,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  RISCV_INTERRUPT_SOFTWARE_MACHINE = 3,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  RISCV_INTERRUPT_TIMER_USER = 4,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  RISCV_INTERRUPT_TIMER_SUPERVISOR = 5,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  RISCV_INTERRUPT_TIMER_MACHINE = 7,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  RISCV_INTERRUPT_EXTERNAL_USER = 8,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  RISCV_INTERRUPT_EXTERNAL_SUPERVISOR = 9,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  RISCV_INTERRUPT_EXTERNAL_MACHINE = 11</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;} RISCV_Interrupt_code;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * See The RISC-V Instruction Set Manual, Volume II: RISC-V Privileged</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> * Architectures V1.10, Table 3.6: Machine cause register (mcause) values after</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> * trap.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  RISCV_EXCEPTION_INSTRUCTION_ADDRESS_MISALIGNED = 0,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  RISCV_EXCEPTION_INSTRUCTION_ACCESS_FAULT = 1,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  RISCV_EXCEPTION_ILLEGAL_INSTRUCTION = 2,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  RISCV_EXCEPTION_BREAKPOINT = 3,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  RISCV_EXCEPTION_LOAD_ADDRESS_MISALIGNED = 4,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  RISCV_EXCEPTION_LOAD_ACCESS_FAULT = 5,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  RISCV_EXCEPTION_STORE_OR_AMO_ADDRESS_MISALIGNED = 6,</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  RISCV_EXCEPTION_STORE_OR_AMO_ACCESS_FAULT = 7,</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  RISCV_EXCEPTION_ENVIRONMENT_CALL_FROM_U_MODE = 8,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  RISCV_EXCEPTION_ENVIRONMENT_CALL_FROM_S_MODE = 9,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  RISCV_EXCEPTION_ENVIRONMENT_CALL_FROM_M_MODE = 11,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  RISCV_EXCEPTION_INSTRUCTION_PAGE_FAULT = 12,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  RISCV_EXCEPTION_LOAD_PAGE_FAULT = 13,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  RISCV_EXCEPTION_STORE_OR_AMO_PAGE_FAULT = 15</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;} RISCV_Exception_code;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structRTEMS__ALIGNED.html">  265</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  uintptr_t mstatus;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  uintptr_t mepc;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  uintptr_t a2;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  uintptr_t s0;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  uintptr_t s1;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  uintptr_t <a class="code" href="group__mips__regs.html#ga6c3a7669c6bdfd66528633d977cdb6b8">ra</a>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  uintptr_t a3;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  uintptr_t a4;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  uintptr_t a5;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  uintptr_t a6;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  uintptr_t a7;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  uintptr_t t0;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  uintptr_t t1;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  uintptr_t t2;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  uintptr_t t3;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  uintptr_t t4;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  uintptr_t t5;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  uintptr_t t6;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#if __riscv_flen &gt; 0</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  uint32_t fcsr;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  RISCV_Float ft0;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  RISCV_Float ft1;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  RISCV_Float ft2;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  RISCV_Float ft3;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  RISCV_Float ft4;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  RISCV_Float ft5;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  RISCV_Float ft6;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  RISCV_Float ft7;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  RISCV_Float ft8;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  RISCV_Float ft9;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  RISCV_Float ft10;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  RISCV_Float ft11;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  RISCV_Float fa0;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  RISCV_Float fa1;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  RISCV_Float fa2;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  RISCV_Float fa3;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  RISCV_Float fa4;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  RISCV_Float fa5;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  RISCV_Float fa6;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  RISCV_Float fa7;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  uintptr_t a0;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  uintptr_t a1;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;} <a class="code" href="group__RTEMSScoreBaseDefs.html#ga41e14f706ba0f7e223367dffafec5ed8">RTEMS_ALIGNED</a>( <a class="code" href="bfin_2include_2rtems_2score_2cpu_8h.html#a8aed43eb1b3c346772c127482b4b5372">CPU_STACK_ALIGNMENT</a> ) <a class="code" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a> Interrupt_frame;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  uintptr_t mcause;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  uintptr_t <a class="code" href="group__mips__regs.html#ga8d40798874dab99986478ef00ff3e297">sp</a>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  uintptr_t <a class="code" href="group__mips__regs.html#gae9c24f3b396f6bdaacd0e52f68b9a314">gp</a>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  uintptr_t tp;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  uintptr_t s2;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  uintptr_t s3;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  uintptr_t s4;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  uintptr_t s5;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  uintptr_t s6;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  uintptr_t s7;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  uintptr_t s8;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  uintptr_t s9;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  uintptr_t s10;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  uintptr_t s11;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#if __riscv_flen &gt; 0</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  RISCV_Float fs0;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  RISCV_Float fs1;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  RISCV_Float fs2;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  RISCV_Float fs3;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  RISCV_Float fs4;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  RISCV_Float fs5;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  RISCV_Float fs6;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  RISCV_Float fs7;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  RISCV_Float fs8;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  RISCV_Float fs9;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  RISCV_Float fs10;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  RISCV_Float fs11;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;} <a class="code" href="structCPU__Exception__frame.html">CPU_Exception_frame</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUEpiphany.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a>( <span class="keyword">const</span> <a class="code" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *frame );</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/* end of Priority handler macros */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/* functions */</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> *  _CPU_Initialize</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> *  This routine performs CPU dependent initialization.</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a>(</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordtype">void</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="keywordtype">void</span> *<a class="code" href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a>( uintptr_t ignored );</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> *  _CPU_Context_switch</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> *  This routine switches from the run context to the heir context.</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> *  RISCV Specific Information:</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"> *  Please see the comments in the .c file for a description of how</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"> *  this function works. There are several things to be aware of.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a>(</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *run,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *heir</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> *  _CPU_Context_restore</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> *  This routine is generally used only to restart self in an</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> *  efficient manner.  It may simply be a label in _CPU_Context_switch.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> *  NOTE: May be unnecessary to reload some registers.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUBfinCPUContext.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>(</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a> *new_context</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;) <a class="code" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/*  The following routine swaps the endian format of an unsigned int.</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> *  It must be static because it is referenced indirectly.</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> *  This version will work on any processor, but if there is a better</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> *  way for your CPU PLEASE use it.  The most common way to do this is to:</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> *     swap least significant two bytes with 16-bit rotate</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> *     swap upper and lower 16-bits</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> *     swap most significant two bytes with 16-bit rotate</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"> *  Some CPUs have special instructions which swap a 32-bit quantity in</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"> *  a single instruction (e.g. i486).  It is probably best to avoid</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"> *  an &quot;endian swapping control bit&quot; in the CPU.  One good reason is</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> *  that interrupts would probably have to be disabled to insure that</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"> *  an interrupt does not try to access the same &quot;chunk&quot; with the wrong</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"> *  endian.  Another good reason is that on some CPUs, the endian bit</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> *  endianness for ALL fetches -- both code and data -- so the code</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> *  will be fetched incorrectly.</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t CPU_swap_u32(</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  uint32_t value</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;)</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;{</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  uint32_t   byte1, byte2, byte3, byte4, swapped;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  byte4 = (value &gt;&gt; 24) &amp; 0xff;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  byte3 = (value &gt;&gt; 16) &amp; 0xff;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  byte2 = (value &gt;&gt; 8)  &amp; 0xff;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  byte1 =  value        &amp; 0xff;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  swapped = (byte1 &lt;&lt; 24) | (byte2 &lt;&lt; 16) | (byte3 &lt;&lt; 8) | byte4;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordflow">return</span> ( swapped );</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;}</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define CPU_swap_u16( value ) \</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">  (((value&amp;0xff) &lt;&lt; 8) | ((value &gt;&gt; 8)&amp;0xff))</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;uint32_t <a class="code" href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint32_t * <span class="keyword">const</span> _RISCV_Counter;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;CPU_Counter_ticks <a class="code" href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">_CPU_Counter_read</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> CPU_Counter_ticks _CPU_Counter_difference(</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  CPU_Counter_ticks second,</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  CPU_Counter_ticks first</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;)</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;{</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">return</span> second - first;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;}</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#ifdef RTEMS_SMP</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;uint32_t _CPU_SMP_Initialize( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="keywordtype">bool</span> _CPU_SMP_Start_processor( uint32_t cpu_index );</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="keywordtype">void</span> _CPU_SMP_Finalize_initialization( uint32_t cpu_count );</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="keywordtype">void</span> _CPU_SMP_Prepare_start_multitasking( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t _CPU_SMP_Get_current_processor( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;{</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> mhartid;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a> <span class="keyword">volatile</span> ( <span class="stringliteral">&quot;csrr %0, mhartid&quot;</span> : <span class="stringliteral">&quot;=&amp;r&quot;</span> ( mhartid ) );</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">return</span> (uint32_t) mhartid;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;}</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="keywordtype">void</span> _CPU_SMP_Send_interrupt( uint32_t target_processor_index );</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> _CPU_SMP_Processor_event_broadcast( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;{</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a> <span class="keyword">volatile</span> ( <span class="stringliteral">&quot;&quot;</span> : : : <span class="stringliteral">&quot;memory&quot;</span> );</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;}</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> _CPU_SMP_Processor_event_receive( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;{</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <a class="code" href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a> <span class="keyword">volatile</span> ( <span class="stringliteral">&quot;&quot;</span> : : : <span class="stringliteral">&quot;memory&quot;</span> );</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;}</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> _CPU_Context_Get_is_executing(</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keyword">const</span> <a class="code" href="structContext__Control.html">Context_Control</a> *<a class="code" href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;)</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;{</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a>-&gt;is_executing;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;}</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> _CPU_Context_Set_is_executing(</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a> *<a class="code" href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a>,</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordtype">bool</span> is_executing</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;)</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;{</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <a class="code" href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a>-&gt;is_executing = is_executing;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;}</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RTEMS_SMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="riscv_2include_2rtems_2score_2cpu_8h.html#a9fca17f81f850e128fcc8ed5b87ff2ab">  502</a></span>&#160;<span class="keyword">typedef</span> uintptr_t <a class="code" href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a>;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ASM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;}</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="group__mips__regs_html_ga8d40798874dab99986478ef00ff3e297"><div class="ttname"><a href="group__mips__regs.html#ga8d40798874dab99986478ef00ff3e297">sp</a></div><div class="ttdeci">#define sp</div><div class="ttdoc">stack-pointer */</div><div class="ttdef"><b>Definition:</b> regs.h:64</div></div>
<div class="ttc" id="group__RTEMSScoreCPUEpiphany_html_gaa34a35de496258577c1454ba1ee07ce0"><div class="ttname"><a href="group__RTEMSScoreCPUEpiphany.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a></div><div class="ttdeci">void _CPU_Exception_frame_print(const CPU_Exception_frame *frame)</div><div class="ttdoc">Prints the exception frame via printk().</div><div class="ttdef"><b>Definition:</b> vectorexceptions.c:45</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga43820ba3d51d7a699c22fce8cac93ef1"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga43820ba3d51d7a699c22fce8cac93ef1">_CPU_ISR_Set_level</a></div><div class="ttdeci">void _CPU_ISR_Set_level(uint32_t level)</div><div class="ttdoc">Sets the hardware interrupt level by the level value.</div><div class="ttdef"><b>Definition:</b> cpu.c:57</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gac016ae4ed92ed2607bd65408a36d908b"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">_CPU_Counter_read</a></div><div class="ttdeci">CPU_Counter_ticks _CPU_Counter_read(void)</div><div class="ttdoc">Returns the current CPU counter value.</div><div class="ttdef"><b>Definition:</b> system-clocks.c:117</div></div>
<div class="ttc" id="structContext__Control_html"><div class="ttname"><a href="structContext__Control.html">Context_Control</a></div><div class="ttdoc">Thread register context.</div><div class="ttdef"><b>Definition:</b> cpu.h:194</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga903a802003c95d6ef5206cb330424a1b"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a></div><div class="ttdeci">void * _CPU_Thread_Idle_body(uintptr_t ignored)</div><div class="ttdef"><b>Definition:</b> idle-mcf5272.c:20</div></div>
<div class="ttc" id="structCPU__Interrupt__frame_html"><div class="ttname"><a href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a></div><div class="ttdoc">Interrupt stack frame (ISF).</div><div class="ttdef"><b>Definition:</b> cpu.h:191</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_ga41e14f706ba0f7e223367dffafec5ed8"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#ga41e14f706ba0f7e223367dffafec5ed8">RTEMS_ALIGNED</a></div><div class="ttdeci">#define RTEMS_ALIGNED(_alignment)</div><div class="ttdoc">Instructs the compiler to enforce the specified alignment.</div><div class="ttdef"><b>Definition:</b> basedefs.h:216</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_gaa2f0ed67aa174f684bb31b7e8bdb386f"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></div><div class="ttdeci">#define RTEMS_NO_RETURN</div><div class="ttdef"><b>Definition:</b> basedefs.h:102</div></div>
<div class="ttc" id="group__RTEMSScoreCPUEpiphany_html_ga7b9d8ca4fc632d4e2e0ea4415ac3b868"><div class="ttname"><a href="group__RTEMSScoreCPUEpiphany.html#ga7b9d8ca4fc632d4e2e0ea4415ac3b868">_CPU_Context_Initialize</a></div><div class="ttdeci">void _CPU_Context_Initialize(Context_Control *context, void *stack_area_begin, size_t stack_area_size, uint32_t new_level, void(*entry_point)(void), bool is_fp, void *tls_area)</div><div class="ttdoc">Initializes the CPU context.</div><div class="ttdef"><b>Definition:</b> epiphany-context-initialize.c:40</div></div>
<div class="ttc" id="cpukit_2score_2cpu_2riscv_2include_2rtems_2score_2riscv_8h_html"><div class="ttname"><a href="cpukit_2score_2cpu_2riscv_2include_2rtems_2score_2riscv_8h.html">riscv.h</a></div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa9f8cc989454b28232e5375e30c90970"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a></div><div class="ttdeci">void _CPU_Context_switch(Context_Control *run, Context_Control *heir)</div><div class="ttdoc">CPU switch context.</div><div class="ttdef"><b>Definition:</b> cpu_asm.c:91</div></div>
<div class="ttc" id="bfin_2include_2rtems_2score_2cpu_8h_html_a8aed43eb1b3c346772c127482b4b5372"><div class="ttname"><a href="bfin_2include_2rtems_2score_2cpu_8h.html#a8aed43eb1b3c346772c127482b4b5372">CPU_STACK_ALIGNMENT</a></div><div class="ttdeci">#define CPU_STACK_ALIGNMENT</div><div class="ttdef"><b>Definition:</b> cpu.h:308</div></div>
<div class="ttc" id="group__RTEMSScoreCPUi386_html_ga254ab76f1c02812babdb3d5028f59178"><div class="ttname"><a href="group__RTEMSScoreCPUi386.html#ga254ab76f1c02812babdb3d5028f59178">_CPU_Fatal_halt</a></div><div class="ttdeci">void _CPU_Fatal_halt(uint32_t source, uint32_t error) RTEMS_NO_RETURN</div><div class="ttdef"><b>Definition:</b> bsp_fatal_halt.c:12</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_gae20dd87f41e0e16eae552a6bb857104d"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#gae20dd87f41e0e16eae552a6bb857104d">RTEMS_XSTRING</a></div><div class="ttdeci">#define RTEMS_XSTRING(_x)</div><div class="ttdoc">Stringifies expansion of _x.</div><div class="ttdef"><b>Definition:</b> basedefs.h:549</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga869484e3d851b032fd826c69ff21fc72"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a></div><div class="ttdeci">void _CPU_Initialize(void)</div><div class="ttdoc">CPU initialization.</div><div class="ttdef"><b>Definition:</b> cpu.c:45</div></div>
<div class="ttc" id="group__RTEMSScoreCPUSPARC_html_ga82257d4fc068f4b21b029dd69d276839"><div class="ttname"><a href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a></div><div class="ttdeci">register struct Per_CPU_Control *_SPARC_Per_CPU_current __asm__(&quot;g6&quot;)</div><div class="ttdoc">The pointer to the current per-CPU control is available via register g6.</div></div>
<div class="ttc" id="no__cpu_2include_2rtems_2score_2cpu_8h_html_a67f8550aad58bccb6fcb4589894444ad"><div class="ttname"><a href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a></div><div class="ttdeci">uint32_t CPU_Counter_ticks</div><div class="ttdoc">Unsigned integer type for CPU counter values.</div><div class="ttdef"><b>Definition:</b> cpu.h:1210</div></div>
<div class="ttc" id="group__RTEMSScoreCPUBfinCPUInterrupt_html_ga1d9dcab9170d532b6634a5620385adbd"><div class="ttname"><a href="group__RTEMSScoreCPUBfinCPUInterrupt.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a></div><div class="ttdeci">uint32_t _CPU_ISR_Get_level(void)</div><div class="ttdef"><b>Definition:</b> cpu.c:88</div></div>
<div class="ttc" id="sun4u_2tlb_8h_html_a9b4a99475e2709333b8e5d70483173f1"><div class="ttname"><a href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a></div><div class="ttdeci">unsigned context</div><div class="ttdef"><b>Definition:</b> tlb.h:108</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga5254669b54a06e96ebb585fd50a02c4d"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a></div><div class="ttdeci">bool _CPU_ISR_Is_enabled(uint32_t level)</div><div class="ttdoc">Returns true if interrupts are enabled in the specified ISR level, otherwise returns false.</div><div class="ttdef"><b>Definition:</b> cpu.h:375</div></div>
<div class="ttc" id="group__RTEMSScoreCPUBfinCPUContext_html_ga80726ebfe00f31a88b086cc4474c472f"><div class="ttname"><a href="group__RTEMSScoreCPUBfinCPUContext.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a></div><div class="ttdeci">void _CPU_Context_restore(Context_Control *new_context) RTEMS_NO_RETURN</div><div class="ttdef"><b>Definition:</b> cpu_asm.c:111</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga9fca17f81f850e128fcc8ed5b87ff2ab"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></div><div class="ttdeci">uintptr_t CPU_Uint32ptr</div><div class="ttdef"><b>Definition:</b> cpu.h:662</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa675150e5d00169c99410a82011b6117"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a></div><div class="ttdeci">uint32_t _CPU_Counter_frequency(void)</div><div class="ttdoc">Returns the current CPU counter frequency in Hz.</div><div class="ttdef"><b>Definition:</b> system-clocks.c:112</div></div>
<div class="ttc" id="basedefs_8h_html"><div class="ttname"><a href="basedefs_8h.html">basedefs.h</a></div><div class="ttdoc">Basic Definitions.</div></div>
<div class="ttc" id="group__mips__regs_html_ga6c3a7669c6bdfd66528633d977cdb6b8"><div class="ttname"><a href="group__mips__regs.html#ga6c3a7669c6bdfd66528633d977cdb6b8">ra</a></div><div class="ttdeci">#define ra</div><div class="ttdoc">return address */</div><div class="ttdef"><b>Definition:</b> regs.h:66</div></div>
<div class="ttc" id="structCPU__Exception__frame_html"><div class="ttname"><a href="structCPU__Exception__frame.html">CPU_Exception_frame</a></div><div class="ttdoc">The set of registers that specifies the complete processor state.</div><div class="ttdef"><b>Definition:</b> cpu.h:629</div></div>
<div class="ttc" id="sparc_2include_2rtems_2score_2cpu_8h_html_af8823e651e33b9683e0d89e5a8054ee6"><div class="ttname"><a href="sparc_2include_2rtems_2score_2cpu_8h.html#af8823e651e33b9683e0d89e5a8054ee6">CPU_MODES_INTERRUPT_MASK</a></div><div class="ttdeci">#define CPU_MODES_INTERRUPT_MASK</div><div class="ttdef"><b>Definition:</b> cpu.h:161</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_gac216239df231d5dbd15e3520b0b9313f"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a></div><div class="ttdeci">#define RTEMS_INLINE_ROUTINE</div><div class="ttdef"><b>Definition:</b> basedefs.h:66</div></div>
<div class="ttc" id="group__mips__regs_html_gae9c24f3b396f6bdaacd0e52f68b9a314"><div class="ttname"><a href="group__mips__regs.html#gae9c24f3b396f6bdaacd0e52f68b9a314">gp</a></div><div class="ttdeci">#define gp</div><div class="ttdoc">global data pointer */</div><div class="ttdef"><b>Definition:</b> regs.h:63</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
