!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ACCEPT_FRAME_TYPE_ALL	rtk_api.h	/^    ACCEPT_FRAME_TYPE_ALL = 0,             \/* untagged, priority-tagged and tagged *\/$/;"	e	enum:rtk_vlan_acceptFrameType_e
ACCEPT_FRAME_TYPE_END	rtk_api.h	/^    ACCEPT_FRAME_TYPE_END$/;"	e	enum:rtk_vlan_acceptFrameType_e
ACCEPT_FRAME_TYPE_TAG_ONLY	rtk_api.h	/^    ACCEPT_FRAME_TYPE_TAG_ONLY,         \/* tagged *\/$/;"	e	enum:rtk_vlan_acceptFrameType_e
ACCEPT_FRAME_TYPE_UNTAG_ONLY	rtk_api.h	/^    ACCEPT_FRAME_TYPE_UNTAG_ONLY,     \/* untagged and priority-tagged *\/$/;"	e	enum:rtk_vlan_acceptFrameType_e
ACLFIELDTYPES	rtl8370_asicdrv_acl.h	/^enum ACLFIELDTYPES$/;"	g
ACLTCAMTYPES	rtl8370_asicdrv_acl.h	/^enum ACLTCAMTYPES$/;"	g
ACL_ACTCTRL_INIT	rtk_api.c	13695;"	d	file:
ACL_ACT_CVLAN_ENABLE_MASK	rtl8370_asicdrv_acl.h	16;"	d
ACL_ACT_FWD_ENABLE_MASK	rtl8370_asicdrv_acl.h	20;"	d
ACL_ACT_POLICING_ENABLE_MASK	rtl8370_asicdrv_acl.h	19;"	d
ACL_ACT_PRIORITY_ENABLE_MASK	rtl8370_asicdrv_acl.h	18;"	d
ACL_ACT_SVLAN_ENABLE_MASK	rtl8370_asicdrv_acl.h	17;"	d
ACL_DEFAULT_ABILITY	rtk_api.h	76;"	d
ACL_DEFAULT_UNMATCH_PERMIT	rtk_api.h	77;"	d
ACL_RULE_FREE	rtk_api.h	79;"	d
ACL_RULE_INAVAILABLE	rtk_api.h	80;"	d
ADV_END	rtk_api.h	/^    ADV_END,$/;"	e	enum:rtk_int_advType_e
ADV_L2_LEARN_PORT_MASK	rtk_api.h	/^    ADV_L2_LEARN_PORT_MASK = 0,$/;"	e	enum:rtk_int_advType_e
ADV_METER0_15_MASK	rtk_api.h	/^    ADV_METER0_15_MASK,$/;"	e	enum:rtk_int_advType_e
ADV_METER16_31_MASK	rtk_api.h	/^    ADV_METER16_31_MASK,$/;"	e	enum:rtk_int_advType_e
ADV_METER32_47	rtk_api.h	/^    ADV_METER32_47,_MASK,$/;"	e	enum:rtk_int_advType_e
ADV_METER48_63_MASK	rtk_api.h	/^    ADV_METER48_63_MASK,$/;"	e	enum:rtk_int_advType_e
ADV_PORT_LINKDOWN_PORT_MASK	rtk_api.h	/^    ADV_PORT_LINKDOWN_PORT_MASK,$/;"	e	enum:rtk_int_advType_e
ADV_PORT_LINKUP_PORT_MASK	rtk_api.h	/^    ADV_PORT_LINKUP_PORT_MASK,$/;"	e	enum:rtk_int_advType_e
ADV_SPECIAL_CONGESTION_PORT_MASK	rtk_api.h	/^    ADV_SPECIAL_CONGESTION_PORT_MASK,$/;"	e	enum:rtk_int_advType_e
ADV_SPEED_CHANGE_PORT_MASK	rtk_api.h	/^    ADV_SPEED_CHANGE_PORT_MASK,$/;"	e	enum:rtk_int_advType_e
AGE_TIME_2	rtk_api.h	/^    AGE_TIME_2,$/;"	e	enum:rtk_l2_age_time_e
AGE_TIME_3	rtk_api.h	/^    AGE_TIME_3,$/;"	e	enum:rtk_l2_age_time_e
AGE_TIME_300S	rtk_api.h	/^    AGE_TIME_300S= 0,$/;"	e	enum:rtk_l2_age_time_e
AGE_TIME_4	rtk_api.h	/^    AGE_TIME_4,$/;"	e	enum:rtk_l2_age_time_e
AGE_TIME_END	rtk_api.h	/^    AGE_TIME_END$/;"	e	enum:rtk_l2_age_time_e
AUTH	rtk_api.h	/^    AUTH,$/;"	e	enum:rtk_dot1x_auth_status_e
AUTH_STATUS_END	rtk_api.h	/^    AUTH_STATUS_END$/;"	e	enum:rtk_dot1x_auth_status_e
AsyFC	rtk_api.h	/^    uint32    AsyFC;            \/*PHY register 4.11 setting for  asymmetric flow control capability*\/$/;"	m	struct:rtk_port_phy_ability_s
AutoNegotiation	rtk_api.h	/^    uint32    AutoNegotiation;  \/*PHY register 0.12 setting for auto-negotiation process*\/$/;"	m	struct:rtk_port_phy_ability_s
BOTH	rtk_api.h	/^    BOTH = 0,$/;"	e	enum:rtk_dot1x_direction_e
BYPASS_1X_PAE	rtk_api.h	/^    BYPASS_1X_PAE,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_8021AB	rtk_api.h	/^    BYPASS_8021AB,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_BRG_GROUP	rtk_api.h	/^    BYPASS_BRG_GROUP = 0,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_BRG_MNGEMENT	rtk_api.h	/^    BYPASS_BRG_MNGEMENT,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_END	rtk_api.h	/^    BYPASS_END,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_FD_PAUSE	rtk_api.h	/^    BYPASS_FD_PAUSE,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_GMRP	rtk_api.h	/^    BYPASS_GMRP,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_GVRP	rtk_api.h	/^    BYPASS_GVRP,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_IGMP	rtk_api.h	/^    BYPASS_IGMP,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_PROVIDER_BRIDGE_GROUP_ADDRESS	rtk_api.h	/^    BYPASS_PROVIDER_BRIDGE_GROUP_ADDRESS,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_PROVIDER_BRIDGE_GVRP_ADDRESS	rtk_api.h	/^    BYPASS_PROVIDER_BRIDGE_GVRP_ADDRESS,    $/;"	e	enum:rtk_storm_bypass_e
BYPASS_SP_MCAST	rtk_api.h	/^    BYPASS_SP_MCAST,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_11	rtk_api.h	/^    BYPASS_UNDEFINED_11,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_12	rtk_api.h	/^    BYPASS_UNDEFINED_12,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_13	rtk_api.h	/^    BYPASS_UNDEFINED_13,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_14	rtk_api.h	/^    BYPASS_UNDEFINED_14,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_15	rtk_api.h	/^    BYPASS_UNDEFINED_15,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_16	rtk_api.h	/^    BYPASS_UNDEFINED_16,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_17	rtk_api.h	/^    BYPASS_UNDEFINED_17,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_18	rtk_api.h	/^    BYPASS_UNDEFINED_18,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_19	rtk_api.h	/^    BYPASS_UNDEFINED_19,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_1A	rtk_api.h	/^    BYPASS_UNDEFINED_1A,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_1B	rtk_api.h	/^    BYPASS_UNDEFINED_1B,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_1C	rtk_api.h	/^    BYPASS_UNDEFINED_1C,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_1D	rtk_api.h	/^    BYPASS_UNDEFINED_1D,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_1E	rtk_api.h	/^    BYPASS_UNDEFINED_1E,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEFINED_1F	rtk_api.h	/^    BYPASS_UNDEFINED_1F,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_BRG_04	rtk_api.h	/^    BYPASS_UNDEF_BRG_04,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_BRG_05	rtk_api.h	/^    BYPASS_UNDEF_BRG_05,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_BRG_06	rtk_api.h	/^    BYPASS_UNDEF_BRG_06,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_BRG_07	rtk_api.h	/^    BYPASS_UNDEF_BRG_07,    $/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_BRG_09	rtk_api.h	/^    BYPASS_UNDEF_BRG_09,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_BRG_0A	rtk_api.h	/^    BYPASS_UNDEF_BRG_0A,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_BRG_0B	rtk_api.h	/^    BYPASS_UNDEF_BRG_0B,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_BRG_0C	rtk_api.h	/^    BYPASS_UNDEF_BRG_0C,    $/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_BRG_0F	rtk_api.h	/^    BYPASS_UNDEF_BRG_0F,    $/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_22	rtk_api.h	/^    BYPASS_UNDEF_GARP_22,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_23	rtk_api.h	/^    BYPASS_UNDEF_GARP_23,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_24	rtk_api.h	/^    BYPASS_UNDEF_GARP_24,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_25	rtk_api.h	/^    BYPASS_UNDEF_GARP_25,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_26	rtk_api.h	/^    BYPASS_UNDEF_GARP_26,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_27	rtk_api.h	/^    BYPASS_UNDEF_GARP_27,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_28	rtk_api.h	/^    BYPASS_UNDEF_GARP_28,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_29	rtk_api.h	/^    BYPASS_UNDEF_GARP_29,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_2A	rtk_api.h	/^    BYPASS_UNDEF_GARP_2A,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_2B	rtk_api.h	/^    BYPASS_UNDEF_GARP_2B,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_2C	rtk_api.h	/^    BYPASS_UNDEF_GARP_2C,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_2D	rtk_api.h	/^    BYPASS_UNDEF_GARP_2D,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_2E	rtk_api.h	/^    BYPASS_UNDEF_GARP_2E,$/;"	e	enum:rtk_storm_bypass_e
BYPASS_UNDEF_GARP_2F	rtk_api.h	/^    BYPASS_UNDEF_GARP_2F,$/;"	e	enum:rtk_storm_bypass_e
CAREBITS	rtl8370_asicdrv_acl.h	/^    CAREBITS= 0,$/;"	e	enum:ACLTCAMTYPES
CARE_TAG_CTAG	rtk_api.h	/^    CARE_TAG_CTAG = 0,$/;"	e	enum:rtk_filter_care_tag_index_e
CARE_TAG_ICMP	rtk_api.h	/^    CARE_TAG_ICMP,    $/;"	e	enum:rtk_filter_care_tag_index_e
CARE_TAG_IGMP	rtk_api.h	/^    CARE_TAG_IGMP,    $/;"	e	enum:rtk_filter_care_tag_index_e
CARE_TAG_IPV4	rtk_api.h	/^    CARE_TAG_IPV4,$/;"	e	enum:rtk_filter_care_tag_index_e
CARE_TAG_IPV6	rtk_api.h	/^    CARE_TAG_IPV6,$/;"	e	enum:rtk_filter_care_tag_index_e
CARE_TAG_MAX	rtk_api.h	/^    CARE_TAG_MAX,        $/;"	e	enum:rtk_filter_care_tag_index_e
CARE_TAG_PPPOE	rtk_api.h	/^    CARE_TAG_PPPOE,$/;"	e	enum:rtk_filter_care_tag_index_e
CARE_TAG_STAG	rtk_api.h	/^    CARE_TAG_STAG,$/;"	e	enum:rtk_filter_care_tag_index_e
CARE_TAG_TCP	rtk_api.h	/^    CARE_TAG_TCP,$/;"	e	enum:rtk_filter_care_tag_index_e
CARE_TAG_UDP	rtk_api.h	/^    CARE_TAG_UDP,    $/;"	e	enum:rtk_filter_care_tag_index_e
CLK_DURATION	smi.c	63;"	d	file:
CONST_T	rtk_types.h	10;"	d
CONST_T	rtk_types.h	31;"	d
CPUTAG_INSERT_MAX	rtl8370_asicdrv_cputag.h	/^    CPUTAG_INSERT_MAX$/;"	e	enum:CPUTAG_INSERT_MODE
CPUTAG_INSERT_MODE	rtl8370_asicdrv_cputag.h	/^enum CPUTAG_INSERT_MODE$/;"	g
CPUTAG_INSERT_TO_ALL	rtl8370_asicdrv_cputag.h	/^    CPUTAG_INSERT_TO_ALL = 0,$/;"	e	enum:CPUTAG_INSERT_MODE
CPUTAG_INSERT_TO_NO	rtl8370_asicdrv_cputag.h	/^    CPUTAG_INSERT_TO_NO,$/;"	e	enum:CPUTAG_INSERT_MODE
CPUTAG_INSERT_TO_TRAPPING	rtl8370_asicdrv_cputag.h	/^    CPUTAG_INSERT_TO_TRAPPING,$/;"	e	enum:CPUTAG_INSERT_MODE
CPU_INSERT_END	rtk_api.h	/^    CPU_INSERT_END$/;"	e	enum:rtk_cpu_insert_e
CPU_INSERT_TO_ALL	rtk_api.h	/^    CPU_INSERT_TO_ALL = 0,$/;"	e	enum:rtk_cpu_insert_e
CPU_INSERT_TO_NONE	rtk_api.h	/^    CPU_INSERT_TO_NONE,$/;"	e	enum:rtk_cpu_insert_e
CPU_INSERT_TO_TRAPPING	rtk_api.h	/^    CPU_INSERT_TO_TRAPPING,$/;"	e	enum:rtk_cpu_insert_e
CPU_PORT_ID	rtl8370_vb.h	14;"	d
CPU_POS_AFTER_CRC	rtk_api.h	/^    CPU_POS_AFTER_CRC,$/;"	e	enum:rtk_cpu_position_e
CPU_POS_ATTER_DA	rtk_api.h	/^    CPU_POS_ATTER_DA = 0,$/;"	e	enum:rtk_cpu_position_e
CPU_POS_END	rtk_api.h	/^    CPU_POS_END$/;"	e	enum:rtk_cpu_position_e
CTAG	rtl8370_asicdrv_acl.h	/^    CTAG,$/;"	e	enum:ACLFIELDTYPES
DATABITS	rtl8370_asicdrv_acl.h	/^    DATABITS$/;"	e	enum:ACLTCAMTYPES
DELAY	smi.c	62;"	d	file:
DELAY_800MS_FOR_CHIP_STATABLE	rtk_api.c	57;"	d	file:
DIRECTION_END	rtk_api.h	/^    DIRECTION_END$/;"	e	enum:rtk_dot1x_direction_e
DISABLE	rtk_api.h	27;"	d
DISABLED	rtk_api.h	/^    DISABLED = 0,$/;"	e	enum:rtk_enable_e
DMAC0	rtl8370_asicdrv_acl.h	/^    DMAC0 = 0,$/;"	e	enum:ACLFIELDTYPES
DMAC1	rtl8370_asicdrv_acl.h	/^    DMAC1,$/;"	e	enum:ACLFIELDTYPES
DMAC2	rtl8370_asicdrv_acl.h	/^    DMAC2,$/;"	e	enum:ACLFIELDTYPES
DOT1D_TP_LEARNED_ENTRY_DISCARDS_INDEX	rtk_api.h	/^    DOT1D_TP_LEARNED_ENTRY_DISCARDS_INDEX = 36,$/;"	e	enum:rtk_stat_global_type_e
DOT1X_ACTION_DROP	rtk_api.h	/^    DOT1X_ACTION_DROP = 0,$/;"	e	enum:rtk_dot1x_unauth_action_e
DOT1X_ACTION_END	rtk_api.h	/^    DOT1X_ACTION_END$/;"	e	enum:rtk_dot1x_unauth_action_e
DOT1X_ACTION_GUESTVLAN	rtk_api.h	/^    DOT1X_ACTION_GUESTVLAN,$/;"	e	enum:rtk_dot1x_unauth_action_e
DOT1X_ACTION_TRAP2CPU	rtk_api.h	/^    DOT1X_ACTION_TRAP2CPU,$/;"	e	enum:rtk_dot1x_unauth_action_e
DOT1X_UNAUTH_BEHAV	rtl8370_asicdrv_dot1x.h	/^enum DOT1X_UNAUTH_BEHAV$/;"	g
DOT1X_UNAUTH_DROP	rtl8370_asicdrv_dot1x.h	/^    DOT1X_UNAUTH_DROP = 0,$/;"	e	enum:DOT1X_UNAUTH_BEHAV
DOT1X_UNAUTH_GVLAN	rtl8370_asicdrv_dot1x.h	/^    DOT1X_UNAUTH_GVLAN,$/;"	e	enum:DOT1X_UNAUTH_BEHAV
DOT1X_UNAUTH_MAX	rtl8370_asicdrv_dot1x.h	/^    DOT1X_UNAUTH_MAX$/;"	e	enum:DOT1X_UNAUTH_BEHAV
DOT1X_UNAUTH_TRAP	rtl8370_asicdrv_dot1x.h	/^    DOT1X_UNAUTH_TRAP,$/;"	e	enum:DOT1X_UNAUTH_BEHAV
DRV_DESCRIPTION	rtl8370_main.c	53;"	d	file:
DRV_NAME	rtl8370_main.c	52;"	d	file:
DUPLEXMODE	rtl8370_asicdrv_port.h	/^enum DUPLEXMODE$/;"	g
Dot1dBasePortDelayExceededDiscards	rtl8370_asicdrv_mib.h	/^	Dot1dBasePortDelayExceededDiscards,$/;"	e	enum:RTL8370_MIBCOUNTER
Dot1dTpLearnEntryDiscard	rtl8370_asicdrv_mib.h	/^    Dot1dTpLearnEntryDiscard,$/;"	e	enum:RTL8370_MIBCOUNTER
Dot1dTpPortInDiscards	rtl8370_asicdrv_mib.h	/^	Dot1dTpPortInDiscards,$/;"	e	enum:RTL8370_MIBCOUNTER
Dot3ControlInUnknownOpcodes	rtl8370_asicdrv_mib.h	/^	Dot3ControlInUnknownOpcodes,		$/;"	e	enum:RTL8370_MIBCOUNTER
Dot3InPauseFrames	rtl8370_asicdrv_mib.h	/^	Dot3InPauseFrames,$/;"	e	enum:RTL8370_MIBCOUNTER
Dot3OutPauseFrames	rtl8370_asicdrv_mib.h	/^	Dot3OutPauseFrames,$/;"	e	enum:RTL8370_MIBCOUNTER
Dot3StatMultipleCollisionFrames	rtl8370_asicdrv_mib.h	/^	Dot3StatMultipleCollisionFrames,$/;"	e	enum:RTL8370_MIBCOUNTER
Dot3StatsExcessiveCollisions	rtl8370_asicdrv_mib.h	/^	Dot3StatsExcessiveCollisions,$/;"	e	enum:RTL8370_MIBCOUNTER
Dot3StatsFCSErrors	rtl8370_asicdrv_mib.h	/^	Dot3StatsFCSErrors,$/;"	e	enum:RTL8370_MIBCOUNTER
Dot3StatsLateCollisions	rtl8370_asicdrv_mib.h	/^	Dot3StatsLateCollisions,$/;"	e	enum:RTL8370_MIBCOUNTER
Dot3StatsSingleCollisionFrames	rtl8370_asicdrv_mib.h	/^	Dot3StatsSingleCollisionFrames,$/;"	e	enum:RTL8370_MIBCOUNTER
Dot3StatsSymbolErrors	rtl8370_asicdrv_mib.h	/^	Dot3StatsSymbolErrors,$/;"	e	enum:RTL8370_MIBCOUNTER
Dot3sDeferredTransmissions	rtl8370_asicdrv_mib.h	/^	Dot3sDeferredTransmissions,$/;"	e	enum:RTL8370_MIBCOUNTER
EG_TAG_MODE_KEEP	rtl8370_asicdrv_vlan.h	/^    EG_TAG_MODE_KEEP,$/;"	e	enum:__anon21
EG_TAG_MODE_MAX_BOUND	rtl8370_asicdrv_vlan.h	/^    EG_TAG_MODE_MAX_BOUND$/;"	e	enum:__anon21
EG_TAG_MODE_ORI	rtl8370_asicdrv_vlan.h	/^    EG_TAG_MODE_ORI = 0,$/;"	e	enum:__anon21
EG_TAG_MODE_PRI_TAG	rtl8370_asicdrv_vlan.h	/^    EG_TAG_MODE_PRI_TAG,$/;"	e	enum:__anon21
EG_TAG_MODE_REAL_KEEP	rtl8370_asicdrv_vlan.h	/^    EG_TAG_MODE_REAL_KEEP,    $/;"	e	enum:__anon21
ENABLE	rtk_api.h	26;"	d
ENABLED	rtk_api.h	/^    ENABLED,$/;"	e	enum:rtk_enable_e
ETHERTYPE	rtl8370_asicdrv_acl.h	/^    ETHERTYPE,$/;"	e	enum:ACLFIELDTYPES
ETHER_ADDR_LEN	rtk_types.h	39;"	d
EXTMODE	rtl8370_asicdrv_port.h	/^enum EXTMODE$/;"	g
EXT_DISABLE	rtl8370_asicdrv_port.h	/^    EXT_DISABLE = 0,$/;"	e	enum:EXTMODE
EXT_GMII	rtl8370_asicdrv_port.h	/^    EXT_GMII,$/;"	e	enum:EXTMODE
EXT_MII_MAC	rtl8370_asicdrv_port.h	/^    EXT_MII_MAC,$/;"	e	enum:EXTMODE
EXT_MII_PHY	rtl8370_asicdrv_port.h	/^    EXT_MII_PHY, $/;"	e	enum:EXTMODE
EXT_RGMII	rtl8370_asicdrv_port.h	/^    EXT_RGMII,$/;"	e	enum:EXTMODE
EXT_RGMII_33V	rtl8370_asicdrv_port.h	/^    EXT_RGMII_33V$/;"	e	enum:EXTMODE
EXT_TMII_MAC	rtl8370_asicdrv_port.h	/^    EXT_TMII_MAC,$/;"	e	enum:EXTMODE
EXT_TMII_PHY	rtl8370_asicdrv_port.h	/^    EXT_TMII_PHY, $/;"	e	enum:EXTMODE
EtherOversizeStats	rtl8370_asicdrv_mib.h	/^	EtherOversizeStats,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsBroadcastPkts	rtl8370_asicdrv_mib.h	/^	EtherStatsBroadcastPkts,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsCollisions	rtl8370_asicdrv_mib.h	/^	EtherStatsCollisions,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsDropEvents	rtl8370_asicdrv_mib.h	/^	EtherStatsDropEvents,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsFragments	rtl8370_asicdrv_mib.h	/^	EtherStatsFragments,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsJabbers	rtl8370_asicdrv_mib.h	/^	EtherStatsJabbers,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsMulticastPkts	rtl8370_asicdrv_mib.h	/^	EtherStatsMulticastPkts,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsOctets	rtl8370_asicdrv_mib.h	/^	EtherStatsOctets,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsPkts1024to1518Octets	rtl8370_asicdrv_mib.h	/^	EtherStatsPkts1024to1518Octets,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsPkts128to255Octets	rtl8370_asicdrv_mib.h	/^	EtherStatsPkts128to255Octets,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsPkts256to511Octets	rtl8370_asicdrv_mib.h	/^	EtherStatsPkts256to511Octets,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsPkts512to1023Octets	rtl8370_asicdrv_mib.h	/^	EtherStatsPkts512to1023Octets,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsPkts64Octets	rtl8370_asicdrv_mib.h	/^	EtherStatsPkts64Octets,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsPkts65to127Octets	rtl8370_asicdrv_mib.h	/^	EtherStatsPkts65to127Octets,$/;"	e	enum:RTL8370_MIBCOUNTER
EtherStatsUnderSizePkts	rtl8370_asicdrv_mib.h	/^	EtherStatsUnderSizePkts,$/;"	e	enum:RTL8370_MIBCOUNTER
FAILED	rtk_types.h	107;"	d
FALSE	rtk_types.h	99;"	d
FC	rtk_api.h	/^    uint32    FC;               \/*PHY register 4.10 setting for flow control capability*\/$/;"	m	struct:rtk_port_phy_ability_s
FC_EGRESS	rtl8370_asicdrv_fc.h	/^    FC_EGRESS = 0,$/;"	e	enum:FLOW_CONTROL_TYPE
FC_INGRESS	rtl8370_asicdrv_fc.h	/^    FC_INGRESS, $/;"	e	enum:FLOW_CONTROL_TYPE
FDBSMITABLE	rtl8370_asicdrv_lut.h	/^typedef union FDBSMITABLE{$/;"	u
FILTER_ACL_ACTCTRL_INIT	rtk_api.c	13656;"	d	file:
FILTER_ENACT_ADD_DSTPORT	rtk_api.h	/^    FILTER_ENACT_ADD_DSTPORT,    $/;"	e	enum:rtk_filter_act_enable_e
FILTER_ENACT_COPY_CPU	rtk_api.h	/^    FILTER_ENACT_COPY_CPU,$/;"	e	enum:rtk_filter_act_enable_e
FILTER_ENACT_DROP	rtk_api.h	/^    FILTER_ENACT_DROP,    $/;"	e	enum:rtk_filter_act_enable_e
FILTER_ENACT_EGRESS_SVLAN_INDEX	rtk_api.h	/^    FILTER_ENACT_EGRESS_SVLAN_INDEX,$/;"	e	enum:rtk_filter_act_enable_e
FILTER_ENACT_EGRESS_SVLAN_VID	rtk_api.h	/^    FILTER_ENACT_EGRESS_SVLAN_VID,$/;"	e	enum:rtk_filter_act_enable_e
FILTER_ENACT_INGRESS_CVLAN_INDEX	rtk_api.h	/^    FILTER_ENACT_INGRESS_CVLAN_INDEX = 0,$/;"	e	enum:rtk_filter_act_enable_e
FILTER_ENACT_INGRESS_CVLAN_VID	rtk_api.h	/^    FILTER_ENACT_INGRESS_CVLAN_VID,$/;"	e	enum:rtk_filter_act_enable_e
FILTER_ENACT_MAX	rtk_api.h	/^    FILTER_ENACT_MAX,$/;"	e	enum:rtk_filter_act_enable_e
FILTER_ENACT_MIRROR	rtk_api.h	/^    FILTER_ENACT_MIRROR,    $/;"	e	enum:rtk_filter_act_enable_e
FILTER_ENACT_POLICING_0	rtk_api.h	/^    FILTER_ENACT_POLICING_0,   $/;"	e	enum:rtk_filter_act_enable_e
FILTER_ENACT_PRIORITY	rtk_api.h	/^    FILTER_ENACT_PRIORITY,$/;"	e	enum:rtk_filter_act_enable_e
FILTER_ENACT_REDIRECT	rtk_api.h	/^    FILTER_ENACT_REDIRECT,$/;"	e	enum:rtk_filter_act_enable_e
FILTER_ENACT_TRAP_CPU	rtk_api.h	/^    FILTER_ENACT_TRAP_CPU,$/;"	e	enum:rtk_filter_act_enable_e
FILTER_FIELD_CTAG	rtk_api.h	/^    FILTER_FIELD_CTAG,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_DATA_MASK	rtk_api.h	/^    FILTER_FIELD_DATA_MASK = 0,$/;"	e	enum:rtk_filter_field_data_type_e
FILTER_FIELD_DATA_MAX	rtk_api.h	/^    FILTER_FIELD_DATA_MAX ,$/;"	e	enum:rtk_filter_field_data_type_e
FILTER_FIELD_DATA_RANGE	rtk_api.h	/^    FILTER_FIELD_DATA_RANGE,        $/;"	e	enum:rtk_filter_field_data_type_e
FILTER_FIELD_DMAC	rtk_api.h	/^    FILTER_FIELD_DMAC = 0,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_ETHERTYPE	rtk_api.h	/^    FILTER_FIELD_ETHERTYPE,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_ICMP_CODE	rtk_api.h	/^    FILTER_FIELD_ICMP_CODE,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_ICMP_TYPE	rtk_api.h	/^    FILTER_FIELD_ICMP_TYPE,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_IGMP_TYPE	rtk_api.h	/^    FILTER_FIELD_IGMP_TYPE,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_IPV4_DIP	rtk_api.h	/^    FILTER_FIELD_IPV4_DIP,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_IPV4_FLAG	rtk_api.h	/^    FILTER_FIELD_IPV4_FLAG,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_IPV4_OFFSET	rtk_api.h	/^    FILTER_FIELD_IPV4_OFFSET,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_IPV4_PROTOCOL	rtk_api.h	/^    FILTER_FIELD_IPV4_PROTOCOL,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_IPV4_SIP	rtk_api.h	/^    FILTER_FIELD_IPV4_SIP,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_IPV4_TOS	rtk_api.h	/^    FILTER_FIELD_IPV4_TOS,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_IPV6_DIPV6	rtk_api.h	/^    FILTER_FIELD_IPV6_DIPV6,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_IPV6_NEXT_HEADER	rtk_api.h	/^    FILTER_FIELD_IPV6_NEXT_HEADER,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_IPV6_SIPV6	rtk_api.h	/^    FILTER_FIELD_IPV6_SIPV6,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_IPV6_TRAFFIC_CLASS	rtk_api.h	/^    FILTER_FIELD_IPV6_TRAFFIC_CLASS,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_MAX	rtk_api.h	/^    FILTER_FIELD_MAX,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_RAW_CTAG	rtk_api.h	/^    FILTER_FIELD_RAW_CTAG,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_DMAC_15_0	rtk_api.h	/^    FILTER_FIELD_RAW_DMAC_15_0,    $/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_DMAC_31_16	rtk_api.h	/^    FILTER_FIELD_RAW_DMAC_31_16,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_DMAC_47_32	rtk_api.h	/^    FILTER_FIELD_RAW_DMAC_47_32 = 0,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_ETHERTYPE	rtk_api.h	/^    FILTER_FIELD_RAW_ETHERTYPE,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_ICMP_CODE_TYPE	rtk_api.h	/^    FILTER_FIELD_RAW_ICMP_CODE_TYPE,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IGMP_TYPE	rtk_api.h	/^    FILTER_FIELD_RAW_IGMP_TYPE,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV4_DIP_15_0	rtk_api.h	/^    FILTER_FIELD_RAW_IPV4_DIP_15_0,    $/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV4_DIP_31_16	rtk_api.h	/^    FILTER_FIELD_RAW_IPV4_DIP_31_16,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV4_FLAG_OFFSET	rtk_api.h	/^    FILTER_FIELD_RAW_IPV4_FLAG_OFFSET,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV4_SIP_15_0	rtk_api.h	/^    FILTER_FIELD_RAW_IPV4_SIP_15_0,    $/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV4_SIP_31_16	rtk_api.h	/^    FILTER_FIELD_RAW_IPV4_SIP_31_16,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV4_TOS_PROTOCOL	rtk_api.h	/^    FILTER_FIELD_RAW_IPV4_TOS_PROTOCOL,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_DIP_111_96	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_DIP_111_96,     $/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_DIP_127_112	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_DIP_127_112,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_DIP_15_0	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_DIP_15_0,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_DIP_31_16	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_DIP_31_16,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_DIP_47_32	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_DIP_47_32,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_DIP_63_48	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_DIP_63_48,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_DIP_79_64	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_DIP_79_64,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_DIP_95_80	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_DIP_95_80,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_SIP_111_96	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_SIP_111_96,     $/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_SIP_127_112	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_SIP_127_112,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_SIP_15_0	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_SIP_15_0,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_SIP_31_16	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_SIP_31_16,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_SIP_47_32	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_SIP_47_32,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_SIP_63_48	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_SIP_63_48,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_SIP_79_64	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_SIP_79_64,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_SIP_95_80	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_SIP_95_80,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_IPV6_TRAFFIC_CLASS_NEXT_HEADER	rtk_api.h	/^    FILTER_FIELD_RAW_IPV6_TRAFFIC_CLASS_NEXT_HEADER,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_MAX	rtk_api.h	/^    FILTER_FIELD_RAW_MAX,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_SMAC_15_0	rtk_api.h	/^    FILTER_FIELD_RAW_SMAC_15_0,    $/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_SMAC_31_16	rtk_api.h	/^    FILTER_FIELD_RAW_SMAC_31_16,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_SMAC_47_32	rtk_api.h	/^    FILTER_FIELD_RAW_SMAC_47_32,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_STAG	rtk_api.h	/^    FILTER_FIELD_RAW_STAG, $/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_TCP_DPORT	rtk_api.h	/^    FILTER_FIELD_RAW_TCP_DPORT,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_TCP_FLAG	rtk_api.h	/^    FILTER_FIELD_RAW_TCP_FLAG,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_TCP_SPORT	rtk_api.h	/^    FILTER_FIELD_RAW_TCP_SPORT,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_UDP_DPORT	rtk_api.h	/^    FILTER_FIELD_RAW_UDP_DPORT,    $/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_RAW_UDP_SPORT	rtk_api.h	/^    FILTER_FIELD_RAW_UDP_SPORT,$/;"	e	enum:rtk_filter_field_type_raw_e
FILTER_FIELD_SMAC	rtk_api.h	/^    FILTER_FIELD_SMAC,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_STAG	rtk_api.h	/^    FILTER_FIELD_STAG, $/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_TCP_DPORT	rtk_api.h	/^    FILTER_FIELD_TCP_DPORT,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_TCP_FLAG	rtk_api.h	/^    FILTER_FIELD_TCP_FLAG,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_TCP_SPORT	rtk_api.h	/^    FILTER_FIELD_TCP_SPORT,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_UDP_DPORT	rtk_api.h	/^    FILTER_FIELD_UDP_DPORT,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FIELD_UDP_SPORT	rtk_api.h	/^    FILTER_FIELD_UDP_SPORT,$/;"	e	enum:rtk_filter_field_type_e
FILTER_FLAG_CARE_0	rtk_api.h	/^    FILTER_FLAG_CARE_0,$/;"	e	enum:rtk_filter_flag_care_type_e
FILTER_FLAG_CARE_1	rtk_api.h	/^    FILTER_FLAG_CARE_1,$/;"	e	enum:rtk_filter_flag_care_type_e
FILTER_FLAG_CARE_DONT_CARE	rtk_api.h	/^    FILTER_FLAG_CARE_DONT_CARE = 0,$/;"	e	enum:rtk_filter_flag_care_type_e
FILTER_FLAG_END	rtk_api.h	/^    FILTER_FLAG_END$/;"	e	enum:rtk_filter_flag_care_type_e
FILTER_INVERT_DISABLE	rtk_api.h	/^    FILTER_INVERT_DISABLE = 0,$/;"	e	enum:rtk_filter_invert_e
FILTER_INVERT_ENABLE	rtk_api.h	/^    FILTER_INVERT_ENABLE,$/;"	e	enum:rtk_filter_invert_e
FILTER_INVERT_END	rtk_api.h	/^    FILTER_INVERT_END,$/;"	e	enum:rtk_filter_invert_e
FILTER_LOGGING_MAX	rtk_api.h	83;"	d
FILTER_PATTERN_MAX	rtk_api.h	84;"	d
FILTER_POLICING_MAX	rtk_api.h	82;"	d
FILTER_UNMATCH_DROP	rtk_api.h	/^    FILTER_UNMATCH_DROP = 0,$/;"	e	enum:rtk_filter_unmatch_action_e
FILTER_UNMATCH_END	rtk_api.h	/^    FILTER_UNMATCH_END,$/;"	e	enum:rtk_filter_unmatch_action_e
FILTER_UNMATCH_PERMIT	rtk_api.h	/^    FILTER_UNMATCH_PERMIT,$/;"	e	enum:rtk_filter_unmatch_action_e
FLOOD_BC	rtk_api.h	/^    FLOOD_BC,$/;"	e	enum:rtk_l2_flood_type_e
FLOOD_END	rtk_api.h	/^    FLOOD_END$/;"	e	enum:rtk_l2_flood_type_e
FLOOD_UNKNOWNDA	rtk_api.h	/^    FLOOD_UNKNOWNDA = 0,$/;"	e	enum:rtk_l2_flood_type_e
FLOOD_UNKNOWNMC	rtk_api.h	/^    FLOOD_UNKNOWNMC,$/;"	e	enum:rtk_l2_flood_type_e
FLOW_CONTROL_TYPE	rtl8370_asicdrv_fc.h	/^enum FLOW_CONTROL_TYPE$/;"	g
FLUSH_TYPE_BY_PORT	rtk_api.h	/^    FLUSH_TYPE_BY_PORT = 0,       \/* physical port       *\/$/;"	e	enum:rtk_l2_flushType_e
FLUSH_TYPE_END	rtk_api.h	/^    FLUSH_TYPE_END$/;"	e	enum:rtk_l2_flushType_e
FRAME_TYPE_BOTH	rtl8370_asicdrv_vlan.h	/^    FRAME_TYPE_BOTH = 0,$/;"	e	enum:__anon20
FRAME_TYPE_END	rtk_api.h	/^    FRAME_TYPE_END$/;"	e	enum:rtk_vlan_protoVlan_frameType_e
FRAME_TYPE_ETHERNET	rtk_api.h	/^    FRAME_TYPE_ETHERNET = 0,$/;"	e	enum:rtk_vlan_protoVlan_frameType_e
FRAME_TYPE_LLCOTHER	rtk_api.h	/^    FRAME_TYPE_LLCOTHER,$/;"	e	enum:rtk_vlan_protoVlan_frameType_e
FRAME_TYPE_MAX_BOUND	rtl8370_asicdrv_vlan.h	/^    FRAME_TYPE_MAX_BOUND$/;"	e	enum:__anon20
FRAME_TYPE_RFC1042	rtk_api.h	/^    FRAME_TYPE_RFC1042,$/;"	e	enum:rtk_vlan_protoVlan_frameType_e
FRAME_TYPE_TAGGED_ONLY	rtl8370_asicdrv_vlan.h	/^    FRAME_TYPE_TAGGED_ONLY,$/;"	e	enum:__anon20
FRAME_TYPE_UNTAGGED_ONLY	rtl8370_asicdrv_vlan.h	/^    FRAME_TYPE_UNTAGGED_ONLY,$/;"	e	enum:__anon20
FULL_DUPLEX	rtl8370_asicdrv_port.h	/^	FULL_DUPLEX$/;"	e	enum:DUPLEXMODE
Full_10	rtk_api.h	/^    uint32    Full_10;          \/*PHY register 4.6 setting for 10BASE-TX full duplex capable*\/$/;"	m	struct:rtk_port_phy_ability_s
Full_100	rtk_api.h	/^    uint32    Full_100;         \/*PHY register 4.8 setting for 100BASE-TX full duplex capable*\/$/;"	m	struct:rtk_port_phy_ability_s
Full_1000	rtk_api.h	/^    uint32    Full_1000;        \/*PHY register 9.9 setting for 1000BASE-T full duplex capable*\/$/;"	m	struct:rtk_port_phy_ability_s
HALF_DUPLEX	rtl8370_asicdrv_port.h	/^	HALF_DUPLEX = 0,$/;"	e	enum:DUPLEXMODE
HASH_END	rtk_api.h	/^    HASH_END$/;"	e	enum:rtk_l2_hash_method_e
HASH_OPT1	rtk_api.h	/^    HASH_OPT1,$/;"	e	enum:rtk_l2_hash_method_e
HSAH_OPT0	rtk_api.h	/^    HSAH_OPT0 = 0,$/;"	e	enum:rtk_l2_hash_method_e
Half_10	rtk_api.h	/^    uint32    Half_10;          \/*PHY register 4.5 setting for 10BASE-TX half duplex capable*\/$/;"	m	struct:rtk_port_phy_ability_s
Half_100	rtk_api.h	/^    uint32    Half_100;         \/*PHY register 4.7 setting for 100BASE-TX half duplex capable*\/$/;"	m	struct:rtk_port_phy_ability_s
ICMPCODETYPE	rtl8370_asicdrv_acl.h	/^    ICMPCODETYPE,$/;"	e	enum:ACLFIELDTYPES
IGMPTYPE	rtl8370_asicdrv_acl.h	/^    IGMPTYPE,$/;"	e	enum:ACLFIELDTYPES
IGMP_ACTION_DROP	rtk_api.h	/^    IGMP_ACTION_DROP,$/;"	e	enum:rtk_trap_igmp_action_e
IGMP_ACTION_END	rtk_api.h	/^    IGMP_ACTION_END$/;"	e	enum:rtk_trap_igmp_action_e
IGMP_ACTION_FORWARD	rtk_api.h	/^    IGMP_ACTION_FORWARD = 0,$/;"	e	enum:rtk_trap_igmp_action_e
IGMP_ACTION_FORWARD_EXCLUDE_CPU	rtk_api.h	/^    IGMP_ACTION_FORWARD_EXCLUDE_CPU,$/;"	e	enum:rtk_trap_igmp_action_e
IGMP_ACTION_TRAP2CPU	rtk_api.h	/^    IGMP_ACTION_TRAP2CPU,$/;"	e	enum:rtk_trap_igmp_action_e
IGMP_DROP	rtl8370_asicdrv_igmp.h	/^    IGMP_DROP,$/;"	e	enum:RTL8370_IGMP
IGMP_FORWARD	rtl8370_asicdrv_igmp.h	/^    IGMP_FORWARD = 0,$/;"	e	enum:RTL8370_IGMP
IGMP_FORWARD_EXCLUDE_CPU	rtl8370_asicdrv_igmp.h	/^    IGMP_FORWARD_EXCLUDE_CPU,$/;"	e	enum:RTL8370_IGMP
IGMP_IPV4	rtk_api.h	/^    IGMP_IPV4 = 0,$/;"	e	enum:rtk_igmp_type_e
IGMP_MLD	rtk_api.h	/^    IGMP_MLD,$/;"	e	enum:rtk_igmp_type_e
IGMP_PPPOE_IPV4	rtk_api.h	/^    IGMP_PPPOE_IPV4,$/;"	e	enum:rtk_igmp_type_e
IGMP_PPPOE_MLD	rtk_api.h	/^    IGMP_PPPOE_MLD,$/;"	e	enum:rtk_igmp_type_e
IGMP_TRAP_TO_CPU	rtl8370_asicdrv_igmp.h	/^    IGMP_TRAP_TO_CPU,$/;"	e	enum:RTL8370_IGMP
IGMP_TYPE_END	rtk_api.h	/^    IGMP_TYPE_END$/;"	e	enum:rtk_igmp_type_e
IMRS_8051	rtl8370_asicdrv_interrupt.h	/^    IMRS_8051,$/;"	e	enum:RTL8370_INTR_IMRS
IMRS_GREEN_FEATURE	rtl8370_asicdrv_interrupt.h	/^    IMRS_GREEN_FEATURE,$/;"	e	enum:RTL8370_INTR_IMRS
IMRS_L2_LEARN	rtl8370_asicdrv_interrupt.h	/^    IMRS_L2_LEARN,$/;"	e	enum:RTL8370_INTR_IMRS
IMRS_LINK_CHANGE	rtl8370_asicdrv_interrupt.h	/^    IMRS_LINK_CHANGE,$/;"	e	enum:RTL8370_INTR_IMRS
IMRS_LOOP_DETECTION	rtl8370_asicdrv_interrupt.h	/^    IMRS_LOOP_DETECTION,$/;"	e	enum:RTL8370_INTR_IMRS
IMRS_MAX	rtl8370_asicdrv_interrupt.h	/^    IMRS_MAX,    $/;"	e	enum:RTL8370_INTR_IMRS
IMRS_METER_EXCEED	rtl8370_asicdrv_interrupt.h	/^    IMRS_METER_EXCEED,$/;"	e	enum:RTL8370_INTR_IMRS
IMRS_RESERVED	rtl8370_asicdrv_interrupt.h	/^    IMRS_RESERVED,$/;"	e	enum:RTL8370_INTR_IMRS
IMRS_SPECIAL_CONGESTION	rtl8370_asicdrv_interrupt.h	/^    IMRS_SPECIAL_CONGESTION,$/;"	e	enum:RTL8370_INTR_IMRS
IMRS_SPEED_CHANGE	rtl8370_asicdrv_interrupt.h	/^    IMRS_SPEED_CHANGE,$/;"	e	enum:RTL8370_INTR_IMRS
IN	rtk_api.h	/^    IN,$/;"	e	enum:rtk_dot1x_direction_e
INIT	rtl8370_main.c	63;"	d	file:
INTRST_L2_LEARN	rtl8370_asicdrv_interrupt.h	/^	INTRST_L2_LEARN = 0,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_MAX	rtl8370_asicdrv_interrupt.h	/^	INTRST_MAX,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER0_15	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER0_15,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER112_127	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER112_127,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER128_143	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER128_143,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER144_159	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER144_159,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER160_175	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER160_175,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER16_31	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER16_31,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER176_191	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER176_191,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER192_207	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER192_207,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER208_223	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER208_223,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER224_239	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER224_239,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER240_255	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER240_255,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER32_47	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER32_47,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER48_63	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER48_63,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER64_79	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER64_79,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER80_95	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER80_95,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_METER96_111	rtl8370_asicdrv_interrupt.h	/^	INTRST_METER96_111,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_PORT_LINKDOWN	rtl8370_asicdrv_interrupt.h	/^	INTRST_PORT_LINKDOWN,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_PORT_LINKUP	rtl8370_asicdrv_interrupt.h	/^	INTRST_PORT_LINKUP,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_SPECIAL_CONGESTION	rtl8370_asicdrv_interrupt.h	/^	INTRST_SPECIAL_CONGESTION,$/;"	e	enum:RTL8370_INTR_INDICATOR
INTRST_SPEED_CHANGE	rtl8370_asicdrv_interrupt.h	/^	INTRST_SPEED_CHANGE,$/;"	e	enum:RTL8370_INTR_INDICATOR
INT_POLAR_END	rtk_api.h	/^    INT_POLAR_END$/;"	e	enum:rtk_int_polarity_e
INT_POLAR_HIGH	rtk_api.h	/^    INT_POLAR_HIGH = 0,$/;"	e	enum:rtk_int_polarity_e
INT_POLAR_LOW	rtk_api.h	/^    INT_POLAR_LOW,$/;"	e	enum:rtk_int_polarity_e
INT_TYPE_8051	rtk_api.h	/^    INT_TYPE_8051,$/;"	e	enum:rtk_int_type_e
INT_TYPE_CONGEST	rtk_api.h	/^    INT_TYPE_CONGEST,$/;"	e	enum:rtk_int_type_e
INT_TYPE_END	rtk_api.h	/^    INT_TYPE_END$/;"	e	enum:rtk_int_type_e
INT_TYPE_GREEN_FEATURE	rtk_api.h	/^    INT_TYPE_GREEN_FEATURE,$/;"	e	enum:rtk_int_type_e
INT_TYPE_LEARN_LIMIT	rtk_api.h	/^    INT_TYPE_LEARN_LIMIT,    $/;"	e	enum:rtk_int_type_e
INT_TYPE_LINK_SPEED	rtk_api.h	/^    INT_TYPE_LINK_SPEED,$/;"	e	enum:rtk_int_type_e
INT_TYPE_LINK_STATUS	rtk_api.h	/^    INT_TYPE_LINK_STATUS = 0,$/;"	e	enum:rtk_int_type_e
INT_TYPE_LOOP_DETECT	rtk_api.h	/^    INT_TYPE_LOOP_DETECT,$/;"	e	enum:rtk_int_type_e
INT_TYPE_METER_EXCEED	rtk_api.h	/^    INT_TYPE_METER_EXCEED,$/;"	e	enum:rtk_int_type_e
IP4DIP0	rtl8370_asicdrv_acl.h	/^    IP4DIP0,$/;"	e	enum:ACLFIELDTYPES
IP4DIP1	rtl8370_asicdrv_acl.h	/^    IP4DIP1,$/;"	e	enum:ACLFIELDTYPES
IP4FLAGOFF	rtl8370_asicdrv_acl.h	/^    IP4FLAGOFF,$/;"	e	enum:ACLFIELDTYPES
IP4SIP0	rtl8370_asicdrv_acl.h	/^    IP4SIP0,$/;"	e	enum:ACLFIELDTYPES
IP4SIP1	rtl8370_asicdrv_acl.h	/^    IP4SIP1,$/;"	e	enum:ACLFIELDTYPES
IP4TOSPROTO	rtl8370_asicdrv_acl.h	/^    IP4TOSPROTO,$/;"	e	enum:ACLFIELDTYPES
IP6DIP0	rtl8370_asicdrv_acl.h	/^    IP6DIP0,$/;"	e	enum:ACLFIELDTYPES
IP6DIP1	rtl8370_asicdrv_acl.h	/^    IP6DIP1,$/;"	e	enum:ACLFIELDTYPES
IP6DIP2	rtl8370_asicdrv_acl.h	/^    IP6DIP2,$/;"	e	enum:ACLFIELDTYPES
IP6DIP3	rtl8370_asicdrv_acl.h	/^    IP6DIP3,$/;"	e	enum:ACLFIELDTYPES
IP6DIP4	rtl8370_asicdrv_acl.h	/^    IP6DIP4,$/;"	e	enum:ACLFIELDTYPES
IP6DIP5	rtl8370_asicdrv_acl.h	/^    IP6DIP5,$/;"	e	enum:ACLFIELDTYPES
IP6DIP6	rtl8370_asicdrv_acl.h	/^    IP6DIP6,$/;"	e	enum:ACLFIELDTYPES
IP6DIP7	rtl8370_asicdrv_acl.h	/^    IP6DIP7,$/;"	e	enum:ACLFIELDTYPES
IP6SIP0	rtl8370_asicdrv_acl.h	/^    IP6SIP0,$/;"	e	enum:ACLFIELDTYPES
IP6SIP1	rtl8370_asicdrv_acl.h	/^    IP6SIP1,$/;"	e	enum:ACLFIELDTYPES
IP6SIP2	rtl8370_asicdrv_acl.h	/^    IP6SIP2,$/;"	e	enum:ACLFIELDTYPES
IP6SIP3	rtl8370_asicdrv_acl.h	/^    IP6SIP3,$/;"	e	enum:ACLFIELDTYPES
IP6SIP4	rtl8370_asicdrv_acl.h	/^    IP6SIP4,$/;"	e	enum:ACLFIELDTYPES
IP6SIP5	rtl8370_asicdrv_acl.h	/^    IP6SIP5,$/;"	e	enum:ACLFIELDTYPES
IP6SIP6	rtl8370_asicdrv_acl.h	/^    IP6SIP6,$/;"	e	enum:ACLFIELDTYPES
IP6SIP7	rtl8370_asicdrv_acl.h	/^    IP6SIP7,$/;"	e	enum:ACLFIELDTYPES
IPV4_ADDR_LEN	rtk_api.h	163;"	d
IPV4_IGMP	rtl8370_asicdrv_igmp.h	/^    IPV4_IGMP = 0,$/;"	e	enum:RTL8370_IGMP_TYPE
IPV6_ADDR_LEN	rtk_api.h	162;"	d
IPV6_MLD	rtl8370_asicdrv_igmp.h	/^    IPV6_MLD,$/;"	e	enum:RTL8370_IGMP_TYPE
IfInOctets	rtl8370_asicdrv_mib.h	/^	IfInOctets = 0,$/;"	e	enum:RTL8370_MIBCOUNTER
IfInUcastPkts	rtl8370_asicdrv_mib.h	/^	IfInUcastPkts,$/;"	e	enum:RTL8370_MIBCOUNTER
IfOutBroadcastPkts	rtl8370_asicdrv_mib.h	/^	IfOutBroadcastPkts,$/;"	e	enum:RTL8370_MIBCOUNTER
IfOutMulticastPkts	rtl8370_asicdrv_mib.h	/^	IfOutMulticastPkts,$/;"	e	enum:RTL8370_MIBCOUNTER
IfOutOctets	rtl8370_asicdrv_mib.h	/^	IfOutOctets,$/;"	e	enum:RTL8370_MIBCOUNTER
IfOutUcastPkts	rtl8370_asicdrv_mib.h	/^	IfOutUcastPkts,$/;"	e	enum:RTL8370_MIBCOUNTER
InOampduPkts	rtl8370_asicdrv_mib.h	/^	InOampduPkts,$/;"	e	enum:RTL8370_MIBCOUNTER
L2_BEHAV_DROP	rtl8370_asicdrv_unknownMulticast.h	/^    L2_BEHAV_DROP,$/;"	e	enum:L2_SECURITY_BEHAVE
L2_BEHAV_FLOODING	rtl8370_asicdrv_unknownMulticast.h	/^    L2_BEHAV_FLOODING = 0,$/;"	e	enum:L2_SECURITY_BEHAVE
L2_BEHAV_MAX	rtl8370_asicdrv_unknownMulticast.h	/^    L2_BEHAV_MAX$/;"	e	enum:L2_SECURITY_BEHAVE
L2_BEHAV_TRAP	rtl8370_asicdrv_unknownMulticast.h	/^    L2_BEHAV_TRAP,$/;"	e	enum:L2_SECURITY_BEHAVE
L2_SECURITY_BEHAVE	rtl8370_asicdrv_unknownMulticast.h	/^enum L2_SECURITY_BEHAVE$/;"	g
LEAKY_1X_PAE	rtk_api.h	/^    LEAKY_1X_PAE,$/;"	e	enum:rtk_leaky_type_e
LEAKY_8021AB	rtk_api.h	/^    LEAKY_8021AB,$/;"	e	enum:rtk_leaky_type_e
LEAKY_BRG_GROUP	rtk_api.h	/^    LEAKY_BRG_GROUP = 0,$/;"	e	enum:rtk_leaky_type_e
LEAKY_BRG_MNGEMENT	rtk_api.h	/^    LEAKY_BRG_MNGEMENT,$/;"	e	enum:rtk_leaky_type_e
LEAKY_END	rtk_api.h	/^    LEAKY_END,$/;"	e	enum:rtk_leaky_type_e
LEAKY_FD_PAUSE	rtk_api.h	/^    LEAKY_FD_PAUSE,$/;"	e	enum:rtk_leaky_type_e
LEAKY_GMRP	rtk_api.h	/^    LEAKY_GMRP,$/;"	e	enum:rtk_leaky_type_e
LEAKY_GVRP	rtk_api.h	/^    LEAKY_GVRP,$/;"	e	enum:rtk_leaky_type_e
LEAKY_IGMP	rtk_api.h	/^    LEAKY_IGMP,$/;"	e	enum:rtk_leaky_type_e
LEAKY_IPMULTICAST	rtk_api.h	/^    LEAKY_IPMULTICAST,$/;"	e	enum:rtk_leaky_type_e
LEAKY_PROVIDER_BRIDGE_GROUP_ADDRESS	rtk_api.h	/^    LEAKY_PROVIDER_BRIDGE_GROUP_ADDRESS,$/;"	e	enum:rtk_leaky_type_e
LEAKY_PROVIDER_BRIDGE_GVRP_ADDRESS	rtk_api.h	/^    LEAKY_PROVIDER_BRIDGE_GVRP_ADDRESS,    $/;"	e	enum:rtk_leaky_type_e
LEAKY_SP_MCAST	rtk_api.h	/^    LEAKY_SP_MCAST,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_11	rtk_api.h	/^    LEAKY_UNDEFINED_11,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_12	rtk_api.h	/^    LEAKY_UNDEFINED_12,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_13	rtk_api.h	/^    LEAKY_UNDEFINED_13,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_14	rtk_api.h	/^    LEAKY_UNDEFINED_14,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_15	rtk_api.h	/^    LEAKY_UNDEFINED_15,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_16	rtk_api.h	/^    LEAKY_UNDEFINED_16,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_17	rtk_api.h	/^    LEAKY_UNDEFINED_17,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_18	rtk_api.h	/^    LEAKY_UNDEFINED_18,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_19	rtk_api.h	/^    LEAKY_UNDEFINED_19,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_1A	rtk_api.h	/^    LEAKY_UNDEFINED_1A,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_1B	rtk_api.h	/^    LEAKY_UNDEFINED_1B,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_1C	rtk_api.h	/^    LEAKY_UNDEFINED_1C,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_1D	rtk_api.h	/^    LEAKY_UNDEFINED_1D,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_1E	rtk_api.h	/^    LEAKY_UNDEFINED_1E,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEFINED_1F	rtk_api.h	/^    LEAKY_UNDEFINED_1F,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_BRG_04	rtk_api.h	/^    LEAKY_UNDEF_BRG_04,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_BRG_05	rtk_api.h	/^    LEAKY_UNDEF_BRG_05,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_BRG_06	rtk_api.h	/^    LEAKY_UNDEF_BRG_06,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_BRG_07	rtk_api.h	/^    LEAKY_UNDEF_BRG_07,    $/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_BRG_09	rtk_api.h	/^    LEAKY_UNDEF_BRG_09,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_BRG_0A	rtk_api.h	/^    LEAKY_UNDEF_BRG_0A,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_BRG_0B	rtk_api.h	/^    LEAKY_UNDEF_BRG_0B,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_BRG_0C	rtk_api.h	/^    LEAKY_UNDEF_BRG_0C,    $/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_BRG_0F	rtk_api.h	/^    LEAKY_UNDEF_BRG_0F,    $/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_22	rtk_api.h	/^    LEAKY_UNDEF_GARP_22,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_23	rtk_api.h	/^    LEAKY_UNDEF_GARP_23,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_24	rtk_api.h	/^    LEAKY_UNDEF_GARP_24,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_25	rtk_api.h	/^    LEAKY_UNDEF_GARP_25,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_26	rtk_api.h	/^    LEAKY_UNDEF_GARP_26,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_27	rtk_api.h	/^    LEAKY_UNDEF_GARP_27,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_28	rtk_api.h	/^    LEAKY_UNDEF_GARP_28,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_29	rtk_api.h	/^    LEAKY_UNDEF_GARP_29,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_2A	rtk_api.h	/^    LEAKY_UNDEF_GARP_2A,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_2B	rtk_api.h	/^    LEAKY_UNDEF_GARP_2B,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_2C	rtk_api.h	/^    LEAKY_UNDEF_GARP_2C,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_2D	rtk_api.h	/^    LEAKY_UNDEF_GARP_2D,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_2E	rtk_api.h	/^    LEAKY_UNDEF_GARP_2E,$/;"	e	enum:rtk_leaky_type_e
LEAKY_UNDEF_GARP_2F	rtk_api.h	/^    LEAKY_UNDEF_GARP_2F,$/;"	e	enum:rtk_leaky_type_e
LEDBLINKRATE_1024MS	rtl8370_asicdrv_led.h	/^	LEDBLINKRATE_1024MS,$/;"	e	enum:RTL8370_LEDBLINKRATE
LEDBLINKRATE_128MS	rtl8370_asicdrv_led.h	/^	LEDBLINKRATE_128MS,$/;"	e	enum:RTL8370_LEDBLINKRATE
LEDBLINKRATE_256MS	rtl8370_asicdrv_led.h	/^	LEDBLINKRATE_256MS,$/;"	e	enum:RTL8370_LEDBLINKRATE
LEDBLINKRATE_32MS	rtl8370_asicdrv_led.h	/^	LEDBLINKRATE_32MS=0, 		$/;"	e	enum:RTL8370_LEDBLINKRATE
LEDBLINKRATE_48MS	rtl8370_asicdrv_led.h	/^	LEDBLINKRATE_48MS,$/;"	e	enum:RTL8370_LEDBLINKRATE
LEDBLINKRATE_512MS	rtl8370_asicdrv_led.h	/^	LEDBLINKRATE_512MS,$/;"	e	enum:RTL8370_LEDBLINKRATE
LEDBLINKRATE_64MS	rtl8370_asicdrv_led.h	/^	LEDBLINKRATE_64MS,		$/;"	e	enum:RTL8370_LEDBLINKRATE
LEDBLINKRATE_96MS	rtl8370_asicdrv_led.h	/^	LEDBLINKRATE_96MS,$/;"	e	enum:RTL8370_LEDBLINKRATE
LEDBLINKRATE_MAX	rtl8370_asicdrv_led.h	/^	LEDBLINKRATE_MAX,$/;"	e	enum:RTL8370_LEDBLINKRATE
LEDCONF_ACT	rtl8370_asicdrv_led.h	/^    LEDCONF_ACT,    $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_DUPCOL	rtl8370_asicdrv_led.h	/^    LEDCONF_DUPCOL,        $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_EEE	rtl8370_asicdrv_led.h	/^    LEDCONF_EEE,            $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_LEDOFF	rtl8370_asicdrv_led.h	/^    LEDCONF_LEDOFF=0,         $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_LINKRX	rtl8370_asicdrv_led.h	/^    LEDCONF_LINKRX,        $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_LINKTX	rtl8370_asicdrv_led.h	/^    LEDCONF_LINKTX,        $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_LINK_ACT	rtl8370_asicdrv_led.h	/^    LEDCONF_LINK_ACT,        $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_LOOPDETECT	rtl8370_asicdrv_led.h	/^    LEDCONF_LOOPDETECT,            $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_MASTER	rtl8370_asicdrv_led.h	/^    LEDCONF_MASTER,        $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_SPD10	rtl8370_asicdrv_led.h	/^    LEDCONF_SPD10,            $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_SPD100	rtl8370_asicdrv_led.h	/^    LEDCONF_SPD100,        $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_SPD1000	rtl8370_asicdrv_led.h	/^    LEDCONF_SPD1000,        $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_SPD1000ACT	rtl8370_asicdrv_led.h	/^    LEDCONF_SPD1000ACT,    $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_SPD10010ACT	rtl8370_asicdrv_led.h	/^    LEDCONF_SPD10010ACT,  $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_SPD100ACT	rtl8370_asicdrv_led.h	/^    LEDCONF_SPD100ACT,    $/;"	e	enum:RTL8370_LEDCONF
LEDCONF_SPD10ACT	rtl8370_asicdrv_led.h	/^    LEDCONF_SPD10ACT,        $/;"	e	enum:RTL8370_LEDCONF
LEDFORCEMODE_BLINK	rtl8370_asicdrv_led.h	/^    LEDFORCEMODE_BLINK,$/;"	e	enum:RTL8370_LEDFORCEMODE
LEDFORCEMODE_MAX	rtl8370_asicdrv_led.h	/^    LEDFORCEMODE_MAX,$/;"	e	enum:RTL8370_LEDFORCEMODE
LEDFORCEMODE_NORMAL	rtl8370_asicdrv_led.h	/^    LEDFORCEMODE_NORMAL=0,$/;"	e	enum:RTL8370_LEDFORCEMODE
LEDFORCEMODE_OFF	rtl8370_asicdrv_led.h	/^    LEDFORCEMODE_OFF,$/;"	e	enum:RTL8370_LEDFORCEMODE
LEDFORCEMODE_ON	rtl8370_asicdrv_led.h	/^    LEDFORCEMODE_ON,$/;"	e	enum:RTL8370_LEDFORCEMODE
LEDFORCERATE_1024MS	rtl8370_asicdrv_led.h	/^    LEDFORCERATE_1024MS,$/;"	e	enum:RTL8370_LEDFORCERATE
LEDFORCERATE_2048MS	rtl8370_asicdrv_led.h	/^    LEDFORCERATE_2048MS,$/;"	e	enum:RTL8370_LEDFORCERATE
LEDFORCERATE_512MS	rtl8370_asicdrv_led.h	/^    LEDFORCERATE_512MS=0,$/;"	e	enum:RTL8370_LEDFORCERATE
LEDFORCERATE_MAX	rtl8370_asicdrv_led.h	/^    LEDFORCERATE_MAX,$/;"	e	enum:RTL8370_LEDFORCERATE
LEDFORCERATE_NORMAL	rtl8370_asicdrv_led.h	/^    LEDFORCERATE_NORMAL,$/;"	e	enum:RTL8370_LEDFORCERATE
LEDOP_MAX	rtl8370_asicdrv_led.h	/^    LEDOP_MAX,$/;"	e	enum:RTL8370_LEDOP
LEDOP_PARALLEL	rtl8370_asicdrv_led.h	/^    LEDOP_PARALLEL,        $/;"	e	enum:RTL8370_LEDOP
LEDOP_SCAN0	rtl8370_asicdrv_led.h	/^    LEDOP_SCAN0=0,         $/;"	e	enum:RTL8370_LEDOP
LEDOP_SCAN1	rtl8370_asicdrv_led.h	/^    LEDOP_SCAN1,        $/;"	e	enum:RTL8370_LEDOP
LEDOP_SERIAL	rtl8370_asicdrv_led.h	/^    LEDOP_SERIAL, $/;"	e	enum:RTL8370_LEDOP
LEDSERACT_HIGH	rtl8370_asicdrv_led.h	/^    LEDSERACT_HIGH=0,         $/;"	e	enum:RTL8370_LEDSERACT
LEDSERACT_LOW	rtl8370_asicdrv_led.h	/^    LEDSERACT_LOW,        $/;"	e	enum:RTL8370_LEDSERACT
LEDSERACT_MAX	rtl8370_asicdrv_led.h	/^    LEDSERACT_MAX,$/;"	e	enum:RTL8370_LEDSERACT
LEDSER_16G	rtl8370_asicdrv_led.h	/^    LEDSER_16G=0,         $/;"	e	enum:RTL8370_LEDSER
LEDSER_8G	rtl8370_asicdrv_led.h	/^    LEDSER_8G,        $/;"	e	enum:RTL8370_LEDSER
LEDSER_MAX	rtl8370_asicdrv_led.h	/^    LEDSER_MAX,$/;"	e	enum:RTL8370_LEDSER
LED_ACTIVE_END	rtk_api.h	/^    LED_ACTIVE_END,$/;"	e	enum:rtk_led_active_e
LED_ACTIVE_HIGH	rtk_api.h	/^    LED_ACTIVE_HIGH=0,         $/;"	e	enum:rtk_led_active_e
LED_ACTIVE_LOW	rtk_api.h	/^    LED_ACTIVE_LOW,         $/;"	e	enum:rtk_led_active_e
LED_BLINKRATE_1024MS	rtk_api.h	/^    LED_BLINKRATE_1024MS,$/;"	e	enum:rtk_led_blink_rate_e
LED_BLINKRATE_128MS	rtk_api.h	/^    LED_BLINKRATE_128MS,$/;"	e	enum:rtk_led_blink_rate_e
LED_BLINKRATE_256MS	rtk_api.h	/^    LED_BLINKRATE_256MS,$/;"	e	enum:rtk_led_blink_rate_e
LED_BLINKRATE_32MS	rtk_api.h	/^    LED_BLINKRATE_32MS=0,         $/;"	e	enum:rtk_led_blink_rate_e
LED_BLINKRATE_48MS	rtk_api.h	/^    LED_BLINKRATE_48MS,$/;"	e	enum:rtk_led_blink_rate_e
LED_BLINKRATE_512MS	rtk_api.h	/^    LED_BLINKRATE_512MS,$/;"	e	enum:rtk_led_blink_rate_e
LED_BLINKRATE_64MS	rtk_api.h	/^    LED_BLINKRATE_64MS,        $/;"	e	enum:rtk_led_blink_rate_e
LED_BLINKRATE_96MS	rtk_api.h	/^    LED_BLINKRATE_96MS,$/;"	e	enum:rtk_led_blink_rate_e
LED_BLINKRATE_END	rtk_api.h	/^    LED_BLINKRATE_END,$/;"	e	enum:rtk_led_blink_rate_e
LED_CONFIG_ACT	rtk_api.h	/^    LED_CONFIG_ACT,$/;"	e	enum:rtk_led_config_e
LED_CONFIG_DUPCOL	rtk_api.h	/^    LED_CONFIG_DUPCOL,        $/;"	e	enum:rtk_led_config_e
LED_CONFIG_EEE	rtk_api.h	/^    LED_CONFIG_EEE,            $/;"	e	enum:rtk_led_config_e
LED_CONFIG_END	rtk_api.h	/^    LED_CONFIG_END,$/;"	e	enum:rtk_led_config_e
LED_CONFIG_LEDOFF	rtk_api.h	/^    LED_CONFIG_LEDOFF=0,         $/;"	e	enum:rtk_led_config_e
LED_CONFIG_LINKRX	rtk_api.h	/^    LED_CONFIG_LINKRX,        $/;"	e	enum:rtk_led_config_e
LED_CONFIG_LINKTX	rtk_api.h	/^    LED_CONFIG_LINKTX,        $/;"	e	enum:rtk_led_config_e
LED_CONFIG_LINK_ACT	rtk_api.h	/^    LED_CONFIG_LINK_ACT,        $/;"	e	enum:rtk_led_config_e
LED_CONFIG_LOOPDETECT	rtk_api.h	/^    LED_CONFIG_LOOPDETECT,            $/;"	e	enum:rtk_led_config_e
LED_CONFIG_MASTER	rtk_api.h	/^    LED_CONFIG_MASTER,        $/;"	e	enum:rtk_led_config_e
LED_CONFIG_SPD10	rtk_api.h	/^    LED_CONFIG_SPD10,            $/;"	e	enum:rtk_led_config_e
LED_CONFIG_SPD100	rtk_api.h	/^    LED_CONFIG_SPD100,        $/;"	e	enum:rtk_led_config_e
LED_CONFIG_SPD1000	rtk_api.h	/^    LED_CONFIG_SPD1000,        $/;"	e	enum:rtk_led_config_e
LED_CONFIG_SPD1000ACT	rtk_api.h	/^    LED_CONFIG_SPD1000ACT,    $/;"	e	enum:rtk_led_config_e
LED_CONFIG_SPD10010ACT	rtk_api.h	/^    LED_CONFIG_SPD10010ACT,  $/;"	e	enum:rtk_led_config_e
LED_CONFIG_SPD100ACT	rtk_api.h	/^    LED_CONFIG_SPD100ACT,    $/;"	e	enum:rtk_led_config_e
LED_CONFIG_SPD10ACT	rtk_api.h	/^    LED_CONFIG_SPD10ACT,        $/;"	e	enum:rtk_led_config_e
LED_FORCE_BLINK	rtk_api.h	/^    LED_FORCE_BLINK,$/;"	e	enum:rtk_led_force_mode_e
LED_FORCE_END	rtk_api.h	/^    LED_FORCE_END$/;"	e	enum:rtk_led_force_mode_e
LED_FORCE_NORMAL	rtk_api.h	/^    LED_FORCE_NORMAL=0,$/;"	e	enum:rtk_led_force_mode_e
LED_FORCE_OFF	rtk_api.h	/^    LED_FORCE_OFF,$/;"	e	enum:rtk_led_force_mode_e
LED_FORCE_ON	rtk_api.h	/^    LED_FORCE_ON,$/;"	e	enum:rtk_led_force_mode_e
LED_GROUP_0	rtk_api.h	/^    LED_GROUP_0 = 0,$/;"	e	enum:rtk_led_group_e
LED_GROUP_1	rtk_api.h	/^    LED_GROUP_1,$/;"	e	enum:rtk_led_group_e
LED_GROUP_2	rtk_api.h	/^    LED_GROUP_2,$/;"	e	enum:rtk_led_group_e
LED_GROUP_END	rtk_api.h	/^    LED_GROUP_END$/;"	e	enum:rtk_led_group_e
LED_GROUP_MAX	rtk_api.h	74;"	d
LED_MODE_0	rtk_api.h	/^    LED_MODE_0 = 0,$/;"	e	enum:rtk_led_mode_e
LED_MODE_1	rtk_api.h	/^    LED_MODE_1,$/;"	e	enum:rtk_led_mode_e
LED_MODE_2	rtk_api.h	/^    LED_MODE_2,$/;"	e	enum:rtk_led_mode_e
LED_MODE_3	rtk_api.h	/^    LED_MODE_3,$/;"	e	enum:rtk_led_mode_e
LED_MODE_END	rtk_api.h	/^    LED_MODE_END$/;"	e	enum:rtk_led_mode_e
LED_OP_END	rtk_api.h	/^    LED_OP_END,$/;"	e	enum:rtk_led_operation_e
LED_OP_PARALLEL	rtk_api.h	/^    LED_OP_PARALLEL,        $/;"	e	enum:rtk_led_operation_e
LED_OP_SCAN	rtk_api.h	/^    LED_OP_SCAN=0,        $/;"	e	enum:rtk_led_operation_e
LED_OP_SERIAL	rtk_api.h	/^    LED_OP_SERIAL, $/;"	e	enum:rtk_led_operation_e
LIMIT_LEARN_CNT_ACTION_DROP	rtk_api.h	/^    LIMIT_LEARN_CNT_ACTION_DROP = 0,$/;"	e	enum:rtk_l2_limitLearnCntAction_e
LIMIT_LEARN_CNT_ACTION_END	rtk_api.h	/^    LIMIT_LEARN_CNT_ACTION_END$/;"	e	enum:rtk_l2_limitLearnCntAction_e
LIMIT_LEARN_CNT_ACTION_FORWARD	rtk_api.h	/^    LIMIT_LEARN_CNT_ACTION_FORWARD,$/;"	e	enum:rtk_l2_limitLearnCntAction_e
LIMIT_LEARN_CNT_ACTION_TO_CPU	rtk_api.h	/^    LIMIT_LEARN_CNT_ACTION_TO_CPU,$/;"	e	enum:rtk_l2_limitLearnCntAction_e
LINKMODE	rtl8370_asicdrv_port.h	/^enum LINKMODE$/;"	g
LOOKUP_DIP	rtk_api.h	/^    LOOKUP_DIP,  $/;"	e	enum:rtk_l2_lookup_type_e
LOOKUP_END	rtk_api.h	/^    LOOKUP_END$/;"	e	enum:rtk_l2_lookup_type_e
LOOKUP_MAC	rtk_api.h	/^    LOOKUP_MAC = 0,$/;"	e	enum:rtk_l2_lookup_type_e
LOOKUP_SIP_DIP	rtk_api.h	/^    LOOKUP_SIP_DIP,$/;"	e	enum:rtk_l2_lookup_type_e
LRNOVERACT_DROP	rtl8370_asicdrv_lut.h	/^	LRNOVERACT_DROP, 		$/;"	e	enum:RTL8370_LRNOVERACT
LRNOVERACT_FORWARD	rtl8370_asicdrv_lut.h	/^	LRNOVERACT_FORWARD=0, 		$/;"	e	enum:RTL8370_LRNOVERACT
LRNOVERACT_MAX	rtl8370_asicdrv_lut.h	/^	LRNOVERACT_MAX,		$/;"	e	enum:RTL8370_LRNOVERACT
LRNOVERACT_TRAP	rtl8370_asicdrv_lut.h	/^	LRNOVERACT_TRAP,$/;"	e	enum:RTL8370_LRNOVERACT
LUTREADMETHOD_ADDRESS	rtl8370_asicdrv_lut.h	/^	LUTREADMETHOD_ADDRESS, 		$/;"	e	enum:RTL8370_LUTREADMETHOD
LUTREADMETHOD_MAC	rtl8370_asicdrv_lut.h	/^	LUTREADMETHOD_MAC =0, 		$/;"	e	enum:RTL8370_LUTREADMETHOD
LUTTABLE	rtl8370_asicdrv_lut.h	/^typedef struct LUTTABLE{$/;"	s
MAC_ADDR_LEN	rtk_api.h	159;"	d
MAC_FORCE	rtl8370_asicdrv_port.h	/^	MAC_FORCE,$/;"	e	enum:LINKMODE
MAC_NORMAL	rtl8370_asicdrv_port.h	/^	MAC_NORMAL = 0,$/;"	e	enum:LINKMODE
MASTER_MODE	rtl8370_asicdrv_port.h	/^	MASTER_MODE$/;"	e	enum:MSTMODE
MAXPKTLEN_1522B	rtk_api.h	/^    MAXPKTLEN_1522B = 0,$/;"	e	enum:rtk_switch_maxPktLen_e
MAXPKTLEN_1536B	rtk_api.h	/^    MAXPKTLEN_1536B,$/;"	e	enum:rtk_switch_maxPktLen_e
MAXPKTLEN_1552B	rtk_api.h	/^    MAXPKTLEN_1552B,$/;"	e	enum:rtk_switch_maxPktLen_e
MAXPKTLEN_16000B	rtk_api.h	/^    MAXPKTLEN_16000B,   $/;"	e	enum:rtk_switch_maxPktLen_e
MAXPKTLEN_END	rtk_api.h	/^    MAXPKTLEN_END   $/;"	e	enum:rtk_switch_maxPktLen_e
MCAST_ACTION_DROP	rtk_api.h	/^    MCAST_ACTION_DROP,$/;"	e	enum:rtk_trap_mcast_action_e
MCAST_ACTION_END	rtk_api.h	/^    MCAST_ACTION_END$/;"	e	enum:rtk_trap_mcast_action_e
MCAST_ACTION_FORWARD	rtk_api.h	/^    MCAST_ACTION_FORWARD = 0,$/;"	e	enum:rtk_trap_mcast_action_e
MCAST_ACTION_TRAP2CPU	rtk_api.h	/^    MCAST_ACTION_TRAP2CPU,$/;"	e	enum:rtk_trap_mcast_action_e
MCAST_END	rtk_api.h	/^    MCAST_END$/;"	e	enum:rtk_mcast_type_e
MCAST_IPV4	rtk_api.h	/^    MCAST_IPV4,$/;"	e	enum:rtk_mcast_type_e
MCAST_IPV6	rtk_api.h	/^    MCAST_IPV6,$/;"	e	enum:rtk_mcast_type_e
MCAST_L2	rtk_api.h	/^    MCAST_L2 = 0,$/;"	e	enum:rtk_mcast_type_e
MDC_MDIO_ADDRESS_REG	smi.c	53;"	d	file:
MDC_MDIO_ADDR_OP	smi.c	58;"	d	file:
MDC_MDIO_CTRL0_REG	smi.c	51;"	d	file:
MDC_MDIO_CTRL1_REG	smi.c	52;"	d	file:
MDC_MDIO_DATA_READ_REG	smi.c	55;"	d	file:
MDC_MDIO_DATA_WRITE_REG	smi.c	54;"	d	file:
MDC_MDIO_DUMMY_ID	smi.c	50;"	d	file:
MDC_MDIO_OPERATION	smi.c	19;"	d	file:
MDC_MDIO_PREAMBLE_LEN	smi.c	56;"	d	file:
MDC_MDIO_READ	smi.c	/^static inline void MDC_MDIO_READ(unsigned int len, unsigned int devid,$/;"	f	file:
MDC_MDIO_READ_OP	smi.c	59;"	d	file:
MDC_MDIO_WRITE	smi.c	/^static inline void MDC_MDIO_WRITE(unsigned int len, unsigned int devid,$/;"	f	file:
MDC_MDIO_WRITE_OP	smi.c	60;"	d	file:
MEM16	rtk_types.h	70;"	d
MEM16	rtk_types.h	72;"	d
MESSAGE	rtk_api.c	55;"	d	file:
MESSAGE	rtl8370_main.c	57;"	d	file:
MESSAGE	rtl8370_main.c	60;"	d	file:
MESSAGE	smi.c	22;"	d	file:
MESSAGE	smi.c	25;"	d	file:
MIB_GLOBAL_CNTR_END	rtk_api.h	/^    MIB_GLOBAL_CNTR_END$/;"	e	enum:rtk_stat_global_type_e
MODE0	rtk_api.h	/^    MODE0 = 0,$/;"	e	enum:rtk_mode_e
MODE1	rtk_api.h	/^    MODE1,$/;"	e	enum:rtk_mode_e
MODE_END	rtk_api.h	/^    MODE_END$/;"	e	enum:rtk_mode_e
MODE_EXT_DISABLE	rtk_api.h	/^    MODE_EXT_DISABLE = 0,$/;"	e	enum:rtk_mode_ext_e
MODE_EXT_END	rtk_api.h	/^    MODE_EXT_END$/;"	e	enum:rtk_mode_ext_e
MODE_EXT_GMII	rtk_api.h	/^    MODE_EXT_GMII,$/;"	e	enum:rtk_mode_ext_e
MODE_EXT_MII_MAC	rtk_api.h	/^    MODE_EXT_MII_MAC,$/;"	e	enum:rtk_mode_ext_e
MODE_EXT_MII_PHY	rtk_api.h	/^    MODE_EXT_MII_PHY, $/;"	e	enum:rtk_mode_ext_e
MODE_EXT_RGMII	rtk_api.h	/^    MODE_EXT_RGMII,$/;"	e	enum:rtk_mode_ext_e
MODE_EXT_RGMII_33V	rtk_api.h	/^    MODE_EXT_RGMII_33V,   $/;"	e	enum:rtk_mode_ext_e
MODE_EXT_TMII_MAC	rtk_api.h	/^    MODE_EXT_TMII_MAC,$/;"	e	enum:rtk_mode_ext_e
MODE_EXT_TMII_PHY	rtk_api.h	/^    MODE_EXT_TMII_PHY, $/;"	e	enum:rtk_mode_ext_e
MSTMODE	rtl8370_asicdrv_port.h	/^enum MSTMODE$/;"	g
MULTICASTTYPE	rtl8370_asicdrv_unknownMulticast.h	/^enum MULTICASTTYPE{$/;"	g
MULTICAST_TYPE_IPV4	rtl8370_asicdrv_unknownMulticast.h	/^	MULTICAST_TYPE_IPV4 = 0,$/;"	e	enum:MULTICASTTYPE
MULTICAST_TYPE_IPV6	rtl8370_asicdrv_unknownMulticast.h	/^	MULTICAST_TYPE_IPV6,$/;"	e	enum:MULTICASTTYPE
MULTICAST_TYPE_L2	rtl8370_asicdrv_unknownMulticast.h	/^	MULTICAST_TYPE_L2,$/;"	e	enum:MULTICASTTYPE
MULTICAST_TYPE_MAX	rtl8370_asicdrv_unknownMulticast.h	/^	MULTICAST_TYPE_MAX$/;"	e	enum:MULTICASTTYPE
NULL	rtk_types.h	91;"	d
OAMMULACT	rtl8370_asicdrv_oam.h	/^enum OAMMULACT$/;"	g
OAMPARACT	rtl8370_asicdrv_oam.h	/^enum OAMPARACT$/;"	g
OAM_MULCPU	rtl8370_asicdrv_oam.h	/^	OAM_MULCPU$/;"	e	enum:OAMMULACT
OAM_MULDISCARD	rtl8370_asicdrv_oam.h	/^	OAM_MULDISCARD,$/;"	e	enum:OAMMULACT
OAM_MULFWD	rtl8370_asicdrv_oam.h	/^	OAM_MULFWD = 0,$/;"	e	enum:OAMMULACT
OAM_PARDISCARD	rtl8370_asicdrv_oam.h	/^	OAM_PARDISCARD,$/;"	e	enum:OAMPARACT
OAM_PARFWD	rtl8370_asicdrv_oam.h	/^	OAM_PARFWD = 0,$/;"	e	enum:OAMPARACT
OAM_PARFWDCPU	rtl8370_asicdrv_oam.h	/^	OAM_PARFWDCPU$/;"	e	enum:OAMPARACT
OAM_PARLB	rtl8370_asicdrv_oam.h	/^	OAM_PARLB,	$/;"	e	enum:OAMPARACT
OutOampduPkts	rtl8370_asicdrv_mib.h	/^	OutOampduPkts,$/;"	e	enum:RTL8370_MIBCOUNTER
PFX	rtk_api.c	54;"	d	file:
PFX	rtl8370_main.c	56;"	d	file:
PFX	smi.c	21;"	d	file:
PHY_1000_BASET_CONTROL_REG	rtk_api.h	33;"	d
PHY_1000_BASET_STATUS_REG	rtk_api.h	34;"	d
PHY_AN_ADVERTISEMENT_REG	rtk_api.h	31;"	d
PHY_AN_LINKPARTNER_REG	rtk_api.h	32;"	d
PHY_CONTROL_REG	rtk_api.h	29;"	d
PHY_ID_MASK	rtl8370_vb.h	23;"	d
PHY_ID_RTL8211	rtl8370_vb.h	22;"	d
PHY_PAGE_ADDRESS	rtk_api.h	39;"	d
PHY_POWERSAVING_MASK	rtk_api.h	38;"	d
PHY_POWERSAVING_OFFSET	rtk_api.h	37;"	d
PHY_POWERSAVING_REG	rtk_api.h	36;"	d
PHY_REG_1000_BASET_CONTROL	rtk_api.h	/^    PHY_REG_1000_BASET_CONTROL  = 9,$/;"	e	enum:rtk_port_phy_reg_e
PHY_REG_1000_BASET_STATUS	rtk_api.h	/^    PHY_REG_1000_BASET_STATUS,$/;"	e	enum:rtk_port_phy_reg_e
PHY_REG_AN_ADVERTISEMENT	rtk_api.h	/^    PHY_REG_AN_ADVERTISEMENT,$/;"	e	enum:rtk_port_phy_reg_e
PHY_REG_AN_LINKPARTNER	rtk_api.h	/^    PHY_REG_AN_LINKPARTNER,$/;"	e	enum:rtk_port_phy_reg_e
PHY_REG_CONTROL	rtk_api.h	/^    PHY_REG_CONTROL             = 0,$/;"	e	enum:rtk_port_phy_reg_e
PHY_REG_END	rtk_api.h	/^    PHY_REG_END                 = 32$/;"	e	enum:rtk_port_phy_reg_e
PHY_REG_IDENTIFIER_1	rtk_api.h	/^    PHY_REG_IDENTIFIER_1,$/;"	e	enum:rtk_port_phy_reg_e
PHY_REG_IDENTIFIER_2	rtk_api.h	/^    PHY_REG_IDENTIFIER_2,$/;"	e	enum:rtk_port_phy_reg_e
PHY_REG_READ	rtl8370_ioctl.h	/^	PHY_REG_READ,$/;"	e	enum:__anon19
PHY_REG_STATUS	rtk_api.h	/^    PHY_REG_STATUS,$/;"	e	enum:rtk_port_phy_reg_e
PHY_REG_WRITE	rtl8370_ioctl.h	/^	PHY_REG_WRITE,$/;"	e	enum:__anon19
PHY_RESOLVED_REG	rtk_api.h	35;"	d
PHY_STATUS_REG	rtk_api.h	30;"	d
PHY_TEST_MODE_1	rtk_api.h	/^    PHY_TEST_MODE_1,$/;"	e	enum:rtk_port_phy_test_mode_e
PHY_TEST_MODE_2	rtk_api.h	/^    PHY_TEST_MODE_2,$/;"	e	enum:rtk_port_phy_test_mode_e
PHY_TEST_MODE_3	rtk_api.h	/^    PHY_TEST_MODE_3,$/;"	e	enum:rtk_port_phy_test_mode_e
PHY_TEST_MODE_4	rtk_api.h	/^    PHY_TEST_MODE_4,$/;"	e	enum:rtk_port_phy_test_mode_e
PHY_TEST_MODE_END	rtk_api.h	/^    PHY_TEST_MODE_END           $/;"	e	enum:rtk_port_phy_test_mode_e
PHY_TEST_MODE_NORMAL	rtk_api.h	/^    PHY_TEST_MODE_NORMAL= 0,$/;"	e	enum:rtk_port_phy_test_mode_e
PORT_DUPLEX_END	rtk_api.h	/^    PORT_DUPLEX_END$/;"	e	enum:rtk_port_duplex_e
PORT_FULL_DUPLEX	rtk_api.h	/^    PORT_FULL_DUPLEX,$/;"	e	enum:rtk_port_duplex_e
PORT_HALF_DUPLEX	rtk_api.h	/^    PORT_HALF_DUPLEX = 0,$/;"	e	enum:rtk_port_duplex_e
PORT_LINKDOWN	rtk_api.h	/^    PORT_LINKDOWN = 0,$/;"	e	enum:rtk_port_linkStatus_e
PORT_LINKSTATUS_END	rtk_api.h	/^    PORT_LINKSTATUS_END$/;"	e	enum:rtk_port_linkStatus_e
PORT_LINKUP	rtk_api.h	/^    PORT_LINKUP,$/;"	e	enum:rtk_port_linkStatus_e
PORT_SPEED_1000M	rtk_api.h	/^    PORT_SPEED_1000M,$/;"	e	enum:rtk_port_speed_e
PORT_SPEED_100M	rtk_api.h	/^    PORT_SPEED_100M,$/;"	e	enum:rtk_port_speed_e
PORT_SPEED_10M	rtk_api.h	/^    PORT_SPEED_10M = 0,$/;"	e	enum:rtk_port_speed_e
PORT_SPEED_END	rtk_api.h	/^    PORT_SPEED_END$/;"	e	enum:rtk_port_speed_e
PPPOE_IPV4_IGMP	rtl8370_asicdrv_igmp.h	/^    PPPOE_IPV4_IGMP,$/;"	e	enum:RTL8370_IGMP_TYPE
PPPOE_IPV6_MLD	rtl8370_asicdrv_igmp.h	/^    PPPOE_IPV6_MLD,$/;"	e	enum:RTL8370_IGMP_TYPE
PPVLAN_FRAME_TYPE_ETHERNET	rtl8370_asicdrv_vlan.h	/^    PPVLAN_FRAME_TYPE_ETHERNET = 0,$/;"	e	enum:__anon22
PPVLAN_FRAME_TYPE_LLC	rtl8370_asicdrv_vlan.h	/^    PPVLAN_FRAME_TYPE_LLC,$/;"	e	enum:__anon22
PPVLAN_FRAME_TYPE_MAX_BOUND	rtl8370_asicdrv_vlan.h	/^    PPVLAN_FRAME_TYPE_MAX_BOUND$/;"	e	enum:__anon22
PPVLAN_FRAME_TYPE_RFC1042	rtl8370_asicdrv_vlan.h	/^    PPVLAN_FRAME_TYPE_RFC1042,$/;"	e	enum:__anon22
PRIDECISION	rtl8370_asicdrv_qos.h	/^enum PRIDECISION$/;"	g
PRIDEC_1AD	rtl8370_asicdrv_qos.h	/^	PRIDEC_1AD,$/;"	e	enum:PRIDECISION
PRIDEC_1Q	rtl8370_asicdrv_qos.h	/^	PRIDEC_1Q,$/;"	e	enum:PRIDECISION
PRIDEC_ACL	rtl8370_asicdrv_qos.h	/^	PRIDEC_ACL,$/;"	e	enum:PRIDECISION
PRIDEC_CVLAN	rtl8370_asicdrv_qos.h	/^	PRIDEC_CVLAN,$/;"	e	enum:PRIDECISION
PRIDEC_DA	rtl8370_asicdrv_qos.h	/^	PRIDEC_DA,$/;"	e	enum:PRIDECISION
PRIDEC_DSCP	rtl8370_asicdrv_qos.h	/^	PRIDEC_DSCP,$/;"	e	enum:PRIDECISION
PRIDEC_MAX	rtl8370_asicdrv_qos.h	/^	PRIDEC_MAX,$/;"	e	enum:PRIDECISION
PRIDEC_PORT	rtl8370_asicdrv_qos.h	/^	PRIDEC_PORT = 0,$/;"	e	enum:PRIDECISION
PRIDEC_SA	rtl8370_asicdrv_qos.h	/^	PRIDEC_SA,$/;"	e	enum:PRIDECISION
PRINT	rtk_types.h	115;"	d
PktgenPkts	rtl8370_asicdrv_mib.h	/^	PktgenPkts,$/;"	e	enum:RTL8370_MIBCOUNTER
QOS_DEFAULT_1Q_REMARKING_ABILITY	rtk_api.h	61;"	d
QOS_DEFAULT_AVERAGE_PACKET_RATE	rtk_api.h	65;"	d
QOS_DEFAULT_BURST_SIZE_IN_APR	rtk_api.h	66;"	d
QOS_DEFAULT_BYTE_PER_TOKEN	rtk_api.h	43;"	d
QOS_DEFAULT_DSCP_MAPPING_PRIORITY	rtk_api.h	59;"	d
QOS_DEFAULT_DSCP_REMARKING_ABILITY	rtk_api.h	62;"	d
QOS_DEFAULT_EGRESS_BANDWIDTH	rtk_api.h	48;"	d
QOS_DEFAULT_INGRESS_BANDWIDTH	rtk_api.h	47;"	d
QOS_DEFAULT_LK_THRESHOLD	rtk_api.h	44;"	d
QOS_DEFAULT_PACKET_USED_FC_EN	rtk_api.h	51;"	d
QOS_DEFAULT_PACKET_USED_PAGES_FC	rtk_api.h	50;"	d
QOS_DEFAULT_PEAK_PACKET_RATE	rtk_api.h	67;"	d
QOS_DEFAULT_PREIFP	rtk_api.h	49;"	d
QOS_DEFAULT_PRIORITY_SELECT_1Q	rtk_api.h	55;"	d
QOS_DEFAULT_PRIORITY_SELECT_ACL	rtk_api.h	56;"	d
QOS_DEFAULT_PRIORITY_SELECT_DSCP	rtk_api.h	57;"	d
QOS_DEFAULT_PRIORITY_SELECT_PORT	rtk_api.h	54;"	d
QOS_DEFAULT_QUEUE_BASED_FC_EN	rtk_api.h	52;"	d
QOS_DEFAULT_QUEUE_GAP	rtk_api.h	63;"	d
QOS_DEFAULT_QUEUE_NO_MAX	rtk_api.h	64;"	d
QOS_DEFAULT_SCHEDULER_ABILITY_APR	rtk_api.h	68;"	d
QOS_DEFAULT_SCHEDULER_ABILITY_PPR	rtk_api.h	69;"	d
QOS_DEFAULT_SCHEDULER_ABILITY_WFQ	rtk_api.h	70;"	d
QOS_DEFAULT_TICK_PERIOD	rtk_api.h	42;"	d
QOS_WEIGHT_MAX	rtk_api.h	72;"	d
QTYPE_STRICT	rtl8370_asicdrv_scheduling.h	/^	QTYPE_STRICT = 0,$/;"	e	enum:QUEUETYPE
QTYPE_WFQ	rtl8370_asicdrv_scheduling.h	/^	QTYPE_WFQ,$/;"	e	enum:QUEUETYPE
QUEUETYPE	rtl8370_asicdrv_scheduling.h	/^enum QUEUETYPE$/;"	g
REF_CTAG_PRI	rtk_api.h	/^    REF_CTAG_PRI,$/;"	e	enum:rtk_svlan_pri_ref_e
REF_INTERNAL_PRI	rtk_api.h	/^    REF_INTERNAL_PRI = 0,$/;"	e	enum:rtk_svlan_pri_ref_e
REF_PRI_END	rtk_api.h	/^    REF_PRI_END$/;"	e	enum:rtk_svlan_pri_ref_e
REF_SVLAN_PRI	rtk_api.h	/^    REF_SVLAN_PRI,$/;"	e	enum:rtk_svlan_pri_ref_e
RLDP_TRANSMIT_MODE_0	rtk_api.h	/^    RLDP_TRANSMIT_MODE_0 = 0,$/;"	e	enum:rtk_rldp_transmitMode_e
RLDP_TRANSMIT_MODE_1	rtk_api.h	/^    RLDP_TRANSMIT_MODE_1,$/;"	e	enum:rtk_rldp_transmitMode_e
RLDP_TRANSMIT_MODE_END	rtk_api.h	/^    RLDP_TRANSMIT_MODE_END$/;"	e	enum:rtk_rldp_transmitMode_e
RMAOP_DROP	rtl8370_asicdrv_rma.h	/^    RMAOP_DROP,$/;"	e	enum:RTL8370_RMAOP
RMAOP_FORWARD	rtl8370_asicdrv_rma.h	/^    RMAOP_FORWARD = 0,$/;"	e	enum:RTL8370_RMAOP
RMAOP_FORWARD_EXCLUDE_CPU	rtl8370_asicdrv_rma.h	/^    RMAOP_FORWARD_EXCLUDE_CPU,$/;"	e	enum:RTL8370_RMAOP
RMAOP_TRAP_TO_CPU	rtl8370_asicdrv_rma.h	/^    RMAOP_TRAP_TO_CPU,$/;"	e	enum:RTL8370_RMAOP
RMA_ACTION_DROP	rtk_api.h	/^    RMA_ACTION_DROP,$/;"	e	enum:rtk_trap_rma_action_e
RMA_ACTION_END	rtk_api.h	/^    RMA_ACTION_END$/;"	e	enum:rtk_trap_rma_action_e
RMA_ACTION_FORWARD	rtk_api.h	/^    RMA_ACTION_FORWARD = 0,$/;"	e	enum:rtk_trap_rma_action_e
RMA_ACTION_FORWARD_EXCLUDE_CPU	rtk_api.h	/^    RMA_ACTION_FORWARD_EXCLUDE_CPU,$/;"	e	enum:rtk_trap_rma_action_e
RMA_ACTION_TRAP2CPU	rtk_api.h	/^    RMA_ACTION_TRAP2CPU,$/;"	e	enum:rtk_trap_rma_action_e
RTK_ACL_CFG_ADD	rtl8370_ioctl.h	/^	RTK_ACL_CFG_ADD,$/;"	e	enum:__anon19
RTK_ACL_CFG_DEL	rtl8370_ioctl.h	/^	RTK_ACL_CFG_DEL,$/;"	e	enum:__anon19
RTK_ACL_CFG_DELALL	rtl8370_ioctl.h	/^	RTK_ACL_CFG_DELALL,$/;"	e	enum:__anon19
RTK_ACL_CFG_GET	rtl8370_ioctl.h	/^	RTK_ACL_CFG_GET,$/;"	e	enum:__anon19
RTK_ACL_INIT	rtl8370_ioctl.h	/^	RTK_ACL_INIT,$/;"	e	enum:__anon19
RTK_ACL_STATE_GET	rtl8370_ioctl.h	/^	RTK_ACL_STATE_GET,$/;"	e	enum:__anon19
RTK_ACL_STATE_SET	rtl8370_ioctl.h	/^	RTK_ACL_STATE_SET,$/;"	e	enum:__anon19
RTK_ACL_UMACTION_GET	rtl8370_ioctl.h	/^	RTK_ACL_UMACTION_GET,$/;"	e	enum:__anon19
RTK_ACL_UMACTION_SET	rtl8370_ioctl.h	/^	RTK_ACL_UMACTION_SET,$/;"	e	enum:__anon19
RTK_CMD_MASK	rtk_api.h	146;"	d
RTK_CMD_T	rtl8370_vb.h	/^} RTK_CMD_T;$/;"	t	typeref:struct:__anon1
RTK_COMMAND_DEF	rtl8370_ioctl.h	/^} RTK_COMMAND_DEF;$/;"	t	typeref:enum:__anon19
RTK_CPU_ENABLE_GET	rtl8370_ioctl.h	/^	RTK_CPU_ENABLE_GET,$/;"	e	enum:__anon19
RTK_CPU_ENABLE_SET	rtl8370_ioctl.h	/^	RTK_CPU_ENABLE_SET,$/;"	e	enum:__anon19
RTK_CPU_TAG_PORT_GET	rtl8370_ioctl.h	/^	RTK_CPU_TAG_PORT_GET,$/;"	e	enum:__anon19
RTK_CPU_TAG_PORT_SET	rtl8370_ioctl.h	/^	RTK_CPU_TAG_PORT_SET,$/;"	e	enum:__anon19
RTK_CPU_TAG_POSITION_GET	rtl8370_ioctl.h	/^	RTK_CPU_TAG_POSITION_GET,$/;"	e	enum:__anon19
RTK_CPU_TAG_POSITION_SET	rtl8370_ioctl.h	/^	RTK_CPU_TAG_POSITION_SET,$/;"	e	enum:__anon19
RTK_DOT1P_PRIORITY_MAX	rtk_api.h	118;"	d
RTK_DOT1X_PAE	rtk_api.h	109;"	d
RTK_DOT_1AS_TIMESTAMP_UNIT_IN_WORD_LENGTH	rtk_api.h	165;"	d
RTK_EEE_INIT	rtl8370_ioctl.h	/^	RTK_EEE_INIT,$/;"	e	enum:__anon19
RTK_EFID_MAX	rtk_api.h	127;"	d
RTK_ENABLE_END	rtk_api.h	/^    RTK_ENABLE_END$/;"	e	enum:rtk_enable_e
RTK_EXT_0	rtk_api.h	152;"	d
RTK_EXT_0_MAC	rtk_api.h	155;"	d
RTK_EXT_1	rtk_api.h	153;"	d
RTK_EXT_1_MAC	rtk_api.h	156;"	d
RTK_FID_MAX	rtk_api.h	128;"	d
RTK_FILTER_DATA_IPV4	rtk_api.c	/^    RTK_FILTER_DATA_IPV4,$/;"	e	enum:rtk_filter_data_type_e	file:
RTK_FILTER_DATA_IPV4FLAG	rtk_api.c	/^    RTK_FILTER_DATA_IPV4FLAG,$/;"	e	enum:rtk_filter_data_type_e	file:
RTK_FILTER_DATA_IPV6	rtk_api.c	/^    RTK_FILTER_DATA_IPV6,$/;"	e	enum:rtk_filter_data_type_e	file:
RTK_FILTER_DATA_MAC	rtk_api.c	/^    RTK_FILTER_DATA_MAC = 0,$/;"	e	enum:rtk_filter_data_type_e	file:
RTK_FILTER_DATA_TAG	rtk_api.c	/^    RTK_FILTER_DATA_TAG,$/;"	e	enum:rtk_filter_data_type_e	file:
RTK_FILTER_DATA_TCPFLAG	rtk_api.c	/^    RTK_FILTER_DATA_TCPFLAG,$/;"	e	enum:rtk_filter_data_type_e	file:
RTK_FILTER_DATA_UINT13_LOW	rtk_api.c	/^    RTK_FILTER_DATA_UINT13_LOW,$/;"	e	enum:rtk_filter_data_type_e	file:
RTK_FILTER_DATA_UINT16	rtk_api.c	/^    RTK_FILTER_DATA_UINT16,$/;"	e	enum:rtk_filter_data_type_e	file:
RTK_FILTER_DATA_UINT8_HIGH	rtk_api.c	/^    RTK_FILTER_DATA_UINT8_HIGH,    $/;"	e	enum:rtk_filter_data_type_e	file:
RTK_FILTER_DATA_UINT8_LOW	rtk_api.c	/^    RTK_FILTER_DATA_UINT8_LOW,$/;"	e	enum:rtk_filter_data_type_e	file:
RTK_FILTER_FWD_MIRROR	rtk_api.h	/^    RTK_FILTER_FWD_MIRROR = 0,$/;"	e	enum:rtk_filter_fwd_act_e
RTK_FILTER_FWD_MIRRORFUNTION	rtk_api.h	/^    RTK_FILTER_FWD_MIRRORFUNTION,$/;"	e	enum:rtk_filter_fwd_act_e
RTK_FILTER_FWD_REDIRECT	rtk_api.h	/^    RTK_FILTER_FWD_REDIRECT,$/;"	e	enum:rtk_filter_fwd_act_e
RTK_FILTER_FWD_TRAP	rtk_api.h	/^    RTK_FILTER_FWD_TRAP,$/;"	e	enum:rtk_filter_fwd_act_e
RTK_IGMP_INIT	rtl8370_ioctl.h	/^	RTK_IGMP_INIT,$/;"	e	enum:__anon19
RTK_IGMP_PROTOCOL_GET	rtl8370_ioctl.h	/^	RTK_IGMP_PROTOCOL_GET,$/;"	e	enum:__anon19
RTK_IGMP_PROTOCOL_SET	rtl8370_ioctl.h	/^	RTK_IGMP_PROTOCOL_SET,$/;"	e	enum:__anon19
RTK_IGMP_STATE_GET	rtl8370_ioctl.h	/^	RTK_IGMP_STATE_GET,$/;"	e	enum:__anon19
RTK_IGMP_STATE_SET	rtl8370_ioctl.h	/^	RTK_IGMP_STATE_SET,$/;"	e	enum:__anon19
RTK_IGMP_STATIC_ROUTER_PORT_GET	rtl8370_ioctl.h	/^	RTK_IGMP_STATIC_ROUTER_PORT_GET,$/;"	e	enum:__anon19
RTK_IGMP_STATIC_ROUTER_PORT_SET	rtl8370_ioctl.h	/^	RTK_IGMP_STATIC_ROUTER_PORT_SET,$/;"	e	enum:__anon19
RTK_INDRECT_ACCESS_ADDRESS	rtk_api.h	140;"	d
RTK_INDRECT_ACCESS_BURST	rtk_api.h	144;"	d
RTK_INDRECT_ACCESS_CRTL	rtk_api.h	138;"	d
RTK_INDRECT_ACCESS_DELAY	rtk_api.h	143;"	d
RTK_INDRECT_ACCESS_READ_DATA	rtk_api.h	142;"	d
RTK_INDRECT_ACCESS_STATUS	rtk_api.h	139;"	d
RTK_INDRECT_ACCESS_WRITE_DATA	rtk_api.h	141;"	d
RTK_IPV6_ADDR_WORD_LENGTH	rtk_api.h	167;"	d
RTK_L2_ADDR_ADD	rtl8370_ioctl.h	/^	RTK_L2_ADDR_ADD,$/;"	e	enum:__anon19
RTK_L2_ADDR_DEL	rtl8370_ioctl.h	/^	RTK_L2_ADDR_DEL,$/;"	e	enum:__anon19
RTK_L2_ADDR_GET	rtl8370_ioctl.h	/^	RTK_L2_ADDR_GET,$/;"	e	enum:__anon19
RTK_L2_ADDR_NEXT_GET	rtl8370_ioctl.h	/^	RTK_L2_ADDR_NEXT_GET,$/;"	e	enum:__anon19
RTK_L2_AGING_ENABLE_GET	rtl8370_ioctl.h	/^	RTK_L2_AGING_ENABLE_GET,$/;"	e	enum:__anon19
RTK_L2_AGING_ENABLE_SET	rtl8370_ioctl.h	/^	RTK_L2_AGING_ENABLE_SET,$/;"	e	enum:__anon19
RTK_L2_AGING_GET	rtl8370_ioctl.h	/^	RTK_L2_AGING_GET,$/;"	e	enum:__anon19
RTK_L2_AGING_SET	rtl8370_ioctl.h	/^	RTK_L2_AGING_SET,$/;"	e	enum:__anon19
RTK_L2_DEFAULT_SPEED	rtk_api.h	111;"	d
RTK_L2_DEFAULT_TIME	rtk_api.h	110;"	d
RTK_L2_FLOOD_PORTS_GET	rtl8370_ioctl.h	/^	RTK_L2_FLOOD_PORTS_GET,$/;"	e	enum:__anon19
RTK_L2_FLOOD_PORTS_SET	rtl8370_ioctl.h	/^	RTK_L2_FLOOD_PORTS_SET,$/;"	e	enum:__anon19
RTK_L2_INIT	rtl8370_ioctl.h	/^	RTK_L2_INIT,$/;"	e	enum:__anon19
RTK_L2_LOCALPKT_PMT_GET	rtl8370_ioctl.h	/^	RTK_L2_LOCALPKT_PMT_GET,$/;"	e	enum:__anon19
RTK_L2_LOCALPKT_PMT_SET	rtl8370_ioctl.h	/^	RTK_L2_LOCALPKT_PMT_SET,$/;"	e	enum:__anon19
RTK_L2_LRN_ACTION_GET	rtl8370_ioctl.h	/^	RTK_L2_LRN_ACTION_GET,$/;"	e	enum:__anon19
RTK_L2_LRN_ACTION_SET	rtl8370_ioctl.h	/^	RTK_L2_LRN_ACTION_SET,$/;"	e	enum:__anon19
RTK_L2_LRN_CNT_GET	rtl8370_ioctl.h	/^	RTK_L2_LRN_CNT_GET,$/;"	e	enum:__anon19
RTK_L2_LRN_LMT_GET	rtl8370_ioctl.h	/^	RTK_L2_LRN_LMT_GET,$/;"	e	enum:__anon19
RTK_L2_LRN_LMT_SET	rtl8370_ioctl.h	/^	RTK_L2_LRN_LMT_SET,$/;"	e	enum:__anon19
RTK_L2_MCADDR_ADD	rtl8370_ioctl.h	/^	RTK_L2_MCADDR_ADD,$/;"	e	enum:__anon19
RTK_L2_MCADDR_DEL	rtl8370_ioctl.h	/^	RTK_L2_MCADDR_DEL,$/;"	e	enum:__anon19
RTK_L2_MCADDR_GET	rtl8370_ioctl.h	/^	RTK_L2_MCADDR_GET,$/;"	e	enum:__anon19
RTK_L2_MCADDR_NEXT_GET	rtl8370_ioctl.h	/^	RTK_L2_MCADDR_NEXT_GET,$/;"	e	enum:__anon19
RTK_MAX	rtl8370_ioctl.h	/^	RTK_MAX,$/;"	e	enum:__anon19
RTK_MAX_INPUT_RATE	rtk_api.h	106;"	d
RTK_MAX_NUM_OF_ACL_RULE	rtk_api.h	132;"	d
RTK_MAX_NUM_OF_C2S_INDEX	rtk_api.h	115;"	d
RTK_MAX_NUM_OF_FILTER_FIELD	rtk_api.h	120;"	d
RTK_MAX_NUM_OF_FILTER_PORT	rtk_api.h	121;"	d
RTK_MAX_NUM_OF_FILTER_TYPE	rtk_api.h	119;"	d
RTK_MAX_NUM_OF_INTERRUPT_TYPE	rtk_api.h	91;"	d
RTK_MAX_NUM_OF_INTERRUPT_TYPE	rtk_api.h	97;"	d
RTK_MAX_NUM_OF_LEARN_LIMIT	rtk_api.h	104;"	d
RTK_MAX_NUM_OF_LED_GROUP	rtk_api.h	92;"	d
RTK_MAX_NUM_OF_MC2S_INDEX	rtk_api.h	114;"	d
RTK_MAX_NUM_OF_METER	rtk_api.h	122;"	d
RTK_MAX_NUM_OF_MSTI	rtk_api.h	103;"	d
RTK_MAX_NUM_OF_PORT	rtk_api.h	98;"	d
RTK_MAX_NUM_OF_PRIORITY	rtk_api.h	94;"	d
RTK_MAX_NUM_OF_PROTOVLAN_GROUP	rtk_api.h	130;"	d
RTK_MAX_NUM_OF_PROTO_TYPE	rtk_api.h	102;"	d
RTK_MAX_NUM_OF_QUEUE	rtk_api.h	95;"	d
RTK_MAX_NUM_OF_SP2C_INDEX	rtk_api.h	113;"	d
RTK_MAX_NUM_OF_SVLAN_INDEX	rtk_api.h	112;"	d
RTK_MAX_NUM_OF_TRUNK_HASH_VAL	rtk_api.h	96;"	d
RTK_MAX_NUM_OF_VLAN_INDEX	rtk_api.h	129;"	d
RTK_MAX_PORT_MASK	rtk_api.h	105;"	d
RTK_MIN_INPUT_RATE	rtk_api.h	107;"	d
RTK_MIRROR_PORT_BASED_GET	rtl8370_ioctl.h	/^	RTK_MIRROR_PORT_BASED_GET,$/;"	e	enum:__anon19
RTK_MIRROR_PORT_BASED_SET	rtl8370_ioctl.h	/^	RTK_MIRROR_PORT_BASED_SET,$/;"	e	enum:__anon19
RTK_MIRROR_PORT_ISO_GET	rtl8370_ioctl.h	/^	RTK_MIRROR_PORT_ISO_GET,$/;"	e	enum:__anon19
RTK_MIRROR_PORT_ISO_SET	rtl8370_ioctl.h	/^	RTK_MIRROR_PORT_ISO_SET,$/;"	e	enum:__anon19
RTK_PHY_BUSY_OFFSET	rtk_api.h	147;"	d
RTK_PHY_ID_MAX	rtk_api.h	100;"	d
RTK_PORT_ADMIN_STATE_GET	rtl8370_ioctl.h	/^	RTK_PORT_ADMIN_STATE_GET,$/;"	e	enum:__anon19
RTK_PORT_ADMIN_STATE_SET	rtl8370_ioctl.h	/^	RTK_PORT_ADMIN_STATE_SET,$/;"	e	enum:__anon19
RTK_PORT_ENABLE_ALL_GET	rtl8370_ioctl.h	/^	RTK_PORT_ENABLE_ALL_GET,$/;"	e	enum:__anon19
RTK_PORT_ENABLE_ALL_SET	rtl8370_ioctl.h	/^	RTK_PORT_ENABLE_ALL_SET,$/;"	e	enum:__anon19
RTK_PORT_ID_MAX	rtk_api.h	99;"	d
RTK_PORT_ISOLATION_GET	rtl8370_ioctl.h	/^	RTK_PORT_ISOLATION_GET,$/;"	e	enum:__anon19
RTK_PORT_ISOLATION_SET	rtl8370_ioctl.h	/^	RTK_PORT_ISOLATION_SET,$/;"	e	enum:__anon19
RTK_PORT_MACFORCELINKEXT_GET	rtl8370_ioctl.h	/^	RTK_PORT_MACFORCELINKEXT_GET,$/;"	e	enum:__anon19
RTK_PORT_MACFORCELINKEXT_SET	rtl8370_ioctl.h	/^	RTK_PORT_MACFORCELINKEXT_SET,$/;"	e	enum:__anon19
RTK_PORT_MACSTATUS_GET	rtl8370_ioctl.h	/^	RTK_PORT_MACSTATUS_GET,$/;"	e	enum:__anon19
RTK_PORT_PHYREG_GET	rtl8370_ioctl.h	/^	RTK_PORT_PHYREG_GET,$/;"	e	enum:__anon19
RTK_PORT_PHYREG_SET	rtl8370_ioctl.h	/^	RTK_PORT_PHYREG_SET,$/;"	e	enum:__anon19
RTK_PORT_PHY_AN_ABILITY_GET	rtl8370_ioctl.h	/^	RTK_PORT_PHY_AN_ABILITY_GET,$/;"	e	enum:__anon19
RTK_PORT_PHY_AN_ABILITY_SET	rtl8370_ioctl.h	/^	RTK_PORT_PHY_AN_ABILITY_SET,$/;"	e	enum:__anon19
RTK_PORT_PHY_FORCE_ABILITY_GET	rtl8370_ioctl.h	/^	RTK_PORT_PHY_FORCE_ABILITY_GET,$/;"	e	enum:__anon19
RTK_PORT_PHY_FORCE_ABILITY_SET	rtl8370_ioctl.h	/^	RTK_PORT_PHY_FORCE_ABILITY_SET,$/;"	e	enum:__anon19
RTK_PORT_PHY_STATUS_GET	rtl8370_ioctl.h	/^	RTK_PORT_PHY_STATUS_GET,$/;"	e	enum:__anon19
RTK_PORT_RGMIIDELAYEXT0_GET	rtl8370_ioctl.h	/^	RTK_PORT_RGMIIDELAYEXT0_GET,$/;"	e	enum:__anon19
RTK_PORT_RGMIIDELAYEXT0_SET	rtl8370_ioctl.h	/^	RTK_PORT_RGMIIDELAYEXT0_SET,$/;"	e	enum:__anon19
RTK_PORT_RGMIIDELAYEXT1_GET	rtl8370_ioctl.h	/^	RTK_PORT_RGMIIDELAYEXT1_GET,$/;"	e	enum:__anon19
RTK_PORT_RGMIIDELAYEXT1_SET	rtl8370_ioctl.h	/^	RTK_PORT_RGMIIDELAYEXT1_SET,$/;"	e	enum:__anon19
RTK_PORT_RGMIIDELAYEXT_GET	rtl8370_ioctl.h	/^	RTK_PORT_RGMIIDELAYEXT_GET,$/;"	e	enum:__anon19
RTK_PORT_RGMIIDELAYEXT_SET	rtl8370_ioctl.h	/^	RTK_PORT_RGMIIDELAYEXT_SET,$/;"	e	enum:__anon19
RTK_PORT_TRUNK_GROUP_MASK	rtk_api.h	134;"	d
RTK_PORT_TRUNK_GROUP_OFFSET	rtk_api.h	135;"	d
RTK_PROTOVLAN_GROUP_ID_MAX	rtk_api.h	131;"	d
RTK_QOS_DOT1P_PRI_REMAP_GET	rtl8370_ioctl.h	/^	RTK_QOS_DOT1P_PRI_REMAP_GET,$/;"	e	enum:__anon19
RTK_QOS_DOT1P_PRI_REMAP_SET	rtl8370_ioctl.h	/^	RTK_QOS_DOT1P_PRI_REMAP_SET,$/;"	e	enum:__anon19
RTK_QOS_DOT1P_REMARK_EN_GET	rtl8370_ioctl.h	/^	RTK_QOS_DOT1P_REMARK_EN_GET,$/;"	e	enum:__anon19
RTK_QOS_DOT1P_REMARK_EN_SET	rtl8370_ioctl.h	/^	RTK_QOS_DOT1P_REMARK_EN_SET,$/;"	e	enum:__anon19
RTK_QOS_DOT1P_REMARK_GET	rtl8370_ioctl.h	/^	RTK_QOS_DOT1P_REMARK_GET,$/;"	e	enum:__anon19
RTK_QOS_DOT1P_REMARK_SET	rtl8370_ioctl.h	/^	RTK_QOS_DOT1P_REMARK_SET,$/;"	e	enum:__anon19
RTK_QOS_DSCP_PRI_REMAP_GET	rtl8370_ioctl.h	/^	RTK_QOS_DSCP_PRI_REMAP_GET,$/;"	e	enum:__anon19
RTK_QOS_DSCP_PRI_REMAP_SET	rtl8370_ioctl.h	/^	RTK_QOS_DSCP_PRI_REMAP_SET,$/;"	e	enum:__anon19
RTK_QOS_DSCP_REMARK_EN_GET	rtl8370_ioctl.h	/^	RTK_QOS_DSCP_REMARK_EN_GET,$/;"	e	enum:__anon19
RTK_QOS_DSCP_REMARK_EN_SET	rtl8370_ioctl.h	/^	RTK_QOS_DSCP_REMARK_EN_SET,$/;"	e	enum:__anon19
RTK_QOS_DSCP_REMARK_GET	rtl8370_ioctl.h	/^	RTK_QOS_DSCP_REMARK_GET,$/;"	e	enum:__anon19
RTK_QOS_DSCP_REMARK_SET	rtl8370_ioctl.h	/^	RTK_QOS_DSCP_REMARK_SET,$/;"	e	enum:__anon19
RTK_QOS_INIT	rtl8370_ioctl.h	/^	RTK_QOS_INIT,$/;"	e	enum:__anon19
RTK_QOS_PORT_PRI_GET	rtl8370_ioctl.h	/^	RTK_QOS_PORT_PRI_GET,$/;"	e	enum:__anon19
RTK_QOS_PORT_PRI_SET	rtl8370_ioctl.h	/^	RTK_QOS_PORT_PRI_SET,$/;"	e	enum:__anon19
RTK_QOS_PRI_MAP_GET	rtl8370_ioctl.h	/^	RTK_QOS_PRI_MAP_GET,$/;"	e	enum:__anon19
RTK_QOS_PRI_MAP_SET	rtl8370_ioctl.h	/^	RTK_QOS_PRI_MAP_SET,$/;"	e	enum:__anon19
RTK_QOS_PRI_SEL_GET	rtl8370_ioctl.h	/^	RTK_QOS_PRI_SEL_GET,$/;"	e	enum:__anon19
RTK_QOS_PRI_SEL_SET	rtl8370_ioctl.h	/^	RTK_QOS_PRI_SEL_SET,$/;"	e	enum:__anon19
RTK_QOS_QUE_NUM_GET	rtl8370_ioctl.h	/^	RTK_QOS_QUE_NUM_GET,$/;"	e	enum:__anon19
RTK_QOS_QUE_NUM_SET	rtl8370_ioctl.h	/^	RTK_QOS_QUE_NUM_SET,$/;"	e	enum:__anon19
RTK_QOS_RATE_INPUT_MAX	rtk_api.h	123;"	d
RTK_QOS_RATE_INPUT_MIN	rtk_api.h	124;"	d
RTK_QOS_SCHE_QUE_GET	rtl8370_ioctl.h	/^	RTK_QOS_SCHE_QUE_GET,$/;"	e	enum:__anon19
RTK_QOS_SCHE_QUE_SET	rtl8370_ioctl.h	/^	RTK_QOS_SCHE_QUE_SET,$/;"	e	enum:__anon19
RTK_QUEUE_ID_MAX	rtk_api.h	101;"	d
RTK_RATE_EGR_BW_GET	rtl8370_ioctl.h	/^	RTK_RATE_EGR_BW_GET,$/;"	e	enum:__anon19
RTK_RATE_EGR_BW_SET	rtl8370_ioctl.h	/^	RTK_RATE_EGR_BW_SET,$/;"	e	enum:__anon19
RTK_RATE_EGR_QBW_EN_GET	rtl8370_ioctl.h	/^	RTK_RATE_EGR_QBW_EN_GET,$/;"	e	enum:__anon19
RTK_RATE_EGR_QBW_EN_SET	rtl8370_ioctl.h	/^	RTK_RATE_EGR_QBW_EN_SET,$/;"	e	enum:__anon19
RTK_RATE_EGR_QBW_GET	rtl8370_ioctl.h	/^	RTK_RATE_EGR_QBW_GET,$/;"	e	enum:__anon19
RTK_RATE_EGR_QBW_SET	rtl8370_ioctl.h	/^	RTK_RATE_EGR_QBW_SET,$/;"	e	enum:__anon19
RTK_RATE_GRANULARTY_UNIT	rtk_api.h	108;"	d
RTK_RATE_IGR_BW_GET	rtl8370_ioctl.h	/^	RTK_RATE_IGR_BW_GET,$/;"	e	enum:__anon19
RTK_RATE_IGR_BW_SET	rtl8370_ioctl.h	/^	RTK_RATE_IGR_BW_SET,$/;"	e	enum:__anon19
RTK_RW_MASK	rtk_api.h	145;"	d
RTK_STAT_GLOBAL_GET	rtl8370_ioctl.h	/^	RTK_STAT_GLOBAL_GET,$/;"	e	enum:__anon19
RTK_STAT_GLOBAL_GETALL	rtl8370_ioctl.h	/^	RTK_STAT_GLOBAL_GETALL,$/;"	e	enum:__anon19
RTK_STAT_GLOBAL_RESET	rtl8370_ioctl.h	/^	RTK_STAT_GLOBAL_RESET,$/;"	e	enum:__anon19
RTK_STAT_PORT_GET	rtl8370_ioctl.h	/^	RTK_STAT_PORT_GET,$/;"	e	enum:__anon19
RTK_STAT_PORT_GETALL	rtl8370_ioctl.h	/^	RTK_STAT_PORT_GETALL,$/;"	e	enum:__anon19
RTK_STAT_PORT_RESET	rtl8370_ioctl.h	/^	RTK_STAT_PORT_RESET,$/;"	e	enum:__anon19
RTK_STORM_BYPASS_GET	rtl8370_ioctl.h	/^	RTK_STORM_BYPASS_GET,$/;"	e	enum:__anon19
RTK_STORM_BYPASS_SET	rtl8370_ioctl.h	/^	RTK_STORM_BYPASS_SET,$/;"	e	enum:__anon19
RTK_STORM_CTRL_RATE_GET	rtl8370_ioctl.h	/^	RTK_STORM_CTRL_RATE_GET,$/;"	e	enum:__anon19
RTK_STORM_CTRL_RATE_SET	rtl8370_ioctl.h	/^	RTK_STORM_CTRL_RATE_SET,$/;"	e	enum:__anon19
RTK_STP_INIT	rtl8370_ioctl.h	/^	RTK_STP_INIT,$/;"	e	enum:__anon19
RTK_STP_MSTP_STATE_GET	rtl8370_ioctl.h	/^	RTK_STP_MSTP_STATE_GET,$/;"	e	enum:__anon19
RTK_STP_MSTP_STATE_SET	rtl8370_ioctl.h	/^	RTK_STP_MSTP_STATE_SET,$/;"	e	enum:__anon19
RTK_SVLAN_DEF_SVID_GET	rtl8370_ioctl.h	/^	RTK_SVLAN_DEF_SVID_GET,$/;"	e	enum:__anon19
RTK_SVLAN_DEF_SVID_SET	rtl8370_ioctl.h	/^	RTK_SVLAN_DEF_SVID_SET,$/;"	e	enum:__anon19
RTK_SVLAN_INIT	rtl8370_ioctl.h	/^	RTK_SVLAN_INIT,$/;"	e	enum:__anon19
RTK_SVLAN_MBRPORT_ENTRY_GET	rtl8370_ioctl.h	/^	RTK_SVLAN_MBRPORT_ENTRY_GET,$/;"	e	enum:__anon19
RTK_SVLAN_MBRPORT_ENTRY_SET	rtl8370_ioctl.h	/^	RTK_SVLAN_MBRPORT_ENTRY_SET,$/;"	e	enum:__anon19
RTK_SVLAN_SVC_PORT_ADD	rtl8370_ioctl.h	/^	RTK_SVLAN_SVC_PORT_ADD,$/;"	e	enum:__anon19
RTK_SVLAN_SVC_PORT_DEL	rtl8370_ioctl.h	/^	RTK_SVLAN_SVC_PORT_DEL,$/;"	e	enum:__anon19
RTK_SVLAN_SVC_PORT_GET	rtl8370_ioctl.h	/^	RTK_SVLAN_SVC_PORT_GET,$/;"	e	enum:__anon19
RTK_SVLAN_TPID	rtk_api.h	133;"	d
RTK_SVLAN_UNMATCH_ACTION_GET	rtl8370_ioctl.h	/^	RTK_SVLAN_UNMATCH_ACTION_GET,$/;"	e	enum:__anon19
RTK_SVLAN_UNMATCH_ACTION_SET	rtl8370_ioctl.h	/^	RTK_SVLAN_UNMATCH_ACTION_SET,$/;"	e	enum:__anon19
RTK_SWITCH_INIT	rtl8370_ioctl.h	/^	RTK_SWITCH_INIT = 1,$/;"	e	enum:__anon19
RTK_SWITCH_MAX_PKTLEN_GET	rtl8370_ioctl.h	/^	RTK_SWITCH_MAX_PKTLEN_GET,$/;"	e	enum:__anon19
RTK_SWITCH_MAX_PKTLEN_SET	rtl8370_ioctl.h	/^	RTK_SWITCH_MAX_PKTLEN_SET,$/;"	e	enum:__anon19
RTK_TOTAL_NUM_OF_WORD_FOR_1BIT_PORT_LIST	rtk_api.h	93;"	d
RTK_VALUE_OF_DSCP_MAX	rtk_api.h	125;"	d
RTK_VALUE_OF_DSCP_MIN	rtk_api.h	126;"	d
RTK_VLAN_BASED_PRI_GET	rtl8370_ioctl.h	/^	RTK_VLAN_BASED_PRI_GET,$/;"	e	enum:__anon19
RTK_VLAN_BASED_PRI_SET	rtl8370_ioctl.h	/^	RTK_VLAN_BASED_PRI_SET,$/;"	e	enum:__anon19
RTK_VLAN_GET	rtl8370_ioctl.h	/^	RTK_VLAN_GET,$/;"	e	enum:__anon19
RTK_VLAN_ID_MAX	rtk_api.h	117;"	d
RTK_VLAN_ID_MIN	rtk_api.h	116;"	d
RTK_VLAN_INIT	rtl8370_ioctl.h	/^	RTK_VLAN_INIT,$/;"	e	enum:__anon19
RTK_VLAN_MBR_FILTER_GET	rtl8370_ioctl.h	/^	RTK_VLAN_MBR_FILTER_GET,$/;"	e	enum:__anon19
RTK_VLAN_MBR_FILTER_SET	rtl8370_ioctl.h	/^	RTK_VLAN_MBR_FILTER_SET,$/;"	e	enum:__anon19
RTK_VLAN_PORT_AFT_GET	rtl8370_ioctl.h	/^	RTK_VLAN_PORT_AFT_GET,$/;"	e	enum:__anon19
RTK_VLAN_PORT_AFT_SET	rtl8370_ioctl.h	/^	RTK_VLAN_PORT_AFT_SET,$/;"	e	enum:__anon19
RTK_VLAN_PORT_IGRFILTER_EN_GET	rtl8370_ioctl.h	/^	RTK_VLAN_PORT_IGRFILTER_EN_GET,$/;"	e	enum:__anon19
RTK_VLAN_PORT_IGRFILTER_EN_SET	rtl8370_ioctl.h	/^	RTK_VLAN_PORT_IGRFILTER_EN_SET,$/;"	e	enum:__anon19
RTK_VLAN_PVID_GET	rtl8370_ioctl.h	/^	RTK_VLAN_PVID_GET,$/;"	e	enum:__anon19
RTK_VLAN_PVID_SET	rtl8370_ioctl.h	/^	RTK_VLAN_PVID_SET,$/;"	e	enum:__anon19
RTK_VLAN_SET	rtl8370_ioctl.h	/^	RTK_VLAN_SET,$/;"	e	enum:__anon19
RTK_VLAN_TAGMODE_GET	rtl8370_ioctl.h	/^	RTK_VLAN_TAGMODE_GET,$/;"	e	enum:__anon19
RTK_VLAN_TAGMODE_SET	rtl8370_ioctl.h	/^	RTK_VLAN_TAGMODE_SET,$/;"	e	enum:__anon19
RTK_WHOLE_SYSTEM	rtk_api.h	150;"	d
RTL8370SG_QOS_TRAP_PRIORITY_CTRL0_REG	rtl8370_base.h	227;"	d
RTL8370SG_QOS_TRAP_PRIORITY_CTRL1_REG	rtl8370_base.h	229;"	d
RTL8370SG_SVLAN_C2SCFG_BASE_REG	rtl8370_base.h	372;"	d
RTL8370SG_SVLAN_MCAST2S_ENTRY_BASE_REG	rtl8370_base.h	367;"	d
RTL8370SG_VLAN_INGRESS_REG	rtl8370_base.h	170;"	d
RTL8370SG_VLAN_PPB_FRAMETYPE_BASE	rtl8370_base.h	154;"	d
RTL8370SG_VLAN_PPB_FRAMETYPE_MASK	rtl8370_base.h	157;"	d
RTL8370SG_VLAN_PPB_FRAMETYPE_OFFSET	rtl8370_base.h	156;"	d
RTL8370SG_VLAN_PPB_FRAMETYPE_REG	rtl8370_base.h	155;"	d
RTL8370_ACCESS_METHOD_MASK	rtl8370_reg.h	3760;"	d
RTL8370_ACCESS_METHOD_OFFSET	rtl8370_reg.h	3759;"	d
RTL8370_ACCESS_STATUS_MASK	rtl8370_reg.h	3758;"	d
RTL8370_ACCESS_STATUS_OFFSET	rtl8370_reg.h	3757;"	d
RTL8370_ACLACTTBLEN	rtl8370_asicdrv_acl.h	13;"	d
RTL8370_ACLRULEMAX	rtl8370_asicdrv_acl.h	7;"	d
RTL8370_ACLRULENO	rtl8370_asicdrv_acl.h	6;"	d
RTL8370_ACLRULETBADDR	rtl8370_asicdrv_acl.h	14;"	d
RTL8370_ACLRULETBLEN	rtl8370_asicdrv_acl.h	12;"	d
RTL8370_ACLTYPEFIELDMAX	rtl8370_asicdrv_acl.h	8;"	d
RTL8370_ACLTYPEMAX	rtl8370_asicdrv_acl.h	10;"	d
RTL8370_ACLTYPENO	rtl8370_asicdrv_acl.h	9;"	d
RTL8370_ACL_ACT0_CVID_MASK	rtl8370_reg.h	4094;"	d
RTL8370_ACL_ACT0_CVID_OFFSET	rtl8370_reg.h	4093;"	d
RTL8370_ACL_ACT0_FORWARD_MASK	rtl8370_reg.h	4086;"	d
RTL8370_ACL_ACT0_FORWARD_OFFSET	rtl8370_reg.h	4085;"	d
RTL8370_ACL_ACT0_POLICING_MASK	rtl8370_reg.h	4088;"	d
RTL8370_ACL_ACT0_POLICING_OFFSET	rtl8370_reg.h	4087;"	d
RTL8370_ACL_ACT0_PRIORITY_MASK	rtl8370_reg.h	4090;"	d
RTL8370_ACL_ACT0_PRIORITY_OFFSET	rtl8370_reg.h	4089;"	d
RTL8370_ACL_ACT0_SVID_MASK	rtl8370_reg.h	4092;"	d
RTL8370_ACL_ACT0_SVID_OFFSET	rtl8370_reg.h	4091;"	d
RTL8370_ACL_ACT100_CVID_MASK	rtl8370_reg.h	5394;"	d
RTL8370_ACL_ACT100_CVID_OFFSET	rtl8370_reg.h	5393;"	d
RTL8370_ACL_ACT100_FORWARD_MASK	rtl8370_reg.h	5386;"	d
RTL8370_ACL_ACT100_FORWARD_OFFSET	rtl8370_reg.h	5385;"	d
RTL8370_ACL_ACT100_POLICING_MASK	rtl8370_reg.h	5388;"	d
RTL8370_ACL_ACT100_POLICING_OFFSET	rtl8370_reg.h	5387;"	d
RTL8370_ACL_ACT100_PRIORITY_MASK	rtl8370_reg.h	5390;"	d
RTL8370_ACL_ACT100_PRIORITY_OFFSET	rtl8370_reg.h	5389;"	d
RTL8370_ACL_ACT100_SVID_MASK	rtl8370_reg.h	5392;"	d
RTL8370_ACL_ACT100_SVID_OFFSET	rtl8370_reg.h	5391;"	d
RTL8370_ACL_ACT101_CVID_MASK	rtl8370_reg.h	5382;"	d
RTL8370_ACL_ACT101_CVID_OFFSET	rtl8370_reg.h	5381;"	d
RTL8370_ACL_ACT101_FORWARD_MASK	rtl8370_reg.h	5374;"	d
RTL8370_ACL_ACT101_FORWARD_OFFSET	rtl8370_reg.h	5373;"	d
RTL8370_ACL_ACT101_POLICING_MASK	rtl8370_reg.h	5376;"	d
RTL8370_ACL_ACT101_POLICING_OFFSET	rtl8370_reg.h	5375;"	d
RTL8370_ACL_ACT101_PRIORITY_MASK	rtl8370_reg.h	5378;"	d
RTL8370_ACL_ACT101_PRIORITY_OFFSET	rtl8370_reg.h	5377;"	d
RTL8370_ACL_ACT101_SVID_MASK	rtl8370_reg.h	5380;"	d
RTL8370_ACL_ACT101_SVID_OFFSET	rtl8370_reg.h	5379;"	d
RTL8370_ACL_ACT102_CVID_MASK	rtl8370_reg.h	5420;"	d
RTL8370_ACL_ACT102_CVID_OFFSET	rtl8370_reg.h	5419;"	d
RTL8370_ACL_ACT102_FORWARD_MASK	rtl8370_reg.h	5412;"	d
RTL8370_ACL_ACT102_FORWARD_OFFSET	rtl8370_reg.h	5411;"	d
RTL8370_ACL_ACT102_POLICING_MASK	rtl8370_reg.h	5414;"	d
RTL8370_ACL_ACT102_POLICING_OFFSET	rtl8370_reg.h	5413;"	d
RTL8370_ACL_ACT102_PRIORITY_MASK	rtl8370_reg.h	5416;"	d
RTL8370_ACL_ACT102_PRIORITY_OFFSET	rtl8370_reg.h	5415;"	d
RTL8370_ACL_ACT102_SVID_MASK	rtl8370_reg.h	5418;"	d
RTL8370_ACL_ACT102_SVID_OFFSET	rtl8370_reg.h	5417;"	d
RTL8370_ACL_ACT103_CVID_MASK	rtl8370_reg.h	5408;"	d
RTL8370_ACL_ACT103_CVID_OFFSET	rtl8370_reg.h	5407;"	d
RTL8370_ACL_ACT103_FORWARD_MASK	rtl8370_reg.h	5400;"	d
RTL8370_ACL_ACT103_FORWARD_OFFSET	rtl8370_reg.h	5399;"	d
RTL8370_ACL_ACT103_POLICING_MASK	rtl8370_reg.h	5402;"	d
RTL8370_ACL_ACT103_POLICING_OFFSET	rtl8370_reg.h	5401;"	d
RTL8370_ACL_ACT103_PRIORITY_MASK	rtl8370_reg.h	5404;"	d
RTL8370_ACL_ACT103_PRIORITY_OFFSET	rtl8370_reg.h	5403;"	d
RTL8370_ACL_ACT103_SVID_MASK	rtl8370_reg.h	5406;"	d
RTL8370_ACL_ACT103_SVID_OFFSET	rtl8370_reg.h	5405;"	d
RTL8370_ACL_ACT104_CVID_MASK	rtl8370_reg.h	5446;"	d
RTL8370_ACL_ACT104_CVID_OFFSET	rtl8370_reg.h	5445;"	d
RTL8370_ACL_ACT104_FORWARD_MASK	rtl8370_reg.h	5438;"	d
RTL8370_ACL_ACT104_FORWARD_OFFSET	rtl8370_reg.h	5437;"	d
RTL8370_ACL_ACT104_POLICING_MASK	rtl8370_reg.h	5440;"	d
RTL8370_ACL_ACT104_POLICING_OFFSET	rtl8370_reg.h	5439;"	d
RTL8370_ACL_ACT104_PRIORITY_MASK	rtl8370_reg.h	5442;"	d
RTL8370_ACL_ACT104_PRIORITY_OFFSET	rtl8370_reg.h	5441;"	d
RTL8370_ACL_ACT104_SVID_MASK	rtl8370_reg.h	5444;"	d
RTL8370_ACL_ACT104_SVID_OFFSET	rtl8370_reg.h	5443;"	d
RTL8370_ACL_ACT105_CVID_MASK	rtl8370_reg.h	5434;"	d
RTL8370_ACL_ACT105_CVID_OFFSET	rtl8370_reg.h	5433;"	d
RTL8370_ACL_ACT105_FORWARD_MASK	rtl8370_reg.h	5426;"	d
RTL8370_ACL_ACT105_FORWARD_OFFSET	rtl8370_reg.h	5425;"	d
RTL8370_ACL_ACT105_POLICING_MASK	rtl8370_reg.h	5428;"	d
RTL8370_ACL_ACT105_POLICING_OFFSET	rtl8370_reg.h	5427;"	d
RTL8370_ACL_ACT105_PRIORITY_MASK	rtl8370_reg.h	5430;"	d
RTL8370_ACL_ACT105_PRIORITY_OFFSET	rtl8370_reg.h	5429;"	d
RTL8370_ACL_ACT105_SVID_MASK	rtl8370_reg.h	5432;"	d
RTL8370_ACL_ACT105_SVID_OFFSET	rtl8370_reg.h	5431;"	d
RTL8370_ACL_ACT106_CVID_MASK	rtl8370_reg.h	5472;"	d
RTL8370_ACL_ACT106_CVID_OFFSET	rtl8370_reg.h	5471;"	d
RTL8370_ACL_ACT106_FORWARD_MASK	rtl8370_reg.h	5464;"	d
RTL8370_ACL_ACT106_FORWARD_OFFSET	rtl8370_reg.h	5463;"	d
RTL8370_ACL_ACT106_POLICING_MASK	rtl8370_reg.h	5466;"	d
RTL8370_ACL_ACT106_POLICING_OFFSET	rtl8370_reg.h	5465;"	d
RTL8370_ACL_ACT106_PRIORITY_MASK	rtl8370_reg.h	5468;"	d
RTL8370_ACL_ACT106_PRIORITY_OFFSET	rtl8370_reg.h	5467;"	d
RTL8370_ACL_ACT106_SVID_MASK	rtl8370_reg.h	5470;"	d
RTL8370_ACL_ACT106_SVID_OFFSET	rtl8370_reg.h	5469;"	d
RTL8370_ACL_ACT107_CVID_MASK	rtl8370_reg.h	5460;"	d
RTL8370_ACL_ACT107_CVID_OFFSET	rtl8370_reg.h	5459;"	d
RTL8370_ACL_ACT107_FORWARD_MASK	rtl8370_reg.h	5452;"	d
RTL8370_ACL_ACT107_FORWARD_OFFSET	rtl8370_reg.h	5451;"	d
RTL8370_ACL_ACT107_POLICING_MASK	rtl8370_reg.h	5454;"	d
RTL8370_ACL_ACT107_POLICING_OFFSET	rtl8370_reg.h	5453;"	d
RTL8370_ACL_ACT107_PRIORITY_MASK	rtl8370_reg.h	5456;"	d
RTL8370_ACL_ACT107_PRIORITY_OFFSET	rtl8370_reg.h	5455;"	d
RTL8370_ACL_ACT107_SVID_MASK	rtl8370_reg.h	5458;"	d
RTL8370_ACL_ACT107_SVID_OFFSET	rtl8370_reg.h	5457;"	d
RTL8370_ACL_ACT108_CVID_MASK	rtl8370_reg.h	5498;"	d
RTL8370_ACL_ACT108_CVID_OFFSET	rtl8370_reg.h	5497;"	d
RTL8370_ACL_ACT108_FORWARD_MASK	rtl8370_reg.h	5490;"	d
RTL8370_ACL_ACT108_FORWARD_OFFSET	rtl8370_reg.h	5489;"	d
RTL8370_ACL_ACT108_POLICING_MASK	rtl8370_reg.h	5492;"	d
RTL8370_ACL_ACT108_POLICING_OFFSET	rtl8370_reg.h	5491;"	d
RTL8370_ACL_ACT108_PRIORITY_MASK	rtl8370_reg.h	5494;"	d
RTL8370_ACL_ACT108_PRIORITY_OFFSET	rtl8370_reg.h	5493;"	d
RTL8370_ACL_ACT108_SVID_MASK	rtl8370_reg.h	5496;"	d
RTL8370_ACL_ACT108_SVID_OFFSET	rtl8370_reg.h	5495;"	d
RTL8370_ACL_ACT109_CVID_MASK	rtl8370_reg.h	5486;"	d
RTL8370_ACL_ACT109_CVID_OFFSET	rtl8370_reg.h	5485;"	d
RTL8370_ACL_ACT109_FORWARD_MASK	rtl8370_reg.h	5478;"	d
RTL8370_ACL_ACT109_FORWARD_OFFSET	rtl8370_reg.h	5477;"	d
RTL8370_ACL_ACT109_POLICING_MASK	rtl8370_reg.h	5480;"	d
RTL8370_ACL_ACT109_POLICING_OFFSET	rtl8370_reg.h	5479;"	d
RTL8370_ACL_ACT109_PRIORITY_MASK	rtl8370_reg.h	5482;"	d
RTL8370_ACL_ACT109_PRIORITY_OFFSET	rtl8370_reg.h	5481;"	d
RTL8370_ACL_ACT109_SVID_MASK	rtl8370_reg.h	5484;"	d
RTL8370_ACL_ACT109_SVID_OFFSET	rtl8370_reg.h	5483;"	d
RTL8370_ACL_ACT10_CVID_MASK	rtl8370_reg.h	4224;"	d
RTL8370_ACL_ACT10_CVID_OFFSET	rtl8370_reg.h	4223;"	d
RTL8370_ACL_ACT10_FORWARD_MASK	rtl8370_reg.h	4216;"	d
RTL8370_ACL_ACT10_FORWARD_OFFSET	rtl8370_reg.h	4215;"	d
RTL8370_ACL_ACT10_POLICING_MASK	rtl8370_reg.h	4218;"	d
RTL8370_ACL_ACT10_POLICING_OFFSET	rtl8370_reg.h	4217;"	d
RTL8370_ACL_ACT10_PRIORITY_MASK	rtl8370_reg.h	4220;"	d
RTL8370_ACL_ACT10_PRIORITY_OFFSET	rtl8370_reg.h	4219;"	d
RTL8370_ACL_ACT10_SVID_MASK	rtl8370_reg.h	4222;"	d
RTL8370_ACL_ACT10_SVID_OFFSET	rtl8370_reg.h	4221;"	d
RTL8370_ACL_ACT110_CVID_MASK	rtl8370_reg.h	5524;"	d
RTL8370_ACL_ACT110_CVID_OFFSET	rtl8370_reg.h	5523;"	d
RTL8370_ACL_ACT110_FORWARD_MASK	rtl8370_reg.h	5516;"	d
RTL8370_ACL_ACT110_FORWARD_OFFSET	rtl8370_reg.h	5515;"	d
RTL8370_ACL_ACT110_POLICING_MASK	rtl8370_reg.h	5518;"	d
RTL8370_ACL_ACT110_POLICING_OFFSET	rtl8370_reg.h	5517;"	d
RTL8370_ACL_ACT110_PRIORITY_MASK	rtl8370_reg.h	5520;"	d
RTL8370_ACL_ACT110_PRIORITY_OFFSET	rtl8370_reg.h	5519;"	d
RTL8370_ACL_ACT110_SVID_MASK	rtl8370_reg.h	5522;"	d
RTL8370_ACL_ACT110_SVID_OFFSET	rtl8370_reg.h	5521;"	d
RTL8370_ACL_ACT111_CVID_MASK	rtl8370_reg.h	5512;"	d
RTL8370_ACL_ACT111_CVID_OFFSET	rtl8370_reg.h	5511;"	d
RTL8370_ACL_ACT111_FORWARD_MASK	rtl8370_reg.h	5504;"	d
RTL8370_ACL_ACT111_FORWARD_OFFSET	rtl8370_reg.h	5503;"	d
RTL8370_ACL_ACT111_POLICING_MASK	rtl8370_reg.h	5506;"	d
RTL8370_ACL_ACT111_POLICING_OFFSET	rtl8370_reg.h	5505;"	d
RTL8370_ACL_ACT111_PRIORITY_MASK	rtl8370_reg.h	5508;"	d
RTL8370_ACL_ACT111_PRIORITY_OFFSET	rtl8370_reg.h	5507;"	d
RTL8370_ACL_ACT111_SVID_MASK	rtl8370_reg.h	5510;"	d
RTL8370_ACL_ACT111_SVID_OFFSET	rtl8370_reg.h	5509;"	d
RTL8370_ACL_ACT112_CVID_MASK	rtl8370_reg.h	5550;"	d
RTL8370_ACL_ACT112_CVID_OFFSET	rtl8370_reg.h	5549;"	d
RTL8370_ACL_ACT112_FORWARD_MASK	rtl8370_reg.h	5542;"	d
RTL8370_ACL_ACT112_FORWARD_OFFSET	rtl8370_reg.h	5541;"	d
RTL8370_ACL_ACT112_POLICING_MASK	rtl8370_reg.h	5544;"	d
RTL8370_ACL_ACT112_POLICING_OFFSET	rtl8370_reg.h	5543;"	d
RTL8370_ACL_ACT112_PRIORITY_MASK	rtl8370_reg.h	5546;"	d
RTL8370_ACL_ACT112_PRIORITY_OFFSET	rtl8370_reg.h	5545;"	d
RTL8370_ACL_ACT112_SVID_MASK	rtl8370_reg.h	5548;"	d
RTL8370_ACL_ACT112_SVID_OFFSET	rtl8370_reg.h	5547;"	d
RTL8370_ACL_ACT113_CVID_MASK	rtl8370_reg.h	5538;"	d
RTL8370_ACL_ACT113_CVID_OFFSET	rtl8370_reg.h	5537;"	d
RTL8370_ACL_ACT113_FORWARD_MASK	rtl8370_reg.h	5530;"	d
RTL8370_ACL_ACT113_FORWARD_OFFSET	rtl8370_reg.h	5529;"	d
RTL8370_ACL_ACT113_POLICING_MASK	rtl8370_reg.h	5532;"	d
RTL8370_ACL_ACT113_POLICING_OFFSET	rtl8370_reg.h	5531;"	d
RTL8370_ACL_ACT113_PRIORITY_MASK	rtl8370_reg.h	5534;"	d
RTL8370_ACL_ACT113_PRIORITY_OFFSET	rtl8370_reg.h	5533;"	d
RTL8370_ACL_ACT113_SVID_MASK	rtl8370_reg.h	5536;"	d
RTL8370_ACL_ACT113_SVID_OFFSET	rtl8370_reg.h	5535;"	d
RTL8370_ACL_ACT114_CVID_MASK	rtl8370_reg.h	5576;"	d
RTL8370_ACL_ACT114_CVID_OFFSET	rtl8370_reg.h	5575;"	d
RTL8370_ACL_ACT114_FORWARD_MASK	rtl8370_reg.h	5568;"	d
RTL8370_ACL_ACT114_FORWARD_OFFSET	rtl8370_reg.h	5567;"	d
RTL8370_ACL_ACT114_POLICING_MASK	rtl8370_reg.h	5570;"	d
RTL8370_ACL_ACT114_POLICING_OFFSET	rtl8370_reg.h	5569;"	d
RTL8370_ACL_ACT114_PRIORITY_MASK	rtl8370_reg.h	5572;"	d
RTL8370_ACL_ACT114_PRIORITY_OFFSET	rtl8370_reg.h	5571;"	d
RTL8370_ACL_ACT114_SVID_MASK	rtl8370_reg.h	5574;"	d
RTL8370_ACL_ACT114_SVID_OFFSET	rtl8370_reg.h	5573;"	d
RTL8370_ACL_ACT115_CVID_MASK	rtl8370_reg.h	5564;"	d
RTL8370_ACL_ACT115_CVID_OFFSET	rtl8370_reg.h	5563;"	d
RTL8370_ACL_ACT115_FORWARD_MASK	rtl8370_reg.h	5556;"	d
RTL8370_ACL_ACT115_FORWARD_OFFSET	rtl8370_reg.h	5555;"	d
RTL8370_ACL_ACT115_POLICING_MASK	rtl8370_reg.h	5558;"	d
RTL8370_ACL_ACT115_POLICING_OFFSET	rtl8370_reg.h	5557;"	d
RTL8370_ACL_ACT115_PRIORITY_MASK	rtl8370_reg.h	5560;"	d
RTL8370_ACL_ACT115_PRIORITY_OFFSET	rtl8370_reg.h	5559;"	d
RTL8370_ACL_ACT115_SVID_MASK	rtl8370_reg.h	5562;"	d
RTL8370_ACL_ACT115_SVID_OFFSET	rtl8370_reg.h	5561;"	d
RTL8370_ACL_ACT116_CVID_MASK	rtl8370_reg.h	5602;"	d
RTL8370_ACL_ACT116_CVID_OFFSET	rtl8370_reg.h	5601;"	d
RTL8370_ACL_ACT116_FORWARD_MASK	rtl8370_reg.h	5594;"	d
RTL8370_ACL_ACT116_FORWARD_OFFSET	rtl8370_reg.h	5593;"	d
RTL8370_ACL_ACT116_POLICING_MASK	rtl8370_reg.h	5596;"	d
RTL8370_ACL_ACT116_POLICING_OFFSET	rtl8370_reg.h	5595;"	d
RTL8370_ACL_ACT116_PRIORITY_MASK	rtl8370_reg.h	5598;"	d
RTL8370_ACL_ACT116_PRIORITY_OFFSET	rtl8370_reg.h	5597;"	d
RTL8370_ACL_ACT116_SVID_MASK	rtl8370_reg.h	5600;"	d
RTL8370_ACL_ACT116_SVID_OFFSET	rtl8370_reg.h	5599;"	d
RTL8370_ACL_ACT117_CVID_MASK	rtl8370_reg.h	5590;"	d
RTL8370_ACL_ACT117_CVID_OFFSET	rtl8370_reg.h	5589;"	d
RTL8370_ACL_ACT117_FORWARD_MASK	rtl8370_reg.h	5582;"	d
RTL8370_ACL_ACT117_FORWARD_OFFSET	rtl8370_reg.h	5581;"	d
RTL8370_ACL_ACT117_POLICING_MASK	rtl8370_reg.h	5584;"	d
RTL8370_ACL_ACT117_POLICING_OFFSET	rtl8370_reg.h	5583;"	d
RTL8370_ACL_ACT117_PRIORITY_MASK	rtl8370_reg.h	5586;"	d
RTL8370_ACL_ACT117_PRIORITY_OFFSET	rtl8370_reg.h	5585;"	d
RTL8370_ACL_ACT117_SVID_MASK	rtl8370_reg.h	5588;"	d
RTL8370_ACL_ACT117_SVID_OFFSET	rtl8370_reg.h	5587;"	d
RTL8370_ACL_ACT118_CVID_MASK	rtl8370_reg.h	5628;"	d
RTL8370_ACL_ACT118_CVID_OFFSET	rtl8370_reg.h	5627;"	d
RTL8370_ACL_ACT118_FORWARD_MASK	rtl8370_reg.h	5620;"	d
RTL8370_ACL_ACT118_FORWARD_OFFSET	rtl8370_reg.h	5619;"	d
RTL8370_ACL_ACT118_POLICING_MASK	rtl8370_reg.h	5622;"	d
RTL8370_ACL_ACT118_POLICING_OFFSET	rtl8370_reg.h	5621;"	d
RTL8370_ACL_ACT118_PRIORITY_MASK	rtl8370_reg.h	5624;"	d
RTL8370_ACL_ACT118_PRIORITY_OFFSET	rtl8370_reg.h	5623;"	d
RTL8370_ACL_ACT118_SVID_MASK	rtl8370_reg.h	5626;"	d
RTL8370_ACL_ACT118_SVID_OFFSET	rtl8370_reg.h	5625;"	d
RTL8370_ACL_ACT119_CVID_MASK	rtl8370_reg.h	5616;"	d
RTL8370_ACL_ACT119_CVID_OFFSET	rtl8370_reg.h	5615;"	d
RTL8370_ACL_ACT119_FORWARD_MASK	rtl8370_reg.h	5608;"	d
RTL8370_ACL_ACT119_FORWARD_OFFSET	rtl8370_reg.h	5607;"	d
RTL8370_ACL_ACT119_POLICING_MASK	rtl8370_reg.h	5610;"	d
RTL8370_ACL_ACT119_POLICING_OFFSET	rtl8370_reg.h	5609;"	d
RTL8370_ACL_ACT119_PRIORITY_MASK	rtl8370_reg.h	5612;"	d
RTL8370_ACL_ACT119_PRIORITY_OFFSET	rtl8370_reg.h	5611;"	d
RTL8370_ACL_ACT119_SVID_MASK	rtl8370_reg.h	5614;"	d
RTL8370_ACL_ACT119_SVID_OFFSET	rtl8370_reg.h	5613;"	d
RTL8370_ACL_ACT11_CVID_MASK	rtl8370_reg.h	4212;"	d
RTL8370_ACL_ACT11_CVID_OFFSET	rtl8370_reg.h	4211;"	d
RTL8370_ACL_ACT11_FORWARD_MASK	rtl8370_reg.h	4204;"	d
RTL8370_ACL_ACT11_FORWARD_OFFSET	rtl8370_reg.h	4203;"	d
RTL8370_ACL_ACT11_POLICING_MASK	rtl8370_reg.h	4206;"	d
RTL8370_ACL_ACT11_POLICING_OFFSET	rtl8370_reg.h	4205;"	d
RTL8370_ACL_ACT11_PRIORITY_MASK	rtl8370_reg.h	4208;"	d
RTL8370_ACL_ACT11_PRIORITY_OFFSET	rtl8370_reg.h	4207;"	d
RTL8370_ACL_ACT11_SVID_MASK	rtl8370_reg.h	4210;"	d
RTL8370_ACL_ACT11_SVID_OFFSET	rtl8370_reg.h	4209;"	d
RTL8370_ACL_ACT120_CVID_MASK	rtl8370_reg.h	5654;"	d
RTL8370_ACL_ACT120_CVID_OFFSET	rtl8370_reg.h	5653;"	d
RTL8370_ACL_ACT120_FORWARD_MASK	rtl8370_reg.h	5646;"	d
RTL8370_ACL_ACT120_FORWARD_OFFSET	rtl8370_reg.h	5645;"	d
RTL8370_ACL_ACT120_POLICING_MASK	rtl8370_reg.h	5648;"	d
RTL8370_ACL_ACT120_POLICING_OFFSET	rtl8370_reg.h	5647;"	d
RTL8370_ACL_ACT120_PRIORITY_MASK	rtl8370_reg.h	5650;"	d
RTL8370_ACL_ACT120_PRIORITY_OFFSET	rtl8370_reg.h	5649;"	d
RTL8370_ACL_ACT120_SVID_MASK	rtl8370_reg.h	5652;"	d
RTL8370_ACL_ACT120_SVID_OFFSET	rtl8370_reg.h	5651;"	d
RTL8370_ACL_ACT121_CVID_MASK	rtl8370_reg.h	5642;"	d
RTL8370_ACL_ACT121_CVID_OFFSET	rtl8370_reg.h	5641;"	d
RTL8370_ACL_ACT121_FORWARD_MASK	rtl8370_reg.h	5634;"	d
RTL8370_ACL_ACT121_FORWARD_OFFSET	rtl8370_reg.h	5633;"	d
RTL8370_ACL_ACT121_POLICING_MASK	rtl8370_reg.h	5636;"	d
RTL8370_ACL_ACT121_POLICING_OFFSET	rtl8370_reg.h	5635;"	d
RTL8370_ACL_ACT121_PRIORITY_MASK	rtl8370_reg.h	5638;"	d
RTL8370_ACL_ACT121_PRIORITY_OFFSET	rtl8370_reg.h	5637;"	d
RTL8370_ACL_ACT121_SVID_MASK	rtl8370_reg.h	5640;"	d
RTL8370_ACL_ACT121_SVID_OFFSET	rtl8370_reg.h	5639;"	d
RTL8370_ACL_ACT122_CVID_MASK	rtl8370_reg.h	5680;"	d
RTL8370_ACL_ACT122_CVID_OFFSET	rtl8370_reg.h	5679;"	d
RTL8370_ACL_ACT122_FORWARD_MASK	rtl8370_reg.h	5672;"	d
RTL8370_ACL_ACT122_FORWARD_OFFSET	rtl8370_reg.h	5671;"	d
RTL8370_ACL_ACT122_POLICING_MASK	rtl8370_reg.h	5674;"	d
RTL8370_ACL_ACT122_POLICING_OFFSET	rtl8370_reg.h	5673;"	d
RTL8370_ACL_ACT122_PRIORITY_MASK	rtl8370_reg.h	5676;"	d
RTL8370_ACL_ACT122_PRIORITY_OFFSET	rtl8370_reg.h	5675;"	d
RTL8370_ACL_ACT122_SVID_MASK	rtl8370_reg.h	5678;"	d
RTL8370_ACL_ACT122_SVID_OFFSET	rtl8370_reg.h	5677;"	d
RTL8370_ACL_ACT123_CVID_MASK	rtl8370_reg.h	5668;"	d
RTL8370_ACL_ACT123_CVID_OFFSET	rtl8370_reg.h	5667;"	d
RTL8370_ACL_ACT123_FORWARD_MASK	rtl8370_reg.h	5660;"	d
RTL8370_ACL_ACT123_FORWARD_OFFSET	rtl8370_reg.h	5659;"	d
RTL8370_ACL_ACT123_POLICING_MASK	rtl8370_reg.h	5662;"	d
RTL8370_ACL_ACT123_POLICING_OFFSET	rtl8370_reg.h	5661;"	d
RTL8370_ACL_ACT123_PRIORITY_MASK	rtl8370_reg.h	5664;"	d
RTL8370_ACL_ACT123_PRIORITY_OFFSET	rtl8370_reg.h	5663;"	d
RTL8370_ACL_ACT123_SVID_MASK	rtl8370_reg.h	5666;"	d
RTL8370_ACL_ACT123_SVID_OFFSET	rtl8370_reg.h	5665;"	d
RTL8370_ACL_ACT124_CVID_MASK	rtl8370_reg.h	5706;"	d
RTL8370_ACL_ACT124_CVID_OFFSET	rtl8370_reg.h	5705;"	d
RTL8370_ACL_ACT124_FORWARD_MASK	rtl8370_reg.h	5698;"	d
RTL8370_ACL_ACT124_FORWARD_OFFSET	rtl8370_reg.h	5697;"	d
RTL8370_ACL_ACT124_POLICING_MASK	rtl8370_reg.h	5700;"	d
RTL8370_ACL_ACT124_POLICING_OFFSET	rtl8370_reg.h	5699;"	d
RTL8370_ACL_ACT124_PRIORITY_MASK	rtl8370_reg.h	5702;"	d
RTL8370_ACL_ACT124_PRIORITY_OFFSET	rtl8370_reg.h	5701;"	d
RTL8370_ACL_ACT124_SVID_MASK	rtl8370_reg.h	5704;"	d
RTL8370_ACL_ACT124_SVID_OFFSET	rtl8370_reg.h	5703;"	d
RTL8370_ACL_ACT125_CVID_MASK	rtl8370_reg.h	5694;"	d
RTL8370_ACL_ACT125_CVID_OFFSET	rtl8370_reg.h	5693;"	d
RTL8370_ACL_ACT125_FORWARD_MASK	rtl8370_reg.h	5686;"	d
RTL8370_ACL_ACT125_FORWARD_OFFSET	rtl8370_reg.h	5685;"	d
RTL8370_ACL_ACT125_POLICING_MASK	rtl8370_reg.h	5688;"	d
RTL8370_ACL_ACT125_POLICING_OFFSET	rtl8370_reg.h	5687;"	d
RTL8370_ACL_ACT125_PRIORITY_MASK	rtl8370_reg.h	5690;"	d
RTL8370_ACL_ACT125_PRIORITY_OFFSET	rtl8370_reg.h	5689;"	d
RTL8370_ACL_ACT125_SVID_MASK	rtl8370_reg.h	5692;"	d
RTL8370_ACL_ACT125_SVID_OFFSET	rtl8370_reg.h	5691;"	d
RTL8370_ACL_ACT126_CVID_MASK	rtl8370_reg.h	5732;"	d
RTL8370_ACL_ACT126_CVID_OFFSET	rtl8370_reg.h	5731;"	d
RTL8370_ACL_ACT126_FORWARD_MASK	rtl8370_reg.h	5724;"	d
RTL8370_ACL_ACT126_FORWARD_OFFSET	rtl8370_reg.h	5723;"	d
RTL8370_ACL_ACT126_POLICING_MASK	rtl8370_reg.h	5726;"	d
RTL8370_ACL_ACT126_POLICING_OFFSET	rtl8370_reg.h	5725;"	d
RTL8370_ACL_ACT126_PRIORITY_MASK	rtl8370_reg.h	5728;"	d
RTL8370_ACL_ACT126_PRIORITY_OFFSET	rtl8370_reg.h	5727;"	d
RTL8370_ACL_ACT126_SVID_MASK	rtl8370_reg.h	5730;"	d
RTL8370_ACL_ACT126_SVID_OFFSET	rtl8370_reg.h	5729;"	d
RTL8370_ACL_ACT127_CVID_MASK	rtl8370_reg.h	5720;"	d
RTL8370_ACL_ACT127_CVID_OFFSET	rtl8370_reg.h	5719;"	d
RTL8370_ACL_ACT127_FORWARD_MASK	rtl8370_reg.h	5712;"	d
RTL8370_ACL_ACT127_FORWARD_OFFSET	rtl8370_reg.h	5711;"	d
RTL8370_ACL_ACT127_POLICING_MASK	rtl8370_reg.h	5714;"	d
RTL8370_ACL_ACT127_POLICING_OFFSET	rtl8370_reg.h	5713;"	d
RTL8370_ACL_ACT127_PRIORITY_MASK	rtl8370_reg.h	5716;"	d
RTL8370_ACL_ACT127_PRIORITY_OFFSET	rtl8370_reg.h	5715;"	d
RTL8370_ACL_ACT127_SVID_MASK	rtl8370_reg.h	5718;"	d
RTL8370_ACL_ACT127_SVID_OFFSET	rtl8370_reg.h	5717;"	d
RTL8370_ACL_ACT12_CVID_MASK	rtl8370_reg.h	4250;"	d
RTL8370_ACL_ACT12_CVID_OFFSET	rtl8370_reg.h	4249;"	d
RTL8370_ACL_ACT12_FORWARD_MASK	rtl8370_reg.h	4242;"	d
RTL8370_ACL_ACT12_FORWARD_OFFSET	rtl8370_reg.h	4241;"	d
RTL8370_ACL_ACT12_POLICING_MASK	rtl8370_reg.h	4244;"	d
RTL8370_ACL_ACT12_POLICING_OFFSET	rtl8370_reg.h	4243;"	d
RTL8370_ACL_ACT12_PRIORITY_MASK	rtl8370_reg.h	4246;"	d
RTL8370_ACL_ACT12_PRIORITY_OFFSET	rtl8370_reg.h	4245;"	d
RTL8370_ACL_ACT12_SVID_MASK	rtl8370_reg.h	4248;"	d
RTL8370_ACL_ACT12_SVID_OFFSET	rtl8370_reg.h	4247;"	d
RTL8370_ACL_ACT13_CVID_MASK	rtl8370_reg.h	4238;"	d
RTL8370_ACL_ACT13_CVID_OFFSET	rtl8370_reg.h	4237;"	d
RTL8370_ACL_ACT13_FORWARD_MASK	rtl8370_reg.h	4230;"	d
RTL8370_ACL_ACT13_FORWARD_OFFSET	rtl8370_reg.h	4229;"	d
RTL8370_ACL_ACT13_POLICING_MASK	rtl8370_reg.h	4232;"	d
RTL8370_ACL_ACT13_POLICING_OFFSET	rtl8370_reg.h	4231;"	d
RTL8370_ACL_ACT13_PRIORITY_MASK	rtl8370_reg.h	4234;"	d
RTL8370_ACL_ACT13_PRIORITY_OFFSET	rtl8370_reg.h	4233;"	d
RTL8370_ACL_ACT13_SVID_MASK	rtl8370_reg.h	4236;"	d
RTL8370_ACL_ACT13_SVID_OFFSET	rtl8370_reg.h	4235;"	d
RTL8370_ACL_ACT14_CVID_MASK	rtl8370_reg.h	4276;"	d
RTL8370_ACL_ACT14_CVID_OFFSET	rtl8370_reg.h	4275;"	d
RTL8370_ACL_ACT14_FORWARD_MASK	rtl8370_reg.h	4268;"	d
RTL8370_ACL_ACT14_FORWARD_OFFSET	rtl8370_reg.h	4267;"	d
RTL8370_ACL_ACT14_POLICING_MASK	rtl8370_reg.h	4270;"	d
RTL8370_ACL_ACT14_POLICING_OFFSET	rtl8370_reg.h	4269;"	d
RTL8370_ACL_ACT14_PRIORITY_MASK	rtl8370_reg.h	4272;"	d
RTL8370_ACL_ACT14_PRIORITY_OFFSET	rtl8370_reg.h	4271;"	d
RTL8370_ACL_ACT14_SVID_MASK	rtl8370_reg.h	4274;"	d
RTL8370_ACL_ACT14_SVID_OFFSET	rtl8370_reg.h	4273;"	d
RTL8370_ACL_ACT15_CVID_MASK	rtl8370_reg.h	4264;"	d
RTL8370_ACL_ACT15_CVID_OFFSET	rtl8370_reg.h	4263;"	d
RTL8370_ACL_ACT15_FORWARD_MASK	rtl8370_reg.h	4256;"	d
RTL8370_ACL_ACT15_FORWARD_OFFSET	rtl8370_reg.h	4255;"	d
RTL8370_ACL_ACT15_POLICING_MASK	rtl8370_reg.h	4258;"	d
RTL8370_ACL_ACT15_POLICING_OFFSET	rtl8370_reg.h	4257;"	d
RTL8370_ACL_ACT15_PRIORITY_MASK	rtl8370_reg.h	4260;"	d
RTL8370_ACL_ACT15_PRIORITY_OFFSET	rtl8370_reg.h	4259;"	d
RTL8370_ACL_ACT15_SVID_MASK	rtl8370_reg.h	4262;"	d
RTL8370_ACL_ACT15_SVID_OFFSET	rtl8370_reg.h	4261;"	d
RTL8370_ACL_ACT16_CVID_MASK	rtl8370_reg.h	4302;"	d
RTL8370_ACL_ACT16_CVID_OFFSET	rtl8370_reg.h	4301;"	d
RTL8370_ACL_ACT16_FORWARD_MASK	rtl8370_reg.h	4294;"	d
RTL8370_ACL_ACT16_FORWARD_OFFSET	rtl8370_reg.h	4293;"	d
RTL8370_ACL_ACT16_POLICING_MASK	rtl8370_reg.h	4296;"	d
RTL8370_ACL_ACT16_POLICING_OFFSET	rtl8370_reg.h	4295;"	d
RTL8370_ACL_ACT16_PRIORITY_MASK	rtl8370_reg.h	4298;"	d
RTL8370_ACL_ACT16_PRIORITY_OFFSET	rtl8370_reg.h	4297;"	d
RTL8370_ACL_ACT16_SVID_MASK	rtl8370_reg.h	4300;"	d
RTL8370_ACL_ACT16_SVID_OFFSET	rtl8370_reg.h	4299;"	d
RTL8370_ACL_ACT17_CVID_MASK	rtl8370_reg.h	4290;"	d
RTL8370_ACL_ACT17_CVID_OFFSET	rtl8370_reg.h	4289;"	d
RTL8370_ACL_ACT17_FORWARD_MASK	rtl8370_reg.h	4282;"	d
RTL8370_ACL_ACT17_FORWARD_OFFSET	rtl8370_reg.h	4281;"	d
RTL8370_ACL_ACT17_POLICING_MASK	rtl8370_reg.h	4284;"	d
RTL8370_ACL_ACT17_POLICING_OFFSET	rtl8370_reg.h	4283;"	d
RTL8370_ACL_ACT17_PRIORITY_MASK	rtl8370_reg.h	4286;"	d
RTL8370_ACL_ACT17_PRIORITY_OFFSET	rtl8370_reg.h	4285;"	d
RTL8370_ACL_ACT17_SVID_MASK	rtl8370_reg.h	4288;"	d
RTL8370_ACL_ACT17_SVID_OFFSET	rtl8370_reg.h	4287;"	d
RTL8370_ACL_ACT18_CVID_MASK	rtl8370_reg.h	4328;"	d
RTL8370_ACL_ACT18_CVID_OFFSET	rtl8370_reg.h	4327;"	d
RTL8370_ACL_ACT18_FORWARD_MASK	rtl8370_reg.h	4320;"	d
RTL8370_ACL_ACT18_FORWARD_OFFSET	rtl8370_reg.h	4319;"	d
RTL8370_ACL_ACT18_POLICING_MASK	rtl8370_reg.h	4322;"	d
RTL8370_ACL_ACT18_POLICING_OFFSET	rtl8370_reg.h	4321;"	d
RTL8370_ACL_ACT18_PRIORITY_MASK	rtl8370_reg.h	4324;"	d
RTL8370_ACL_ACT18_PRIORITY_OFFSET	rtl8370_reg.h	4323;"	d
RTL8370_ACL_ACT18_SVID_MASK	rtl8370_reg.h	4326;"	d
RTL8370_ACL_ACT18_SVID_OFFSET	rtl8370_reg.h	4325;"	d
RTL8370_ACL_ACT19_CVID_MASK	rtl8370_reg.h	4316;"	d
RTL8370_ACL_ACT19_CVID_OFFSET	rtl8370_reg.h	4315;"	d
RTL8370_ACL_ACT19_FORWARD_MASK	rtl8370_reg.h	4308;"	d
RTL8370_ACL_ACT19_FORWARD_OFFSET	rtl8370_reg.h	4307;"	d
RTL8370_ACL_ACT19_POLICING_MASK	rtl8370_reg.h	4310;"	d
RTL8370_ACL_ACT19_POLICING_OFFSET	rtl8370_reg.h	4309;"	d
RTL8370_ACL_ACT19_PRIORITY_MASK	rtl8370_reg.h	4312;"	d
RTL8370_ACL_ACT19_PRIORITY_OFFSET	rtl8370_reg.h	4311;"	d
RTL8370_ACL_ACT19_SVID_MASK	rtl8370_reg.h	4314;"	d
RTL8370_ACL_ACT19_SVID_OFFSET	rtl8370_reg.h	4313;"	d
RTL8370_ACL_ACT1_CVID_MASK	rtl8370_reg.h	4082;"	d
RTL8370_ACL_ACT1_CVID_OFFSET	rtl8370_reg.h	4081;"	d
RTL8370_ACL_ACT1_FORWARD_MASK	rtl8370_reg.h	4074;"	d
RTL8370_ACL_ACT1_FORWARD_OFFSET	rtl8370_reg.h	4073;"	d
RTL8370_ACL_ACT1_POLICING_MASK	rtl8370_reg.h	4076;"	d
RTL8370_ACL_ACT1_POLICING_OFFSET	rtl8370_reg.h	4075;"	d
RTL8370_ACL_ACT1_PRIORITY_MASK	rtl8370_reg.h	4078;"	d
RTL8370_ACL_ACT1_PRIORITY_OFFSET	rtl8370_reg.h	4077;"	d
RTL8370_ACL_ACT1_SVID_MASK	rtl8370_reg.h	4080;"	d
RTL8370_ACL_ACT1_SVID_OFFSET	rtl8370_reg.h	4079;"	d
RTL8370_ACL_ACT20_CVID_MASK	rtl8370_reg.h	4354;"	d
RTL8370_ACL_ACT20_CVID_OFFSET	rtl8370_reg.h	4353;"	d
RTL8370_ACL_ACT20_FORWARD_MASK	rtl8370_reg.h	4346;"	d
RTL8370_ACL_ACT20_FORWARD_OFFSET	rtl8370_reg.h	4345;"	d
RTL8370_ACL_ACT20_POLICING_MASK	rtl8370_reg.h	4348;"	d
RTL8370_ACL_ACT20_POLICING_OFFSET	rtl8370_reg.h	4347;"	d
RTL8370_ACL_ACT20_PRIORITY_MASK	rtl8370_reg.h	4350;"	d
RTL8370_ACL_ACT20_PRIORITY_OFFSET	rtl8370_reg.h	4349;"	d
RTL8370_ACL_ACT20_SVID_MASK	rtl8370_reg.h	4352;"	d
RTL8370_ACL_ACT20_SVID_OFFSET	rtl8370_reg.h	4351;"	d
RTL8370_ACL_ACT21_CVID_MASK	rtl8370_reg.h	4342;"	d
RTL8370_ACL_ACT21_CVID_OFFSET	rtl8370_reg.h	4341;"	d
RTL8370_ACL_ACT21_FORWARD_MASK	rtl8370_reg.h	4334;"	d
RTL8370_ACL_ACT21_FORWARD_OFFSET	rtl8370_reg.h	4333;"	d
RTL8370_ACL_ACT21_POLICING_MASK	rtl8370_reg.h	4336;"	d
RTL8370_ACL_ACT21_POLICING_OFFSET	rtl8370_reg.h	4335;"	d
RTL8370_ACL_ACT21_PRIORITY_MASK	rtl8370_reg.h	4338;"	d
RTL8370_ACL_ACT21_PRIORITY_OFFSET	rtl8370_reg.h	4337;"	d
RTL8370_ACL_ACT21_SVID_MASK	rtl8370_reg.h	4340;"	d
RTL8370_ACL_ACT21_SVID_OFFSET	rtl8370_reg.h	4339;"	d
RTL8370_ACL_ACT22_CVID_MASK	rtl8370_reg.h	4380;"	d
RTL8370_ACL_ACT22_CVID_OFFSET	rtl8370_reg.h	4379;"	d
RTL8370_ACL_ACT22_FORWARD_MASK	rtl8370_reg.h	4372;"	d
RTL8370_ACL_ACT22_FORWARD_OFFSET	rtl8370_reg.h	4371;"	d
RTL8370_ACL_ACT22_POLICING_MASK	rtl8370_reg.h	4374;"	d
RTL8370_ACL_ACT22_POLICING_OFFSET	rtl8370_reg.h	4373;"	d
RTL8370_ACL_ACT22_PRIORITY_MASK	rtl8370_reg.h	4376;"	d
RTL8370_ACL_ACT22_PRIORITY_OFFSET	rtl8370_reg.h	4375;"	d
RTL8370_ACL_ACT22_SVID_MASK	rtl8370_reg.h	4378;"	d
RTL8370_ACL_ACT22_SVID_OFFSET	rtl8370_reg.h	4377;"	d
RTL8370_ACL_ACT23_CVID_MASK	rtl8370_reg.h	4368;"	d
RTL8370_ACL_ACT23_CVID_OFFSET	rtl8370_reg.h	4367;"	d
RTL8370_ACL_ACT23_FORWARD_MASK	rtl8370_reg.h	4360;"	d
RTL8370_ACL_ACT23_FORWARD_OFFSET	rtl8370_reg.h	4359;"	d
RTL8370_ACL_ACT23_POLICING_MASK	rtl8370_reg.h	4362;"	d
RTL8370_ACL_ACT23_POLICING_OFFSET	rtl8370_reg.h	4361;"	d
RTL8370_ACL_ACT23_PRIORITY_MASK	rtl8370_reg.h	4364;"	d
RTL8370_ACL_ACT23_PRIORITY_OFFSET	rtl8370_reg.h	4363;"	d
RTL8370_ACL_ACT23_SVID_MASK	rtl8370_reg.h	4366;"	d
RTL8370_ACL_ACT23_SVID_OFFSET	rtl8370_reg.h	4365;"	d
RTL8370_ACL_ACT24_CVID_MASK	rtl8370_reg.h	4406;"	d
RTL8370_ACL_ACT24_CVID_OFFSET	rtl8370_reg.h	4405;"	d
RTL8370_ACL_ACT24_FORWARD_MASK	rtl8370_reg.h	4398;"	d
RTL8370_ACL_ACT24_FORWARD_OFFSET	rtl8370_reg.h	4397;"	d
RTL8370_ACL_ACT24_POLICING_MASK	rtl8370_reg.h	4400;"	d
RTL8370_ACL_ACT24_POLICING_OFFSET	rtl8370_reg.h	4399;"	d
RTL8370_ACL_ACT24_PRIORITY_MASK	rtl8370_reg.h	4402;"	d
RTL8370_ACL_ACT24_PRIORITY_OFFSET	rtl8370_reg.h	4401;"	d
RTL8370_ACL_ACT24_SVID_MASK	rtl8370_reg.h	4404;"	d
RTL8370_ACL_ACT24_SVID_OFFSET	rtl8370_reg.h	4403;"	d
RTL8370_ACL_ACT25_CVID_MASK	rtl8370_reg.h	4394;"	d
RTL8370_ACL_ACT25_CVID_OFFSET	rtl8370_reg.h	4393;"	d
RTL8370_ACL_ACT25_FORWARD_MASK	rtl8370_reg.h	4386;"	d
RTL8370_ACL_ACT25_FORWARD_OFFSET	rtl8370_reg.h	4385;"	d
RTL8370_ACL_ACT25_POLICING_MASK	rtl8370_reg.h	4388;"	d
RTL8370_ACL_ACT25_POLICING_OFFSET	rtl8370_reg.h	4387;"	d
RTL8370_ACL_ACT25_PRIORITY_MASK	rtl8370_reg.h	4390;"	d
RTL8370_ACL_ACT25_PRIORITY_OFFSET	rtl8370_reg.h	4389;"	d
RTL8370_ACL_ACT25_SVID_MASK	rtl8370_reg.h	4392;"	d
RTL8370_ACL_ACT25_SVID_OFFSET	rtl8370_reg.h	4391;"	d
RTL8370_ACL_ACT26_CVID_MASK	rtl8370_reg.h	4432;"	d
RTL8370_ACL_ACT26_CVID_OFFSET	rtl8370_reg.h	4431;"	d
RTL8370_ACL_ACT26_FORWARD_MASK	rtl8370_reg.h	4424;"	d
RTL8370_ACL_ACT26_FORWARD_OFFSET	rtl8370_reg.h	4423;"	d
RTL8370_ACL_ACT26_POLICING_MASK	rtl8370_reg.h	4426;"	d
RTL8370_ACL_ACT26_POLICING_OFFSET	rtl8370_reg.h	4425;"	d
RTL8370_ACL_ACT26_PRIORITY_MASK	rtl8370_reg.h	4428;"	d
RTL8370_ACL_ACT26_PRIORITY_OFFSET	rtl8370_reg.h	4427;"	d
RTL8370_ACL_ACT26_SVID_MASK	rtl8370_reg.h	4430;"	d
RTL8370_ACL_ACT26_SVID_OFFSET	rtl8370_reg.h	4429;"	d
RTL8370_ACL_ACT27_CVID_MASK	rtl8370_reg.h	4420;"	d
RTL8370_ACL_ACT27_CVID_OFFSET	rtl8370_reg.h	4419;"	d
RTL8370_ACL_ACT27_FORWARD_MASK	rtl8370_reg.h	4412;"	d
RTL8370_ACL_ACT27_FORWARD_OFFSET	rtl8370_reg.h	4411;"	d
RTL8370_ACL_ACT27_POLICING_MASK	rtl8370_reg.h	4414;"	d
RTL8370_ACL_ACT27_POLICING_OFFSET	rtl8370_reg.h	4413;"	d
RTL8370_ACL_ACT27_PRIORITY_MASK	rtl8370_reg.h	4416;"	d
RTL8370_ACL_ACT27_PRIORITY_OFFSET	rtl8370_reg.h	4415;"	d
RTL8370_ACL_ACT27_SVID_MASK	rtl8370_reg.h	4418;"	d
RTL8370_ACL_ACT27_SVID_OFFSET	rtl8370_reg.h	4417;"	d
RTL8370_ACL_ACT28_CVID_MASK	rtl8370_reg.h	4458;"	d
RTL8370_ACL_ACT28_CVID_OFFSET	rtl8370_reg.h	4457;"	d
RTL8370_ACL_ACT28_FORWARD_MASK	rtl8370_reg.h	4450;"	d
RTL8370_ACL_ACT28_FORWARD_OFFSET	rtl8370_reg.h	4449;"	d
RTL8370_ACL_ACT28_POLICING_MASK	rtl8370_reg.h	4452;"	d
RTL8370_ACL_ACT28_POLICING_OFFSET	rtl8370_reg.h	4451;"	d
RTL8370_ACL_ACT28_PRIORITY_MASK	rtl8370_reg.h	4454;"	d
RTL8370_ACL_ACT28_PRIORITY_OFFSET	rtl8370_reg.h	4453;"	d
RTL8370_ACL_ACT28_SVID_MASK	rtl8370_reg.h	4456;"	d
RTL8370_ACL_ACT28_SVID_OFFSET	rtl8370_reg.h	4455;"	d
RTL8370_ACL_ACT29_CVID_MASK	rtl8370_reg.h	4446;"	d
RTL8370_ACL_ACT29_CVID_OFFSET	rtl8370_reg.h	4445;"	d
RTL8370_ACL_ACT29_FORWARD_MASK	rtl8370_reg.h	4438;"	d
RTL8370_ACL_ACT29_FORWARD_OFFSET	rtl8370_reg.h	4437;"	d
RTL8370_ACL_ACT29_POLICING_MASK	rtl8370_reg.h	4440;"	d
RTL8370_ACL_ACT29_POLICING_OFFSET	rtl8370_reg.h	4439;"	d
RTL8370_ACL_ACT29_PRIORITY_MASK	rtl8370_reg.h	4442;"	d
RTL8370_ACL_ACT29_PRIORITY_OFFSET	rtl8370_reg.h	4441;"	d
RTL8370_ACL_ACT29_SVID_MASK	rtl8370_reg.h	4444;"	d
RTL8370_ACL_ACT29_SVID_OFFSET	rtl8370_reg.h	4443;"	d
RTL8370_ACL_ACT2_CVID_MASK	rtl8370_reg.h	4120;"	d
RTL8370_ACL_ACT2_CVID_OFFSET	rtl8370_reg.h	4119;"	d
RTL8370_ACL_ACT2_FORWARD_MASK	rtl8370_reg.h	4112;"	d
RTL8370_ACL_ACT2_FORWARD_OFFSET	rtl8370_reg.h	4111;"	d
RTL8370_ACL_ACT2_POLICING_MASK	rtl8370_reg.h	4114;"	d
RTL8370_ACL_ACT2_POLICING_OFFSET	rtl8370_reg.h	4113;"	d
RTL8370_ACL_ACT2_PRIORITY_MASK	rtl8370_reg.h	4116;"	d
RTL8370_ACL_ACT2_PRIORITY_OFFSET	rtl8370_reg.h	4115;"	d
RTL8370_ACL_ACT2_SVID_MASK	rtl8370_reg.h	4118;"	d
RTL8370_ACL_ACT2_SVID_OFFSET	rtl8370_reg.h	4117;"	d
RTL8370_ACL_ACT30_CVID_MASK	rtl8370_reg.h	4484;"	d
RTL8370_ACL_ACT30_CVID_OFFSET	rtl8370_reg.h	4483;"	d
RTL8370_ACL_ACT30_FORWARD_MASK	rtl8370_reg.h	4476;"	d
RTL8370_ACL_ACT30_FORWARD_OFFSET	rtl8370_reg.h	4475;"	d
RTL8370_ACL_ACT30_POLICING_MASK	rtl8370_reg.h	4478;"	d
RTL8370_ACL_ACT30_POLICING_OFFSET	rtl8370_reg.h	4477;"	d
RTL8370_ACL_ACT30_PRIORITY_MASK	rtl8370_reg.h	4480;"	d
RTL8370_ACL_ACT30_PRIORITY_OFFSET	rtl8370_reg.h	4479;"	d
RTL8370_ACL_ACT30_SVID_MASK	rtl8370_reg.h	4482;"	d
RTL8370_ACL_ACT30_SVID_OFFSET	rtl8370_reg.h	4481;"	d
RTL8370_ACL_ACT31_CVID_MASK	rtl8370_reg.h	4472;"	d
RTL8370_ACL_ACT31_CVID_OFFSET	rtl8370_reg.h	4471;"	d
RTL8370_ACL_ACT31_FORWARD_MASK	rtl8370_reg.h	4464;"	d
RTL8370_ACL_ACT31_FORWARD_OFFSET	rtl8370_reg.h	4463;"	d
RTL8370_ACL_ACT31_POLICING_MASK	rtl8370_reg.h	4466;"	d
RTL8370_ACL_ACT31_POLICING_OFFSET	rtl8370_reg.h	4465;"	d
RTL8370_ACL_ACT31_PRIORITY_MASK	rtl8370_reg.h	4468;"	d
RTL8370_ACL_ACT31_PRIORITY_OFFSET	rtl8370_reg.h	4467;"	d
RTL8370_ACL_ACT31_SVID_MASK	rtl8370_reg.h	4470;"	d
RTL8370_ACL_ACT31_SVID_OFFSET	rtl8370_reg.h	4469;"	d
RTL8370_ACL_ACT32_CVID_MASK	rtl8370_reg.h	4510;"	d
RTL8370_ACL_ACT32_CVID_OFFSET	rtl8370_reg.h	4509;"	d
RTL8370_ACL_ACT32_FORWARD_MASK	rtl8370_reg.h	4502;"	d
RTL8370_ACL_ACT32_FORWARD_OFFSET	rtl8370_reg.h	4501;"	d
RTL8370_ACL_ACT32_POLICING_MASK	rtl8370_reg.h	4504;"	d
RTL8370_ACL_ACT32_POLICING_OFFSET	rtl8370_reg.h	4503;"	d
RTL8370_ACL_ACT32_PRIORITY_MASK	rtl8370_reg.h	4506;"	d
RTL8370_ACL_ACT32_PRIORITY_OFFSET	rtl8370_reg.h	4505;"	d
RTL8370_ACL_ACT32_SVID_MASK	rtl8370_reg.h	4508;"	d
RTL8370_ACL_ACT32_SVID_OFFSET	rtl8370_reg.h	4507;"	d
RTL8370_ACL_ACT33_CVID_MASK	rtl8370_reg.h	4498;"	d
RTL8370_ACL_ACT33_CVID_OFFSET	rtl8370_reg.h	4497;"	d
RTL8370_ACL_ACT33_FORWARD_MASK	rtl8370_reg.h	4490;"	d
RTL8370_ACL_ACT33_FORWARD_OFFSET	rtl8370_reg.h	4489;"	d
RTL8370_ACL_ACT33_POLICING_MASK	rtl8370_reg.h	4492;"	d
RTL8370_ACL_ACT33_POLICING_OFFSET	rtl8370_reg.h	4491;"	d
RTL8370_ACL_ACT33_PRIORITY_MASK	rtl8370_reg.h	4494;"	d
RTL8370_ACL_ACT33_PRIORITY_OFFSET	rtl8370_reg.h	4493;"	d
RTL8370_ACL_ACT33_SVID_MASK	rtl8370_reg.h	4496;"	d
RTL8370_ACL_ACT33_SVID_OFFSET	rtl8370_reg.h	4495;"	d
RTL8370_ACL_ACT34_CVID_MASK	rtl8370_reg.h	4536;"	d
RTL8370_ACL_ACT34_CVID_OFFSET	rtl8370_reg.h	4535;"	d
RTL8370_ACL_ACT34_FORWARD_MASK	rtl8370_reg.h	4528;"	d
RTL8370_ACL_ACT34_FORWARD_OFFSET	rtl8370_reg.h	4527;"	d
RTL8370_ACL_ACT34_POLICING_MASK	rtl8370_reg.h	4530;"	d
RTL8370_ACL_ACT34_POLICING_OFFSET	rtl8370_reg.h	4529;"	d
RTL8370_ACL_ACT34_PRIORITY_MASK	rtl8370_reg.h	4532;"	d
RTL8370_ACL_ACT34_PRIORITY_OFFSET	rtl8370_reg.h	4531;"	d
RTL8370_ACL_ACT34_SVID_MASK	rtl8370_reg.h	4534;"	d
RTL8370_ACL_ACT34_SVID_OFFSET	rtl8370_reg.h	4533;"	d
RTL8370_ACL_ACT35_CVID_MASK	rtl8370_reg.h	4524;"	d
RTL8370_ACL_ACT35_CVID_OFFSET	rtl8370_reg.h	4523;"	d
RTL8370_ACL_ACT35_FORWARD_MASK	rtl8370_reg.h	4516;"	d
RTL8370_ACL_ACT35_FORWARD_OFFSET	rtl8370_reg.h	4515;"	d
RTL8370_ACL_ACT35_POLICING_MASK	rtl8370_reg.h	4518;"	d
RTL8370_ACL_ACT35_POLICING_OFFSET	rtl8370_reg.h	4517;"	d
RTL8370_ACL_ACT35_PRIORITY_MASK	rtl8370_reg.h	4520;"	d
RTL8370_ACL_ACT35_PRIORITY_OFFSET	rtl8370_reg.h	4519;"	d
RTL8370_ACL_ACT35_SVID_MASK	rtl8370_reg.h	4522;"	d
RTL8370_ACL_ACT35_SVID_OFFSET	rtl8370_reg.h	4521;"	d
RTL8370_ACL_ACT36_CVID_MASK	rtl8370_reg.h	4562;"	d
RTL8370_ACL_ACT36_CVID_OFFSET	rtl8370_reg.h	4561;"	d
RTL8370_ACL_ACT36_FORWARD_MASK	rtl8370_reg.h	4554;"	d
RTL8370_ACL_ACT36_FORWARD_OFFSET	rtl8370_reg.h	4553;"	d
RTL8370_ACL_ACT36_POLICING_MASK	rtl8370_reg.h	4556;"	d
RTL8370_ACL_ACT36_POLICING_OFFSET	rtl8370_reg.h	4555;"	d
RTL8370_ACL_ACT36_PRIORITY_MASK	rtl8370_reg.h	4558;"	d
RTL8370_ACL_ACT36_PRIORITY_OFFSET	rtl8370_reg.h	4557;"	d
RTL8370_ACL_ACT36_SVID_MASK	rtl8370_reg.h	4560;"	d
RTL8370_ACL_ACT36_SVID_OFFSET	rtl8370_reg.h	4559;"	d
RTL8370_ACL_ACT37_CVID_MASK	rtl8370_reg.h	4550;"	d
RTL8370_ACL_ACT37_CVID_OFFSET	rtl8370_reg.h	4549;"	d
RTL8370_ACL_ACT37_FORWARD_MASK	rtl8370_reg.h	4542;"	d
RTL8370_ACL_ACT37_FORWARD_OFFSET	rtl8370_reg.h	4541;"	d
RTL8370_ACL_ACT37_POLICING_MASK	rtl8370_reg.h	4544;"	d
RTL8370_ACL_ACT37_POLICING_OFFSET	rtl8370_reg.h	4543;"	d
RTL8370_ACL_ACT37_PRIORITY_MASK	rtl8370_reg.h	4546;"	d
RTL8370_ACL_ACT37_PRIORITY_OFFSET	rtl8370_reg.h	4545;"	d
RTL8370_ACL_ACT37_SVID_MASK	rtl8370_reg.h	4548;"	d
RTL8370_ACL_ACT37_SVID_OFFSET	rtl8370_reg.h	4547;"	d
RTL8370_ACL_ACT38_CVID_MASK	rtl8370_reg.h	4588;"	d
RTL8370_ACL_ACT38_CVID_OFFSET	rtl8370_reg.h	4587;"	d
RTL8370_ACL_ACT38_FORWARD_MASK	rtl8370_reg.h	4580;"	d
RTL8370_ACL_ACT38_FORWARD_OFFSET	rtl8370_reg.h	4579;"	d
RTL8370_ACL_ACT38_POLICING_MASK	rtl8370_reg.h	4582;"	d
RTL8370_ACL_ACT38_POLICING_OFFSET	rtl8370_reg.h	4581;"	d
RTL8370_ACL_ACT38_PRIORITY_MASK	rtl8370_reg.h	4584;"	d
RTL8370_ACL_ACT38_PRIORITY_OFFSET	rtl8370_reg.h	4583;"	d
RTL8370_ACL_ACT38_SVID_MASK	rtl8370_reg.h	4586;"	d
RTL8370_ACL_ACT38_SVID_OFFSET	rtl8370_reg.h	4585;"	d
RTL8370_ACL_ACT39_CVID_MASK	rtl8370_reg.h	4576;"	d
RTL8370_ACL_ACT39_CVID_OFFSET	rtl8370_reg.h	4575;"	d
RTL8370_ACL_ACT39_FORWARD_MASK	rtl8370_reg.h	4568;"	d
RTL8370_ACL_ACT39_FORWARD_OFFSET	rtl8370_reg.h	4567;"	d
RTL8370_ACL_ACT39_POLICING_MASK	rtl8370_reg.h	4570;"	d
RTL8370_ACL_ACT39_POLICING_OFFSET	rtl8370_reg.h	4569;"	d
RTL8370_ACL_ACT39_PRIORITY_MASK	rtl8370_reg.h	4572;"	d
RTL8370_ACL_ACT39_PRIORITY_OFFSET	rtl8370_reg.h	4571;"	d
RTL8370_ACL_ACT39_SVID_MASK	rtl8370_reg.h	4574;"	d
RTL8370_ACL_ACT39_SVID_OFFSET	rtl8370_reg.h	4573;"	d
RTL8370_ACL_ACT3_CVID_MASK	rtl8370_reg.h	4108;"	d
RTL8370_ACL_ACT3_CVID_OFFSET	rtl8370_reg.h	4107;"	d
RTL8370_ACL_ACT3_FORWARD_MASK	rtl8370_reg.h	4100;"	d
RTL8370_ACL_ACT3_FORWARD_OFFSET	rtl8370_reg.h	4099;"	d
RTL8370_ACL_ACT3_POLICING_MASK	rtl8370_reg.h	4102;"	d
RTL8370_ACL_ACT3_POLICING_OFFSET	rtl8370_reg.h	4101;"	d
RTL8370_ACL_ACT3_PRIORITY_MASK	rtl8370_reg.h	4104;"	d
RTL8370_ACL_ACT3_PRIORITY_OFFSET	rtl8370_reg.h	4103;"	d
RTL8370_ACL_ACT3_SVID_MASK	rtl8370_reg.h	4106;"	d
RTL8370_ACL_ACT3_SVID_OFFSET	rtl8370_reg.h	4105;"	d
RTL8370_ACL_ACT40_CVID_MASK	rtl8370_reg.h	4614;"	d
RTL8370_ACL_ACT40_CVID_OFFSET	rtl8370_reg.h	4613;"	d
RTL8370_ACL_ACT40_FORWARD_MASK	rtl8370_reg.h	4606;"	d
RTL8370_ACL_ACT40_FORWARD_OFFSET	rtl8370_reg.h	4605;"	d
RTL8370_ACL_ACT40_POLICING_MASK	rtl8370_reg.h	4608;"	d
RTL8370_ACL_ACT40_POLICING_OFFSET	rtl8370_reg.h	4607;"	d
RTL8370_ACL_ACT40_PRIORITY_MASK	rtl8370_reg.h	4610;"	d
RTL8370_ACL_ACT40_PRIORITY_OFFSET	rtl8370_reg.h	4609;"	d
RTL8370_ACL_ACT40_SVID_MASK	rtl8370_reg.h	4612;"	d
RTL8370_ACL_ACT40_SVID_OFFSET	rtl8370_reg.h	4611;"	d
RTL8370_ACL_ACT41_CVID_MASK	rtl8370_reg.h	4602;"	d
RTL8370_ACL_ACT41_CVID_OFFSET	rtl8370_reg.h	4601;"	d
RTL8370_ACL_ACT41_FORWARD_MASK	rtl8370_reg.h	4594;"	d
RTL8370_ACL_ACT41_FORWARD_OFFSET	rtl8370_reg.h	4593;"	d
RTL8370_ACL_ACT41_POLICING_MASK	rtl8370_reg.h	4596;"	d
RTL8370_ACL_ACT41_POLICING_OFFSET	rtl8370_reg.h	4595;"	d
RTL8370_ACL_ACT41_PRIORITY_MASK	rtl8370_reg.h	4598;"	d
RTL8370_ACL_ACT41_PRIORITY_OFFSET	rtl8370_reg.h	4597;"	d
RTL8370_ACL_ACT41_SVID_MASK	rtl8370_reg.h	4600;"	d
RTL8370_ACL_ACT41_SVID_OFFSET	rtl8370_reg.h	4599;"	d
RTL8370_ACL_ACT42_CVID_MASK	rtl8370_reg.h	4640;"	d
RTL8370_ACL_ACT42_CVID_OFFSET	rtl8370_reg.h	4639;"	d
RTL8370_ACL_ACT42_FORWARD_MASK	rtl8370_reg.h	4632;"	d
RTL8370_ACL_ACT42_FORWARD_OFFSET	rtl8370_reg.h	4631;"	d
RTL8370_ACL_ACT42_POLICING_MASK	rtl8370_reg.h	4634;"	d
RTL8370_ACL_ACT42_POLICING_OFFSET	rtl8370_reg.h	4633;"	d
RTL8370_ACL_ACT42_PRIORITY_MASK	rtl8370_reg.h	4636;"	d
RTL8370_ACL_ACT42_PRIORITY_OFFSET	rtl8370_reg.h	4635;"	d
RTL8370_ACL_ACT42_SVID_MASK	rtl8370_reg.h	4638;"	d
RTL8370_ACL_ACT42_SVID_OFFSET	rtl8370_reg.h	4637;"	d
RTL8370_ACL_ACT43_CVID_MASK	rtl8370_reg.h	4628;"	d
RTL8370_ACL_ACT43_CVID_OFFSET	rtl8370_reg.h	4627;"	d
RTL8370_ACL_ACT43_FORWARD_MASK	rtl8370_reg.h	4620;"	d
RTL8370_ACL_ACT43_FORWARD_OFFSET	rtl8370_reg.h	4619;"	d
RTL8370_ACL_ACT43_POLICING_MASK	rtl8370_reg.h	4622;"	d
RTL8370_ACL_ACT43_POLICING_OFFSET	rtl8370_reg.h	4621;"	d
RTL8370_ACL_ACT43_PRIORITY_MASK	rtl8370_reg.h	4624;"	d
RTL8370_ACL_ACT43_PRIORITY_OFFSET	rtl8370_reg.h	4623;"	d
RTL8370_ACL_ACT43_SVID_MASK	rtl8370_reg.h	4626;"	d
RTL8370_ACL_ACT43_SVID_OFFSET	rtl8370_reg.h	4625;"	d
RTL8370_ACL_ACT44_CVID_MASK	rtl8370_reg.h	4666;"	d
RTL8370_ACL_ACT44_CVID_OFFSET	rtl8370_reg.h	4665;"	d
RTL8370_ACL_ACT44_FORWARD_MASK	rtl8370_reg.h	4658;"	d
RTL8370_ACL_ACT44_FORWARD_OFFSET	rtl8370_reg.h	4657;"	d
RTL8370_ACL_ACT44_POLICING_MASK	rtl8370_reg.h	4660;"	d
RTL8370_ACL_ACT44_POLICING_OFFSET	rtl8370_reg.h	4659;"	d
RTL8370_ACL_ACT44_PRIORITY_MASK	rtl8370_reg.h	4662;"	d
RTL8370_ACL_ACT44_PRIORITY_OFFSET	rtl8370_reg.h	4661;"	d
RTL8370_ACL_ACT44_SVID_MASK	rtl8370_reg.h	4664;"	d
RTL8370_ACL_ACT44_SVID_OFFSET	rtl8370_reg.h	4663;"	d
RTL8370_ACL_ACT45_CVID_MASK	rtl8370_reg.h	4654;"	d
RTL8370_ACL_ACT45_CVID_OFFSET	rtl8370_reg.h	4653;"	d
RTL8370_ACL_ACT45_FORWARD_MASK	rtl8370_reg.h	4646;"	d
RTL8370_ACL_ACT45_FORWARD_OFFSET	rtl8370_reg.h	4645;"	d
RTL8370_ACL_ACT45_POLICING_MASK	rtl8370_reg.h	4648;"	d
RTL8370_ACL_ACT45_POLICING_OFFSET	rtl8370_reg.h	4647;"	d
RTL8370_ACL_ACT45_PRIORITY_MASK	rtl8370_reg.h	4650;"	d
RTL8370_ACL_ACT45_PRIORITY_OFFSET	rtl8370_reg.h	4649;"	d
RTL8370_ACL_ACT45_SVID_MASK	rtl8370_reg.h	4652;"	d
RTL8370_ACL_ACT45_SVID_OFFSET	rtl8370_reg.h	4651;"	d
RTL8370_ACL_ACT46_CVID_MASK	rtl8370_reg.h	4692;"	d
RTL8370_ACL_ACT46_CVID_OFFSET	rtl8370_reg.h	4691;"	d
RTL8370_ACL_ACT46_FORWARD_MASK	rtl8370_reg.h	4684;"	d
RTL8370_ACL_ACT46_FORWARD_OFFSET	rtl8370_reg.h	4683;"	d
RTL8370_ACL_ACT46_POLICING_MASK	rtl8370_reg.h	4686;"	d
RTL8370_ACL_ACT46_POLICING_OFFSET	rtl8370_reg.h	4685;"	d
RTL8370_ACL_ACT46_PRIORITY_MASK	rtl8370_reg.h	4688;"	d
RTL8370_ACL_ACT46_PRIORITY_OFFSET	rtl8370_reg.h	4687;"	d
RTL8370_ACL_ACT46_SVID_MASK	rtl8370_reg.h	4690;"	d
RTL8370_ACL_ACT46_SVID_OFFSET	rtl8370_reg.h	4689;"	d
RTL8370_ACL_ACT47_CVID_MASK	rtl8370_reg.h	4680;"	d
RTL8370_ACL_ACT47_CVID_OFFSET	rtl8370_reg.h	4679;"	d
RTL8370_ACL_ACT47_FORWARD_MASK	rtl8370_reg.h	4672;"	d
RTL8370_ACL_ACT47_FORWARD_OFFSET	rtl8370_reg.h	4671;"	d
RTL8370_ACL_ACT47_POLICING_MASK	rtl8370_reg.h	4674;"	d
RTL8370_ACL_ACT47_POLICING_OFFSET	rtl8370_reg.h	4673;"	d
RTL8370_ACL_ACT47_PRIORITY_MASK	rtl8370_reg.h	4676;"	d
RTL8370_ACL_ACT47_PRIORITY_OFFSET	rtl8370_reg.h	4675;"	d
RTL8370_ACL_ACT47_SVID_MASK	rtl8370_reg.h	4678;"	d
RTL8370_ACL_ACT47_SVID_OFFSET	rtl8370_reg.h	4677;"	d
RTL8370_ACL_ACT48_CVID_MASK	rtl8370_reg.h	4718;"	d
RTL8370_ACL_ACT48_CVID_OFFSET	rtl8370_reg.h	4717;"	d
RTL8370_ACL_ACT48_FORWARD_MASK	rtl8370_reg.h	4710;"	d
RTL8370_ACL_ACT48_FORWARD_OFFSET	rtl8370_reg.h	4709;"	d
RTL8370_ACL_ACT48_POLICING_MASK	rtl8370_reg.h	4712;"	d
RTL8370_ACL_ACT48_POLICING_OFFSET	rtl8370_reg.h	4711;"	d
RTL8370_ACL_ACT48_PRIORITY_MASK	rtl8370_reg.h	4714;"	d
RTL8370_ACL_ACT48_PRIORITY_OFFSET	rtl8370_reg.h	4713;"	d
RTL8370_ACL_ACT48_SVID_MASK	rtl8370_reg.h	4716;"	d
RTL8370_ACL_ACT48_SVID_OFFSET	rtl8370_reg.h	4715;"	d
RTL8370_ACL_ACT49_CVID_MASK	rtl8370_reg.h	4706;"	d
RTL8370_ACL_ACT49_CVID_OFFSET	rtl8370_reg.h	4705;"	d
RTL8370_ACL_ACT49_FORWARD_MASK	rtl8370_reg.h	4698;"	d
RTL8370_ACL_ACT49_FORWARD_OFFSET	rtl8370_reg.h	4697;"	d
RTL8370_ACL_ACT49_POLICING_MASK	rtl8370_reg.h	4700;"	d
RTL8370_ACL_ACT49_POLICING_OFFSET	rtl8370_reg.h	4699;"	d
RTL8370_ACL_ACT49_PRIORITY_MASK	rtl8370_reg.h	4702;"	d
RTL8370_ACL_ACT49_PRIORITY_OFFSET	rtl8370_reg.h	4701;"	d
RTL8370_ACL_ACT49_SVID_MASK	rtl8370_reg.h	4704;"	d
RTL8370_ACL_ACT49_SVID_OFFSET	rtl8370_reg.h	4703;"	d
RTL8370_ACL_ACT4_CVID_MASK	rtl8370_reg.h	4146;"	d
RTL8370_ACL_ACT4_CVID_OFFSET	rtl8370_reg.h	4145;"	d
RTL8370_ACL_ACT4_FORWARD_MASK	rtl8370_reg.h	4138;"	d
RTL8370_ACL_ACT4_FORWARD_OFFSET	rtl8370_reg.h	4137;"	d
RTL8370_ACL_ACT4_POLICING_MASK	rtl8370_reg.h	4140;"	d
RTL8370_ACL_ACT4_POLICING_OFFSET	rtl8370_reg.h	4139;"	d
RTL8370_ACL_ACT4_PRIORITY_MASK	rtl8370_reg.h	4142;"	d
RTL8370_ACL_ACT4_PRIORITY_OFFSET	rtl8370_reg.h	4141;"	d
RTL8370_ACL_ACT4_SVID_MASK	rtl8370_reg.h	4144;"	d
RTL8370_ACL_ACT4_SVID_OFFSET	rtl8370_reg.h	4143;"	d
RTL8370_ACL_ACT50_CVID_MASK	rtl8370_reg.h	4744;"	d
RTL8370_ACL_ACT50_CVID_OFFSET	rtl8370_reg.h	4743;"	d
RTL8370_ACL_ACT50_FORWARD_MASK	rtl8370_reg.h	4736;"	d
RTL8370_ACL_ACT50_FORWARD_OFFSET	rtl8370_reg.h	4735;"	d
RTL8370_ACL_ACT50_POLICING_MASK	rtl8370_reg.h	4738;"	d
RTL8370_ACL_ACT50_POLICING_OFFSET	rtl8370_reg.h	4737;"	d
RTL8370_ACL_ACT50_PRIORITY_MASK	rtl8370_reg.h	4740;"	d
RTL8370_ACL_ACT50_PRIORITY_OFFSET	rtl8370_reg.h	4739;"	d
RTL8370_ACL_ACT50_SVID_MASK	rtl8370_reg.h	4742;"	d
RTL8370_ACL_ACT50_SVID_OFFSET	rtl8370_reg.h	4741;"	d
RTL8370_ACL_ACT51_CVID_MASK	rtl8370_reg.h	4732;"	d
RTL8370_ACL_ACT51_CVID_OFFSET	rtl8370_reg.h	4731;"	d
RTL8370_ACL_ACT51_FORWARD_MASK	rtl8370_reg.h	4724;"	d
RTL8370_ACL_ACT51_FORWARD_OFFSET	rtl8370_reg.h	4723;"	d
RTL8370_ACL_ACT51_POLICING_MASK	rtl8370_reg.h	4726;"	d
RTL8370_ACL_ACT51_POLICING_OFFSET	rtl8370_reg.h	4725;"	d
RTL8370_ACL_ACT51_PRIORITY_MASK	rtl8370_reg.h	4728;"	d
RTL8370_ACL_ACT51_PRIORITY_OFFSET	rtl8370_reg.h	4727;"	d
RTL8370_ACL_ACT51_SVID_MASK	rtl8370_reg.h	4730;"	d
RTL8370_ACL_ACT51_SVID_OFFSET	rtl8370_reg.h	4729;"	d
RTL8370_ACL_ACT52_CVID_MASK	rtl8370_reg.h	4770;"	d
RTL8370_ACL_ACT52_CVID_OFFSET	rtl8370_reg.h	4769;"	d
RTL8370_ACL_ACT52_FORWARD_MASK	rtl8370_reg.h	4762;"	d
RTL8370_ACL_ACT52_FORWARD_OFFSET	rtl8370_reg.h	4761;"	d
RTL8370_ACL_ACT52_POLICING_MASK	rtl8370_reg.h	4764;"	d
RTL8370_ACL_ACT52_POLICING_OFFSET	rtl8370_reg.h	4763;"	d
RTL8370_ACL_ACT52_PRIORITY_MASK	rtl8370_reg.h	4766;"	d
RTL8370_ACL_ACT52_PRIORITY_OFFSET	rtl8370_reg.h	4765;"	d
RTL8370_ACL_ACT52_SVID_MASK	rtl8370_reg.h	4768;"	d
RTL8370_ACL_ACT52_SVID_OFFSET	rtl8370_reg.h	4767;"	d
RTL8370_ACL_ACT53_CVID_MASK	rtl8370_reg.h	4758;"	d
RTL8370_ACL_ACT53_CVID_OFFSET	rtl8370_reg.h	4757;"	d
RTL8370_ACL_ACT53_FORWARD_MASK	rtl8370_reg.h	4750;"	d
RTL8370_ACL_ACT53_FORWARD_OFFSET	rtl8370_reg.h	4749;"	d
RTL8370_ACL_ACT53_POLICING_MASK	rtl8370_reg.h	4752;"	d
RTL8370_ACL_ACT53_POLICING_OFFSET	rtl8370_reg.h	4751;"	d
RTL8370_ACL_ACT53_PRIORITY_MASK	rtl8370_reg.h	4754;"	d
RTL8370_ACL_ACT53_PRIORITY_OFFSET	rtl8370_reg.h	4753;"	d
RTL8370_ACL_ACT53_SVID_MASK	rtl8370_reg.h	4756;"	d
RTL8370_ACL_ACT53_SVID_OFFSET	rtl8370_reg.h	4755;"	d
RTL8370_ACL_ACT54_CVID_MASK	rtl8370_reg.h	4796;"	d
RTL8370_ACL_ACT54_CVID_OFFSET	rtl8370_reg.h	4795;"	d
RTL8370_ACL_ACT54_FORWARD_MASK	rtl8370_reg.h	4788;"	d
RTL8370_ACL_ACT54_FORWARD_OFFSET	rtl8370_reg.h	4787;"	d
RTL8370_ACL_ACT54_POLICING_MASK	rtl8370_reg.h	4790;"	d
RTL8370_ACL_ACT54_POLICING_OFFSET	rtl8370_reg.h	4789;"	d
RTL8370_ACL_ACT54_PRIORITY_MASK	rtl8370_reg.h	4792;"	d
RTL8370_ACL_ACT54_PRIORITY_OFFSET	rtl8370_reg.h	4791;"	d
RTL8370_ACL_ACT54_SVID_MASK	rtl8370_reg.h	4794;"	d
RTL8370_ACL_ACT54_SVID_OFFSET	rtl8370_reg.h	4793;"	d
RTL8370_ACL_ACT55_CVID_MASK	rtl8370_reg.h	4784;"	d
RTL8370_ACL_ACT55_CVID_OFFSET	rtl8370_reg.h	4783;"	d
RTL8370_ACL_ACT55_FORWARD_MASK	rtl8370_reg.h	4776;"	d
RTL8370_ACL_ACT55_FORWARD_OFFSET	rtl8370_reg.h	4775;"	d
RTL8370_ACL_ACT55_POLICING_MASK	rtl8370_reg.h	4778;"	d
RTL8370_ACL_ACT55_POLICING_OFFSET	rtl8370_reg.h	4777;"	d
RTL8370_ACL_ACT55_PRIORITY_MASK	rtl8370_reg.h	4780;"	d
RTL8370_ACL_ACT55_PRIORITY_OFFSET	rtl8370_reg.h	4779;"	d
RTL8370_ACL_ACT55_SVID_MASK	rtl8370_reg.h	4782;"	d
RTL8370_ACL_ACT55_SVID_OFFSET	rtl8370_reg.h	4781;"	d
RTL8370_ACL_ACT56_CVID_MASK	rtl8370_reg.h	4822;"	d
RTL8370_ACL_ACT56_CVID_OFFSET	rtl8370_reg.h	4821;"	d
RTL8370_ACL_ACT56_FORWARD_MASK	rtl8370_reg.h	4814;"	d
RTL8370_ACL_ACT56_FORWARD_OFFSET	rtl8370_reg.h	4813;"	d
RTL8370_ACL_ACT56_POLICING_MASK	rtl8370_reg.h	4816;"	d
RTL8370_ACL_ACT56_POLICING_OFFSET	rtl8370_reg.h	4815;"	d
RTL8370_ACL_ACT56_PRIORITY_MASK	rtl8370_reg.h	4818;"	d
RTL8370_ACL_ACT56_PRIORITY_OFFSET	rtl8370_reg.h	4817;"	d
RTL8370_ACL_ACT56_SVID_MASK	rtl8370_reg.h	4820;"	d
RTL8370_ACL_ACT56_SVID_OFFSET	rtl8370_reg.h	4819;"	d
RTL8370_ACL_ACT57_CVID_MASK	rtl8370_reg.h	4810;"	d
RTL8370_ACL_ACT57_CVID_OFFSET	rtl8370_reg.h	4809;"	d
RTL8370_ACL_ACT57_FORWARD_MASK	rtl8370_reg.h	4802;"	d
RTL8370_ACL_ACT57_FORWARD_OFFSET	rtl8370_reg.h	4801;"	d
RTL8370_ACL_ACT57_POLICING_MASK	rtl8370_reg.h	4804;"	d
RTL8370_ACL_ACT57_POLICING_OFFSET	rtl8370_reg.h	4803;"	d
RTL8370_ACL_ACT57_PRIORITY_MASK	rtl8370_reg.h	4806;"	d
RTL8370_ACL_ACT57_PRIORITY_OFFSET	rtl8370_reg.h	4805;"	d
RTL8370_ACL_ACT57_SVID_MASK	rtl8370_reg.h	4808;"	d
RTL8370_ACL_ACT57_SVID_OFFSET	rtl8370_reg.h	4807;"	d
RTL8370_ACL_ACT58_CVID_MASK	rtl8370_reg.h	4848;"	d
RTL8370_ACL_ACT58_CVID_OFFSET	rtl8370_reg.h	4847;"	d
RTL8370_ACL_ACT58_FORWARD_MASK	rtl8370_reg.h	4840;"	d
RTL8370_ACL_ACT58_FORWARD_OFFSET	rtl8370_reg.h	4839;"	d
RTL8370_ACL_ACT58_POLICING_MASK	rtl8370_reg.h	4842;"	d
RTL8370_ACL_ACT58_POLICING_OFFSET	rtl8370_reg.h	4841;"	d
RTL8370_ACL_ACT58_PRIORITY_MASK	rtl8370_reg.h	4844;"	d
RTL8370_ACL_ACT58_PRIORITY_OFFSET	rtl8370_reg.h	4843;"	d
RTL8370_ACL_ACT58_SVID_MASK	rtl8370_reg.h	4846;"	d
RTL8370_ACL_ACT58_SVID_OFFSET	rtl8370_reg.h	4845;"	d
RTL8370_ACL_ACT59_CVID_MASK	rtl8370_reg.h	4836;"	d
RTL8370_ACL_ACT59_CVID_OFFSET	rtl8370_reg.h	4835;"	d
RTL8370_ACL_ACT59_FORWARD_MASK	rtl8370_reg.h	4828;"	d
RTL8370_ACL_ACT59_FORWARD_OFFSET	rtl8370_reg.h	4827;"	d
RTL8370_ACL_ACT59_POLICING_MASK	rtl8370_reg.h	4830;"	d
RTL8370_ACL_ACT59_POLICING_OFFSET	rtl8370_reg.h	4829;"	d
RTL8370_ACL_ACT59_PRIORITY_MASK	rtl8370_reg.h	4832;"	d
RTL8370_ACL_ACT59_PRIORITY_OFFSET	rtl8370_reg.h	4831;"	d
RTL8370_ACL_ACT59_SVID_MASK	rtl8370_reg.h	4834;"	d
RTL8370_ACL_ACT59_SVID_OFFSET	rtl8370_reg.h	4833;"	d
RTL8370_ACL_ACT5_CVID_MASK	rtl8370_reg.h	4134;"	d
RTL8370_ACL_ACT5_CVID_OFFSET	rtl8370_reg.h	4133;"	d
RTL8370_ACL_ACT5_FORWARD_MASK	rtl8370_reg.h	4126;"	d
RTL8370_ACL_ACT5_FORWARD_OFFSET	rtl8370_reg.h	4125;"	d
RTL8370_ACL_ACT5_POLICING_MASK	rtl8370_reg.h	4128;"	d
RTL8370_ACL_ACT5_POLICING_OFFSET	rtl8370_reg.h	4127;"	d
RTL8370_ACL_ACT5_PRIORITY_MASK	rtl8370_reg.h	4130;"	d
RTL8370_ACL_ACT5_PRIORITY_OFFSET	rtl8370_reg.h	4129;"	d
RTL8370_ACL_ACT5_SVID_MASK	rtl8370_reg.h	4132;"	d
RTL8370_ACL_ACT5_SVID_OFFSET	rtl8370_reg.h	4131;"	d
RTL8370_ACL_ACT60_CVID_MASK	rtl8370_reg.h	4874;"	d
RTL8370_ACL_ACT60_CVID_OFFSET	rtl8370_reg.h	4873;"	d
RTL8370_ACL_ACT60_FORWARD_MASK	rtl8370_reg.h	4866;"	d
RTL8370_ACL_ACT60_FORWARD_OFFSET	rtl8370_reg.h	4865;"	d
RTL8370_ACL_ACT60_POLICING_MASK	rtl8370_reg.h	4868;"	d
RTL8370_ACL_ACT60_POLICING_OFFSET	rtl8370_reg.h	4867;"	d
RTL8370_ACL_ACT60_PRIORITY_MASK	rtl8370_reg.h	4870;"	d
RTL8370_ACL_ACT60_PRIORITY_OFFSET	rtl8370_reg.h	4869;"	d
RTL8370_ACL_ACT60_SVID_MASK	rtl8370_reg.h	4872;"	d
RTL8370_ACL_ACT60_SVID_OFFSET	rtl8370_reg.h	4871;"	d
RTL8370_ACL_ACT61_CVID_MASK	rtl8370_reg.h	4862;"	d
RTL8370_ACL_ACT61_CVID_OFFSET	rtl8370_reg.h	4861;"	d
RTL8370_ACL_ACT61_FORWARD_MASK	rtl8370_reg.h	4854;"	d
RTL8370_ACL_ACT61_FORWARD_OFFSET	rtl8370_reg.h	4853;"	d
RTL8370_ACL_ACT61_POLICING_MASK	rtl8370_reg.h	4856;"	d
RTL8370_ACL_ACT61_POLICING_OFFSET	rtl8370_reg.h	4855;"	d
RTL8370_ACL_ACT61_PRIORITY_MASK	rtl8370_reg.h	4858;"	d
RTL8370_ACL_ACT61_PRIORITY_OFFSET	rtl8370_reg.h	4857;"	d
RTL8370_ACL_ACT61_SVID_MASK	rtl8370_reg.h	4860;"	d
RTL8370_ACL_ACT61_SVID_OFFSET	rtl8370_reg.h	4859;"	d
RTL8370_ACL_ACT62_CVID_MASK	rtl8370_reg.h	4900;"	d
RTL8370_ACL_ACT62_CVID_OFFSET	rtl8370_reg.h	4899;"	d
RTL8370_ACL_ACT62_FORWARD_MASK	rtl8370_reg.h	4892;"	d
RTL8370_ACL_ACT62_FORWARD_OFFSET	rtl8370_reg.h	4891;"	d
RTL8370_ACL_ACT62_POLICING_MASK	rtl8370_reg.h	4894;"	d
RTL8370_ACL_ACT62_POLICING_OFFSET	rtl8370_reg.h	4893;"	d
RTL8370_ACL_ACT62_PRIORITY_MASK	rtl8370_reg.h	4896;"	d
RTL8370_ACL_ACT62_PRIORITY_OFFSET	rtl8370_reg.h	4895;"	d
RTL8370_ACL_ACT62_SVID_MASK	rtl8370_reg.h	4898;"	d
RTL8370_ACL_ACT62_SVID_OFFSET	rtl8370_reg.h	4897;"	d
RTL8370_ACL_ACT63_CVID_MASK	rtl8370_reg.h	4888;"	d
RTL8370_ACL_ACT63_CVID_OFFSET	rtl8370_reg.h	4887;"	d
RTL8370_ACL_ACT63_FORWARD_MASK	rtl8370_reg.h	4880;"	d
RTL8370_ACL_ACT63_FORWARD_OFFSET	rtl8370_reg.h	4879;"	d
RTL8370_ACL_ACT63_POLICING_MASK	rtl8370_reg.h	4882;"	d
RTL8370_ACL_ACT63_POLICING_OFFSET	rtl8370_reg.h	4881;"	d
RTL8370_ACL_ACT63_PRIORITY_MASK	rtl8370_reg.h	4884;"	d
RTL8370_ACL_ACT63_PRIORITY_OFFSET	rtl8370_reg.h	4883;"	d
RTL8370_ACL_ACT63_SVID_MASK	rtl8370_reg.h	4886;"	d
RTL8370_ACL_ACT63_SVID_OFFSET	rtl8370_reg.h	4885;"	d
RTL8370_ACL_ACT64_CVID_MASK	rtl8370_reg.h	4926;"	d
RTL8370_ACL_ACT64_CVID_OFFSET	rtl8370_reg.h	4925;"	d
RTL8370_ACL_ACT64_FORWARD_MASK	rtl8370_reg.h	4918;"	d
RTL8370_ACL_ACT64_FORWARD_OFFSET	rtl8370_reg.h	4917;"	d
RTL8370_ACL_ACT64_POLICING_MASK	rtl8370_reg.h	4920;"	d
RTL8370_ACL_ACT64_POLICING_OFFSET	rtl8370_reg.h	4919;"	d
RTL8370_ACL_ACT64_PRIORITY_MASK	rtl8370_reg.h	4922;"	d
RTL8370_ACL_ACT64_PRIORITY_OFFSET	rtl8370_reg.h	4921;"	d
RTL8370_ACL_ACT64_SVID_MASK	rtl8370_reg.h	4924;"	d
RTL8370_ACL_ACT64_SVID_OFFSET	rtl8370_reg.h	4923;"	d
RTL8370_ACL_ACT65_CVID_MASK	rtl8370_reg.h	4914;"	d
RTL8370_ACL_ACT65_CVID_OFFSET	rtl8370_reg.h	4913;"	d
RTL8370_ACL_ACT65_FORWARD_MASK	rtl8370_reg.h	4906;"	d
RTL8370_ACL_ACT65_FORWARD_OFFSET	rtl8370_reg.h	4905;"	d
RTL8370_ACL_ACT65_POLICING_MASK	rtl8370_reg.h	4908;"	d
RTL8370_ACL_ACT65_POLICING_OFFSET	rtl8370_reg.h	4907;"	d
RTL8370_ACL_ACT65_PRIORITY_MASK	rtl8370_reg.h	4910;"	d
RTL8370_ACL_ACT65_PRIORITY_OFFSET	rtl8370_reg.h	4909;"	d
RTL8370_ACL_ACT65_SVID_MASK	rtl8370_reg.h	4912;"	d
RTL8370_ACL_ACT65_SVID_OFFSET	rtl8370_reg.h	4911;"	d
RTL8370_ACL_ACT66_CVID_MASK	rtl8370_reg.h	4952;"	d
RTL8370_ACL_ACT66_CVID_OFFSET	rtl8370_reg.h	4951;"	d
RTL8370_ACL_ACT66_FORWARD_MASK	rtl8370_reg.h	4944;"	d
RTL8370_ACL_ACT66_FORWARD_OFFSET	rtl8370_reg.h	4943;"	d
RTL8370_ACL_ACT66_POLICING_MASK	rtl8370_reg.h	4946;"	d
RTL8370_ACL_ACT66_POLICING_OFFSET	rtl8370_reg.h	4945;"	d
RTL8370_ACL_ACT66_PRIORITY_MASK	rtl8370_reg.h	4948;"	d
RTL8370_ACL_ACT66_PRIORITY_OFFSET	rtl8370_reg.h	4947;"	d
RTL8370_ACL_ACT66_SVID_MASK	rtl8370_reg.h	4950;"	d
RTL8370_ACL_ACT66_SVID_OFFSET	rtl8370_reg.h	4949;"	d
RTL8370_ACL_ACT67_CVID_MASK	rtl8370_reg.h	4940;"	d
RTL8370_ACL_ACT67_CVID_OFFSET	rtl8370_reg.h	4939;"	d
RTL8370_ACL_ACT67_FORWARD_MASK	rtl8370_reg.h	4932;"	d
RTL8370_ACL_ACT67_FORWARD_OFFSET	rtl8370_reg.h	4931;"	d
RTL8370_ACL_ACT67_POLICING_MASK	rtl8370_reg.h	4934;"	d
RTL8370_ACL_ACT67_POLICING_OFFSET	rtl8370_reg.h	4933;"	d
RTL8370_ACL_ACT67_PRIORITY_MASK	rtl8370_reg.h	4936;"	d
RTL8370_ACL_ACT67_PRIORITY_OFFSET	rtl8370_reg.h	4935;"	d
RTL8370_ACL_ACT67_SVID_MASK	rtl8370_reg.h	4938;"	d
RTL8370_ACL_ACT67_SVID_OFFSET	rtl8370_reg.h	4937;"	d
RTL8370_ACL_ACT68_CVID_MASK	rtl8370_reg.h	4978;"	d
RTL8370_ACL_ACT68_CVID_OFFSET	rtl8370_reg.h	4977;"	d
RTL8370_ACL_ACT68_FORWARD_MASK	rtl8370_reg.h	4970;"	d
RTL8370_ACL_ACT68_FORWARD_OFFSET	rtl8370_reg.h	4969;"	d
RTL8370_ACL_ACT68_POLICING_MASK	rtl8370_reg.h	4972;"	d
RTL8370_ACL_ACT68_POLICING_OFFSET	rtl8370_reg.h	4971;"	d
RTL8370_ACL_ACT68_PRIORITY_MASK	rtl8370_reg.h	4974;"	d
RTL8370_ACL_ACT68_PRIORITY_OFFSET	rtl8370_reg.h	4973;"	d
RTL8370_ACL_ACT68_SVID_MASK	rtl8370_reg.h	4976;"	d
RTL8370_ACL_ACT68_SVID_OFFSET	rtl8370_reg.h	4975;"	d
RTL8370_ACL_ACT69_CVID_MASK	rtl8370_reg.h	4966;"	d
RTL8370_ACL_ACT69_CVID_OFFSET	rtl8370_reg.h	4965;"	d
RTL8370_ACL_ACT69_FORWARD_MASK	rtl8370_reg.h	4958;"	d
RTL8370_ACL_ACT69_FORWARD_OFFSET	rtl8370_reg.h	4957;"	d
RTL8370_ACL_ACT69_POLICING_MASK	rtl8370_reg.h	4960;"	d
RTL8370_ACL_ACT69_POLICING_OFFSET	rtl8370_reg.h	4959;"	d
RTL8370_ACL_ACT69_PRIORITY_MASK	rtl8370_reg.h	4962;"	d
RTL8370_ACL_ACT69_PRIORITY_OFFSET	rtl8370_reg.h	4961;"	d
RTL8370_ACL_ACT69_SVID_MASK	rtl8370_reg.h	4964;"	d
RTL8370_ACL_ACT69_SVID_OFFSET	rtl8370_reg.h	4963;"	d
RTL8370_ACL_ACT6_CVID_MASK	rtl8370_reg.h	4172;"	d
RTL8370_ACL_ACT6_CVID_OFFSET	rtl8370_reg.h	4171;"	d
RTL8370_ACL_ACT6_FORWARD_MASK	rtl8370_reg.h	4164;"	d
RTL8370_ACL_ACT6_FORWARD_OFFSET	rtl8370_reg.h	4163;"	d
RTL8370_ACL_ACT6_POLICING_MASK	rtl8370_reg.h	4166;"	d
RTL8370_ACL_ACT6_POLICING_OFFSET	rtl8370_reg.h	4165;"	d
RTL8370_ACL_ACT6_PRIORITY_MASK	rtl8370_reg.h	4168;"	d
RTL8370_ACL_ACT6_PRIORITY_OFFSET	rtl8370_reg.h	4167;"	d
RTL8370_ACL_ACT6_SVID_MASK	rtl8370_reg.h	4170;"	d
RTL8370_ACL_ACT6_SVID_OFFSET	rtl8370_reg.h	4169;"	d
RTL8370_ACL_ACT70_CVID_MASK	rtl8370_reg.h	5004;"	d
RTL8370_ACL_ACT70_CVID_OFFSET	rtl8370_reg.h	5003;"	d
RTL8370_ACL_ACT70_FORWARD_MASK	rtl8370_reg.h	4996;"	d
RTL8370_ACL_ACT70_FORWARD_OFFSET	rtl8370_reg.h	4995;"	d
RTL8370_ACL_ACT70_POLICING_MASK	rtl8370_reg.h	4998;"	d
RTL8370_ACL_ACT70_POLICING_OFFSET	rtl8370_reg.h	4997;"	d
RTL8370_ACL_ACT70_PRIORITY_MASK	rtl8370_reg.h	5000;"	d
RTL8370_ACL_ACT70_PRIORITY_OFFSET	rtl8370_reg.h	4999;"	d
RTL8370_ACL_ACT70_SVID_MASK	rtl8370_reg.h	5002;"	d
RTL8370_ACL_ACT70_SVID_OFFSET	rtl8370_reg.h	5001;"	d
RTL8370_ACL_ACT71_CVID_MASK	rtl8370_reg.h	4992;"	d
RTL8370_ACL_ACT71_CVID_OFFSET	rtl8370_reg.h	4991;"	d
RTL8370_ACL_ACT71_FORWARD_MASK	rtl8370_reg.h	4984;"	d
RTL8370_ACL_ACT71_FORWARD_OFFSET	rtl8370_reg.h	4983;"	d
RTL8370_ACL_ACT71_POLICING_MASK	rtl8370_reg.h	4986;"	d
RTL8370_ACL_ACT71_POLICING_OFFSET	rtl8370_reg.h	4985;"	d
RTL8370_ACL_ACT71_PRIORITY_MASK	rtl8370_reg.h	4988;"	d
RTL8370_ACL_ACT71_PRIORITY_OFFSET	rtl8370_reg.h	4987;"	d
RTL8370_ACL_ACT71_SVID_MASK	rtl8370_reg.h	4990;"	d
RTL8370_ACL_ACT71_SVID_OFFSET	rtl8370_reg.h	4989;"	d
RTL8370_ACL_ACT72_CVID_MASK	rtl8370_reg.h	5030;"	d
RTL8370_ACL_ACT72_CVID_OFFSET	rtl8370_reg.h	5029;"	d
RTL8370_ACL_ACT72_FORWARD_MASK	rtl8370_reg.h	5022;"	d
RTL8370_ACL_ACT72_FORWARD_OFFSET	rtl8370_reg.h	5021;"	d
RTL8370_ACL_ACT72_POLICING_MASK	rtl8370_reg.h	5024;"	d
RTL8370_ACL_ACT72_POLICING_OFFSET	rtl8370_reg.h	5023;"	d
RTL8370_ACL_ACT72_PRIORITY_MASK	rtl8370_reg.h	5026;"	d
RTL8370_ACL_ACT72_PRIORITY_OFFSET	rtl8370_reg.h	5025;"	d
RTL8370_ACL_ACT72_SVID_MASK	rtl8370_reg.h	5028;"	d
RTL8370_ACL_ACT72_SVID_OFFSET	rtl8370_reg.h	5027;"	d
RTL8370_ACL_ACT73_CVID_MASK	rtl8370_reg.h	5018;"	d
RTL8370_ACL_ACT73_CVID_OFFSET	rtl8370_reg.h	5017;"	d
RTL8370_ACL_ACT73_FORWARD_MASK	rtl8370_reg.h	5010;"	d
RTL8370_ACL_ACT73_FORWARD_OFFSET	rtl8370_reg.h	5009;"	d
RTL8370_ACL_ACT73_POLICING_MASK	rtl8370_reg.h	5012;"	d
RTL8370_ACL_ACT73_POLICING_OFFSET	rtl8370_reg.h	5011;"	d
RTL8370_ACL_ACT73_PRIORITY_MASK	rtl8370_reg.h	5014;"	d
RTL8370_ACL_ACT73_PRIORITY_OFFSET	rtl8370_reg.h	5013;"	d
RTL8370_ACL_ACT73_SVID_MASK	rtl8370_reg.h	5016;"	d
RTL8370_ACL_ACT73_SVID_OFFSET	rtl8370_reg.h	5015;"	d
RTL8370_ACL_ACT74_CVID_MASK	rtl8370_reg.h	5056;"	d
RTL8370_ACL_ACT74_CVID_OFFSET	rtl8370_reg.h	5055;"	d
RTL8370_ACL_ACT74_FORWARD_MASK	rtl8370_reg.h	5048;"	d
RTL8370_ACL_ACT74_FORWARD_OFFSET	rtl8370_reg.h	5047;"	d
RTL8370_ACL_ACT74_POLICING_MASK	rtl8370_reg.h	5050;"	d
RTL8370_ACL_ACT74_POLICING_OFFSET	rtl8370_reg.h	5049;"	d
RTL8370_ACL_ACT74_PRIORITY_MASK	rtl8370_reg.h	5052;"	d
RTL8370_ACL_ACT74_PRIORITY_OFFSET	rtl8370_reg.h	5051;"	d
RTL8370_ACL_ACT74_SVID_MASK	rtl8370_reg.h	5054;"	d
RTL8370_ACL_ACT74_SVID_OFFSET	rtl8370_reg.h	5053;"	d
RTL8370_ACL_ACT75_CVID_MASK	rtl8370_reg.h	5044;"	d
RTL8370_ACL_ACT75_CVID_OFFSET	rtl8370_reg.h	5043;"	d
RTL8370_ACL_ACT75_FORWARD_MASK	rtl8370_reg.h	5036;"	d
RTL8370_ACL_ACT75_FORWARD_OFFSET	rtl8370_reg.h	5035;"	d
RTL8370_ACL_ACT75_POLICING_MASK	rtl8370_reg.h	5038;"	d
RTL8370_ACL_ACT75_POLICING_OFFSET	rtl8370_reg.h	5037;"	d
RTL8370_ACL_ACT75_PRIORITY_MASK	rtl8370_reg.h	5040;"	d
RTL8370_ACL_ACT75_PRIORITY_OFFSET	rtl8370_reg.h	5039;"	d
RTL8370_ACL_ACT75_SVID_MASK	rtl8370_reg.h	5042;"	d
RTL8370_ACL_ACT75_SVID_OFFSET	rtl8370_reg.h	5041;"	d
RTL8370_ACL_ACT76_CVID_MASK	rtl8370_reg.h	5082;"	d
RTL8370_ACL_ACT76_CVID_OFFSET	rtl8370_reg.h	5081;"	d
RTL8370_ACL_ACT76_FORWARD_MASK	rtl8370_reg.h	5074;"	d
RTL8370_ACL_ACT76_FORWARD_OFFSET	rtl8370_reg.h	5073;"	d
RTL8370_ACL_ACT76_POLICING_MASK	rtl8370_reg.h	5076;"	d
RTL8370_ACL_ACT76_POLICING_OFFSET	rtl8370_reg.h	5075;"	d
RTL8370_ACL_ACT76_PRIORITY_MASK	rtl8370_reg.h	5078;"	d
RTL8370_ACL_ACT76_PRIORITY_OFFSET	rtl8370_reg.h	5077;"	d
RTL8370_ACL_ACT76_SVID_MASK	rtl8370_reg.h	5080;"	d
RTL8370_ACL_ACT76_SVID_OFFSET	rtl8370_reg.h	5079;"	d
RTL8370_ACL_ACT77_CVID_MASK	rtl8370_reg.h	5070;"	d
RTL8370_ACL_ACT77_CVID_OFFSET	rtl8370_reg.h	5069;"	d
RTL8370_ACL_ACT77_FORWARD_MASK	rtl8370_reg.h	5062;"	d
RTL8370_ACL_ACT77_FORWARD_OFFSET	rtl8370_reg.h	5061;"	d
RTL8370_ACL_ACT77_POLICING_MASK	rtl8370_reg.h	5064;"	d
RTL8370_ACL_ACT77_POLICING_OFFSET	rtl8370_reg.h	5063;"	d
RTL8370_ACL_ACT77_PRIORITY_MASK	rtl8370_reg.h	5066;"	d
RTL8370_ACL_ACT77_PRIORITY_OFFSET	rtl8370_reg.h	5065;"	d
RTL8370_ACL_ACT77_SVID_MASK	rtl8370_reg.h	5068;"	d
RTL8370_ACL_ACT77_SVID_OFFSET	rtl8370_reg.h	5067;"	d
RTL8370_ACL_ACT78_CVID_MASK	rtl8370_reg.h	5108;"	d
RTL8370_ACL_ACT78_CVID_OFFSET	rtl8370_reg.h	5107;"	d
RTL8370_ACL_ACT78_FORWARD_MASK	rtl8370_reg.h	5100;"	d
RTL8370_ACL_ACT78_FORWARD_OFFSET	rtl8370_reg.h	5099;"	d
RTL8370_ACL_ACT78_POLICING_MASK	rtl8370_reg.h	5102;"	d
RTL8370_ACL_ACT78_POLICING_OFFSET	rtl8370_reg.h	5101;"	d
RTL8370_ACL_ACT78_PRIORITY_MASK	rtl8370_reg.h	5104;"	d
RTL8370_ACL_ACT78_PRIORITY_OFFSET	rtl8370_reg.h	5103;"	d
RTL8370_ACL_ACT78_SVID_MASK	rtl8370_reg.h	5106;"	d
RTL8370_ACL_ACT78_SVID_OFFSET	rtl8370_reg.h	5105;"	d
RTL8370_ACL_ACT79_CVID_MASK	rtl8370_reg.h	5096;"	d
RTL8370_ACL_ACT79_CVID_OFFSET	rtl8370_reg.h	5095;"	d
RTL8370_ACL_ACT79_FORWARD_MASK	rtl8370_reg.h	5088;"	d
RTL8370_ACL_ACT79_FORWARD_OFFSET	rtl8370_reg.h	5087;"	d
RTL8370_ACL_ACT79_POLICING_MASK	rtl8370_reg.h	5090;"	d
RTL8370_ACL_ACT79_POLICING_OFFSET	rtl8370_reg.h	5089;"	d
RTL8370_ACL_ACT79_PRIORITY_MASK	rtl8370_reg.h	5092;"	d
RTL8370_ACL_ACT79_PRIORITY_OFFSET	rtl8370_reg.h	5091;"	d
RTL8370_ACL_ACT79_SVID_MASK	rtl8370_reg.h	5094;"	d
RTL8370_ACL_ACT79_SVID_OFFSET	rtl8370_reg.h	5093;"	d
RTL8370_ACL_ACT7_CVID_MASK	rtl8370_reg.h	4160;"	d
RTL8370_ACL_ACT7_CVID_OFFSET	rtl8370_reg.h	4159;"	d
RTL8370_ACL_ACT7_FORWARD_MASK	rtl8370_reg.h	4152;"	d
RTL8370_ACL_ACT7_FORWARD_OFFSET	rtl8370_reg.h	4151;"	d
RTL8370_ACL_ACT7_POLICING_MASK	rtl8370_reg.h	4154;"	d
RTL8370_ACL_ACT7_POLICING_OFFSET	rtl8370_reg.h	4153;"	d
RTL8370_ACL_ACT7_PRIORITY_MASK	rtl8370_reg.h	4156;"	d
RTL8370_ACL_ACT7_PRIORITY_OFFSET	rtl8370_reg.h	4155;"	d
RTL8370_ACL_ACT7_SVID_MASK	rtl8370_reg.h	4158;"	d
RTL8370_ACL_ACT7_SVID_OFFSET	rtl8370_reg.h	4157;"	d
RTL8370_ACL_ACT80_CVID_MASK	rtl8370_reg.h	5134;"	d
RTL8370_ACL_ACT80_CVID_OFFSET	rtl8370_reg.h	5133;"	d
RTL8370_ACL_ACT80_FORWARD_MASK	rtl8370_reg.h	5126;"	d
RTL8370_ACL_ACT80_FORWARD_OFFSET	rtl8370_reg.h	5125;"	d
RTL8370_ACL_ACT80_POLICING_MASK	rtl8370_reg.h	5128;"	d
RTL8370_ACL_ACT80_POLICING_OFFSET	rtl8370_reg.h	5127;"	d
RTL8370_ACL_ACT80_PRIORITY_MASK	rtl8370_reg.h	5130;"	d
RTL8370_ACL_ACT80_PRIORITY_OFFSET	rtl8370_reg.h	5129;"	d
RTL8370_ACL_ACT80_SVID_MASK	rtl8370_reg.h	5132;"	d
RTL8370_ACL_ACT80_SVID_OFFSET	rtl8370_reg.h	5131;"	d
RTL8370_ACL_ACT81_CVID_MASK	rtl8370_reg.h	5122;"	d
RTL8370_ACL_ACT81_CVID_OFFSET	rtl8370_reg.h	5121;"	d
RTL8370_ACL_ACT81_FORWARD_MASK	rtl8370_reg.h	5114;"	d
RTL8370_ACL_ACT81_FORWARD_OFFSET	rtl8370_reg.h	5113;"	d
RTL8370_ACL_ACT81_POLICING_MASK	rtl8370_reg.h	5116;"	d
RTL8370_ACL_ACT81_POLICING_OFFSET	rtl8370_reg.h	5115;"	d
RTL8370_ACL_ACT81_PRIORITY_MASK	rtl8370_reg.h	5118;"	d
RTL8370_ACL_ACT81_PRIORITY_OFFSET	rtl8370_reg.h	5117;"	d
RTL8370_ACL_ACT81_SVID_MASK	rtl8370_reg.h	5120;"	d
RTL8370_ACL_ACT81_SVID_OFFSET	rtl8370_reg.h	5119;"	d
RTL8370_ACL_ACT82_CVID_MASK	rtl8370_reg.h	5160;"	d
RTL8370_ACL_ACT82_CVID_OFFSET	rtl8370_reg.h	5159;"	d
RTL8370_ACL_ACT82_FORWARD_MASK	rtl8370_reg.h	5152;"	d
RTL8370_ACL_ACT82_FORWARD_OFFSET	rtl8370_reg.h	5151;"	d
RTL8370_ACL_ACT82_POLICING_MASK	rtl8370_reg.h	5154;"	d
RTL8370_ACL_ACT82_POLICING_OFFSET	rtl8370_reg.h	5153;"	d
RTL8370_ACL_ACT82_PRIORITY_MASK	rtl8370_reg.h	5156;"	d
RTL8370_ACL_ACT82_PRIORITY_OFFSET	rtl8370_reg.h	5155;"	d
RTL8370_ACL_ACT82_SVID_MASK	rtl8370_reg.h	5158;"	d
RTL8370_ACL_ACT82_SVID_OFFSET	rtl8370_reg.h	5157;"	d
RTL8370_ACL_ACT83_CVID_MASK	rtl8370_reg.h	5148;"	d
RTL8370_ACL_ACT83_CVID_OFFSET	rtl8370_reg.h	5147;"	d
RTL8370_ACL_ACT83_FORWARD_MASK	rtl8370_reg.h	5140;"	d
RTL8370_ACL_ACT83_FORWARD_OFFSET	rtl8370_reg.h	5139;"	d
RTL8370_ACL_ACT83_POLICING_MASK	rtl8370_reg.h	5142;"	d
RTL8370_ACL_ACT83_POLICING_OFFSET	rtl8370_reg.h	5141;"	d
RTL8370_ACL_ACT83_PRIORITY_MASK	rtl8370_reg.h	5144;"	d
RTL8370_ACL_ACT83_PRIORITY_OFFSET	rtl8370_reg.h	5143;"	d
RTL8370_ACL_ACT83_SVID_MASK	rtl8370_reg.h	5146;"	d
RTL8370_ACL_ACT83_SVID_OFFSET	rtl8370_reg.h	5145;"	d
RTL8370_ACL_ACT84_CVID_MASK	rtl8370_reg.h	5186;"	d
RTL8370_ACL_ACT84_CVID_OFFSET	rtl8370_reg.h	5185;"	d
RTL8370_ACL_ACT84_FORWARD_MASK	rtl8370_reg.h	5178;"	d
RTL8370_ACL_ACT84_FORWARD_OFFSET	rtl8370_reg.h	5177;"	d
RTL8370_ACL_ACT84_POLICING_MASK	rtl8370_reg.h	5180;"	d
RTL8370_ACL_ACT84_POLICING_OFFSET	rtl8370_reg.h	5179;"	d
RTL8370_ACL_ACT84_PRIORITY_MASK	rtl8370_reg.h	5182;"	d
RTL8370_ACL_ACT84_PRIORITY_OFFSET	rtl8370_reg.h	5181;"	d
RTL8370_ACL_ACT84_SVID_MASK	rtl8370_reg.h	5184;"	d
RTL8370_ACL_ACT84_SVID_OFFSET	rtl8370_reg.h	5183;"	d
RTL8370_ACL_ACT85_CVID_MASK	rtl8370_reg.h	5174;"	d
RTL8370_ACL_ACT85_CVID_OFFSET	rtl8370_reg.h	5173;"	d
RTL8370_ACL_ACT85_FORWARD_MASK	rtl8370_reg.h	5166;"	d
RTL8370_ACL_ACT85_FORWARD_OFFSET	rtl8370_reg.h	5165;"	d
RTL8370_ACL_ACT85_POLICING_MASK	rtl8370_reg.h	5168;"	d
RTL8370_ACL_ACT85_POLICING_OFFSET	rtl8370_reg.h	5167;"	d
RTL8370_ACL_ACT85_PRIORITY_MASK	rtl8370_reg.h	5170;"	d
RTL8370_ACL_ACT85_PRIORITY_OFFSET	rtl8370_reg.h	5169;"	d
RTL8370_ACL_ACT85_SVID_MASK	rtl8370_reg.h	5172;"	d
RTL8370_ACL_ACT85_SVID_OFFSET	rtl8370_reg.h	5171;"	d
RTL8370_ACL_ACT86_CVID_MASK	rtl8370_reg.h	5212;"	d
RTL8370_ACL_ACT86_CVID_OFFSET	rtl8370_reg.h	5211;"	d
RTL8370_ACL_ACT86_FORWARD_MASK	rtl8370_reg.h	5204;"	d
RTL8370_ACL_ACT86_FORWARD_OFFSET	rtl8370_reg.h	5203;"	d
RTL8370_ACL_ACT86_POLICING_MASK	rtl8370_reg.h	5206;"	d
RTL8370_ACL_ACT86_POLICING_OFFSET	rtl8370_reg.h	5205;"	d
RTL8370_ACL_ACT86_PRIORITY_MASK	rtl8370_reg.h	5208;"	d
RTL8370_ACL_ACT86_PRIORITY_OFFSET	rtl8370_reg.h	5207;"	d
RTL8370_ACL_ACT86_SVID_MASK	rtl8370_reg.h	5210;"	d
RTL8370_ACL_ACT86_SVID_OFFSET	rtl8370_reg.h	5209;"	d
RTL8370_ACL_ACT87_CVID_MASK	rtl8370_reg.h	5200;"	d
RTL8370_ACL_ACT87_CVID_OFFSET	rtl8370_reg.h	5199;"	d
RTL8370_ACL_ACT87_FORWARD_MASK	rtl8370_reg.h	5192;"	d
RTL8370_ACL_ACT87_FORWARD_OFFSET	rtl8370_reg.h	5191;"	d
RTL8370_ACL_ACT87_POLICING_MASK	rtl8370_reg.h	5194;"	d
RTL8370_ACL_ACT87_POLICING_OFFSET	rtl8370_reg.h	5193;"	d
RTL8370_ACL_ACT87_PRIORITY_MASK	rtl8370_reg.h	5196;"	d
RTL8370_ACL_ACT87_PRIORITY_OFFSET	rtl8370_reg.h	5195;"	d
RTL8370_ACL_ACT87_SVID_MASK	rtl8370_reg.h	5198;"	d
RTL8370_ACL_ACT87_SVID_OFFSET	rtl8370_reg.h	5197;"	d
RTL8370_ACL_ACT88_CVID_MASK	rtl8370_reg.h	5238;"	d
RTL8370_ACL_ACT88_CVID_OFFSET	rtl8370_reg.h	5237;"	d
RTL8370_ACL_ACT88_FORWARD_MASK	rtl8370_reg.h	5230;"	d
RTL8370_ACL_ACT88_FORWARD_OFFSET	rtl8370_reg.h	5229;"	d
RTL8370_ACL_ACT88_POLICING_MASK	rtl8370_reg.h	5232;"	d
RTL8370_ACL_ACT88_POLICING_OFFSET	rtl8370_reg.h	5231;"	d
RTL8370_ACL_ACT88_PRIORITY_MASK	rtl8370_reg.h	5234;"	d
RTL8370_ACL_ACT88_PRIORITY_OFFSET	rtl8370_reg.h	5233;"	d
RTL8370_ACL_ACT88_SVID_MASK	rtl8370_reg.h	5236;"	d
RTL8370_ACL_ACT88_SVID_OFFSET	rtl8370_reg.h	5235;"	d
RTL8370_ACL_ACT89_CVID_MASK	rtl8370_reg.h	5226;"	d
RTL8370_ACL_ACT89_CVID_OFFSET	rtl8370_reg.h	5225;"	d
RTL8370_ACL_ACT89_FORWARD_MASK	rtl8370_reg.h	5218;"	d
RTL8370_ACL_ACT89_FORWARD_OFFSET	rtl8370_reg.h	5217;"	d
RTL8370_ACL_ACT89_POLICING_MASK	rtl8370_reg.h	5220;"	d
RTL8370_ACL_ACT89_POLICING_OFFSET	rtl8370_reg.h	5219;"	d
RTL8370_ACL_ACT89_PRIORITY_MASK	rtl8370_reg.h	5222;"	d
RTL8370_ACL_ACT89_PRIORITY_OFFSET	rtl8370_reg.h	5221;"	d
RTL8370_ACL_ACT89_SVID_MASK	rtl8370_reg.h	5224;"	d
RTL8370_ACL_ACT89_SVID_OFFSET	rtl8370_reg.h	5223;"	d
RTL8370_ACL_ACT8_CVID_MASK	rtl8370_reg.h	4198;"	d
RTL8370_ACL_ACT8_CVID_OFFSET	rtl8370_reg.h	4197;"	d
RTL8370_ACL_ACT8_FORWARD_MASK	rtl8370_reg.h	4190;"	d
RTL8370_ACL_ACT8_FORWARD_OFFSET	rtl8370_reg.h	4189;"	d
RTL8370_ACL_ACT8_POLICING_MASK	rtl8370_reg.h	4192;"	d
RTL8370_ACL_ACT8_POLICING_OFFSET	rtl8370_reg.h	4191;"	d
RTL8370_ACL_ACT8_PRIORITY_MASK	rtl8370_reg.h	4194;"	d
RTL8370_ACL_ACT8_PRIORITY_OFFSET	rtl8370_reg.h	4193;"	d
RTL8370_ACL_ACT8_SVID_MASK	rtl8370_reg.h	4196;"	d
RTL8370_ACL_ACT8_SVID_OFFSET	rtl8370_reg.h	4195;"	d
RTL8370_ACL_ACT90_CVID_MASK	rtl8370_reg.h	5264;"	d
RTL8370_ACL_ACT90_CVID_OFFSET	rtl8370_reg.h	5263;"	d
RTL8370_ACL_ACT90_FORWARD_MASK	rtl8370_reg.h	5256;"	d
RTL8370_ACL_ACT90_FORWARD_OFFSET	rtl8370_reg.h	5255;"	d
RTL8370_ACL_ACT90_POLICING_MASK	rtl8370_reg.h	5258;"	d
RTL8370_ACL_ACT90_POLICING_OFFSET	rtl8370_reg.h	5257;"	d
RTL8370_ACL_ACT90_PRIORITY_MASK	rtl8370_reg.h	5260;"	d
RTL8370_ACL_ACT90_PRIORITY_OFFSET	rtl8370_reg.h	5259;"	d
RTL8370_ACL_ACT90_SVID_MASK	rtl8370_reg.h	5262;"	d
RTL8370_ACL_ACT90_SVID_OFFSET	rtl8370_reg.h	5261;"	d
RTL8370_ACL_ACT91_CVID_MASK	rtl8370_reg.h	5252;"	d
RTL8370_ACL_ACT91_CVID_OFFSET	rtl8370_reg.h	5251;"	d
RTL8370_ACL_ACT91_FORWARD_MASK	rtl8370_reg.h	5244;"	d
RTL8370_ACL_ACT91_FORWARD_OFFSET	rtl8370_reg.h	5243;"	d
RTL8370_ACL_ACT91_POLICING_MASK	rtl8370_reg.h	5246;"	d
RTL8370_ACL_ACT91_POLICING_OFFSET	rtl8370_reg.h	5245;"	d
RTL8370_ACL_ACT91_PRIORITY_MASK	rtl8370_reg.h	5248;"	d
RTL8370_ACL_ACT91_PRIORITY_OFFSET	rtl8370_reg.h	5247;"	d
RTL8370_ACL_ACT91_SVID_MASK	rtl8370_reg.h	5250;"	d
RTL8370_ACL_ACT91_SVID_OFFSET	rtl8370_reg.h	5249;"	d
RTL8370_ACL_ACT92_CVID_MASK	rtl8370_reg.h	5290;"	d
RTL8370_ACL_ACT92_CVID_OFFSET	rtl8370_reg.h	5289;"	d
RTL8370_ACL_ACT92_FORWARD_MASK	rtl8370_reg.h	5282;"	d
RTL8370_ACL_ACT92_FORWARD_OFFSET	rtl8370_reg.h	5281;"	d
RTL8370_ACL_ACT92_POLICING_MASK	rtl8370_reg.h	5284;"	d
RTL8370_ACL_ACT92_POLICING_OFFSET	rtl8370_reg.h	5283;"	d
RTL8370_ACL_ACT92_PRIORITY_MASK	rtl8370_reg.h	5286;"	d
RTL8370_ACL_ACT92_PRIORITY_OFFSET	rtl8370_reg.h	5285;"	d
RTL8370_ACL_ACT92_SVID_MASK	rtl8370_reg.h	5288;"	d
RTL8370_ACL_ACT92_SVID_OFFSET	rtl8370_reg.h	5287;"	d
RTL8370_ACL_ACT93_CVID_MASK	rtl8370_reg.h	5278;"	d
RTL8370_ACL_ACT93_CVID_OFFSET	rtl8370_reg.h	5277;"	d
RTL8370_ACL_ACT93_FORWARD_MASK	rtl8370_reg.h	5270;"	d
RTL8370_ACL_ACT93_FORWARD_OFFSET	rtl8370_reg.h	5269;"	d
RTL8370_ACL_ACT93_POLICING_MASK	rtl8370_reg.h	5272;"	d
RTL8370_ACL_ACT93_POLICING_OFFSET	rtl8370_reg.h	5271;"	d
RTL8370_ACL_ACT93_PRIORITY_MASK	rtl8370_reg.h	5274;"	d
RTL8370_ACL_ACT93_PRIORITY_OFFSET	rtl8370_reg.h	5273;"	d
RTL8370_ACL_ACT93_SVID_MASK	rtl8370_reg.h	5276;"	d
RTL8370_ACL_ACT93_SVID_OFFSET	rtl8370_reg.h	5275;"	d
RTL8370_ACL_ACT94_CVID_MASK	rtl8370_reg.h	5316;"	d
RTL8370_ACL_ACT94_CVID_OFFSET	rtl8370_reg.h	5315;"	d
RTL8370_ACL_ACT94_FORWARD_MASK	rtl8370_reg.h	5308;"	d
RTL8370_ACL_ACT94_FORWARD_OFFSET	rtl8370_reg.h	5307;"	d
RTL8370_ACL_ACT94_POLICING_MASK	rtl8370_reg.h	5310;"	d
RTL8370_ACL_ACT94_POLICING_OFFSET	rtl8370_reg.h	5309;"	d
RTL8370_ACL_ACT94_PRIORITY_MASK	rtl8370_reg.h	5312;"	d
RTL8370_ACL_ACT94_PRIORITY_OFFSET	rtl8370_reg.h	5311;"	d
RTL8370_ACL_ACT94_SVID_MASK	rtl8370_reg.h	5314;"	d
RTL8370_ACL_ACT94_SVID_OFFSET	rtl8370_reg.h	5313;"	d
RTL8370_ACL_ACT95_CVID_MASK	rtl8370_reg.h	5304;"	d
RTL8370_ACL_ACT95_CVID_OFFSET	rtl8370_reg.h	5303;"	d
RTL8370_ACL_ACT95_FORWARD_MASK	rtl8370_reg.h	5296;"	d
RTL8370_ACL_ACT95_FORWARD_OFFSET	rtl8370_reg.h	5295;"	d
RTL8370_ACL_ACT95_POLICING_MASK	rtl8370_reg.h	5298;"	d
RTL8370_ACL_ACT95_POLICING_OFFSET	rtl8370_reg.h	5297;"	d
RTL8370_ACL_ACT95_PRIORITY_MASK	rtl8370_reg.h	5300;"	d
RTL8370_ACL_ACT95_PRIORITY_OFFSET	rtl8370_reg.h	5299;"	d
RTL8370_ACL_ACT95_SVID_MASK	rtl8370_reg.h	5302;"	d
RTL8370_ACL_ACT95_SVID_OFFSET	rtl8370_reg.h	5301;"	d
RTL8370_ACL_ACT96_CVID_MASK	rtl8370_reg.h	5342;"	d
RTL8370_ACL_ACT96_CVID_OFFSET	rtl8370_reg.h	5341;"	d
RTL8370_ACL_ACT96_FORWARD_MASK	rtl8370_reg.h	5334;"	d
RTL8370_ACL_ACT96_FORWARD_OFFSET	rtl8370_reg.h	5333;"	d
RTL8370_ACL_ACT96_POLICING_MASK	rtl8370_reg.h	5336;"	d
RTL8370_ACL_ACT96_POLICING_OFFSET	rtl8370_reg.h	5335;"	d
RTL8370_ACL_ACT96_PRIORITY_MASK	rtl8370_reg.h	5338;"	d
RTL8370_ACL_ACT96_PRIORITY_OFFSET	rtl8370_reg.h	5337;"	d
RTL8370_ACL_ACT96_SVID_MASK	rtl8370_reg.h	5340;"	d
RTL8370_ACL_ACT96_SVID_OFFSET	rtl8370_reg.h	5339;"	d
RTL8370_ACL_ACT97_CVID_MASK	rtl8370_reg.h	5330;"	d
RTL8370_ACL_ACT97_CVID_OFFSET	rtl8370_reg.h	5329;"	d
RTL8370_ACL_ACT97_FORWARD_MASK	rtl8370_reg.h	5322;"	d
RTL8370_ACL_ACT97_FORWARD_OFFSET	rtl8370_reg.h	5321;"	d
RTL8370_ACL_ACT97_POLICING_MASK	rtl8370_reg.h	5324;"	d
RTL8370_ACL_ACT97_POLICING_OFFSET	rtl8370_reg.h	5323;"	d
RTL8370_ACL_ACT97_PRIORITY_MASK	rtl8370_reg.h	5326;"	d
RTL8370_ACL_ACT97_PRIORITY_OFFSET	rtl8370_reg.h	5325;"	d
RTL8370_ACL_ACT97_SVID_MASK	rtl8370_reg.h	5328;"	d
RTL8370_ACL_ACT97_SVID_OFFSET	rtl8370_reg.h	5327;"	d
RTL8370_ACL_ACT98_CVID_MASK	rtl8370_reg.h	5368;"	d
RTL8370_ACL_ACT98_CVID_OFFSET	rtl8370_reg.h	5367;"	d
RTL8370_ACL_ACT98_FORWARD_MASK	rtl8370_reg.h	5360;"	d
RTL8370_ACL_ACT98_FORWARD_OFFSET	rtl8370_reg.h	5359;"	d
RTL8370_ACL_ACT98_POLICING_MASK	rtl8370_reg.h	5362;"	d
RTL8370_ACL_ACT98_POLICING_OFFSET	rtl8370_reg.h	5361;"	d
RTL8370_ACL_ACT98_PRIORITY_MASK	rtl8370_reg.h	5364;"	d
RTL8370_ACL_ACT98_PRIORITY_OFFSET	rtl8370_reg.h	5363;"	d
RTL8370_ACL_ACT98_SVID_MASK	rtl8370_reg.h	5366;"	d
RTL8370_ACL_ACT98_SVID_OFFSET	rtl8370_reg.h	5365;"	d
RTL8370_ACL_ACT99_CVID_MASK	rtl8370_reg.h	5356;"	d
RTL8370_ACL_ACT99_CVID_OFFSET	rtl8370_reg.h	5355;"	d
RTL8370_ACL_ACT99_FORWARD_MASK	rtl8370_reg.h	5348;"	d
RTL8370_ACL_ACT99_FORWARD_OFFSET	rtl8370_reg.h	5347;"	d
RTL8370_ACL_ACT99_POLICING_MASK	rtl8370_reg.h	5350;"	d
RTL8370_ACL_ACT99_POLICING_OFFSET	rtl8370_reg.h	5349;"	d
RTL8370_ACL_ACT99_PRIORITY_MASK	rtl8370_reg.h	5352;"	d
RTL8370_ACL_ACT99_PRIORITY_OFFSET	rtl8370_reg.h	5351;"	d
RTL8370_ACL_ACT99_SVID_MASK	rtl8370_reg.h	5354;"	d
RTL8370_ACL_ACT99_SVID_OFFSET	rtl8370_reg.h	5353;"	d
RTL8370_ACL_ACT9_CVID_MASK	rtl8370_reg.h	4186;"	d
RTL8370_ACL_ACT9_CVID_OFFSET	rtl8370_reg.h	4185;"	d
RTL8370_ACL_ACT9_FORWARD_MASK	rtl8370_reg.h	4178;"	d
RTL8370_ACL_ACT9_FORWARD_OFFSET	rtl8370_reg.h	4177;"	d
RTL8370_ACL_ACT9_POLICING_MASK	rtl8370_reg.h	4180;"	d
RTL8370_ACL_ACT9_POLICING_OFFSET	rtl8370_reg.h	4179;"	d
RTL8370_ACL_ACT9_PRIORITY_MASK	rtl8370_reg.h	4182;"	d
RTL8370_ACL_ACT9_PRIORITY_OFFSET	rtl8370_reg.h	4181;"	d
RTL8370_ACL_ACT9_SVID_MASK	rtl8370_reg.h	4184;"	d
RTL8370_ACL_ACT9_SVID_OFFSET	rtl8370_reg.h	4183;"	d
RTL8370_ACL_ACTION_CTRL_BASE	rtl8370_base.h	129;"	d
RTL8370_ACL_ACTION_CTRL_REG	rtl8370_base.h	130;"	d
RTL8370_ACL_ENABLE_REG	rtl8370_base.h	136;"	d
RTL8370_ACL_FWD_MIRROR	rtl8370_asicdrv_acl.h	/^    RTL8370_ACL_FWD_MIRROR = 0,$/;"	e	enum:aclFwdAct
RTL8370_ACL_FWD_MIRRORFUNTION	rtl8370_asicdrv_acl.h	/^    RTL8370_ACL_FWD_MIRRORFUNTION,$/;"	e	enum:aclFwdAct
RTL8370_ACL_FWD_REDIRECT	rtl8370_asicdrv_acl.h	/^    RTL8370_ACL_FWD_REDIRECT,$/;"	e	enum:aclFwdAct
RTL8370_ACL_FWD_TRAP	rtl8370_asicdrv_acl.h	/^    RTL8370_ACL_FWD_TRAP,$/;"	e	enum:aclFwdAct
RTL8370_ACL_OP0_NOT_MASK	rtl8370_reg.h	4084;"	d
RTL8370_ACL_OP0_NOT_OFFSET	rtl8370_reg.h	4083;"	d
RTL8370_ACL_OP100_NOT_MASK	rtl8370_reg.h	5384;"	d
RTL8370_ACL_OP100_NOT_OFFSET	rtl8370_reg.h	5383;"	d
RTL8370_ACL_OP101_NOT_MASK	rtl8370_reg.h	5372;"	d
RTL8370_ACL_OP101_NOT_OFFSET	rtl8370_reg.h	5371;"	d
RTL8370_ACL_OP102_NOT_MASK	rtl8370_reg.h	5410;"	d
RTL8370_ACL_OP102_NOT_OFFSET	rtl8370_reg.h	5409;"	d
RTL8370_ACL_OP103_NOT_MASK	rtl8370_reg.h	5398;"	d
RTL8370_ACL_OP103_NOT_OFFSET	rtl8370_reg.h	5397;"	d
RTL8370_ACL_OP104_NOT_MASK	rtl8370_reg.h	5436;"	d
RTL8370_ACL_OP104_NOT_OFFSET	rtl8370_reg.h	5435;"	d
RTL8370_ACL_OP105_NOT_MASK	rtl8370_reg.h	5424;"	d
RTL8370_ACL_OP105_NOT_OFFSET	rtl8370_reg.h	5423;"	d
RTL8370_ACL_OP106_NOT_MASK	rtl8370_reg.h	5462;"	d
RTL8370_ACL_OP106_NOT_OFFSET	rtl8370_reg.h	5461;"	d
RTL8370_ACL_OP107_NOT_MASK	rtl8370_reg.h	5450;"	d
RTL8370_ACL_OP107_NOT_OFFSET	rtl8370_reg.h	5449;"	d
RTL8370_ACL_OP108_NOT_MASK	rtl8370_reg.h	5488;"	d
RTL8370_ACL_OP108_NOT_OFFSET	rtl8370_reg.h	5487;"	d
RTL8370_ACL_OP109_NOT_MASK	rtl8370_reg.h	5476;"	d
RTL8370_ACL_OP109_NOT_OFFSET	rtl8370_reg.h	5475;"	d
RTL8370_ACL_OP10_NOT_MASK	rtl8370_reg.h	4214;"	d
RTL8370_ACL_OP10_NOT_OFFSET	rtl8370_reg.h	4213;"	d
RTL8370_ACL_OP110_NOT_MASK	rtl8370_reg.h	5514;"	d
RTL8370_ACL_OP110_NOT_OFFSET	rtl8370_reg.h	5513;"	d
RTL8370_ACL_OP111_NOT_MASK	rtl8370_reg.h	5502;"	d
RTL8370_ACL_OP111_NOT_OFFSET	rtl8370_reg.h	5501;"	d
RTL8370_ACL_OP112_NOT_MASK	rtl8370_reg.h	5540;"	d
RTL8370_ACL_OP112_NOT_OFFSET	rtl8370_reg.h	5539;"	d
RTL8370_ACL_OP113_NOT_MASK	rtl8370_reg.h	5528;"	d
RTL8370_ACL_OP113_NOT_OFFSET	rtl8370_reg.h	5527;"	d
RTL8370_ACL_OP114_NOT_MASK	rtl8370_reg.h	5566;"	d
RTL8370_ACL_OP114_NOT_OFFSET	rtl8370_reg.h	5565;"	d
RTL8370_ACL_OP115_NOT_MASK	rtl8370_reg.h	5554;"	d
RTL8370_ACL_OP115_NOT_OFFSET	rtl8370_reg.h	5553;"	d
RTL8370_ACL_OP116_NOT_MASK	rtl8370_reg.h	5592;"	d
RTL8370_ACL_OP116_NOT_OFFSET	rtl8370_reg.h	5591;"	d
RTL8370_ACL_OP117_NOT_MASK	rtl8370_reg.h	5580;"	d
RTL8370_ACL_OP117_NOT_OFFSET	rtl8370_reg.h	5579;"	d
RTL8370_ACL_OP118_NOT_MASK	rtl8370_reg.h	5618;"	d
RTL8370_ACL_OP118_NOT_OFFSET	rtl8370_reg.h	5617;"	d
RTL8370_ACL_OP119_NOT_MASK	rtl8370_reg.h	5606;"	d
RTL8370_ACL_OP119_NOT_OFFSET	rtl8370_reg.h	5605;"	d
RTL8370_ACL_OP11_NOT_MASK	rtl8370_reg.h	4202;"	d
RTL8370_ACL_OP11_NOT_OFFSET	rtl8370_reg.h	4201;"	d
RTL8370_ACL_OP120_NOT_MASK	rtl8370_reg.h	5644;"	d
RTL8370_ACL_OP120_NOT_OFFSET	rtl8370_reg.h	5643;"	d
RTL8370_ACL_OP121_NOT_MASK	rtl8370_reg.h	5632;"	d
RTL8370_ACL_OP121_NOT_OFFSET	rtl8370_reg.h	5631;"	d
RTL8370_ACL_OP122_NOT_MASK	rtl8370_reg.h	5670;"	d
RTL8370_ACL_OP122_NOT_OFFSET	rtl8370_reg.h	5669;"	d
RTL8370_ACL_OP123_NOT_MASK	rtl8370_reg.h	5658;"	d
RTL8370_ACL_OP123_NOT_OFFSET	rtl8370_reg.h	5657;"	d
RTL8370_ACL_OP124_NOT_MASK	rtl8370_reg.h	5696;"	d
RTL8370_ACL_OP124_NOT_OFFSET	rtl8370_reg.h	5695;"	d
RTL8370_ACL_OP125_NOT_MASK	rtl8370_reg.h	5684;"	d
RTL8370_ACL_OP125_NOT_OFFSET	rtl8370_reg.h	5683;"	d
RTL8370_ACL_OP126_NOT_MASK	rtl8370_reg.h	5722;"	d
RTL8370_ACL_OP126_NOT_OFFSET	rtl8370_reg.h	5721;"	d
RTL8370_ACL_OP127_NOT_MASK	rtl8370_reg.h	5710;"	d
RTL8370_ACL_OP127_NOT_OFFSET	rtl8370_reg.h	5709;"	d
RTL8370_ACL_OP12_NOT_MASK	rtl8370_reg.h	4240;"	d
RTL8370_ACL_OP12_NOT_OFFSET	rtl8370_reg.h	4239;"	d
RTL8370_ACL_OP13_NOT_MASK	rtl8370_reg.h	4228;"	d
RTL8370_ACL_OP13_NOT_OFFSET	rtl8370_reg.h	4227;"	d
RTL8370_ACL_OP14_NOT_MASK	rtl8370_reg.h	4266;"	d
RTL8370_ACL_OP14_NOT_OFFSET	rtl8370_reg.h	4265;"	d
RTL8370_ACL_OP15_NOT_MASK	rtl8370_reg.h	4254;"	d
RTL8370_ACL_OP15_NOT_OFFSET	rtl8370_reg.h	4253;"	d
RTL8370_ACL_OP16_NOT_MASK	rtl8370_reg.h	4292;"	d
RTL8370_ACL_OP16_NOT_OFFSET	rtl8370_reg.h	4291;"	d
RTL8370_ACL_OP17_NOT_MASK	rtl8370_reg.h	4280;"	d
RTL8370_ACL_OP17_NOT_OFFSET	rtl8370_reg.h	4279;"	d
RTL8370_ACL_OP18_NOT_MASK	rtl8370_reg.h	4318;"	d
RTL8370_ACL_OP18_NOT_OFFSET	rtl8370_reg.h	4317;"	d
RTL8370_ACL_OP19_NOT_MASK	rtl8370_reg.h	4306;"	d
RTL8370_ACL_OP19_NOT_OFFSET	rtl8370_reg.h	4305;"	d
RTL8370_ACL_OP1_NOT_MASK	rtl8370_reg.h	4072;"	d
RTL8370_ACL_OP1_NOT_OFFSET	rtl8370_reg.h	4071;"	d
RTL8370_ACL_OP20_NOT_MASK	rtl8370_reg.h	4344;"	d
RTL8370_ACL_OP20_NOT_OFFSET	rtl8370_reg.h	4343;"	d
RTL8370_ACL_OP21_NOT_MASK	rtl8370_reg.h	4332;"	d
RTL8370_ACL_OP21_NOT_OFFSET	rtl8370_reg.h	4331;"	d
RTL8370_ACL_OP22_NOT_MASK	rtl8370_reg.h	4370;"	d
RTL8370_ACL_OP22_NOT_OFFSET	rtl8370_reg.h	4369;"	d
RTL8370_ACL_OP23_NOT_MASK	rtl8370_reg.h	4358;"	d
RTL8370_ACL_OP23_NOT_OFFSET	rtl8370_reg.h	4357;"	d
RTL8370_ACL_OP24_NOT_MASK	rtl8370_reg.h	4396;"	d
RTL8370_ACL_OP24_NOT_OFFSET	rtl8370_reg.h	4395;"	d
RTL8370_ACL_OP25_NOT_MASK	rtl8370_reg.h	4384;"	d
RTL8370_ACL_OP25_NOT_OFFSET	rtl8370_reg.h	4383;"	d
RTL8370_ACL_OP26_NOT_MASK	rtl8370_reg.h	4422;"	d
RTL8370_ACL_OP26_NOT_OFFSET	rtl8370_reg.h	4421;"	d
RTL8370_ACL_OP27_NOT_MASK	rtl8370_reg.h	4410;"	d
RTL8370_ACL_OP27_NOT_OFFSET	rtl8370_reg.h	4409;"	d
RTL8370_ACL_OP28_NOT_MASK	rtl8370_reg.h	4448;"	d
RTL8370_ACL_OP28_NOT_OFFSET	rtl8370_reg.h	4447;"	d
RTL8370_ACL_OP29_NOT_MASK	rtl8370_reg.h	4436;"	d
RTL8370_ACL_OP29_NOT_OFFSET	rtl8370_reg.h	4435;"	d
RTL8370_ACL_OP2_NOT_MASK	rtl8370_reg.h	4110;"	d
RTL8370_ACL_OP2_NOT_OFFSET	rtl8370_reg.h	4109;"	d
RTL8370_ACL_OP30_NOT_MASK	rtl8370_reg.h	4474;"	d
RTL8370_ACL_OP30_NOT_OFFSET	rtl8370_reg.h	4473;"	d
RTL8370_ACL_OP31_NOT_MASK	rtl8370_reg.h	4462;"	d
RTL8370_ACL_OP31_NOT_OFFSET	rtl8370_reg.h	4461;"	d
RTL8370_ACL_OP32_NOT_MASK	rtl8370_reg.h	4500;"	d
RTL8370_ACL_OP32_NOT_OFFSET	rtl8370_reg.h	4499;"	d
RTL8370_ACL_OP33_NOT_MASK	rtl8370_reg.h	4488;"	d
RTL8370_ACL_OP33_NOT_OFFSET	rtl8370_reg.h	4487;"	d
RTL8370_ACL_OP34_NOT_MASK	rtl8370_reg.h	4526;"	d
RTL8370_ACL_OP34_NOT_OFFSET	rtl8370_reg.h	4525;"	d
RTL8370_ACL_OP35_NOT_MASK	rtl8370_reg.h	4514;"	d
RTL8370_ACL_OP35_NOT_OFFSET	rtl8370_reg.h	4513;"	d
RTL8370_ACL_OP36_NOT_MASK	rtl8370_reg.h	4552;"	d
RTL8370_ACL_OP36_NOT_OFFSET	rtl8370_reg.h	4551;"	d
RTL8370_ACL_OP37_NOT_MASK	rtl8370_reg.h	4540;"	d
RTL8370_ACL_OP37_NOT_OFFSET	rtl8370_reg.h	4539;"	d
RTL8370_ACL_OP38_NOT_MASK	rtl8370_reg.h	4578;"	d
RTL8370_ACL_OP38_NOT_OFFSET	rtl8370_reg.h	4577;"	d
RTL8370_ACL_OP39_NOT_MASK	rtl8370_reg.h	4566;"	d
RTL8370_ACL_OP39_NOT_OFFSET	rtl8370_reg.h	4565;"	d
RTL8370_ACL_OP3_NOT_MASK	rtl8370_reg.h	4098;"	d
RTL8370_ACL_OP3_NOT_OFFSET	rtl8370_reg.h	4097;"	d
RTL8370_ACL_OP40_NOT_MASK	rtl8370_reg.h	4604;"	d
RTL8370_ACL_OP40_NOT_OFFSET	rtl8370_reg.h	4603;"	d
RTL8370_ACL_OP41_NOT_MASK	rtl8370_reg.h	4592;"	d
RTL8370_ACL_OP41_NOT_OFFSET	rtl8370_reg.h	4591;"	d
RTL8370_ACL_OP42_NOT_MASK	rtl8370_reg.h	4630;"	d
RTL8370_ACL_OP42_NOT_OFFSET	rtl8370_reg.h	4629;"	d
RTL8370_ACL_OP43_NOT_MASK	rtl8370_reg.h	4618;"	d
RTL8370_ACL_OP43_NOT_OFFSET	rtl8370_reg.h	4617;"	d
RTL8370_ACL_OP44_NOT_MASK	rtl8370_reg.h	4656;"	d
RTL8370_ACL_OP44_NOT_OFFSET	rtl8370_reg.h	4655;"	d
RTL8370_ACL_OP45_NOT_MASK	rtl8370_reg.h	4644;"	d
RTL8370_ACL_OP45_NOT_OFFSET	rtl8370_reg.h	4643;"	d
RTL8370_ACL_OP46_NOT_MASK	rtl8370_reg.h	4682;"	d
RTL8370_ACL_OP46_NOT_OFFSET	rtl8370_reg.h	4681;"	d
RTL8370_ACL_OP47_NOT_MASK	rtl8370_reg.h	4670;"	d
RTL8370_ACL_OP47_NOT_OFFSET	rtl8370_reg.h	4669;"	d
RTL8370_ACL_OP48_NOT_MASK	rtl8370_reg.h	4708;"	d
RTL8370_ACL_OP48_NOT_OFFSET	rtl8370_reg.h	4707;"	d
RTL8370_ACL_OP49_NOT_MASK	rtl8370_reg.h	4696;"	d
RTL8370_ACL_OP49_NOT_OFFSET	rtl8370_reg.h	4695;"	d
RTL8370_ACL_OP4_NOT_MASK	rtl8370_reg.h	4136;"	d
RTL8370_ACL_OP4_NOT_OFFSET	rtl8370_reg.h	4135;"	d
RTL8370_ACL_OP50_NOT_MASK	rtl8370_reg.h	4734;"	d
RTL8370_ACL_OP50_NOT_OFFSET	rtl8370_reg.h	4733;"	d
RTL8370_ACL_OP51_NOT_MASK	rtl8370_reg.h	4722;"	d
RTL8370_ACL_OP51_NOT_OFFSET	rtl8370_reg.h	4721;"	d
RTL8370_ACL_OP52_NOT_MASK	rtl8370_reg.h	4760;"	d
RTL8370_ACL_OP52_NOT_OFFSET	rtl8370_reg.h	4759;"	d
RTL8370_ACL_OP53_NOT_MASK	rtl8370_reg.h	4748;"	d
RTL8370_ACL_OP53_NOT_OFFSET	rtl8370_reg.h	4747;"	d
RTL8370_ACL_OP54_NOT_MASK	rtl8370_reg.h	4786;"	d
RTL8370_ACL_OP54_NOT_OFFSET	rtl8370_reg.h	4785;"	d
RTL8370_ACL_OP55_NOT_MASK	rtl8370_reg.h	4774;"	d
RTL8370_ACL_OP55_NOT_OFFSET	rtl8370_reg.h	4773;"	d
RTL8370_ACL_OP56_NOT_MASK	rtl8370_reg.h	4812;"	d
RTL8370_ACL_OP56_NOT_OFFSET	rtl8370_reg.h	4811;"	d
RTL8370_ACL_OP57_NOT_MASK	rtl8370_reg.h	4800;"	d
RTL8370_ACL_OP57_NOT_OFFSET	rtl8370_reg.h	4799;"	d
RTL8370_ACL_OP58_NOT_MASK	rtl8370_reg.h	4838;"	d
RTL8370_ACL_OP58_NOT_OFFSET	rtl8370_reg.h	4837;"	d
RTL8370_ACL_OP59_NOT_MASK	rtl8370_reg.h	4826;"	d
RTL8370_ACL_OP59_NOT_OFFSET	rtl8370_reg.h	4825;"	d
RTL8370_ACL_OP5_NOT_MASK	rtl8370_reg.h	4124;"	d
RTL8370_ACL_OP5_NOT_OFFSET	rtl8370_reg.h	4123;"	d
RTL8370_ACL_OP60_NOT_MASK	rtl8370_reg.h	4864;"	d
RTL8370_ACL_OP60_NOT_OFFSET	rtl8370_reg.h	4863;"	d
RTL8370_ACL_OP61_NOT_MASK	rtl8370_reg.h	4852;"	d
RTL8370_ACL_OP61_NOT_OFFSET	rtl8370_reg.h	4851;"	d
RTL8370_ACL_OP62_NOT_MASK	rtl8370_reg.h	4890;"	d
RTL8370_ACL_OP62_NOT_OFFSET	rtl8370_reg.h	4889;"	d
RTL8370_ACL_OP63_NOT_MASK	rtl8370_reg.h	4878;"	d
RTL8370_ACL_OP63_NOT_OFFSET	rtl8370_reg.h	4877;"	d
RTL8370_ACL_OP64_NOT_MASK	rtl8370_reg.h	4916;"	d
RTL8370_ACL_OP64_NOT_OFFSET	rtl8370_reg.h	4915;"	d
RTL8370_ACL_OP65_NOT_MASK	rtl8370_reg.h	4904;"	d
RTL8370_ACL_OP65_NOT_OFFSET	rtl8370_reg.h	4903;"	d
RTL8370_ACL_OP66_NOT_MASK	rtl8370_reg.h	4942;"	d
RTL8370_ACL_OP66_NOT_OFFSET	rtl8370_reg.h	4941;"	d
RTL8370_ACL_OP67_NOT_MASK	rtl8370_reg.h	4930;"	d
RTL8370_ACL_OP67_NOT_OFFSET	rtl8370_reg.h	4929;"	d
RTL8370_ACL_OP68_NOT_MASK	rtl8370_reg.h	4968;"	d
RTL8370_ACL_OP68_NOT_OFFSET	rtl8370_reg.h	4967;"	d
RTL8370_ACL_OP69_NOT_MASK	rtl8370_reg.h	4956;"	d
RTL8370_ACL_OP69_NOT_OFFSET	rtl8370_reg.h	4955;"	d
RTL8370_ACL_OP6_NOT_MASK	rtl8370_reg.h	4162;"	d
RTL8370_ACL_OP6_NOT_OFFSET	rtl8370_reg.h	4161;"	d
RTL8370_ACL_OP70_NOT_MASK	rtl8370_reg.h	4994;"	d
RTL8370_ACL_OP70_NOT_OFFSET	rtl8370_reg.h	4993;"	d
RTL8370_ACL_OP71_NOT_MASK	rtl8370_reg.h	4982;"	d
RTL8370_ACL_OP71_NOT_OFFSET	rtl8370_reg.h	4981;"	d
RTL8370_ACL_OP72_NOT_MASK	rtl8370_reg.h	5020;"	d
RTL8370_ACL_OP72_NOT_OFFSET	rtl8370_reg.h	5019;"	d
RTL8370_ACL_OP73_NOT_MASK	rtl8370_reg.h	5008;"	d
RTL8370_ACL_OP73_NOT_OFFSET	rtl8370_reg.h	5007;"	d
RTL8370_ACL_OP74_NOT_MASK	rtl8370_reg.h	5046;"	d
RTL8370_ACL_OP74_NOT_OFFSET	rtl8370_reg.h	5045;"	d
RTL8370_ACL_OP75_NOT_MASK	rtl8370_reg.h	5034;"	d
RTL8370_ACL_OP75_NOT_OFFSET	rtl8370_reg.h	5033;"	d
RTL8370_ACL_OP76_NOT_MASK	rtl8370_reg.h	5072;"	d
RTL8370_ACL_OP76_NOT_OFFSET	rtl8370_reg.h	5071;"	d
RTL8370_ACL_OP77_NOT_MASK	rtl8370_reg.h	5060;"	d
RTL8370_ACL_OP77_NOT_OFFSET	rtl8370_reg.h	5059;"	d
RTL8370_ACL_OP78_NOT_MASK	rtl8370_reg.h	5098;"	d
RTL8370_ACL_OP78_NOT_OFFSET	rtl8370_reg.h	5097;"	d
RTL8370_ACL_OP79_NOT_MASK	rtl8370_reg.h	5086;"	d
RTL8370_ACL_OP79_NOT_OFFSET	rtl8370_reg.h	5085;"	d
RTL8370_ACL_OP7_NOT_MASK	rtl8370_reg.h	4150;"	d
RTL8370_ACL_OP7_NOT_OFFSET	rtl8370_reg.h	4149;"	d
RTL8370_ACL_OP80_NOT_MASK	rtl8370_reg.h	5124;"	d
RTL8370_ACL_OP80_NOT_OFFSET	rtl8370_reg.h	5123;"	d
RTL8370_ACL_OP81_NOT_MASK	rtl8370_reg.h	5112;"	d
RTL8370_ACL_OP81_NOT_OFFSET	rtl8370_reg.h	5111;"	d
RTL8370_ACL_OP82_NOT_MASK	rtl8370_reg.h	5150;"	d
RTL8370_ACL_OP82_NOT_OFFSET	rtl8370_reg.h	5149;"	d
RTL8370_ACL_OP83_NOT_MASK	rtl8370_reg.h	5138;"	d
RTL8370_ACL_OP83_NOT_OFFSET	rtl8370_reg.h	5137;"	d
RTL8370_ACL_OP84_NOT_MASK	rtl8370_reg.h	5176;"	d
RTL8370_ACL_OP84_NOT_OFFSET	rtl8370_reg.h	5175;"	d
RTL8370_ACL_OP85_NOT_MASK	rtl8370_reg.h	5164;"	d
RTL8370_ACL_OP85_NOT_OFFSET	rtl8370_reg.h	5163;"	d
RTL8370_ACL_OP86_NOT_MASK	rtl8370_reg.h	5202;"	d
RTL8370_ACL_OP86_NOT_OFFSET	rtl8370_reg.h	5201;"	d
RTL8370_ACL_OP87_NOT_MASK	rtl8370_reg.h	5190;"	d
RTL8370_ACL_OP87_NOT_OFFSET	rtl8370_reg.h	5189;"	d
RTL8370_ACL_OP88_NOT_MASK	rtl8370_reg.h	5228;"	d
RTL8370_ACL_OP88_NOT_OFFSET	rtl8370_reg.h	5227;"	d
RTL8370_ACL_OP89_NOT_MASK	rtl8370_reg.h	5216;"	d
RTL8370_ACL_OP89_NOT_OFFSET	rtl8370_reg.h	5215;"	d
RTL8370_ACL_OP8_NOT_MASK	rtl8370_reg.h	4188;"	d
RTL8370_ACL_OP8_NOT_OFFSET	rtl8370_reg.h	4187;"	d
RTL8370_ACL_OP90_NOT_MASK	rtl8370_reg.h	5254;"	d
RTL8370_ACL_OP90_NOT_OFFSET	rtl8370_reg.h	5253;"	d
RTL8370_ACL_OP91_NOT_MASK	rtl8370_reg.h	5242;"	d
RTL8370_ACL_OP91_NOT_OFFSET	rtl8370_reg.h	5241;"	d
RTL8370_ACL_OP92_NOT_MASK	rtl8370_reg.h	5280;"	d
RTL8370_ACL_OP92_NOT_OFFSET	rtl8370_reg.h	5279;"	d
RTL8370_ACL_OP93_NOT_MASK	rtl8370_reg.h	5268;"	d
RTL8370_ACL_OP93_NOT_OFFSET	rtl8370_reg.h	5267;"	d
RTL8370_ACL_OP94_NOT_MASK	rtl8370_reg.h	5306;"	d
RTL8370_ACL_OP94_NOT_OFFSET	rtl8370_reg.h	5305;"	d
RTL8370_ACL_OP95_NOT_MASK	rtl8370_reg.h	5294;"	d
RTL8370_ACL_OP95_NOT_OFFSET	rtl8370_reg.h	5293;"	d
RTL8370_ACL_OP96_NOT_MASK	rtl8370_reg.h	5332;"	d
RTL8370_ACL_OP96_NOT_OFFSET	rtl8370_reg.h	5331;"	d
RTL8370_ACL_OP97_NOT_MASK	rtl8370_reg.h	5320;"	d
RTL8370_ACL_OP97_NOT_OFFSET	rtl8370_reg.h	5319;"	d
RTL8370_ACL_OP98_NOT_MASK	rtl8370_reg.h	5358;"	d
RTL8370_ACL_OP98_NOT_OFFSET	rtl8370_reg.h	5357;"	d
RTL8370_ACL_OP99_NOT_MASK	rtl8370_reg.h	5346;"	d
RTL8370_ACL_OP99_NOT_OFFSET	rtl8370_reg.h	5345;"	d
RTL8370_ACL_OP9_NOT_MASK	rtl8370_reg.h	4176;"	d
RTL8370_ACL_OP9_NOT_OFFSET	rtl8370_reg.h	4175;"	d
RTL8370_ACL_OP_ACTION_MASK	rtl8370_base.h	134;"	d
RTL8370_ACL_OP_ACTION_OFFSET	rtl8370_base.h	133;"	d
RTL8370_ACL_OP_NOT_MASK	rtl8370_base.h	132;"	d
RTL8370_ACL_OP_NOT_OFFSET	rtl8370_base.h	131;"	d
RTL8370_ACL_PORT0_ENABLE_MASK	rtl8370_reg.h	5766;"	d
RTL8370_ACL_PORT0_ENABLE_OFFSET	rtl8370_reg.h	5765;"	d
RTL8370_ACL_PORT0_PERMIT_MASK	rtl8370_reg.h	5800;"	d
RTL8370_ACL_PORT0_PERMIT_OFFSET	rtl8370_reg.h	5799;"	d
RTL8370_ACL_PORT10_ENABLE_MASK	rtl8370_reg.h	5746;"	d
RTL8370_ACL_PORT10_ENABLE_OFFSET	rtl8370_reg.h	5745;"	d
RTL8370_ACL_PORT10_PERMIT_MASK	rtl8370_reg.h	5780;"	d
RTL8370_ACL_PORT10_PERMIT_OFFSET	rtl8370_reg.h	5779;"	d
RTL8370_ACL_PORT11_ENABLE_MASK	rtl8370_reg.h	5744;"	d
RTL8370_ACL_PORT11_ENABLE_OFFSET	rtl8370_reg.h	5743;"	d
RTL8370_ACL_PORT11_PERMIT_MASK	rtl8370_reg.h	5778;"	d
RTL8370_ACL_PORT11_PERMIT_OFFSET	rtl8370_reg.h	5777;"	d
RTL8370_ACL_PORT12_ENABLE_MASK	rtl8370_reg.h	5742;"	d
RTL8370_ACL_PORT12_ENABLE_OFFSET	rtl8370_reg.h	5741;"	d
RTL8370_ACL_PORT12_PERMIT_MASK	rtl8370_reg.h	5776;"	d
RTL8370_ACL_PORT12_PERMIT_OFFSET	rtl8370_reg.h	5775;"	d
RTL8370_ACL_PORT13_ENABLE_MASK	rtl8370_reg.h	5740;"	d
RTL8370_ACL_PORT13_ENABLE_OFFSET	rtl8370_reg.h	5739;"	d
RTL8370_ACL_PORT13_PERMIT_MASK	rtl8370_reg.h	5774;"	d
RTL8370_ACL_PORT13_PERMIT_OFFSET	rtl8370_reg.h	5773;"	d
RTL8370_ACL_PORT14_ENABLE_MASK	rtl8370_reg.h	5738;"	d
RTL8370_ACL_PORT14_ENABLE_OFFSET	rtl8370_reg.h	5737;"	d
RTL8370_ACL_PORT14_PERMIT_MASK	rtl8370_reg.h	5772;"	d
RTL8370_ACL_PORT14_PERMIT_OFFSET	rtl8370_reg.h	5771;"	d
RTL8370_ACL_PORT15_ENABLE_MASK	rtl8370_reg.h	5736;"	d
RTL8370_ACL_PORT15_ENABLE_OFFSET	rtl8370_reg.h	5735;"	d
RTL8370_ACL_PORT15_PERMIT_MASK	rtl8370_reg.h	5770;"	d
RTL8370_ACL_PORT15_PERMIT_OFFSET	rtl8370_reg.h	5769;"	d
RTL8370_ACL_PORT1_ENABLE_MASK	rtl8370_reg.h	5764;"	d
RTL8370_ACL_PORT1_ENABLE_OFFSET	rtl8370_reg.h	5763;"	d
RTL8370_ACL_PORT1_PERMIT_MASK	rtl8370_reg.h	5798;"	d
RTL8370_ACL_PORT1_PERMIT_OFFSET	rtl8370_reg.h	5797;"	d
RTL8370_ACL_PORT2_ENABLE_MASK	rtl8370_reg.h	5762;"	d
RTL8370_ACL_PORT2_ENABLE_OFFSET	rtl8370_reg.h	5761;"	d
RTL8370_ACL_PORT2_PERMIT_MASK	rtl8370_reg.h	5796;"	d
RTL8370_ACL_PORT2_PERMIT_OFFSET	rtl8370_reg.h	5795;"	d
RTL8370_ACL_PORT3_ENABLE_MASK	rtl8370_reg.h	5760;"	d
RTL8370_ACL_PORT3_ENABLE_OFFSET	rtl8370_reg.h	5759;"	d
RTL8370_ACL_PORT3_PERMIT_MASK	rtl8370_reg.h	5794;"	d
RTL8370_ACL_PORT3_PERMIT_OFFSET	rtl8370_reg.h	5793;"	d
RTL8370_ACL_PORT4_ENABLE_MASK	rtl8370_reg.h	5758;"	d
RTL8370_ACL_PORT4_ENABLE_OFFSET	rtl8370_reg.h	5757;"	d
RTL8370_ACL_PORT4_PERMIT_MASK	rtl8370_reg.h	5792;"	d
RTL8370_ACL_PORT4_PERMIT_OFFSET	rtl8370_reg.h	5791;"	d
RTL8370_ACL_PORT5_ENABLE_MASK	rtl8370_reg.h	5756;"	d
RTL8370_ACL_PORT5_ENABLE_OFFSET	rtl8370_reg.h	5755;"	d
RTL8370_ACL_PORT5_PERMIT_MASK	rtl8370_reg.h	5790;"	d
RTL8370_ACL_PORT5_PERMIT_OFFSET	rtl8370_reg.h	5789;"	d
RTL8370_ACL_PORT6_ENABLE_MASK	rtl8370_reg.h	5754;"	d
RTL8370_ACL_PORT6_ENABLE_OFFSET	rtl8370_reg.h	5753;"	d
RTL8370_ACL_PORT6_PERMIT_MASK	rtl8370_reg.h	5788;"	d
RTL8370_ACL_PORT6_PERMIT_OFFSET	rtl8370_reg.h	5787;"	d
RTL8370_ACL_PORT7_ENABLE_MASK	rtl8370_reg.h	5752;"	d
RTL8370_ACL_PORT7_ENABLE_OFFSET	rtl8370_reg.h	5751;"	d
RTL8370_ACL_PORT7_PERMIT_MASK	rtl8370_reg.h	5786;"	d
RTL8370_ACL_PORT7_PERMIT_OFFSET	rtl8370_reg.h	5785;"	d
RTL8370_ACL_PORT8_ENABLE_MASK	rtl8370_reg.h	5750;"	d
RTL8370_ACL_PORT8_ENABLE_OFFSET	rtl8370_reg.h	5749;"	d
RTL8370_ACL_PORT8_PERMIT_MASK	rtl8370_reg.h	5784;"	d
RTL8370_ACL_PORT8_PERMIT_OFFSET	rtl8370_reg.h	5783;"	d
RTL8370_ACL_PORT9_ENABLE_MASK	rtl8370_reg.h	5748;"	d
RTL8370_ACL_PORT9_ENABLE_OFFSET	rtl8370_reg.h	5747;"	d
RTL8370_ACL_PORT9_PERMIT_MASK	rtl8370_reg.h	5782;"	d
RTL8370_ACL_PORT9_PERMIT_OFFSET	rtl8370_reg.h	5781;"	d
RTL8370_ACL_RULE_TEMPLATE0_CRTL3_MASK	rtl8370_reg.h	3870;"	d
RTL8370_ACL_RULE_TEMPLATE0_CRTL3_OFFSET	rtl8370_reg.h	3869;"	d
RTL8370_ACL_RULE_TEMPLATE1_CRTL3_MASK	rtl8370_reg.h	3892;"	d
RTL8370_ACL_RULE_TEMPLATE1_CRTL3_OFFSET	rtl8370_reg.h	3891;"	d
RTL8370_ACL_RULE_TEMPLATE2_CRTL3_MASK	rtl8370_reg.h	3914;"	d
RTL8370_ACL_RULE_TEMPLATE2_CRTL3_OFFSET	rtl8370_reg.h	3913;"	d
RTL8370_ACL_RULE_TEMPLATE3_CRTL3_MASK	rtl8370_reg.h	3936;"	d
RTL8370_ACL_RULE_TEMPLATE3_CRTL3_OFFSET	rtl8370_reg.h	3935;"	d
RTL8370_ACL_RULE_TEMPLATE4_CRTL3_MASK	rtl8370_reg.h	3958;"	d
RTL8370_ACL_RULE_TEMPLATE4_CRTL3_OFFSET	rtl8370_reg.h	3957;"	d
RTL8370_ACL_RULE_TEMPLATE5_CRTL3_MASK	rtl8370_reg.h	3980;"	d
RTL8370_ACL_RULE_TEMPLATE5_CRTL3_OFFSET	rtl8370_reg.h	3979;"	d
RTL8370_ACL_RULE_TEMPLATE6_CRTL3_MASK	rtl8370_reg.h	4002;"	d
RTL8370_ACL_RULE_TEMPLATE6_CRTL3_OFFSET	rtl8370_reg.h	4001;"	d
RTL8370_ACL_RULE_TEMPLATE7_CRTL3_MASK	rtl8370_reg.h	4024;"	d
RTL8370_ACL_RULE_TEMPLATE7_CRTL3_OFFSET	rtl8370_reg.h	4023;"	d
RTL8370_ACL_RULE_TEMPLATE8_CRTL3_MASK	rtl8370_reg.h	4046;"	d
RTL8370_ACL_RULE_TEMPLATE8_CRTL3_OFFSET	rtl8370_reg.h	4045;"	d
RTL8370_ACL_RULE_TEMPLATE9_CRTL3_MASK	rtl8370_reg.h	4068;"	d
RTL8370_ACL_RULE_TEMPLATE9_CRTL3_OFFSET	rtl8370_reg.h	4067;"	d
RTL8370_ACL_RULE_TEMPLATE_CRTL_BASE	rtl8370_base.h	124;"	d
RTL8370_ACL_RULE_TEMPLATE_CTRL_REG	rtl8370_base.h	125;"	d
RTL8370_ACL_TEMPLATE0_FIELD0_MASK	rtl8370_reg.h	3854;"	d
RTL8370_ACL_TEMPLATE0_FIELD0_OFFSET	rtl8370_reg.h	3853;"	d
RTL8370_ACL_TEMPLATE0_FIELD1_MASK	rtl8370_reg.h	3852;"	d
RTL8370_ACL_TEMPLATE0_FIELD1_OFFSET	rtl8370_reg.h	3851;"	d
RTL8370_ACL_TEMPLATE0_FIELD2_MASK	rtl8370_reg.h	3860;"	d
RTL8370_ACL_TEMPLATE0_FIELD2_OFFSET	rtl8370_reg.h	3859;"	d
RTL8370_ACL_TEMPLATE0_FIELD3_MASK	rtl8370_reg.h	3858;"	d
RTL8370_ACL_TEMPLATE0_FIELD3_OFFSET	rtl8370_reg.h	3857;"	d
RTL8370_ACL_TEMPLATE0_FIELD4_MASK	rtl8370_reg.h	3866;"	d
RTL8370_ACL_TEMPLATE0_FIELD4_OFFSET	rtl8370_reg.h	3865;"	d
RTL8370_ACL_TEMPLATE0_FIELD5_MASK	rtl8370_reg.h	3864;"	d
RTL8370_ACL_TEMPLATE0_FIELD5_OFFSET	rtl8370_reg.h	3863;"	d
RTL8370_ACL_TEMPLATE1_FIELD0_MASK	rtl8370_reg.h	3876;"	d
RTL8370_ACL_TEMPLATE1_FIELD0_OFFSET	rtl8370_reg.h	3875;"	d
RTL8370_ACL_TEMPLATE1_FIELD1_MASK	rtl8370_reg.h	3874;"	d
RTL8370_ACL_TEMPLATE1_FIELD1_OFFSET	rtl8370_reg.h	3873;"	d
RTL8370_ACL_TEMPLATE1_FIELD2_MASK	rtl8370_reg.h	3882;"	d
RTL8370_ACL_TEMPLATE1_FIELD2_OFFSET	rtl8370_reg.h	3881;"	d
RTL8370_ACL_TEMPLATE1_FIELD3_MASK	rtl8370_reg.h	3880;"	d
RTL8370_ACL_TEMPLATE1_FIELD3_OFFSET	rtl8370_reg.h	3879;"	d
RTL8370_ACL_TEMPLATE1_FIELD4_MASK	rtl8370_reg.h	3888;"	d
RTL8370_ACL_TEMPLATE1_FIELD4_OFFSET	rtl8370_reg.h	3887;"	d
RTL8370_ACL_TEMPLATE1_FIELD5_MASK	rtl8370_reg.h	3886;"	d
RTL8370_ACL_TEMPLATE1_FIELD5_OFFSET	rtl8370_reg.h	3885;"	d
RTL8370_ACL_TEMPLATE2_FIELD0_MASK	rtl8370_reg.h	3898;"	d
RTL8370_ACL_TEMPLATE2_FIELD0_OFFSET	rtl8370_reg.h	3897;"	d
RTL8370_ACL_TEMPLATE2_FIELD1_MASK	rtl8370_reg.h	3896;"	d
RTL8370_ACL_TEMPLATE2_FIELD1_OFFSET	rtl8370_reg.h	3895;"	d
RTL8370_ACL_TEMPLATE2_FIELD2_MASK	rtl8370_reg.h	3904;"	d
RTL8370_ACL_TEMPLATE2_FIELD2_OFFSET	rtl8370_reg.h	3903;"	d
RTL8370_ACL_TEMPLATE2_FIELD3_MASK	rtl8370_reg.h	3902;"	d
RTL8370_ACL_TEMPLATE2_FIELD3_OFFSET	rtl8370_reg.h	3901;"	d
RTL8370_ACL_TEMPLATE2_FIELD4_MASK	rtl8370_reg.h	3910;"	d
RTL8370_ACL_TEMPLATE2_FIELD4_OFFSET	rtl8370_reg.h	3909;"	d
RTL8370_ACL_TEMPLATE2_FIELD5_MASK	rtl8370_reg.h	3908;"	d
RTL8370_ACL_TEMPLATE2_FIELD5_OFFSET	rtl8370_reg.h	3907;"	d
RTL8370_ACL_TEMPLATE3_FIELD0_MASK	rtl8370_reg.h	3920;"	d
RTL8370_ACL_TEMPLATE3_FIELD0_OFFSET	rtl8370_reg.h	3919;"	d
RTL8370_ACL_TEMPLATE3_FIELD1_MASK	rtl8370_reg.h	3918;"	d
RTL8370_ACL_TEMPLATE3_FIELD1_OFFSET	rtl8370_reg.h	3917;"	d
RTL8370_ACL_TEMPLATE3_FIELD2_MASK	rtl8370_reg.h	3926;"	d
RTL8370_ACL_TEMPLATE3_FIELD2_OFFSET	rtl8370_reg.h	3925;"	d
RTL8370_ACL_TEMPLATE3_FIELD3_MASK	rtl8370_reg.h	3924;"	d
RTL8370_ACL_TEMPLATE3_FIELD3_OFFSET	rtl8370_reg.h	3923;"	d
RTL8370_ACL_TEMPLATE3_FIELD4_MASK	rtl8370_reg.h	3932;"	d
RTL8370_ACL_TEMPLATE3_FIELD4_OFFSET	rtl8370_reg.h	3931;"	d
RTL8370_ACL_TEMPLATE3_FIELD5_MASK	rtl8370_reg.h	3930;"	d
RTL8370_ACL_TEMPLATE3_FIELD5_OFFSET	rtl8370_reg.h	3929;"	d
RTL8370_ACL_TEMPLATE4_FIELD0_MASK	rtl8370_reg.h	3942;"	d
RTL8370_ACL_TEMPLATE4_FIELD0_OFFSET	rtl8370_reg.h	3941;"	d
RTL8370_ACL_TEMPLATE4_FIELD1_MASK	rtl8370_reg.h	3940;"	d
RTL8370_ACL_TEMPLATE4_FIELD1_OFFSET	rtl8370_reg.h	3939;"	d
RTL8370_ACL_TEMPLATE4_FIELD2_MASK	rtl8370_reg.h	3948;"	d
RTL8370_ACL_TEMPLATE4_FIELD2_OFFSET	rtl8370_reg.h	3947;"	d
RTL8370_ACL_TEMPLATE4_FIELD3_MASK	rtl8370_reg.h	3946;"	d
RTL8370_ACL_TEMPLATE4_FIELD3_OFFSET	rtl8370_reg.h	3945;"	d
RTL8370_ACL_TEMPLATE4_FIELD4_MASK	rtl8370_reg.h	3954;"	d
RTL8370_ACL_TEMPLATE4_FIELD4_OFFSET	rtl8370_reg.h	3953;"	d
RTL8370_ACL_TEMPLATE4_FIELD5_MASK	rtl8370_reg.h	3952;"	d
RTL8370_ACL_TEMPLATE4_FIELD5_OFFSET	rtl8370_reg.h	3951;"	d
RTL8370_ACL_TEMPLATE5_FIELD0_MASK	rtl8370_reg.h	3964;"	d
RTL8370_ACL_TEMPLATE5_FIELD0_OFFSET	rtl8370_reg.h	3963;"	d
RTL8370_ACL_TEMPLATE5_FIELD1_MASK	rtl8370_reg.h	3962;"	d
RTL8370_ACL_TEMPLATE5_FIELD1_OFFSET	rtl8370_reg.h	3961;"	d
RTL8370_ACL_TEMPLATE5_FIELD2_MASK	rtl8370_reg.h	3970;"	d
RTL8370_ACL_TEMPLATE5_FIELD2_OFFSET	rtl8370_reg.h	3969;"	d
RTL8370_ACL_TEMPLATE5_FIELD3_MASK	rtl8370_reg.h	3968;"	d
RTL8370_ACL_TEMPLATE5_FIELD3_OFFSET	rtl8370_reg.h	3967;"	d
RTL8370_ACL_TEMPLATE5_FIELD4_MASK	rtl8370_reg.h	3976;"	d
RTL8370_ACL_TEMPLATE5_FIELD4_OFFSET	rtl8370_reg.h	3975;"	d
RTL8370_ACL_TEMPLATE5_FIELD5_MASK	rtl8370_reg.h	3974;"	d
RTL8370_ACL_TEMPLATE5_FIELD5_OFFSET	rtl8370_reg.h	3973;"	d
RTL8370_ACL_TEMPLATE6_FIELD0_MASK	rtl8370_reg.h	3986;"	d
RTL8370_ACL_TEMPLATE6_FIELD0_OFFSET	rtl8370_reg.h	3985;"	d
RTL8370_ACL_TEMPLATE6_FIELD1_MASK	rtl8370_reg.h	3984;"	d
RTL8370_ACL_TEMPLATE6_FIELD1_OFFSET	rtl8370_reg.h	3983;"	d
RTL8370_ACL_TEMPLATE6_FIELD2_MASK	rtl8370_reg.h	3992;"	d
RTL8370_ACL_TEMPLATE6_FIELD2_OFFSET	rtl8370_reg.h	3991;"	d
RTL8370_ACL_TEMPLATE6_FIELD3_MASK	rtl8370_reg.h	3990;"	d
RTL8370_ACL_TEMPLATE6_FIELD3_OFFSET	rtl8370_reg.h	3989;"	d
RTL8370_ACL_TEMPLATE6_FIELD4_MASK	rtl8370_reg.h	3998;"	d
RTL8370_ACL_TEMPLATE6_FIELD4_OFFSET	rtl8370_reg.h	3997;"	d
RTL8370_ACL_TEMPLATE6_FIELD5_MASK	rtl8370_reg.h	3996;"	d
RTL8370_ACL_TEMPLATE6_FIELD5_OFFSET	rtl8370_reg.h	3995;"	d
RTL8370_ACL_TEMPLATE7_FIELD0_MASK	rtl8370_reg.h	4008;"	d
RTL8370_ACL_TEMPLATE7_FIELD0_OFFSET	rtl8370_reg.h	4007;"	d
RTL8370_ACL_TEMPLATE7_FIELD1_MASK	rtl8370_reg.h	4006;"	d
RTL8370_ACL_TEMPLATE7_FIELD1_OFFSET	rtl8370_reg.h	4005;"	d
RTL8370_ACL_TEMPLATE7_FIELD2_MASK	rtl8370_reg.h	4014;"	d
RTL8370_ACL_TEMPLATE7_FIELD2_OFFSET	rtl8370_reg.h	4013;"	d
RTL8370_ACL_TEMPLATE7_FIELD3_MASK	rtl8370_reg.h	4012;"	d
RTL8370_ACL_TEMPLATE7_FIELD3_OFFSET	rtl8370_reg.h	4011;"	d
RTL8370_ACL_TEMPLATE7_FIELD4_MASK	rtl8370_reg.h	4020;"	d
RTL8370_ACL_TEMPLATE7_FIELD4_OFFSET	rtl8370_reg.h	4019;"	d
RTL8370_ACL_TEMPLATE7_FIELD5_MASK	rtl8370_reg.h	4018;"	d
RTL8370_ACL_TEMPLATE7_FIELD5_OFFSET	rtl8370_reg.h	4017;"	d
RTL8370_ACL_TEMPLATE8_FIELD0_MASK	rtl8370_reg.h	4030;"	d
RTL8370_ACL_TEMPLATE8_FIELD0_OFFSET	rtl8370_reg.h	4029;"	d
RTL8370_ACL_TEMPLATE8_FIELD1_MASK	rtl8370_reg.h	4028;"	d
RTL8370_ACL_TEMPLATE8_FIELD1_OFFSET	rtl8370_reg.h	4027;"	d
RTL8370_ACL_TEMPLATE8_FIELD2_MASK	rtl8370_reg.h	4036;"	d
RTL8370_ACL_TEMPLATE8_FIELD2_OFFSET	rtl8370_reg.h	4035;"	d
RTL8370_ACL_TEMPLATE8_FIELD3_MASK	rtl8370_reg.h	4034;"	d
RTL8370_ACL_TEMPLATE8_FIELD3_OFFSET	rtl8370_reg.h	4033;"	d
RTL8370_ACL_TEMPLATE8_FIELD4_MASK	rtl8370_reg.h	4042;"	d
RTL8370_ACL_TEMPLATE8_FIELD4_OFFSET	rtl8370_reg.h	4041;"	d
RTL8370_ACL_TEMPLATE8_FIELD5_MASK	rtl8370_reg.h	4040;"	d
RTL8370_ACL_TEMPLATE8_FIELD5_OFFSET	rtl8370_reg.h	4039;"	d
RTL8370_ACL_TEMPLATE9_FIELD0_MASK	rtl8370_reg.h	4052;"	d
RTL8370_ACL_TEMPLATE9_FIELD0_OFFSET	rtl8370_reg.h	4051;"	d
RTL8370_ACL_TEMPLATE9_FIELD1_MASK	rtl8370_reg.h	4050;"	d
RTL8370_ACL_TEMPLATE9_FIELD1_OFFSET	rtl8370_reg.h	4049;"	d
RTL8370_ACL_TEMPLATE9_FIELD2_MASK	rtl8370_reg.h	4058;"	d
RTL8370_ACL_TEMPLATE9_FIELD2_OFFSET	rtl8370_reg.h	4057;"	d
RTL8370_ACL_TEMPLATE9_FIELD3_MASK	rtl8370_reg.h	4056;"	d
RTL8370_ACL_TEMPLATE9_FIELD3_OFFSET	rtl8370_reg.h	4055;"	d
RTL8370_ACL_TEMPLATE9_FIELD4_MASK	rtl8370_reg.h	4064;"	d
RTL8370_ACL_TEMPLATE9_FIELD4_OFFSET	rtl8370_reg.h	4063;"	d
RTL8370_ACL_TEMPLATE9_FIELD5_MASK	rtl8370_reg.h	4062;"	d
RTL8370_ACL_TEMPLATE9_FIELD5_OFFSET	rtl8370_reg.h	4061;"	d
RTL8370_ACL_TEMPLATE_FIELD_MASK	rtl8370_base.h	127;"	d
RTL8370_ACL_TEMPLATE_FIELD_OFFSET	rtl8370_base.h	126;"	d
RTL8370_ACL_UNMATCH_PERMIT_REG	rtl8370_base.h	137;"	d
RTL8370_ACS_IROM_ENABLE_MASK	rtl8370_reg.h	16076;"	d
RTL8370_ACS_IROM_ENABLE_OFFSET	rtl8370_reg.h	16075;"	d
RTL8370_AGE_SPEED_MASK	rtl8370_reg.h	9318;"	d
RTL8370_AGE_SPEED_OFFSET	rtl8370_reg.h	9317;"	d
RTL8370_AGE_TIMER_MASK	rtl8370_reg.h	9328;"	d
RTL8370_AGE_TIMER_OFFSET	rtl8370_reg.h	9327;"	d
RTL8370_ALDP_CFG_REG	rtl8370_base.h	624;"	d
RTL8370_ALDP_ENABLE_OFFSET	rtl8370_base.h	625;"	d
RTL8370_AUTOLOAD_EN_MASK	rtl8370_reg.h	15780;"	d
RTL8370_AUTOLOAD_EN_OFFSET	rtl8370_reg.h	15779;"	d
RTL8370_BACKOFF_RANDOM_TIME_MASK	rtl8370_reg.h	14996;"	d
RTL8370_BACKOFF_RANDOM_TIME_OFFSET	rtl8370_reg.h	14995;"	d
RTL8370_BCAM_DISABLE_MASK	rtl8370_reg.h	9322;"	d
RTL8370_BCAM_DISABLE_OFFSET	rtl8370_reg.h	9321;"	d
RTL8370_BCAM_TYPE_MASK	rtl8370_reg.h	9320;"	d
RTL8370_BCAM_TYPE_OFFSET	rtl8370_reg.h	9319;"	d
RTL8370_BCAST_FLOADING_PMSK_REG	rtl8370_base.h	235;"	d
RTL8370_BISR_COND_EN_MASK	rtl8370_reg.h	15732;"	d
RTL8370_BISR_COND_EN_OFFSET	rtl8370_reg.h	15731;"	d
RTL8370_BISR_COND_MASK	rtl8370_reg.h	15728;"	d
RTL8370_BISR_COND_OFFSET	rtl8370_reg.h	15727;"	d
RTL8370_BISR_CTRL_DUMMY_0_MASK	rtl8370_reg.h	15722;"	d
RTL8370_BISR_CTRL_DUMMY_0_OFFSET	rtl8370_reg.h	15721;"	d
RTL8370_BISR_CTRL_DUMMY_1_MASK	rtl8370_reg.h	15730;"	d
RTL8370_BISR_CTRL_DUMMY_1_OFFSET	rtl8370_reg.h	15729;"	d
RTL8370_BIST_MODE_ALL_MASK	rtl8370_reg.h	16058;"	d
RTL8370_BIST_MODE_ALL_OFFSET	rtl8370_reg.h	16057;"	d
RTL8370_BIST_MODE_DW8051_EROM_MASK	rtl8370_reg.h	16092;"	d
RTL8370_BIST_MODE_DW8051_EROM_OFFSET	rtl8370_reg.h	16091;"	d
RTL8370_BIST_MODE_DW8051_IRAM_MASK	rtl8370_reg.h	16096;"	d
RTL8370_BIST_MODE_DW8051_IRAM_OFFSET	rtl8370_reg.h	16095;"	d
RTL8370_BIST_MODE_DW8051_IROM_MASK	rtl8370_reg.h	16094;"	d
RTL8370_BIST_MODE_DW8051_IROM_OFFSET	rtl8370_reg.h	16093;"	d
RTL8370_BIST_PASS_MASK	rtl8370_reg.h	16108;"	d
RTL8370_BIST_PASS_OFFSET	rtl8370_reg.h	16107;"	d
RTL8370_BLINK_EN_MASK	rtl8370_reg.h	18311;"	d
RTL8370_BLINK_EN_OFFSET	rtl8370_reg.h	18310;"	d
RTL8370_BOID_MASK	rtl8370_reg.h	15640;"	d
RTL8370_BOID_OFFSET	rtl8370_reg.h	15639;"	d
RTL8370_BRD_PHYAD_MASK	rtl8370_reg.h	16136;"	d
RTL8370_BRD_PHYAD_OFFSET	rtl8370_reg.h	16135;"	d
RTL8370_BUSY_FLAG_MASK	rtl8370_reg.h	14302;"	d
RTL8370_BUSY_FLAG_OFFSET	rtl8370_reg.h	14301;"	d
RTL8370_BUZZER_RATE_MASK	rtl8370_reg.h	18275;"	d
RTL8370_BUZZER_RATE_OFFSET	rtl8370_reg.h	18274;"	d
RTL8370_BYPASS_EXTLED_INIT_MASK	rtl8370_reg.h	18519;"	d
RTL8370_BYPASS_EXTLED_INIT_OFFSET	rtl8370_reg.h	18518;"	d
RTL8370_BYPASS_INQUEUE_MASK	rtl8370_reg.h	15082;"	d
RTL8370_BYPASS_INQUEUE_OFFSET	rtl8370_reg.h	15081;"	d
RTL8370_BYPASS_PHY_MASK	rtl8370_reg.h	16162;"	d
RTL8370_BYPASS_PHY_OFFSET	rtl8370_reg.h	16161;"	d
RTL8370_BYPASS_SDS_0_MASK	rtl8370_reg.h	16160;"	d
RTL8370_BYPASS_SDS_0_OFFSET	rtl8370_reg.h	16159;"	d
RTL8370_BYPASS_SDS_1_MASK	rtl8370_reg.h	16158;"	d
RTL8370_BYPASS_SDS_1_OFFSET	rtl8370_reg.h	16157;"	d
RTL8370_C2SIDXMAX	rtl8370_asicdrv_svlan.h	7;"	d
RTL8370_C2SIDXNO	rtl8370_asicdrv_svlan.h	6;"	d
RTL8370_CFG_MULTI_PIN_DUMMY_0_MASK	rtl8370_reg.h	16186;"	d
RTL8370_CFG_MULTI_PIN_DUMMY_0_OFFSET	rtl8370_reg.h	16185;"	d
RTL8370_CHECK_MIN_IPG_RXDV_MASK	rtl8370_reg.h	14958;"	d
RTL8370_CHECK_MIN_IPG_RXDV_OFFSET	rtl8370_reg.h	14957;"	d
RTL8370_CHIP_DEBUG0_DUMMY_0_MASK	rtl8370_reg.h	15654;"	d
RTL8370_CHIP_DEBUG0_DUMMY_0_OFFSET	rtl8370_reg.h	15653;"	d
RTL8370_CHIP_DEBUG1_DUMMY_0_MASK	rtl8370_reg.h	15674;"	d
RTL8370_CHIP_DEBUG1_DUMMY_0_OFFSET	rtl8370_reg.h	15673;"	d
RTL8370_CHIP_DEBUG1_DUMMY_1_MASK	rtl8370_reg.h	15678;"	d
RTL8370_CHIP_DEBUG1_DUMMY_1_OFFSET	rtl8370_reg.h	15677;"	d
RTL8370_CHIP_DEBUG1_DUMMY_2_MASK	rtl8370_reg.h	15682;"	d
RTL8370_CHIP_DEBUG1_DUMMY_2_OFFSET	rtl8370_reg.h	15681;"	d
RTL8370_CHIP_DEBUG1_DUMMY_3_MASK	rtl8370_reg.h	15686;"	d
RTL8370_CHIP_DEBUG1_DUMMY_3_OFFSET	rtl8370_reg.h	15685;"	d
RTL8370_CHIP_MODE_MASK	rtl8370_reg.h	15650;"	d
RTL8370_CHIP_MODE_OFFSET	rtl8370_reg.h	15649;"	d
RTL8370_CHIP_RESET_DUMMY_0_MASK	rtl8370_reg.h	16004;"	d
RTL8370_CHIP_RESET_DUMMY_0_OFFSET	rtl8370_reg.h	16003;"	d
RTL8370_CHIP_RST_MASK	rtl8370_reg.h	16014;"	d
RTL8370_CHIP_RST_OFFSET	rtl8370_reg.h	16013;"	d
RTL8370_CLK_DBGO_MASK	rtl8370_reg.h	16648;"	d
RTL8370_CLK_DBGO_OFFSET	rtl8370_reg.h	16647;"	d
RTL8370_CLR_CTRLCKT_MAX_HOLD_MASK	rtl8370_reg.h	15114;"	d
RTL8370_CLR_CTRLCKT_MAX_HOLD_OFFSET	rtl8370_reg.h	15113;"	d
RTL8370_CMD_MASK	rtl8370_reg.h	18687;"	d
RTL8370_CMD_OFFSET	rtl8370_reg.h	18686;"	d
RTL8370_CMP_BZ_MASK	rtl8370_reg.h	16670;"	d
RTL8370_CMP_BZ_OFFSET	rtl8370_reg.h	16669;"	d
RTL8370_COL_SEL_MASK	rtl8370_reg.h	15174;"	d
RTL8370_COL_SEL_OFFSET	rtl8370_reg.h	15173;"	d
RTL8370_COMMAND_TYPE_MASK	rtl8370_reg.h	3762;"	d
RTL8370_COMMAND_TYPE_OFFSET	rtl8370_reg.h	3761;"	d
RTL8370_CONFIG_RST_MASK	rtl8370_reg.h	16010;"	d
RTL8370_CONFIG_RST_OFFSET	rtl8370_reg.h	16009;"	d
RTL8370_CONGESTION_PORT0_SUSTAIN_TIME_MASK	rtl8370_reg.h	80;"	d
RTL8370_CONGESTION_PORT0_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	79;"	d
RTL8370_CONGESTION_PORT10_SUSTAIN_TIME_MASK	rtl8370_reg.h	1480;"	d
RTL8370_CONGESTION_PORT10_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	1479;"	d
RTL8370_CONGESTION_PORT11_SUSTAIN_TIME_MASK	rtl8370_reg.h	1620;"	d
RTL8370_CONGESTION_PORT11_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	1619;"	d
RTL8370_CONGESTION_PORT12_SUSTAIN_TIME_MASK	rtl8370_reg.h	1758;"	d
RTL8370_CONGESTION_PORT12_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	1757;"	d
RTL8370_CONGESTION_PORT13_SUSTAIN_TIME_MASK	rtl8370_reg.h	1898;"	d
RTL8370_CONGESTION_PORT13_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	1897;"	d
RTL8370_CONGESTION_PORT14_SUSTAIN_TIME_MASK	rtl8370_reg.h	2038;"	d
RTL8370_CONGESTION_PORT14_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	2037;"	d
RTL8370_CONGESTION_PORT15_SUSTAIN_TIME_MASK	rtl8370_reg.h	2178;"	d
RTL8370_CONGESTION_PORT15_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	2177;"	d
RTL8370_CONGESTION_PORT1_SUSTAIN_TIME_MASK	rtl8370_reg.h	220;"	d
RTL8370_CONGESTION_PORT1_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	219;"	d
RTL8370_CONGESTION_PORT2_SUSTAIN_TIME_MASK	rtl8370_reg.h	360;"	d
RTL8370_CONGESTION_PORT2_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	359;"	d
RTL8370_CONGESTION_PORT3_SUSTAIN_TIME_MASK	rtl8370_reg.h	500;"	d
RTL8370_CONGESTION_PORT3_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	499;"	d
RTL8370_CONGESTION_PORT4_SUSTAIN_TIME_MASK	rtl8370_reg.h	640;"	d
RTL8370_CONGESTION_PORT4_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	639;"	d
RTL8370_CONGESTION_PORT5_SUSTAIN_TIME_MASK	rtl8370_reg.h	780;"	d
RTL8370_CONGESTION_PORT5_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	779;"	d
RTL8370_CONGESTION_PORT6_SUSTAIN_TIME_MASK	rtl8370_reg.h	920;"	d
RTL8370_CONGESTION_PORT6_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	919;"	d
RTL8370_CONGESTION_PORT7_SUSTAIN_TIME_MASK	rtl8370_reg.h	1060;"	d
RTL8370_CONGESTION_PORT7_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	1059;"	d
RTL8370_CONGESTION_PORT8_SUSTAIN_TIME_MASK	rtl8370_reg.h	1200;"	d
RTL8370_CONGESTION_PORT8_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	1199;"	d
RTL8370_CONGESTION_PORT9_SUSTAIN_TIME_MASK	rtl8370_reg.h	1340;"	d
RTL8370_CONGESTION_PORT9_SUSTAIN_TIME_OFFSET	rtl8370_reg.h	1339;"	d
RTL8370_CPU_CTRL_REG	rtl8370_base.h	441;"	d
RTL8370_CPU_EN_MASK	rtl8370_reg.h	15088;"	d
RTL8370_CPU_EN_OFFSET	rtl8370_reg.h	15087;"	d
RTL8370_CPU_FORCE_LED_CFG_DUMMY_0_MASK	rtl8370_reg.h	18351;"	d
RTL8370_CPU_FORCE_LED_CFG_DUMMY_0_OFFSET	rtl8370_reg.h	18350;"	d
RTL8370_CPU_INSERTMODE_MASK	rtl8370_reg.h	15086;"	d
RTL8370_CPU_INSERTMODE_OFFSET	rtl8370_reg.h	15085;"	d
RTL8370_CPU_PORT_MASK_REG	rtl8370_base.h	439;"	d
RTL8370_CPU_TRAP_PORT_MASK	rtl8370_reg.h	15084;"	d
RTL8370_CPU_TRAP_PORT_OFFSET	rtl8370_reg.h	15083;"	d
RTL8370_CRS_SEL_MASK	rtl8370_reg.h	15176;"	d
RTL8370_CRS_SEL_OFFSET	rtl8370_reg.h	15175;"	d
RTL8370_CVIDXMAX	rtl8370_asicdrv.h	16;"	d
RTL8370_CVLANMCNO	rtl8370_asicdrv.h	15;"	d
RTL8370_DATA_LED_MASK	rtl8370_reg.h	18297;"	d
RTL8370_DATA_LED_OFFSET	rtl8370_reg.h	18296;"	d
RTL8370_DEBOUNCING_MASK	rtl8370_reg.h	18525;"	d
RTL8370_DEBOUNCING_OFFSET	rtl8370_reg.h	18524;"	d
RTL8370_DEBUG_INFO_BASE	rtl8370_base.h	284;"	d
RTL8370_DEBUG_INFO_MASK	rtl8370_base.h	287;"	d
RTL8370_DEBUG_INFO_OFFSET	rtl8370_base.h	286;"	d
RTL8370_DEBUG_INFO_REG	rtl8370_base.h	285;"	d
RTL8370_DECISIONPRIMAX	rtl8370_asicdrv_qos.h	7;"	d
RTL8370_DIAG_MODE2_ACTRAM_MASK	rtl8370_reg.h	16118;"	d
RTL8370_DIAG_MODE2_ACTRAM_OFFSET	rtl8370_reg.h	16117;"	d
RTL8370_DIAG_MODE2_BCAM_ACTION_MASK	rtl8370_reg.h	16120;"	d
RTL8370_DIAG_MODE2_BCAM_ACTION_OFFSET	rtl8370_reg.h	16119;"	d
RTL8370_DIAG_MODE2_DUMMY_0_MASK	rtl8370_reg.h	16112;"	d
RTL8370_DIAG_MODE2_DUMMY_0_OFFSET	rtl8370_reg.h	16111;"	d
RTL8370_DIAG_MODE2_DW8051RAM_MASK	rtl8370_reg.h	16114;"	d
RTL8370_DIAG_MODE2_DW8051RAM_OFFSET	rtl8370_reg.h	16113;"	d
RTL8370_DIAG_MODE2_MIBRAM_MASK	rtl8370_reg.h	16116;"	d
RTL8370_DIAG_MODE2_MIBRAM_OFFSET	rtl8370_reg.h	16115;"	d
RTL8370_DIAG_MODE_DW8051_EROM_MASK	rtl8370_reg.h	16084;"	d
RTL8370_DIAG_MODE_DW8051_EROM_OFFSET	rtl8370_reg.h	16083;"	d
RTL8370_DIAG_MODE_DW8051_IRAM_MASK	rtl8370_reg.h	16088;"	d
RTL8370_DIAG_MODE_DW8051_IRAM_OFFSET	rtl8370_reg.h	16087;"	d
RTL8370_DIAG_MODE_DW8051_IROM_MASK	rtl8370_reg.h	16086;"	d
RTL8370_DIAG_MODE_DW8051_IROM_OFFSET	rtl8370_reg.h	16085;"	d
RTL8370_DIGITIAL_INTERFACE0_FORCE_DUMMY_0_MASK	rtl8370_reg.h	15828;"	d
RTL8370_DIGITIAL_INTERFACE0_FORCE_DUMMY_0_OFFSET	rtl8370_reg.h	15827;"	d
RTL8370_DIGITIAL_INTERFACE1_FORCE_DUMMY_0_MASK	rtl8370_reg.h	15836;"	d
RTL8370_DIGITIAL_INTERFACE1_FORCE_DUMMY_0_OFFSET	rtl8370_reg.h	15835;"	d
RTL8370_DIGITIAL_INTERFACE_SELECT_DUMMY_0_MASK	rtl8370_reg.h	15700;"	d
RTL8370_DIGITIAL_INTERFACE_SELECT_DUMMY_0_OFFSET	rtl8370_reg.h	15699;"	d
RTL8370_DIGITIAL_INTERFACE_SELECT_DUMMY_1_MASK	rtl8370_reg.h	15704;"	d
RTL8370_DIGITIAL_INTERFACE_SELECT_DUMMY_1_OFFSET	rtl8370_reg.h	15703;"	d
RTL8370_DIP_HASH_MASK	rtl8370_reg.h	8306;"	d
RTL8370_DIP_HASH_OFFSET	rtl8370_reg.h	8305;"	d
RTL8370_DISABLE_BACK_OFF_MASK	rtl8370_reg.h	14998;"	d
RTL8370_DISABLE_BACK_OFF_OFFSET	rtl8370_reg.h	14997;"	d
RTL8370_DIS_PON_BIST_MASK	rtl8370_reg.h	15786;"	d
RTL8370_DIS_PON_BIST_OFFSET	rtl8370_reg.h	15785;"	d
RTL8370_DIS_PON_TABLE_INIT_MASK	rtl8370_reg.h	15784;"	d
RTL8370_DIS_PON_TABLE_INIT_OFFSET	rtl8370_reg.h	15783;"	d
RTL8370_DMAC_HASH_MASK	rtl8370_reg.h	8310;"	d
RTL8370_DMAC_HASH_OFFSET	rtl8370_reg.h	8309;"	d
RTL8370_DOT1X_CFG_REG	rtl8370_base.h	360;"	d
RTL8370_DOT1X_GVIDX_MASK	rtl8370_reg.h	9700;"	d
RTL8370_DOT1X_GVIDX_OFFSET	rtl8370_reg.h	9699;"	d
RTL8370_DOT1X_GVOPDIR_MASK	rtl8370_reg.h	9696;"	d
RTL8370_DOT1X_GVOPDIR_OFFSET	rtl8370_reg.h	9695;"	d
RTL8370_DOT1X_MAC_ENABLE_REG	rtl8370_base.h	349;"	d
RTL8370_DOT1X_MAC_OPDIR_MASK	rtl8370_reg.h	9698;"	d
RTL8370_DOT1X_MAC_OPDIR_OFFSET	rtl8370_reg.h	9697;"	d
RTL8370_DOT1X_PORT0_UNAUTHBH_MASK	rtl8370_reg.h	9674;"	d
RTL8370_DOT1X_PORT0_UNAUTHBH_OFFSET	rtl8370_reg.h	9673;"	d
RTL8370_DOT1X_PORT10_UNAUTHBH_MASK	rtl8370_reg.h	9688;"	d
RTL8370_DOT1X_PORT10_UNAUTHBH_OFFSET	rtl8370_reg.h	9687;"	d
RTL8370_DOT1X_PORT11_UNAUTHBH_MASK	rtl8370_reg.h	9686;"	d
RTL8370_DOT1X_PORT11_UNAUTHBH_OFFSET	rtl8370_reg.h	9685;"	d
RTL8370_DOT1X_PORT12_UNAUTHBH_MASK	rtl8370_reg.h	9684;"	d
RTL8370_DOT1X_PORT12_UNAUTHBH_OFFSET	rtl8370_reg.h	9683;"	d
RTL8370_DOT1X_PORT13_UNAUTHBH_MASK	rtl8370_reg.h	9682;"	d
RTL8370_DOT1X_PORT13_UNAUTHBH_OFFSET	rtl8370_reg.h	9681;"	d
RTL8370_DOT1X_PORT14_UNAUTHBH_MASK	rtl8370_reg.h	9680;"	d
RTL8370_DOT1X_PORT14_UNAUTHBH_OFFSET	rtl8370_reg.h	9679;"	d
RTL8370_DOT1X_PORT15_UNAUTHBH_MASK	rtl8370_reg.h	9678;"	d
RTL8370_DOT1X_PORT15_UNAUTHBH_OFFSET	rtl8370_reg.h	9677;"	d
RTL8370_DOT1X_PORT1_UNAUTHBH_MASK	rtl8370_reg.h	9672;"	d
RTL8370_DOT1X_PORT1_UNAUTHBH_OFFSET	rtl8370_reg.h	9671;"	d
RTL8370_DOT1X_PORT2_UNAUTHBH_MASK	rtl8370_reg.h	9670;"	d
RTL8370_DOT1X_PORT2_UNAUTHBH_OFFSET	rtl8370_reg.h	9669;"	d
RTL8370_DOT1X_PORT3_UNAUTHBH_MASK	rtl8370_reg.h	9668;"	d
RTL8370_DOT1X_PORT3_UNAUTHBH_OFFSET	rtl8370_reg.h	9667;"	d
RTL8370_DOT1X_PORT4_UNAUTHBH_MASK	rtl8370_reg.h	9666;"	d
RTL8370_DOT1X_PORT4_UNAUTHBH_OFFSET	rtl8370_reg.h	9665;"	d
RTL8370_DOT1X_PORT5_UNAUTHBH_MASK	rtl8370_reg.h	9664;"	d
RTL8370_DOT1X_PORT5_UNAUTHBH_OFFSET	rtl8370_reg.h	9663;"	d
RTL8370_DOT1X_PORT6_UNAUTHBH_MASK	rtl8370_reg.h	9662;"	d
RTL8370_DOT1X_PORT6_UNAUTHBH_OFFSET	rtl8370_reg.h	9661;"	d
RTL8370_DOT1X_PORT7_UNAUTHBH_MASK	rtl8370_reg.h	9660;"	d
RTL8370_DOT1X_PORT7_UNAUTHBH_OFFSET	rtl8370_reg.h	9659;"	d
RTL8370_DOT1X_PORT8_UNAUTHBH_MASK	rtl8370_reg.h	9692;"	d
RTL8370_DOT1X_PORT8_UNAUTHBH_OFFSET	rtl8370_reg.h	9691;"	d
RTL8370_DOT1X_PORT9_UNAUTHBH_MASK	rtl8370_reg.h	9690;"	d
RTL8370_DOT1X_PORT9_UNAUTHBH_OFFSET	rtl8370_reg.h	9689;"	d
RTL8370_DOT1X_PORT_AUTH_REG	rtl8370_base.h	351;"	d
RTL8370_DOT1X_PORT_ENABLE_REG	rtl8370_base.h	347;"	d
RTL8370_DOT1X_PORT_OPDIR_REG	rtl8370_base.h	353;"	d
RTL8370_DOT1X_PRIORTY_MASK	rtl8370_reg.h	8092;"	d
RTL8370_DOT1X_PRIORTY_OFFSET	rtl8370_reg.h	8091;"	d
RTL8370_DOT1X_UNAUTH_ACT_BASE	rtl8370_base.h	355;"	d
RTL8370_DOT1X_UNAUTH_ACT_MASK	rtl8370_base.h	358;"	d
RTL8370_DOT1X_UNAUTH_ACT_OFFSET	rtl8370_base.h	357;"	d
RTL8370_DOT1X_UNAUTH_ACT_REG	rtl8370_base.h	356;"	d
RTL8370_DO_INITIAL_EXTLED_MASK	rtl8370_reg.h	18521;"	d
RTL8370_DO_INITIAL_EXTLED_OFFSET	rtl8370_reg.h	18520;"	d
RTL8370_DO_RTCT_COMMAND_MASK	rtl8370_reg.h	18587;"	d
RTL8370_DO_RTCT_COMMAND_OFFSET	rtl8370_reg.h	18586;"	d
RTL8370_DPORT_HASH_MASK	rtl8370_reg.h	8302;"	d
RTL8370_DPORT_HASH_OFFSET	rtl8370_reg.h	8301;"	d
RTL8370_DRF_BIST_CTRL_DUMMY_0_MASK	rtl8370_reg.h	16054;"	d
RTL8370_DRF_BIST_CTRL_DUMMY_0_OFFSET	rtl8370_reg.h	16053;"	d
RTL8370_DRF_ENABLE_MASK	rtl8370_reg.h	16062;"	d
RTL8370_DRF_ENABLE_OFFSET	rtl8370_reg.h	16061;"	d
RTL8370_DRF_TEST_RESUME_PS_MASK	rtl8370_reg.h	16056;"	d
RTL8370_DRF_TEST_RESUME_PS_OFFSET	rtl8370_reg.h	16055;"	d
RTL8370_DRI_EXT0_MASK	rtl8370_reg.h	15664;"	d
RTL8370_DRI_EXT0_OFFSET	rtl8370_reg.h	15663;"	d
RTL8370_DRI_EXT0_RG_MASK	rtl8370_reg.h	15660;"	d
RTL8370_DRI_EXT0_RG_OFFSET	rtl8370_reg.h	15659;"	d
RTL8370_DRI_EXT1_MASK	rtl8370_reg.h	15662;"	d
RTL8370_DRI_EXT1_OFFSET	rtl8370_reg.h	15661;"	d
RTL8370_DRI_EXT1_RG_MASK	rtl8370_reg.h	15658;"	d
RTL8370_DRI_EXT1_RG_OFFSET	rtl8370_reg.h	15657;"	d
RTL8370_DRI_OTHER_MASK	rtl8370_reg.h	15656;"	d
RTL8370_DRI_OTHER_OFFSET	rtl8370_reg.h	15655;"	d
RTL8370_DROP_ALL_THRESHOLD_MASK	rtl8370_reg.h	15110;"	d
RTL8370_DROP_ALL_THRESHOLD_OFFSET	rtl8370_reg.h	15109;"	d
RTL8370_DRT_BIST_MODE_8051_MASK	rtl8370_reg.h	16060;"	d
RTL8370_DRT_BIST_MODE_8051_OFFSET	rtl8370_reg.h	16059;"	d
RTL8370_DSCP0_PRIORITY_MASK	rtl8370_reg.h	7848;"	d
RTL8370_DSCP0_PRIORITY_OFFSET	rtl8370_reg.h	7847;"	d
RTL8370_DSCP10_PRIORITY_MASK	rtl8370_reg.h	7864;"	d
RTL8370_DSCP10_PRIORITY_OFFSET	rtl8370_reg.h	7863;"	d
RTL8370_DSCP11_PRIORITY_MASK	rtl8370_reg.h	7862;"	d
RTL8370_DSCP11_PRIORITY_OFFSET	rtl8370_reg.h	7861;"	d
RTL8370_DSCP12_PRIORITY_MASK	rtl8370_reg.h	7878;"	d
RTL8370_DSCP12_PRIORITY_OFFSET	rtl8370_reg.h	7877;"	d
RTL8370_DSCP13_PRIORITY_MASK	rtl8370_reg.h	7876;"	d
RTL8370_DSCP13_PRIORITY_OFFSET	rtl8370_reg.h	7875;"	d
RTL8370_DSCP14_PRIORITY_MASK	rtl8370_reg.h	7874;"	d
RTL8370_DSCP14_PRIORITY_OFFSET	rtl8370_reg.h	7873;"	d
RTL8370_DSCP15_PRIORITY_MASK	rtl8370_reg.h	7872;"	d
RTL8370_DSCP15_PRIORITY_OFFSET	rtl8370_reg.h	7871;"	d
RTL8370_DSCP16_PRIORITY_MASK	rtl8370_reg.h	7888;"	d
RTL8370_DSCP16_PRIORITY_OFFSET	rtl8370_reg.h	7887;"	d
RTL8370_DSCP17_PRIORITY_MASK	rtl8370_reg.h	7886;"	d
RTL8370_DSCP17_PRIORITY_OFFSET	rtl8370_reg.h	7885;"	d
RTL8370_DSCP18_PRIORITY_MASK	rtl8370_reg.h	7884;"	d
RTL8370_DSCP18_PRIORITY_OFFSET	rtl8370_reg.h	7883;"	d
RTL8370_DSCP19_PRIORITY_MASK	rtl8370_reg.h	7882;"	d
RTL8370_DSCP19_PRIORITY_OFFSET	rtl8370_reg.h	7881;"	d
RTL8370_DSCP1_PRIORITY_MASK	rtl8370_reg.h	7846;"	d
RTL8370_DSCP1_PRIORITY_OFFSET	rtl8370_reg.h	7845;"	d
RTL8370_DSCP20_PRIORITY_MASK	rtl8370_reg.h	7898;"	d
RTL8370_DSCP20_PRIORITY_OFFSET	rtl8370_reg.h	7897;"	d
RTL8370_DSCP21_PRIORITY_MASK	rtl8370_reg.h	7896;"	d
RTL8370_DSCP21_PRIORITY_OFFSET	rtl8370_reg.h	7895;"	d
RTL8370_DSCP22_PRIORITY_MASK	rtl8370_reg.h	7894;"	d
RTL8370_DSCP22_PRIORITY_OFFSET	rtl8370_reg.h	7893;"	d
RTL8370_DSCP23_PRIORITY_MASK	rtl8370_reg.h	7892;"	d
RTL8370_DSCP23_PRIORITY_OFFSET	rtl8370_reg.h	7891;"	d
RTL8370_DSCP24_PRIORITY_MASK	rtl8370_reg.h	7908;"	d
RTL8370_DSCP24_PRIORITY_OFFSET	rtl8370_reg.h	7907;"	d
RTL8370_DSCP25_PRIORITY_MASK	rtl8370_reg.h	7906;"	d
RTL8370_DSCP25_PRIORITY_OFFSET	rtl8370_reg.h	7905;"	d
RTL8370_DSCP26_PRIORITY_MASK	rtl8370_reg.h	7904;"	d
RTL8370_DSCP26_PRIORITY_OFFSET	rtl8370_reg.h	7903;"	d
RTL8370_DSCP27_PRIORITY_MASK	rtl8370_reg.h	7902;"	d
RTL8370_DSCP27_PRIORITY_OFFSET	rtl8370_reg.h	7901;"	d
RTL8370_DSCP28_PRIORITY_MASK	rtl8370_reg.h	7918;"	d
RTL8370_DSCP28_PRIORITY_OFFSET	rtl8370_reg.h	7917;"	d
RTL8370_DSCP29_PRIORITY_MASK	rtl8370_reg.h	7916;"	d
RTL8370_DSCP29_PRIORITY_OFFSET	rtl8370_reg.h	7915;"	d
RTL8370_DSCP2_PRIORITY_MASK	rtl8370_reg.h	7844;"	d
RTL8370_DSCP2_PRIORITY_OFFSET	rtl8370_reg.h	7843;"	d
RTL8370_DSCP30_PRIORITY_MASK	rtl8370_reg.h	7914;"	d
RTL8370_DSCP30_PRIORITY_OFFSET	rtl8370_reg.h	7913;"	d
RTL8370_DSCP31_PRIORITY_MASK	rtl8370_reg.h	7912;"	d
RTL8370_DSCP31_PRIORITY_OFFSET	rtl8370_reg.h	7911;"	d
RTL8370_DSCP32_PRIORITY_MASK	rtl8370_reg.h	7928;"	d
RTL8370_DSCP32_PRIORITY_OFFSET	rtl8370_reg.h	7927;"	d
RTL8370_DSCP33_PRIORITY_MASK	rtl8370_reg.h	7926;"	d
RTL8370_DSCP33_PRIORITY_OFFSET	rtl8370_reg.h	7925;"	d
RTL8370_DSCP34_PRIORITY_MASK	rtl8370_reg.h	7924;"	d
RTL8370_DSCP34_PRIORITY_OFFSET	rtl8370_reg.h	7923;"	d
RTL8370_DSCP35_PRIORITY_MASK	rtl8370_reg.h	7922;"	d
RTL8370_DSCP35_PRIORITY_OFFSET	rtl8370_reg.h	7921;"	d
RTL8370_DSCP36_PRIORITY_MASK	rtl8370_reg.h	7938;"	d
RTL8370_DSCP36_PRIORITY_OFFSET	rtl8370_reg.h	7937;"	d
RTL8370_DSCP37_PRIORITY_MASK	rtl8370_reg.h	7936;"	d
RTL8370_DSCP37_PRIORITY_OFFSET	rtl8370_reg.h	7935;"	d
RTL8370_DSCP38_PRIORITY_MASK	rtl8370_reg.h	7934;"	d
RTL8370_DSCP38_PRIORITY_OFFSET	rtl8370_reg.h	7933;"	d
RTL8370_DSCP39_PRIORITY_MASK	rtl8370_reg.h	7932;"	d
RTL8370_DSCP39_PRIORITY_OFFSET	rtl8370_reg.h	7931;"	d
RTL8370_DSCP3_PRIORITY_MASK	rtl8370_reg.h	7842;"	d
RTL8370_DSCP3_PRIORITY_OFFSET	rtl8370_reg.h	7841;"	d
RTL8370_DSCP40_PRIORITY_MASK	rtl8370_reg.h	7948;"	d
RTL8370_DSCP40_PRIORITY_OFFSET	rtl8370_reg.h	7947;"	d
RTL8370_DSCP41_PRIORITY_MASK	rtl8370_reg.h	7946;"	d
RTL8370_DSCP41_PRIORITY_OFFSET	rtl8370_reg.h	7945;"	d
RTL8370_DSCP42_PRIORITY_MASK	rtl8370_reg.h	7944;"	d
RTL8370_DSCP42_PRIORITY_OFFSET	rtl8370_reg.h	7943;"	d
RTL8370_DSCP43_PRIORITY_MASK	rtl8370_reg.h	7942;"	d
RTL8370_DSCP43_PRIORITY_OFFSET	rtl8370_reg.h	7941;"	d
RTL8370_DSCP44_PRIORITY_MASK	rtl8370_reg.h	7958;"	d
RTL8370_DSCP44_PRIORITY_OFFSET	rtl8370_reg.h	7957;"	d
RTL8370_DSCP45_PRIORITY_MASK	rtl8370_reg.h	7956;"	d
RTL8370_DSCP45_PRIORITY_OFFSET	rtl8370_reg.h	7955;"	d
RTL8370_DSCP46_PRIORITY_MASK	rtl8370_reg.h	7954;"	d
RTL8370_DSCP46_PRIORITY_OFFSET	rtl8370_reg.h	7953;"	d
RTL8370_DSCP47_PRIORITY_MASK	rtl8370_reg.h	7952;"	d
RTL8370_DSCP47_PRIORITY_OFFSET	rtl8370_reg.h	7951;"	d
RTL8370_DSCP48_PRIORITY_MASK	rtl8370_reg.h	7968;"	d
RTL8370_DSCP48_PRIORITY_OFFSET	rtl8370_reg.h	7967;"	d
RTL8370_DSCP49_PRIORITY_MASK	rtl8370_reg.h	7966;"	d
RTL8370_DSCP49_PRIORITY_OFFSET	rtl8370_reg.h	7965;"	d
RTL8370_DSCP4_PRIORITY_MASK	rtl8370_reg.h	7858;"	d
RTL8370_DSCP4_PRIORITY_OFFSET	rtl8370_reg.h	7857;"	d
RTL8370_DSCP50_PRIORITY_MASK	rtl8370_reg.h	7964;"	d
RTL8370_DSCP50_PRIORITY_OFFSET	rtl8370_reg.h	7963;"	d
RTL8370_DSCP51_PRIORITY_MASK	rtl8370_reg.h	7962;"	d
RTL8370_DSCP51_PRIORITY_OFFSET	rtl8370_reg.h	7961;"	d
RTL8370_DSCP52_PRIORITY_MASK	rtl8370_reg.h	7978;"	d
RTL8370_DSCP52_PRIORITY_OFFSET	rtl8370_reg.h	7977;"	d
RTL8370_DSCP53_PRIORITY_MASK	rtl8370_reg.h	7976;"	d
RTL8370_DSCP53_PRIORITY_OFFSET	rtl8370_reg.h	7975;"	d
RTL8370_DSCP54_PRIORITY_MASK	rtl8370_reg.h	7974;"	d
RTL8370_DSCP54_PRIORITY_OFFSET	rtl8370_reg.h	7973;"	d
RTL8370_DSCP55_PRIORITY_MASK	rtl8370_reg.h	7972;"	d
RTL8370_DSCP55_PRIORITY_OFFSET	rtl8370_reg.h	7971;"	d
RTL8370_DSCP56_PRIORITY_MASK	rtl8370_reg.h	7988;"	d
RTL8370_DSCP56_PRIORITY_OFFSET	rtl8370_reg.h	7987;"	d
RTL8370_DSCP57_PRIORITY_MASK	rtl8370_reg.h	7986;"	d
RTL8370_DSCP57_PRIORITY_OFFSET	rtl8370_reg.h	7985;"	d
RTL8370_DSCP58_PRIORITY_MASK	rtl8370_reg.h	7984;"	d
RTL8370_DSCP58_PRIORITY_OFFSET	rtl8370_reg.h	7983;"	d
RTL8370_DSCP59_PRIORITY_MASK	rtl8370_reg.h	7982;"	d
RTL8370_DSCP59_PRIORITY_OFFSET	rtl8370_reg.h	7981;"	d
RTL8370_DSCP5_PRIORITY_MASK	rtl8370_reg.h	7856;"	d
RTL8370_DSCP5_PRIORITY_OFFSET	rtl8370_reg.h	7855;"	d
RTL8370_DSCP60_PRIORITY_MASK	rtl8370_reg.h	7998;"	d
RTL8370_DSCP60_PRIORITY_OFFSET	rtl8370_reg.h	7997;"	d
RTL8370_DSCP61_PRIORITY_MASK	rtl8370_reg.h	7996;"	d
RTL8370_DSCP61_PRIORITY_OFFSET	rtl8370_reg.h	7995;"	d
RTL8370_DSCP62_PRIORITY_MASK	rtl8370_reg.h	7994;"	d
RTL8370_DSCP62_PRIORITY_OFFSET	rtl8370_reg.h	7993;"	d
RTL8370_DSCP63_PRIORITY_MASK	rtl8370_reg.h	7992;"	d
RTL8370_DSCP63_PRIORITY_OFFSET	rtl8370_reg.h	7991;"	d
RTL8370_DSCP6_PRIORITY_MASK	rtl8370_reg.h	7854;"	d
RTL8370_DSCP6_PRIORITY_OFFSET	rtl8370_reg.h	7853;"	d
RTL8370_DSCP7_PRIORITY_MASK	rtl8370_reg.h	7852;"	d
RTL8370_DSCP7_PRIORITY_OFFSET	rtl8370_reg.h	7851;"	d
RTL8370_DSCP8_PRIORITY_MASK	rtl8370_reg.h	7868;"	d
RTL8370_DSCP8_PRIORITY_OFFSET	rtl8370_reg.h	7867;"	d
RTL8370_DSCP9_PRIORITY_MASK	rtl8370_reg.h	7866;"	d
RTL8370_DSCP9_PRIORITY_OFFSET	rtl8370_reg.h	7865;"	d
RTL8370_DSCPMAX	rtl8370_asicdrv_qos.h	6;"	d
RTL8370_DSCRUNOUT_MASK	rtl8370_reg.h	15200;"	d
RTL8370_DSCRUNOUT_OFFSET	rtl8370_reg.h	15199;"	d
RTL8370_DW8051_EN_MASK	rtl8370_reg.h	15778;"	d
RTL8370_DW8051_EN_OFFSET	rtl8370_reg.h	15777;"	d
RTL8370_DW8051_IMR_DUMMY_0_MASK	rtl8370_reg.h	14924;"	d
RTL8370_DW8051_IMR_DUMMY_0_OFFSET	rtl8370_reg.h	14923;"	d
RTL8370_DW8051_IMR_REG	rtl8370_base.h	543;"	d
RTL8370_DW8051_IMS_REG	rtl8370_base.h	545;"	d
RTL8370_DW8051_INT_CPU_MASK	rtl8370_reg.h	14946;"	d
RTL8370_DW8051_INT_CPU_OFFSET	rtl8370_reg.h	14945;"	d
RTL8370_DW8051_MEM_MODE_DUMMY_0_MASK	rtl8370_reg.h	16082;"	d
RTL8370_DW8051_MEM_MODE_DUMMY_0_OFFSET	rtl8370_reg.h	16081;"	d
RTL8370_DW8051_MEM_MODE_DUMMY_1_MASK	rtl8370_reg.h	16090;"	d
RTL8370_DW8051_MEM_MODE_DUMMY_1_OFFSET	rtl8370_reg.h	16089;"	d
RTL8370_DW8051_PROP_REG_BASE	rtl8370_base.h	547;"	d
RTL8370_DW8051_RATE_MASK	rtl8370_reg.h	16072;"	d
RTL8370_DW8051_RATE_OFFSET	rtl8370_reg.h	16071;"	d
RTL8370_DW8051_RDY_DUMMY_0_MASK	rtl8370_reg.h	16068;"	d
RTL8370_DW8051_RDY_DUMMY_0_OFFSET	rtl8370_reg.h	16067;"	d
RTL8370_DW8051_READY_MASK	rtl8370_reg.h	16078;"	d
RTL8370_DW8051_READY_OFFSET	rtl8370_reg.h	16077;"	d
RTL8370_DW8051_RST_MASK	rtl8370_reg.h	16008;"	d
RTL8370_DW8051_RST_OFFSET	rtl8370_reg.h	16007;"	d
RTL8370_DW8051_TRAP_PRI_MASK	rtl8370_reg.h	8096;"	d
RTL8370_DW8051_TRAP_PRI_OFFSET	rtl8370_reg.h	8095;"	d
RTL8370_EAV_TRAP_8051_MASK	rtl8370_reg.h	8672;"	d
RTL8370_EAV_TRAP_8051_OFFSET	rtl8370_reg.h	8671;"	d
RTL8370_EAV_TRAP_CPU_MASK	rtl8370_reg.h	8670;"	d
RTL8370_EAV_TRAP_CPU_OFFSET	rtl8370_reg.h	8669;"	d
RTL8370_EEELLDP_ACK_PORT_MASK	rtl8370_reg.h	17532;"	d
RTL8370_EEELLDP_ACK_PORT_OFFSET	rtl8370_reg.h	17531;"	d
RTL8370_EEELLDP_ACK_READY_MASK	rtl8370_reg.h	17518;"	d
RTL8370_EEELLDP_ACK_READY_OFFSET	rtl8370_reg.h	17517;"	d
RTL8370_EEELLDP_CAP_PORT_MASK	rtl8370_reg.h	17534;"	d
RTL8370_EEELLDP_CAP_PORT_OFFSET	rtl8370_reg.h	17533;"	d
RTL8370_EEELLDP_CAP_READY_MASK	rtl8370_reg.h	17520;"	d
RTL8370_EEELLDP_CAP_READY_OFFSET	rtl8370_reg.h	17519;"	d
RTL8370_EEELLDP_CTRL0_REG	rtl8370_base.h	549;"	d
RTL8370_EEELLDP_CTRL1_REG	rtl8370_base.h	551;"	d
RTL8370_EEELLDP_ENABLE_MASK	rtl8370_reg.h	17528;"	d
RTL8370_EEELLDP_ENABLE_OFFSET	rtl8370_reg.h	17527;"	d
RTL8370_EEELLDP_FRAMEL_END	rtl8370_asicdrv_eeelldp.h	10;"	d
RTL8370_EEELLDP_FRAMEL_LENGTH	rtl8370_asicdrv_eeelldp.h	11;"	d
RTL8370_EEELLDP_FRAMEL_START	rtl8370_asicdrv_eeelldp.h	9;"	d
RTL8370_EEELLDP_FRAMEU00_MASK	rtl8370_reg.h	17566;"	d
RTL8370_EEELLDP_FRAMEU00_OFFSET	rtl8370_reg.h	17565;"	d
RTL8370_EEELLDP_FRAMEU_END	rtl8370_asicdrv_eeelldp.h	7;"	d
RTL8370_EEELLDP_FRAMEU_LENGTH	rtl8370_asicdrv_eeelldp.h	8;"	d
RTL8370_EEELLDP_FRAMEU_START	rtl8370_asicdrv_eeelldp.h	6;"	d
RTL8370_EEELLDP_INT_8051_MASK	rtl8370_reg.h	17522;"	d
RTL8370_EEELLDP_INT_8051_OFFSET	rtl8370_reg.h	17521;"	d
RTL8370_EEELLDP_PMSK_REG	rtl8370_base.h	553;"	d
RTL8370_EEELLDP_RX_VALUE_PORT_BASE	rtl8370_base.h	561;"	d
RTL8370_EEELLDP_RX_VALUE_PORT_REG	rtl8370_base.h	562;"	d
RTL8370_EEELLDP_SUBTYPE_MASK	rtl8370_reg.h	17516;"	d
RTL8370_EEELLDP_SUBTYPE_OFFSET	rtl8370_reg.h	17515;"	d
RTL8370_EEELLDP_TRAP_CPU_MASK	rtl8370_reg.h	17526;"	d
RTL8370_EEELLDP_TRAP_CPU_OFFSET	rtl8370_reg.h	17525;"	d
RTL8370_EEELLDP_TRAP_DW8051_MASK	rtl8370_reg.h	17524;"	d
RTL8370_EEELLDP_TRAP_DW8051_OFFSET	rtl8370_reg.h	17523;"	d
RTL8370_EEELLDP_TRAP_PRI_MASK	rtl8370_reg.h	8098;"	d
RTL8370_EEELLDP_TRAP_PRI_OFFSET	rtl8370_reg.h	8097;"	d
RTL8370_EEELLDP_TX_ACK_FRAMEL_REG_BASE	rtl8370_base.h	559;"	d
RTL8370_EEELLDP_TX_CAP_FRAMEL_REG_BASE	rtl8370_base.h	557;"	d
RTL8370_EEELLDP_TX_FRAMEU_REG_BASE	rtl8370_base.h	555;"	d
RTL8370_EEEP_100M_CTRL2_DUMMY_0_MASK	rtl8370_reg.h	15556;"	d
RTL8370_EEEP_100M_CTRL2_DUMMY_0_OFFSET	rtl8370_reg.h	15555;"	d
RTL8370_EEEP_100M_CTRL2_DUMMY_1_MASK	rtl8370_reg.h	15560;"	d
RTL8370_EEEP_100M_CTRL2_DUMMY_1_OFFSET	rtl8370_reg.h	15559;"	d
RTL8370_EEEP_CTRL0_DUMMY_0_MASK	rtl8370_reg.h	15568;"	d
RTL8370_EEEP_CTRL0_DUMMY_0_OFFSET	rtl8370_reg.h	15567;"	d
RTL8370_EEEP_GIGA_CTRL2_DUMMY_0_MASK	rtl8370_reg.h	15532;"	d
RTL8370_EEEP_GIGA_CTRL2_DUMMY_0_OFFSET	rtl8370_reg.h	15531;"	d
RTL8370_EEEP_GIGA_CTRL2_DUMMY_1_MASK	rtl8370_reg.h	15536;"	d
RTL8370_EEEP_GIGA_CTRL2_DUMMY_1_OFFSET	rtl8370_reg.h	15535;"	d
RTL8370_EEEP_SLEEP_STEP_MASK	rtl8370_reg.h	15570;"	d
RTL8370_EEEP_SLEEP_STEP_OFFSET	rtl8370_reg.h	15569;"	d
RTL8370_EEEP_TA_100M_MASK	rtl8370_reg.h	15546;"	d
RTL8370_EEEP_TA_100M_OFFSET	rtl8370_reg.h	15545;"	d
RTL8370_EEEP_TA_GIGA_MASK	rtl8370_reg.h	15522;"	d
RTL8370_EEEP_TA_GIGA_OFFSET	rtl8370_reg.h	15521;"	d
RTL8370_EEEP_TP_100M_MASK	rtl8370_reg.h	15552;"	d
RTL8370_EEEP_TP_100M_OFFSET	rtl8370_reg.h	15551;"	d
RTL8370_EEEP_TP_GIGA_MASK	rtl8370_reg.h	15528;"	d
RTL8370_EEEP_TP_GIGA_OFFSET	rtl8370_reg.h	15527;"	d
RTL8370_EEEP_TR_100M_MASK	rtl8370_reg.h	15544;"	d
RTL8370_EEEP_TR_100M_OFFSET	rtl8370_reg.h	15543;"	d
RTL8370_EEEP_TR_GIGA_MASK	rtl8370_reg.h	15520;"	d
RTL8370_EEEP_TR_GIGA_OFFSET	rtl8370_reg.h	15519;"	d
RTL8370_EEEP_TS_100M_MASK	rtl8370_reg.h	15564;"	d
RTL8370_EEEP_TS_100M_OFFSET	rtl8370_reg.h	15563;"	d
RTL8370_EEEP_TS_GIGA_MASK	rtl8370_reg.h	15540;"	d
RTL8370_EEEP_TS_GIGA_OFFSET	rtl8370_reg.h	15539;"	d
RTL8370_EEEP_TU_100M_MASK	rtl8370_reg.h	15562;"	d
RTL8370_EEEP_TU_100M_OFFSET	rtl8370_reg.h	15561;"	d
RTL8370_EEEP_TU_GIGA_MASK	rtl8370_reg.h	15538;"	d
RTL8370_EEEP_TU_GIGA_OFFSET	rtl8370_reg.h	15537;"	d
RTL8370_EEEP_TW_100M_MASK	rtl8370_reg.h	15550;"	d
RTL8370_EEEP_TW_100M_OFFSET	rtl8370_reg.h	15549;"	d
RTL8370_EEEP_TW_GIGA_MASK	rtl8370_reg.h	15526;"	d
RTL8370_EEEP_TW_GIGA_OFFSET	rtl8370_reg.h	15525;"	d
RTL8370_EEEP_TXEN_100M_MASK	rtl8370_reg.h	15558;"	d
RTL8370_EEEP_TXEN_100M_OFFSET	rtl8370_reg.h	15557;"	d
RTL8370_EEEP_TXEN_GIGA_MASK	rtl8370_reg.h	15534;"	d
RTL8370_EEEP_TXEN_GIGA_OFFSET	rtl8370_reg.h	15533;"	d
RTL8370_EEEP_TXR_100M_MASK	rtl8370_reg.h	15576;"	d
RTL8370_EEEP_TXR_100M_OFFSET	rtl8370_reg.h	15575;"	d
RTL8370_EEEP_TXR_GIGA_MASK	rtl8370_reg.h	15574;"	d
RTL8370_EEEP_TXR_GIGA_OFFSET	rtl8370_reg.h	15573;"	d
RTL8370_EEE_ENABLE_MASK	rtl8370_reg.h	15766;"	d
RTL8370_EEE_ENABLE_OFFSET	rtl8370_reg.h	15765;"	d
RTL8370_EEE_MISC_DUMMY_0_MASK	rtl8370_reg.h	15444;"	d
RTL8370_EEE_MISC_DUMMY_0_OFFSET	rtl8370_reg.h	15443;"	d
RTL8370_EEE_MISC_DUMMY_1_MASK	rtl8370_reg.h	15448;"	d
RTL8370_EEE_MISC_DUMMY_1_OFFSET	rtl8370_reg.h	15447;"	d
RTL8370_EEE_MISC_DUMMY_2_MASK	rtl8370_reg.h	15452;"	d
RTL8370_EEE_MISC_DUMMY_2_OFFSET	rtl8370_reg.h	15451;"	d
RTL8370_EEE_REQ_SET_MASK	rtl8370_reg.h	15446;"	d
RTL8370_EEE_REQ_SET_OFFSET	rtl8370_reg.h	15445;"	d
RTL8370_EEE_TD_100M_MASK	rtl8370_reg.h	15480;"	d
RTL8370_EEE_TD_100M_OFFSET	rtl8370_reg.h	15479;"	d
RTL8370_EEE_TD_10M_MASK	rtl8370_reg.h	15492;"	d
RTL8370_EEE_TD_10M_OFFSET	rtl8370_reg.h	15491;"	d
RTL8370_EEE_TD_GIGA_MASK	rtl8370_reg.h	15468;"	d
RTL8370_EEE_TD_GIGA_OFFSET	rtl8370_reg.h	15467;"	d
RTL8370_EEE_TP_100M_MASK	rtl8370_reg.h	15482;"	d
RTL8370_EEE_TP_100M_OFFSET	rtl8370_reg.h	15481;"	d
RTL8370_EEE_TP_10M_MASK	rtl8370_reg.h	15494;"	d
RTL8370_EEE_TP_10M_OFFSET	rtl8370_reg.h	15493;"	d
RTL8370_EEE_TP_GIGA_MASK	rtl8370_reg.h	15470;"	d
RTL8370_EEE_TP_GIGA_OFFSET	rtl8370_reg.h	15469;"	d
RTL8370_EEE_TR_100M_MASK	rtl8370_reg.h	15476;"	d
RTL8370_EEE_TR_100M_OFFSET	rtl8370_reg.h	15475;"	d
RTL8370_EEE_TR_10M_MASK	rtl8370_reg.h	15488;"	d
RTL8370_EEE_TR_10M_OFFSET	rtl8370_reg.h	15487;"	d
RTL8370_EEE_TR_GIGA_MASK	rtl8370_reg.h	15464;"	d
RTL8370_EEE_TR_GIGA_OFFSET	rtl8370_reg.h	15463;"	d
RTL8370_EEE_TU_100M_MASK	rtl8370_reg.h	15456;"	d
RTL8370_EEE_TU_100M_OFFSET	rtl8370_reg.h	15455;"	d
RTL8370_EEE_TU_10M_MASK	rtl8370_reg.h	15458;"	d
RTL8370_EEE_TU_10M_OFFSET	rtl8370_reg.h	15457;"	d
RTL8370_EEE_TU_GIGA_MASK	rtl8370_reg.h	15454;"	d
RTL8370_EEE_TU_GIGA_OFFSET	rtl8370_reg.h	15453;"	d
RTL8370_EEE_TW_100M_MASK	rtl8370_reg.h	15474;"	d
RTL8370_EEE_TW_100M_OFFSET	rtl8370_reg.h	15473;"	d
RTL8370_EEE_TW_10M_MASK	rtl8370_reg.h	15486;"	d
RTL8370_EEE_TW_10M_OFFSET	rtl8370_reg.h	15485;"	d
RTL8370_EEE_TW_GIGA_MASK	rtl8370_reg.h	15462;"	d
RTL8370_EEE_TW_GIGA_OFFSET	rtl8370_reg.h	15461;"	d
RTL8370_EEE_WAKE_SET_MASK	rtl8370_reg.h	15450;"	d
RTL8370_EEE_WAKE_SET_OFFSET	rtl8370_reg.h	15449;"	d
RTL8370_EEPROM_ADDRESS_16B_MASK	rtl8370_reg.h	15798;"	d
RTL8370_EEPROM_ADDRESS_16B_OFFSET	rtl8370_reg.h	15797;"	d
RTL8370_EEPROM_DEV_ADR_MASK	rtl8370_reg.h	15794;"	d
RTL8370_EEPROM_DEV_ADR_OFFSET	rtl8370_reg.h	15793;"	d
RTL8370_EEPROM_MSB_MASK	rtl8370_reg.h	15796;"	d
RTL8370_EEPROM_MSB_OFFSET	rtl8370_reg.h	15795;"	d
RTL8370_EFIDMAX	rtl8370_asicdrv.h	55;"	d
RTL8370_EFUSE_COMMAND_EN_MASK	rtl8370_reg.h	16676;"	d
RTL8370_EFUSE_COMMAND_EN_OFFSET	rtl8370_reg.h	16675;"	d
RTL8370_EFUSE_EN_MASK	rtl8370_reg.h	15788;"	d
RTL8370_EFUSE_EN_OFFSET	rtl8370_reg.h	15787;"	d
RTL8370_EFUSE_WR_MASK	rtl8370_reg.h	16678;"	d
RTL8370_EFUSE_WR_OFFSET	rtl8370_reg.h	16677;"	d
RTL8370_EGSFC_SHARE_PKT_THRESHOLD_MASK	rtl8370_reg.h	14956;"	d
RTL8370_EGSFC_SHARE_PKT_THRESHOLD_OFFSET	rtl8370_reg.h	14955;"	d
RTL8370_EMA_DBGGORAM_MASK	rtl8370_reg.h	16642;"	d
RTL8370_EMA_DBGGORAM_OFFSET	rtl8370_reg.h	16641;"	d
RTL8370_EN_48_PASS_1_MASK	rtl8370_reg.h	14990;"	d
RTL8370_EN_48_PASS_1_OFFSET	rtl8370_reg.h	14989;"	d
RTL8370_EN_8051_MASK	rtl8370_reg.h	16188;"	d
RTL8370_EN_8051_OFFSET	rtl8370_reg.h	16187;"	d
RTL8370_EN_AB_LINEDRIVER_MASK	rtl8370_reg.h	18337;"	d
RTL8370_EN_AB_LINEDRIVER_OFFSET	rtl8370_reg.h	18336;"	d
RTL8370_EN_AB_MISMATCH_MASK	rtl8370_reg.h	18333;"	d
RTL8370_EN_AB_MISMATCH_OFFSET	rtl8370_reg.h	18332;"	d
RTL8370_EN_AB_OPEN_MASK	rtl8370_reg.h	18329;"	d
RTL8370_EN_AB_OPEN_OFFSET	rtl8370_reg.h	18328;"	d
RTL8370_EN_AB_SHORT_MASK	rtl8370_reg.h	18325;"	d
RTL8370_EN_AB_SHORT_OFFSET	rtl8370_reg.h	18324;"	d
RTL8370_EN_ALL_RTCT_MASK	rtl8370_reg.h	18601;"	d
RTL8370_EN_ALL_RTCT_OFFSET	rtl8370_reg.h	18600;"	d
RTL8370_EN_BACLPRESSURE_MASK	rtl8370_reg.h	14988;"	d
RTL8370_EN_BACLPRESSURE_OFFSET	rtl8370_reg.h	14987;"	d
RTL8370_EN_BYPASS_ERROR_MASK	rtl8370_reg.h	14986;"	d
RTL8370_EN_BYPASS_ERROR_OFFSET	rtl8370_reg.h	14985;"	d
RTL8370_EN_CD_LINEDRIVER_MASK	rtl8370_reg.h	18335;"	d
RTL8370_EN_CD_LINEDRIVER_OFFSET	rtl8370_reg.h	18334;"	d
RTL8370_EN_CD_MISMATCH_MASK	rtl8370_reg.h	18331;"	d
RTL8370_EN_CD_MISMATCH_OFFSET	rtl8370_reg.h	18330;"	d
RTL8370_EN_CD_OPEN_MASK	rtl8370_reg.h	18327;"	d
RTL8370_EN_CD_OPEN_OFFSET	rtl8370_reg.h	18326;"	d
RTL8370_EN_CD_SAME_LINEDRIVER_MASK	rtl8370_reg.h	18319;"	d
RTL8370_EN_CD_SAME_LINEDRIVER_OFFSET	rtl8370_reg.h	18318;"	d
RTL8370_EN_CD_SAME_MISMATCH_MASK	rtl8370_reg.h	18321;"	d
RTL8370_EN_CD_SAME_MISMATCH_OFFSET	rtl8370_reg.h	18320;"	d
RTL8370_EN_CD_SAME_OPEN_MASK	rtl8370_reg.h	18317;"	d
RTL8370_EN_CD_SAME_OPEN_OFFSET	rtl8370_reg.h	18316;"	d
RTL8370_EN_CD_SAME_SHORT_MASK	rtl8370_reg.h	18315;"	d
RTL8370_EN_CD_SAME_SHORT_OFFSET	rtl8370_reg.h	18314;"	d
RTL8370_EN_CD_SHORT_MASK	rtl8370_reg.h	18323;"	d
RTL8370_EN_CD_SHORT_OFFSET	rtl8370_reg.h	18322;"	d
RTL8370_EN_CHUPS_MASK	rtl8370_reg.h	16572;"	d
RTL8370_EN_CHUPS_OFFSET	rtl8370_reg.h	16571;"	d
RTL8370_EN_DLINK_LED_MASK	rtl8370_reg.h	18281;"	d
RTL8370_EN_DLINK_LED_OFFSET	rtl8370_reg.h	18280;"	d
RTL8370_EN_GPIO_0_MASK	rtl8370_reg.h	16182;"	d
RTL8370_EN_GPIO_0_OFFSET	rtl8370_reg.h	16181;"	d
RTL8370_EN_GPIO_1_MASK	rtl8370_reg.h	16180;"	d
RTL8370_EN_GPIO_1_OFFSET	rtl8370_reg.h	16179;"	d
RTL8370_EN_GPIO_2_MASK	rtl8370_reg.h	16178;"	d
RTL8370_EN_GPIO_2_OFFSET	rtl8370_reg.h	16177;"	d
RTL8370_EN_GPIO_3_MASK	rtl8370_reg.h	16176;"	d
RTL8370_EN_GPIO_3_OFFSET	rtl8370_reg.h	16175;"	d
RTL8370_EN_GPIO_4_MASK	rtl8370_reg.h	16174;"	d
RTL8370_EN_GPIO_4_OFFSET	rtl8370_reg.h	16173;"	d
RTL8370_EN_GPIO_5_MASK	rtl8370_reg.h	16172;"	d
RTL8370_EN_GPIO_5_OFFSET	rtl8370_reg.h	16171;"	d
RTL8370_EN_GPIO_6_MASK	rtl8370_reg.h	16170;"	d
RTL8370_EN_GPIO_6_OFFSET	rtl8370_reg.h	16169;"	d
RTL8370_EN_GPIO_7_MASK	rtl8370_reg.h	16168;"	d
RTL8370_EN_GPIO_7_OFFSET	rtl8370_reg.h	16167;"	d
RTL8370_EN_GPIO_DUMMY_0_MASK	rtl8370_reg.h	16166;"	d
RTL8370_EN_GPIO_DUMMY_0_OFFSET	rtl8370_reg.h	16165;"	d
RTL8370_EN_MAC0_FORCE_MASK	rtl8370_reg.h	15846;"	d
RTL8370_EN_MAC0_FORCE_OFFSET	rtl8370_reg.h	15845;"	d
RTL8370_EN_MAC1_FORCE_MASK	rtl8370_reg.h	15856;"	d
RTL8370_EN_MAC1_FORCE_OFFSET	rtl8370_reg.h	15855;"	d
RTL8370_EN_MAC2_FORCE_MASK	rtl8370_reg.h	15866;"	d
RTL8370_EN_MAC2_FORCE_OFFSET	rtl8370_reg.h	15865;"	d
RTL8370_EN_MAC3_FORCE_MASK	rtl8370_reg.h	15876;"	d
RTL8370_EN_MAC3_FORCE_OFFSET	rtl8370_reg.h	15875;"	d
RTL8370_EN_MAC4_FORCE_MASK	rtl8370_reg.h	15886;"	d
RTL8370_EN_MAC4_FORCE_OFFSET	rtl8370_reg.h	15885;"	d
RTL8370_EN_MAC5_FORCE_MASK	rtl8370_reg.h	15896;"	d
RTL8370_EN_MAC5_FORCE_OFFSET	rtl8370_reg.h	15895;"	d
RTL8370_EN_MAC6_FORCE_MASK	rtl8370_reg.h	15906;"	d
RTL8370_EN_MAC6_FORCE_OFFSET	rtl8370_reg.h	15905;"	d
RTL8370_EN_MAC7_FORCE_MASK	rtl8370_reg.h	15916;"	d
RTL8370_EN_MAC7_FORCE_OFFSET	rtl8370_reg.h	15915;"	d
RTL8370_EN_RTCT_TIMOUT_MASK	rtl8370_reg.h	18599;"	d
RTL8370_EN_RTCT_TIMOUT_OFFSET	rtl8370_reg.h	18598;"	d
RTL8370_EN_SCAN_RTCT_MASK	rtl8370_reg.h	18597;"	d
RTL8370_EN_SCAN_RTCT_OFFSET	rtl8370_reg.h	18596;"	d
RTL8370_EN_SDS_EXT_MAC0_FORCE_MASK	rtl8370_reg.h	15926;"	d
RTL8370_EN_SDS_EXT_MAC0_FORCE_OFFSET	rtl8370_reg.h	15925;"	d
RTL8370_EN_SDS_EXT_MAC1_FORCE_MASK	rtl8370_reg.h	15936;"	d
RTL8370_EN_SDS_EXT_MAC1_FORCE_OFFSET	rtl8370_reg.h	15935;"	d
RTL8370_EN_SDS_EXT_MAC2_FORCE_MASK	rtl8370_reg.h	15946;"	d
RTL8370_EN_SDS_EXT_MAC2_FORCE_OFFSET	rtl8370_reg.h	15945;"	d
RTL8370_EN_SDS_EXT_MAC3_FORCE_MASK	rtl8370_reg.h	15956;"	d
RTL8370_EN_SDS_EXT_MAC3_FORCE_OFFSET	rtl8370_reg.h	15955;"	d
RTL8370_EN_SDS_EXT_MAC4_FORCE_MASK	rtl8370_reg.h	15966;"	d
RTL8370_EN_SDS_EXT_MAC4_FORCE_OFFSET	rtl8370_reg.h	15965;"	d
RTL8370_EN_SDS_EXT_MAC5_FORCE_MASK	rtl8370_reg.h	15976;"	d
RTL8370_EN_SDS_EXT_MAC5_FORCE_OFFSET	rtl8370_reg.h	15975;"	d
RTL8370_EN_SDS_EXT_MAC6_FORCE_MASK	rtl8370_reg.h	15986;"	d
RTL8370_EN_SDS_EXT_MAC6_FORCE_OFFSET	rtl8370_reg.h	15985;"	d
RTL8370_EN_SDS_EXT_MAC7_FORCE_MASK	rtl8370_reg.h	15996;"	d
RTL8370_EN_SDS_EXT_MAC7_FORCE_OFFSET	rtl8370_reg.h	15995;"	d
RTL8370_EN_UPS_MASK	rtl8370_reg.h	16562;"	d
RTL8370_EN_UPS_OFFSET	rtl8370_reg.h	16561;"	d
RTL8370_ERAM_EMA_MASK	rtl8370_reg.h	16040;"	d
RTL8370_ERAM_EMA_OFFSET	rtl8370_reg.h	16039;"	d
RTL8370_EVIDMAX	rtl8370_asicdrv.h	14;"	d
RTL8370_EXT0_RGMXF_DUMMY_0_MASK	rtl8370_reg.h	15710;"	d
RTL8370_EXT0_RGMXF_DUMMY_0_OFFSET	rtl8370_reg.h	15709;"	d
RTL8370_EXT0_RGMXF_MASK	rtl8370_reg.h	15712;"	d
RTL8370_EXT0_RGMXF_OFFSET	rtl8370_reg.h	15711;"	d
RTL8370_EXT1_RGMXF_DUMMY_0_MASK	rtl8370_reg.h	15716;"	d
RTL8370_EXT1_RGMXF_DUMMY_0_OFFSET	rtl8370_reg.h	15715;"	d
RTL8370_EXT1_RGMXF_MASK	rtl8370_reg.h	15718;"	d
RTL8370_EXT1_RGMXF_OFFSET	rtl8370_reg.h	15717;"	d
RTL8370_EXTERNAL_PHY_ACC_ENABLE_DUMMY_0_MASK	rtl8370_reg.h	15804;"	d
RTL8370_EXTERNAL_PHY_ACC_ENABLE_DUMMY_0_OFFSET	rtl8370_reg.h	15803;"	d
RTL8370_EXTERNAL_PHY_ACC_ENABLE_DUMMY_1_MASK	rtl8370_reg.h	15808;"	d
RTL8370_EXTERNAL_PHY_ACC_ENABLE_DUMMY_1_OFFSET	rtl8370_reg.h	15807;"	d
RTL8370_EXTNO	rtl8370_asicdrv_port.h	12;"	d
RTL8370_EXTPHY_AD_MASK	rtl8370_reg.h	15820;"	d
RTL8370_EXTPHY_AD_OFFSET	rtl8370_reg.h	15819;"	d
RTL8370_EXT_BUZZER_DUMMY_0_MASK	rtl8370_reg.h	18517;"	d
RTL8370_EXT_BUZZER_DUMMY_0_OFFSET	rtl8370_reg.h	18516;"	d
RTL8370_EXT_BUZZER_EN_MASK	rtl8370_reg.h	18527;"	d
RTL8370_EXT_BUZZER_EN_OFFSET	rtl8370_reg.h	18526;"	d
RTL8370_EXT_BUZZER_FREQUENCE_MASK	rtl8370_reg.h	18529;"	d
RTL8370_EXT_BUZZER_FREQUENCE_OFFSET	rtl8370_reg.h	18528;"	d
RTL8370_EXT_GPIO_ENABLE_CTRL2_DUMMY_0_MASK	rtl8370_reg.h	18537;"	d
RTL8370_EXT_GPIO_ENABLE_CTRL2_DUMMY_0_OFFSET	rtl8370_reg.h	18536;"	d
RTL8370_EXT_GPIO_ENABLE_CTRL2_MASK	rtl8370_reg.h	18539;"	d
RTL8370_EXT_GPIO_ENABLE_CTRL2_OFFSET	rtl8370_reg.h	18538;"	d
RTL8370_EXT_GPIO_INVERT_CTRL2_DUMMY_0_MASK	rtl8370_reg.h	18557;"	d
RTL8370_EXT_GPIO_INVERT_CTRL2_DUMMY_0_OFFSET	rtl8370_reg.h	18556;"	d
RTL8370_EXT_GPIO_INVERT_CTRL2_MASK	rtl8370_reg.h	18559;"	d
RTL8370_EXT_GPIO_INVERT_CTRL2_OFFSET	rtl8370_reg.h	18558;"	d
RTL8370_EXT_GPI_CTRL2_DUMMY_0_MASK	rtl8370_reg.h	18547;"	d
RTL8370_EXT_GPI_CTRL2_DUMMY_0_OFFSET	rtl8370_reg.h	18546;"	d
RTL8370_EXT_GPI_CTRL2_MASK	rtl8370_reg.h	18549;"	d
RTL8370_EXT_GPI_CTRL2_OFFSET	rtl8370_reg.h	18548;"	d
RTL8370_EXT_LED_AD_MASK	rtl8370_reg.h	18513;"	d
RTL8370_EXT_LED_AD_OFFSET	rtl8370_reg.h	18512;"	d
RTL8370_EXT_LED_CTRL_DUMMY_0_MASK	rtl8370_reg.h	18571;"	d
RTL8370_EXT_LED_CTRL_DUMMY_0_OFFSET	rtl8370_reg.h	18570;"	d
RTL8370_EXT_LED_EN_MASK	rtl8370_reg.h	18511;"	d
RTL8370_EXT_LED_EN_OFFSET	rtl8370_reg.h	18510;"	d
RTL8370_EXT_LED_GPI_BUSY_MASK	rtl8370_reg.h	18567;"	d
RTL8370_EXT_LED_GPI_BUSY_OFFSET	rtl8370_reg.h	18566;"	d
RTL8370_EXT_LED_GPI_STATUS2_MASK	rtl8370_reg.h	18573;"	d
RTL8370_EXT_LED_GPI_STATUS2_OFFSET	rtl8370_reg.h	18572;"	d
RTL8370_EXT_LED_GPO_CTRL2_DUMMY_0_MASK	rtl8370_reg.h	18581;"	d
RTL8370_EXT_LED_GPO_CTRL2_DUMMY_0_OFFSET	rtl8370_reg.h	18580;"	d
RTL8370_EXT_LED_GPO_CTRL2_MASK	rtl8370_reg.h	18583;"	d
RTL8370_EXT_LED_GPO_CTRL2_OFFSET	rtl8370_reg.h	18582;"	d
RTL8370_EXT_LED_HALT_MASK	rtl8370_reg.h	18507;"	d
RTL8370_EXT_LED_HALT_OFFSET	rtl8370_reg.h	18506;"	d
RTL8370_EXT_LED_INITIAL_EN_MASK	rtl8370_reg.h	18509;"	d
RTL8370_EXT_LED_INITIAL_EN_OFFSET	rtl8370_reg.h	18508;"	d
RTL8370_EXT_LED_INITIAL_STATUS_MASK	rtl8370_reg.h	18569;"	d
RTL8370_EXT_LED_INITIAL_STATUS_OFFSET	rtl8370_reg.h	18568;"	d
RTL8370_EXT_LED_NUMBER_MASK	rtl8370_reg.h	18503;"	d
RTL8370_EXT_LED_NUMBER_OFFSET	rtl8370_reg.h	18502;"	d
RTL8370_EXT_LED_SCAN_MASK	rtl8370_reg.h	18505;"	d
RTL8370_EXT_LED_SCAN_OFFSET	rtl8370_reg.h	18504;"	d
RTL8370_FIDMAX	rtl8370_asicdrv.h	56;"	d
RTL8370_FLASH_ENABLE_MASK	rtl8370_reg.h	15764;"	d
RTL8370_FLASH_ENABLE_OFFSET	rtl8370_reg.h	15763;"	d
RTL8370_FLOWCRTL_EGRESS_PORT_ENABLE_REG	rtl8370_base.h	494;"	d
RTL8370_FLOWCRTL_EGRESS_QUEUE_ENABLE_BASE	rtl8370_base.h	489;"	d
RTL8370_FLOWCRTL_EGRESS_QUEUE_ENABLE_REG	rtl8370_base.h	490;"	d
RTL8370_FLOWCRTL_EGRESS_QUEUE_ENABLE_REG_MASK	rtl8370_base.h	492;"	d
RTL8370_FLOWCRTL_EGRESS_QUEUE_ENABLE_REG_OFFSET	rtl8370_base.h	491;"	d
RTL8370_FLOWCTRL_ALL_ON_DUMMY_0_MASK	rtl8370_reg.h	15120;"	d
RTL8370_FLOWCTRL_ALL_ON_DUMMY_0_OFFSET	rtl8370_reg.h	15119;"	d
RTL8370_FLOWCTRL_ALL_ON_REG	rtl8370_base.h	447;"	d
RTL8370_FLOWCTRL_ALL_ON_THRESHOLD_MASK	rtl8370_reg.h	15122;"	d
RTL8370_FLOWCTRL_ALL_ON_THRESHOLD_OFFSET	rtl8370_reg.h	15121;"	d
RTL8370_FLOWCTRL_CTRL_REG	rtl8370_base.h	445;"	d
RTL8370_FLOWCTRL_CTRL_REG	rtl8370_base.h	539;"	d
RTL8370_FLOWCTRL_DEBUG_CRTL0_MASK	rtl8370_reg.h	2358;"	d
RTL8370_FLOWCTRL_DEBUG_CRTL0_OFFSET	rtl8370_reg.h	2357;"	d
RTL8370_FLOWCTRL_FCOFF_PORT_OFF_MASK	rtl8370_reg.h	15186;"	d
RTL8370_FLOWCTRL_FCOFF_PORT_OFF_OFFSET	rtl8370_reg.h	15185;"	d
RTL8370_FLOWCTRL_FCOFF_PORT_OFF_REG	rtl8370_base.h	483;"	d
RTL8370_FLOWCTRL_FCOFF_PORT_ON_MASK	rtl8370_reg.h	15182;"	d
RTL8370_FLOWCTRL_FCOFF_PORT_ON_OFFSET	rtl8370_reg.h	15181;"	d
RTL8370_FLOWCTRL_FCOFF_PORT_ON_REG	rtl8370_base.h	481;"	d
RTL8370_FLOWCTRL_FCOFF_PORT_PRIVATE_OFF_MASK	rtl8370_reg.h	15194;"	d
RTL8370_FLOWCTRL_FCOFF_PORT_PRIVATE_OFF_OFFSET	rtl8370_reg.h	15193;"	d
RTL8370_FLOWCTRL_FCOFF_PORT_PRIVATE_OFF_REG	rtl8370_base.h	487;"	d
RTL8370_FLOWCTRL_FCOFF_PORT_PRIVATE_ON_MASK	rtl8370_reg.h	15190;"	d
RTL8370_FLOWCTRL_FCOFF_PORT_PRIVATE_ON_OFFSET	rtl8370_reg.h	15189;"	d
RTL8370_FLOWCTRL_FCOFF_PORT_PRIVATE_ON_REG	rtl8370_base.h	485;"	d
RTL8370_FLOWCTRL_FCOFF_SHARE_OFF_MASK	rtl8370_reg.h	15154;"	d
RTL8370_FLOWCTRL_FCOFF_SHARE_OFF_OFFSET	rtl8370_reg.h	15153;"	d
RTL8370_FLOWCTRL_FCOFF_SHARE_OFF_REG	rtl8370_base.h	463;"	d
RTL8370_FLOWCTRL_FCOFF_SHARE_ON_MASK	rtl8370_reg.h	15150;"	d
RTL8370_FLOWCTRL_FCOFF_SHARE_ON_OFFSET	rtl8370_reg.h	15149;"	d
RTL8370_FLOWCTRL_FCOFF_SHARE_ON_REG	rtl8370_base.h	461;"	d
RTL8370_FLOWCTRL_FCOFF_SYS_OFF_MASK	rtl8370_reg.h	15146;"	d
RTL8370_FLOWCTRL_FCOFF_SYS_OFF_OFFSET	rtl8370_reg.h	15145;"	d
RTL8370_FLOWCTRL_FCOFF_SYS_OFF_REG	rtl8370_base.h	459;"	d
RTL8370_FLOWCTRL_FCOFF_SYS_ON_MASK	rtl8370_reg.h	15142;"	d
RTL8370_FLOWCTRL_FCOFF_SYS_ON_OFFSET	rtl8370_reg.h	15141;"	d
RTL8370_FLOWCTRL_FCOFF_SYS_ON_REG	rtl8370_base.h	457;"	d
RTL8370_FLOWCTRL_PORT0_DROP_ON_MASK	rtl8370_reg.h	2284;"	d
RTL8370_FLOWCTRL_PORT0_DROP_ON_OFFSET	rtl8370_reg.h	2283;"	d
RTL8370_FLOWCTRL_PORT0_PAGE_COUNTER_MASK	rtl8370_reg.h	15218;"	d
RTL8370_FLOWCTRL_PORT0_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15217;"	d
RTL8370_FLOWCTRL_PORT0_PAGE_MAX_MASK	rtl8370_reg.h	15282;"	d
RTL8370_FLOWCTRL_PORT0_PAGE_MAX_OFFSET	rtl8370_reg.h	15281;"	d
RTL8370_FLOWCTRL_PORT10_DROP_ON_MASK	rtl8370_reg.h	2324;"	d
RTL8370_FLOWCTRL_PORT10_DROP_ON_OFFSET	rtl8370_reg.h	2323;"	d
RTL8370_FLOWCTRL_PORT10_PAGE_COUNTER_MASK	rtl8370_reg.h	15258;"	d
RTL8370_FLOWCTRL_PORT10_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15257;"	d
RTL8370_FLOWCTRL_PORT10_PAGE_MAX_MASK	rtl8370_reg.h	15322;"	d
RTL8370_FLOWCTRL_PORT10_PAGE_MAX_OFFSET	rtl8370_reg.h	15321;"	d
RTL8370_FLOWCTRL_PORT11_DROP_ON_MASK	rtl8370_reg.h	2328;"	d
RTL8370_FLOWCTRL_PORT11_DROP_ON_OFFSET	rtl8370_reg.h	2327;"	d
RTL8370_FLOWCTRL_PORT11_PAGE_COUNTER_MASK	rtl8370_reg.h	15262;"	d
RTL8370_FLOWCTRL_PORT11_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15261;"	d
RTL8370_FLOWCTRL_PORT11_PAGE_MAX_MASK	rtl8370_reg.h	15326;"	d
RTL8370_FLOWCTRL_PORT11_PAGE_MAX_OFFSET	rtl8370_reg.h	15325;"	d
RTL8370_FLOWCTRL_PORT12_DROP_ON_MASK	rtl8370_reg.h	2332;"	d
RTL8370_FLOWCTRL_PORT12_DROP_ON_OFFSET	rtl8370_reg.h	2331;"	d
RTL8370_FLOWCTRL_PORT12_PAGE_COUNTER_MASK	rtl8370_reg.h	15266;"	d
RTL8370_FLOWCTRL_PORT12_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15265;"	d
RTL8370_FLOWCTRL_PORT12_PAGE_MAX_MASK	rtl8370_reg.h	15330;"	d
RTL8370_FLOWCTRL_PORT12_PAGE_MAX_OFFSET	rtl8370_reg.h	15329;"	d
RTL8370_FLOWCTRL_PORT13_DROP_ON_MASK	rtl8370_reg.h	2336;"	d
RTL8370_FLOWCTRL_PORT13_DROP_ON_OFFSET	rtl8370_reg.h	2335;"	d
RTL8370_FLOWCTRL_PORT13_PAGE_COUNTER_MASK	rtl8370_reg.h	15270;"	d
RTL8370_FLOWCTRL_PORT13_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15269;"	d
RTL8370_FLOWCTRL_PORT13_PAGE_MAX_MASK	rtl8370_reg.h	15334;"	d
RTL8370_FLOWCTRL_PORT13_PAGE_MAX_OFFSET	rtl8370_reg.h	15333;"	d
RTL8370_FLOWCTRL_PORT14_DROP_ON_MASK	rtl8370_reg.h	2340;"	d
RTL8370_FLOWCTRL_PORT14_DROP_ON_OFFSET	rtl8370_reg.h	2339;"	d
RTL8370_FLOWCTRL_PORT14_PAGE_COUNTER_MASK	rtl8370_reg.h	15274;"	d
RTL8370_FLOWCTRL_PORT14_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15273;"	d
RTL8370_FLOWCTRL_PORT14_PAGE_MAX_MASK	rtl8370_reg.h	15338;"	d
RTL8370_FLOWCTRL_PORT14_PAGE_MAX_OFFSET	rtl8370_reg.h	15337;"	d
RTL8370_FLOWCTRL_PORT15_DROP_ON_MASK	rtl8370_reg.h	2344;"	d
RTL8370_FLOWCTRL_PORT15_DROP_ON_OFFSET	rtl8370_reg.h	2343;"	d
RTL8370_FLOWCTRL_PORT15_PAGE_COUNTER_MASK	rtl8370_reg.h	15278;"	d
RTL8370_FLOWCTRL_PORT15_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15277;"	d
RTL8370_FLOWCTRL_PORT15_PAGE_MAX_MASK	rtl8370_reg.h	15342;"	d
RTL8370_FLOWCTRL_PORT15_PAGE_MAX_OFFSET	rtl8370_reg.h	15341;"	d
RTL8370_FLOWCTRL_PORT1_DROP_ON_MASK	rtl8370_reg.h	2288;"	d
RTL8370_FLOWCTRL_PORT1_DROP_ON_OFFSET	rtl8370_reg.h	2287;"	d
RTL8370_FLOWCTRL_PORT1_PAGE_COUNTER_MASK	rtl8370_reg.h	15222;"	d
RTL8370_FLOWCTRL_PORT1_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15221;"	d
RTL8370_FLOWCTRL_PORT1_PAGE_MAX_MASK	rtl8370_reg.h	15286;"	d
RTL8370_FLOWCTRL_PORT1_PAGE_MAX_OFFSET	rtl8370_reg.h	15285;"	d
RTL8370_FLOWCTRL_PORT2_DROP_ON_MASK	rtl8370_reg.h	2292;"	d
RTL8370_FLOWCTRL_PORT2_DROP_ON_OFFSET	rtl8370_reg.h	2291;"	d
RTL8370_FLOWCTRL_PORT2_PAGE_COUNTER_MASK	rtl8370_reg.h	15226;"	d
RTL8370_FLOWCTRL_PORT2_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15225;"	d
RTL8370_FLOWCTRL_PORT2_PAGE_MAX_MASK	rtl8370_reg.h	15290;"	d
RTL8370_FLOWCTRL_PORT2_PAGE_MAX_OFFSET	rtl8370_reg.h	15289;"	d
RTL8370_FLOWCTRL_PORT3_DROP_ON_MASK	rtl8370_reg.h	2296;"	d
RTL8370_FLOWCTRL_PORT3_DROP_ON_OFFSET	rtl8370_reg.h	2295;"	d
RTL8370_FLOWCTRL_PORT3_PAGE_COUNTER_MASK	rtl8370_reg.h	15230;"	d
RTL8370_FLOWCTRL_PORT3_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15229;"	d
RTL8370_FLOWCTRL_PORT3_PAGE_MAX_MASK	rtl8370_reg.h	15294;"	d
RTL8370_FLOWCTRL_PORT3_PAGE_MAX_OFFSET	rtl8370_reg.h	15293;"	d
RTL8370_FLOWCTRL_PORT4_DROP_ON_MASK	rtl8370_reg.h	2300;"	d
RTL8370_FLOWCTRL_PORT4_DROP_ON_OFFSET	rtl8370_reg.h	2299;"	d
RTL8370_FLOWCTRL_PORT4_PAGE_COUNTER_MASK	rtl8370_reg.h	15234;"	d
RTL8370_FLOWCTRL_PORT4_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15233;"	d
RTL8370_FLOWCTRL_PORT4_PAGE_MAX_MASK	rtl8370_reg.h	15298;"	d
RTL8370_FLOWCTRL_PORT4_PAGE_MAX_OFFSET	rtl8370_reg.h	15297;"	d
RTL8370_FLOWCTRL_PORT5_DROP_ON_MASK	rtl8370_reg.h	2304;"	d
RTL8370_FLOWCTRL_PORT5_DROP_ON_OFFSET	rtl8370_reg.h	2303;"	d
RTL8370_FLOWCTRL_PORT5_PAGE_COUNTER_MASK	rtl8370_reg.h	15238;"	d
RTL8370_FLOWCTRL_PORT5_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15237;"	d
RTL8370_FLOWCTRL_PORT5_PAGE_MAX_MASK	rtl8370_reg.h	15302;"	d
RTL8370_FLOWCTRL_PORT5_PAGE_MAX_OFFSET	rtl8370_reg.h	15301;"	d
RTL8370_FLOWCTRL_PORT6_DROP_ON_MASK	rtl8370_reg.h	2308;"	d
RTL8370_FLOWCTRL_PORT6_DROP_ON_OFFSET	rtl8370_reg.h	2307;"	d
RTL8370_FLOWCTRL_PORT6_PAGE_COUNTER_MASK	rtl8370_reg.h	15242;"	d
RTL8370_FLOWCTRL_PORT6_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15241;"	d
RTL8370_FLOWCTRL_PORT6_PAGE_MAX_MASK	rtl8370_reg.h	15306;"	d
RTL8370_FLOWCTRL_PORT6_PAGE_MAX_OFFSET	rtl8370_reg.h	15305;"	d
RTL8370_FLOWCTRL_PORT7_DROP_ON_MASK	rtl8370_reg.h	2312;"	d
RTL8370_FLOWCTRL_PORT7_DROP_ON_OFFSET	rtl8370_reg.h	2311;"	d
RTL8370_FLOWCTRL_PORT7_PAGE_COUNTER_MASK	rtl8370_reg.h	15246;"	d
RTL8370_FLOWCTRL_PORT7_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15245;"	d
RTL8370_FLOWCTRL_PORT7_PAGE_MAX_MASK	rtl8370_reg.h	15310;"	d
RTL8370_FLOWCTRL_PORT7_PAGE_MAX_OFFSET	rtl8370_reg.h	15309;"	d
RTL8370_FLOWCTRL_PORT8_DROP_ON_MASK	rtl8370_reg.h	2316;"	d
RTL8370_FLOWCTRL_PORT8_DROP_ON_OFFSET	rtl8370_reg.h	2315;"	d
RTL8370_FLOWCTRL_PORT8_PAGE_COUNTER_MASK	rtl8370_reg.h	15250;"	d
RTL8370_FLOWCTRL_PORT8_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15249;"	d
RTL8370_FLOWCTRL_PORT8_PAGE_MAX_MASK	rtl8370_reg.h	15314;"	d
RTL8370_FLOWCTRL_PORT8_PAGE_MAX_OFFSET	rtl8370_reg.h	15313;"	d
RTL8370_FLOWCTRL_PORT9_DROP_ON_MASK	rtl8370_reg.h	2320;"	d
RTL8370_FLOWCTRL_PORT9_DROP_ON_OFFSET	rtl8370_reg.h	2319;"	d
RTL8370_FLOWCTRL_PORT9_PAGE_COUNTER_MASK	rtl8370_reg.h	15254;"	d
RTL8370_FLOWCTRL_PORT9_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15253;"	d
RTL8370_FLOWCTRL_PORT9_PAGE_MAX_MASK	rtl8370_reg.h	15318;"	d
RTL8370_FLOWCTRL_PORT9_PAGE_MAX_OFFSET	rtl8370_reg.h	15317;"	d
RTL8370_FLOWCTRL_PORT_DROP_ON_BASE	rtl8370_base.h	73;"	d
RTL8370_FLOWCTRL_PORT_DROP_ON_MASK	rtl8370_base.h	76;"	d
RTL8370_FLOWCTRL_PORT_DROP_ON_OFFSET	rtl8370_base.h	75;"	d
RTL8370_FLOWCTRL_PORT_DROP_ON_REG	rtl8370_base.h	74;"	d
RTL8370_FLOWCTRL_PORT_GAP_MASK	rtl8370_reg.h	2348;"	d
RTL8370_FLOWCTRL_PORT_GAP_OFFSET	rtl8370_reg.h	2347;"	d
RTL8370_FLOWCTRL_PORT_GAP_REG	rtl8370_base.h	78;"	d
RTL8370_FLOWCTRL_PORT_MAX_PAGE_COUNT_MASK	rtl8370_reg.h	2438;"	d
RTL8370_FLOWCTRL_PORT_MAX_PAGE_COUNT_OFFSET	rtl8370_reg.h	2437;"	d
RTL8370_FLOWCTRL_PORT_OFF_MASK	rtl8370_reg.h	15162;"	d
RTL8370_FLOWCTRL_PORT_OFF_OFFSET	rtl8370_reg.h	15161;"	d
RTL8370_FLOWCTRL_PORT_OFF_REG	rtl8370_base.h	467;"	d
RTL8370_FLOWCTRL_PORT_ON_MASK	rtl8370_reg.h	15158;"	d
RTL8370_FLOWCTRL_PORT_ON_OFFSET	rtl8370_reg.h	15157;"	d
RTL8370_FLOWCTRL_PORT_ON_REG	rtl8370_base.h	465;"	d
RTL8370_FLOWCTRL_PORT_PAGE_COUNTER_BASE	rtl8370_base.h	504;"	d
RTL8370_FLOWCTRL_PORT_PAGE_COUNTER_MASK	rtl8370_base.h	506;"	d
RTL8370_FLOWCTRL_PORT_PAGE_COUNTER_REG	rtl8370_base.h	505;"	d
RTL8370_FLOWCTRL_PORT_PAGE_COUNT_MASK	rtl8370_reg.h	2402;"	d
RTL8370_FLOWCTRL_PORT_PAGE_COUNT_OFFSET	rtl8370_reg.h	2401;"	d
RTL8370_FLOWCTRL_PORT_PAGE_MAX_BASE	rtl8370_base.h	508;"	d
RTL8370_FLOWCTRL_PORT_PAGE_MAX_MASK	rtl8370_base.h	510;"	d
RTL8370_FLOWCTRL_PORT_PAGE_MAX_REG	rtl8370_base.h	509;"	d
RTL8370_FLOWCTRL_PORT_PRIVATE_OFF_MASK	rtl8370_reg.h	15170;"	d
RTL8370_FLOWCTRL_PORT_PRIVATE_OFF_OFFSET	rtl8370_reg.h	15169;"	d
RTL8370_FLOWCTRL_PORT_PRIVATE_OFF_REG	rtl8370_base.h	471;"	d
RTL8370_FLOWCTRL_PORT_PRIVATE_ON_MASK	rtl8370_reg.h	15166;"	d
RTL8370_FLOWCTRL_PORT_PRIVATE_ON_OFFSET	rtl8370_reg.h	15165;"	d
RTL8370_FLOWCTRL_PORT_PRIVATE_ON_REG	rtl8370_base.h	469;"	d
RTL8370_FLOWCTRL_PORT_QEMPTY_REG	rtl8370_base.h	80;"	d
RTL8370_FLOWCTRL_PUBLIC_PAGE_COUNTER_MASK	rtl8370_reg.h	15206;"	d
RTL8370_FLOWCTRL_PUBLIC_PAGE_COUNTER_OFFSET	rtl8370_reg.h	15205;"	d
RTL8370_FLOWCTRL_PUBLIC_PAGE_COUNTER_REG	rtl8370_base.h	498;"	d
RTL8370_FLOWCTRL_PUBLIC_PAGE_MAX_MASK	rtl8370_reg.h	15214;"	d
RTL8370_FLOWCTRL_PUBLIC_PAGE_MAX_OFFSET	rtl8370_reg.h	15213;"	d
RTL8370_FLOWCTRL_PUBLIC_PAGE_MAX_REG	rtl8370_base.h	502;"	d
RTL8370_FLOWCTRL_QUEUE0_DROP_ON_MASK	rtl8370_reg.h	2252;"	d
RTL8370_FLOWCTRL_QUEUE0_DROP_ON_OFFSET	rtl8370_reg.h	2251;"	d
RTL8370_FLOWCTRL_QUEUE0_MAX_PAGE_COUNT_MASK	rtl8370_reg.h	2406;"	d
RTL8370_FLOWCTRL_QUEUE0_MAX_PAGE_COUNT_OFFSET	rtl8370_reg.h	2405;"	d
RTL8370_FLOWCTRL_QUEUE0_PAGE_COUNT_MASK	rtl8370_reg.h	2370;"	d
RTL8370_FLOWCTRL_QUEUE0_PAGE_COUNT_OFFSET	rtl8370_reg.h	2369;"	d
RTL8370_FLOWCTRL_QUEUE1_DROP_ON_MASK	rtl8370_reg.h	2256;"	d
RTL8370_FLOWCTRL_QUEUE1_DROP_ON_OFFSET	rtl8370_reg.h	2255;"	d
RTL8370_FLOWCTRL_QUEUE1_MAX_PAGE_COUNT_MASK	rtl8370_reg.h	2410;"	d
RTL8370_FLOWCTRL_QUEUE1_MAX_PAGE_COUNT_OFFSET	rtl8370_reg.h	2409;"	d
RTL8370_FLOWCTRL_QUEUE1_PAGE_COUNT_MASK	rtl8370_reg.h	2374;"	d
RTL8370_FLOWCTRL_QUEUE1_PAGE_COUNT_OFFSET	rtl8370_reg.h	2373;"	d
RTL8370_FLOWCTRL_QUEUE2_DROP_ON_MASK	rtl8370_reg.h	2260;"	d
RTL8370_FLOWCTRL_QUEUE2_DROP_ON_OFFSET	rtl8370_reg.h	2259;"	d
RTL8370_FLOWCTRL_QUEUE2_MAX_PAGE_COUNT_MASK	rtl8370_reg.h	2414;"	d
RTL8370_FLOWCTRL_QUEUE2_MAX_PAGE_COUNT_OFFSET	rtl8370_reg.h	2413;"	d
RTL8370_FLOWCTRL_QUEUE2_PAGE_COUNT_MASK	rtl8370_reg.h	2378;"	d
RTL8370_FLOWCTRL_QUEUE2_PAGE_COUNT_OFFSET	rtl8370_reg.h	2377;"	d
RTL8370_FLOWCTRL_QUEUE3_DROP_ON_MASK	rtl8370_reg.h	2264;"	d
RTL8370_FLOWCTRL_QUEUE3_DROP_ON_OFFSET	rtl8370_reg.h	2263;"	d
RTL8370_FLOWCTRL_QUEUE3_MAX_PAGE_COUNT_MASK	rtl8370_reg.h	2418;"	d
RTL8370_FLOWCTRL_QUEUE3_MAX_PAGE_COUNT_OFFSET	rtl8370_reg.h	2417;"	d
RTL8370_FLOWCTRL_QUEUE3_PAGE_COUNT_MASK	rtl8370_reg.h	2382;"	d
RTL8370_FLOWCTRL_QUEUE3_PAGE_COUNT_OFFSET	rtl8370_reg.h	2381;"	d
RTL8370_FLOWCTRL_QUEUE4_DROP_ON_MASK	rtl8370_reg.h	2268;"	d
RTL8370_FLOWCTRL_QUEUE4_DROP_ON_OFFSET	rtl8370_reg.h	2267;"	d
RTL8370_FLOWCTRL_QUEUE4_MAX_PAGE_COUNT_MASK	rtl8370_reg.h	2422;"	d
RTL8370_FLOWCTRL_QUEUE4_MAX_PAGE_COUNT_OFFSET	rtl8370_reg.h	2421;"	d
RTL8370_FLOWCTRL_QUEUE4_PAGE_COUNT_MASK	rtl8370_reg.h	2386;"	d
RTL8370_FLOWCTRL_QUEUE4_PAGE_COUNT_OFFSET	rtl8370_reg.h	2385;"	d
RTL8370_FLOWCTRL_QUEUE5_DROP_ON_MASK	rtl8370_reg.h	2272;"	d
RTL8370_FLOWCTRL_QUEUE5_DROP_ON_OFFSET	rtl8370_reg.h	2271;"	d
RTL8370_FLOWCTRL_QUEUE5_MAX_PAGE_COUNT_MASK	rtl8370_reg.h	2426;"	d
RTL8370_FLOWCTRL_QUEUE5_MAX_PAGE_COUNT_OFFSET	rtl8370_reg.h	2425;"	d
RTL8370_FLOWCTRL_QUEUE5_PAGE_COUNT_MASK	rtl8370_reg.h	2390;"	d
RTL8370_FLOWCTRL_QUEUE5_PAGE_COUNT_OFFSET	rtl8370_reg.h	2389;"	d
RTL8370_FLOWCTRL_QUEUE6_DROP_ON_MASK	rtl8370_reg.h	2276;"	d
RTL8370_FLOWCTRL_QUEUE6_DROP_ON_OFFSET	rtl8370_reg.h	2275;"	d
RTL8370_FLOWCTRL_QUEUE6_MAX_PAGE_COUNT_MASK	rtl8370_reg.h	2430;"	d
RTL8370_FLOWCTRL_QUEUE6_MAX_PAGE_COUNT_OFFSET	rtl8370_reg.h	2429;"	d
RTL8370_FLOWCTRL_QUEUE6_PAGE_COUNT_MASK	rtl8370_reg.h	2394;"	d
RTL8370_FLOWCTRL_QUEUE6_PAGE_COUNT_OFFSET	rtl8370_reg.h	2393;"	d
RTL8370_FLOWCTRL_QUEUE7_DROP_ON_MASK	rtl8370_reg.h	2280;"	d
RTL8370_FLOWCTRL_QUEUE7_DROP_ON_OFFSET	rtl8370_reg.h	2279;"	d
RTL8370_FLOWCTRL_QUEUE7_MAX_PAGE_COUNT_MASK	rtl8370_reg.h	2434;"	d
RTL8370_FLOWCTRL_QUEUE7_MAX_PAGE_COUNT_OFFSET	rtl8370_reg.h	2433;"	d
RTL8370_FLOWCTRL_QUEUE7_PAGE_COUNT_MASK	rtl8370_reg.h	2398;"	d
RTL8370_FLOWCTRL_QUEUE7_PAGE_COUNT_OFFSET	rtl8370_reg.h	2397;"	d
RTL8370_FLOWCTRL_QUEUE_DROP_ON_BASE	rtl8370_base.h	68;"	d
RTL8370_FLOWCTRL_QUEUE_DROP_ON_MASK	rtl8370_base.h	71;"	d
RTL8370_FLOWCTRL_QUEUE_DROP_ON_OFFSET	rtl8370_base.h	70;"	d
RTL8370_FLOWCTRL_QUEUE_DROP_ON_REG	rtl8370_base.h	69;"	d
RTL8370_FLOWCTRL_QUEUE_GAP_MASK	rtl8370_reg.h	2352;"	d
RTL8370_FLOWCTRL_QUEUE_GAP_OFFSET	rtl8370_reg.h	2351;"	d
RTL8370_FLOWCTRL_QUEUE_GAP_REG	rtl8370_base.h	79;"	d
RTL8370_FLOWCTRL_SHARE_OFF_MASK	rtl8370_reg.h	15138;"	d
RTL8370_FLOWCTRL_SHARE_OFF_OFFSET	rtl8370_reg.h	15137;"	d
RTL8370_FLOWCTRL_SHARE_OFF_REG	rtl8370_base.h	455;"	d
RTL8370_FLOWCTRL_SHARE_ON_MASK	rtl8370_reg.h	15134;"	d
RTL8370_FLOWCTRL_SHARE_ON_OFFSET	rtl8370_reg.h	15133;"	d
RTL8370_FLOWCTRL_SHARE_ON_REG	rtl8370_base.h	453;"	d
RTL8370_FLOWCTRL_SYS_OFF_MASK	rtl8370_reg.h	15130;"	d
RTL8370_FLOWCTRL_SYS_OFF_OFFSET	rtl8370_reg.h	15129;"	d
RTL8370_FLOWCTRL_SYS_OFF_REG	rtl8370_base.h	451;"	d
RTL8370_FLOWCTRL_SYS_ON_MASK	rtl8370_reg.h	15126;"	d
RTL8370_FLOWCTRL_SYS_ON_OFFSET	rtl8370_reg.h	15125;"	d
RTL8370_FLOWCTRL_SYS_ON_REG	rtl8370_base.h	449;"	d
RTL8370_FLOWCTRL_TOTAL_PAGE_COUNTER_COUNTER_MASK	rtl8370_reg.h	15202;"	d
RTL8370_FLOWCTRL_TOTAL_PAGE_COUNTER_COUNTER_OFFSET	rtl8370_reg.h	15201;"	d
RTL8370_FLOWCTRL_TOTAL_PAGE_COUNTER_REG	rtl8370_base.h	496;"	d
RTL8370_FLOWCTRL_TOTAL_PAGE_MAX_MASK	rtl8370_reg.h	15210;"	d
RTL8370_FLOWCTRL_TOTAL_PAGE_MAX_OFFSET	rtl8370_reg.h	15209;"	d
RTL8370_FLOWCTRL_TOTAL_PAGE_MAX_REG	rtl8370_base.h	500;"	d
RTL8370_FLOWCTRL_TYPE_MASK	rtl8370_reg.h	15112;"	d
RTL8370_FLOWCTRL_TYPE_OFFSET	rtl8370_reg.h	15111;"	d
RTL8370_FORCE_CTRL_MASK	rtl8370_reg.h	8140;"	d
RTL8370_FORCE_CTRL_OFFSET	rtl8370_reg.h	8139;"	d
RTL8370_FORCE_CTRL_REG	rtl8370_base.h	240;"	d
RTL8370_FORCE_FLUSH_REG	rtl8370_base.h	305;"	d
RTL8370_FORCE_MODE_MASK	rtl8370_reg.h	18355;"	d
RTL8370_FORCE_MODE_OFFSET	rtl8370_reg.h	18354;"	d
RTL8370_FORCE_RATE_MASK	rtl8370_reg.h	18285;"	d
RTL8370_FORCE_RATE_OFFSET	rtl8370_reg.h	18284;"	d
RTL8370_FRC_CPU_ACPT_MASK	rtl8370_reg.h	16628;"	d
RTL8370_FRC_CPU_ACPT_OFFSET	rtl8370_reg.h	16627;"	d
RTL8370_FRC_DUMP_MASK	rtl8370_reg.h	16664;"	d
RTL8370_FRC_DUMP_OFFSET	rtl8370_reg.h	16663;"	d
RTL8370_FRC_ENRING_MASK	rtl8370_reg.h	16618;"	d
RTL8370_FRC_ENRING_OFFSET	rtl8370_reg.h	16617;"	d
RTL8370_FRC_UPS_MASK	rtl8370_reg.h	16560;"	d
RTL8370_FRC_UPS_OFFSET	rtl8370_reg.h	16559;"	d
RTL8370_FT_ENABLE_MASK	rtl8370_reg.h	15770;"	d
RTL8370_FT_ENABLE_OFFSET	rtl8370_reg.h	15769;"	d
RTL8370_GLOBAL_RESET_MASK	rtl8370_reg.h	14280;"	d
RTL8370_GLOBAL_RESET_OFFSET	rtl8370_reg.h	14279;"	d
RTL8370_GMII_1_FORCE0_MASK	rtl8370_reg.h	15830;"	d
RTL8370_GMII_1_FORCE0_OFFSET	rtl8370_reg.h	15829;"	d
RTL8370_GMII_1_FORCE1_MASK	rtl8370_reg.h	15838;"	d
RTL8370_GMII_1_FORCE1_OFFSET	rtl8370_reg.h	15837;"	d
RTL8370_GPHY_MDX_MDC_DRV_MASK	rtl8370_reg.h	16024;"	d
RTL8370_GPHY_MDX_MDC_DRV_OFFSET	rtl8370_reg.h	16023;"	d
RTL8370_HIGHPRI_CFG_MASK	rtl8370_reg.h	8568;"	d
RTL8370_HIGHPRI_CFG_OFFSET	rtl8370_reg.h	8567;"	d
RTL8370_HIGHPRI_CFG_REG	rtl8370_base.h	603;"	d
RTL8370_HIGHPRI_INDICATOR_REG	rtl8370_base.h	599;"	d
RTL8370_HIT_STATUS_MASK	rtl8370_reg.h	3772;"	d
RTL8370_HIT_STATUS_OFFSET	rtl8370_reg.h	3771;"	d
RTL8370_I2C_CLOCK_DIV_DUMMY_0_MASK	rtl8370_reg.h	15750;"	d
RTL8370_I2C_CLOCK_DIV_DUMMY_0_OFFSET	rtl8370_reg.h	15749;"	d
RTL8370_I2C_CLOCK_DIV_MASK	rtl8370_reg.h	15752;"	d
RTL8370_I2C_CLOCK_DIV_OFFSET	rtl8370_reg.h	15751;"	d
RTL8370_IGMP	rtl8370_asicdrv_igmp.h	/^enum RTL8370_IGMP$/;"	g
RTL8370_IGMP_CTRL_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7612;"	d
RTL8370_IGMP_CTRL_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7611;"	d
RTL8370_IGMP_CTRL_PORTISO_LEAKY_MASK	rtl8370_reg.h	7618;"	d
RTL8370_IGMP_CTRL_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7617;"	d
RTL8370_IGMP_CTRL_REG	rtl8370_base.h	190;"	d
RTL8370_IGMP_CTRL_TRAP_PRIORITY_MASK	rtl8370_reg.h	7614;"	d
RTL8370_IGMP_CTRL_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7613;"	d
RTL8370_IGMP_CTRL_VLAN_LEAKY_MASK	rtl8370_reg.h	7616;"	d
RTL8370_IGMP_CTRL_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7615;"	d
RTL8370_IGMP_PPPOE_TRAP_MASK	rtl8370_reg.h	7606;"	d
RTL8370_IGMP_PPPOE_TRAP_OFFSET	rtl8370_reg.h	7605;"	d
RTL8370_IGMP_TRAP_MASK	rtl8370_reg.h	7610;"	d
RTL8370_IGMP_TRAP_OFFSET	rtl8370_reg.h	7609;"	d
RTL8370_IGMP_TYPE	rtl8370_asicdrv_igmp.h	/^enum RTL8370_IGMP_TYPE$/;"	g
RTL8370_IMR_DW8051_EEELLDP_MASK	rtl8370_reg.h	14932;"	d
RTL8370_IMR_DW8051_EEELLDP_OFFSET	rtl8370_reg.h	14931;"	d
RTL8370_IMR_DW8051_GREENFEATURE_MASK	rtl8370_reg.h	14926;"	d
RTL8370_IMR_DW8051_GREENFEATURE_OFFSET	rtl8370_reg.h	14925;"	d
RTL8370_IMR_DW8051_LOOPEXIST_MASK	rtl8370_reg.h	14930;"	d
RTL8370_IMR_DW8051_LOOPEXIST_OFFSET	rtl8370_reg.h	14929;"	d
RTL8370_IMR_DW8051_SAMOVING_MASK	rtl8370_reg.h	14928;"	d
RTL8370_IMR_DW8051_SAMOVING_OFFSET	rtl8370_reg.h	14927;"	d
RTL8370_IMS_DW8051_EEELLDP_MASK	rtl8370_reg.h	14942;"	d
RTL8370_IMS_DW8051_EEELLDP_OFFSET	rtl8370_reg.h	14941;"	d
RTL8370_IMS_DW8051_GREENFEATURE_MASK	rtl8370_reg.h	14936;"	d
RTL8370_IMS_DW8051_GREENFEATURE_OFFSET	rtl8370_reg.h	14935;"	d
RTL8370_IMS_DW8051_LOOPEXIST_MASK	rtl8370_reg.h	14940;"	d
RTL8370_IMS_DW8051_LOOPEXIST_OFFSET	rtl8370_reg.h	14939;"	d
RTL8370_IMS_DW8051_SAMOVING_MASK	rtl8370_reg.h	14938;"	d
RTL8370_IMS_DW8051_SAMOVING_OFFSET	rtl8370_reg.h	14937;"	d
RTL8370_INBWCTRL_DISABLE	rtl8370_asicdrv_inbwctrl.h	6;"	d
RTL8370_INB_SLV_ABLTY_EN_MASK	rtl8370_reg.h	15806;"	d
RTL8370_INB_SLV_ABLTY_EN_OFFSET	rtl8370_reg.h	15805;"	d
RTL8370_INGRESSBW_PORT0_FLOWCRTL_MASK	rtl8370_reg.h	68;"	d
RTL8370_INGRESSBW_PORT0_FLOWCRTL_OFFSET	rtl8370_reg.h	67;"	d
RTL8370_INGRESSBW_PORT0_IFG_MASK	rtl8370_reg.h	70;"	d
RTL8370_INGRESSBW_PORT0_IFG_OFFSET	rtl8370_reg.h	69;"	d
RTL8370_INGRESSBW_PORT0_RATE16_MASK	rtl8370_reg.h	88;"	d
RTL8370_INGRESSBW_PORT0_RATE16_OFFSET	rtl8370_reg.h	87;"	d
RTL8370_INGRESSBW_PORT0_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	86;"	d
RTL8370_INGRESSBW_PORT0_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	85;"	d
RTL8370_INGRESSBW_PORT10_FLOWCRTL_MASK	rtl8370_reg.h	1468;"	d
RTL8370_INGRESSBW_PORT10_FLOWCRTL_OFFSET	rtl8370_reg.h	1467;"	d
RTL8370_INGRESSBW_PORT10_IFG_MASK	rtl8370_reg.h	1470;"	d
RTL8370_INGRESSBW_PORT10_IFG_OFFSET	rtl8370_reg.h	1469;"	d
RTL8370_INGRESSBW_PORT10_RATE16_MASK	rtl8370_reg.h	1488;"	d
RTL8370_INGRESSBW_PORT10_RATE16_OFFSET	rtl8370_reg.h	1487;"	d
RTL8370_INGRESSBW_PORT10_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	1486;"	d
RTL8370_INGRESSBW_PORT10_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	1485;"	d
RTL8370_INGRESSBW_PORT11_FLOWCRTL_MASK	rtl8370_reg.h	1608;"	d
RTL8370_INGRESSBW_PORT11_FLOWCRTL_OFFSET	rtl8370_reg.h	1607;"	d
RTL8370_INGRESSBW_PORT11_IFG_MASK	rtl8370_reg.h	1610;"	d
RTL8370_INGRESSBW_PORT11_IFG_OFFSET	rtl8370_reg.h	1609;"	d
RTL8370_INGRESSBW_PORT11_RATE16_MASK	rtl8370_reg.h	1628;"	d
RTL8370_INGRESSBW_PORT11_RATE16_OFFSET	rtl8370_reg.h	1627;"	d
RTL8370_INGRESSBW_PORT11_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	1626;"	d
RTL8370_INGRESSBW_PORT11_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	1625;"	d
RTL8370_INGRESSBW_PORT12_FLOWCRTL_MASK	rtl8370_reg.h	1746;"	d
RTL8370_INGRESSBW_PORT12_FLOWCRTL_OFFSET	rtl8370_reg.h	1745;"	d
RTL8370_INGRESSBW_PORT12_IFG_MASK	rtl8370_reg.h	1748;"	d
RTL8370_INGRESSBW_PORT12_IFG_OFFSET	rtl8370_reg.h	1747;"	d
RTL8370_INGRESSBW_PORT12_RATE16_MASK	rtl8370_reg.h	1766;"	d
RTL8370_INGRESSBW_PORT12_RATE16_OFFSET	rtl8370_reg.h	1765;"	d
RTL8370_INGRESSBW_PORT12_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	1764;"	d
RTL8370_INGRESSBW_PORT12_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	1763;"	d
RTL8370_INGRESSBW_PORT13_FLOWCRTL_MASK	rtl8370_reg.h	1886;"	d
RTL8370_INGRESSBW_PORT13_FLOWCRTL_OFFSET	rtl8370_reg.h	1885;"	d
RTL8370_INGRESSBW_PORT13_IFG_MASK	rtl8370_reg.h	1888;"	d
RTL8370_INGRESSBW_PORT13_IFG_OFFSET	rtl8370_reg.h	1887;"	d
RTL8370_INGRESSBW_PORT13_RATE16_MASK	rtl8370_reg.h	1906;"	d
RTL8370_INGRESSBW_PORT13_RATE16_OFFSET	rtl8370_reg.h	1905;"	d
RTL8370_INGRESSBW_PORT13_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	1904;"	d
RTL8370_INGRESSBW_PORT13_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	1903;"	d
RTL8370_INGRESSBW_PORT14_FLOWCRTL_MASK	rtl8370_reg.h	2026;"	d
RTL8370_INGRESSBW_PORT14_FLOWCRTL_OFFSET	rtl8370_reg.h	2025;"	d
RTL8370_INGRESSBW_PORT14_IFG_MASK	rtl8370_reg.h	2028;"	d
RTL8370_INGRESSBW_PORT14_IFG_OFFSET	rtl8370_reg.h	2027;"	d
RTL8370_INGRESSBW_PORT14_RATE16_MASK	rtl8370_reg.h	2046;"	d
RTL8370_INGRESSBW_PORT14_RATE16_OFFSET	rtl8370_reg.h	2045;"	d
RTL8370_INGRESSBW_PORT14_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	2044;"	d
RTL8370_INGRESSBW_PORT14_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	2043;"	d
RTL8370_INGRESSBW_PORT15_FLOWCRTL_MASK	rtl8370_reg.h	2166;"	d
RTL8370_INGRESSBW_PORT15_FLOWCRTL_OFFSET	rtl8370_reg.h	2165;"	d
RTL8370_INGRESSBW_PORT15_IFG_MASK	rtl8370_reg.h	2168;"	d
RTL8370_INGRESSBW_PORT15_IFG_OFFSET	rtl8370_reg.h	2167;"	d
RTL8370_INGRESSBW_PORT15_RATE16_MASK	rtl8370_reg.h	2186;"	d
RTL8370_INGRESSBW_PORT15_RATE16_OFFSET	rtl8370_reg.h	2185;"	d
RTL8370_INGRESSBW_PORT15_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	2184;"	d
RTL8370_INGRESSBW_PORT15_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	2183;"	d
RTL8370_INGRESSBW_PORT1_FLOWCRTL_MASK	rtl8370_reg.h	208;"	d
RTL8370_INGRESSBW_PORT1_FLOWCRTL_OFFSET	rtl8370_reg.h	207;"	d
RTL8370_INGRESSBW_PORT1_IFG_MASK	rtl8370_reg.h	210;"	d
RTL8370_INGRESSBW_PORT1_IFG_OFFSET	rtl8370_reg.h	209;"	d
RTL8370_INGRESSBW_PORT1_RATE16_MASK	rtl8370_reg.h	228;"	d
RTL8370_INGRESSBW_PORT1_RATE16_OFFSET	rtl8370_reg.h	227;"	d
RTL8370_INGRESSBW_PORT1_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	226;"	d
RTL8370_INGRESSBW_PORT1_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	225;"	d
RTL8370_INGRESSBW_PORT2_FLOWCRTL_MASK	rtl8370_reg.h	348;"	d
RTL8370_INGRESSBW_PORT2_FLOWCRTL_OFFSET	rtl8370_reg.h	347;"	d
RTL8370_INGRESSBW_PORT2_IFG_MASK	rtl8370_reg.h	350;"	d
RTL8370_INGRESSBW_PORT2_IFG_OFFSET	rtl8370_reg.h	349;"	d
RTL8370_INGRESSBW_PORT2_RATE16_MASK	rtl8370_reg.h	368;"	d
RTL8370_INGRESSBW_PORT2_RATE16_OFFSET	rtl8370_reg.h	367;"	d
RTL8370_INGRESSBW_PORT2_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	366;"	d
RTL8370_INGRESSBW_PORT2_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	365;"	d
RTL8370_INGRESSBW_PORT3_FLOWCRTL_MASK	rtl8370_reg.h	488;"	d
RTL8370_INGRESSBW_PORT3_FLOWCRTL_OFFSET	rtl8370_reg.h	487;"	d
RTL8370_INGRESSBW_PORT3_IFG_MASK	rtl8370_reg.h	490;"	d
RTL8370_INGRESSBW_PORT3_IFG_OFFSET	rtl8370_reg.h	489;"	d
RTL8370_INGRESSBW_PORT3_RATE16_MASK	rtl8370_reg.h	508;"	d
RTL8370_INGRESSBW_PORT3_RATE16_OFFSET	rtl8370_reg.h	507;"	d
RTL8370_INGRESSBW_PORT3_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	506;"	d
RTL8370_INGRESSBW_PORT3_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	505;"	d
RTL8370_INGRESSBW_PORT4_FLOWCRTL_MASK	rtl8370_reg.h	628;"	d
RTL8370_INGRESSBW_PORT4_FLOWCRTL_OFFSET	rtl8370_reg.h	627;"	d
RTL8370_INGRESSBW_PORT4_IFG_MASK	rtl8370_reg.h	630;"	d
RTL8370_INGRESSBW_PORT4_IFG_OFFSET	rtl8370_reg.h	629;"	d
RTL8370_INGRESSBW_PORT4_RATE16_MASK	rtl8370_reg.h	648;"	d
RTL8370_INGRESSBW_PORT4_RATE16_OFFSET	rtl8370_reg.h	647;"	d
RTL8370_INGRESSBW_PORT4_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	646;"	d
RTL8370_INGRESSBW_PORT4_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	645;"	d
RTL8370_INGRESSBW_PORT5_FLOWCRTL_MASK	rtl8370_reg.h	768;"	d
RTL8370_INGRESSBW_PORT5_FLOWCRTL_OFFSET	rtl8370_reg.h	767;"	d
RTL8370_INGRESSBW_PORT5_IFG_MASK	rtl8370_reg.h	770;"	d
RTL8370_INGRESSBW_PORT5_IFG_OFFSET	rtl8370_reg.h	769;"	d
RTL8370_INGRESSBW_PORT5_RATE16_MASK	rtl8370_reg.h	788;"	d
RTL8370_INGRESSBW_PORT5_RATE16_OFFSET	rtl8370_reg.h	787;"	d
RTL8370_INGRESSBW_PORT5_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	786;"	d
RTL8370_INGRESSBW_PORT5_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	785;"	d
RTL8370_INGRESSBW_PORT6_FLOWCRTL_MASK	rtl8370_reg.h	908;"	d
RTL8370_INGRESSBW_PORT6_FLOWCRTL_OFFSET	rtl8370_reg.h	907;"	d
RTL8370_INGRESSBW_PORT6_IFG_MASK	rtl8370_reg.h	910;"	d
RTL8370_INGRESSBW_PORT6_IFG_OFFSET	rtl8370_reg.h	909;"	d
RTL8370_INGRESSBW_PORT6_RATE16_MASK	rtl8370_reg.h	928;"	d
RTL8370_INGRESSBW_PORT6_RATE16_OFFSET	rtl8370_reg.h	927;"	d
RTL8370_INGRESSBW_PORT6_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	926;"	d
RTL8370_INGRESSBW_PORT6_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	925;"	d
RTL8370_INGRESSBW_PORT7_FLOWCRTL_MASK	rtl8370_reg.h	1048;"	d
RTL8370_INGRESSBW_PORT7_FLOWCRTL_OFFSET	rtl8370_reg.h	1047;"	d
RTL8370_INGRESSBW_PORT7_IFG_MASK	rtl8370_reg.h	1050;"	d
RTL8370_INGRESSBW_PORT7_IFG_OFFSET	rtl8370_reg.h	1049;"	d
RTL8370_INGRESSBW_PORT7_RATE16_MASK	rtl8370_reg.h	1068;"	d
RTL8370_INGRESSBW_PORT7_RATE16_OFFSET	rtl8370_reg.h	1067;"	d
RTL8370_INGRESSBW_PORT7_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	1066;"	d
RTL8370_INGRESSBW_PORT7_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	1065;"	d
RTL8370_INGRESSBW_PORT8_FLOWCRTL_MASK	rtl8370_reg.h	1188;"	d
RTL8370_INGRESSBW_PORT8_FLOWCRTL_OFFSET	rtl8370_reg.h	1187;"	d
RTL8370_INGRESSBW_PORT8_IFG_MASK	rtl8370_reg.h	1190;"	d
RTL8370_INGRESSBW_PORT8_IFG_OFFSET	rtl8370_reg.h	1189;"	d
RTL8370_INGRESSBW_PORT8_RATE16_MASK	rtl8370_reg.h	1208;"	d
RTL8370_INGRESSBW_PORT8_RATE16_OFFSET	rtl8370_reg.h	1207;"	d
RTL8370_INGRESSBW_PORT8_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	1206;"	d
RTL8370_INGRESSBW_PORT8_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	1205;"	d
RTL8370_INGRESSBW_PORT9_FLOWCRTL_MASK	rtl8370_reg.h	1328;"	d
RTL8370_INGRESSBW_PORT9_FLOWCRTL_OFFSET	rtl8370_reg.h	1327;"	d
RTL8370_INGRESSBW_PORT9_IFG_MASK	rtl8370_reg.h	1330;"	d
RTL8370_INGRESSBW_PORT9_IFG_OFFSET	rtl8370_reg.h	1329;"	d
RTL8370_INGRESSBW_PORT9_RATE16_MASK	rtl8370_reg.h	1348;"	d
RTL8370_INGRESSBW_PORT9_RATE16_OFFSET	rtl8370_reg.h	1347;"	d
RTL8370_INGRESSBW_PORT9_RATE_CRTL1_DUMMY_MASK	rtl8370_reg.h	1346;"	d
RTL8370_INGRESSBW_PORT9_RATE_CRTL1_DUMMY_OFFSET	rtl8370_reg.h	1345;"	d
RTL8370_INGRESSBW_PORT_FLOWCRTL_ENABLE_MASK	rtl8370_base.h	16;"	d
RTL8370_INGRESSBW_PORT_FLOWCRTL_ENABLE_OFFSET	rtl8370_base.h	15;"	d
RTL8370_INGRESSBW_PORT_IFG_MASK	rtl8370_base.h	18;"	d
RTL8370_INGRESSBW_PORT_IFG_OFFSET	rtl8370_base.h	17;"	d
RTL8370_INGRESSBW_PORT_RATE_LSB_BASE	rtl8370_base.h	24;"	d
RTL8370_INGRESSBW_PORT_RATE_LSB_REG	rtl8370_base.h	25;"	d
RTL8370_INGRESSBW_PORT_RATE_MSB_BASE	rtl8370_base.h	27;"	d
RTL8370_INGRESSBW_PORT_RATE_MSB_REG	rtl8370_base.h	28;"	d
RTL8370_INGRESS_DROP_ALL_THREHSOLD_MAX	rtl8370_asicdrv_fc.h	7;"	d
RTL8370_INQ_OVER_MASK	rtl8370_reg.h	15198;"	d
RTL8370_INQ_OVER_OFFSET	rtl8370_reg.h	15197;"	d
RTL8370_INTERNAL_PHY_MDC_DRIVER_DUMMY_0_MASK	rtl8370_reg.h	16022;"	d
RTL8370_INTERNAL_PHY_MDC_DRIVER_DUMMY_0_OFFSET	rtl8370_reg.h	16021;"	d
RTL8370_INTPHY_AD_MASK	rtl8370_reg.h	15824;"	d
RTL8370_INTPHY_AD_OFFSET	rtl8370_reg.h	15823;"	d
RTL8370_INTPRI0_DSCP_MASK	rtl8370_reg.h	15022;"	d
RTL8370_INTPRI0_DSCP_OFFSET	rtl8370_reg.h	15021;"	d
RTL8370_INTPRI0_PRI_MASK	rtl8370_reg.h	15050;"	d
RTL8370_INTPRI0_PRI_OFFSET	rtl8370_reg.h	15049;"	d
RTL8370_INTPRI1_DSCP_MASK	rtl8370_reg.h	15020;"	d
RTL8370_INTPRI1_DSCP_OFFSET	rtl8370_reg.h	15019;"	d
RTL8370_INTPRI1_PRI_MASK	rtl8370_reg.h	15048;"	d
RTL8370_INTPRI1_PRI_OFFSET	rtl8370_reg.h	15047;"	d
RTL8370_INTPRI2_DSCP_MASK	rtl8370_reg.h	15028;"	d
RTL8370_INTPRI2_DSCP_OFFSET	rtl8370_reg.h	15027;"	d
RTL8370_INTPRI2_PRI_MASK	rtl8370_reg.h	15046;"	d
RTL8370_INTPRI2_PRI_OFFSET	rtl8370_reg.h	15045;"	d
RTL8370_INTPRI3_DSCP_MASK	rtl8370_reg.h	15026;"	d
RTL8370_INTPRI3_DSCP_OFFSET	rtl8370_reg.h	15025;"	d
RTL8370_INTPRI3_PRI_MASK	rtl8370_reg.h	15044;"	d
RTL8370_INTPRI3_PRI_OFFSET	rtl8370_reg.h	15043;"	d
RTL8370_INTPRI4_DSCP_MASK	rtl8370_reg.h	15034;"	d
RTL8370_INTPRI4_DSCP_OFFSET	rtl8370_reg.h	15033;"	d
RTL8370_INTPRI4_PRI_MASK	rtl8370_reg.h	15060;"	d
RTL8370_INTPRI4_PRI_OFFSET	rtl8370_reg.h	15059;"	d
RTL8370_INTPRI5_DSCP_MASK	rtl8370_reg.h	15032;"	d
RTL8370_INTPRI5_DSCP_OFFSET	rtl8370_reg.h	15031;"	d
RTL8370_INTPRI5_PRI_MASK	rtl8370_reg.h	15058;"	d
RTL8370_INTPRI5_PRI_OFFSET	rtl8370_reg.h	15057;"	d
RTL8370_INTPRI6_DSCP_MASK	rtl8370_reg.h	15040;"	d
RTL8370_INTPRI6_DSCP_OFFSET	rtl8370_reg.h	15039;"	d
RTL8370_INTPRI6_PRI_MASK	rtl8370_reg.h	15056;"	d
RTL8370_INTPRI6_PRI_OFFSET	rtl8370_reg.h	15055;"	d
RTL8370_INTPRI7_DSCP_MASK	rtl8370_reg.h	15038;"	d
RTL8370_INTPRI7_DSCP_OFFSET	rtl8370_reg.h	15037;"	d
RTL8370_INTPRI7_PRI_MASK	rtl8370_reg.h	15054;"	d
RTL8370_INTPRI7_PRI_OFFSET	rtl8370_reg.h	15053;"	d
RTL8370_INTR_CTRL_REG	rtl8370_base.h	391;"	d
RTL8370_INTR_IMRS	rtl8370_asicdrv_interrupt.h	/^enum RTL8370_INTR_IMRS$/;"	g
RTL8370_INTR_IMR_DUMMY_0_MASK	rtl8370_reg.h	14332;"	d
RTL8370_INTR_IMR_DUMMY_0_OFFSET	rtl8370_reg.h	14331;"	d
RTL8370_INTR_IMR_GREEN_TIMER_MASK	rtl8370_reg.h	14338;"	d
RTL8370_INTR_IMR_GREEN_TIMER_OFFSET	rtl8370_reg.h	14337;"	d
RTL8370_INTR_IMR_INTERRUPT_8051_MASK	rtl8370_reg.h	14334;"	d
RTL8370_INTR_IMR_INTERRUPT_8051_OFFSET	rtl8370_reg.h	14333;"	d
RTL8370_INTR_IMR_LEARN_OVER_MASK	rtl8370_reg.h	14344;"	d
RTL8370_INTR_IMR_LEARN_OVER_OFFSET	rtl8370_reg.h	14343;"	d
RTL8370_INTR_IMR_LINK_CHANGE_MASK	rtl8370_reg.h	14348;"	d
RTL8370_INTR_IMR_LINK_CHANGE_OFFSET	rtl8370_reg.h	14347;"	d
RTL8370_INTR_IMR_LOOP_DETECTION_MASK	rtl8370_reg.h	14336;"	d
RTL8370_INTR_IMR_LOOP_DETECTION_OFFSET	rtl8370_reg.h	14335;"	d
RTL8370_INTR_IMR_METER_EXCEEDED_MASK	rtl8370_reg.h	14346;"	d
RTL8370_INTR_IMR_METER_EXCEEDED_OFFSET	rtl8370_reg.h	14345;"	d
RTL8370_INTR_IMR_REG	rtl8370_base.h	393;"	d
RTL8370_INTR_IMR_SPECIAL_CONGEST_MASK	rtl8370_reg.h	14340;"	d
RTL8370_INTR_IMR_SPECIAL_CONGEST_OFFSET	rtl8370_reg.h	14339;"	d
RTL8370_INTR_IMR_SPEED_CHANGE_MASK	rtl8370_reg.h	14342;"	d
RTL8370_INTR_IMR_SPEED_CHANGE_OFFSET	rtl8370_reg.h	14341;"	d
RTL8370_INTR_IMS_GREEN_TIMER_MASK	rtl8370_reg.h	14356;"	d
RTL8370_INTR_IMS_GREEN_TIMER_OFFSET	rtl8370_reg.h	14355;"	d
RTL8370_INTR_IMS_INTERRUPT_8051_MASK	rtl8370_reg.h	14352;"	d
RTL8370_INTR_IMS_INTERRUPT_8051_OFFSET	rtl8370_reg.h	14351;"	d
RTL8370_INTR_IMS_LEARN_OVER_MASK	rtl8370_reg.h	14362;"	d
RTL8370_INTR_IMS_LEARN_OVER_OFFSET	rtl8370_reg.h	14361;"	d
RTL8370_INTR_IMS_LINK_CHANGE_MASK	rtl8370_reg.h	14366;"	d
RTL8370_INTR_IMS_LINK_CHANGE_OFFSET	rtl8370_reg.h	14365;"	d
RTL8370_INTR_IMS_LOOP_DETECTION_MASK	rtl8370_reg.h	14354;"	d
RTL8370_INTR_IMS_LOOP_DETECTION_OFFSET	rtl8370_reg.h	14353;"	d
RTL8370_INTR_IMS_METER_EXCEEDED_MASK	rtl8370_reg.h	14364;"	d
RTL8370_INTR_IMS_METER_EXCEEDED_OFFSET	rtl8370_reg.h	14363;"	d
RTL8370_INTR_IMS_REG	rtl8370_base.h	395;"	d
RTL8370_INTR_IMS_SPECIAL_CONGEST_MASK	rtl8370_reg.h	14358;"	d
RTL8370_INTR_IMS_SPECIAL_CONGEST_OFFSET	rtl8370_reg.h	14357;"	d
RTL8370_INTR_IMS_SPEED_CHANGE_MASK	rtl8370_reg.h	14360;"	d
RTL8370_INTR_IMS_SPEED_CHANGE_OFFSET	rtl8370_reg.h	14359;"	d
RTL8370_INTR_INDICATOR	rtl8370_asicdrv_interrupt.h	/^enum RTL8370_INTR_INDICATOR$/;"	g
RTL8370_INTR_INDICATOR_BASED	rtl8370_base.h	397;"	d
RTL8370_INTR_POLARITY_8051_MASK	rtl8370_reg.h	14326;"	d
RTL8370_INTR_POLARITY_8051_OFFSET	rtl8370_reg.h	14325;"	d
RTL8370_INTR_POLARITY_MASK	rtl8370_reg.h	14328;"	d
RTL8370_INTR_POLARITY_OFFSET	rtl8370_reg.h	14327;"	d
RTL8370_IOL_16DROP_MASK	rtl8370_reg.h	15080;"	d
RTL8370_IOL_16DROP_OFFSET	rtl8370_reg.h	15079;"	d
RTL8370_IOL_BACKOFF_MASK	rtl8370_reg.h	14994;"	d
RTL8370_IOL_BACKOFF_OFFSET	rtl8370_reg.h	14993;"	d
RTL8370_IPG_COMPENSATION_MASK	rtl8370_reg.h	15000;"	d
RTL8370_IPG_COMPENSATION_OFFSET	rtl8370_reg.h	14999;"	d
RTL8370_IPMCAST_LOOKUP_MASK	rtl8370_reg.h	9326;"	d
RTL8370_IPMCAST_LOOKUP_OFFSET	rtl8370_reg.h	9325;"	d
RTL8370_IPMCAST_PORTISO_LEAKY_REG	rtl8370_base.h	246;"	d
RTL8370_IPMCAST_VLAN_LEAKY_REG	rtl8370_base.h	244;"	d
RTL8370_IRAM_EMA_MASK	rtl8370_reg.h	16042;"	d
RTL8370_IRAM_EMA_OFFSET	rtl8370_reg.h	16041;"	d
RTL8370_IROM_EMA_MASK	rtl8370_reg.h	16044;"	d
RTL8370_IROM_EMA_OFFSET	rtl8370_reg.h	16043;"	d
RTL8370_IROM_MSB_MASK	rtl8370_reg.h	16074;"	d
RTL8370_IROM_MSB_OFFSET	rtl8370_reg.h	16073;"	d
RTL8370_ITFSP_REG_MASK	rtl8370_reg.h	15116;"	d
RTL8370_ITFSP_REG_OFFSET	rtl8370_reg.h	15115;"	d
RTL8370_L2_LRN_CNT_CTRL0_MASK	rtl8370_reg.h	9704;"	d
RTL8370_L2_LRN_CNT_CTRL0_OFFSET	rtl8370_reg.h	9703;"	d
RTL8370_L2_LRN_CNT_CTRL10_MASK	rtl8370_reg.h	9744;"	d
RTL8370_L2_LRN_CNT_CTRL10_OFFSET	rtl8370_reg.h	9743;"	d
RTL8370_L2_LRN_CNT_CTRL11_MASK	rtl8370_reg.h	9748;"	d
RTL8370_L2_LRN_CNT_CTRL11_OFFSET	rtl8370_reg.h	9747;"	d
RTL8370_L2_LRN_CNT_CTRL12_MASK	rtl8370_reg.h	9752;"	d
RTL8370_L2_LRN_CNT_CTRL12_OFFSET	rtl8370_reg.h	9751;"	d
RTL8370_L2_LRN_CNT_CTRL13_MASK	rtl8370_reg.h	9756;"	d
RTL8370_L2_LRN_CNT_CTRL13_OFFSET	rtl8370_reg.h	9755;"	d
RTL8370_L2_LRN_CNT_CTRL14_MASK	rtl8370_reg.h	9760;"	d
RTL8370_L2_LRN_CNT_CTRL14_OFFSET	rtl8370_reg.h	9759;"	d
RTL8370_L2_LRN_CNT_CTRL15_MASK	rtl8370_reg.h	9764;"	d
RTL8370_L2_LRN_CNT_CTRL15_OFFSET	rtl8370_reg.h	9763;"	d
RTL8370_L2_LRN_CNT_CTRL1_MASK	rtl8370_reg.h	9708;"	d
RTL8370_L2_LRN_CNT_CTRL1_OFFSET	rtl8370_reg.h	9707;"	d
RTL8370_L2_LRN_CNT_CTRL2_MASK	rtl8370_reg.h	9712;"	d
RTL8370_L2_LRN_CNT_CTRL2_OFFSET	rtl8370_reg.h	9711;"	d
RTL8370_L2_LRN_CNT_CTRL3_MASK	rtl8370_reg.h	9716;"	d
RTL8370_L2_LRN_CNT_CTRL3_OFFSET	rtl8370_reg.h	9715;"	d
RTL8370_L2_LRN_CNT_CTRL4_MASK	rtl8370_reg.h	9720;"	d
RTL8370_L2_LRN_CNT_CTRL4_OFFSET	rtl8370_reg.h	9719;"	d
RTL8370_L2_LRN_CNT_CTRL5_MASK	rtl8370_reg.h	9724;"	d
RTL8370_L2_LRN_CNT_CTRL5_OFFSET	rtl8370_reg.h	9723;"	d
RTL8370_L2_LRN_CNT_CTRL6_MASK	rtl8370_reg.h	9728;"	d
RTL8370_L2_LRN_CNT_CTRL6_OFFSET	rtl8370_reg.h	9727;"	d
RTL8370_L2_LRN_CNT_CTRL7_MASK	rtl8370_reg.h	9732;"	d
RTL8370_L2_LRN_CNT_CTRL7_OFFSET	rtl8370_reg.h	9731;"	d
RTL8370_L2_LRN_CNT_CTRL8_MASK	rtl8370_reg.h	9736;"	d
RTL8370_L2_LRN_CNT_CTRL8_OFFSET	rtl8370_reg.h	9735;"	d
RTL8370_L2_LRN_CNT_CTRL9_MASK	rtl8370_reg.h	9740;"	d
RTL8370_L2_LRN_CNT_CTRL9_OFFSET	rtl8370_reg.h	9739;"	d
RTL8370_LEAKY_BUCKET_TICK_MASK	rtl8370_base.h	523;"	d
RTL8370_LEAKY_BUCKET_TICK_OFFSET	rtl8370_base.h	522;"	d
RTL8370_LEAKY_BUCKET_TICK_REG	rtl8370_base.h	521;"	d
RTL8370_LEAKY_BUCKET_TOKEN_MASK	rtl8370_base.h	527;"	d
RTL8370_LEAKY_BUCKET_TOKEN_OFFSET	rtl8370_base.h	526;"	d
RTL8370_LEAKY_BUCKET_TOKEN_REG	rtl8370_base.h	525;"	d
RTL8370_LEARN_OVER_INDICATOR_REG	rtl8370_base.h	398;"	d
RTL8370_LED0_CFG_MASK	rtl8370_reg.h	18303;"	d
RTL8370_LED0_CFG_OFFSET	rtl8370_reg.h	18302;"	d
RTL8370_LED0_PARA_P07_00_MASK	rtl8370_reg.h	18613;"	d
RTL8370_LED0_PARA_P07_00_OFFSET	rtl8370_reg.h	18612;"	d
RTL8370_LED1_CFG_MASK	rtl8370_reg.h	18301;"	d
RTL8370_LED1_CFG_OFFSET	rtl8370_reg.h	18300;"	d
RTL8370_LED1_PARA_P07_00_MASK	rtl8370_reg.h	18611;"	d
RTL8370_LED1_PARA_P07_00_OFFSET	rtl8370_reg.h	18610;"	d
RTL8370_LED2_CFG_MASK	rtl8370_reg.h	18299;"	d
RTL8370_LED2_CFG_OFFSET	rtl8370_reg.h	18298;"	d
RTL8370_LED2_PARA_P07_00_MASK	rtl8370_reg.h	18619;"	d
RTL8370_LED2_PARA_P07_00_OFFSET	rtl8370_reg.h	18618;"	d
RTL8370_LEDBLINKRATE	rtl8370_asicdrv_led.h	/^enum RTL8370_LEDBLINKRATE{$/;"	g
RTL8370_LEDCONF	rtl8370_asicdrv_led.h	/^enum RTL8370_LEDCONF{$/;"	g
RTL8370_LEDFORCEMODE	rtl8370_asicdrv_led.h	/^enum RTL8370_LEDFORCEMODE{$/;"	g
RTL8370_LEDFORCERATE	rtl8370_asicdrv_led.h	/^enum RTL8370_LEDFORCERATE{$/;"	g
RTL8370_LEDGROUPMASK	rtl8370_asicdrv_led.h	7;"	d
RTL8370_LEDGROUPMAX	rtl8370_asicdrv_led.h	6;"	d
RTL8370_LEDOP	rtl8370_asicdrv_led.h	/^enum RTL8370_LEDOP{$/;"	g
RTL8370_LEDPORTMAX	rtl8370_asicdrv_led.h	10;"	d
RTL8370_LEDSER	rtl8370_asicdrv_led.h	/^enum RTL8370_LEDSER{$/;"	g
RTL8370_LEDSERACT	rtl8370_asicdrv_led.h	/^enum RTL8370_LEDSERACT{$/;"	g
RTL8370_LED_ACTIVE_LOW_CFG0_DUMMY_0_MASK	rtl8370_reg.h	18467;"	d
RTL8370_LED_ACTIVE_LOW_CFG0_DUMMY_0_OFFSET	rtl8370_reg.h	18466;"	d
RTL8370_LED_ACTIVE_LOW_CFG0_DUMMY_1_MASK	rtl8370_reg.h	18471;"	d
RTL8370_LED_ACTIVE_LOW_CFG0_DUMMY_1_OFFSET	rtl8370_reg.h	18470;"	d
RTL8370_LED_ACTIVE_LOW_CFG0_DUMMY_2_MASK	rtl8370_reg.h	18475;"	d
RTL8370_LED_ACTIVE_LOW_CFG0_DUMMY_2_OFFSET	rtl8370_reg.h	18474;"	d
RTL8370_LED_ACTIVE_LOW_CFG0_DUMMY_3_MASK	rtl8370_reg.h	18479;"	d
RTL8370_LED_ACTIVE_LOW_CFG0_DUMMY_3_OFFSET	rtl8370_reg.h	18478;"	d
RTL8370_LED_ACTIVE_LOW_CFG1_DUMMY_0_MASK	rtl8370_reg.h	18485;"	d
RTL8370_LED_ACTIVE_LOW_CFG1_DUMMY_0_OFFSET	rtl8370_reg.h	18484;"	d
RTL8370_LED_ACTIVE_LOW_CFG1_DUMMY_1_MASK	rtl8370_reg.h	18489;"	d
RTL8370_LED_ACTIVE_LOW_CFG1_DUMMY_1_OFFSET	rtl8370_reg.h	18488;"	d
RTL8370_LED_ACTIVE_LOW_CFG1_DUMMY_2_MASK	rtl8370_reg.h	18493;"	d
RTL8370_LED_ACTIVE_LOW_CFG1_DUMMY_2_OFFSET	rtl8370_reg.h	18492;"	d
RTL8370_LED_ACTIVE_LOW_CFG1_DUMMY_3_MASK	rtl8370_reg.h	18497;"	d
RTL8370_LED_ACTIVE_LOW_CFG1_DUMMY_3_OFFSET	rtl8370_reg.h	18496;"	d
RTL8370_LED_BUZZ_DUTY_MASK	rtl8370_reg.h	18273;"	d
RTL8370_LED_BUZZ_DUTY_OFFSET	rtl8370_reg.h	18272;"	d
RTL8370_LED_COLOR_MASK	rtl8370_reg.h	18523;"	d
RTL8370_LED_COLOR_OFFSET	rtl8370_reg.h	18522;"	d
RTL8370_LED_CONFIGURATION_DUMMY_0_MASK	rtl8370_reg.h	18293;"	d
RTL8370_LED_CONFIGURATION_DUMMY_0_OFFSET	rtl8370_reg.h	18292;"	d
RTL8370_LED_CONFIG_SEL_MASK	rtl8370_reg.h	18295;"	d
RTL8370_LED_CONFIG_SEL_OFFSET	rtl8370_reg.h	18294;"	d
RTL8370_LED_EEE_CAP_10_MASK	rtl8370_reg.h	18251;"	d
RTL8370_LED_EEE_CAP_10_OFFSET	rtl8370_reg.h	18250;"	d
RTL8370_LED_EEE_LPI_10_MASK	rtl8370_reg.h	18249;"	d
RTL8370_LED_EEE_LPI_10_OFFSET	rtl8370_reg.h	18248;"	d
RTL8370_LED_EEE_LPI_EN_MASK	rtl8370_reg.h	18247;"	d
RTL8370_LED_EEE_LPI_EN_OFFSET	rtl8370_reg.h	18246;"	d
RTL8370_LED_EEE_LPI_MODE_MASK	rtl8370_reg.h	18245;"	d
RTL8370_LED_EEE_LPI_MODE_OFFSET	rtl8370_reg.h	18244;"	d
RTL8370_LED_FORCE_CTRL	rtl8370_asicdrv_led.h	9;"	d
RTL8370_LED_FORCE_MODE_BASE	rtl8370_asicdrv_led.h	8;"	d
RTL8370_LED_FORCE_MODE_MASK	rtl8370_reg.h	18353;"	d
RTL8370_LED_FORCE_MODE_OFFSET	rtl8370_reg.h	18352;"	d
RTL8370_LED_IO_DISABLE_MASK	rtl8370_reg.h	18263;"	d
RTL8370_LED_IO_DISABLE_OFFSET	rtl8370_reg.h	18262;"	d
RTL8370_LED_LOOP_DET_BUZZER_EN_MASK	rtl8370_reg.h	18629;"	d
RTL8370_LED_LOOP_DET_BUZZER_EN_OFFSET	rtl8370_reg.h	18628;"	d
RTL8370_LED_LPI_SEL_MASK	rtl8370_reg.h	18253;"	d
RTL8370_LED_LPI_SEL_OFFSET	rtl8370_reg.h	18252;"	d
RTL8370_LED_POWERON_0_MASK	rtl8370_reg.h	18261;"	d
RTL8370_LED_POWERON_0_OFFSET	rtl8370_reg.h	18260;"	d
RTL8370_LED_POWERON_1_MASK	rtl8370_reg.h	18259;"	d
RTL8370_LED_POWERON_1_OFFSET	rtl8370_reg.h	18258;"	d
RTL8370_LED_POWERON_2_MASK	rtl8370_reg.h	18257;"	d
RTL8370_LED_POWERON_2_OFFSET	rtl8370_reg.h	18256;"	d
RTL8370_LED_SCAN0_BI_PORT_EN_MASK	rtl8370_reg.h	18623;"	d
RTL8370_LED_SCAN0_BI_PORT_EN_OFFSET	rtl8370_reg.h	18622;"	d
RTL8370_LED_SCAN0_BI_STA_EN_MASK	rtl8370_reg.h	18625;"	d
RTL8370_LED_SCAN0_BI_STA_EN_OFFSET	rtl8370_reg.h	18624;"	d
RTL8370_LED_SCAN1_BI_PORT_EN_MASK	rtl8370_reg.h	18637;"	d
RTL8370_LED_SCAN1_BI_PORT_EN_OFFSET	rtl8370_reg.h	18636;"	d
RTL8370_LED_SCAN1_BI_STA_EN_MASK	rtl8370_reg.h	18639;"	d
RTL8370_LED_SCAN1_BI_STA_EN_OFFSET	rtl8370_reg.h	18638;"	d
RTL8370_LED_SCAN1_SI_PORT_EN_MASK	rtl8370_reg.h	18643;"	d
RTL8370_LED_SCAN1_SI_PORT_EN_OFFSET	rtl8370_reg.h	18642;"	d
RTL8370_LED_SCAN1_SI_STA_EN_MASK	rtl8370_reg.h	18645;"	d
RTL8370_LED_SCAN1_SI_STA_EN_OFFSET	rtl8370_reg.h	18644;"	d
RTL8370_LED_SELECT_MASK	rtl8370_reg.h	18267;"	d
RTL8370_LED_SELECT_OFFSET	rtl8370_reg.h	18266;"	d
RTL8370_LED_SERI_CLK_EN_MASK	rtl8370_reg.h	18633;"	d
RTL8370_LED_SERI_CLK_EN_OFFSET	rtl8370_reg.h	18632;"	d
RTL8370_LED_SERI_DATA_EN_MASK	rtl8370_reg.h	18631;"	d
RTL8370_LED_SERI_DATA_EN_OFFSET	rtl8370_reg.h	18630;"	d
RTL8370_LED_SYS_CONFIG_DUMMY_0_MASK	rtl8370_reg.h	18243;"	d
RTL8370_LED_SYS_CONFIG_DUMMY_0_OFFSET	rtl8370_reg.h	18242;"	d
RTL8370_LIMIT_IPG_CFG_MASK	rtl8370_reg.h	14960;"	d
RTL8370_LIMIT_IPG_CFG_OFFSET	rtl8370_reg.h	14959;"	d
RTL8370_LINKDOWN_AGEOUT_MASK	rtl8370_reg.h	9324;"	d
RTL8370_LINKDOWN_AGEOUT_OFFSET	rtl8370_reg.h	9323;"	d
RTL8370_LINKDOWN_TIME_CTRL_DUMMY_0_MASK	rtl8370_reg.h	16028;"	d
RTL8370_LINKDOWN_TIME_CTRL_DUMMY_0_OFFSET	rtl8370_reg.h	16027;"	d
RTL8370_LINKDOWN_TIME_ENABLE_MASK	rtl8370_reg.h	16030;"	d
RTL8370_LINKDOWN_TIME_ENABLE_OFFSET	rtl8370_reg.h	16029;"	d
RTL8370_LINKDOWN_TIME_MASK	rtl8370_reg.h	16032;"	d
RTL8370_LINKDOWN_TIME_OFFSET	rtl8370_reg.h	16031;"	d
RTL8370_LINK_DOWN_CLR_FIFO_MASK	rtl8370_reg.h	15738;"	d
RTL8370_LINK_DOWN_CLR_FIFO_OFFSET	rtl8370_reg.h	15737;"	d
RTL8370_LONGTXE_MASK	rtl8370_reg.h	14984;"	d
RTL8370_LONGTXE_OFFSET	rtl8370_reg.h	14983;"	d
RTL8370_LOOPBACK_MASK	rtl8370_reg.h	15740;"	d
RTL8370_LOOPBACK_OFFSET	rtl8370_reg.h	15739;"	d
RTL8370_LOOP_DETECT_MODE_MASK	rtl8370_reg.h	18277;"	d
RTL8370_LOOP_DETECT_MODE_OFFSET	rtl8370_reg.h	18276;"	d
RTL8370_LOOP_DETECT_RATE_MASK	rtl8370_reg.h	18283;"	d
RTL8370_LOOP_DETECT_RATE_OFFSET	rtl8370_reg.h	18282;"	d
RTL8370_LOW_QUEUE_TH_MASK	rtl8370_reg.h	2494;"	d
RTL8370_LOW_QUEUE_TH_OFFSET	rtl8370_reg.h	2493;"	d
RTL8370_LPI_LED0_MASK	rtl8370_reg.h	18671;"	d
RTL8370_LPI_LED0_OFFSET	rtl8370_reg.h	18670;"	d
RTL8370_LPI_LED0_WEAK_MASK	rtl8370_reg.h	18665;"	d
RTL8370_LPI_LED0_WEAK_OFFSET	rtl8370_reg.h	18664;"	d
RTL8370_LPI_LED1_MASK	rtl8370_reg.h	18669;"	d
RTL8370_LPI_LED1_OFFSET	rtl8370_reg.h	18668;"	d
RTL8370_LPI_LED1_WEAK_MASK	rtl8370_reg.h	18663;"	d
RTL8370_LPI_LED1_WEAK_OFFSET	rtl8370_reg.h	18662;"	d
RTL8370_LPI_LED2_MASK	rtl8370_reg.h	18667;"	d
RTL8370_LPI_LED2_OFFSET	rtl8370_reg.h	18666;"	d
RTL8370_LPI_LED2_WEAK_MASK	rtl8370_reg.h	18661;"	d
RTL8370_LPI_LED2_WEAK_OFFSET	rtl8370_reg.h	18660;"	d
RTL8370_LPI_LED_OPT2_DUMMY_0_MASK	rtl8370_reg.h	18659;"	d
RTL8370_LPI_LED_OPT2_DUMMY_0_OFFSET	rtl8370_reg.h	18658;"	d
RTL8370_LPI_TAG1_MASK	rtl8370_reg.h	18655;"	d
RTL8370_LPI_TAG1_OFFSET	rtl8370_reg.h	18654;"	d
RTL8370_LPI_TAG2_MASK	rtl8370_reg.h	18653;"	d
RTL8370_LPI_TAG2_OFFSET	rtl8370_reg.h	18652;"	d
RTL8370_LPI_TAG3_MASK	rtl8370_reg.h	18651;"	d
RTL8370_LPI_TAG3_OFFSET	rtl8370_reg.h	18650;"	d
RTL8370_LPI_TAG4_MASK	rtl8370_reg.h	18649;"	d
RTL8370_LPI_TAG4_OFFSET	rtl8370_reg.h	18648;"	d
RTL8370_LPI_TAG5_MASK	rtl8370_reg.h	18679;"	d
RTL8370_LPI_TAG5_OFFSET	rtl8370_reg.h	18678;"	d
RTL8370_LPI_TAG6_MASK	rtl8370_reg.h	18677;"	d
RTL8370_LPI_TAG6_OFFSET	rtl8370_reg.h	18676;"	d
RTL8370_LPI_TAG7_MASK	rtl8370_reg.h	18675;"	d
RTL8370_LPI_TAG7_OFFSET	rtl8370_reg.h	18674;"	d
RTL8370_LPI_TAG8_MASK	rtl8370_reg.h	18673;"	d
RTL8370_LPI_TAG8_OFFSET	rtl8370_reg.h	18672;"	d
RTL8370_LRNOVERACT	rtl8370_asicdrv_lut.h	/^enum RTL8370_LRNOVERACT{$/;"	g
RTL8370_LUTREADMETHOD	rtl8370_asicdrv_lut.h	/^enum RTL8370_LUTREADMETHOD{$/;"	g
RTL8370_LUT_ADDRMAX	rtl8370_asicdrv_lut.h	9;"	d
RTL8370_LUT_AGEOUT_CRTL_REG	rtl8370_base.h	303;"	d
RTL8370_LUT_AGESPEEDMAX	rtl8370_asicdrv_lut.h	7;"	d
RTL8370_LUT_AGETIMERMAX	rtl8370_asicdrv_lut.h	6;"	d
RTL8370_LUT_CFG_REG	rtl8370_base.h	301;"	d
RTL8370_LUT_LEARNLIMITMAX	rtl8370_asicdrv_lut.h	8;"	d
RTL8370_LUT_LEARN_OVER_ACT_MASK	rtl8370_reg.h	8184;"	d
RTL8370_LUT_LEARN_OVER_ACT_OFFSET	rtl8370_reg.h	8183;"	d
RTL8370_LUT_PORT0_LEARN_LIMITNO_MASK	rtl8370_reg.h	9254;"	d
RTL8370_LUT_PORT0_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9253;"	d
RTL8370_LUT_PORT10_LEARN_LIMITNO_MASK	rtl8370_reg.h	9294;"	d
RTL8370_LUT_PORT10_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9293;"	d
RTL8370_LUT_PORT11_LEARN_LIMITNO_MASK	rtl8370_reg.h	9298;"	d
RTL8370_LUT_PORT11_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9297;"	d
RTL8370_LUT_PORT12_LEARN_LIMITNO_MASK	rtl8370_reg.h	9302;"	d
RTL8370_LUT_PORT12_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9301;"	d
RTL8370_LUT_PORT13_LEARN_LIMITNO_MASK	rtl8370_reg.h	9306;"	d
RTL8370_LUT_PORT13_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9305;"	d
RTL8370_LUT_PORT14_LEARN_LIMITNO_MASK	rtl8370_reg.h	9310;"	d
RTL8370_LUT_PORT14_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9309;"	d
RTL8370_LUT_PORT15_LEARN_LIMITNO_MASK	rtl8370_reg.h	9314;"	d
RTL8370_LUT_PORT15_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9313;"	d
RTL8370_LUT_PORT1_LEARN_LIMITNO_MASK	rtl8370_reg.h	9258;"	d
RTL8370_LUT_PORT1_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9257;"	d
RTL8370_LUT_PORT2_LEARN_LIMITNO_MASK	rtl8370_reg.h	9262;"	d
RTL8370_LUT_PORT2_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9261;"	d
RTL8370_LUT_PORT3_LEARN_LIMITNO_MASK	rtl8370_reg.h	9266;"	d
RTL8370_LUT_PORT3_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9265;"	d
RTL8370_LUT_PORT4_LEARN_LIMITNO_MASK	rtl8370_reg.h	9270;"	d
RTL8370_LUT_PORT4_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9269;"	d
RTL8370_LUT_PORT5_LEARN_LIMITNO_MASK	rtl8370_reg.h	9274;"	d
RTL8370_LUT_PORT5_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9273;"	d
RTL8370_LUT_PORT6_LEARN_LIMITNO_MASK	rtl8370_reg.h	9278;"	d
RTL8370_LUT_PORT6_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9277;"	d
RTL8370_LUT_PORT7_LEARN_LIMITNO_MASK	rtl8370_reg.h	9282;"	d
RTL8370_LUT_PORT7_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9281;"	d
RTL8370_LUT_PORT8_LEARN_LIMITNO_MASK	rtl8370_reg.h	9286;"	d
RTL8370_LUT_PORT8_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9285;"	d
RTL8370_LUT_PORT9_LEARN_LIMITNO_MASK	rtl8370_reg.h	9290;"	d
RTL8370_LUT_PORT9_LEARN_LIMITNO_OFFSET	rtl8370_reg.h	9289;"	d
RTL8370_LUT_PORT_LEARN_LIMITNO_BASE	rtl8370_base.h	296;"	d
RTL8370_LUT_PORT_LEARN_LIMITNO_MASK	rtl8370_base.h	299;"	d
RTL8370_LUT_PORT_LEARN_LIMITNO_OFFSET	rtl8370_base.h	298;"	d
RTL8370_LUT_PORT_LEARN_LIMITNO_REG	rtl8370_base.h	297;"	d
RTL8370_LUT_TABLE_SIZE	rtl8370_asicdrv_lut.h	10;"	d
RTL8370_MAC0_FORCE_ABLTY_MASK	rtl8370_reg.h	15850;"	d
RTL8370_MAC0_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15849;"	d
RTL8370_MAC0_FORCE_SELECT_DUMMY_0_MASK	rtl8370_reg.h	15844;"	d
RTL8370_MAC0_FORCE_SELECT_DUMMY_0_OFFSET	rtl8370_reg.h	15843;"	d
RTL8370_MAC0_FORCE_SELECT_DUMMY_1_MASK	rtl8370_reg.h	15848;"	d
RTL8370_MAC0_FORCE_SELECT_DUMMY_1_OFFSET	rtl8370_reg.h	15847;"	d
RTL8370_MAC1_FORCE_ABLTY_MASK	rtl8370_reg.h	15860;"	d
RTL8370_MAC1_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15859;"	d
RTL8370_MAC1_FORCE_SELECT_DUMMY_0_MASK	rtl8370_reg.h	15854;"	d
RTL8370_MAC1_FORCE_SELECT_DUMMY_0_OFFSET	rtl8370_reg.h	15853;"	d
RTL8370_MAC1_FORCE_SELECT_DUMMY_1_MASK	rtl8370_reg.h	15858;"	d
RTL8370_MAC1_FORCE_SELECT_DUMMY_1_OFFSET	rtl8370_reg.h	15857;"	d
RTL8370_MAC2_FORCE_ABLTY_MASK	rtl8370_reg.h	15870;"	d
RTL8370_MAC2_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15869;"	d
RTL8370_MAC2_FORCE_SELECT_DUMMY_0_MASK	rtl8370_reg.h	15864;"	d
RTL8370_MAC2_FORCE_SELECT_DUMMY_0_OFFSET	rtl8370_reg.h	15863;"	d
RTL8370_MAC2_FORCE_SELECT_DUMMY_1_MASK	rtl8370_reg.h	15868;"	d
RTL8370_MAC2_FORCE_SELECT_DUMMY_1_OFFSET	rtl8370_reg.h	15867;"	d
RTL8370_MAC3_FORCE_ABLTY_MASK	rtl8370_reg.h	15880;"	d
RTL8370_MAC3_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15879;"	d
RTL8370_MAC3_FORCE_SELECT_DUMMY_0_MASK	rtl8370_reg.h	15874;"	d
RTL8370_MAC3_FORCE_SELECT_DUMMY_0_OFFSET	rtl8370_reg.h	15873;"	d
RTL8370_MAC3_FORCE_SELECT_DUMMY_1_MASK	rtl8370_reg.h	15878;"	d
RTL8370_MAC3_FORCE_SELECT_DUMMY_1_OFFSET	rtl8370_reg.h	15877;"	d
RTL8370_MAC4_FORCE_ABLTY_MASK	rtl8370_reg.h	15890;"	d
RTL8370_MAC4_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15889;"	d
RTL8370_MAC4_FORCE_SELECT_DUMMY_0_MASK	rtl8370_reg.h	15884;"	d
RTL8370_MAC4_FORCE_SELECT_DUMMY_0_OFFSET	rtl8370_reg.h	15883;"	d
RTL8370_MAC4_FORCE_SELECT_DUMMY_1_MASK	rtl8370_reg.h	15888;"	d
RTL8370_MAC4_FORCE_SELECT_DUMMY_1_OFFSET	rtl8370_reg.h	15887;"	d
RTL8370_MAC5_FORCE_ABLTY_MASK	rtl8370_reg.h	15900;"	d
RTL8370_MAC5_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15899;"	d
RTL8370_MAC5_FORCE_SELECT_DUMMY_0_MASK	rtl8370_reg.h	15894;"	d
RTL8370_MAC5_FORCE_SELECT_DUMMY_0_OFFSET	rtl8370_reg.h	15893;"	d
RTL8370_MAC5_FORCE_SELECT_DUMMY_1_MASK	rtl8370_reg.h	15898;"	d
RTL8370_MAC5_FORCE_SELECT_DUMMY_1_OFFSET	rtl8370_reg.h	15897;"	d
RTL8370_MAC6_FORCE_ABLTY_MASK	rtl8370_reg.h	15910;"	d
RTL8370_MAC6_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15909;"	d
RTL8370_MAC6_FORCE_SELECT_DUMMY_0_MASK	rtl8370_reg.h	15904;"	d
RTL8370_MAC6_FORCE_SELECT_DUMMY_0_OFFSET	rtl8370_reg.h	15903;"	d
RTL8370_MAC6_FORCE_SELECT_DUMMY_1_MASK	rtl8370_reg.h	15908;"	d
RTL8370_MAC6_FORCE_SELECT_DUMMY_1_OFFSET	rtl8370_reg.h	15907;"	d
RTL8370_MAC7	rtl8370_asicdrv_port.h	11;"	d
RTL8370_MAC7_FORCE_ABLTY_MASK	rtl8370_reg.h	15920;"	d
RTL8370_MAC7_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15919;"	d
RTL8370_MAC7_FORCE_SELECT_DUMMY_0_MASK	rtl8370_reg.h	15914;"	d
RTL8370_MAC7_FORCE_SELECT_DUMMY_0_OFFSET	rtl8370_reg.h	15913;"	d
RTL8370_MAC7_FORCE_SELECT_DUMMY_1_MASK	rtl8370_reg.h	15918;"	d
RTL8370_MAC7_FORCE_SELECT_DUMMY_1_OFFSET	rtl8370_reg.h	15917;"	d
RTL8370_MAXPKTLEN_1522B	rtl8370_asicdrv_misc.h	/^    RTL8370_MAXPKTLEN_1522B = 0,$/;"	e	enum:RTL8370_MAX_PKT_LENGTH
RTL8370_MAXPKTLEN_1536B	rtl8370_asicdrv_misc.h	/^    RTL8370_MAXPKTLEN_1536B,$/;"	e	enum:RTL8370_MAX_PKT_LENGTH
RTL8370_MAXPKTLEN_1552B	rtl8370_asicdrv_misc.h	/^    RTL8370_MAXPKTLEN_1552B,$/;"	e	enum:RTL8370_MAX_PKT_LENGTH
RTL8370_MAXPKTLEN_16000B	rtl8370_asicdrv_misc.h	/^    RTL8370_MAXPKTLEN_16000B,$/;"	e	enum:RTL8370_MAX_PKT_LENGTH
RTL8370_MAXPKTLEN_END	rtl8370_asicdrv_misc.h	/^    RTL8370_MAXPKTLEN_END   $/;"	e	enum:RTL8370_MAX_PKT_LENGTH
RTL8370_MAX_FIFO_SIZE_MASK	rtl8370_reg.h	15504;"	d
RTL8370_MAX_FIFO_SIZE_OFFSET	rtl8370_reg.h	15503;"	d
RTL8370_MAX_LENTH_CTRL_MASK	rtl8370_reg.h	14954;"	d
RTL8370_MAX_LENTH_CTRL_OFFSET	rtl8370_reg.h	14953;"	d
RTL8370_MAX_PKT_LENGTH	rtl8370_asicdrv_misc.h	/^enum RTL8370_MAX_PKT_LENGTH$/;"	g
RTL8370_MC2SIDXMAX	rtl8370_asicdrv_svlan.h	9;"	d
RTL8370_MC2SIDXNO	rtl8370_asicdrv_svlan.h	8;"	d
RTL8370_MCID_MASK	rtl8370_reg.h	15638;"	d
RTL8370_MCID_OFFSET	rtl8370_reg.h	15637;"	d
RTL8370_MDX_BUSY_MASK	rtl8370_reg.h	18695;"	d
RTL8370_MDX_BUSY_OFFSET	rtl8370_reg.h	18694;"	d
RTL8370_MDX_INDACC_PAGE_MASK	rtl8370_reg.h	16128;"	d
RTL8370_MDX_INDACC_PAGE_OFFSET	rtl8370_reg.h	16127;"	d
RTL8370_MDX_MDC_DIV_DUMMY_0_MASK	rtl8370_reg.h	15756;"	d
RTL8370_MDX_MDC_DIV_DUMMY_0_OFFSET	rtl8370_reg.h	15755;"	d
RTL8370_MDX_MDC_DIV_MASK	rtl8370_reg.h	15758;"	d
RTL8370_MDX_MDC_DIV_OFFSET	rtl8370_reg.h	15757;"	d
RTL8370_MDX_PHY_REG0_DUMMY_0_MASK	rtl8370_reg.h	16124;"	d
RTL8370_MDX_PHY_REG0_DUMMY_0_OFFSET	rtl8370_reg.h	16123;"	d
RTL8370_MDX_PHY_REG1_DUMMY_0_MASK	rtl8370_reg.h	16132;"	d
RTL8370_MDX_PHY_REG1_DUMMY_0_OFFSET	rtl8370_reg.h	16131;"	d
RTL8370_MDX_REQ_POS_MASK	rtl8370_reg.h	15800;"	d
RTL8370_MDX_REQ_POS_OFFSET	rtl8370_reg.h	15799;"	d
RTL8370_MEM_EMA_DUMMY_0_MASK	rtl8370_reg.h	16038;"	d
RTL8370_MEM_EMA_DUMMY_0_OFFSET	rtl8370_reg.h	16037;"	d
RTL8370_METER0_EXCEED_MASK	rtl8370_reg.h	17272;"	d
RTL8370_METER0_EXCEED_OFFSET	rtl8370_reg.h	17271;"	d
RTL8370_METER0_IFG_MASK	rtl8370_reg.h	17408;"	d
RTL8370_METER0_IFG_OFFSET	rtl8370_reg.h	17407;"	d
RTL8370_METER0_MASK	rtl8370_reg.h	14410;"	d
RTL8370_METER0_OFFSET	rtl8370_reg.h	14409;"	d
RTL8370_METER0_RATE_CTRL1_MASK	rtl8370_reg.h	16722;"	d
RTL8370_METER0_RATE_CTRL1_OFFSET	rtl8370_reg.h	16721;"	d
RTL8370_METER100_MASK	rtl8370_reg.h	14606;"	d
RTL8370_METER100_OFFSET	rtl8370_reg.h	14605;"	d
RTL8370_METER101_MASK	rtl8370_reg.h	14604;"	d
RTL8370_METER101_OFFSET	rtl8370_reg.h	14603;"	d
RTL8370_METER102_MASK	rtl8370_reg.h	14602;"	d
RTL8370_METER102_OFFSET	rtl8370_reg.h	14601;"	d
RTL8370_METER103_MASK	rtl8370_reg.h	14600;"	d
RTL8370_METER103_OFFSET	rtl8370_reg.h	14599;"	d
RTL8370_METER104_MASK	rtl8370_reg.h	14598;"	d
RTL8370_METER104_OFFSET	rtl8370_reg.h	14597;"	d
RTL8370_METER105_MASK	rtl8370_reg.h	14596;"	d
RTL8370_METER105_OFFSET	rtl8370_reg.h	14595;"	d
RTL8370_METER106_MASK	rtl8370_reg.h	14594;"	d
RTL8370_METER106_OFFSET	rtl8370_reg.h	14593;"	d
RTL8370_METER107_MASK	rtl8370_reg.h	14592;"	d
RTL8370_METER107_OFFSET	rtl8370_reg.h	14591;"	d
RTL8370_METER108_MASK	rtl8370_reg.h	14590;"	d
RTL8370_METER108_OFFSET	rtl8370_reg.h	14589;"	d
RTL8370_METER109_MASK	rtl8370_reg.h	14588;"	d
RTL8370_METER109_OFFSET	rtl8370_reg.h	14587;"	d
RTL8370_METER10_EXCEED_MASK	rtl8370_reg.h	17252;"	d
RTL8370_METER10_EXCEED_OFFSET	rtl8370_reg.h	17251;"	d
RTL8370_METER10_IFG_MASK	rtl8370_reg.h	17388;"	d
RTL8370_METER10_IFG_OFFSET	rtl8370_reg.h	17387;"	d
RTL8370_METER10_MASK	rtl8370_reg.h	14390;"	d
RTL8370_METER10_OFFSET	rtl8370_reg.h	14389;"	d
RTL8370_METER10_RATE_CTRL1_MASK	rtl8370_reg.h	16782;"	d
RTL8370_METER10_RATE_CTRL1_OFFSET	rtl8370_reg.h	16781;"	d
RTL8370_METER110_MASK	rtl8370_reg.h	14586;"	d
RTL8370_METER110_OFFSET	rtl8370_reg.h	14585;"	d
RTL8370_METER111_MASK	rtl8370_reg.h	14584;"	d
RTL8370_METER111_OFFSET	rtl8370_reg.h	14583;"	d
RTL8370_METER112_MASK	rtl8370_reg.h	14648;"	d
RTL8370_METER112_OFFSET	rtl8370_reg.h	14647;"	d
RTL8370_METER113_MASK	rtl8370_reg.h	14646;"	d
RTL8370_METER113_OFFSET	rtl8370_reg.h	14645;"	d
RTL8370_METER114_MASK	rtl8370_reg.h	14644;"	d
RTL8370_METER114_OFFSET	rtl8370_reg.h	14643;"	d
RTL8370_METER115_MASK	rtl8370_reg.h	14642;"	d
RTL8370_METER115_OFFSET	rtl8370_reg.h	14641;"	d
RTL8370_METER116_MASK	rtl8370_reg.h	14640;"	d
RTL8370_METER116_OFFSET	rtl8370_reg.h	14639;"	d
RTL8370_METER117_MASK	rtl8370_reg.h	14638;"	d
RTL8370_METER117_OFFSET	rtl8370_reg.h	14637;"	d
RTL8370_METER118_MASK	rtl8370_reg.h	14636;"	d
RTL8370_METER118_OFFSET	rtl8370_reg.h	14635;"	d
RTL8370_METER119_MASK	rtl8370_reg.h	14634;"	d
RTL8370_METER119_OFFSET	rtl8370_reg.h	14633;"	d
RTL8370_METER11_EXCEED_MASK	rtl8370_reg.h	17250;"	d
RTL8370_METER11_EXCEED_OFFSET	rtl8370_reg.h	17249;"	d
RTL8370_METER11_IFG_MASK	rtl8370_reg.h	17386;"	d
RTL8370_METER11_IFG_OFFSET	rtl8370_reg.h	17385;"	d
RTL8370_METER11_MASK	rtl8370_reg.h	14388;"	d
RTL8370_METER11_OFFSET	rtl8370_reg.h	14387;"	d
RTL8370_METER11_RATE_CTRL1_MASK	rtl8370_reg.h	16788;"	d
RTL8370_METER11_RATE_CTRL1_OFFSET	rtl8370_reg.h	16787;"	d
RTL8370_METER120_MASK	rtl8370_reg.h	14632;"	d
RTL8370_METER120_OFFSET	rtl8370_reg.h	14631;"	d
RTL8370_METER121_MASK	rtl8370_reg.h	14630;"	d
RTL8370_METER121_OFFSET	rtl8370_reg.h	14629;"	d
RTL8370_METER122_MASK	rtl8370_reg.h	14628;"	d
RTL8370_METER122_OFFSET	rtl8370_reg.h	14627;"	d
RTL8370_METER123_MASK	rtl8370_reg.h	14626;"	d
RTL8370_METER123_OFFSET	rtl8370_reg.h	14625;"	d
RTL8370_METER124_MASK	rtl8370_reg.h	14624;"	d
RTL8370_METER124_OFFSET	rtl8370_reg.h	14623;"	d
RTL8370_METER125_MASK	rtl8370_reg.h	14622;"	d
RTL8370_METER125_OFFSET	rtl8370_reg.h	14621;"	d
RTL8370_METER126_MASK	rtl8370_reg.h	14620;"	d
RTL8370_METER126_OFFSET	rtl8370_reg.h	14619;"	d
RTL8370_METER127_MASK	rtl8370_reg.h	14618;"	d
RTL8370_METER127_OFFSET	rtl8370_reg.h	14617;"	d
RTL8370_METER128_MASK	rtl8370_reg.h	14682;"	d
RTL8370_METER128_OFFSET	rtl8370_reg.h	14681;"	d
RTL8370_METER129_MASK	rtl8370_reg.h	14680;"	d
RTL8370_METER129_OFFSET	rtl8370_reg.h	14679;"	d
RTL8370_METER12_EXCEED_MASK	rtl8370_reg.h	17248;"	d
RTL8370_METER12_EXCEED_OFFSET	rtl8370_reg.h	17247;"	d
RTL8370_METER12_IFG_MASK	rtl8370_reg.h	17384;"	d
RTL8370_METER12_IFG_OFFSET	rtl8370_reg.h	17383;"	d
RTL8370_METER12_MASK	rtl8370_reg.h	14386;"	d
RTL8370_METER12_OFFSET	rtl8370_reg.h	14385;"	d
RTL8370_METER12_RATE_CTRL1_MASK	rtl8370_reg.h	16794;"	d
RTL8370_METER12_RATE_CTRL1_OFFSET	rtl8370_reg.h	16793;"	d
RTL8370_METER130_MASK	rtl8370_reg.h	14678;"	d
RTL8370_METER130_OFFSET	rtl8370_reg.h	14677;"	d
RTL8370_METER131_MASK	rtl8370_reg.h	14676;"	d
RTL8370_METER131_OFFSET	rtl8370_reg.h	14675;"	d
RTL8370_METER132_MASK	rtl8370_reg.h	14674;"	d
RTL8370_METER132_OFFSET	rtl8370_reg.h	14673;"	d
RTL8370_METER133_MASK	rtl8370_reg.h	14672;"	d
RTL8370_METER133_OFFSET	rtl8370_reg.h	14671;"	d
RTL8370_METER134_MASK	rtl8370_reg.h	14670;"	d
RTL8370_METER134_OFFSET	rtl8370_reg.h	14669;"	d
RTL8370_METER135_MASK	rtl8370_reg.h	14668;"	d
RTL8370_METER135_OFFSET	rtl8370_reg.h	14667;"	d
RTL8370_METER136_MASK	rtl8370_reg.h	14666;"	d
RTL8370_METER136_OFFSET	rtl8370_reg.h	14665;"	d
RTL8370_METER137_MASK	rtl8370_reg.h	14664;"	d
RTL8370_METER137_OFFSET	rtl8370_reg.h	14663;"	d
RTL8370_METER138_MASK	rtl8370_reg.h	14662;"	d
RTL8370_METER138_OFFSET	rtl8370_reg.h	14661;"	d
RTL8370_METER139_MASK	rtl8370_reg.h	14660;"	d
RTL8370_METER139_OFFSET	rtl8370_reg.h	14659;"	d
RTL8370_METER13_EXCEED_MASK	rtl8370_reg.h	17246;"	d
RTL8370_METER13_EXCEED_OFFSET	rtl8370_reg.h	17245;"	d
RTL8370_METER13_IFG_MASK	rtl8370_reg.h	17382;"	d
RTL8370_METER13_IFG_OFFSET	rtl8370_reg.h	17381;"	d
RTL8370_METER13_MASK	rtl8370_reg.h	14384;"	d
RTL8370_METER13_OFFSET	rtl8370_reg.h	14383;"	d
RTL8370_METER13_RATE_CTRL1_MASK	rtl8370_reg.h	16800;"	d
RTL8370_METER13_RATE_CTRL1_OFFSET	rtl8370_reg.h	16799;"	d
RTL8370_METER140_MASK	rtl8370_reg.h	14658;"	d
RTL8370_METER140_OFFSET	rtl8370_reg.h	14657;"	d
RTL8370_METER141_MASK	rtl8370_reg.h	14656;"	d
RTL8370_METER141_OFFSET	rtl8370_reg.h	14655;"	d
RTL8370_METER142_MASK	rtl8370_reg.h	14654;"	d
RTL8370_METER142_OFFSET	rtl8370_reg.h	14653;"	d
RTL8370_METER143_MASK	rtl8370_reg.h	14652;"	d
RTL8370_METER143_OFFSET	rtl8370_reg.h	14651;"	d
RTL8370_METER144_MASK	rtl8370_reg.h	14716;"	d
RTL8370_METER144_OFFSET	rtl8370_reg.h	14715;"	d
RTL8370_METER145_MASK	rtl8370_reg.h	14714;"	d
RTL8370_METER145_OFFSET	rtl8370_reg.h	14713;"	d
RTL8370_METER146_MASK	rtl8370_reg.h	14712;"	d
RTL8370_METER146_OFFSET	rtl8370_reg.h	14711;"	d
RTL8370_METER147_MASK	rtl8370_reg.h	14710;"	d
RTL8370_METER147_OFFSET	rtl8370_reg.h	14709;"	d
RTL8370_METER148_MASK	rtl8370_reg.h	14708;"	d
RTL8370_METER148_OFFSET	rtl8370_reg.h	14707;"	d
RTL8370_METER149_MASK	rtl8370_reg.h	14706;"	d
RTL8370_METER149_OFFSET	rtl8370_reg.h	14705;"	d
RTL8370_METER14_EXCEED_MASK	rtl8370_reg.h	17244;"	d
RTL8370_METER14_EXCEED_OFFSET	rtl8370_reg.h	17243;"	d
RTL8370_METER14_IFG_MASK	rtl8370_reg.h	17380;"	d
RTL8370_METER14_IFG_OFFSET	rtl8370_reg.h	17379;"	d
RTL8370_METER14_MASK	rtl8370_reg.h	14382;"	d
RTL8370_METER14_OFFSET	rtl8370_reg.h	14381;"	d
RTL8370_METER14_RATE_CTRL1_MASK	rtl8370_reg.h	16806;"	d
RTL8370_METER14_RATE_CTRL1_OFFSET	rtl8370_reg.h	16805;"	d
RTL8370_METER150_MASK	rtl8370_reg.h	14704;"	d
RTL8370_METER150_OFFSET	rtl8370_reg.h	14703;"	d
RTL8370_METER151_MASK	rtl8370_reg.h	14702;"	d
RTL8370_METER151_OFFSET	rtl8370_reg.h	14701;"	d
RTL8370_METER152_MASK	rtl8370_reg.h	14700;"	d
RTL8370_METER152_OFFSET	rtl8370_reg.h	14699;"	d
RTL8370_METER153_MASK	rtl8370_reg.h	14698;"	d
RTL8370_METER153_OFFSET	rtl8370_reg.h	14697;"	d
RTL8370_METER154_MASK	rtl8370_reg.h	14696;"	d
RTL8370_METER154_OFFSET	rtl8370_reg.h	14695;"	d
RTL8370_METER155_MASK	rtl8370_reg.h	14694;"	d
RTL8370_METER155_OFFSET	rtl8370_reg.h	14693;"	d
RTL8370_METER156_MASK	rtl8370_reg.h	14692;"	d
RTL8370_METER156_OFFSET	rtl8370_reg.h	14691;"	d
RTL8370_METER157_MASK	rtl8370_reg.h	14690;"	d
RTL8370_METER157_OFFSET	rtl8370_reg.h	14689;"	d
RTL8370_METER158_MASK	rtl8370_reg.h	14688;"	d
RTL8370_METER158_OFFSET	rtl8370_reg.h	14687;"	d
RTL8370_METER159_MASK	rtl8370_reg.h	14686;"	d
RTL8370_METER159_OFFSET	rtl8370_reg.h	14685;"	d
RTL8370_METER15_EXCEED_MASK	rtl8370_reg.h	17242;"	d
RTL8370_METER15_EXCEED_OFFSET	rtl8370_reg.h	17241;"	d
RTL8370_METER15_IFG_MASK	rtl8370_reg.h	17378;"	d
RTL8370_METER15_IFG_OFFSET	rtl8370_reg.h	17377;"	d
RTL8370_METER15_MASK	rtl8370_reg.h	14380;"	d
RTL8370_METER15_OFFSET	rtl8370_reg.h	14379;"	d
RTL8370_METER15_RATE_CTRL1_MASK	rtl8370_reg.h	16812;"	d
RTL8370_METER15_RATE_CTRL1_OFFSET	rtl8370_reg.h	16811;"	d
RTL8370_METER160_MASK	rtl8370_reg.h	14750;"	d
RTL8370_METER160_OFFSET	rtl8370_reg.h	14749;"	d
RTL8370_METER161_MASK	rtl8370_reg.h	14748;"	d
RTL8370_METER161_OFFSET	rtl8370_reg.h	14747;"	d
RTL8370_METER162_MASK	rtl8370_reg.h	14746;"	d
RTL8370_METER162_OFFSET	rtl8370_reg.h	14745;"	d
RTL8370_METER163_MASK	rtl8370_reg.h	14744;"	d
RTL8370_METER163_OFFSET	rtl8370_reg.h	14743;"	d
RTL8370_METER164_MASK	rtl8370_reg.h	14742;"	d
RTL8370_METER164_OFFSET	rtl8370_reg.h	14741;"	d
RTL8370_METER165_MASK	rtl8370_reg.h	14740;"	d
RTL8370_METER165_OFFSET	rtl8370_reg.h	14739;"	d
RTL8370_METER166_MASK	rtl8370_reg.h	14738;"	d
RTL8370_METER166_OFFSET	rtl8370_reg.h	14737;"	d
RTL8370_METER167_MASK	rtl8370_reg.h	14736;"	d
RTL8370_METER167_OFFSET	rtl8370_reg.h	14735;"	d
RTL8370_METER168_MASK	rtl8370_reg.h	14734;"	d
RTL8370_METER168_OFFSET	rtl8370_reg.h	14733;"	d
RTL8370_METER169_MASK	rtl8370_reg.h	14732;"	d
RTL8370_METER169_OFFSET	rtl8370_reg.h	14731;"	d
RTL8370_METER16_EXCEED_MASK	rtl8370_reg.h	17306;"	d
RTL8370_METER16_EXCEED_OFFSET	rtl8370_reg.h	17305;"	d
RTL8370_METER16_IFG_MASK	rtl8370_reg.h	17442;"	d
RTL8370_METER16_IFG_OFFSET	rtl8370_reg.h	17441;"	d
RTL8370_METER16_MASK	rtl8370_reg.h	14444;"	d
RTL8370_METER16_OFFSET	rtl8370_reg.h	14443;"	d
RTL8370_METER16_RATE_CTRL1_MASK	rtl8370_reg.h	16818;"	d
RTL8370_METER16_RATE_CTRL1_OFFSET	rtl8370_reg.h	16817;"	d
RTL8370_METER170_MASK	rtl8370_reg.h	14730;"	d
RTL8370_METER170_OFFSET	rtl8370_reg.h	14729;"	d
RTL8370_METER171_MASK	rtl8370_reg.h	14728;"	d
RTL8370_METER171_OFFSET	rtl8370_reg.h	14727;"	d
RTL8370_METER172_MASK	rtl8370_reg.h	14726;"	d
RTL8370_METER172_OFFSET	rtl8370_reg.h	14725;"	d
RTL8370_METER173_MASK	rtl8370_reg.h	14724;"	d
RTL8370_METER173_OFFSET	rtl8370_reg.h	14723;"	d
RTL8370_METER174_MASK	rtl8370_reg.h	14722;"	d
RTL8370_METER174_OFFSET	rtl8370_reg.h	14721;"	d
RTL8370_METER175_MASK	rtl8370_reg.h	14720;"	d
RTL8370_METER175_OFFSET	rtl8370_reg.h	14719;"	d
RTL8370_METER176_MASK	rtl8370_reg.h	14784;"	d
RTL8370_METER176_OFFSET	rtl8370_reg.h	14783;"	d
RTL8370_METER177_MASK	rtl8370_reg.h	14782;"	d
RTL8370_METER177_OFFSET	rtl8370_reg.h	14781;"	d
RTL8370_METER178_MASK	rtl8370_reg.h	14780;"	d
RTL8370_METER178_OFFSET	rtl8370_reg.h	14779;"	d
RTL8370_METER179_MASK	rtl8370_reg.h	14778;"	d
RTL8370_METER179_OFFSET	rtl8370_reg.h	14777;"	d
RTL8370_METER17_EXCEED_MASK	rtl8370_reg.h	17304;"	d
RTL8370_METER17_EXCEED_OFFSET	rtl8370_reg.h	17303;"	d
RTL8370_METER17_IFG_MASK	rtl8370_reg.h	17440;"	d
RTL8370_METER17_IFG_OFFSET	rtl8370_reg.h	17439;"	d
RTL8370_METER17_MASK	rtl8370_reg.h	14442;"	d
RTL8370_METER17_OFFSET	rtl8370_reg.h	14441;"	d
RTL8370_METER17_RATE_CTRL1_MASK	rtl8370_reg.h	16824;"	d
RTL8370_METER17_RATE_CTRL1_OFFSET	rtl8370_reg.h	16823;"	d
RTL8370_METER180_MASK	rtl8370_reg.h	14776;"	d
RTL8370_METER180_OFFSET	rtl8370_reg.h	14775;"	d
RTL8370_METER181_MASK	rtl8370_reg.h	14774;"	d
RTL8370_METER181_OFFSET	rtl8370_reg.h	14773;"	d
RTL8370_METER182_MASK	rtl8370_reg.h	14772;"	d
RTL8370_METER182_OFFSET	rtl8370_reg.h	14771;"	d
RTL8370_METER183_MASK	rtl8370_reg.h	14770;"	d
RTL8370_METER183_OFFSET	rtl8370_reg.h	14769;"	d
RTL8370_METER184_MASK	rtl8370_reg.h	14768;"	d
RTL8370_METER184_OFFSET	rtl8370_reg.h	14767;"	d
RTL8370_METER185_MASK	rtl8370_reg.h	14766;"	d
RTL8370_METER185_OFFSET	rtl8370_reg.h	14765;"	d
RTL8370_METER186_MASK	rtl8370_reg.h	14764;"	d
RTL8370_METER186_OFFSET	rtl8370_reg.h	14763;"	d
RTL8370_METER187_MASK	rtl8370_reg.h	14762;"	d
RTL8370_METER187_OFFSET	rtl8370_reg.h	14761;"	d
RTL8370_METER188_MASK	rtl8370_reg.h	14760;"	d
RTL8370_METER188_OFFSET	rtl8370_reg.h	14759;"	d
RTL8370_METER189_MASK	rtl8370_reg.h	14758;"	d
RTL8370_METER189_OFFSET	rtl8370_reg.h	14757;"	d
RTL8370_METER18_EXCEED_MASK	rtl8370_reg.h	17302;"	d
RTL8370_METER18_EXCEED_OFFSET	rtl8370_reg.h	17301;"	d
RTL8370_METER18_IFG_MASK	rtl8370_reg.h	17438;"	d
RTL8370_METER18_IFG_OFFSET	rtl8370_reg.h	17437;"	d
RTL8370_METER18_MASK	rtl8370_reg.h	14440;"	d
RTL8370_METER18_OFFSET	rtl8370_reg.h	14439;"	d
RTL8370_METER18_RATE_CTRL1_MASK	rtl8370_reg.h	16830;"	d
RTL8370_METER18_RATE_CTRL1_OFFSET	rtl8370_reg.h	16829;"	d
RTL8370_METER190_MASK	rtl8370_reg.h	14756;"	d
RTL8370_METER190_OFFSET	rtl8370_reg.h	14755;"	d
RTL8370_METER191_MASK	rtl8370_reg.h	14754;"	d
RTL8370_METER191_OFFSET	rtl8370_reg.h	14753;"	d
RTL8370_METER192_MASK	rtl8370_reg.h	14818;"	d
RTL8370_METER192_OFFSET	rtl8370_reg.h	14817;"	d
RTL8370_METER193_MASK	rtl8370_reg.h	14816;"	d
RTL8370_METER193_OFFSET	rtl8370_reg.h	14815;"	d
RTL8370_METER194_MASK	rtl8370_reg.h	14814;"	d
RTL8370_METER194_OFFSET	rtl8370_reg.h	14813;"	d
RTL8370_METER195_MASK	rtl8370_reg.h	14812;"	d
RTL8370_METER195_OFFSET	rtl8370_reg.h	14811;"	d
RTL8370_METER196_MASK	rtl8370_reg.h	14810;"	d
RTL8370_METER196_OFFSET	rtl8370_reg.h	14809;"	d
RTL8370_METER197_MASK	rtl8370_reg.h	14808;"	d
RTL8370_METER197_OFFSET	rtl8370_reg.h	14807;"	d
RTL8370_METER198_MASK	rtl8370_reg.h	14806;"	d
RTL8370_METER198_OFFSET	rtl8370_reg.h	14805;"	d
RTL8370_METER199_MASK	rtl8370_reg.h	14804;"	d
RTL8370_METER199_OFFSET	rtl8370_reg.h	14803;"	d
RTL8370_METER19_EXCEED_MASK	rtl8370_reg.h	17300;"	d
RTL8370_METER19_EXCEED_OFFSET	rtl8370_reg.h	17299;"	d
RTL8370_METER19_IFG_MASK	rtl8370_reg.h	17436;"	d
RTL8370_METER19_IFG_OFFSET	rtl8370_reg.h	17435;"	d
RTL8370_METER19_MASK	rtl8370_reg.h	14438;"	d
RTL8370_METER19_OFFSET	rtl8370_reg.h	14437;"	d
RTL8370_METER19_RATE_CTRL1_MASK	rtl8370_reg.h	16836;"	d
RTL8370_METER19_RATE_CTRL1_OFFSET	rtl8370_reg.h	16835;"	d
RTL8370_METER1_EXCEED_MASK	rtl8370_reg.h	17270;"	d
RTL8370_METER1_EXCEED_OFFSET	rtl8370_reg.h	17269;"	d
RTL8370_METER1_IFG_MASK	rtl8370_reg.h	17406;"	d
RTL8370_METER1_IFG_OFFSET	rtl8370_reg.h	17405;"	d
RTL8370_METER1_MASK	rtl8370_reg.h	14408;"	d
RTL8370_METER1_OFFSET	rtl8370_reg.h	14407;"	d
RTL8370_METER1_RATE_CTRL1_MASK	rtl8370_reg.h	16728;"	d
RTL8370_METER1_RATE_CTRL1_OFFSET	rtl8370_reg.h	16727;"	d
RTL8370_METER200_MASK	rtl8370_reg.h	14802;"	d
RTL8370_METER200_OFFSET	rtl8370_reg.h	14801;"	d
RTL8370_METER201_MASK	rtl8370_reg.h	14800;"	d
RTL8370_METER201_OFFSET	rtl8370_reg.h	14799;"	d
RTL8370_METER202_MASK	rtl8370_reg.h	14798;"	d
RTL8370_METER202_OFFSET	rtl8370_reg.h	14797;"	d
RTL8370_METER203_MASK	rtl8370_reg.h	14796;"	d
RTL8370_METER203_OFFSET	rtl8370_reg.h	14795;"	d
RTL8370_METER204_MASK	rtl8370_reg.h	14794;"	d
RTL8370_METER204_OFFSET	rtl8370_reg.h	14793;"	d
RTL8370_METER205_MASK	rtl8370_reg.h	14792;"	d
RTL8370_METER205_OFFSET	rtl8370_reg.h	14791;"	d
RTL8370_METER206_MASK	rtl8370_reg.h	14790;"	d
RTL8370_METER206_OFFSET	rtl8370_reg.h	14789;"	d
RTL8370_METER207_MASK	rtl8370_reg.h	14788;"	d
RTL8370_METER207_OFFSET	rtl8370_reg.h	14787;"	d
RTL8370_METER208_MASK	rtl8370_reg.h	14852;"	d
RTL8370_METER208_OFFSET	rtl8370_reg.h	14851;"	d
RTL8370_METER209_MASK	rtl8370_reg.h	14850;"	d
RTL8370_METER209_OFFSET	rtl8370_reg.h	14849;"	d
RTL8370_METER20_EXCEED_MASK	rtl8370_reg.h	17298;"	d
RTL8370_METER20_EXCEED_OFFSET	rtl8370_reg.h	17297;"	d
RTL8370_METER20_IFG_MASK	rtl8370_reg.h	17434;"	d
RTL8370_METER20_IFG_OFFSET	rtl8370_reg.h	17433;"	d
RTL8370_METER20_MASK	rtl8370_reg.h	14436;"	d
RTL8370_METER20_OFFSET	rtl8370_reg.h	14435;"	d
RTL8370_METER20_RATE_CTRL1_MASK	rtl8370_reg.h	16842;"	d
RTL8370_METER20_RATE_CTRL1_OFFSET	rtl8370_reg.h	16841;"	d
RTL8370_METER210_MASK	rtl8370_reg.h	14848;"	d
RTL8370_METER210_OFFSET	rtl8370_reg.h	14847;"	d
RTL8370_METER211_MASK	rtl8370_reg.h	14846;"	d
RTL8370_METER211_OFFSET	rtl8370_reg.h	14845;"	d
RTL8370_METER212_MASK	rtl8370_reg.h	14844;"	d
RTL8370_METER212_OFFSET	rtl8370_reg.h	14843;"	d
RTL8370_METER213_MASK	rtl8370_reg.h	14842;"	d
RTL8370_METER213_OFFSET	rtl8370_reg.h	14841;"	d
RTL8370_METER214_MASK	rtl8370_reg.h	14840;"	d
RTL8370_METER214_OFFSET	rtl8370_reg.h	14839;"	d
RTL8370_METER215_MASK	rtl8370_reg.h	14838;"	d
RTL8370_METER215_OFFSET	rtl8370_reg.h	14837;"	d
RTL8370_METER216_MASK	rtl8370_reg.h	14836;"	d
RTL8370_METER216_OFFSET	rtl8370_reg.h	14835;"	d
RTL8370_METER217_MASK	rtl8370_reg.h	14834;"	d
RTL8370_METER217_OFFSET	rtl8370_reg.h	14833;"	d
RTL8370_METER218_MASK	rtl8370_reg.h	14832;"	d
RTL8370_METER218_OFFSET	rtl8370_reg.h	14831;"	d
RTL8370_METER219_MASK	rtl8370_reg.h	14830;"	d
RTL8370_METER219_OFFSET	rtl8370_reg.h	14829;"	d
RTL8370_METER21_EXCEED_MASK	rtl8370_reg.h	17296;"	d
RTL8370_METER21_EXCEED_OFFSET	rtl8370_reg.h	17295;"	d
RTL8370_METER21_IFG_MASK	rtl8370_reg.h	17432;"	d
RTL8370_METER21_IFG_OFFSET	rtl8370_reg.h	17431;"	d
RTL8370_METER21_MASK	rtl8370_reg.h	14434;"	d
RTL8370_METER21_OFFSET	rtl8370_reg.h	14433;"	d
RTL8370_METER21_RATE_CTRL1_MASK	rtl8370_reg.h	16848;"	d
RTL8370_METER21_RATE_CTRL1_OFFSET	rtl8370_reg.h	16847;"	d
RTL8370_METER220_MASK	rtl8370_reg.h	14828;"	d
RTL8370_METER220_OFFSET	rtl8370_reg.h	14827;"	d
RTL8370_METER221_MASK	rtl8370_reg.h	14826;"	d
RTL8370_METER221_OFFSET	rtl8370_reg.h	14825;"	d
RTL8370_METER222_MASK	rtl8370_reg.h	14824;"	d
RTL8370_METER222_OFFSET	rtl8370_reg.h	14823;"	d
RTL8370_METER223_MASK	rtl8370_reg.h	14822;"	d
RTL8370_METER223_OFFSET	rtl8370_reg.h	14821;"	d
RTL8370_METER224_MASK	rtl8370_reg.h	14886;"	d
RTL8370_METER224_OFFSET	rtl8370_reg.h	14885;"	d
RTL8370_METER225_MASK	rtl8370_reg.h	14884;"	d
RTL8370_METER225_OFFSET	rtl8370_reg.h	14883;"	d
RTL8370_METER226_MASK	rtl8370_reg.h	14882;"	d
RTL8370_METER226_OFFSET	rtl8370_reg.h	14881;"	d
RTL8370_METER227_MASK	rtl8370_reg.h	14880;"	d
RTL8370_METER227_OFFSET	rtl8370_reg.h	14879;"	d
RTL8370_METER228_MASK	rtl8370_reg.h	14878;"	d
RTL8370_METER228_OFFSET	rtl8370_reg.h	14877;"	d
RTL8370_METER229_MASK	rtl8370_reg.h	14876;"	d
RTL8370_METER229_OFFSET	rtl8370_reg.h	14875;"	d
RTL8370_METER22_EXCEED_MASK	rtl8370_reg.h	17294;"	d
RTL8370_METER22_EXCEED_OFFSET	rtl8370_reg.h	17293;"	d
RTL8370_METER22_IFG_MASK	rtl8370_reg.h	17430;"	d
RTL8370_METER22_IFG_OFFSET	rtl8370_reg.h	17429;"	d
RTL8370_METER22_MASK	rtl8370_reg.h	14432;"	d
RTL8370_METER22_OFFSET	rtl8370_reg.h	14431;"	d
RTL8370_METER22_RATE_CTRL1_MASK	rtl8370_reg.h	16854;"	d
RTL8370_METER22_RATE_CTRL1_OFFSET	rtl8370_reg.h	16853;"	d
RTL8370_METER230_MASK	rtl8370_reg.h	14874;"	d
RTL8370_METER230_OFFSET	rtl8370_reg.h	14873;"	d
RTL8370_METER231_MASK	rtl8370_reg.h	14872;"	d
RTL8370_METER231_OFFSET	rtl8370_reg.h	14871;"	d
RTL8370_METER232_MASK	rtl8370_reg.h	14870;"	d
RTL8370_METER232_OFFSET	rtl8370_reg.h	14869;"	d
RTL8370_METER233_MASK	rtl8370_reg.h	14868;"	d
RTL8370_METER233_OFFSET	rtl8370_reg.h	14867;"	d
RTL8370_METER234_MASK	rtl8370_reg.h	14866;"	d
RTL8370_METER234_OFFSET	rtl8370_reg.h	14865;"	d
RTL8370_METER235_MASK	rtl8370_reg.h	14864;"	d
RTL8370_METER235_OFFSET	rtl8370_reg.h	14863;"	d
RTL8370_METER236_MASK	rtl8370_reg.h	14862;"	d
RTL8370_METER236_OFFSET	rtl8370_reg.h	14861;"	d
RTL8370_METER237_MASK	rtl8370_reg.h	14860;"	d
RTL8370_METER237_OFFSET	rtl8370_reg.h	14859;"	d
RTL8370_METER238_MASK	rtl8370_reg.h	14858;"	d
RTL8370_METER238_OFFSET	rtl8370_reg.h	14857;"	d
RTL8370_METER239_MASK	rtl8370_reg.h	14856;"	d
RTL8370_METER239_OFFSET	rtl8370_reg.h	14855;"	d
RTL8370_METER23_EXCEED_MASK	rtl8370_reg.h	17292;"	d
RTL8370_METER23_EXCEED_OFFSET	rtl8370_reg.h	17291;"	d
RTL8370_METER23_IFG_MASK	rtl8370_reg.h	17428;"	d
RTL8370_METER23_IFG_OFFSET	rtl8370_reg.h	17427;"	d
RTL8370_METER23_MASK	rtl8370_reg.h	14430;"	d
RTL8370_METER23_OFFSET	rtl8370_reg.h	14429;"	d
RTL8370_METER23_RATE_CTRL1_MASK	rtl8370_reg.h	16860;"	d
RTL8370_METER23_RATE_CTRL1_OFFSET	rtl8370_reg.h	16859;"	d
RTL8370_METER240_MASK	rtl8370_reg.h	14920;"	d
RTL8370_METER240_OFFSET	rtl8370_reg.h	14919;"	d
RTL8370_METER241_MASK	rtl8370_reg.h	14918;"	d
RTL8370_METER241_OFFSET	rtl8370_reg.h	14917;"	d
RTL8370_METER242_MASK	rtl8370_reg.h	14916;"	d
RTL8370_METER242_OFFSET	rtl8370_reg.h	14915;"	d
RTL8370_METER243_MASK	rtl8370_reg.h	14914;"	d
RTL8370_METER243_OFFSET	rtl8370_reg.h	14913;"	d
RTL8370_METER244_MASK	rtl8370_reg.h	14912;"	d
RTL8370_METER244_OFFSET	rtl8370_reg.h	14911;"	d
RTL8370_METER245_MASK	rtl8370_reg.h	14910;"	d
RTL8370_METER245_OFFSET	rtl8370_reg.h	14909;"	d
RTL8370_METER246_MASK	rtl8370_reg.h	14908;"	d
RTL8370_METER246_OFFSET	rtl8370_reg.h	14907;"	d
RTL8370_METER247_MASK	rtl8370_reg.h	14906;"	d
RTL8370_METER247_OFFSET	rtl8370_reg.h	14905;"	d
RTL8370_METER248_MASK	rtl8370_reg.h	14904;"	d
RTL8370_METER248_OFFSET	rtl8370_reg.h	14903;"	d
RTL8370_METER249_MASK	rtl8370_reg.h	14902;"	d
RTL8370_METER249_OFFSET	rtl8370_reg.h	14901;"	d
RTL8370_METER24_EXCEED_MASK	rtl8370_reg.h	17290;"	d
RTL8370_METER24_EXCEED_OFFSET	rtl8370_reg.h	17289;"	d
RTL8370_METER24_IFG_MASK	rtl8370_reg.h	17426;"	d
RTL8370_METER24_IFG_OFFSET	rtl8370_reg.h	17425;"	d
RTL8370_METER24_MASK	rtl8370_reg.h	14428;"	d
RTL8370_METER24_OFFSET	rtl8370_reg.h	14427;"	d
RTL8370_METER24_RATE_CTRL1_MASK	rtl8370_reg.h	16866;"	d
RTL8370_METER24_RATE_CTRL1_OFFSET	rtl8370_reg.h	16865;"	d
RTL8370_METER250_MASK	rtl8370_reg.h	14900;"	d
RTL8370_METER250_OFFSET	rtl8370_reg.h	14899;"	d
RTL8370_METER251_MASK	rtl8370_reg.h	14898;"	d
RTL8370_METER251_OFFSET	rtl8370_reg.h	14897;"	d
RTL8370_METER252_MASK	rtl8370_reg.h	14896;"	d
RTL8370_METER252_OFFSET	rtl8370_reg.h	14895;"	d
RTL8370_METER253_MASK	rtl8370_reg.h	14894;"	d
RTL8370_METER253_OFFSET	rtl8370_reg.h	14893;"	d
RTL8370_METER254_MASK	rtl8370_reg.h	14892;"	d
RTL8370_METER254_OFFSET	rtl8370_reg.h	14891;"	d
RTL8370_METER255_MASK	rtl8370_reg.h	14890;"	d
RTL8370_METER255_OFFSET	rtl8370_reg.h	14889;"	d
RTL8370_METER25_EXCEED_MASK	rtl8370_reg.h	17288;"	d
RTL8370_METER25_EXCEED_OFFSET	rtl8370_reg.h	17287;"	d
RTL8370_METER25_IFG_MASK	rtl8370_reg.h	17424;"	d
RTL8370_METER25_IFG_OFFSET	rtl8370_reg.h	17423;"	d
RTL8370_METER25_MASK	rtl8370_reg.h	14426;"	d
RTL8370_METER25_OFFSET	rtl8370_reg.h	14425;"	d
RTL8370_METER25_RATE_CTRL1_MASK	rtl8370_reg.h	16872;"	d
RTL8370_METER25_RATE_CTRL1_OFFSET	rtl8370_reg.h	16871;"	d
RTL8370_METER26_EXCEED_MASK	rtl8370_reg.h	17286;"	d
RTL8370_METER26_EXCEED_OFFSET	rtl8370_reg.h	17285;"	d
RTL8370_METER26_IFG_MASK	rtl8370_reg.h	17422;"	d
RTL8370_METER26_IFG_OFFSET	rtl8370_reg.h	17421;"	d
RTL8370_METER26_MASK	rtl8370_reg.h	14424;"	d
RTL8370_METER26_OFFSET	rtl8370_reg.h	14423;"	d
RTL8370_METER26_RATE_CTRL1_MASK	rtl8370_reg.h	16878;"	d
RTL8370_METER26_RATE_CTRL1_OFFSET	rtl8370_reg.h	16877;"	d
RTL8370_METER27_EXCEED_MASK	rtl8370_reg.h	17284;"	d
RTL8370_METER27_EXCEED_OFFSET	rtl8370_reg.h	17283;"	d
RTL8370_METER27_IFG_MASK	rtl8370_reg.h	17420;"	d
RTL8370_METER27_IFG_OFFSET	rtl8370_reg.h	17419;"	d
RTL8370_METER27_MASK	rtl8370_reg.h	14422;"	d
RTL8370_METER27_OFFSET	rtl8370_reg.h	14421;"	d
RTL8370_METER27_RATE_CTRL1_MASK	rtl8370_reg.h	16884;"	d
RTL8370_METER27_RATE_CTRL1_OFFSET	rtl8370_reg.h	16883;"	d
RTL8370_METER28_EXCEED_MASK	rtl8370_reg.h	17282;"	d
RTL8370_METER28_EXCEED_OFFSET	rtl8370_reg.h	17281;"	d
RTL8370_METER28_IFG_MASK	rtl8370_reg.h	17418;"	d
RTL8370_METER28_IFG_OFFSET	rtl8370_reg.h	17417;"	d
RTL8370_METER28_MASK	rtl8370_reg.h	14420;"	d
RTL8370_METER28_OFFSET	rtl8370_reg.h	14419;"	d
RTL8370_METER28_RATE_CTRL1_MASK	rtl8370_reg.h	16890;"	d
RTL8370_METER28_RATE_CTRL1_OFFSET	rtl8370_reg.h	16889;"	d
RTL8370_METER29_EXCEED_MASK	rtl8370_reg.h	17280;"	d
RTL8370_METER29_EXCEED_OFFSET	rtl8370_reg.h	17279;"	d
RTL8370_METER29_IFG_MASK	rtl8370_reg.h	17416;"	d
RTL8370_METER29_IFG_OFFSET	rtl8370_reg.h	17415;"	d
RTL8370_METER29_MASK	rtl8370_reg.h	14418;"	d
RTL8370_METER29_OFFSET	rtl8370_reg.h	14417;"	d
RTL8370_METER29_RATE_CTRL1_MASK	rtl8370_reg.h	16896;"	d
RTL8370_METER29_RATE_CTRL1_OFFSET	rtl8370_reg.h	16895;"	d
RTL8370_METER2_EXCEED_MASK	rtl8370_reg.h	17268;"	d
RTL8370_METER2_EXCEED_OFFSET	rtl8370_reg.h	17267;"	d
RTL8370_METER2_IFG_MASK	rtl8370_reg.h	17404;"	d
RTL8370_METER2_IFG_OFFSET	rtl8370_reg.h	17403;"	d
RTL8370_METER2_MASK	rtl8370_reg.h	14406;"	d
RTL8370_METER2_OFFSET	rtl8370_reg.h	14405;"	d
RTL8370_METER2_RATE_CTRL1_MASK	rtl8370_reg.h	16734;"	d
RTL8370_METER2_RATE_CTRL1_OFFSET	rtl8370_reg.h	16733;"	d
RTL8370_METER30_EXCEED_MASK	rtl8370_reg.h	17278;"	d
RTL8370_METER30_EXCEED_OFFSET	rtl8370_reg.h	17277;"	d
RTL8370_METER30_IFG_MASK	rtl8370_reg.h	17414;"	d
RTL8370_METER30_IFG_OFFSET	rtl8370_reg.h	17413;"	d
RTL8370_METER30_MASK	rtl8370_reg.h	14416;"	d
RTL8370_METER30_OFFSET	rtl8370_reg.h	14415;"	d
RTL8370_METER30_RATE_CTRL1_MASK	rtl8370_reg.h	16902;"	d
RTL8370_METER30_RATE_CTRL1_OFFSET	rtl8370_reg.h	16901;"	d
RTL8370_METER31_EXCEED_MASK	rtl8370_reg.h	17276;"	d
RTL8370_METER31_EXCEED_OFFSET	rtl8370_reg.h	17275;"	d
RTL8370_METER31_IFG_MASK	rtl8370_reg.h	17412;"	d
RTL8370_METER31_IFG_OFFSET	rtl8370_reg.h	17411;"	d
RTL8370_METER31_MASK	rtl8370_reg.h	14414;"	d
RTL8370_METER31_OFFSET	rtl8370_reg.h	14413;"	d
RTL8370_METER31_RATE_CTRL1_MASK	rtl8370_reg.h	16908;"	d
RTL8370_METER31_RATE_CTRL1_OFFSET	rtl8370_reg.h	16907;"	d
RTL8370_METER32_EXCEED_MASK	rtl8370_reg.h	17340;"	d
RTL8370_METER32_EXCEED_OFFSET	rtl8370_reg.h	17339;"	d
RTL8370_METER32_IFG_MASK	rtl8370_reg.h	17476;"	d
RTL8370_METER32_IFG_OFFSET	rtl8370_reg.h	17475;"	d
RTL8370_METER32_MASK	rtl8370_reg.h	14478;"	d
RTL8370_METER32_OFFSET	rtl8370_reg.h	14477;"	d
RTL8370_METER32_RATE_CTRL1_MASK	rtl8370_reg.h	16914;"	d
RTL8370_METER32_RATE_CTRL1_OFFSET	rtl8370_reg.h	16913;"	d
RTL8370_METER33_EXCEED_MASK	rtl8370_reg.h	17338;"	d
RTL8370_METER33_EXCEED_OFFSET	rtl8370_reg.h	17337;"	d
RTL8370_METER33_IFG_MASK	rtl8370_reg.h	17474;"	d
RTL8370_METER33_IFG_OFFSET	rtl8370_reg.h	17473;"	d
RTL8370_METER33_MASK	rtl8370_reg.h	14476;"	d
RTL8370_METER33_OFFSET	rtl8370_reg.h	14475;"	d
RTL8370_METER33_RATE_CTRL1_MASK	rtl8370_reg.h	16920;"	d
RTL8370_METER33_RATE_CTRL1_OFFSET	rtl8370_reg.h	16919;"	d
RTL8370_METER34_EXCEED_MASK	rtl8370_reg.h	17336;"	d
RTL8370_METER34_EXCEED_OFFSET	rtl8370_reg.h	17335;"	d
RTL8370_METER34_IFG_MASK	rtl8370_reg.h	17472;"	d
RTL8370_METER34_IFG_OFFSET	rtl8370_reg.h	17471;"	d
RTL8370_METER34_MASK	rtl8370_reg.h	14474;"	d
RTL8370_METER34_OFFSET	rtl8370_reg.h	14473;"	d
RTL8370_METER34_RATE_CTRL1_MASK	rtl8370_reg.h	16926;"	d
RTL8370_METER34_RATE_CTRL1_OFFSET	rtl8370_reg.h	16925;"	d
RTL8370_METER35_EXCEED_MASK	rtl8370_reg.h	17334;"	d
RTL8370_METER35_EXCEED_OFFSET	rtl8370_reg.h	17333;"	d
RTL8370_METER35_IFG_MASK	rtl8370_reg.h	17470;"	d
RTL8370_METER35_IFG_OFFSET	rtl8370_reg.h	17469;"	d
RTL8370_METER35_MASK	rtl8370_reg.h	14472;"	d
RTL8370_METER35_OFFSET	rtl8370_reg.h	14471;"	d
RTL8370_METER35_RATE_CTRL1_MASK	rtl8370_reg.h	16932;"	d
RTL8370_METER35_RATE_CTRL1_OFFSET	rtl8370_reg.h	16931;"	d
RTL8370_METER36_EXCEED_MASK	rtl8370_reg.h	17332;"	d
RTL8370_METER36_EXCEED_OFFSET	rtl8370_reg.h	17331;"	d
RTL8370_METER36_IFG_MASK	rtl8370_reg.h	17468;"	d
RTL8370_METER36_IFG_OFFSET	rtl8370_reg.h	17467;"	d
RTL8370_METER36_MASK	rtl8370_reg.h	14470;"	d
RTL8370_METER36_OFFSET	rtl8370_reg.h	14469;"	d
RTL8370_METER36_RATE_CTRL1_MASK	rtl8370_reg.h	16938;"	d
RTL8370_METER36_RATE_CTRL1_OFFSET	rtl8370_reg.h	16937;"	d
RTL8370_METER37_EXCEED_MASK	rtl8370_reg.h	17330;"	d
RTL8370_METER37_EXCEED_OFFSET	rtl8370_reg.h	17329;"	d
RTL8370_METER37_IFG_MASK	rtl8370_reg.h	17466;"	d
RTL8370_METER37_IFG_OFFSET	rtl8370_reg.h	17465;"	d
RTL8370_METER37_MASK	rtl8370_reg.h	14468;"	d
RTL8370_METER37_OFFSET	rtl8370_reg.h	14467;"	d
RTL8370_METER37_RATE_CTRL1_MASK	rtl8370_reg.h	16944;"	d
RTL8370_METER37_RATE_CTRL1_OFFSET	rtl8370_reg.h	16943;"	d
RTL8370_METER38_EXCEED_MASK	rtl8370_reg.h	17328;"	d
RTL8370_METER38_EXCEED_OFFSET	rtl8370_reg.h	17327;"	d
RTL8370_METER38_IFG_MASK	rtl8370_reg.h	17464;"	d
RTL8370_METER38_IFG_OFFSET	rtl8370_reg.h	17463;"	d
RTL8370_METER38_MASK	rtl8370_reg.h	14466;"	d
RTL8370_METER38_OFFSET	rtl8370_reg.h	14465;"	d
RTL8370_METER38_RATE_CTRL1_MASK	rtl8370_reg.h	16950;"	d
RTL8370_METER38_RATE_CTRL1_OFFSET	rtl8370_reg.h	16949;"	d
RTL8370_METER39_EXCEED_MASK	rtl8370_reg.h	17326;"	d
RTL8370_METER39_EXCEED_OFFSET	rtl8370_reg.h	17325;"	d
RTL8370_METER39_IFG_MASK	rtl8370_reg.h	17462;"	d
RTL8370_METER39_IFG_OFFSET	rtl8370_reg.h	17461;"	d
RTL8370_METER39_MASK	rtl8370_reg.h	14464;"	d
RTL8370_METER39_OFFSET	rtl8370_reg.h	14463;"	d
RTL8370_METER39_RATE_CTRL1_MASK	rtl8370_reg.h	16956;"	d
RTL8370_METER39_RATE_CTRL1_OFFSET	rtl8370_reg.h	16955;"	d
RTL8370_METER3_EXCEED_MASK	rtl8370_reg.h	17266;"	d
RTL8370_METER3_EXCEED_OFFSET	rtl8370_reg.h	17265;"	d
RTL8370_METER3_IFG_MASK	rtl8370_reg.h	17402;"	d
RTL8370_METER3_IFG_OFFSET	rtl8370_reg.h	17401;"	d
RTL8370_METER3_MASK	rtl8370_reg.h	14404;"	d
RTL8370_METER3_OFFSET	rtl8370_reg.h	14403;"	d
RTL8370_METER3_RATE_CTRL1_MASK	rtl8370_reg.h	16740;"	d
RTL8370_METER3_RATE_CTRL1_OFFSET	rtl8370_reg.h	16739;"	d
RTL8370_METER40_EXCEED_MASK	rtl8370_reg.h	17324;"	d
RTL8370_METER40_EXCEED_OFFSET	rtl8370_reg.h	17323;"	d
RTL8370_METER40_IFG_MASK	rtl8370_reg.h	17460;"	d
RTL8370_METER40_IFG_OFFSET	rtl8370_reg.h	17459;"	d
RTL8370_METER40_MASK	rtl8370_reg.h	14462;"	d
RTL8370_METER40_OFFSET	rtl8370_reg.h	14461;"	d
RTL8370_METER40_RATE_CTRL1_MASK	rtl8370_reg.h	16962;"	d
RTL8370_METER40_RATE_CTRL1_OFFSET	rtl8370_reg.h	16961;"	d
RTL8370_METER41_EXCEED_MASK	rtl8370_reg.h	17322;"	d
RTL8370_METER41_EXCEED_OFFSET	rtl8370_reg.h	17321;"	d
RTL8370_METER41_IFG_MASK	rtl8370_reg.h	17458;"	d
RTL8370_METER41_IFG_OFFSET	rtl8370_reg.h	17457;"	d
RTL8370_METER41_MASK	rtl8370_reg.h	14460;"	d
RTL8370_METER41_OFFSET	rtl8370_reg.h	14459;"	d
RTL8370_METER41_RATE_CTRL1_MASK	rtl8370_reg.h	16968;"	d
RTL8370_METER41_RATE_CTRL1_OFFSET	rtl8370_reg.h	16967;"	d
RTL8370_METER42_EXCEED_MASK	rtl8370_reg.h	17320;"	d
RTL8370_METER42_EXCEED_OFFSET	rtl8370_reg.h	17319;"	d
RTL8370_METER42_IFG_MASK	rtl8370_reg.h	17456;"	d
RTL8370_METER42_IFG_OFFSET	rtl8370_reg.h	17455;"	d
RTL8370_METER42_MASK	rtl8370_reg.h	14458;"	d
RTL8370_METER42_OFFSET	rtl8370_reg.h	14457;"	d
RTL8370_METER42_RATE_CTRL1_MASK	rtl8370_reg.h	16974;"	d
RTL8370_METER42_RATE_CTRL1_OFFSET	rtl8370_reg.h	16973;"	d
RTL8370_METER43_EXCEED_MASK	rtl8370_reg.h	17318;"	d
RTL8370_METER43_EXCEED_OFFSET	rtl8370_reg.h	17317;"	d
RTL8370_METER43_IFG_MASK	rtl8370_reg.h	17454;"	d
RTL8370_METER43_IFG_OFFSET	rtl8370_reg.h	17453;"	d
RTL8370_METER43_MASK	rtl8370_reg.h	14456;"	d
RTL8370_METER43_OFFSET	rtl8370_reg.h	14455;"	d
RTL8370_METER43_RATE_CTRL1_MASK	rtl8370_reg.h	16980;"	d
RTL8370_METER43_RATE_CTRL1_OFFSET	rtl8370_reg.h	16979;"	d
RTL8370_METER44_EXCEED_MASK	rtl8370_reg.h	17316;"	d
RTL8370_METER44_EXCEED_OFFSET	rtl8370_reg.h	17315;"	d
RTL8370_METER44_IFG_MASK	rtl8370_reg.h	17452;"	d
RTL8370_METER44_IFG_OFFSET	rtl8370_reg.h	17451;"	d
RTL8370_METER44_MASK	rtl8370_reg.h	14454;"	d
RTL8370_METER44_OFFSET	rtl8370_reg.h	14453;"	d
RTL8370_METER44_RATE_CTRL1_MASK	rtl8370_reg.h	16986;"	d
RTL8370_METER44_RATE_CTRL1_OFFSET	rtl8370_reg.h	16985;"	d
RTL8370_METER45_EXCEED_MASK	rtl8370_reg.h	17314;"	d
RTL8370_METER45_EXCEED_OFFSET	rtl8370_reg.h	17313;"	d
RTL8370_METER45_IFG_MASK	rtl8370_reg.h	17450;"	d
RTL8370_METER45_IFG_OFFSET	rtl8370_reg.h	17449;"	d
RTL8370_METER45_MASK	rtl8370_reg.h	14452;"	d
RTL8370_METER45_OFFSET	rtl8370_reg.h	14451;"	d
RTL8370_METER45_RATE_CTRL1_MASK	rtl8370_reg.h	16992;"	d
RTL8370_METER45_RATE_CTRL1_OFFSET	rtl8370_reg.h	16991;"	d
RTL8370_METER46_EXCEED_MASK	rtl8370_reg.h	17312;"	d
RTL8370_METER46_EXCEED_OFFSET	rtl8370_reg.h	17311;"	d
RTL8370_METER46_IFG_MASK	rtl8370_reg.h	17448;"	d
RTL8370_METER46_IFG_OFFSET	rtl8370_reg.h	17447;"	d
RTL8370_METER46_MASK	rtl8370_reg.h	14450;"	d
RTL8370_METER46_OFFSET	rtl8370_reg.h	14449;"	d
RTL8370_METER46_RATE_CTRL1_MASK	rtl8370_reg.h	16998;"	d
RTL8370_METER46_RATE_CTRL1_OFFSET	rtl8370_reg.h	16997;"	d
RTL8370_METER47_EXCEED_MASK	rtl8370_reg.h	17310;"	d
RTL8370_METER47_EXCEED_OFFSET	rtl8370_reg.h	17309;"	d
RTL8370_METER47_IFG_MASK	rtl8370_reg.h	17446;"	d
RTL8370_METER47_IFG_OFFSET	rtl8370_reg.h	17445;"	d
RTL8370_METER47_MASK	rtl8370_reg.h	14448;"	d
RTL8370_METER47_OFFSET	rtl8370_reg.h	14447;"	d
RTL8370_METER47_RATE_CTRL1_MASK	rtl8370_reg.h	17004;"	d
RTL8370_METER47_RATE_CTRL1_OFFSET	rtl8370_reg.h	17003;"	d
RTL8370_METER48_EXCEED_MASK	rtl8370_reg.h	17374;"	d
RTL8370_METER48_EXCEED_OFFSET	rtl8370_reg.h	17373;"	d
RTL8370_METER48_IFG_MASK	rtl8370_reg.h	17510;"	d
RTL8370_METER48_IFG_OFFSET	rtl8370_reg.h	17509;"	d
RTL8370_METER48_MASK	rtl8370_reg.h	14512;"	d
RTL8370_METER48_OFFSET	rtl8370_reg.h	14511;"	d
RTL8370_METER48_RATE_CTRL1_MASK	rtl8370_reg.h	17010;"	d
RTL8370_METER48_RATE_CTRL1_OFFSET	rtl8370_reg.h	17009;"	d
RTL8370_METER49_EXCEED_MASK	rtl8370_reg.h	17372;"	d
RTL8370_METER49_EXCEED_OFFSET	rtl8370_reg.h	17371;"	d
RTL8370_METER49_IFG_MASK	rtl8370_reg.h	17508;"	d
RTL8370_METER49_IFG_OFFSET	rtl8370_reg.h	17507;"	d
RTL8370_METER49_MASK	rtl8370_reg.h	14510;"	d
RTL8370_METER49_OFFSET	rtl8370_reg.h	14509;"	d
RTL8370_METER49_RATE_CTRL1_MASK	rtl8370_reg.h	17016;"	d
RTL8370_METER49_RATE_CTRL1_OFFSET	rtl8370_reg.h	17015;"	d
RTL8370_METER4_EXCEED_MASK	rtl8370_reg.h	17264;"	d
RTL8370_METER4_EXCEED_OFFSET	rtl8370_reg.h	17263;"	d
RTL8370_METER4_IFG_MASK	rtl8370_reg.h	17400;"	d
RTL8370_METER4_IFG_OFFSET	rtl8370_reg.h	17399;"	d
RTL8370_METER4_MASK	rtl8370_reg.h	14402;"	d
RTL8370_METER4_OFFSET	rtl8370_reg.h	14401;"	d
RTL8370_METER4_RATE_CTRL1_MASK	rtl8370_reg.h	16746;"	d
RTL8370_METER4_RATE_CTRL1_OFFSET	rtl8370_reg.h	16745;"	d
RTL8370_METER50_EXCEED_MASK	rtl8370_reg.h	17370;"	d
RTL8370_METER50_EXCEED_OFFSET	rtl8370_reg.h	17369;"	d
RTL8370_METER50_IFG_MASK	rtl8370_reg.h	17506;"	d
RTL8370_METER50_IFG_OFFSET	rtl8370_reg.h	17505;"	d
RTL8370_METER50_MASK	rtl8370_reg.h	14508;"	d
RTL8370_METER50_OFFSET	rtl8370_reg.h	14507;"	d
RTL8370_METER50_RATE_CTRL1_MASK	rtl8370_reg.h	17022;"	d
RTL8370_METER50_RATE_CTRL1_OFFSET	rtl8370_reg.h	17021;"	d
RTL8370_METER51_EXCEED_MASK	rtl8370_reg.h	17368;"	d
RTL8370_METER51_EXCEED_OFFSET	rtl8370_reg.h	17367;"	d
RTL8370_METER51_IFG_MASK	rtl8370_reg.h	17504;"	d
RTL8370_METER51_IFG_OFFSET	rtl8370_reg.h	17503;"	d
RTL8370_METER51_MASK	rtl8370_reg.h	14506;"	d
RTL8370_METER51_OFFSET	rtl8370_reg.h	14505;"	d
RTL8370_METER51_RATE_CTRL1_MASK	rtl8370_reg.h	17028;"	d
RTL8370_METER51_RATE_CTRL1_OFFSET	rtl8370_reg.h	17027;"	d
RTL8370_METER52_EXCEED_MASK	rtl8370_reg.h	17366;"	d
RTL8370_METER52_EXCEED_OFFSET	rtl8370_reg.h	17365;"	d
RTL8370_METER52_IFG_MASK	rtl8370_reg.h	17502;"	d
RTL8370_METER52_IFG_OFFSET	rtl8370_reg.h	17501;"	d
RTL8370_METER52_MASK	rtl8370_reg.h	14504;"	d
RTL8370_METER52_OFFSET	rtl8370_reg.h	14503;"	d
RTL8370_METER52_RATE_CTRL1_MASK	rtl8370_reg.h	17034;"	d
RTL8370_METER52_RATE_CTRL1_OFFSET	rtl8370_reg.h	17033;"	d
RTL8370_METER53_EXCEED_MASK	rtl8370_reg.h	17364;"	d
RTL8370_METER53_EXCEED_OFFSET	rtl8370_reg.h	17363;"	d
RTL8370_METER53_IFG_MASK	rtl8370_reg.h	17500;"	d
RTL8370_METER53_IFG_OFFSET	rtl8370_reg.h	17499;"	d
RTL8370_METER53_MASK	rtl8370_reg.h	14502;"	d
RTL8370_METER53_OFFSET	rtl8370_reg.h	14501;"	d
RTL8370_METER53_RATE_CTRL1_MASK	rtl8370_reg.h	17040;"	d
RTL8370_METER53_RATE_CTRL1_OFFSET	rtl8370_reg.h	17039;"	d
RTL8370_METER54_EXCEED_MASK	rtl8370_reg.h	17362;"	d
RTL8370_METER54_EXCEED_OFFSET	rtl8370_reg.h	17361;"	d
RTL8370_METER54_IFG_MASK	rtl8370_reg.h	17498;"	d
RTL8370_METER54_IFG_OFFSET	rtl8370_reg.h	17497;"	d
RTL8370_METER54_MASK	rtl8370_reg.h	14500;"	d
RTL8370_METER54_OFFSET	rtl8370_reg.h	14499;"	d
RTL8370_METER54_RATE_CTRL1_MASK	rtl8370_reg.h	17046;"	d
RTL8370_METER54_RATE_CTRL1_OFFSET	rtl8370_reg.h	17045;"	d
RTL8370_METER55_EXCEED_MASK	rtl8370_reg.h	17360;"	d
RTL8370_METER55_EXCEED_OFFSET	rtl8370_reg.h	17359;"	d
RTL8370_METER55_IFG_MASK	rtl8370_reg.h	17496;"	d
RTL8370_METER55_IFG_OFFSET	rtl8370_reg.h	17495;"	d
RTL8370_METER55_MASK	rtl8370_reg.h	14498;"	d
RTL8370_METER55_OFFSET	rtl8370_reg.h	14497;"	d
RTL8370_METER55_RATE_CTRL1_MASK	rtl8370_reg.h	17052;"	d
RTL8370_METER55_RATE_CTRL1_OFFSET	rtl8370_reg.h	17051;"	d
RTL8370_METER56_EXCEED_MASK	rtl8370_reg.h	17358;"	d
RTL8370_METER56_EXCEED_OFFSET	rtl8370_reg.h	17357;"	d
RTL8370_METER56_IFG_MASK	rtl8370_reg.h	17494;"	d
RTL8370_METER56_IFG_OFFSET	rtl8370_reg.h	17493;"	d
RTL8370_METER56_MASK	rtl8370_reg.h	14496;"	d
RTL8370_METER56_OFFSET	rtl8370_reg.h	14495;"	d
RTL8370_METER56_RATE_CTRL1_MASK	rtl8370_reg.h	17058;"	d
RTL8370_METER56_RATE_CTRL1_OFFSET	rtl8370_reg.h	17057;"	d
RTL8370_METER57_EXCEED_MASK	rtl8370_reg.h	17356;"	d
RTL8370_METER57_EXCEED_OFFSET	rtl8370_reg.h	17355;"	d
RTL8370_METER57_IFG_MASK	rtl8370_reg.h	17492;"	d
RTL8370_METER57_IFG_OFFSET	rtl8370_reg.h	17491;"	d
RTL8370_METER57_MASK	rtl8370_reg.h	14494;"	d
RTL8370_METER57_OFFSET	rtl8370_reg.h	14493;"	d
RTL8370_METER57_RATE_CTRL1_MASK	rtl8370_reg.h	17064;"	d
RTL8370_METER57_RATE_CTRL1_OFFSET	rtl8370_reg.h	17063;"	d
RTL8370_METER58_EXCEED_MASK	rtl8370_reg.h	17354;"	d
RTL8370_METER58_EXCEED_OFFSET	rtl8370_reg.h	17353;"	d
RTL8370_METER58_IFG_MASK	rtl8370_reg.h	17490;"	d
RTL8370_METER58_IFG_OFFSET	rtl8370_reg.h	17489;"	d
RTL8370_METER58_MASK	rtl8370_reg.h	14492;"	d
RTL8370_METER58_OFFSET	rtl8370_reg.h	14491;"	d
RTL8370_METER58_RATE_CTRL1_MASK	rtl8370_reg.h	17070;"	d
RTL8370_METER58_RATE_CTRL1_OFFSET	rtl8370_reg.h	17069;"	d
RTL8370_METER59_EXCEED_MASK	rtl8370_reg.h	17352;"	d
RTL8370_METER59_EXCEED_OFFSET	rtl8370_reg.h	17351;"	d
RTL8370_METER59_IFG_MASK	rtl8370_reg.h	17488;"	d
RTL8370_METER59_IFG_OFFSET	rtl8370_reg.h	17487;"	d
RTL8370_METER59_MASK	rtl8370_reg.h	14490;"	d
RTL8370_METER59_OFFSET	rtl8370_reg.h	14489;"	d
RTL8370_METER59_RATE_CTRL1_MASK	rtl8370_reg.h	17076;"	d
RTL8370_METER59_RATE_CTRL1_OFFSET	rtl8370_reg.h	17075;"	d
RTL8370_METER5_EXCEED_MASK	rtl8370_reg.h	17262;"	d
RTL8370_METER5_EXCEED_OFFSET	rtl8370_reg.h	17261;"	d
RTL8370_METER5_IFG_MASK	rtl8370_reg.h	17398;"	d
RTL8370_METER5_IFG_OFFSET	rtl8370_reg.h	17397;"	d
RTL8370_METER5_MASK	rtl8370_reg.h	14400;"	d
RTL8370_METER5_OFFSET	rtl8370_reg.h	14399;"	d
RTL8370_METER5_RATE_CTRL1_MASK	rtl8370_reg.h	16752;"	d
RTL8370_METER5_RATE_CTRL1_OFFSET	rtl8370_reg.h	16751;"	d
RTL8370_METER60_EXCEED_MASK	rtl8370_reg.h	17350;"	d
RTL8370_METER60_EXCEED_OFFSET	rtl8370_reg.h	17349;"	d
RTL8370_METER60_IFG_MASK	rtl8370_reg.h	17486;"	d
RTL8370_METER60_IFG_OFFSET	rtl8370_reg.h	17485;"	d
RTL8370_METER60_MASK	rtl8370_reg.h	14488;"	d
RTL8370_METER60_OFFSET	rtl8370_reg.h	14487;"	d
RTL8370_METER60_RATE_CTRL1_MASK	rtl8370_reg.h	17082;"	d
RTL8370_METER60_RATE_CTRL1_OFFSET	rtl8370_reg.h	17081;"	d
RTL8370_METER61_EXCEED_MASK	rtl8370_reg.h	17348;"	d
RTL8370_METER61_EXCEED_OFFSET	rtl8370_reg.h	17347;"	d
RTL8370_METER61_IFG_MASK	rtl8370_reg.h	17484;"	d
RTL8370_METER61_IFG_OFFSET	rtl8370_reg.h	17483;"	d
RTL8370_METER61_MASK	rtl8370_reg.h	14486;"	d
RTL8370_METER61_OFFSET	rtl8370_reg.h	14485;"	d
RTL8370_METER61_RATE_CTRL1_MASK	rtl8370_reg.h	17088;"	d
RTL8370_METER61_RATE_CTRL1_OFFSET	rtl8370_reg.h	17087;"	d
RTL8370_METER62_EXCEED_MASK	rtl8370_reg.h	17346;"	d
RTL8370_METER62_EXCEED_OFFSET	rtl8370_reg.h	17345;"	d
RTL8370_METER62_IFG_MASK	rtl8370_reg.h	17482;"	d
RTL8370_METER62_IFG_OFFSET	rtl8370_reg.h	17481;"	d
RTL8370_METER62_MASK	rtl8370_reg.h	14484;"	d
RTL8370_METER62_OFFSET	rtl8370_reg.h	14483;"	d
RTL8370_METER62_RATE_CTRL1_MASK	rtl8370_reg.h	17094;"	d
RTL8370_METER62_RATE_CTRL1_OFFSET	rtl8370_reg.h	17093;"	d
RTL8370_METER63_EXCEED_MASK	rtl8370_reg.h	17344;"	d
RTL8370_METER63_EXCEED_OFFSET	rtl8370_reg.h	17343;"	d
RTL8370_METER63_IFG_MASK	rtl8370_reg.h	17480;"	d
RTL8370_METER63_IFG_OFFSET	rtl8370_reg.h	17479;"	d
RTL8370_METER63_MASK	rtl8370_reg.h	14482;"	d
RTL8370_METER63_OFFSET	rtl8370_reg.h	14481;"	d
RTL8370_METER63_RATE_CTRL1_MASK	rtl8370_reg.h	17100;"	d
RTL8370_METER63_RATE_CTRL1_OFFSET	rtl8370_reg.h	17099;"	d
RTL8370_METER64_MASK	rtl8370_reg.h	14546;"	d
RTL8370_METER64_OFFSET	rtl8370_reg.h	14545;"	d
RTL8370_METER65_MASK	rtl8370_reg.h	14544;"	d
RTL8370_METER65_OFFSET	rtl8370_reg.h	14543;"	d
RTL8370_METER66_MASK	rtl8370_reg.h	14542;"	d
RTL8370_METER66_OFFSET	rtl8370_reg.h	14541;"	d
RTL8370_METER67_MASK	rtl8370_reg.h	14540;"	d
RTL8370_METER67_OFFSET	rtl8370_reg.h	14539;"	d
RTL8370_METER68_MASK	rtl8370_reg.h	14538;"	d
RTL8370_METER68_OFFSET	rtl8370_reg.h	14537;"	d
RTL8370_METER69_MASK	rtl8370_reg.h	14536;"	d
RTL8370_METER69_OFFSET	rtl8370_reg.h	14535;"	d
RTL8370_METER6_EXCEED_MASK	rtl8370_reg.h	17260;"	d
RTL8370_METER6_EXCEED_OFFSET	rtl8370_reg.h	17259;"	d
RTL8370_METER6_IFG_MASK	rtl8370_reg.h	17396;"	d
RTL8370_METER6_IFG_OFFSET	rtl8370_reg.h	17395;"	d
RTL8370_METER6_MASK	rtl8370_reg.h	14398;"	d
RTL8370_METER6_OFFSET	rtl8370_reg.h	14397;"	d
RTL8370_METER6_RATE_CTRL1_MASK	rtl8370_reg.h	16758;"	d
RTL8370_METER6_RATE_CTRL1_OFFSET	rtl8370_reg.h	16757;"	d
RTL8370_METER70_MASK	rtl8370_reg.h	14534;"	d
RTL8370_METER70_OFFSET	rtl8370_reg.h	14533;"	d
RTL8370_METER71_MASK	rtl8370_reg.h	14532;"	d
RTL8370_METER71_OFFSET	rtl8370_reg.h	14531;"	d
RTL8370_METER72_MASK	rtl8370_reg.h	14530;"	d
RTL8370_METER72_OFFSET	rtl8370_reg.h	14529;"	d
RTL8370_METER73_MASK	rtl8370_reg.h	14528;"	d
RTL8370_METER73_OFFSET	rtl8370_reg.h	14527;"	d
RTL8370_METER74_MASK	rtl8370_reg.h	14526;"	d
RTL8370_METER74_OFFSET	rtl8370_reg.h	14525;"	d
RTL8370_METER75_MASK	rtl8370_reg.h	14524;"	d
RTL8370_METER75_OFFSET	rtl8370_reg.h	14523;"	d
RTL8370_METER76_MASK	rtl8370_reg.h	14522;"	d
RTL8370_METER76_OFFSET	rtl8370_reg.h	14521;"	d
RTL8370_METER77_MASK	rtl8370_reg.h	14520;"	d
RTL8370_METER77_OFFSET	rtl8370_reg.h	14519;"	d
RTL8370_METER78_MASK	rtl8370_reg.h	14518;"	d
RTL8370_METER78_OFFSET	rtl8370_reg.h	14517;"	d
RTL8370_METER79_MASK	rtl8370_reg.h	14516;"	d
RTL8370_METER79_OFFSET	rtl8370_reg.h	14515;"	d
RTL8370_METER7_EXCEED_MASK	rtl8370_reg.h	17258;"	d
RTL8370_METER7_EXCEED_OFFSET	rtl8370_reg.h	17257;"	d
RTL8370_METER7_IFG_MASK	rtl8370_reg.h	17394;"	d
RTL8370_METER7_IFG_OFFSET	rtl8370_reg.h	17393;"	d
RTL8370_METER7_MASK	rtl8370_reg.h	14396;"	d
RTL8370_METER7_OFFSET	rtl8370_reg.h	14395;"	d
RTL8370_METER7_RATE_CTRL1_MASK	rtl8370_reg.h	16764;"	d
RTL8370_METER7_RATE_CTRL1_OFFSET	rtl8370_reg.h	16763;"	d
RTL8370_METER80_MASK	rtl8370_reg.h	14580;"	d
RTL8370_METER80_OFFSET	rtl8370_reg.h	14579;"	d
RTL8370_METER81_MASK	rtl8370_reg.h	14578;"	d
RTL8370_METER81_OFFSET	rtl8370_reg.h	14577;"	d
RTL8370_METER82_MASK	rtl8370_reg.h	14576;"	d
RTL8370_METER82_OFFSET	rtl8370_reg.h	14575;"	d
RTL8370_METER83_MASK	rtl8370_reg.h	14574;"	d
RTL8370_METER83_OFFSET	rtl8370_reg.h	14573;"	d
RTL8370_METER84_MASK	rtl8370_reg.h	14572;"	d
RTL8370_METER84_OFFSET	rtl8370_reg.h	14571;"	d
RTL8370_METER85_MASK	rtl8370_reg.h	14570;"	d
RTL8370_METER85_OFFSET	rtl8370_reg.h	14569;"	d
RTL8370_METER86_MASK	rtl8370_reg.h	14568;"	d
RTL8370_METER86_OFFSET	rtl8370_reg.h	14567;"	d
RTL8370_METER87_MASK	rtl8370_reg.h	14566;"	d
RTL8370_METER87_OFFSET	rtl8370_reg.h	14565;"	d
RTL8370_METER88_MASK	rtl8370_reg.h	14564;"	d
RTL8370_METER88_OFFSET	rtl8370_reg.h	14563;"	d
RTL8370_METER89_MASK	rtl8370_reg.h	14562;"	d
RTL8370_METER89_OFFSET	rtl8370_reg.h	14561;"	d
RTL8370_METER8_EXCEED_MASK	rtl8370_reg.h	17256;"	d
RTL8370_METER8_EXCEED_OFFSET	rtl8370_reg.h	17255;"	d
RTL8370_METER8_IFG_MASK	rtl8370_reg.h	17392;"	d
RTL8370_METER8_IFG_OFFSET	rtl8370_reg.h	17391;"	d
RTL8370_METER8_MASK	rtl8370_reg.h	14394;"	d
RTL8370_METER8_OFFSET	rtl8370_reg.h	14393;"	d
RTL8370_METER8_RATE_CTRL1_MASK	rtl8370_reg.h	16770;"	d
RTL8370_METER8_RATE_CTRL1_OFFSET	rtl8370_reg.h	16769;"	d
RTL8370_METER90_MASK	rtl8370_reg.h	14560;"	d
RTL8370_METER90_OFFSET	rtl8370_reg.h	14559;"	d
RTL8370_METER91_MASK	rtl8370_reg.h	14558;"	d
RTL8370_METER91_OFFSET	rtl8370_reg.h	14557;"	d
RTL8370_METER92_MASK	rtl8370_reg.h	14556;"	d
RTL8370_METER92_OFFSET	rtl8370_reg.h	14555;"	d
RTL8370_METER93_MASK	rtl8370_reg.h	14554;"	d
RTL8370_METER93_OFFSET	rtl8370_reg.h	14553;"	d
RTL8370_METER94_MASK	rtl8370_reg.h	14552;"	d
RTL8370_METER94_OFFSET	rtl8370_reg.h	14551;"	d
RTL8370_METER95_MASK	rtl8370_reg.h	14550;"	d
RTL8370_METER95_OFFSET	rtl8370_reg.h	14549;"	d
RTL8370_METER96_MASK	rtl8370_reg.h	14614;"	d
RTL8370_METER96_OFFSET	rtl8370_reg.h	14613;"	d
RTL8370_METER97_MASK	rtl8370_reg.h	14612;"	d
RTL8370_METER97_OFFSET	rtl8370_reg.h	14611;"	d
RTL8370_METER98_MASK	rtl8370_reg.h	14610;"	d
RTL8370_METER98_OFFSET	rtl8370_reg.h	14609;"	d
RTL8370_METER99_MASK	rtl8370_reg.h	14608;"	d
RTL8370_METER99_OFFSET	rtl8370_reg.h	14607;"	d
RTL8370_METER9_EXCEED_MASK	rtl8370_reg.h	17254;"	d
RTL8370_METER9_EXCEED_OFFSET	rtl8370_reg.h	17253;"	d
RTL8370_METER9_IFG_MASK	rtl8370_reg.h	17390;"	d
RTL8370_METER9_IFG_OFFSET	rtl8370_reg.h	17389;"	d
RTL8370_METER9_MASK	rtl8370_reg.h	14392;"	d
RTL8370_METER9_OFFSET	rtl8370_reg.h	14391;"	d
RTL8370_METER9_RATE_CTRL1_MASK	rtl8370_reg.h	16776;"	d
RTL8370_METER9_RATE_CTRL1_OFFSET	rtl8370_reg.h	16775;"	d
RTL8370_METERIDXMAX	rtl8370_asicdrv_vlan.h	12;"	d
RTL8370_METERMAX	rtl8370_asicdrv.h	32;"	d
RTL8370_METERNO	rtl8370_asicdrv.h	31;"	d
RTL8370_METER_BUCKET_SIZE_BASE	rtl8370_base.h	518;"	d
RTL8370_METER_BUCKET_SIZE_REG	rtl8370_base.h	519;"	d
RTL8370_METER_CTRL1_MASK	rtl8370_reg.h	17238;"	d
RTL8370_METER_CTRL1_OFFSET	rtl8370_reg.h	17237;"	d
RTL8370_METER_EXCEED_MASK	rtl8370_base.h	532;"	d
RTL8370_METER_EXCEED_OFFSET	rtl8370_base.h	531;"	d
RTL8370_METER_IFG_CTRL_BASE	rtl8370_base.h	534;"	d
RTL8370_METER_IFG_CTRL_REG	rtl8370_base.h	535;"	d
RTL8370_METER_IFG_MASK	rtl8370_base.h	537;"	d
RTL8370_METER_IFG_OFFSET	rtl8370_base.h	536;"	d
RTL8370_METER_OP_MASK	rtl8370_reg.h	17232;"	d
RTL8370_METER_OP_OFFSET	rtl8370_reg.h	17231;"	d
RTL8370_METER_OVERRATE_INDICATOR_BASE	rtl8370_base.h	529;"	d
RTL8370_METER_OVERRATE_INDICATOR_REG	rtl8370_base.h	530;"	d
RTL8370_METER_RATE_BASE	rtl8370_base.h	515;"	d
RTL8370_METER_RATE_REG	rtl8370_base.h	516;"	d
RTL8370_METER_TICK_MASK	rtl8370_reg.h	17234;"	d
RTL8370_METER_TICK_OFFSET	rtl8370_reg.h	17233;"	d
RTL8370_MIBCOUNTER	rtl8370_asicdrv_mib.h	/^enum RTL8370_MIBCOUNTER{$/;"	g
RTL8370_MIBS_NUMBER	rtl8370_asicdrv_mib.h	/^	RTL8370_MIBS_NUMBER,$/;"	e	enum:RTL8370_MIBCOUNTER
RTL8370_MIB_ADDRESS_MASK	rtl8370_reg.h	14276;"	d
RTL8370_MIB_ADDRESS_OFFSET	rtl8370_reg.h	14275;"	d
RTL8370_MIB_ADDRESS_REG	rtl8370_base.h	383;"	d
RTL8370_MIB_COUNTER_BASE_REG	rtl8370_base.h	381;"	d
RTL8370_MIB_CTRL_REG	rtl8370_base.h	385;"	d
RTL8370_MIB_LEARNENTRYDISCARD_OFFSET	rtl8370_asicdrv_mib.h	7;"	d
RTL8370_MIB_PORT07_MASK	rtl8370_base.h	386;"	d
RTL8370_MIB_PORT815_MASK	rtl8370_base.h	387;"	d
RTL8370_MIB_PORT_OFFSET	rtl8370_asicdrv_mib.h	6;"	d
RTL8370_MIRROR_CTRL_DUMMY_0_MASK	rtl8370_reg.h	15094;"	d
RTL8370_MIRROR_CTRL_DUMMY_0_OFFSET	rtl8370_reg.h	15093;"	d
RTL8370_MIRROR_CTRL_DUMMY_1_MASK	rtl8370_reg.h	15102;"	d
RTL8370_MIRROR_CTRL_DUMMY_1_OFFSET	rtl8370_reg.h	15101;"	d
RTL8370_MIRROR_CTRL_REG	rtl8370_base.h	443;"	d
RTL8370_MIRROR_ISO_MASK	rtl8370_reg.h	15096;"	d
RTL8370_MIRROR_ISO_OFFSET	rtl8370_reg.h	15095;"	d
RTL8370_MIRROR_MONITOR_PORT_MASK	rtl8370_reg.h	15104;"	d
RTL8370_MIRROR_MONITOR_PORT_OFFSET	rtl8370_reg.h	15103;"	d
RTL8370_MIRROR_PRIORITY_MASK	rtl8370_reg.h	8530;"	d
RTL8370_MIRROR_PRIORITY_OFFSET	rtl8370_reg.h	8529;"	d
RTL8370_MIRROR_RX_MASK	rtl8370_reg.h	15100;"	d
RTL8370_MIRROR_RX_OFFSET	rtl8370_reg.h	15099;"	d
RTL8370_MIRROR_SOURCE_PORT_MASK	rtl8370_reg.h	15106;"	d
RTL8370_MIRROR_SOURCE_PORT_OFFSET	rtl8370_reg.h	15105;"	d
RTL8370_MIRROR_TX_MASK	rtl8370_reg.h	15098;"	d
RTL8370_MIRROR_TX_OFFSET	rtl8370_reg.h	15097;"	d
RTL8370_MISCELLANEOUS_CONFIGURE0_DUMMY_0_MASK	rtl8370_reg.h	15762;"	d
RTL8370_MISCELLANEOUS_CONFIGURE0_DUMMY_0_OFFSET	rtl8370_reg.h	15761;"	d
RTL8370_MISCELLANEOUS_CONFIGURE1_DUMMY_0_MASK	rtl8370_reg.h	15792;"	d
RTL8370_MISCELLANEOUS_CONFIGURE1_DUMMY_0_OFFSET	rtl8370_reg.h	15791;"	d
RTL8370_MLD_PPPOE_TRAP_MASK	rtl8370_reg.h	7604;"	d
RTL8370_MLD_PPPOE_TRAP_OFFSET	rtl8370_reg.h	7603;"	d
RTL8370_MLD_TRAP_MASK	rtl8370_reg.h	7608;"	d
RTL8370_MLD_TRAP_OFFSET	rtl8370_reg.h	7607;"	d
RTL8370_MODE_DEBUG_PACKAGE_MASK	rtl8370_reg.h	15646;"	d
RTL8370_MODE_DEBUG_PACKAGE_OFFSET	rtl8370_reg.h	15645;"	d
RTL8370_MSTIMAX	rtl8370_asicdrv.h	29;"	d
RTL8370_MST_MODE_MASK	rtl8370_reg.h	16558;"	d
RTL8370_MST_MODE_OFFSET	rtl8370_reg.h	16557;"	d
RTL8370_NIC_ARPPE_MASK	rtl8370_reg.h	18065;"	d
RTL8370_NIC_ARPPE_OFFSET	rtl8370_reg.h	18064;"	d
RTL8370_NIC_CRXCPRH_MASK	rtl8370_reg.h	18197;"	d
RTL8370_NIC_CRXCPRH_OFFSET	rtl8370_reg.h	18196;"	d
RTL8370_NIC_CRXCPRL_MASK	rtl8370_reg.h	18193;"	d
RTL8370_NIC_CRXCPRL_OFFSET	rtl8370_reg.h	18192;"	d
RTL8370_NIC_CTXCPRL_MASK	rtl8370_reg.h	18201;"	d
RTL8370_NIC_CTXCPRL_OFFSET	rtl8370_reg.h	18200;"	d
RTL8370_NIC_CTXPCRH_MASK	rtl8370_reg.h	18205;"	d
RTL8370_NIC_CTXPCRH_OFFSET	rtl8370_reg.h	18204;"	d
RTL8370_NIC_ENABLE_MASK	rtl8370_reg.h	15768;"	d
RTL8370_NIC_ENABLE_OFFSET	rtl8370_reg.h	15767;"	d
RTL8370_NIC_HFMPE_MASK	rtl8370_reg.h	18055;"	d
RTL8370_NIC_HFMPE_OFFSET	rtl8370_reg.h	18054;"	d
RTL8370_NIC_HFPPE_MASK	rtl8370_reg.h	18053;"	d
RTL8370_NIC_HFPPE_OFFSET	rtl8370_reg.h	18052;"	d
RTL8370_NIC_LBE_MASK	rtl8370_reg.h	18081;"	d
RTL8370_NIC_LBE_OFFSET	rtl8370_reg.h	18080;"	d
RTL8370_NIC_MHR0_MASK	rtl8370_reg.h	18095;"	d
RTL8370_NIC_MHR0_OFFSET	rtl8370_reg.h	18094;"	d
RTL8370_NIC_MHR1_MASK	rtl8370_reg.h	18099;"	d
RTL8370_NIC_MHR1_OFFSET	rtl8370_reg.h	18098;"	d
RTL8370_NIC_MHR2_MASK	rtl8370_reg.h	18103;"	d
RTL8370_NIC_MHR2_OFFSET	rtl8370_reg.h	18102;"	d
RTL8370_NIC_MHR3_MASK	rtl8370_reg.h	18107;"	d
RTL8370_NIC_MHR3_OFFSET	rtl8370_reg.h	18106;"	d
RTL8370_NIC_MHR4_MASK	rtl8370_reg.h	18111;"	d
RTL8370_NIC_MHR4_OFFSET	rtl8370_reg.h	18110;"	d
RTL8370_NIC_MHR5_MASK	rtl8370_reg.h	18115;"	d
RTL8370_NIC_MHR5_OFFSET	rtl8370_reg.h	18114;"	d
RTL8370_NIC_MHR6_MASK	rtl8370_reg.h	18119;"	d
RTL8370_NIC_MHR6_OFFSET	rtl8370_reg.h	18118;"	d
RTL8370_NIC_MHR7_MASK	rtl8370_reg.h	18123;"	d
RTL8370_NIC_MHR7_OFFSET	rtl8370_reg.h	18122;"	d
RTL8370_NIC_PAHR0_MASK	rtl8370_reg.h	18127;"	d
RTL8370_NIC_PAHR0_OFFSET	rtl8370_reg.h	18126;"	d
RTL8370_NIC_PAHR1_MASK	rtl8370_reg.h	18131;"	d
RTL8370_NIC_PAHR1_OFFSET	rtl8370_reg.h	18130;"	d
RTL8370_NIC_PAHR2_MASK	rtl8370_reg.h	18135;"	d
RTL8370_NIC_PAHR2_OFFSET	rtl8370_reg.h	18134;"	d
RTL8370_NIC_PAHR3_MASK	rtl8370_reg.h	18139;"	d
RTL8370_NIC_PAHR3_OFFSET	rtl8370_reg.h	18138;"	d
RTL8370_NIC_PAHR4_MASK	rtl8370_reg.h	18143;"	d
RTL8370_NIC_PAHR4_OFFSET	rtl8370_reg.h	18142;"	d
RTL8370_NIC_PAHR5_MASK	rtl8370_reg.h	18147;"	d
RTL8370_NIC_PAHR5_OFFSET	rtl8370_reg.h	18146;"	d
RTL8370_NIC_PAHR6_MASK	rtl8370_reg.h	18151;"	d
RTL8370_NIC_PAHR6_OFFSET	rtl8370_reg.h	18150;"	d
RTL8370_NIC_PAHR7_MASK	rtl8370_reg.h	18155;"	d
RTL8370_NIC_PAHR7_OFFSET	rtl8370_reg.h	18154;"	d
RTL8370_NIC_RCRCEPE_MASK	rtl8370_reg.h	18073;"	d
RTL8370_NIC_RCRCEPE_OFFSET	rtl8370_reg.h	18072;"	d
RTL8370_NIC_RL3CEPE_MASK	rtl8370_reg.h	18071;"	d
RTL8370_NIC_RL3CEPE_OFFSET	rtl8370_reg.h	18070;"	d
RTL8370_NIC_RL4CEPE_MASK	rtl8370_reg.h	18069;"	d
RTL8370_NIC_RL4CEPE_OFFSET	rtl8370_reg.h	18068;"	d
RTL8370_NIC_RMCRC_MASK	rtl8370_reg.h	18075;"	d
RTL8370_NIC_RMCRC_OFFSET	rtl8370_reg.h	18074;"	d
RTL8370_NIC_RST_MASK	rtl8370_reg.h	16006;"	d
RTL8370_NIC_RST_OFFSET	rtl8370_reg.h	16005;"	d
RTL8370_NIC_RXAPE_MASK	rtl8370_reg.h	18063;"	d
RTL8370_NIC_RXAPE_OFFSET	rtl8370_reg.h	18062;"	d
RTL8370_NIC_RXBPE_MASK	rtl8370_reg.h	18057;"	d
RTL8370_NIC_RXBPE_OFFSET	rtl8370_reg.h	18056;"	d
RTL8370_NIC_RXBUE_MASK	rtl8370_reg.h	18043;"	d
RTL8370_NIC_RXBUE_OFFSET	rtl8370_reg.h	18042;"	d
RTL8370_NIC_RXBUS_MASK	rtl8370_reg.h	18027;"	d
RTL8370_NIC_RXBUS_OFFSET	rtl8370_reg.h	18026;"	d
RTL8370_NIC_RXCMDR_MASK	rtl8370_reg.h	18013;"	d
RTL8370_NIC_RXCMDR_OFFSET	rtl8370_reg.h	18012;"	d
RTL8370_NIC_RXENABLE_MASK	rtl8370_reg.h	18077;"	d
RTL8370_NIC_RXENABLE_OFFSET	rtl8370_reg.h	18076;"	d
RTL8370_NIC_RXFST_MASK	rtl8370_reg.h	18173;"	d
RTL8370_NIC_RXFST_OFFSET	rtl8370_reg.h	18172;"	d
RTL8370_NIC_RXIE_MASK	rtl8370_reg.h	18037;"	d
RTL8370_NIC_RXIE_OFFSET	rtl8370_reg.h	18036;"	d
RTL8370_NIC_RXIS_MASK	rtl8370_reg.h	18021;"	d
RTL8370_NIC_RXIS_OFFSET	rtl8370_reg.h	18020;"	d
RTL8370_NIC_RXMBTRH_MASK	rtl8370_reg.h	18181;"	d
RTL8370_NIC_RXMBTRH_OFFSET	rtl8370_reg.h	18180;"	d
RTL8370_NIC_RXMBTRL_MASK	rtl8370_reg.h	18177;"	d
RTL8370_NIC_RXMBTRL_OFFSET	rtl8370_reg.h	18176;"	d
RTL8370_NIC_RXMIE_MASK	rtl8370_reg.h	18047;"	d
RTL8370_NIC_RXMIE_OFFSET	rtl8370_reg.h	18046;"	d
RTL8370_NIC_RXMIS_MASK	rtl8370_reg.h	18031;"	d
RTL8370_NIC_RXMIS_OFFSET	rtl8370_reg.h	18030;"	d
RTL8370_NIC_RXMPE_MASK	rtl8370_reg.h	18059;"	d
RTL8370_NIC_RXMPE_OFFSET	rtl8370_reg.h	18058;"	d
RTL8370_NIC_RXMPTR_MASK	rtl8370_reg.h	18185;"	d
RTL8370_NIC_RXMPTR_OFFSET	rtl8370_reg.h	18184;"	d
RTL8370_NIC_RXMTU_MASK	rtl8370_reg.h	18089;"	d
RTL8370_NIC_RXMTU_OFFSET	rtl8370_reg.h	18088;"	d
RTL8370_NIC_RXPPS_MASK	rtl8370_reg.h	18061;"	d
RTL8370_NIC_RXPPS_OFFSET	rtl8370_reg.h	18060;"	d
RTL8370_NIC_RXRDRH_MASK	rtl8370_reg.h	18001;"	d
RTL8370_NIC_RXRDRH_OFFSET	rtl8370_reg.h	18000;"	d
RTL8370_NIC_RXRDRL_MASK	rtl8370_reg.h	17997;"	d
RTL8370_NIC_RXRDRL_OFFSET	rtl8370_reg.h	17996;"	d
RTL8370_NIC_RXSTOPH_MASK	rtl8370_reg.h	18171;"	d
RTL8370_NIC_RXSTOPH_OFFSET	rtl8370_reg.h	18170;"	d
RTL8370_NIC_RXSTOPRL_MASK	rtl8370_reg.h	18167;"	d
RTL8370_NIC_RXSTOPRL_OFFSET	rtl8370_reg.h	18166;"	d
RTL8370_NIC_SRST_MASK	rtl8370_reg.h	18091;"	d
RTL8370_NIC_SRST_OFFSET	rtl8370_reg.h	18090;"	d
RTL8370_NIC_SRXCURPKTRH_MASK	rtl8370_reg.h	18213;"	d
RTL8370_NIC_SRXCURPKTRH_OFFSET	rtl8370_reg.h	18212;"	d
RTL8370_NIC_SRXCURPKTRL_MASK	rtl8370_reg.h	18209;"	d
RTL8370_NIC_SRXCURPKTRL_OFFSET	rtl8370_reg.h	18208;"	d
RTL8370_NIC_STXCURPKTRH_MASK	rtl8370_reg.h	18221;"	d
RTL8370_NIC_STXCURPKTRH_OFFSET	rtl8370_reg.h	18220;"	d
RTL8370_NIC_STXCURPKTRL_MASK	rtl8370_reg.h	18217;"	d
RTL8370_NIC_STXCURPKTRL_OFFSET	rtl8370_reg.h	18216;"	d
RTL8370_NIC_STXCURUNITRH_MASK	rtl8370_reg.h	18237;"	d
RTL8370_NIC_STXCURUNITRH_OFFSET	rtl8370_reg.h	18236;"	d
RTL8370_NIC_STXCURUNITRL_MASK	rtl8370_reg.h	18233;"	d
RTL8370_NIC_STXCURUNITRL_OFFSET	rtl8370_reg.h	18232;"	d
RTL8370_NIC_STXPKTLENRH_MASK	rtl8370_reg.h	18229;"	d
RTL8370_NIC_STXPKTLENRH_OFFSET	rtl8370_reg.h	18228;"	d
RTL8370_NIC_STXPKTLENRL_MASK	rtl8370_reg.h	18225;"	d
RTL8370_NIC_STXPKTLENRL_OFFSET	rtl8370_reg.h	18224;"	d
RTL8370_NIC_T0TR_MASK	rtl8370_reg.h	18189;"	d
RTL8370_NIC_T0TR_OFFSET	rtl8370_reg.h	18188;"	d
RTL8370_NIC_TXASRH_MASK	rtl8370_reg.h	18009;"	d
RTL8370_NIC_TXASRH_OFFSET	rtl8370_reg.h	18008;"	d
RTL8370_NIC_TXASRL_MASK	rtl8370_reg.h	18005;"	d
RTL8370_NIC_TXASRL_OFFSET	rtl8370_reg.h	18004;"	d
RTL8370_NIC_TXBOE_MASK	rtl8370_reg.h	18045;"	d
RTL8370_NIC_TXBOE_OFFSET	rtl8370_reg.h	18044;"	d
RTL8370_NIC_TXBOS_MASK	rtl8370_reg.h	18029;"	d
RTL8370_NIC_TXBOS_OFFSET	rtl8370_reg.h	18028;"	d
RTL8370_NIC_TXCMDR_MASK	rtl8370_reg.h	18017;"	d
RTL8370_NIC_TXCMDR_OFFSET	rtl8370_reg.h	18016;"	d
RTL8370_NIC_TXEE_MASK	rtl8370_reg.h	18041;"	d
RTL8370_NIC_TXEE_OFFSET	rtl8370_reg.h	18040;"	d
RTL8370_NIC_TXENABLE_MASK	rtl8370_reg.h	18085;"	d
RTL8370_NIC_TXENABLE_OFFSET	rtl8370_reg.h	18084;"	d
RTL8370_NIC_TXES_MASK	rtl8370_reg.h	18025;"	d
RTL8370_NIC_TXES_OFFSET	rtl8370_reg.h	18024;"	d
RTL8370_NIC_TXIE_MASK	rtl8370_reg.h	18039;"	d
RTL8370_NIC_TXIE_OFFSET	rtl8370_reg.h	18038;"	d
RTL8370_NIC_TXIS_MASK	rtl8370_reg.h	18023;"	d
RTL8370_NIC_TXIS_OFFSET	rtl8370_reg.h	18022;"	d
RTL8370_NIC_TXMFM_MASK	rtl8370_reg.h	18083;"	d
RTL8370_NIC_TXMFM_OFFSET	rtl8370_reg.h	18082;"	d
RTL8370_NIC_TXNLE_MASK	rtl8370_reg.h	18049;"	d
RTL8370_NIC_TXNLE_OFFSET	rtl8370_reg.h	18048;"	d
RTL8370_NIC_TXNLS_MASK	rtl8370_reg.h	18033;"	d
RTL8370_NIC_TXNLS_OFFSET	rtl8370_reg.h	18032;"	d
RTL8370_NIC_TXSTOPRH_MASK	rtl8370_reg.h	18163;"	d
RTL8370_NIC_TXSTOPRH_OFFSET	rtl8370_reg.h	18162;"	d
RTL8370_NIC_TXSTOPRL_MASK	rtl8370_reg.h	18159;"	d
RTL8370_NIC_TXSTOPRL_OFFSET	rtl8370_reg.h	18158;"	d
RTL8370_NO_ACK_CLRPS_MASK	rtl8370_reg.h	16690;"	d
RTL8370_NO_ACK_CLRPS_OFFSET	rtl8370_reg.h	16689;"	d
RTL8370_NO_ACK_LAT_MASK	rtl8370_reg.h	16688;"	d
RTL8370_NO_ACK_LAT_OFFSET	rtl8370_reg.h	16687;"	d
RTL8370_OAM_CTRL_MASK	rtl8370_reg.h	9648;"	d
RTL8370_OAM_CTRL_OFFSET	rtl8370_reg.h	9647;"	d
RTL8370_OAM_CTRL_REG	rtl8370_base.h	345;"	d
RTL8370_OAM_MULTIPLEXER_BASE	rtl8370_base.h	340;"	d
RTL8370_OAM_MULTIPLEXER_MASK	rtl8370_base.h	343;"	d
RTL8370_OAM_MULTIPLEXER_OFFSET	rtl8370_base.h	342;"	d
RTL8370_OAM_MULTIPLEXER_REG	rtl8370_base.h	341;"	d
RTL8370_OAM_PARSER_BASE	rtl8370_base.h	335;"	d
RTL8370_OAM_PARSER_MASK	rtl8370_base.h	338;"	d
RTL8370_OAM_PARSER_OFFSET	rtl8370_base.h	337;"	d
RTL8370_OAM_PARSER_REG	rtl8370_base.h	336;"	d
RTL8370_OAM_PRIOIRTY_MASK	rtl8370_reg.h	8090;"	d
RTL8370_OAM_PRIOIRTY_OFFSET	rtl8370_reg.h	8089;"	d
RTL8370_OLD_RRCP_AUTHKEY	rtl8370_asicdrv_rrcp.c	25;"	d	file:
RTL8370_OLD_RRCP_CTRL	rtl8370_asicdrv_rrcp.c	23;"	d	file:
RTL8370_OLD_RRCP_PRIKEY	rtl8370_asicdrv_rrcp.c	26;"	d	file:
RTL8370_OLD_RRCP_TPMSK	rtl8370_asicdrv_rrcp.c	24;"	d	file:
RTL8370_OLT_ENABLE_MASK	rtl8370_reg.h	15772;"	d
RTL8370_OLT_ENABLE_OFFSET	rtl8370_reg.h	15771;"	d
RTL8370_ORG_COL_MASK	rtl8370_reg.h	15692;"	d
RTL8370_ORG_COL_OFFSET	rtl8370_reg.h	15691;"	d
RTL8370_ORG_CRS_MASK	rtl8370_reg.h	15694;"	d
RTL8370_ORG_CRS_OFFSET	rtl8370_reg.h	15693;"	d
RTL8370_P0_REF_SD_MASK	rtl8370_reg.h	16550;"	d
RTL8370_P0_REF_SD_OFFSET	rtl8370_reg.h	16549;"	d
RTL8370_P0_TX10M_SEL_MASK	rtl8370_reg.h	16592;"	d
RTL8370_P0_TX10M_SEL_OFFSET	rtl8370_reg.h	16591;"	d
RTL8370_P0_TX11M_SEL_MASK	rtl8370_reg.h	16588;"	d
RTL8370_P0_TX11M_SEL_OFFSET	rtl8370_reg.h	16587;"	d
RTL8370_P0_TX12M_SEL_MASK	rtl8370_reg.h	16602;"	d
RTL8370_P0_TX12M_SEL_OFFSET	rtl8370_reg.h	16601;"	d
RTL8370_P0_TX13M_SEL_MASK	rtl8370_reg.h	16598;"	d
RTL8370_P0_TX13M_SEL_OFFSET	rtl8370_reg.h	16597;"	d
RTL8370_P1_REF_SD_MASK	rtl8370_reg.h	16548;"	d
RTL8370_P1_REF_SD_OFFSET	rtl8370_reg.h	16547;"	d
RTL8370_P1_TX10M_SEL_MASK	rtl8370_reg.h	16590;"	d
RTL8370_P1_TX10M_SEL_OFFSET	rtl8370_reg.h	16589;"	d
RTL8370_P1_TX11M_SEL_MASK	rtl8370_reg.h	16586;"	d
RTL8370_P1_TX11M_SEL_OFFSET	rtl8370_reg.h	16585;"	d
RTL8370_P1_TX12M_SEL_MASK	rtl8370_reg.h	16600;"	d
RTL8370_P1_TX12M_SEL_OFFSET	rtl8370_reg.h	16599;"	d
RTL8370_P1_TX13M_SEL_MASK	rtl8370_reg.h	16596;"	d
RTL8370_P1_TX13M_SEL_OFFSET	rtl8370_reg.h	16595;"	d
RTL8370_P2_REF_SD_MASK	rtl8370_reg.h	16546;"	d
RTL8370_P2_REF_SD_OFFSET	rtl8370_reg.h	16545;"	d
RTL8370_P3_REF_SD_BIT0_MASK	rtl8370_reg.h	16544;"	d
RTL8370_P3_REF_SD_BIT0_OFFSET	rtl8370_reg.h	16543;"	d
RTL8370_P3_REF_SD_BIT1_MASK	rtl8370_reg.h	16582;"	d
RTL8370_P3_REF_SD_BIT1_OFFSET	rtl8370_reg.h	16581;"	d
RTL8370_P4_REF_SD_MASK	rtl8370_reg.h	16580;"	d
RTL8370_P4_REF_SD_OFFSET	rtl8370_reg.h	16579;"	d
RTL8370_P5_REF_SD_MASK	rtl8370_reg.h	16578;"	d
RTL8370_P5_REF_SD_OFFSET	rtl8370_reg.h	16577;"	d
RTL8370_P6_REF_SD_MASK	rtl8370_reg.h	16576;"	d
RTL8370_P6_REF_SD_OFFSET	rtl8370_reg.h	16575;"	d
RTL8370_P7_REF_SD_MASK	rtl8370_reg.h	16574;"	d
RTL8370_P7_REF_SD_OFFSET	rtl8370_reg.h	16573;"	d
RTL8370_PAGEMETER_PORT0_CTRL1_MASK	rtl8370_reg.h	106;"	d
RTL8370_PAGEMETER_PORT0_CTRL1_OFFSET	rtl8370_reg.h	105;"	d
RTL8370_PAGEMETER_PORT10_CTRL1_MASK	rtl8370_reg.h	1506;"	d
RTL8370_PAGEMETER_PORT10_CTRL1_OFFSET	rtl8370_reg.h	1505;"	d
RTL8370_PAGEMETER_PORT11_CTRL1_MASK	rtl8370_reg.h	1646;"	d
RTL8370_PAGEMETER_PORT11_CTRL1_OFFSET	rtl8370_reg.h	1645;"	d
RTL8370_PAGEMETER_PORT12_CTRL1_MASK	rtl8370_reg.h	1784;"	d
RTL8370_PAGEMETER_PORT12_CTRL1_OFFSET	rtl8370_reg.h	1783;"	d
RTL8370_PAGEMETER_PORT13_CTRL1_MASK	rtl8370_reg.h	1924;"	d
RTL8370_PAGEMETER_PORT13_CTRL1_OFFSET	rtl8370_reg.h	1923;"	d
RTL8370_PAGEMETER_PORT14_CTRL1_MASK	rtl8370_reg.h	2064;"	d
RTL8370_PAGEMETER_PORT14_CTRL1_OFFSET	rtl8370_reg.h	2063;"	d
RTL8370_PAGEMETER_PORT15_CTRL1_MASK	rtl8370_reg.h	2204;"	d
RTL8370_PAGEMETER_PORT15_CTRL1_OFFSET	rtl8370_reg.h	2203;"	d
RTL8370_PAGEMETER_PORT1_CTRL1_MASK	rtl8370_reg.h	246;"	d
RTL8370_PAGEMETER_PORT1_CTRL1_OFFSET	rtl8370_reg.h	245;"	d
RTL8370_PAGEMETER_PORT2_CTRL1_MASK	rtl8370_reg.h	386;"	d
RTL8370_PAGEMETER_PORT2_CTRL1_OFFSET	rtl8370_reg.h	385;"	d
RTL8370_PAGEMETER_PORT3_CTRL1_MASK	rtl8370_reg.h	526;"	d
RTL8370_PAGEMETER_PORT3_CTRL1_OFFSET	rtl8370_reg.h	525;"	d
RTL8370_PAGEMETER_PORT4_CTRL1_MASK	rtl8370_reg.h	666;"	d
RTL8370_PAGEMETER_PORT4_CTRL1_OFFSET	rtl8370_reg.h	665;"	d
RTL8370_PAGEMETER_PORT5_CTRL1_MASK	rtl8370_reg.h	806;"	d
RTL8370_PAGEMETER_PORT5_CTRL1_OFFSET	rtl8370_reg.h	805;"	d
RTL8370_PAGEMETER_PORT6_CTRL1_MASK	rtl8370_reg.h	946;"	d
RTL8370_PAGEMETER_PORT6_CTRL1_OFFSET	rtl8370_reg.h	945;"	d
RTL8370_PAGEMETER_PORT7_CTRL1_MASK	rtl8370_reg.h	1086;"	d
RTL8370_PAGEMETER_PORT7_CTRL1_OFFSET	rtl8370_reg.h	1085;"	d
RTL8370_PAGEMETER_PORT8_CTRL1_MASK	rtl8370_reg.h	1226;"	d
RTL8370_PAGEMETER_PORT8_CTRL1_OFFSET	rtl8370_reg.h	1225;"	d
RTL8370_PAGEMETER_PORT9_CTRL1_MASK	rtl8370_reg.h	1366;"	d
RTL8370_PAGEMETER_PORT9_CTRL1_OFFSET	rtl8370_reg.h	1365;"	d
RTL8370_PAGEMETER_PORT_BASE	rtl8370_base.h	596;"	d
RTL8370_PAGEMETER_PORT_REG	rtl8370_base.h	597;"	d
RTL8370_PAGES_BEFORE_FCDROP_MASK	rtl8370_reg.h	15500;"	d
RTL8370_PAGES_BEFORE_FCDROP_OFFSET	rtl8370_reg.h	15499;"	d
RTL8370_PAGE_NUMBER	rtl8370_asicdrv_fc.h	6;"	d
RTL8370_PARA_LED_IO_EN2_DUMMY_0_MASK	rtl8370_reg.h	18617;"	d
RTL8370_PARA_LED_IO_EN2_DUMMY_0_OFFSET	rtl8370_reg.h	18616;"	d
RTL8370_PATTERN_HIT_MASK	rtl8370_reg.h	16672;"	d
RTL8370_PATTERN_HIT_OFFSET	rtl8370_reg.h	16671;"	d
RTL8370_PAUSE_MAX128_MASK	rtl8370_reg.h	15016;"	d
RTL8370_PAUSE_MAX128_OFFSET	rtl8370_reg.h	15015;"	d
RTL8370_PGEN_DBGGORAM_MASK	rtl8370_reg.h	16644;"	d
RTL8370_PGEN_DBGGORAM_OFFSET	rtl8370_reg.h	16643;"	d
RTL8370_PHYIDMAX	rtl8370_asicdrv.h	40;"	d
RTL8370_PHYNO	rtl8370_asicdrv.h	39;"	d
RTL8370_PHY_AD_DUMMY_0_MASK	rtl8370_reg.h	15818;"	d
RTL8370_PHY_AD_DUMMY_0_OFFSET	rtl8370_reg.h	15817;"	d
RTL8370_PHY_AD_DUMMY_1_MASK	rtl8370_reg.h	15822;"	d
RTL8370_PHY_AD_DUMMY_1_OFFSET	rtl8370_reg.h	15821;"	d
RTL8370_PHY_BASE	rtl8370_asicdrv_phy.h	10;"	d
RTL8370_PHY_BRD_MASK_MASK	rtl8370_reg.h	16126;"	d
RTL8370_PHY_BRD_MASK_OFFSET	rtl8370_reg.h	16125;"	d
RTL8370_PHY_BRD_MODE_MASK	rtl8370_reg.h	16134;"	d
RTL8370_PHY_BRD_MODE_OFFSET	rtl8370_reg.h	16133;"	d
RTL8370_PHY_BUSY_CHECK_COUNTER	rtl8370_asicdrv.h	38;"	d
RTL8370_PHY_BUSY_MASK	rtl8370_reg.h	18691;"	d
RTL8370_PHY_BUSY_OFFSET	rtl8370_reg.h	18690;"	d
RTL8370_PHY_EXTERNALMAX	rtl8370_asicdrv_phy.h	8;"	d
RTL8370_PHY_EXTLED_OFFSET	rtl8370_asicdrv_phy.h	15;"	d
RTL8370_PHY_EXT_BASE	rtl8370_asicdrv_phy.h	11;"	d
RTL8370_PHY_EXT_OFFSET	rtl8370_asicdrv_phy.h	14;"	d
RTL8370_PHY_INTERNALNOMAX	rtl8370_asicdrv_phy.h	6;"	d
RTL8370_PHY_OFFSET	rtl8370_asicdrv_phy.h	13;"	d
RTL8370_PHY_PAGE_ADDRESS	rtl8370_asicdrv_phy.h	17;"	d
RTL8370_PHY_REGNOMAX	rtl8370_asicdrv_phy.h	7;"	d
RTL8370_PKG_CFG_BASE	rtl8370_base.h	605;"	d
RTL8370_PKG_CFG_REG	rtl8370_base.h	606;"	d
RTL8370_PKG_DA_BASE	rtl8370_base.h	608;"	d
RTL8370_PKG_DA_REG	rtl8370_base.h	609;"	d
RTL8370_PKG_LENGTH_BASE	rtl8370_base.h	617;"	d
RTL8370_PKG_LENGTH_REG	rtl8370_base.h	618;"	d
RTL8370_PKG_MAXLENGTH_REG	rtl8370_base.h	621;"	d
RTL8370_PKG_MAXLENTH_BASE	rtl8370_base.h	620;"	d
RTL8370_PKG_NUM_BASE	rtl8370_base.h	614;"	d
RTL8370_PKG_NUM_REG	rtl8370_base.h	615;"	d
RTL8370_PKG_SA_BASE	rtl8370_base.h	611;"	d
RTL8370_PKG_SA_REG	rtl8370_base.h	612;"	d
RTL8370_PKTGEN_PORT0_COUNTER1_MASK	rtl8370_reg.h	52;"	d
RTL8370_PKTGEN_PORT0_COUNTER1_OFFSET	rtl8370_reg.h	51;"	d
RTL8370_PKTGEN_PORT0_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	26;"	d
RTL8370_PKTGEN_PORT0_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	25;"	d
RTL8370_PKTGEN_PORT0_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	28;"	d
RTL8370_PKTGEN_PORT0_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	27;"	d
RTL8370_PKTGEN_PORT0_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	30;"	d
RTL8370_PKTGEN_PORT0_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	29;"	d
RTL8370_PKTGEN_PORT0_CTRL_CMD_START_MASK	rtl8370_reg.h	32;"	d
RTL8370_PKTGEN_PORT0_CTRL_CMD_START_OFFSET	rtl8370_reg.h	31;"	d
RTL8370_PKTGEN_PORT0_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	24;"	d
RTL8370_PKTGEN_PORT0_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	23;"	d
RTL8370_PKTGEN_PORT0_CTRL_ENABLED_MASK	rtl8370_reg.h	14;"	d
RTL8370_PKTGEN_PORT0_CTRL_ENABLED_OFFSET	rtl8370_reg.h	13;"	d
RTL8370_PKTGEN_PORT0_CTRL_INC_BC_MASK	rtl8370_reg.h	16;"	d
RTL8370_PKTGEN_PORT0_CTRL_INC_BC_OFFSET	rtl8370_reg.h	15;"	d
RTL8370_PKTGEN_PORT0_CTRL_INC_DA_MASK	rtl8370_reg.h	20;"	d
RTL8370_PKTGEN_PORT0_CTRL_INC_DA_OFFSET	rtl8370_reg.h	19;"	d
RTL8370_PKTGEN_PORT0_CTRL_INC_SA_MASK	rtl8370_reg.h	18;"	d
RTL8370_PKTGEN_PORT0_CTRL_INC_SA_OFFSET	rtl8370_reg.h	17;"	d
RTL8370_PKTGEN_PORT0_CTRL_RANDOM_MASK	rtl8370_reg.h	22;"	d
RTL8370_PKTGEN_PORT0_CTRL_RANDOM_OFFSET	rtl8370_reg.h	21;"	d
RTL8370_PKTGEN_PORT0_CTRL_STATUS_MASK	rtl8370_reg.h	12;"	d
RTL8370_PKTGEN_PORT0_CTRL_STATUS_OFFSET	rtl8370_reg.h	11;"	d
RTL8370_PKTGEN_PORT0_MAX_LENGTH_MASK	rtl8370_reg.h	60;"	d
RTL8370_PKTGEN_PORT0_MAX_LENGTH_OFFSET	rtl8370_reg.h	59;"	d
RTL8370_PKTGEN_PORT0_TX_LENGTH_MASK	rtl8370_reg.h	56;"	d
RTL8370_PKTGEN_PORT0_TX_LENGTH_OFFSET	rtl8370_reg.h	55;"	d
RTL8370_PKTGEN_PORT10_COUNTER1_MASK	rtl8370_reg.h	1452;"	d
RTL8370_PKTGEN_PORT10_COUNTER1_OFFSET	rtl8370_reg.h	1451;"	d
RTL8370_PKTGEN_PORT10_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	1426;"	d
RTL8370_PKTGEN_PORT10_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	1425;"	d
RTL8370_PKTGEN_PORT10_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	1428;"	d
RTL8370_PKTGEN_PORT10_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	1427;"	d
RTL8370_PKTGEN_PORT10_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	1430;"	d
RTL8370_PKTGEN_PORT10_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	1429;"	d
RTL8370_PKTGEN_PORT10_CTRL_CMD_START_MASK	rtl8370_reg.h	1432;"	d
RTL8370_PKTGEN_PORT10_CTRL_CMD_START_OFFSET	rtl8370_reg.h	1431;"	d
RTL8370_PKTGEN_PORT10_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	1424;"	d
RTL8370_PKTGEN_PORT10_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	1423;"	d
RTL8370_PKTGEN_PORT10_CTRL_ENABLED_MASK	rtl8370_reg.h	1414;"	d
RTL8370_PKTGEN_PORT10_CTRL_ENABLED_OFFSET	rtl8370_reg.h	1413;"	d
RTL8370_PKTGEN_PORT10_CTRL_INC_BC_MASK	rtl8370_reg.h	1416;"	d
RTL8370_PKTGEN_PORT10_CTRL_INC_BC_OFFSET	rtl8370_reg.h	1415;"	d
RTL8370_PKTGEN_PORT10_CTRL_INC_DA_MASK	rtl8370_reg.h	1420;"	d
RTL8370_PKTGEN_PORT10_CTRL_INC_DA_OFFSET	rtl8370_reg.h	1419;"	d
RTL8370_PKTGEN_PORT10_CTRL_INC_SA_MASK	rtl8370_reg.h	1418;"	d
RTL8370_PKTGEN_PORT10_CTRL_INC_SA_OFFSET	rtl8370_reg.h	1417;"	d
RTL8370_PKTGEN_PORT10_CTRL_RANDOM_MASK	rtl8370_reg.h	1422;"	d
RTL8370_PKTGEN_PORT10_CTRL_RANDOM_OFFSET	rtl8370_reg.h	1421;"	d
RTL8370_PKTGEN_PORT10_CTRL_STATUS_MASK	rtl8370_reg.h	1412;"	d
RTL8370_PKTGEN_PORT10_CTRL_STATUS_OFFSET	rtl8370_reg.h	1411;"	d
RTL8370_PKTGEN_PORT10_MAX_LENGTH_MASK	rtl8370_reg.h	1460;"	d
RTL8370_PKTGEN_PORT10_MAX_LENGTH_OFFSET	rtl8370_reg.h	1459;"	d
RTL8370_PKTGEN_PORT10_TX_LENGTH_MASK	rtl8370_reg.h	1456;"	d
RTL8370_PKTGEN_PORT10_TX_LENGTH_OFFSET	rtl8370_reg.h	1455;"	d
RTL8370_PKTGEN_PORT11_COUNTER1_MASK	rtl8370_reg.h	1592;"	d
RTL8370_PKTGEN_PORT11_COUNTER1_OFFSET	rtl8370_reg.h	1591;"	d
RTL8370_PKTGEN_PORT11_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	1566;"	d
RTL8370_PKTGEN_PORT11_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	1565;"	d
RTL8370_PKTGEN_PORT11_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	1568;"	d
RTL8370_PKTGEN_PORT11_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	1567;"	d
RTL8370_PKTGEN_PORT11_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	1570;"	d
RTL8370_PKTGEN_PORT11_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	1569;"	d
RTL8370_PKTGEN_PORT11_CTRL_CMD_START_MASK	rtl8370_reg.h	1572;"	d
RTL8370_PKTGEN_PORT11_CTRL_CMD_START_OFFSET	rtl8370_reg.h	1571;"	d
RTL8370_PKTGEN_PORT11_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	1564;"	d
RTL8370_PKTGEN_PORT11_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	1563;"	d
RTL8370_PKTGEN_PORT11_CTRL_ENABLED_MASK	rtl8370_reg.h	1554;"	d
RTL8370_PKTGEN_PORT11_CTRL_ENABLED_OFFSET	rtl8370_reg.h	1553;"	d
RTL8370_PKTGEN_PORT11_CTRL_INC_BC_MASK	rtl8370_reg.h	1556;"	d
RTL8370_PKTGEN_PORT11_CTRL_INC_BC_OFFSET	rtl8370_reg.h	1555;"	d
RTL8370_PKTGEN_PORT11_CTRL_INC_DA_MASK	rtl8370_reg.h	1560;"	d
RTL8370_PKTGEN_PORT11_CTRL_INC_DA_OFFSET	rtl8370_reg.h	1559;"	d
RTL8370_PKTGEN_PORT11_CTRL_INC_SA_MASK	rtl8370_reg.h	1558;"	d
RTL8370_PKTGEN_PORT11_CTRL_INC_SA_OFFSET	rtl8370_reg.h	1557;"	d
RTL8370_PKTGEN_PORT11_CTRL_RANDOM_MASK	rtl8370_reg.h	1562;"	d
RTL8370_PKTGEN_PORT11_CTRL_RANDOM_OFFSET	rtl8370_reg.h	1561;"	d
RTL8370_PKTGEN_PORT11_CTRL_STATUS_MASK	rtl8370_reg.h	1552;"	d
RTL8370_PKTGEN_PORT11_CTRL_STATUS_OFFSET	rtl8370_reg.h	1551;"	d
RTL8370_PKTGEN_PORT11_MAX_LENGTH_MASK	rtl8370_reg.h	1600;"	d
RTL8370_PKTGEN_PORT11_MAX_LENGTH_OFFSET	rtl8370_reg.h	1599;"	d
RTL8370_PKTGEN_PORT11_TX_LENGTH_MASK	rtl8370_reg.h	1596;"	d
RTL8370_PKTGEN_PORT11_TX_LENGTH_OFFSET	rtl8370_reg.h	1595;"	d
RTL8370_PKTGEN_PORT12_COUNTER1_MASK	rtl8370_reg.h	1730;"	d
RTL8370_PKTGEN_PORT12_COUNTER1_OFFSET	rtl8370_reg.h	1729;"	d
RTL8370_PKTGEN_PORT12_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	1704;"	d
RTL8370_PKTGEN_PORT12_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	1703;"	d
RTL8370_PKTGEN_PORT12_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	1706;"	d
RTL8370_PKTGEN_PORT12_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	1705;"	d
RTL8370_PKTGEN_PORT12_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	1708;"	d
RTL8370_PKTGEN_PORT12_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	1707;"	d
RTL8370_PKTGEN_PORT12_CTRL_CMD_START_MASK	rtl8370_reg.h	1710;"	d
RTL8370_PKTGEN_PORT12_CTRL_CMD_START_OFFSET	rtl8370_reg.h	1709;"	d
RTL8370_PKTGEN_PORT12_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	1702;"	d
RTL8370_PKTGEN_PORT12_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	1701;"	d
RTL8370_PKTGEN_PORT12_CTRL_ENABLED_MASK	rtl8370_reg.h	1692;"	d
RTL8370_PKTGEN_PORT12_CTRL_ENABLED_OFFSET	rtl8370_reg.h	1691;"	d
RTL8370_PKTGEN_PORT12_CTRL_INC_BC_MASK	rtl8370_reg.h	1694;"	d
RTL8370_PKTGEN_PORT12_CTRL_INC_BC_OFFSET	rtl8370_reg.h	1693;"	d
RTL8370_PKTGEN_PORT12_CTRL_INC_DA_MASK	rtl8370_reg.h	1698;"	d
RTL8370_PKTGEN_PORT12_CTRL_INC_DA_OFFSET	rtl8370_reg.h	1697;"	d
RTL8370_PKTGEN_PORT12_CTRL_INC_SA_MASK	rtl8370_reg.h	1696;"	d
RTL8370_PKTGEN_PORT12_CTRL_INC_SA_OFFSET	rtl8370_reg.h	1695;"	d
RTL8370_PKTGEN_PORT12_CTRL_RANDOM_MASK	rtl8370_reg.h	1700;"	d
RTL8370_PKTGEN_PORT12_CTRL_RANDOM_OFFSET	rtl8370_reg.h	1699;"	d
RTL8370_PKTGEN_PORT12_CTRL_STATUS_MASK	rtl8370_reg.h	1690;"	d
RTL8370_PKTGEN_PORT12_CTRL_STATUS_OFFSET	rtl8370_reg.h	1689;"	d
RTL8370_PKTGEN_PORT12_MAX_LENGTH_MASK	rtl8370_reg.h	1738;"	d
RTL8370_PKTGEN_PORT12_MAX_LENGTH_OFFSET	rtl8370_reg.h	1737;"	d
RTL8370_PKTGEN_PORT12_TX_LENGTH_MASK	rtl8370_reg.h	1734;"	d
RTL8370_PKTGEN_PORT12_TX_LENGTH_OFFSET	rtl8370_reg.h	1733;"	d
RTL8370_PKTGEN_PORT13_COUNTER1_MASK	rtl8370_reg.h	1870;"	d
RTL8370_PKTGEN_PORT13_COUNTER1_OFFSET	rtl8370_reg.h	1869;"	d
RTL8370_PKTGEN_PORT13_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	1844;"	d
RTL8370_PKTGEN_PORT13_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	1843;"	d
RTL8370_PKTGEN_PORT13_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	1846;"	d
RTL8370_PKTGEN_PORT13_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	1845;"	d
RTL8370_PKTGEN_PORT13_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	1848;"	d
RTL8370_PKTGEN_PORT13_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	1847;"	d
RTL8370_PKTGEN_PORT13_CTRL_CMD_START_MASK	rtl8370_reg.h	1850;"	d
RTL8370_PKTGEN_PORT13_CTRL_CMD_START_OFFSET	rtl8370_reg.h	1849;"	d
RTL8370_PKTGEN_PORT13_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	1842;"	d
RTL8370_PKTGEN_PORT13_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	1841;"	d
RTL8370_PKTGEN_PORT13_CTRL_ENABLED_MASK	rtl8370_reg.h	1832;"	d
RTL8370_PKTGEN_PORT13_CTRL_ENABLED_OFFSET	rtl8370_reg.h	1831;"	d
RTL8370_PKTGEN_PORT13_CTRL_INC_BC_MASK	rtl8370_reg.h	1834;"	d
RTL8370_PKTGEN_PORT13_CTRL_INC_BC_OFFSET	rtl8370_reg.h	1833;"	d
RTL8370_PKTGEN_PORT13_CTRL_INC_DA_MASK	rtl8370_reg.h	1838;"	d
RTL8370_PKTGEN_PORT13_CTRL_INC_DA_OFFSET	rtl8370_reg.h	1837;"	d
RTL8370_PKTGEN_PORT13_CTRL_INC_SA_MASK	rtl8370_reg.h	1836;"	d
RTL8370_PKTGEN_PORT13_CTRL_INC_SA_OFFSET	rtl8370_reg.h	1835;"	d
RTL8370_PKTGEN_PORT13_CTRL_RANDOM_MASK	rtl8370_reg.h	1840;"	d
RTL8370_PKTGEN_PORT13_CTRL_RANDOM_OFFSET	rtl8370_reg.h	1839;"	d
RTL8370_PKTGEN_PORT13_CTRL_STATUS_MASK	rtl8370_reg.h	1830;"	d
RTL8370_PKTGEN_PORT13_CTRL_STATUS_OFFSET	rtl8370_reg.h	1829;"	d
RTL8370_PKTGEN_PORT13_MAX_LENGTH_MASK	rtl8370_reg.h	1878;"	d
RTL8370_PKTGEN_PORT13_MAX_LENGTH_OFFSET	rtl8370_reg.h	1877;"	d
RTL8370_PKTGEN_PORT13_TX_LENGTH_MASK	rtl8370_reg.h	1874;"	d
RTL8370_PKTGEN_PORT13_TX_LENGTH_OFFSET	rtl8370_reg.h	1873;"	d
RTL8370_PKTGEN_PORT14_COUNTER1_MASK	rtl8370_reg.h	2010;"	d
RTL8370_PKTGEN_PORT14_COUNTER1_OFFSET	rtl8370_reg.h	2009;"	d
RTL8370_PKTGEN_PORT14_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	1984;"	d
RTL8370_PKTGEN_PORT14_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	1983;"	d
RTL8370_PKTGEN_PORT14_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	1986;"	d
RTL8370_PKTGEN_PORT14_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	1985;"	d
RTL8370_PKTGEN_PORT14_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	1988;"	d
RTL8370_PKTGEN_PORT14_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	1987;"	d
RTL8370_PKTGEN_PORT14_CTRL_CMD_START_MASK	rtl8370_reg.h	1990;"	d
RTL8370_PKTGEN_PORT14_CTRL_CMD_START_OFFSET	rtl8370_reg.h	1989;"	d
RTL8370_PKTGEN_PORT14_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	1982;"	d
RTL8370_PKTGEN_PORT14_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	1981;"	d
RTL8370_PKTGEN_PORT14_CTRL_ENABLED_MASK	rtl8370_reg.h	1972;"	d
RTL8370_PKTGEN_PORT14_CTRL_ENABLED_OFFSET	rtl8370_reg.h	1971;"	d
RTL8370_PKTGEN_PORT14_CTRL_INC_BC_MASK	rtl8370_reg.h	1974;"	d
RTL8370_PKTGEN_PORT14_CTRL_INC_BC_OFFSET	rtl8370_reg.h	1973;"	d
RTL8370_PKTGEN_PORT14_CTRL_INC_DA_MASK	rtl8370_reg.h	1978;"	d
RTL8370_PKTGEN_PORT14_CTRL_INC_DA_OFFSET	rtl8370_reg.h	1977;"	d
RTL8370_PKTGEN_PORT14_CTRL_INC_SA_MASK	rtl8370_reg.h	1976;"	d
RTL8370_PKTGEN_PORT14_CTRL_INC_SA_OFFSET	rtl8370_reg.h	1975;"	d
RTL8370_PKTGEN_PORT14_CTRL_RANDOM_MASK	rtl8370_reg.h	1980;"	d
RTL8370_PKTGEN_PORT14_CTRL_RANDOM_OFFSET	rtl8370_reg.h	1979;"	d
RTL8370_PKTGEN_PORT14_CTRL_STATUS_MASK	rtl8370_reg.h	1970;"	d
RTL8370_PKTGEN_PORT14_CTRL_STATUS_OFFSET	rtl8370_reg.h	1969;"	d
RTL8370_PKTGEN_PORT14_MAX_LENGTH_MASK	rtl8370_reg.h	2018;"	d
RTL8370_PKTGEN_PORT14_MAX_LENGTH_OFFSET	rtl8370_reg.h	2017;"	d
RTL8370_PKTGEN_PORT14_TX_LENGTH_MASK	rtl8370_reg.h	2014;"	d
RTL8370_PKTGEN_PORT14_TX_LENGTH_OFFSET	rtl8370_reg.h	2013;"	d
RTL8370_PKTGEN_PORT15_COUNTER1_MASK	rtl8370_reg.h	2150;"	d
RTL8370_PKTGEN_PORT15_COUNTER1_OFFSET	rtl8370_reg.h	2149;"	d
RTL8370_PKTGEN_PORT15_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	2124;"	d
RTL8370_PKTGEN_PORT15_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	2123;"	d
RTL8370_PKTGEN_PORT15_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	2126;"	d
RTL8370_PKTGEN_PORT15_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	2125;"	d
RTL8370_PKTGEN_PORT15_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	2128;"	d
RTL8370_PKTGEN_PORT15_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	2127;"	d
RTL8370_PKTGEN_PORT15_CTRL_CMD_START_MASK	rtl8370_reg.h	2130;"	d
RTL8370_PKTGEN_PORT15_CTRL_CMD_START_OFFSET	rtl8370_reg.h	2129;"	d
RTL8370_PKTGEN_PORT15_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	2122;"	d
RTL8370_PKTGEN_PORT15_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	2121;"	d
RTL8370_PKTGEN_PORT15_CTRL_ENABLED_MASK	rtl8370_reg.h	2112;"	d
RTL8370_PKTGEN_PORT15_CTRL_ENABLED_OFFSET	rtl8370_reg.h	2111;"	d
RTL8370_PKTGEN_PORT15_CTRL_INC_BC_MASK	rtl8370_reg.h	2114;"	d
RTL8370_PKTGEN_PORT15_CTRL_INC_BC_OFFSET	rtl8370_reg.h	2113;"	d
RTL8370_PKTGEN_PORT15_CTRL_INC_DA_MASK	rtl8370_reg.h	2118;"	d
RTL8370_PKTGEN_PORT15_CTRL_INC_DA_OFFSET	rtl8370_reg.h	2117;"	d
RTL8370_PKTGEN_PORT15_CTRL_INC_SA_MASK	rtl8370_reg.h	2116;"	d
RTL8370_PKTGEN_PORT15_CTRL_INC_SA_OFFSET	rtl8370_reg.h	2115;"	d
RTL8370_PKTGEN_PORT15_CTRL_RANDOM_MASK	rtl8370_reg.h	2120;"	d
RTL8370_PKTGEN_PORT15_CTRL_RANDOM_OFFSET	rtl8370_reg.h	2119;"	d
RTL8370_PKTGEN_PORT15_CTRL_STATUS_MASK	rtl8370_reg.h	2110;"	d
RTL8370_PKTGEN_PORT15_CTRL_STATUS_OFFSET	rtl8370_reg.h	2109;"	d
RTL8370_PKTGEN_PORT15_MAX_LENGTH_MASK	rtl8370_reg.h	2158;"	d
RTL8370_PKTGEN_PORT15_MAX_LENGTH_OFFSET	rtl8370_reg.h	2157;"	d
RTL8370_PKTGEN_PORT15_TX_LENGTH_MASK	rtl8370_reg.h	2154;"	d
RTL8370_PKTGEN_PORT15_TX_LENGTH_OFFSET	rtl8370_reg.h	2153;"	d
RTL8370_PKTGEN_PORT1_COUNTER1_MASK	rtl8370_reg.h	192;"	d
RTL8370_PKTGEN_PORT1_COUNTER1_OFFSET	rtl8370_reg.h	191;"	d
RTL8370_PKTGEN_PORT1_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	166;"	d
RTL8370_PKTGEN_PORT1_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	165;"	d
RTL8370_PKTGEN_PORT1_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	168;"	d
RTL8370_PKTGEN_PORT1_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	167;"	d
RTL8370_PKTGEN_PORT1_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	170;"	d
RTL8370_PKTGEN_PORT1_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	169;"	d
RTL8370_PKTGEN_PORT1_CTRL_CMD_START_MASK	rtl8370_reg.h	172;"	d
RTL8370_PKTGEN_PORT1_CTRL_CMD_START_OFFSET	rtl8370_reg.h	171;"	d
RTL8370_PKTGEN_PORT1_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	164;"	d
RTL8370_PKTGEN_PORT1_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	163;"	d
RTL8370_PKTGEN_PORT1_CTRL_ENABLED_MASK	rtl8370_reg.h	154;"	d
RTL8370_PKTGEN_PORT1_CTRL_ENABLED_OFFSET	rtl8370_reg.h	153;"	d
RTL8370_PKTGEN_PORT1_CTRL_INC_BC_MASK	rtl8370_reg.h	156;"	d
RTL8370_PKTGEN_PORT1_CTRL_INC_BC_OFFSET	rtl8370_reg.h	155;"	d
RTL8370_PKTGEN_PORT1_CTRL_INC_DA_MASK	rtl8370_reg.h	160;"	d
RTL8370_PKTGEN_PORT1_CTRL_INC_DA_OFFSET	rtl8370_reg.h	159;"	d
RTL8370_PKTGEN_PORT1_CTRL_INC_SA_MASK	rtl8370_reg.h	158;"	d
RTL8370_PKTGEN_PORT1_CTRL_INC_SA_OFFSET	rtl8370_reg.h	157;"	d
RTL8370_PKTGEN_PORT1_CTRL_RANDOM_MASK	rtl8370_reg.h	162;"	d
RTL8370_PKTGEN_PORT1_CTRL_RANDOM_OFFSET	rtl8370_reg.h	161;"	d
RTL8370_PKTGEN_PORT1_CTRL_STATUS_MASK	rtl8370_reg.h	152;"	d
RTL8370_PKTGEN_PORT1_CTRL_STATUS_OFFSET	rtl8370_reg.h	151;"	d
RTL8370_PKTGEN_PORT1_MAX_LENGTH_MASK	rtl8370_reg.h	200;"	d
RTL8370_PKTGEN_PORT1_MAX_LENGTH_OFFSET	rtl8370_reg.h	199;"	d
RTL8370_PKTGEN_PORT1_TX_LENGTH_MASK	rtl8370_reg.h	196;"	d
RTL8370_PKTGEN_PORT1_TX_LENGTH_OFFSET	rtl8370_reg.h	195;"	d
RTL8370_PKTGEN_PORT2_COUNTER1_MASK	rtl8370_reg.h	332;"	d
RTL8370_PKTGEN_PORT2_COUNTER1_OFFSET	rtl8370_reg.h	331;"	d
RTL8370_PKTGEN_PORT2_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	306;"	d
RTL8370_PKTGEN_PORT2_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	305;"	d
RTL8370_PKTGEN_PORT2_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	308;"	d
RTL8370_PKTGEN_PORT2_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	307;"	d
RTL8370_PKTGEN_PORT2_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	310;"	d
RTL8370_PKTGEN_PORT2_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	309;"	d
RTL8370_PKTGEN_PORT2_CTRL_CMD_START_MASK	rtl8370_reg.h	312;"	d
RTL8370_PKTGEN_PORT2_CTRL_CMD_START_OFFSET	rtl8370_reg.h	311;"	d
RTL8370_PKTGEN_PORT2_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	304;"	d
RTL8370_PKTGEN_PORT2_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	303;"	d
RTL8370_PKTGEN_PORT2_CTRL_ENABLED_MASK	rtl8370_reg.h	294;"	d
RTL8370_PKTGEN_PORT2_CTRL_ENABLED_OFFSET	rtl8370_reg.h	293;"	d
RTL8370_PKTGEN_PORT2_CTRL_INC_BC_MASK	rtl8370_reg.h	296;"	d
RTL8370_PKTGEN_PORT2_CTRL_INC_BC_OFFSET	rtl8370_reg.h	295;"	d
RTL8370_PKTGEN_PORT2_CTRL_INC_DA_MASK	rtl8370_reg.h	300;"	d
RTL8370_PKTGEN_PORT2_CTRL_INC_DA_OFFSET	rtl8370_reg.h	299;"	d
RTL8370_PKTGEN_PORT2_CTRL_INC_SA_MASK	rtl8370_reg.h	298;"	d
RTL8370_PKTGEN_PORT2_CTRL_INC_SA_OFFSET	rtl8370_reg.h	297;"	d
RTL8370_PKTGEN_PORT2_CTRL_RANDOM_MASK	rtl8370_reg.h	302;"	d
RTL8370_PKTGEN_PORT2_CTRL_RANDOM_OFFSET	rtl8370_reg.h	301;"	d
RTL8370_PKTGEN_PORT2_CTRL_STATUS_MASK	rtl8370_reg.h	292;"	d
RTL8370_PKTGEN_PORT2_CTRL_STATUS_OFFSET	rtl8370_reg.h	291;"	d
RTL8370_PKTGEN_PORT2_MAX_LENGTH_MASK	rtl8370_reg.h	340;"	d
RTL8370_PKTGEN_PORT2_MAX_LENGTH_OFFSET	rtl8370_reg.h	339;"	d
RTL8370_PKTGEN_PORT2_TX_LENGTH_MASK	rtl8370_reg.h	336;"	d
RTL8370_PKTGEN_PORT2_TX_LENGTH_OFFSET	rtl8370_reg.h	335;"	d
RTL8370_PKTGEN_PORT3_COUNTER1_MASK	rtl8370_reg.h	472;"	d
RTL8370_PKTGEN_PORT3_COUNTER1_OFFSET	rtl8370_reg.h	471;"	d
RTL8370_PKTGEN_PORT3_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	446;"	d
RTL8370_PKTGEN_PORT3_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	445;"	d
RTL8370_PKTGEN_PORT3_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	448;"	d
RTL8370_PKTGEN_PORT3_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	447;"	d
RTL8370_PKTGEN_PORT3_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	450;"	d
RTL8370_PKTGEN_PORT3_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	449;"	d
RTL8370_PKTGEN_PORT3_CTRL_CMD_START_MASK	rtl8370_reg.h	452;"	d
RTL8370_PKTGEN_PORT3_CTRL_CMD_START_OFFSET	rtl8370_reg.h	451;"	d
RTL8370_PKTGEN_PORT3_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	444;"	d
RTL8370_PKTGEN_PORT3_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	443;"	d
RTL8370_PKTGEN_PORT3_CTRL_ENABLED_MASK	rtl8370_reg.h	434;"	d
RTL8370_PKTGEN_PORT3_CTRL_ENABLED_OFFSET	rtl8370_reg.h	433;"	d
RTL8370_PKTGEN_PORT3_CTRL_INC_BC_MASK	rtl8370_reg.h	436;"	d
RTL8370_PKTGEN_PORT3_CTRL_INC_BC_OFFSET	rtl8370_reg.h	435;"	d
RTL8370_PKTGEN_PORT3_CTRL_INC_DA_MASK	rtl8370_reg.h	440;"	d
RTL8370_PKTGEN_PORT3_CTRL_INC_DA_OFFSET	rtl8370_reg.h	439;"	d
RTL8370_PKTGEN_PORT3_CTRL_INC_SA_MASK	rtl8370_reg.h	438;"	d
RTL8370_PKTGEN_PORT3_CTRL_INC_SA_OFFSET	rtl8370_reg.h	437;"	d
RTL8370_PKTGEN_PORT3_CTRL_RANDOM_MASK	rtl8370_reg.h	442;"	d
RTL8370_PKTGEN_PORT3_CTRL_RANDOM_OFFSET	rtl8370_reg.h	441;"	d
RTL8370_PKTGEN_PORT3_CTRL_STATUS_MASK	rtl8370_reg.h	432;"	d
RTL8370_PKTGEN_PORT3_CTRL_STATUS_OFFSET	rtl8370_reg.h	431;"	d
RTL8370_PKTGEN_PORT3_MAX_LENGTH_MASK	rtl8370_reg.h	480;"	d
RTL8370_PKTGEN_PORT3_MAX_LENGTH_OFFSET	rtl8370_reg.h	479;"	d
RTL8370_PKTGEN_PORT3_TX_LENGTH_MASK	rtl8370_reg.h	476;"	d
RTL8370_PKTGEN_PORT3_TX_LENGTH_OFFSET	rtl8370_reg.h	475;"	d
RTL8370_PKTGEN_PORT4_COUNTER1_MASK	rtl8370_reg.h	612;"	d
RTL8370_PKTGEN_PORT4_COUNTER1_OFFSET	rtl8370_reg.h	611;"	d
RTL8370_PKTGEN_PORT4_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	586;"	d
RTL8370_PKTGEN_PORT4_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	585;"	d
RTL8370_PKTGEN_PORT4_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	588;"	d
RTL8370_PKTGEN_PORT4_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	587;"	d
RTL8370_PKTGEN_PORT4_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	590;"	d
RTL8370_PKTGEN_PORT4_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	589;"	d
RTL8370_PKTGEN_PORT4_CTRL_CMD_START_MASK	rtl8370_reg.h	592;"	d
RTL8370_PKTGEN_PORT4_CTRL_CMD_START_OFFSET	rtl8370_reg.h	591;"	d
RTL8370_PKTGEN_PORT4_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	584;"	d
RTL8370_PKTGEN_PORT4_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	583;"	d
RTL8370_PKTGEN_PORT4_CTRL_ENABLED_MASK	rtl8370_reg.h	574;"	d
RTL8370_PKTGEN_PORT4_CTRL_ENABLED_OFFSET	rtl8370_reg.h	573;"	d
RTL8370_PKTGEN_PORT4_CTRL_INC_BC_MASK	rtl8370_reg.h	576;"	d
RTL8370_PKTGEN_PORT4_CTRL_INC_BC_OFFSET	rtl8370_reg.h	575;"	d
RTL8370_PKTGEN_PORT4_CTRL_INC_DA_MASK	rtl8370_reg.h	580;"	d
RTL8370_PKTGEN_PORT4_CTRL_INC_DA_OFFSET	rtl8370_reg.h	579;"	d
RTL8370_PKTGEN_PORT4_CTRL_INC_SA_MASK	rtl8370_reg.h	578;"	d
RTL8370_PKTGEN_PORT4_CTRL_INC_SA_OFFSET	rtl8370_reg.h	577;"	d
RTL8370_PKTGEN_PORT4_CTRL_RANDOM_MASK	rtl8370_reg.h	582;"	d
RTL8370_PKTGEN_PORT4_CTRL_RANDOM_OFFSET	rtl8370_reg.h	581;"	d
RTL8370_PKTGEN_PORT4_CTRL_STATUS_MASK	rtl8370_reg.h	572;"	d
RTL8370_PKTGEN_PORT4_CTRL_STATUS_OFFSET	rtl8370_reg.h	571;"	d
RTL8370_PKTGEN_PORT4_MAX_LENGTH_MASK	rtl8370_reg.h	620;"	d
RTL8370_PKTGEN_PORT4_MAX_LENGTH_OFFSET	rtl8370_reg.h	619;"	d
RTL8370_PKTGEN_PORT4_TX_LENGTH_MASK	rtl8370_reg.h	616;"	d
RTL8370_PKTGEN_PORT4_TX_LENGTH_OFFSET	rtl8370_reg.h	615;"	d
RTL8370_PKTGEN_PORT5_COUNTER1_MASK	rtl8370_reg.h	752;"	d
RTL8370_PKTGEN_PORT5_COUNTER1_OFFSET	rtl8370_reg.h	751;"	d
RTL8370_PKTGEN_PORT5_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	726;"	d
RTL8370_PKTGEN_PORT5_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	725;"	d
RTL8370_PKTGEN_PORT5_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	728;"	d
RTL8370_PKTGEN_PORT5_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	727;"	d
RTL8370_PKTGEN_PORT5_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	730;"	d
RTL8370_PKTGEN_PORT5_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	729;"	d
RTL8370_PKTGEN_PORT5_CTRL_CMD_START_MASK	rtl8370_reg.h	732;"	d
RTL8370_PKTGEN_PORT5_CTRL_CMD_START_OFFSET	rtl8370_reg.h	731;"	d
RTL8370_PKTGEN_PORT5_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	724;"	d
RTL8370_PKTGEN_PORT5_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	723;"	d
RTL8370_PKTGEN_PORT5_CTRL_ENABLED_MASK	rtl8370_reg.h	714;"	d
RTL8370_PKTGEN_PORT5_CTRL_ENABLED_OFFSET	rtl8370_reg.h	713;"	d
RTL8370_PKTGEN_PORT5_CTRL_INC_BC_MASK	rtl8370_reg.h	716;"	d
RTL8370_PKTGEN_PORT5_CTRL_INC_BC_OFFSET	rtl8370_reg.h	715;"	d
RTL8370_PKTGEN_PORT5_CTRL_INC_DA_MASK	rtl8370_reg.h	720;"	d
RTL8370_PKTGEN_PORT5_CTRL_INC_DA_OFFSET	rtl8370_reg.h	719;"	d
RTL8370_PKTGEN_PORT5_CTRL_INC_SA_MASK	rtl8370_reg.h	718;"	d
RTL8370_PKTGEN_PORT5_CTRL_INC_SA_OFFSET	rtl8370_reg.h	717;"	d
RTL8370_PKTGEN_PORT5_CTRL_RANDOM_MASK	rtl8370_reg.h	722;"	d
RTL8370_PKTGEN_PORT5_CTRL_RANDOM_OFFSET	rtl8370_reg.h	721;"	d
RTL8370_PKTGEN_PORT5_CTRL_STATUS_MASK	rtl8370_reg.h	712;"	d
RTL8370_PKTGEN_PORT5_CTRL_STATUS_OFFSET	rtl8370_reg.h	711;"	d
RTL8370_PKTGEN_PORT5_MAX_LENGTH_MASK	rtl8370_reg.h	760;"	d
RTL8370_PKTGEN_PORT5_MAX_LENGTH_OFFSET	rtl8370_reg.h	759;"	d
RTL8370_PKTGEN_PORT5_TX_LENGTH_MASK	rtl8370_reg.h	756;"	d
RTL8370_PKTGEN_PORT5_TX_LENGTH_OFFSET	rtl8370_reg.h	755;"	d
RTL8370_PKTGEN_PORT6_COUNTER1_MASK	rtl8370_reg.h	892;"	d
RTL8370_PKTGEN_PORT6_COUNTER1_OFFSET	rtl8370_reg.h	891;"	d
RTL8370_PKTGEN_PORT6_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	866;"	d
RTL8370_PKTGEN_PORT6_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	865;"	d
RTL8370_PKTGEN_PORT6_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	868;"	d
RTL8370_PKTGEN_PORT6_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	867;"	d
RTL8370_PKTGEN_PORT6_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	870;"	d
RTL8370_PKTGEN_PORT6_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	869;"	d
RTL8370_PKTGEN_PORT6_CTRL_CMD_START_MASK	rtl8370_reg.h	872;"	d
RTL8370_PKTGEN_PORT6_CTRL_CMD_START_OFFSET	rtl8370_reg.h	871;"	d
RTL8370_PKTGEN_PORT6_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	864;"	d
RTL8370_PKTGEN_PORT6_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	863;"	d
RTL8370_PKTGEN_PORT6_CTRL_ENABLED_MASK	rtl8370_reg.h	854;"	d
RTL8370_PKTGEN_PORT6_CTRL_ENABLED_OFFSET	rtl8370_reg.h	853;"	d
RTL8370_PKTGEN_PORT6_CTRL_INC_BC_MASK	rtl8370_reg.h	856;"	d
RTL8370_PKTGEN_PORT6_CTRL_INC_BC_OFFSET	rtl8370_reg.h	855;"	d
RTL8370_PKTGEN_PORT6_CTRL_INC_DA_MASK	rtl8370_reg.h	860;"	d
RTL8370_PKTGEN_PORT6_CTRL_INC_DA_OFFSET	rtl8370_reg.h	859;"	d
RTL8370_PKTGEN_PORT6_CTRL_INC_SA_MASK	rtl8370_reg.h	858;"	d
RTL8370_PKTGEN_PORT6_CTRL_INC_SA_OFFSET	rtl8370_reg.h	857;"	d
RTL8370_PKTGEN_PORT6_CTRL_RANDOM_MASK	rtl8370_reg.h	862;"	d
RTL8370_PKTGEN_PORT6_CTRL_RANDOM_OFFSET	rtl8370_reg.h	861;"	d
RTL8370_PKTGEN_PORT6_CTRL_STATUS_MASK	rtl8370_reg.h	852;"	d
RTL8370_PKTGEN_PORT6_CTRL_STATUS_OFFSET	rtl8370_reg.h	851;"	d
RTL8370_PKTGEN_PORT6_MAX_LENGTH_MASK	rtl8370_reg.h	900;"	d
RTL8370_PKTGEN_PORT6_MAX_LENGTH_OFFSET	rtl8370_reg.h	899;"	d
RTL8370_PKTGEN_PORT6_TX_LENGTH_MASK	rtl8370_reg.h	896;"	d
RTL8370_PKTGEN_PORT6_TX_LENGTH_OFFSET	rtl8370_reg.h	895;"	d
RTL8370_PKTGEN_PORT7_COUNTER1_MASK	rtl8370_reg.h	1032;"	d
RTL8370_PKTGEN_PORT7_COUNTER1_OFFSET	rtl8370_reg.h	1031;"	d
RTL8370_PKTGEN_PORT7_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	1006;"	d
RTL8370_PKTGEN_PORT7_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	1005;"	d
RTL8370_PKTGEN_PORT7_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	1008;"	d
RTL8370_PKTGEN_PORT7_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	1007;"	d
RTL8370_PKTGEN_PORT7_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	1010;"	d
RTL8370_PKTGEN_PORT7_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	1009;"	d
RTL8370_PKTGEN_PORT7_CTRL_CMD_START_MASK	rtl8370_reg.h	1012;"	d
RTL8370_PKTGEN_PORT7_CTRL_CMD_START_OFFSET	rtl8370_reg.h	1011;"	d
RTL8370_PKTGEN_PORT7_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	1004;"	d
RTL8370_PKTGEN_PORT7_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	1003;"	d
RTL8370_PKTGEN_PORT7_CTRL_ENABLED_MASK	rtl8370_reg.h	994;"	d
RTL8370_PKTGEN_PORT7_CTRL_ENABLED_OFFSET	rtl8370_reg.h	993;"	d
RTL8370_PKTGEN_PORT7_CTRL_INC_BC_MASK	rtl8370_reg.h	996;"	d
RTL8370_PKTGEN_PORT7_CTRL_INC_BC_OFFSET	rtl8370_reg.h	995;"	d
RTL8370_PKTGEN_PORT7_CTRL_INC_DA_MASK	rtl8370_reg.h	1000;"	d
RTL8370_PKTGEN_PORT7_CTRL_INC_DA_OFFSET	rtl8370_reg.h	999;"	d
RTL8370_PKTGEN_PORT7_CTRL_INC_SA_MASK	rtl8370_reg.h	998;"	d
RTL8370_PKTGEN_PORT7_CTRL_INC_SA_OFFSET	rtl8370_reg.h	997;"	d
RTL8370_PKTGEN_PORT7_CTRL_RANDOM_MASK	rtl8370_reg.h	1002;"	d
RTL8370_PKTGEN_PORT7_CTRL_RANDOM_OFFSET	rtl8370_reg.h	1001;"	d
RTL8370_PKTGEN_PORT7_CTRL_STATUS_MASK	rtl8370_reg.h	992;"	d
RTL8370_PKTGEN_PORT7_CTRL_STATUS_OFFSET	rtl8370_reg.h	991;"	d
RTL8370_PKTGEN_PORT7_MAX_LENGTH_MASK	rtl8370_reg.h	1040;"	d
RTL8370_PKTGEN_PORT7_MAX_LENGTH_OFFSET	rtl8370_reg.h	1039;"	d
RTL8370_PKTGEN_PORT7_TX_LENGTH_MASK	rtl8370_reg.h	1036;"	d
RTL8370_PKTGEN_PORT7_TX_LENGTH_OFFSET	rtl8370_reg.h	1035;"	d
RTL8370_PKTGEN_PORT8_COUNTER1_MASK	rtl8370_reg.h	1172;"	d
RTL8370_PKTGEN_PORT8_COUNTER1_OFFSET	rtl8370_reg.h	1171;"	d
RTL8370_PKTGEN_PORT8_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	1146;"	d
RTL8370_PKTGEN_PORT8_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	1145;"	d
RTL8370_PKTGEN_PORT8_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	1148;"	d
RTL8370_PKTGEN_PORT8_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	1147;"	d
RTL8370_PKTGEN_PORT8_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	1150;"	d
RTL8370_PKTGEN_PORT8_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	1149;"	d
RTL8370_PKTGEN_PORT8_CTRL_CMD_START_MASK	rtl8370_reg.h	1152;"	d
RTL8370_PKTGEN_PORT8_CTRL_CMD_START_OFFSET	rtl8370_reg.h	1151;"	d
RTL8370_PKTGEN_PORT8_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	1144;"	d
RTL8370_PKTGEN_PORT8_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	1143;"	d
RTL8370_PKTGEN_PORT8_CTRL_ENABLED_MASK	rtl8370_reg.h	1134;"	d
RTL8370_PKTGEN_PORT8_CTRL_ENABLED_OFFSET	rtl8370_reg.h	1133;"	d
RTL8370_PKTGEN_PORT8_CTRL_INC_BC_MASK	rtl8370_reg.h	1136;"	d
RTL8370_PKTGEN_PORT8_CTRL_INC_BC_OFFSET	rtl8370_reg.h	1135;"	d
RTL8370_PKTGEN_PORT8_CTRL_INC_DA_MASK	rtl8370_reg.h	1140;"	d
RTL8370_PKTGEN_PORT8_CTRL_INC_DA_OFFSET	rtl8370_reg.h	1139;"	d
RTL8370_PKTGEN_PORT8_CTRL_INC_SA_MASK	rtl8370_reg.h	1138;"	d
RTL8370_PKTGEN_PORT8_CTRL_INC_SA_OFFSET	rtl8370_reg.h	1137;"	d
RTL8370_PKTGEN_PORT8_CTRL_RANDOM_MASK	rtl8370_reg.h	1142;"	d
RTL8370_PKTGEN_PORT8_CTRL_RANDOM_OFFSET	rtl8370_reg.h	1141;"	d
RTL8370_PKTGEN_PORT8_CTRL_STATUS_MASK	rtl8370_reg.h	1132;"	d
RTL8370_PKTGEN_PORT8_CTRL_STATUS_OFFSET	rtl8370_reg.h	1131;"	d
RTL8370_PKTGEN_PORT8_MAX_LENGTH_MASK	rtl8370_reg.h	1180;"	d
RTL8370_PKTGEN_PORT8_MAX_LENGTH_OFFSET	rtl8370_reg.h	1179;"	d
RTL8370_PKTGEN_PORT8_TX_LENGTH_MASK	rtl8370_reg.h	1176;"	d
RTL8370_PKTGEN_PORT8_TX_LENGTH_OFFSET	rtl8370_reg.h	1175;"	d
RTL8370_PKTGEN_PORT9_COUNTER1_MASK	rtl8370_reg.h	1312;"	d
RTL8370_PKTGEN_PORT9_COUNTER1_OFFSET	rtl8370_reg.h	1311;"	d
RTL8370_PKTGEN_PORT9_CTRL_CMD_CLEAR_MASK	rtl8370_reg.h	1286;"	d
RTL8370_PKTGEN_PORT9_CTRL_CMD_CLEAR_OFFSET	rtl8370_reg.h	1285;"	d
RTL8370_PKTGEN_PORT9_CTRL_CMD_CONTINUE_MASK	rtl8370_reg.h	1288;"	d
RTL8370_PKTGEN_PORT9_CTRL_CMD_CONTINUE_OFFSET	rtl8370_reg.h	1287;"	d
RTL8370_PKTGEN_PORT9_CTRL_CMD_PAUSE_MASK	rtl8370_reg.h	1290;"	d
RTL8370_PKTGEN_PORT9_CTRL_CMD_PAUSE_OFFSET	rtl8370_reg.h	1289;"	d
RTL8370_PKTGEN_PORT9_CTRL_CMD_START_MASK	rtl8370_reg.h	1292;"	d
RTL8370_PKTGEN_PORT9_CTRL_CMD_START_OFFSET	rtl8370_reg.h	1291;"	d
RTL8370_PKTGEN_PORT9_CTRL_CRC_NO_ERROR_MASK	rtl8370_reg.h	1284;"	d
RTL8370_PKTGEN_PORT9_CTRL_CRC_NO_ERROR_OFFSET	rtl8370_reg.h	1283;"	d
RTL8370_PKTGEN_PORT9_CTRL_ENABLED_MASK	rtl8370_reg.h	1274;"	d
RTL8370_PKTGEN_PORT9_CTRL_ENABLED_OFFSET	rtl8370_reg.h	1273;"	d
RTL8370_PKTGEN_PORT9_CTRL_INC_BC_MASK	rtl8370_reg.h	1276;"	d
RTL8370_PKTGEN_PORT9_CTRL_INC_BC_OFFSET	rtl8370_reg.h	1275;"	d
RTL8370_PKTGEN_PORT9_CTRL_INC_DA_MASK	rtl8370_reg.h	1280;"	d
RTL8370_PKTGEN_PORT9_CTRL_INC_DA_OFFSET	rtl8370_reg.h	1279;"	d
RTL8370_PKTGEN_PORT9_CTRL_INC_SA_MASK	rtl8370_reg.h	1278;"	d
RTL8370_PKTGEN_PORT9_CTRL_INC_SA_OFFSET	rtl8370_reg.h	1277;"	d
RTL8370_PKTGEN_PORT9_CTRL_RANDOM_MASK	rtl8370_reg.h	1282;"	d
RTL8370_PKTGEN_PORT9_CTRL_RANDOM_OFFSET	rtl8370_reg.h	1281;"	d
RTL8370_PKTGEN_PORT9_CTRL_STATUS_MASK	rtl8370_reg.h	1272;"	d
RTL8370_PKTGEN_PORT9_CTRL_STATUS_OFFSET	rtl8370_reg.h	1271;"	d
RTL8370_PKTGEN_PORT9_MAX_LENGTH_MASK	rtl8370_reg.h	1320;"	d
RTL8370_PKTGEN_PORT9_MAX_LENGTH_OFFSET	rtl8370_reg.h	1319;"	d
RTL8370_PKTGEN_PORT9_TX_LENGTH_MASK	rtl8370_reg.h	1316;"	d
RTL8370_PKTGEN_PORT9_TX_LENGTH_OFFSET	rtl8370_reg.h	1315;"	d
RTL8370_PLL_250_FROM_SDS_MASK	rtl8370_reg.h	15644;"	d
RTL8370_PLL_250_FROM_SDS_OFFSET	rtl8370_reg.h	15643;"	d
RTL8370_PLL_DOWN_MASK	rtl8370_reg.h	16622;"	d
RTL8370_PLL_DOWN_OFFSET	rtl8370_reg.h	16621;"	d
RTL8370_PMSKMAX	rtl8370_asicdrv.h	24;"	d
RTL8370_PON_LIGHT_EN_MASK	rtl8370_reg.h	15776;"	d
RTL8370_PON_LIGHT_EN_OFFSET	rtl8370_reg.h	15775;"	d
RTL8370_PORT0_APR_ENABLE_MASK	rtl8370_reg.h	2810;"	d
RTL8370_PORT0_APR_ENABLE_OFFSET	rtl8370_reg.h	2809;"	d
RTL8370_PORT0_DEBUG_INFO_MASK	rtl8370_reg.h	8574;"	d
RTL8370_PORT0_DEBUG_INFO_OFFSET	rtl8370_reg.h	8573;"	d
RTL8370_PORT0_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	112;"	d
RTL8370_PORT0_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	111;"	d
RTL8370_PORT0_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	110;"	d
RTL8370_PORT0_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	109;"	d
RTL8370_PORT0_EEECFG_EEE_100M_MASK	rtl8370_reg.h	116;"	d
RTL8370_PORT0_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	115;"	d
RTL8370_PORT0_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	114;"	d
RTL8370_PORT0_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	113;"	d
RTL8370_PORT0_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	118;"	d
RTL8370_PORT0_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	117;"	d
RTL8370_PORT0_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	124;"	d
RTL8370_PORT0_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	123;"	d
RTL8370_PORT0_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	130;"	d
RTL8370_PORT0_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	129;"	d
RTL8370_PORT0_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	128;"	d
RTL8370_PORT0_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	127;"	d
RTL8370_PORT0_EEECFG_EEE_RX_MASK	rtl8370_reg.h	122;"	d
RTL8370_PORT0_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	121;"	d
RTL8370_PORT0_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	134;"	d
RTL8370_PORT0_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	133;"	d
RTL8370_PORT0_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	126;"	d
RTL8370_PORT0_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	125;"	d
RTL8370_PORT0_EEECFG_EEE_TX_MASK	rtl8370_reg.h	120;"	d
RTL8370_PORT0_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	119;"	d
RTL8370_PORT0_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	132;"	d
RTL8370_PORT0_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	131;"	d
RTL8370_PORT0_EFID_MASK	rtl8370_reg.h	9340;"	d
RTL8370_PORT0_EFID_OFFSET	rtl8370_reg.h	9339;"	d
RTL8370_PORT0_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3328;"	d
RTL8370_PORT0_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3327;"	d
RTL8370_PORT0_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2448;"	d
RTL8370_PORT0_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2447;"	d
RTL8370_PORT0_INDICATOR_MASK	rtl8370_reg.h	8564;"	d
RTL8370_PORT0_INDICATOR_OFFSET	rtl8370_reg.h	8563;"	d
RTL8370_PORT0_LED0_MODE_MASK	rtl8370_reg.h	18373;"	d
RTL8370_PORT0_LED0_MODE_OFFSET	rtl8370_reg.h	18372;"	d
RTL8370_PORT0_LED1_MODE_MASK	rtl8370_reg.h	18409;"	d
RTL8370_PORT0_LED1_MODE_OFFSET	rtl8370_reg.h	18408;"	d
RTL8370_PORT0_LED2_MODE_MASK	rtl8370_reg.h	18445;"	d
RTL8370_PORT0_LED2_MODE_OFFSET	rtl8370_reg.h	18444;"	d
RTL8370_PORT0_LED_ACTIVE_LOW_MASK	rtl8370_reg.h	18481;"	d
RTL8370_PORT0_LED_ACTIVE_LOW_OFFSET	rtl8370_reg.h	18480;"	d
RTL8370_PORT0_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	74;"	d
RTL8370_PORT0_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	73;"	d
RTL8370_PORT0_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	76;"	d
RTL8370_PORT0_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	75;"	d
RTL8370_PORT0_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	72;"	d
RTL8370_PORT0_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	71;"	d
RTL8370_PORT0_MISC_CFG_TIMER_MASK	rtl8370_reg.h	66;"	d
RTL8370_PORT0_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	65;"	d
RTL8370_PORT0_MULACT_MASK	rtl8370_reg.h	9626;"	d
RTL8370_PORT0_MULACT_OFFSET	rtl8370_reg.h	9625;"	d
RTL8370_PORT0_NUMBER_MASK	rtl8370_reg.h	8336;"	d
RTL8370_PORT0_NUMBER_OFFSET	rtl8370_reg.h	8335;"	d
RTL8370_PORT0_PAGE_COUNTER_MASK	rtl8370_reg.h	100;"	d
RTL8370_PORT0_PAGE_COUNTER_OFFSET	rtl8370_reg.h	99;"	d
RTL8370_PORT0_PARACT_MASK	rtl8370_reg.h	9590;"	d
RTL8370_PORT0_PARACT_OFFSET	rtl8370_reg.h	9589;"	d
RTL8370_PORT0_PBFID_MASK	rtl8370_reg.h	6866;"	d
RTL8370_PORT0_PBFID_OFFSET	rtl8370_reg.h	6865;"	d
RTL8370_PORT0_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3430;"	d
RTL8370_PORT0_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3429;"	d
RTL8370_PORT0_QUEUE0_TYPE_MASK	rtl8370_reg.h	2538;"	d
RTL8370_PORT0_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2537;"	d
RTL8370_PORT0_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3428;"	d
RTL8370_PORT0_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3427;"	d
RTL8370_PORT0_QUEUE1_TYPE_MASK	rtl8370_reg.h	2536;"	d
RTL8370_PORT0_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2535;"	d
RTL8370_PORT0_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3426;"	d
RTL8370_PORT0_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3425;"	d
RTL8370_PORT0_QUEUE2_TYPE_MASK	rtl8370_reg.h	2534;"	d
RTL8370_PORT0_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2533;"	d
RTL8370_PORT0_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3424;"	d
RTL8370_PORT0_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3423;"	d
RTL8370_PORT0_QUEUE3_TYPE_MASK	rtl8370_reg.h	2532;"	d
RTL8370_PORT0_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2531;"	d
RTL8370_PORT0_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3422;"	d
RTL8370_PORT0_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3421;"	d
RTL8370_PORT0_QUEUE4_TYPE_MASK	rtl8370_reg.h	2530;"	d
RTL8370_PORT0_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2529;"	d
RTL8370_PORT0_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3438;"	d
RTL8370_PORT0_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3437;"	d
RTL8370_PORT0_QUEUE5_TYPE_MASK	rtl8370_reg.h	2528;"	d
RTL8370_PORT0_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2527;"	d
RTL8370_PORT0_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3436;"	d
RTL8370_PORT0_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3435;"	d
RTL8370_PORT0_QUEUE6_TYPE_MASK	rtl8370_reg.h	2526;"	d
RTL8370_PORT0_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2525;"	d
RTL8370_PORT0_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3434;"	d
RTL8370_PORT0_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3433;"	d
RTL8370_PORT0_QUEUE7_TYPE_MASK	rtl8370_reg.h	2524;"	d
RTL8370_PORT0_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2523;"	d
RTL8370_PORT0_QUEUE_MASK_MASK	rtl8370_reg.h	8622;"	d
RTL8370_PORT0_QUEUE_MASK_OFFSET	rtl8370_reg.h	8621;"	d
RTL8370_PORT0_RESET_MASK	rtl8370_reg.h	14298;"	d
RTL8370_PORT0_RESET_OFFSET	rtl8370_reg.h	14297;"	d
RTL8370_PORT0_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16192;"	d
RTL8370_PORT0_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16191;"	d
RTL8370_PORT0_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16194;"	d
RTL8370_PORT0_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16193;"	d
RTL8370_PORT0_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16208;"	d
RTL8370_PORT0_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16207;"	d
RTL8370_PORT0_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16198;"	d
RTL8370_PORT0_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16197;"	d
RTL8370_PORT0_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16210;"	d
RTL8370_PORT0_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16209;"	d
RTL8370_PORT0_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16206;"	d
RTL8370_PORT0_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16205;"	d
RTL8370_PORT0_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16200;"	d
RTL8370_PORT0_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16199;"	d
RTL8370_PORT0_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16196;"	d
RTL8370_PORT0_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16195;"	d
RTL8370_PORT0_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16204;"	d
RTL8370_PORT0_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16203;"	d
RTL8370_PORT0_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16202;"	d
RTL8370_PORT0_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16201;"	d
RTL8370_PORT0_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8206;"	d
RTL8370_PORT0_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8205;"	d
RTL8370_PORT0_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8242;"	d
RTL8370_PORT0_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8241;"	d
RTL8370_PORT0_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8278;"	d
RTL8370_PORT0_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8277;"	d
RTL8370_PORT0_VIDX_MASK	rtl8370_reg.h	5808;"	d
RTL8370_PORT0_VIDX_OFFSET	rtl8370_reg.h	5807;"	d
RTL8370_PORT10_APR_ENABLE_MASK	rtl8370_reg.h	2790;"	d
RTL8370_PORT10_APR_ENABLE_OFFSET	rtl8370_reg.h	2789;"	d
RTL8370_PORT10_DEBUG_INFO_MASK	rtl8370_reg.h	8604;"	d
RTL8370_PORT10_DEBUG_INFO_OFFSET	rtl8370_reg.h	8603;"	d
RTL8370_PORT10_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	1512;"	d
RTL8370_PORT10_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	1511;"	d
RTL8370_PORT10_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	1510;"	d
RTL8370_PORT10_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	1509;"	d
RTL8370_PORT10_EEECFG_EEE_100M_MASK	rtl8370_reg.h	1516;"	d
RTL8370_PORT10_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	1515;"	d
RTL8370_PORT10_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	1514;"	d
RTL8370_PORT10_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	1513;"	d
RTL8370_PORT10_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	1518;"	d
RTL8370_PORT10_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	1517;"	d
RTL8370_PORT10_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	1524;"	d
RTL8370_PORT10_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	1523;"	d
RTL8370_PORT10_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	1530;"	d
RTL8370_PORT10_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	1529;"	d
RTL8370_PORT10_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	1528;"	d
RTL8370_PORT10_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	1527;"	d
RTL8370_PORT10_EEECFG_EEE_RX_MASK	rtl8370_reg.h	1522;"	d
RTL8370_PORT10_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	1521;"	d
RTL8370_PORT10_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	1534;"	d
RTL8370_PORT10_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	1533;"	d
RTL8370_PORT10_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	1526;"	d
RTL8370_PORT10_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	1525;"	d
RTL8370_PORT10_EEECFG_EEE_TX_MASK	rtl8370_reg.h	1520;"	d
RTL8370_PORT10_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	1519;"	d
RTL8370_PORT10_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	1532;"	d
RTL8370_PORT10_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	1531;"	d
RTL8370_PORT10_EFID_MASK	rtl8370_reg.h	9356;"	d
RTL8370_PORT10_EFID_OFFSET	rtl8370_reg.h	9355;"	d
RTL8370_PORT10_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3388;"	d
RTL8370_PORT10_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3387;"	d
RTL8370_PORT10_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2478;"	d
RTL8370_PORT10_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2477;"	d
RTL8370_PORT10_INDICATOR_MASK	rtl8370_reg.h	8544;"	d
RTL8370_PORT10_INDICATOR_OFFSET	rtl8370_reg.h	8543;"	d
RTL8370_PORT10_LED0_MODE_MASK	rtl8370_reg.h	18387;"	d
RTL8370_PORT10_LED0_MODE_OFFSET	rtl8370_reg.h	18386;"	d
RTL8370_PORT10_LED1_MODE_MASK	rtl8370_reg.h	18423;"	d
RTL8370_PORT10_LED1_MODE_OFFSET	rtl8370_reg.h	18422;"	d
RTL8370_PORT10_LED2_MODE_MASK	rtl8370_reg.h	18459;"	d
RTL8370_PORT10_LED2_MODE_OFFSET	rtl8370_reg.h	18458;"	d
RTL8370_PORT10_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	1474;"	d
RTL8370_PORT10_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	1473;"	d
RTL8370_PORT10_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	1476;"	d
RTL8370_PORT10_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	1475;"	d
RTL8370_PORT10_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	1472;"	d
RTL8370_PORT10_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	1471;"	d
RTL8370_PORT10_MISC_CFG_TIMER_MASK	rtl8370_reg.h	1466;"	d
RTL8370_PORT10_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	1465;"	d
RTL8370_PORT10_MULACT_MASK	rtl8370_reg.h	9640;"	d
RTL8370_PORT10_MULACT_OFFSET	rtl8370_reg.h	9639;"	d
RTL8370_PORT10_NUMBER_MASK	rtl8370_reg.h	8352;"	d
RTL8370_PORT10_NUMBER_OFFSET	rtl8370_reg.h	8351;"	d
RTL8370_PORT10_PAGE_COUNTER_MASK	rtl8370_reg.h	1500;"	d
RTL8370_PORT10_PAGE_COUNTER_OFFSET	rtl8370_reg.h	1499;"	d
RTL8370_PORT10_PARACT_MASK	rtl8370_reg.h	9604;"	d
RTL8370_PORT10_PARACT_OFFSET	rtl8370_reg.h	9603;"	d
RTL8370_PORT10_PBFID_MASK	rtl8370_reg.h	6906;"	d
RTL8370_PORT10_PBFID_OFFSET	rtl8370_reg.h	6905;"	d
RTL8370_PORT10_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3630;"	d
RTL8370_PORT10_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3629;"	d
RTL8370_PORT10_QUEUE0_TYPE_MASK	rtl8370_reg.h	2708;"	d
RTL8370_PORT10_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2707;"	d
RTL8370_PORT10_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3628;"	d
RTL8370_PORT10_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3627;"	d
RTL8370_PORT10_QUEUE1_TYPE_MASK	rtl8370_reg.h	2706;"	d
RTL8370_PORT10_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2705;"	d
RTL8370_PORT10_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3626;"	d
RTL8370_PORT10_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3625;"	d
RTL8370_PORT10_QUEUE2_TYPE_MASK	rtl8370_reg.h	2704;"	d
RTL8370_PORT10_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2703;"	d
RTL8370_PORT10_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3624;"	d
RTL8370_PORT10_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3623;"	d
RTL8370_PORT10_QUEUE3_TYPE_MASK	rtl8370_reg.h	2702;"	d
RTL8370_PORT10_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2701;"	d
RTL8370_PORT10_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3622;"	d
RTL8370_PORT10_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3621;"	d
RTL8370_PORT10_QUEUE4_TYPE_MASK	rtl8370_reg.h	2700;"	d
RTL8370_PORT10_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2699;"	d
RTL8370_PORT10_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3638;"	d
RTL8370_PORT10_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3637;"	d
RTL8370_PORT10_QUEUE5_TYPE_MASK	rtl8370_reg.h	2698;"	d
RTL8370_PORT10_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2697;"	d
RTL8370_PORT10_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3636;"	d
RTL8370_PORT10_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3635;"	d
RTL8370_PORT10_QUEUE6_TYPE_MASK	rtl8370_reg.h	2696;"	d
RTL8370_PORT10_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2695;"	d
RTL8370_PORT10_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3634;"	d
RTL8370_PORT10_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3633;"	d
RTL8370_PORT10_QUEUE7_TYPE_MASK	rtl8370_reg.h	2694;"	d
RTL8370_PORT10_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2693;"	d
RTL8370_PORT10_QUEUE_MASK_MASK	rtl8370_reg.h	8652;"	d
RTL8370_PORT10_QUEUE_MASK_OFFSET	rtl8370_reg.h	8651;"	d
RTL8370_PORT10_RESET_MASK	rtl8370_reg.h	14316;"	d
RTL8370_PORT10_RESET_OFFSET	rtl8370_reg.h	14315;"	d
RTL8370_PORT10_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16412;"	d
RTL8370_PORT10_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16411;"	d
RTL8370_PORT10_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16414;"	d
RTL8370_PORT10_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16413;"	d
RTL8370_PORT10_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16428;"	d
RTL8370_PORT10_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16427;"	d
RTL8370_PORT10_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16418;"	d
RTL8370_PORT10_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16417;"	d
RTL8370_PORT10_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16430;"	d
RTL8370_PORT10_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16429;"	d
RTL8370_PORT10_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16426;"	d
RTL8370_PORT10_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16425;"	d
RTL8370_PORT10_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16420;"	d
RTL8370_PORT10_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16419;"	d
RTL8370_PORT10_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16416;"	d
RTL8370_PORT10_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16415;"	d
RTL8370_PORT10_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16424;"	d
RTL8370_PORT10_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16423;"	d
RTL8370_PORT10_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16422;"	d
RTL8370_PORT10_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16421;"	d
RTL8370_PORT10_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8220;"	d
RTL8370_PORT10_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8219;"	d
RTL8370_PORT10_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8256;"	d
RTL8370_PORT10_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8255;"	d
RTL8370_PORT10_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8292;"	d
RTL8370_PORT10_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8291;"	d
RTL8370_PORT10_VIDX_MASK	rtl8370_reg.h	5838;"	d
RTL8370_PORT10_VIDX_OFFSET	rtl8370_reg.h	5837;"	d
RTL8370_PORT11_APR_ENABLE_MASK	rtl8370_reg.h	2788;"	d
RTL8370_PORT11_APR_ENABLE_OFFSET	rtl8370_reg.h	2787;"	d
RTL8370_PORT11_DEBUG_INFO_MASK	rtl8370_reg.h	8602;"	d
RTL8370_PORT11_DEBUG_INFO_OFFSET	rtl8370_reg.h	8601;"	d
RTL8370_PORT11_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	1650;"	d
RTL8370_PORT11_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	1649;"	d
RTL8370_PORT11_EEECFG_EEE_100M_MASK	rtl8370_reg.h	1654;"	d
RTL8370_PORT11_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	1653;"	d
RTL8370_PORT11_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	1652;"	d
RTL8370_PORT11_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	1651;"	d
RTL8370_PORT11_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	1656;"	d
RTL8370_PORT11_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	1655;"	d
RTL8370_PORT11_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	1662;"	d
RTL8370_PORT11_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	1661;"	d
RTL8370_PORT11_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	1668;"	d
RTL8370_PORT11_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	1667;"	d
RTL8370_PORT11_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	1666;"	d
RTL8370_PORT11_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	1665;"	d
RTL8370_PORT11_EEECFG_EEE_RX_MASK	rtl8370_reg.h	1660;"	d
RTL8370_PORT11_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	1659;"	d
RTL8370_PORT11_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	1672;"	d
RTL8370_PORT11_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	1671;"	d
RTL8370_PORT11_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	1664;"	d
RTL8370_PORT11_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	1663;"	d
RTL8370_PORT11_EEECFG_EEE_TX_MASK	rtl8370_reg.h	1658;"	d
RTL8370_PORT11_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	1657;"	d
RTL8370_PORT11_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	1670;"	d
RTL8370_PORT11_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	1669;"	d
RTL8370_PORT11_EFID_MASK	rtl8370_reg.h	9354;"	d
RTL8370_PORT11_EFID_OFFSET	rtl8370_reg.h	9353;"	d
RTL8370_PORT11_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3394;"	d
RTL8370_PORT11_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3393;"	d
RTL8370_PORT11_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2476;"	d
RTL8370_PORT11_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2475;"	d
RTL8370_PORT11_INDICATOR_MASK	rtl8370_reg.h	8542;"	d
RTL8370_PORT11_INDICATOR_OFFSET	rtl8370_reg.h	8541;"	d
RTL8370_PORT11_LED0_MODE_MASK	rtl8370_reg.h	18385;"	d
RTL8370_PORT11_LED0_MODE_OFFSET	rtl8370_reg.h	18384;"	d
RTL8370_PORT11_LED1_MODE_MASK	rtl8370_reg.h	18421;"	d
RTL8370_PORT11_LED1_MODE_OFFSET	rtl8370_reg.h	18420;"	d
RTL8370_PORT11_LED2_MODE_MASK	rtl8370_reg.h	18457;"	d
RTL8370_PORT11_LED2_MODE_OFFSET	rtl8370_reg.h	18456;"	d
RTL8370_PORT11_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	1614;"	d
RTL8370_PORT11_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	1613;"	d
RTL8370_PORT11_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	1616;"	d
RTL8370_PORT11_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	1615;"	d
RTL8370_PORT11_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	1612;"	d
RTL8370_PORT11_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	1611;"	d
RTL8370_PORT11_MISC_CFG_TIMER_MASK	rtl8370_reg.h	1606;"	d
RTL8370_PORT11_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	1605;"	d
RTL8370_PORT11_MULACT_MASK	rtl8370_reg.h	9638;"	d
RTL8370_PORT11_MULACT_OFFSET	rtl8370_reg.h	9637;"	d
RTL8370_PORT11_NUMBER_MASK	rtl8370_reg.h	8350;"	d
RTL8370_PORT11_NUMBER_OFFSET	rtl8370_reg.h	8349;"	d
RTL8370_PORT11_PAGE_COUNTER_MASK	rtl8370_reg.h	1640;"	d
RTL8370_PORT11_PAGE_COUNTER_OFFSET	rtl8370_reg.h	1639;"	d
RTL8370_PORT11_PARACT_MASK	rtl8370_reg.h	9602;"	d
RTL8370_PORT11_PARACT_OFFSET	rtl8370_reg.h	9601;"	d
RTL8370_PORT11_PBFID_MASK	rtl8370_reg.h	6910;"	d
RTL8370_PORT11_PBFID_OFFSET	rtl8370_reg.h	6909;"	d
RTL8370_PORT11_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3650;"	d
RTL8370_PORT11_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3649;"	d
RTL8370_PORT11_QUEUE0_TYPE_MASK	rtl8370_reg.h	2692;"	d
RTL8370_PORT11_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2691;"	d
RTL8370_PORT11_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3648;"	d
RTL8370_PORT11_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3647;"	d
RTL8370_PORT11_QUEUE1_TYPE_MASK	rtl8370_reg.h	2690;"	d
RTL8370_PORT11_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2689;"	d
RTL8370_PORT11_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3646;"	d
RTL8370_PORT11_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3645;"	d
RTL8370_PORT11_QUEUE2_TYPE_MASK	rtl8370_reg.h	2688;"	d
RTL8370_PORT11_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2687;"	d
RTL8370_PORT11_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3644;"	d
RTL8370_PORT11_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3643;"	d
RTL8370_PORT11_QUEUE3_TYPE_MASK	rtl8370_reg.h	2686;"	d
RTL8370_PORT11_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2685;"	d
RTL8370_PORT11_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3642;"	d
RTL8370_PORT11_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3641;"	d
RTL8370_PORT11_QUEUE4_TYPE_MASK	rtl8370_reg.h	2684;"	d
RTL8370_PORT11_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2683;"	d
RTL8370_PORT11_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3658;"	d
RTL8370_PORT11_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3657;"	d
RTL8370_PORT11_QUEUE5_TYPE_MASK	rtl8370_reg.h	2682;"	d
RTL8370_PORT11_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2681;"	d
RTL8370_PORT11_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3656;"	d
RTL8370_PORT11_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3655;"	d
RTL8370_PORT11_QUEUE6_TYPE_MASK	rtl8370_reg.h	2680;"	d
RTL8370_PORT11_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2679;"	d
RTL8370_PORT11_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3654;"	d
RTL8370_PORT11_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3653;"	d
RTL8370_PORT11_QUEUE7_TYPE_MASK	rtl8370_reg.h	2678;"	d
RTL8370_PORT11_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2677;"	d
RTL8370_PORT11_QUEUE_MASK_MASK	rtl8370_reg.h	8650;"	d
RTL8370_PORT11_QUEUE_MASK_OFFSET	rtl8370_reg.h	8649;"	d
RTL8370_PORT11_RESET_MASK	rtl8370_reg.h	14314;"	d
RTL8370_PORT11_RESET_OFFSET	rtl8370_reg.h	14313;"	d
RTL8370_PORT11_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16434;"	d
RTL8370_PORT11_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16433;"	d
RTL8370_PORT11_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16436;"	d
RTL8370_PORT11_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16435;"	d
RTL8370_PORT11_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16450;"	d
RTL8370_PORT11_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16449;"	d
RTL8370_PORT11_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16440;"	d
RTL8370_PORT11_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16439;"	d
RTL8370_PORT11_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16452;"	d
RTL8370_PORT11_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16451;"	d
RTL8370_PORT11_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16448;"	d
RTL8370_PORT11_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16447;"	d
RTL8370_PORT11_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16442;"	d
RTL8370_PORT11_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16441;"	d
RTL8370_PORT11_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16438;"	d
RTL8370_PORT11_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16437;"	d
RTL8370_PORT11_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16446;"	d
RTL8370_PORT11_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16445;"	d
RTL8370_PORT11_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16444;"	d
RTL8370_PORT11_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16443;"	d
RTL8370_PORT11_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8218;"	d
RTL8370_PORT11_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8217;"	d
RTL8370_PORT11_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8254;"	d
RTL8370_PORT11_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8253;"	d
RTL8370_PORT11_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8290;"	d
RTL8370_PORT11_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8289;"	d
RTL8370_PORT11_VIDX_MASK	rtl8370_reg.h	5836;"	d
RTL8370_PORT11_VIDX_OFFSET	rtl8370_reg.h	5835;"	d
RTL8370_PORT12_APR_ENABLE_MASK	rtl8370_reg.h	2786;"	d
RTL8370_PORT12_APR_ENABLE_OFFSET	rtl8370_reg.h	2785;"	d
RTL8370_PORT12_DEBUG_INFO_MASK	rtl8370_reg.h	8610;"	d
RTL8370_PORT12_DEBUG_INFO_OFFSET	rtl8370_reg.h	8609;"	d
RTL8370_PORT12_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	1790;"	d
RTL8370_PORT12_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	1789;"	d
RTL8370_PORT12_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	1788;"	d
RTL8370_PORT12_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	1787;"	d
RTL8370_PORT12_EEECFG_EEE_100M_MASK	rtl8370_reg.h	1794;"	d
RTL8370_PORT12_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	1793;"	d
RTL8370_PORT12_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	1792;"	d
RTL8370_PORT12_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	1791;"	d
RTL8370_PORT12_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	1796;"	d
RTL8370_PORT12_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	1795;"	d
RTL8370_PORT12_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	1802;"	d
RTL8370_PORT12_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	1801;"	d
RTL8370_PORT12_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	1808;"	d
RTL8370_PORT12_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	1807;"	d
RTL8370_PORT12_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	1806;"	d
RTL8370_PORT12_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	1805;"	d
RTL8370_PORT12_EEECFG_EEE_RX_MASK	rtl8370_reg.h	1800;"	d
RTL8370_PORT12_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	1799;"	d
RTL8370_PORT12_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	1812;"	d
RTL8370_PORT12_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	1811;"	d
RTL8370_PORT12_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	1804;"	d
RTL8370_PORT12_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	1803;"	d
RTL8370_PORT12_EEECFG_EEE_TX_MASK	rtl8370_reg.h	1798;"	d
RTL8370_PORT12_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	1797;"	d
RTL8370_PORT12_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	1810;"	d
RTL8370_PORT12_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	1809;"	d
RTL8370_PORT12_EFID_MASK	rtl8370_reg.h	9370;"	d
RTL8370_PORT12_EFID_OFFSET	rtl8370_reg.h	9369;"	d
RTL8370_PORT12_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3400;"	d
RTL8370_PORT12_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3399;"	d
RTL8370_PORT12_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2484;"	d
RTL8370_PORT12_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2483;"	d
RTL8370_PORT12_INDICATOR_MASK	rtl8370_reg.h	8540;"	d
RTL8370_PORT12_INDICATOR_OFFSET	rtl8370_reg.h	8539;"	d
RTL8370_PORT12_LED0_MODE_MASK	rtl8370_reg.h	18383;"	d
RTL8370_PORT12_LED0_MODE_OFFSET	rtl8370_reg.h	18382;"	d
RTL8370_PORT12_LED1_MODE_MASK	rtl8370_reg.h	18419;"	d
RTL8370_PORT12_LED1_MODE_OFFSET	rtl8370_reg.h	18418;"	d
RTL8370_PORT12_LED2_MODE_MASK	rtl8370_reg.h	18455;"	d
RTL8370_PORT12_LED2_MODE_OFFSET	rtl8370_reg.h	18454;"	d
RTL8370_PORT12_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	1752;"	d
RTL8370_PORT12_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	1751;"	d
RTL8370_PORT12_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	1754;"	d
RTL8370_PORT12_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	1753;"	d
RTL8370_PORT12_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	1750;"	d
RTL8370_PORT12_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	1749;"	d
RTL8370_PORT12_MISC_CFG_TIMER_MASK	rtl8370_reg.h	1744;"	d
RTL8370_PORT12_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	1743;"	d
RTL8370_PORT12_MULACT_MASK	rtl8370_reg.h	9636;"	d
RTL8370_PORT12_MULACT_OFFSET	rtl8370_reg.h	9635;"	d
RTL8370_PORT12_NUMBER_MASK	rtl8370_reg.h	8366;"	d
RTL8370_PORT12_NUMBER_OFFSET	rtl8370_reg.h	8365;"	d
RTL8370_PORT12_PAGE_COUNTER_MASK	rtl8370_reg.h	1778;"	d
RTL8370_PORT12_PAGE_COUNTER_OFFSET	rtl8370_reg.h	1777;"	d
RTL8370_PORT12_PARACT_MASK	rtl8370_reg.h	9600;"	d
RTL8370_PORT12_PARACT_OFFSET	rtl8370_reg.h	9599;"	d
RTL8370_PORT12_PBFID_MASK	rtl8370_reg.h	6914;"	d
RTL8370_PORT12_PBFID_OFFSET	rtl8370_reg.h	6913;"	d
RTL8370_PORT12_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3670;"	d
RTL8370_PORT12_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3669;"	d
RTL8370_PORT12_QUEUE0_TYPE_MASK	rtl8370_reg.h	2742;"	d
RTL8370_PORT12_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2741;"	d
RTL8370_PORT12_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3668;"	d
RTL8370_PORT12_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3667;"	d
RTL8370_PORT12_QUEUE1_TYPE_MASK	rtl8370_reg.h	2740;"	d
RTL8370_PORT12_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2739;"	d
RTL8370_PORT12_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3666;"	d
RTL8370_PORT12_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3665;"	d
RTL8370_PORT12_QUEUE2_TYPE_MASK	rtl8370_reg.h	2738;"	d
RTL8370_PORT12_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2737;"	d
RTL8370_PORT12_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3664;"	d
RTL8370_PORT12_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3663;"	d
RTL8370_PORT12_QUEUE3_TYPE_MASK	rtl8370_reg.h	2736;"	d
RTL8370_PORT12_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2735;"	d
RTL8370_PORT12_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3662;"	d
RTL8370_PORT12_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3661;"	d
RTL8370_PORT12_QUEUE4_TYPE_MASK	rtl8370_reg.h	2734;"	d
RTL8370_PORT12_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2733;"	d
RTL8370_PORT12_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3678;"	d
RTL8370_PORT12_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3677;"	d
RTL8370_PORT12_QUEUE5_TYPE_MASK	rtl8370_reg.h	2732;"	d
RTL8370_PORT12_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2731;"	d
RTL8370_PORT12_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3676;"	d
RTL8370_PORT12_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3675;"	d
RTL8370_PORT12_QUEUE6_TYPE_MASK	rtl8370_reg.h	2730;"	d
RTL8370_PORT12_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2729;"	d
RTL8370_PORT12_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3674;"	d
RTL8370_PORT12_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3673;"	d
RTL8370_PORT12_QUEUE7_TYPE_MASK	rtl8370_reg.h	2728;"	d
RTL8370_PORT12_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2727;"	d
RTL8370_PORT12_QUEUE_MASK_MASK	rtl8370_reg.h	8658;"	d
RTL8370_PORT12_QUEUE_MASK_OFFSET	rtl8370_reg.h	8657;"	d
RTL8370_PORT12_RESET_MASK	rtl8370_reg.h	14312;"	d
RTL8370_PORT12_RESET_OFFSET	rtl8370_reg.h	14311;"	d
RTL8370_PORT12_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16456;"	d
RTL8370_PORT12_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16455;"	d
RTL8370_PORT12_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16458;"	d
RTL8370_PORT12_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16457;"	d
RTL8370_PORT12_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16472;"	d
RTL8370_PORT12_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16471;"	d
RTL8370_PORT12_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16462;"	d
RTL8370_PORT12_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16461;"	d
RTL8370_PORT12_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16474;"	d
RTL8370_PORT12_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16473;"	d
RTL8370_PORT12_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16470;"	d
RTL8370_PORT12_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16469;"	d
RTL8370_PORT12_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16464;"	d
RTL8370_PORT12_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16463;"	d
RTL8370_PORT12_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16460;"	d
RTL8370_PORT12_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16459;"	d
RTL8370_PORT12_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16468;"	d
RTL8370_PORT12_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16467;"	d
RTL8370_PORT12_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16466;"	d
RTL8370_PORT12_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16465;"	d
RTL8370_PORT12_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8216;"	d
RTL8370_PORT12_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8215;"	d
RTL8370_PORT12_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8252;"	d
RTL8370_PORT12_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8251;"	d
RTL8370_PORT12_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8288;"	d
RTL8370_PORT12_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8287;"	d
RTL8370_PORT12_VIDX_MASK	rtl8370_reg.h	5844;"	d
RTL8370_PORT12_VIDX_OFFSET	rtl8370_reg.h	5843;"	d
RTL8370_PORT13_APR_ENABLE_MASK	rtl8370_reg.h	2784;"	d
RTL8370_PORT13_APR_ENABLE_OFFSET	rtl8370_reg.h	2783;"	d
RTL8370_PORT13_DEBUG_INFO_MASK	rtl8370_reg.h	8608;"	d
RTL8370_PORT13_DEBUG_INFO_OFFSET	rtl8370_reg.h	8607;"	d
RTL8370_PORT13_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	1930;"	d
RTL8370_PORT13_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	1929;"	d
RTL8370_PORT13_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	1928;"	d
RTL8370_PORT13_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	1927;"	d
RTL8370_PORT13_EEECFG_EEE_100M_MASK	rtl8370_reg.h	1934;"	d
RTL8370_PORT13_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	1933;"	d
RTL8370_PORT13_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	1932;"	d
RTL8370_PORT13_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	1931;"	d
RTL8370_PORT13_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	1936;"	d
RTL8370_PORT13_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	1935;"	d
RTL8370_PORT13_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	1942;"	d
RTL8370_PORT13_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	1941;"	d
RTL8370_PORT13_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	1948;"	d
RTL8370_PORT13_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	1947;"	d
RTL8370_PORT13_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	1946;"	d
RTL8370_PORT13_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	1945;"	d
RTL8370_PORT13_EEECFG_EEE_RX_MASK	rtl8370_reg.h	1940;"	d
RTL8370_PORT13_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	1939;"	d
RTL8370_PORT13_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	1952;"	d
RTL8370_PORT13_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	1951;"	d
RTL8370_PORT13_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	1944;"	d
RTL8370_PORT13_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	1943;"	d
RTL8370_PORT13_EEECFG_EEE_TX_MASK	rtl8370_reg.h	1938;"	d
RTL8370_PORT13_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	1937;"	d
RTL8370_PORT13_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	1950;"	d
RTL8370_PORT13_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	1949;"	d
RTL8370_PORT13_EFID_MASK	rtl8370_reg.h	9368;"	d
RTL8370_PORT13_EFID_OFFSET	rtl8370_reg.h	9367;"	d
RTL8370_PORT13_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3406;"	d
RTL8370_PORT13_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3405;"	d
RTL8370_PORT13_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2482;"	d
RTL8370_PORT13_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2481;"	d
RTL8370_PORT13_INDICATOR_MASK	rtl8370_reg.h	8538;"	d
RTL8370_PORT13_INDICATOR_OFFSET	rtl8370_reg.h	8537;"	d
RTL8370_PORT13_LED0_MODE_MASK	rtl8370_reg.h	18381;"	d
RTL8370_PORT13_LED0_MODE_OFFSET	rtl8370_reg.h	18380;"	d
RTL8370_PORT13_LED1_MODE_MASK	rtl8370_reg.h	18417;"	d
RTL8370_PORT13_LED1_MODE_OFFSET	rtl8370_reg.h	18416;"	d
RTL8370_PORT13_LED2_MODE_MASK	rtl8370_reg.h	18453;"	d
RTL8370_PORT13_LED2_MODE_OFFSET	rtl8370_reg.h	18452;"	d
RTL8370_PORT13_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	1892;"	d
RTL8370_PORT13_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	1891;"	d
RTL8370_PORT13_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	1894;"	d
RTL8370_PORT13_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	1893;"	d
RTL8370_PORT13_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	1890;"	d
RTL8370_PORT13_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	1889;"	d
RTL8370_PORT13_MISC_CFG_TIMER_MASK	rtl8370_reg.h	1884;"	d
RTL8370_PORT13_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	1883;"	d
RTL8370_PORT13_MULACT_MASK	rtl8370_reg.h	9634;"	d
RTL8370_PORT13_MULACT_OFFSET	rtl8370_reg.h	9633;"	d
RTL8370_PORT13_NUMBER_MASK	rtl8370_reg.h	8364;"	d
RTL8370_PORT13_NUMBER_OFFSET	rtl8370_reg.h	8363;"	d
RTL8370_PORT13_PAGE_COUNTER_MASK	rtl8370_reg.h	1918;"	d
RTL8370_PORT13_PAGE_COUNTER_OFFSET	rtl8370_reg.h	1917;"	d
RTL8370_PORT13_PARACT_MASK	rtl8370_reg.h	9598;"	d
RTL8370_PORT13_PARACT_OFFSET	rtl8370_reg.h	9597;"	d
RTL8370_PORT13_PBFID_MASK	rtl8370_reg.h	6918;"	d
RTL8370_PORT13_PBFID_OFFSET	rtl8370_reg.h	6917;"	d
RTL8370_PORT13_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3690;"	d
RTL8370_PORT13_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3689;"	d
RTL8370_PORT13_QUEUE0_TYPE_MASK	rtl8370_reg.h	2726;"	d
RTL8370_PORT13_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2725;"	d
RTL8370_PORT13_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3688;"	d
RTL8370_PORT13_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3687;"	d
RTL8370_PORT13_QUEUE1_TYPE_MASK	rtl8370_reg.h	2724;"	d
RTL8370_PORT13_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2723;"	d
RTL8370_PORT13_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3686;"	d
RTL8370_PORT13_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3685;"	d
RTL8370_PORT13_QUEUE2_TYPE_MASK	rtl8370_reg.h	2722;"	d
RTL8370_PORT13_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2721;"	d
RTL8370_PORT13_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3684;"	d
RTL8370_PORT13_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3683;"	d
RTL8370_PORT13_QUEUE3_TYPE_MASK	rtl8370_reg.h	2720;"	d
RTL8370_PORT13_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2719;"	d
RTL8370_PORT13_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3682;"	d
RTL8370_PORT13_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3681;"	d
RTL8370_PORT13_QUEUE4_TYPE_MASK	rtl8370_reg.h	2718;"	d
RTL8370_PORT13_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2717;"	d
RTL8370_PORT13_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3698;"	d
RTL8370_PORT13_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3697;"	d
RTL8370_PORT13_QUEUE5_TYPE_MASK	rtl8370_reg.h	2716;"	d
RTL8370_PORT13_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2715;"	d
RTL8370_PORT13_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3696;"	d
RTL8370_PORT13_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3695;"	d
RTL8370_PORT13_QUEUE6_TYPE_MASK	rtl8370_reg.h	2714;"	d
RTL8370_PORT13_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2713;"	d
RTL8370_PORT13_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3694;"	d
RTL8370_PORT13_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3693;"	d
RTL8370_PORT13_QUEUE7_TYPE_MASK	rtl8370_reg.h	2712;"	d
RTL8370_PORT13_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2711;"	d
RTL8370_PORT13_QUEUE_MASK_MASK	rtl8370_reg.h	8656;"	d
RTL8370_PORT13_QUEUE_MASK_OFFSET	rtl8370_reg.h	8655;"	d
RTL8370_PORT13_RESET_MASK	rtl8370_reg.h	14310;"	d
RTL8370_PORT13_RESET_OFFSET	rtl8370_reg.h	14309;"	d
RTL8370_PORT13_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16478;"	d
RTL8370_PORT13_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16477;"	d
RTL8370_PORT13_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16480;"	d
RTL8370_PORT13_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16479;"	d
RTL8370_PORT13_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16494;"	d
RTL8370_PORT13_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16493;"	d
RTL8370_PORT13_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16484;"	d
RTL8370_PORT13_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16483;"	d
RTL8370_PORT13_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16496;"	d
RTL8370_PORT13_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16495;"	d
RTL8370_PORT13_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16492;"	d
RTL8370_PORT13_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16491;"	d
RTL8370_PORT13_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16486;"	d
RTL8370_PORT13_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16485;"	d
RTL8370_PORT13_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16482;"	d
RTL8370_PORT13_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16481;"	d
RTL8370_PORT13_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16490;"	d
RTL8370_PORT13_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16489;"	d
RTL8370_PORT13_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16488;"	d
RTL8370_PORT13_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16487;"	d
RTL8370_PORT13_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8214;"	d
RTL8370_PORT13_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8213;"	d
RTL8370_PORT13_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8250;"	d
RTL8370_PORT13_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8249;"	d
RTL8370_PORT13_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8286;"	d
RTL8370_PORT13_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8285;"	d
RTL8370_PORT13_VIDX_MASK	rtl8370_reg.h	5842;"	d
RTL8370_PORT13_VIDX_OFFSET	rtl8370_reg.h	5841;"	d
RTL8370_PORT14_APR_ENABLE_MASK	rtl8370_reg.h	2782;"	d
RTL8370_PORT14_APR_ENABLE_OFFSET	rtl8370_reg.h	2781;"	d
RTL8370_PORT14_DEBUG_INFO_MASK	rtl8370_reg.h	8616;"	d
RTL8370_PORT14_DEBUG_INFO_OFFSET	rtl8370_reg.h	8615;"	d
RTL8370_PORT14_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	2070;"	d
RTL8370_PORT14_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	2069;"	d
RTL8370_PORT14_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	2068;"	d
RTL8370_PORT14_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	2067;"	d
RTL8370_PORT14_EEECFG_EEE_100M_MASK	rtl8370_reg.h	2074;"	d
RTL8370_PORT14_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	2073;"	d
RTL8370_PORT14_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	2072;"	d
RTL8370_PORT14_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	2071;"	d
RTL8370_PORT14_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	2076;"	d
RTL8370_PORT14_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	2075;"	d
RTL8370_PORT14_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	2082;"	d
RTL8370_PORT14_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	2081;"	d
RTL8370_PORT14_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	2088;"	d
RTL8370_PORT14_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	2087;"	d
RTL8370_PORT14_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	2086;"	d
RTL8370_PORT14_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	2085;"	d
RTL8370_PORT14_EEECFG_EEE_RX_MASK	rtl8370_reg.h	2080;"	d
RTL8370_PORT14_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	2079;"	d
RTL8370_PORT14_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	2092;"	d
RTL8370_PORT14_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	2091;"	d
RTL8370_PORT14_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	2084;"	d
RTL8370_PORT14_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	2083;"	d
RTL8370_PORT14_EEECFG_EEE_TX_MASK	rtl8370_reg.h	2078;"	d
RTL8370_PORT14_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	2077;"	d
RTL8370_PORT14_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	2090;"	d
RTL8370_PORT14_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	2089;"	d
RTL8370_PORT14_EFID_MASK	rtl8370_reg.h	9366;"	d
RTL8370_PORT14_EFID_OFFSET	rtl8370_reg.h	9365;"	d
RTL8370_PORT14_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3412;"	d
RTL8370_PORT14_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3411;"	d
RTL8370_PORT14_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2490;"	d
RTL8370_PORT14_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2489;"	d
RTL8370_PORT14_INDICATOR_MASK	rtl8370_reg.h	8536;"	d
RTL8370_PORT14_INDICATOR_OFFSET	rtl8370_reg.h	8535;"	d
RTL8370_PORT14_LED0_MODE_MASK	rtl8370_reg.h	18379;"	d
RTL8370_PORT14_LED0_MODE_OFFSET	rtl8370_reg.h	18378;"	d
RTL8370_PORT14_LED1_MODE_MASK	rtl8370_reg.h	18415;"	d
RTL8370_PORT14_LED1_MODE_OFFSET	rtl8370_reg.h	18414;"	d
RTL8370_PORT14_LED2_MODE_MASK	rtl8370_reg.h	18451;"	d
RTL8370_PORT14_LED2_MODE_OFFSET	rtl8370_reg.h	18450;"	d
RTL8370_PORT14_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	2032;"	d
RTL8370_PORT14_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	2031;"	d
RTL8370_PORT14_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	2034;"	d
RTL8370_PORT14_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	2033;"	d
RTL8370_PORT14_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	2030;"	d
RTL8370_PORT14_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	2029;"	d
RTL8370_PORT14_MISC_CFG_TIMER_MASK	rtl8370_reg.h	2024;"	d
RTL8370_PORT14_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	2023;"	d
RTL8370_PORT14_MULACT_MASK	rtl8370_reg.h	9632;"	d
RTL8370_PORT14_MULACT_OFFSET	rtl8370_reg.h	9631;"	d
RTL8370_PORT14_NUMBER_MASK	rtl8370_reg.h	8362;"	d
RTL8370_PORT14_NUMBER_OFFSET	rtl8370_reg.h	8361;"	d
RTL8370_PORT14_PAGE_COUNTER_MASK	rtl8370_reg.h	2058;"	d
RTL8370_PORT14_PAGE_COUNTER_OFFSET	rtl8370_reg.h	2057;"	d
RTL8370_PORT14_PARACT_MASK	rtl8370_reg.h	9596;"	d
RTL8370_PORT14_PARACT_OFFSET	rtl8370_reg.h	9595;"	d
RTL8370_PORT14_PBFID_MASK	rtl8370_reg.h	6922;"	d
RTL8370_PORT14_PBFID_OFFSET	rtl8370_reg.h	6921;"	d
RTL8370_PORT14_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3710;"	d
RTL8370_PORT14_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3709;"	d
RTL8370_PORT14_QUEUE0_TYPE_MASK	rtl8370_reg.h	2776;"	d
RTL8370_PORT14_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2775;"	d
RTL8370_PORT14_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3708;"	d
RTL8370_PORT14_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3707;"	d
RTL8370_PORT14_QUEUE1_TYPE_MASK	rtl8370_reg.h	2774;"	d
RTL8370_PORT14_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2773;"	d
RTL8370_PORT14_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3706;"	d
RTL8370_PORT14_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3705;"	d
RTL8370_PORT14_QUEUE2_TYPE_MASK	rtl8370_reg.h	2772;"	d
RTL8370_PORT14_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2771;"	d
RTL8370_PORT14_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3704;"	d
RTL8370_PORT14_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3703;"	d
RTL8370_PORT14_QUEUE3_TYPE_MASK	rtl8370_reg.h	2770;"	d
RTL8370_PORT14_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2769;"	d
RTL8370_PORT14_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3702;"	d
RTL8370_PORT14_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3701;"	d
RTL8370_PORT14_QUEUE4_TYPE_MASK	rtl8370_reg.h	2768;"	d
RTL8370_PORT14_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2767;"	d
RTL8370_PORT14_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3718;"	d
RTL8370_PORT14_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3717;"	d
RTL8370_PORT14_QUEUE5_TYPE_MASK	rtl8370_reg.h	2766;"	d
RTL8370_PORT14_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2765;"	d
RTL8370_PORT14_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3716;"	d
RTL8370_PORT14_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3715;"	d
RTL8370_PORT14_QUEUE6_TYPE_MASK	rtl8370_reg.h	2764;"	d
RTL8370_PORT14_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2763;"	d
RTL8370_PORT14_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3714;"	d
RTL8370_PORT14_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3713;"	d
RTL8370_PORT14_QUEUE7_TYPE_MASK	rtl8370_reg.h	2762;"	d
RTL8370_PORT14_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2761;"	d
RTL8370_PORT14_QUEUE_MASK_MASK	rtl8370_reg.h	8664;"	d
RTL8370_PORT14_QUEUE_MASK_OFFSET	rtl8370_reg.h	8663;"	d
RTL8370_PORT14_RESET_MASK	rtl8370_reg.h	14308;"	d
RTL8370_PORT14_RESET_OFFSET	rtl8370_reg.h	14307;"	d
RTL8370_PORT14_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16500;"	d
RTL8370_PORT14_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16499;"	d
RTL8370_PORT14_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16502;"	d
RTL8370_PORT14_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16501;"	d
RTL8370_PORT14_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16516;"	d
RTL8370_PORT14_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16515;"	d
RTL8370_PORT14_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16506;"	d
RTL8370_PORT14_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16505;"	d
RTL8370_PORT14_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16518;"	d
RTL8370_PORT14_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16517;"	d
RTL8370_PORT14_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16514;"	d
RTL8370_PORT14_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16513;"	d
RTL8370_PORT14_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16508;"	d
RTL8370_PORT14_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16507;"	d
RTL8370_PORT14_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16504;"	d
RTL8370_PORT14_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16503;"	d
RTL8370_PORT14_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16512;"	d
RTL8370_PORT14_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16511;"	d
RTL8370_PORT14_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16510;"	d
RTL8370_PORT14_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16509;"	d
RTL8370_PORT14_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8212;"	d
RTL8370_PORT14_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8211;"	d
RTL8370_PORT14_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8248;"	d
RTL8370_PORT14_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8247;"	d
RTL8370_PORT14_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8284;"	d
RTL8370_PORT14_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8283;"	d
RTL8370_PORT14_VIDX_MASK	rtl8370_reg.h	5850;"	d
RTL8370_PORT14_VIDX_OFFSET	rtl8370_reg.h	5849;"	d
RTL8370_PORT15_APR_ENABLE_MASK	rtl8370_reg.h	2780;"	d
RTL8370_PORT15_APR_ENABLE_OFFSET	rtl8370_reg.h	2779;"	d
RTL8370_PORT15_DEBUG_INFO_MASK	rtl8370_reg.h	8614;"	d
RTL8370_PORT15_DEBUG_INFO_OFFSET	rtl8370_reg.h	8613;"	d
RTL8370_PORT15_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	2210;"	d
RTL8370_PORT15_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	2209;"	d
RTL8370_PORT15_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	2208;"	d
RTL8370_PORT15_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	2207;"	d
RTL8370_PORT15_EEECFG_EEE_100M_MASK	rtl8370_reg.h	2214;"	d
RTL8370_PORT15_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	2213;"	d
RTL8370_PORT15_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	2212;"	d
RTL8370_PORT15_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	2211;"	d
RTL8370_PORT15_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	2216;"	d
RTL8370_PORT15_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	2215;"	d
RTL8370_PORT15_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	2222;"	d
RTL8370_PORT15_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	2221;"	d
RTL8370_PORT15_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	2228;"	d
RTL8370_PORT15_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	2227;"	d
RTL8370_PORT15_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	2226;"	d
RTL8370_PORT15_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	2225;"	d
RTL8370_PORT15_EEECFG_EEE_RX_MASK	rtl8370_reg.h	2220;"	d
RTL8370_PORT15_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	2219;"	d
RTL8370_PORT15_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	2232;"	d
RTL8370_PORT15_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	2231;"	d
RTL8370_PORT15_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	2224;"	d
RTL8370_PORT15_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	2223;"	d
RTL8370_PORT15_EEECFG_EEE_TX_MASK	rtl8370_reg.h	2218;"	d
RTL8370_PORT15_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	2217;"	d
RTL8370_PORT15_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	2230;"	d
RTL8370_PORT15_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	2229;"	d
RTL8370_PORT15_EFID_MASK	rtl8370_reg.h	9364;"	d
RTL8370_PORT15_EFID_OFFSET	rtl8370_reg.h	9363;"	d
RTL8370_PORT15_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3418;"	d
RTL8370_PORT15_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3417;"	d
RTL8370_PORT15_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2488;"	d
RTL8370_PORT15_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2487;"	d
RTL8370_PORT15_INDICATOR_MASK	rtl8370_reg.h	8534;"	d
RTL8370_PORT15_INDICATOR_OFFSET	rtl8370_reg.h	8533;"	d
RTL8370_PORT15_LED0_MODE_MASK	rtl8370_reg.h	18377;"	d
RTL8370_PORT15_LED0_MODE_OFFSET	rtl8370_reg.h	18376;"	d
RTL8370_PORT15_LED1_MODE_MASK	rtl8370_reg.h	18413;"	d
RTL8370_PORT15_LED1_MODE_OFFSET	rtl8370_reg.h	18412;"	d
RTL8370_PORT15_LED2_MODE_MASK	rtl8370_reg.h	18449;"	d
RTL8370_PORT15_LED2_MODE_OFFSET	rtl8370_reg.h	18448;"	d
RTL8370_PORT15_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	2172;"	d
RTL8370_PORT15_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	2171;"	d
RTL8370_PORT15_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	2174;"	d
RTL8370_PORT15_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	2173;"	d
RTL8370_PORT15_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	2170;"	d
RTL8370_PORT15_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	2169;"	d
RTL8370_PORT15_MISC_CFG_TIMER_MASK	rtl8370_reg.h	2164;"	d
RTL8370_PORT15_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	2163;"	d
RTL8370_PORT15_MULACT_MASK	rtl8370_reg.h	9630;"	d
RTL8370_PORT15_MULACT_OFFSET	rtl8370_reg.h	9629;"	d
RTL8370_PORT15_NUMBER_MASK	rtl8370_reg.h	8360;"	d
RTL8370_PORT15_NUMBER_OFFSET	rtl8370_reg.h	8359;"	d
RTL8370_PORT15_PAGE_COUNTER_MASK	rtl8370_reg.h	2198;"	d
RTL8370_PORT15_PAGE_COUNTER_OFFSET	rtl8370_reg.h	2197;"	d
RTL8370_PORT15_PARACT_MASK	rtl8370_reg.h	9594;"	d
RTL8370_PORT15_PARACT_OFFSET	rtl8370_reg.h	9593;"	d
RTL8370_PORT15_PBFID_MASK	rtl8370_reg.h	6926;"	d
RTL8370_PORT15_PBFID_OFFSET	rtl8370_reg.h	6925;"	d
RTL8370_PORT15_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3730;"	d
RTL8370_PORT15_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3729;"	d
RTL8370_PORT15_QUEUE0_TYPE_MASK	rtl8370_reg.h	2760;"	d
RTL8370_PORT15_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2759;"	d
RTL8370_PORT15_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3728;"	d
RTL8370_PORT15_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3727;"	d
RTL8370_PORT15_QUEUE1_TYPE_MASK	rtl8370_reg.h	2758;"	d
RTL8370_PORT15_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2757;"	d
RTL8370_PORT15_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3726;"	d
RTL8370_PORT15_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3725;"	d
RTL8370_PORT15_QUEUE2_TYPE_MASK	rtl8370_reg.h	2756;"	d
RTL8370_PORT15_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2755;"	d
RTL8370_PORT15_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3724;"	d
RTL8370_PORT15_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3723;"	d
RTL8370_PORT15_QUEUE3_TYPE_MASK	rtl8370_reg.h	2754;"	d
RTL8370_PORT15_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2753;"	d
RTL8370_PORT15_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3722;"	d
RTL8370_PORT15_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3721;"	d
RTL8370_PORT15_QUEUE4_TYPE_MASK	rtl8370_reg.h	2752;"	d
RTL8370_PORT15_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2751;"	d
RTL8370_PORT15_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3738;"	d
RTL8370_PORT15_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3737;"	d
RTL8370_PORT15_QUEUE5_TYPE_MASK	rtl8370_reg.h	2750;"	d
RTL8370_PORT15_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2749;"	d
RTL8370_PORT15_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3736;"	d
RTL8370_PORT15_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3735;"	d
RTL8370_PORT15_QUEUE6_TYPE_MASK	rtl8370_reg.h	2748;"	d
RTL8370_PORT15_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2747;"	d
RTL8370_PORT15_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3734;"	d
RTL8370_PORT15_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3733;"	d
RTL8370_PORT15_QUEUE7_TYPE_MASK	rtl8370_reg.h	2746;"	d
RTL8370_PORT15_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2745;"	d
RTL8370_PORT15_QUEUE_MASK_MASK	rtl8370_reg.h	8662;"	d
RTL8370_PORT15_QUEUE_MASK_OFFSET	rtl8370_reg.h	8661;"	d
RTL8370_PORT15_RESET_MASK	rtl8370_reg.h	14306;"	d
RTL8370_PORT15_RESET_OFFSET	rtl8370_reg.h	14305;"	d
RTL8370_PORT15_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16522;"	d
RTL8370_PORT15_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16521;"	d
RTL8370_PORT15_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16524;"	d
RTL8370_PORT15_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16523;"	d
RTL8370_PORT15_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16538;"	d
RTL8370_PORT15_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16537;"	d
RTL8370_PORT15_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16528;"	d
RTL8370_PORT15_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16527;"	d
RTL8370_PORT15_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16540;"	d
RTL8370_PORT15_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16539;"	d
RTL8370_PORT15_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16536;"	d
RTL8370_PORT15_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16535;"	d
RTL8370_PORT15_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16530;"	d
RTL8370_PORT15_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16529;"	d
RTL8370_PORT15_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16526;"	d
RTL8370_PORT15_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16525;"	d
RTL8370_PORT15_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16534;"	d
RTL8370_PORT15_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16533;"	d
RTL8370_PORT15_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16532;"	d
RTL8370_PORT15_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16531;"	d
RTL8370_PORT15_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8210;"	d
RTL8370_PORT15_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8209;"	d
RTL8370_PORT15_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8246;"	d
RTL8370_PORT15_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8245;"	d
RTL8370_PORT15_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8282;"	d
RTL8370_PORT15_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8281;"	d
RTL8370_PORT15_VIDX_MASK	rtl8370_reg.h	5848;"	d
RTL8370_PORT15_VIDX_OFFSET	rtl8370_reg.h	5847;"	d
RTL8370_PORT1_APR_ENABLE_MASK	rtl8370_reg.h	2808;"	d
RTL8370_PORT1_APR_ENABLE_OFFSET	rtl8370_reg.h	2807;"	d
RTL8370_PORT1_DEBUG_INFO_MASK	rtl8370_reg.h	8572;"	d
RTL8370_PORT1_DEBUG_INFO_OFFSET	rtl8370_reg.h	8571;"	d
RTL8370_PORT1_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	252;"	d
RTL8370_PORT1_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	251;"	d
RTL8370_PORT1_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	250;"	d
RTL8370_PORT1_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	249;"	d
RTL8370_PORT1_EEECFG_EEE_100M_MASK	rtl8370_reg.h	256;"	d
RTL8370_PORT1_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	255;"	d
RTL8370_PORT1_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	254;"	d
RTL8370_PORT1_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	253;"	d
RTL8370_PORT1_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	258;"	d
RTL8370_PORT1_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	257;"	d
RTL8370_PORT1_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	264;"	d
RTL8370_PORT1_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	263;"	d
RTL8370_PORT1_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	270;"	d
RTL8370_PORT1_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	269;"	d
RTL8370_PORT1_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	268;"	d
RTL8370_PORT1_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	267;"	d
RTL8370_PORT1_EEECFG_EEE_RX_MASK	rtl8370_reg.h	262;"	d
RTL8370_PORT1_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	261;"	d
RTL8370_PORT1_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	274;"	d
RTL8370_PORT1_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	273;"	d
RTL8370_PORT1_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	266;"	d
RTL8370_PORT1_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	265;"	d
RTL8370_PORT1_EEECFG_EEE_TX_MASK	rtl8370_reg.h	260;"	d
RTL8370_PORT1_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	259;"	d
RTL8370_PORT1_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	272;"	d
RTL8370_PORT1_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	271;"	d
RTL8370_PORT1_EFID_MASK	rtl8370_reg.h	9338;"	d
RTL8370_PORT1_EFID_OFFSET	rtl8370_reg.h	9337;"	d
RTL8370_PORT1_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3334;"	d
RTL8370_PORT1_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3333;"	d
RTL8370_PORT1_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2446;"	d
RTL8370_PORT1_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2445;"	d
RTL8370_PORT1_INDICATOR_MASK	rtl8370_reg.h	8562;"	d
RTL8370_PORT1_INDICATOR_OFFSET	rtl8370_reg.h	8561;"	d
RTL8370_PORT1_LED0_MODE_MASK	rtl8370_reg.h	18371;"	d
RTL8370_PORT1_LED0_MODE_OFFSET	rtl8370_reg.h	18370;"	d
RTL8370_PORT1_LED1_MODE_MASK	rtl8370_reg.h	18407;"	d
RTL8370_PORT1_LED1_MODE_OFFSET	rtl8370_reg.h	18406;"	d
RTL8370_PORT1_LED2_MODE_MASK	rtl8370_reg.h	18443;"	d
RTL8370_PORT1_LED2_MODE_OFFSET	rtl8370_reg.h	18442;"	d
RTL8370_PORT1_LED_ACTIVE_LOW_MASK	rtl8370_reg.h	18477;"	d
RTL8370_PORT1_LED_ACTIVE_LOW_OFFSET	rtl8370_reg.h	18476;"	d
RTL8370_PORT1_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	214;"	d
RTL8370_PORT1_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	213;"	d
RTL8370_PORT1_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	216;"	d
RTL8370_PORT1_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	215;"	d
RTL8370_PORT1_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	212;"	d
RTL8370_PORT1_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	211;"	d
RTL8370_PORT1_MISC_CFG_TIMER_MASK	rtl8370_reg.h	206;"	d
RTL8370_PORT1_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	205;"	d
RTL8370_PORT1_MULACT_MASK	rtl8370_reg.h	9624;"	d
RTL8370_PORT1_MULACT_OFFSET	rtl8370_reg.h	9623;"	d
RTL8370_PORT1_NUMBER_MASK	rtl8370_reg.h	8334;"	d
RTL8370_PORT1_NUMBER_OFFSET	rtl8370_reg.h	8333;"	d
RTL8370_PORT1_PAGE_COUNTER_MASK	rtl8370_reg.h	240;"	d
RTL8370_PORT1_PAGE_COUNTER_OFFSET	rtl8370_reg.h	239;"	d
RTL8370_PORT1_PARACT_MASK	rtl8370_reg.h	9588;"	d
RTL8370_PORT1_PARACT_OFFSET	rtl8370_reg.h	9587;"	d
RTL8370_PORT1_PBFID_MASK	rtl8370_reg.h	6870;"	d
RTL8370_PORT1_PBFID_OFFSET	rtl8370_reg.h	6869;"	d
RTL8370_PORT1_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3450;"	d
RTL8370_PORT1_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3449;"	d
RTL8370_PORT1_QUEUE0_TYPE_MASK	rtl8370_reg.h	2522;"	d
RTL8370_PORT1_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2521;"	d
RTL8370_PORT1_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3448;"	d
RTL8370_PORT1_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3447;"	d
RTL8370_PORT1_QUEUE1_TYPE_MASK	rtl8370_reg.h	2520;"	d
RTL8370_PORT1_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2519;"	d
RTL8370_PORT1_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3446;"	d
RTL8370_PORT1_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3445;"	d
RTL8370_PORT1_QUEUE2_TYPE_MASK	rtl8370_reg.h	2518;"	d
RTL8370_PORT1_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2517;"	d
RTL8370_PORT1_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3444;"	d
RTL8370_PORT1_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3443;"	d
RTL8370_PORT1_QUEUE3_TYPE_MASK	rtl8370_reg.h	2516;"	d
RTL8370_PORT1_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2515;"	d
RTL8370_PORT1_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3442;"	d
RTL8370_PORT1_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3441;"	d
RTL8370_PORT1_QUEUE4_TYPE_MASK	rtl8370_reg.h	2514;"	d
RTL8370_PORT1_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2513;"	d
RTL8370_PORT1_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3458;"	d
RTL8370_PORT1_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3457;"	d
RTL8370_PORT1_QUEUE5_TYPE_MASK	rtl8370_reg.h	2512;"	d
RTL8370_PORT1_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2511;"	d
RTL8370_PORT1_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3456;"	d
RTL8370_PORT1_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3455;"	d
RTL8370_PORT1_QUEUE6_TYPE_MASK	rtl8370_reg.h	2510;"	d
RTL8370_PORT1_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2509;"	d
RTL8370_PORT1_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3454;"	d
RTL8370_PORT1_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3453;"	d
RTL8370_PORT1_QUEUE7_TYPE_MASK	rtl8370_reg.h	2508;"	d
RTL8370_PORT1_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2507;"	d
RTL8370_PORT1_QUEUE_MASK_MASK	rtl8370_reg.h	8620;"	d
RTL8370_PORT1_QUEUE_MASK_OFFSET	rtl8370_reg.h	8619;"	d
RTL8370_PORT1_RESET_MASK	rtl8370_reg.h	14296;"	d
RTL8370_PORT1_RESET_OFFSET	rtl8370_reg.h	14295;"	d
RTL8370_PORT1_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16214;"	d
RTL8370_PORT1_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16213;"	d
RTL8370_PORT1_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16216;"	d
RTL8370_PORT1_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16215;"	d
RTL8370_PORT1_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16230;"	d
RTL8370_PORT1_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16229;"	d
RTL8370_PORT1_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16220;"	d
RTL8370_PORT1_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16219;"	d
RTL8370_PORT1_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16232;"	d
RTL8370_PORT1_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16231;"	d
RTL8370_PORT1_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16228;"	d
RTL8370_PORT1_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16227;"	d
RTL8370_PORT1_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16222;"	d
RTL8370_PORT1_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16221;"	d
RTL8370_PORT1_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16218;"	d
RTL8370_PORT1_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16217;"	d
RTL8370_PORT1_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16226;"	d
RTL8370_PORT1_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16225;"	d
RTL8370_PORT1_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16224;"	d
RTL8370_PORT1_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16223;"	d
RTL8370_PORT1_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8204;"	d
RTL8370_PORT1_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8203;"	d
RTL8370_PORT1_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8240;"	d
RTL8370_PORT1_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8239;"	d
RTL8370_PORT1_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8276;"	d
RTL8370_PORT1_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8275;"	d
RTL8370_PORT1_VIDX_MASK	rtl8370_reg.h	5806;"	d
RTL8370_PORT1_VIDX_OFFSET	rtl8370_reg.h	5805;"	d
RTL8370_PORT2_APR_ENABLE_MASK	rtl8370_reg.h	2806;"	d
RTL8370_PORT2_APR_ENABLE_OFFSET	rtl8370_reg.h	2805;"	d
RTL8370_PORT2_DEBUG_INFO_MASK	rtl8370_reg.h	8580;"	d
RTL8370_PORT2_DEBUG_INFO_OFFSET	rtl8370_reg.h	8579;"	d
RTL8370_PORT2_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	392;"	d
RTL8370_PORT2_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	391;"	d
RTL8370_PORT2_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	390;"	d
RTL8370_PORT2_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	389;"	d
RTL8370_PORT2_EEECFG_EEE_100M_MASK	rtl8370_reg.h	396;"	d
RTL8370_PORT2_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	395;"	d
RTL8370_PORT2_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	394;"	d
RTL8370_PORT2_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	393;"	d
RTL8370_PORT2_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	398;"	d
RTL8370_PORT2_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	397;"	d
RTL8370_PORT2_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	404;"	d
RTL8370_PORT2_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	403;"	d
RTL8370_PORT2_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	410;"	d
RTL8370_PORT2_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	409;"	d
RTL8370_PORT2_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	408;"	d
RTL8370_PORT2_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	407;"	d
RTL8370_PORT2_EEECFG_EEE_RX_MASK	rtl8370_reg.h	402;"	d
RTL8370_PORT2_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	401;"	d
RTL8370_PORT2_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	414;"	d
RTL8370_PORT2_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	413;"	d
RTL8370_PORT2_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	406;"	d
RTL8370_PORT2_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	405;"	d
RTL8370_PORT2_EEECFG_EEE_TX_MASK	rtl8370_reg.h	400;"	d
RTL8370_PORT2_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	399;"	d
RTL8370_PORT2_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	412;"	d
RTL8370_PORT2_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	411;"	d
RTL8370_PORT2_EFID_MASK	rtl8370_reg.h	9336;"	d
RTL8370_PORT2_EFID_OFFSET	rtl8370_reg.h	9335;"	d
RTL8370_PORT2_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3340;"	d
RTL8370_PORT2_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3339;"	d
RTL8370_PORT2_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2454;"	d
RTL8370_PORT2_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2453;"	d
RTL8370_PORT2_INDICATOR_MASK	rtl8370_reg.h	8560;"	d
RTL8370_PORT2_INDICATOR_OFFSET	rtl8370_reg.h	8559;"	d
RTL8370_PORT2_LED0_MODE_MASK	rtl8370_reg.h	18369;"	d
RTL8370_PORT2_LED0_MODE_OFFSET	rtl8370_reg.h	18368;"	d
RTL8370_PORT2_LED1_MODE_MASK	rtl8370_reg.h	18405;"	d
RTL8370_PORT2_LED1_MODE_OFFSET	rtl8370_reg.h	18404;"	d
RTL8370_PORT2_LED2_MODE_MASK	rtl8370_reg.h	18441;"	d
RTL8370_PORT2_LED2_MODE_OFFSET	rtl8370_reg.h	18440;"	d
RTL8370_PORT2_LED_ACTIVE_LOW_MASK	rtl8370_reg.h	18473;"	d
RTL8370_PORT2_LED_ACTIVE_LOW_OFFSET	rtl8370_reg.h	18472;"	d
RTL8370_PORT2_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	354;"	d
RTL8370_PORT2_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	353;"	d
RTL8370_PORT2_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	356;"	d
RTL8370_PORT2_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	355;"	d
RTL8370_PORT2_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	352;"	d
RTL8370_PORT2_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	351;"	d
RTL8370_PORT2_MISC_CFG_TIMER_MASK	rtl8370_reg.h	346;"	d
RTL8370_PORT2_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	345;"	d
RTL8370_PORT2_MULACT_MASK	rtl8370_reg.h	9622;"	d
RTL8370_PORT2_MULACT_OFFSET	rtl8370_reg.h	9621;"	d
RTL8370_PORT2_NUMBER_MASK	rtl8370_reg.h	8332;"	d
RTL8370_PORT2_NUMBER_OFFSET	rtl8370_reg.h	8331;"	d
RTL8370_PORT2_PAGE_COUNTER_MASK	rtl8370_reg.h	380;"	d
RTL8370_PORT2_PAGE_COUNTER_OFFSET	rtl8370_reg.h	379;"	d
RTL8370_PORT2_PARACT_MASK	rtl8370_reg.h	9586;"	d
RTL8370_PORT2_PARACT_OFFSET	rtl8370_reg.h	9585;"	d
RTL8370_PORT2_PBFID_MASK	rtl8370_reg.h	6874;"	d
RTL8370_PORT2_PBFID_OFFSET	rtl8370_reg.h	6873;"	d
RTL8370_PORT2_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3470;"	d
RTL8370_PORT2_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3469;"	d
RTL8370_PORT2_QUEUE0_TYPE_MASK	rtl8370_reg.h	2572;"	d
RTL8370_PORT2_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2571;"	d
RTL8370_PORT2_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3468;"	d
RTL8370_PORT2_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3467;"	d
RTL8370_PORT2_QUEUE1_TYPE_MASK	rtl8370_reg.h	2570;"	d
RTL8370_PORT2_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2569;"	d
RTL8370_PORT2_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3466;"	d
RTL8370_PORT2_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3465;"	d
RTL8370_PORT2_QUEUE2_TYPE_MASK	rtl8370_reg.h	2568;"	d
RTL8370_PORT2_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2567;"	d
RTL8370_PORT2_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3464;"	d
RTL8370_PORT2_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3463;"	d
RTL8370_PORT2_QUEUE3_TYPE_MASK	rtl8370_reg.h	2566;"	d
RTL8370_PORT2_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2565;"	d
RTL8370_PORT2_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3462;"	d
RTL8370_PORT2_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3461;"	d
RTL8370_PORT2_QUEUE4_TYPE_MASK	rtl8370_reg.h	2564;"	d
RTL8370_PORT2_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2563;"	d
RTL8370_PORT2_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3478;"	d
RTL8370_PORT2_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3477;"	d
RTL8370_PORT2_QUEUE5_TYPE_MASK	rtl8370_reg.h	2562;"	d
RTL8370_PORT2_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2561;"	d
RTL8370_PORT2_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3476;"	d
RTL8370_PORT2_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3475;"	d
RTL8370_PORT2_QUEUE6_TYPE_MASK	rtl8370_reg.h	2560;"	d
RTL8370_PORT2_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2559;"	d
RTL8370_PORT2_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3474;"	d
RTL8370_PORT2_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3473;"	d
RTL8370_PORT2_QUEUE7_TYPE_MASK	rtl8370_reg.h	2558;"	d
RTL8370_PORT2_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2557;"	d
RTL8370_PORT2_QUEUE_MASK_MASK	rtl8370_reg.h	8628;"	d
RTL8370_PORT2_QUEUE_MASK_OFFSET	rtl8370_reg.h	8627;"	d
RTL8370_PORT2_RESET_MASK	rtl8370_reg.h	14294;"	d
RTL8370_PORT2_RESET_OFFSET	rtl8370_reg.h	14293;"	d
RTL8370_PORT2_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16236;"	d
RTL8370_PORT2_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16235;"	d
RTL8370_PORT2_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16238;"	d
RTL8370_PORT2_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16237;"	d
RTL8370_PORT2_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16252;"	d
RTL8370_PORT2_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16251;"	d
RTL8370_PORT2_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16242;"	d
RTL8370_PORT2_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16241;"	d
RTL8370_PORT2_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16254;"	d
RTL8370_PORT2_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16253;"	d
RTL8370_PORT2_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16250;"	d
RTL8370_PORT2_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16249;"	d
RTL8370_PORT2_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16244;"	d
RTL8370_PORT2_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16243;"	d
RTL8370_PORT2_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16240;"	d
RTL8370_PORT2_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16239;"	d
RTL8370_PORT2_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16248;"	d
RTL8370_PORT2_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16247;"	d
RTL8370_PORT2_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16246;"	d
RTL8370_PORT2_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16245;"	d
RTL8370_PORT2_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8202;"	d
RTL8370_PORT2_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8201;"	d
RTL8370_PORT2_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8238;"	d
RTL8370_PORT2_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8237;"	d
RTL8370_PORT2_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8274;"	d
RTL8370_PORT2_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8273;"	d
RTL8370_PORT2_VIDX_MASK	rtl8370_reg.h	5814;"	d
RTL8370_PORT2_VIDX_OFFSET	rtl8370_reg.h	5813;"	d
RTL8370_PORT3_APR_ENABLE_MASK	rtl8370_reg.h	2804;"	d
RTL8370_PORT3_APR_ENABLE_OFFSET	rtl8370_reg.h	2803;"	d
RTL8370_PORT3_DEBUG_INFO_MASK	rtl8370_reg.h	8578;"	d
RTL8370_PORT3_DEBUG_INFO_OFFSET	rtl8370_reg.h	8577;"	d
RTL8370_PORT3_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	532;"	d
RTL8370_PORT3_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	531;"	d
RTL8370_PORT3_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	530;"	d
RTL8370_PORT3_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	529;"	d
RTL8370_PORT3_EEECFG_EEE_100M_MASK	rtl8370_reg.h	536;"	d
RTL8370_PORT3_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	535;"	d
RTL8370_PORT3_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	534;"	d
RTL8370_PORT3_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	533;"	d
RTL8370_PORT3_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	538;"	d
RTL8370_PORT3_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	537;"	d
RTL8370_PORT3_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	544;"	d
RTL8370_PORT3_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	543;"	d
RTL8370_PORT3_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	550;"	d
RTL8370_PORT3_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	549;"	d
RTL8370_PORT3_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	548;"	d
RTL8370_PORT3_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	547;"	d
RTL8370_PORT3_EEECFG_EEE_RX_MASK	rtl8370_reg.h	542;"	d
RTL8370_PORT3_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	541;"	d
RTL8370_PORT3_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	554;"	d
RTL8370_PORT3_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	553;"	d
RTL8370_PORT3_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	546;"	d
RTL8370_PORT3_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	545;"	d
RTL8370_PORT3_EEECFG_EEE_TX_MASK	rtl8370_reg.h	540;"	d
RTL8370_PORT3_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	539;"	d
RTL8370_PORT3_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	552;"	d
RTL8370_PORT3_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	551;"	d
RTL8370_PORT3_EFID_MASK	rtl8370_reg.h	9334;"	d
RTL8370_PORT3_EFID_OFFSET	rtl8370_reg.h	9333;"	d
RTL8370_PORT3_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3346;"	d
RTL8370_PORT3_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3345;"	d
RTL8370_PORT3_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2452;"	d
RTL8370_PORT3_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2451;"	d
RTL8370_PORT3_INDICATOR_MASK	rtl8370_reg.h	8558;"	d
RTL8370_PORT3_INDICATOR_OFFSET	rtl8370_reg.h	8557;"	d
RTL8370_PORT3_LED0_MODE_MASK	rtl8370_reg.h	18367;"	d
RTL8370_PORT3_LED0_MODE_OFFSET	rtl8370_reg.h	18366;"	d
RTL8370_PORT3_LED1_MODE_MASK	rtl8370_reg.h	18403;"	d
RTL8370_PORT3_LED1_MODE_OFFSET	rtl8370_reg.h	18402;"	d
RTL8370_PORT3_LED2_MODE_MASK	rtl8370_reg.h	18439;"	d
RTL8370_PORT3_LED2_MODE_OFFSET	rtl8370_reg.h	18438;"	d
RTL8370_PORT3_LED_ACTIVE_LOW_MASK	rtl8370_reg.h	18469;"	d
RTL8370_PORT3_LED_ACTIVE_LOW_OFFSET	rtl8370_reg.h	18468;"	d
RTL8370_PORT3_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	494;"	d
RTL8370_PORT3_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	493;"	d
RTL8370_PORT3_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	496;"	d
RTL8370_PORT3_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	495;"	d
RTL8370_PORT3_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	492;"	d
RTL8370_PORT3_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	491;"	d
RTL8370_PORT3_MISC_CFG_TIMER_MASK	rtl8370_reg.h	486;"	d
RTL8370_PORT3_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	485;"	d
RTL8370_PORT3_MULACT_MASK	rtl8370_reg.h	9620;"	d
RTL8370_PORT3_MULACT_OFFSET	rtl8370_reg.h	9619;"	d
RTL8370_PORT3_NUMBER_MASK	rtl8370_reg.h	8330;"	d
RTL8370_PORT3_NUMBER_OFFSET	rtl8370_reg.h	8329;"	d
RTL8370_PORT3_PAGE_COUNTER_MASK	rtl8370_reg.h	520;"	d
RTL8370_PORT3_PAGE_COUNTER_OFFSET	rtl8370_reg.h	519;"	d
RTL8370_PORT3_PARACT_MASK	rtl8370_reg.h	9584;"	d
RTL8370_PORT3_PARACT_OFFSET	rtl8370_reg.h	9583;"	d
RTL8370_PORT3_PBFID_MASK	rtl8370_reg.h	6878;"	d
RTL8370_PORT3_PBFID_OFFSET	rtl8370_reg.h	6877;"	d
RTL8370_PORT3_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3490;"	d
RTL8370_PORT3_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3489;"	d
RTL8370_PORT3_QUEUE0_TYPE_MASK	rtl8370_reg.h	2556;"	d
RTL8370_PORT3_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2555;"	d
RTL8370_PORT3_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3488;"	d
RTL8370_PORT3_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3487;"	d
RTL8370_PORT3_QUEUE1_TYPE_MASK	rtl8370_reg.h	2554;"	d
RTL8370_PORT3_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2553;"	d
RTL8370_PORT3_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3486;"	d
RTL8370_PORT3_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3485;"	d
RTL8370_PORT3_QUEUE2_TYPE_MASK	rtl8370_reg.h	2552;"	d
RTL8370_PORT3_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2551;"	d
RTL8370_PORT3_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3484;"	d
RTL8370_PORT3_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3483;"	d
RTL8370_PORT3_QUEUE3_TYPE_MASK	rtl8370_reg.h	2550;"	d
RTL8370_PORT3_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2549;"	d
RTL8370_PORT3_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3482;"	d
RTL8370_PORT3_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3481;"	d
RTL8370_PORT3_QUEUE4_TYPE_MASK	rtl8370_reg.h	2548;"	d
RTL8370_PORT3_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2547;"	d
RTL8370_PORT3_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3498;"	d
RTL8370_PORT3_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3497;"	d
RTL8370_PORT3_QUEUE5_TYPE_MASK	rtl8370_reg.h	2546;"	d
RTL8370_PORT3_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2545;"	d
RTL8370_PORT3_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3496;"	d
RTL8370_PORT3_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3495;"	d
RTL8370_PORT3_QUEUE6_TYPE_MASK	rtl8370_reg.h	2544;"	d
RTL8370_PORT3_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2543;"	d
RTL8370_PORT3_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3494;"	d
RTL8370_PORT3_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3493;"	d
RTL8370_PORT3_QUEUE7_TYPE_MASK	rtl8370_reg.h	2542;"	d
RTL8370_PORT3_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2541;"	d
RTL8370_PORT3_QUEUE_MASK_MASK	rtl8370_reg.h	8626;"	d
RTL8370_PORT3_QUEUE_MASK_OFFSET	rtl8370_reg.h	8625;"	d
RTL8370_PORT3_RESET_MASK	rtl8370_reg.h	14292;"	d
RTL8370_PORT3_RESET_OFFSET	rtl8370_reg.h	14291;"	d
RTL8370_PORT3_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16258;"	d
RTL8370_PORT3_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16257;"	d
RTL8370_PORT3_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16260;"	d
RTL8370_PORT3_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16259;"	d
RTL8370_PORT3_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16274;"	d
RTL8370_PORT3_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16273;"	d
RTL8370_PORT3_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16264;"	d
RTL8370_PORT3_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16263;"	d
RTL8370_PORT3_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16276;"	d
RTL8370_PORT3_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16275;"	d
RTL8370_PORT3_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16272;"	d
RTL8370_PORT3_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16271;"	d
RTL8370_PORT3_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16266;"	d
RTL8370_PORT3_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16265;"	d
RTL8370_PORT3_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16262;"	d
RTL8370_PORT3_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16261;"	d
RTL8370_PORT3_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16270;"	d
RTL8370_PORT3_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16269;"	d
RTL8370_PORT3_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16268;"	d
RTL8370_PORT3_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16267;"	d
RTL8370_PORT3_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8200;"	d
RTL8370_PORT3_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8199;"	d
RTL8370_PORT3_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8236;"	d
RTL8370_PORT3_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8235;"	d
RTL8370_PORT3_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8272;"	d
RTL8370_PORT3_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8271;"	d
RTL8370_PORT3_VIDX_MASK	rtl8370_reg.h	5812;"	d
RTL8370_PORT3_VIDX_OFFSET	rtl8370_reg.h	5811;"	d
RTL8370_PORT4_APR_ENABLE_MASK	rtl8370_reg.h	2802;"	d
RTL8370_PORT4_APR_ENABLE_OFFSET	rtl8370_reg.h	2801;"	d
RTL8370_PORT4_DEBUG_INFO_MASK	rtl8370_reg.h	8586;"	d
RTL8370_PORT4_DEBUG_INFO_OFFSET	rtl8370_reg.h	8585;"	d
RTL8370_PORT4_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	672;"	d
RTL8370_PORT4_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	671;"	d
RTL8370_PORT4_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	670;"	d
RTL8370_PORT4_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	669;"	d
RTL8370_PORT4_EEECFG_EEE_100M_MASK	rtl8370_reg.h	676;"	d
RTL8370_PORT4_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	675;"	d
RTL8370_PORT4_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	674;"	d
RTL8370_PORT4_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	673;"	d
RTL8370_PORT4_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	678;"	d
RTL8370_PORT4_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	677;"	d
RTL8370_PORT4_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	684;"	d
RTL8370_PORT4_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	683;"	d
RTL8370_PORT4_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	690;"	d
RTL8370_PORT4_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	689;"	d
RTL8370_PORT4_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	688;"	d
RTL8370_PORT4_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	687;"	d
RTL8370_PORT4_EEECFG_EEE_RX_MASK	rtl8370_reg.h	682;"	d
RTL8370_PORT4_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	681;"	d
RTL8370_PORT4_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	694;"	d
RTL8370_PORT4_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	693;"	d
RTL8370_PORT4_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	686;"	d
RTL8370_PORT4_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	685;"	d
RTL8370_PORT4_EEECFG_EEE_TX_MASK	rtl8370_reg.h	680;"	d
RTL8370_PORT4_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	679;"	d
RTL8370_PORT4_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	692;"	d
RTL8370_PORT4_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	691;"	d
RTL8370_PORT4_EFID_MASK	rtl8370_reg.h	9350;"	d
RTL8370_PORT4_EFID_OFFSET	rtl8370_reg.h	9349;"	d
RTL8370_PORT4_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3352;"	d
RTL8370_PORT4_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3351;"	d
RTL8370_PORT4_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2460;"	d
RTL8370_PORT4_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2459;"	d
RTL8370_PORT4_INDICATOR_MASK	rtl8370_reg.h	8556;"	d
RTL8370_PORT4_INDICATOR_OFFSET	rtl8370_reg.h	8555;"	d
RTL8370_PORT4_LED0_MODE_MASK	rtl8370_reg.h	18365;"	d
RTL8370_PORT4_LED0_MODE_OFFSET	rtl8370_reg.h	18364;"	d
RTL8370_PORT4_LED1_MODE_MASK	rtl8370_reg.h	18401;"	d
RTL8370_PORT4_LED1_MODE_OFFSET	rtl8370_reg.h	18400;"	d
RTL8370_PORT4_LED2_MODE_MASK	rtl8370_reg.h	18437;"	d
RTL8370_PORT4_LED2_MODE_OFFSET	rtl8370_reg.h	18436;"	d
RTL8370_PORT4_LED_ACTIVE_LOW_MASK	rtl8370_reg.h	18499;"	d
RTL8370_PORT4_LED_ACTIVE_LOW_OFFSET	rtl8370_reg.h	18498;"	d
RTL8370_PORT4_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	634;"	d
RTL8370_PORT4_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	633;"	d
RTL8370_PORT4_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	636;"	d
RTL8370_PORT4_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	635;"	d
RTL8370_PORT4_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	632;"	d
RTL8370_PORT4_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	631;"	d
RTL8370_PORT4_MISC_CFG_TIMER_MASK	rtl8370_reg.h	626;"	d
RTL8370_PORT4_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	625;"	d
RTL8370_PORT4_MULACT_MASK	rtl8370_reg.h	9618;"	d
RTL8370_PORT4_MULACT_OFFSET	rtl8370_reg.h	9617;"	d
RTL8370_PORT4_NUMBER_MASK	rtl8370_reg.h	8346;"	d
RTL8370_PORT4_NUMBER_OFFSET	rtl8370_reg.h	8345;"	d
RTL8370_PORT4_PAGE_COUNTER_MASK	rtl8370_reg.h	660;"	d
RTL8370_PORT4_PAGE_COUNTER_OFFSET	rtl8370_reg.h	659;"	d
RTL8370_PORT4_PARACT_MASK	rtl8370_reg.h	9582;"	d
RTL8370_PORT4_PARACT_OFFSET	rtl8370_reg.h	9581;"	d
RTL8370_PORT4_PBFID_MASK	rtl8370_reg.h	6882;"	d
RTL8370_PORT4_PBFID_OFFSET	rtl8370_reg.h	6881;"	d
RTL8370_PORT4_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3510;"	d
RTL8370_PORT4_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3509;"	d
RTL8370_PORT4_QUEUE0_TYPE_MASK	rtl8370_reg.h	2606;"	d
RTL8370_PORT4_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2605;"	d
RTL8370_PORT4_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3508;"	d
RTL8370_PORT4_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3507;"	d
RTL8370_PORT4_QUEUE1_TYPE_MASK	rtl8370_reg.h	2604;"	d
RTL8370_PORT4_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2603;"	d
RTL8370_PORT4_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3506;"	d
RTL8370_PORT4_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3505;"	d
RTL8370_PORT4_QUEUE2_TYPE_MASK	rtl8370_reg.h	2602;"	d
RTL8370_PORT4_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2601;"	d
RTL8370_PORT4_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3504;"	d
RTL8370_PORT4_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3503;"	d
RTL8370_PORT4_QUEUE3_TYPE_MASK	rtl8370_reg.h	2600;"	d
RTL8370_PORT4_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2599;"	d
RTL8370_PORT4_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3502;"	d
RTL8370_PORT4_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3501;"	d
RTL8370_PORT4_QUEUE4_TYPE_MASK	rtl8370_reg.h	2598;"	d
RTL8370_PORT4_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2597;"	d
RTL8370_PORT4_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3518;"	d
RTL8370_PORT4_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3517;"	d
RTL8370_PORT4_QUEUE5_TYPE_MASK	rtl8370_reg.h	2596;"	d
RTL8370_PORT4_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2595;"	d
RTL8370_PORT4_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3516;"	d
RTL8370_PORT4_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3515;"	d
RTL8370_PORT4_QUEUE6_TYPE_MASK	rtl8370_reg.h	2594;"	d
RTL8370_PORT4_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2593;"	d
RTL8370_PORT4_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3514;"	d
RTL8370_PORT4_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3513;"	d
RTL8370_PORT4_QUEUE7_TYPE_MASK	rtl8370_reg.h	2592;"	d
RTL8370_PORT4_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2591;"	d
RTL8370_PORT4_QUEUE_MASK_MASK	rtl8370_reg.h	8634;"	d
RTL8370_PORT4_QUEUE_MASK_OFFSET	rtl8370_reg.h	8633;"	d
RTL8370_PORT4_RESET_MASK	rtl8370_reg.h	14290;"	d
RTL8370_PORT4_RESET_OFFSET	rtl8370_reg.h	14289;"	d
RTL8370_PORT4_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16280;"	d
RTL8370_PORT4_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16279;"	d
RTL8370_PORT4_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16282;"	d
RTL8370_PORT4_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16281;"	d
RTL8370_PORT4_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16296;"	d
RTL8370_PORT4_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16295;"	d
RTL8370_PORT4_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16286;"	d
RTL8370_PORT4_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16285;"	d
RTL8370_PORT4_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16298;"	d
RTL8370_PORT4_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16297;"	d
RTL8370_PORT4_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16294;"	d
RTL8370_PORT4_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16293;"	d
RTL8370_PORT4_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16288;"	d
RTL8370_PORT4_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16287;"	d
RTL8370_PORT4_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16284;"	d
RTL8370_PORT4_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16283;"	d
RTL8370_PORT4_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16292;"	d
RTL8370_PORT4_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16291;"	d
RTL8370_PORT4_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16290;"	d
RTL8370_PORT4_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16289;"	d
RTL8370_PORT4_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8198;"	d
RTL8370_PORT4_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8197;"	d
RTL8370_PORT4_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8234;"	d
RTL8370_PORT4_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8233;"	d
RTL8370_PORT4_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8270;"	d
RTL8370_PORT4_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8269;"	d
RTL8370_PORT4_VIDX_MASK	rtl8370_reg.h	5820;"	d
RTL8370_PORT4_VIDX_OFFSET	rtl8370_reg.h	5819;"	d
RTL8370_PORT5_APR_ENABLE_MASK	rtl8370_reg.h	2800;"	d
RTL8370_PORT5_APR_ENABLE_OFFSET	rtl8370_reg.h	2799;"	d
RTL8370_PORT5_DEBUG_INFO_MASK	rtl8370_reg.h	8584;"	d
RTL8370_PORT5_DEBUG_INFO_OFFSET	rtl8370_reg.h	8583;"	d
RTL8370_PORT5_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	812;"	d
RTL8370_PORT5_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	811;"	d
RTL8370_PORT5_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	810;"	d
RTL8370_PORT5_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	809;"	d
RTL8370_PORT5_EEECFG_EEE_100M_MASK	rtl8370_reg.h	816;"	d
RTL8370_PORT5_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	815;"	d
RTL8370_PORT5_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	814;"	d
RTL8370_PORT5_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	813;"	d
RTL8370_PORT5_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	818;"	d
RTL8370_PORT5_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	817;"	d
RTL8370_PORT5_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	824;"	d
RTL8370_PORT5_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	823;"	d
RTL8370_PORT5_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	830;"	d
RTL8370_PORT5_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	829;"	d
RTL8370_PORT5_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	828;"	d
RTL8370_PORT5_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	827;"	d
RTL8370_PORT5_EEECFG_EEE_RX_MASK	rtl8370_reg.h	822;"	d
RTL8370_PORT5_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	821;"	d
RTL8370_PORT5_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	834;"	d
RTL8370_PORT5_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	833;"	d
RTL8370_PORT5_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	826;"	d
RTL8370_PORT5_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	825;"	d
RTL8370_PORT5_EEECFG_EEE_TX_MASK	rtl8370_reg.h	820;"	d
RTL8370_PORT5_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	819;"	d
RTL8370_PORT5_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	832;"	d
RTL8370_PORT5_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	831;"	d
RTL8370_PORT5_EFID_MASK	rtl8370_reg.h	9348;"	d
RTL8370_PORT5_EFID_OFFSET	rtl8370_reg.h	9347;"	d
RTL8370_PORT5_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3358;"	d
RTL8370_PORT5_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3357;"	d
RTL8370_PORT5_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2458;"	d
RTL8370_PORT5_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2457;"	d
RTL8370_PORT5_INDICATOR_MASK	rtl8370_reg.h	8554;"	d
RTL8370_PORT5_INDICATOR_OFFSET	rtl8370_reg.h	8553;"	d
RTL8370_PORT5_LED0_MODE_MASK	rtl8370_reg.h	18363;"	d
RTL8370_PORT5_LED0_MODE_OFFSET	rtl8370_reg.h	18362;"	d
RTL8370_PORT5_LED1_MODE_MASK	rtl8370_reg.h	18399;"	d
RTL8370_PORT5_LED1_MODE_OFFSET	rtl8370_reg.h	18398;"	d
RTL8370_PORT5_LED2_MODE_MASK	rtl8370_reg.h	18435;"	d
RTL8370_PORT5_LED2_MODE_OFFSET	rtl8370_reg.h	18434;"	d
RTL8370_PORT5_LED_ACTIVE_LOW_MASK	rtl8370_reg.h	18495;"	d
RTL8370_PORT5_LED_ACTIVE_LOW_OFFSET	rtl8370_reg.h	18494;"	d
RTL8370_PORT5_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	774;"	d
RTL8370_PORT5_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	773;"	d
RTL8370_PORT5_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	776;"	d
RTL8370_PORT5_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	775;"	d
RTL8370_PORT5_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	772;"	d
RTL8370_PORT5_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	771;"	d
RTL8370_PORT5_MISC_CFG_TIMER_MASK	rtl8370_reg.h	766;"	d
RTL8370_PORT5_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	765;"	d
RTL8370_PORT5_MULACT_MASK	rtl8370_reg.h	9616;"	d
RTL8370_PORT5_MULACT_OFFSET	rtl8370_reg.h	9615;"	d
RTL8370_PORT5_NUMBER_MASK	rtl8370_reg.h	8344;"	d
RTL8370_PORT5_NUMBER_OFFSET	rtl8370_reg.h	8343;"	d
RTL8370_PORT5_PAGE_COUNTER_MASK	rtl8370_reg.h	800;"	d
RTL8370_PORT5_PAGE_COUNTER_OFFSET	rtl8370_reg.h	799;"	d
RTL8370_PORT5_PARACT_MASK	rtl8370_reg.h	9580;"	d
RTL8370_PORT5_PARACT_OFFSET	rtl8370_reg.h	9579;"	d
RTL8370_PORT5_PBFID_MASK	rtl8370_reg.h	6886;"	d
RTL8370_PORT5_PBFID_OFFSET	rtl8370_reg.h	6885;"	d
RTL8370_PORT5_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3530;"	d
RTL8370_PORT5_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3529;"	d
RTL8370_PORT5_QUEUE0_TYPE_MASK	rtl8370_reg.h	2590;"	d
RTL8370_PORT5_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2589;"	d
RTL8370_PORT5_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3528;"	d
RTL8370_PORT5_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3527;"	d
RTL8370_PORT5_QUEUE1_TYPE_MASK	rtl8370_reg.h	2588;"	d
RTL8370_PORT5_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2587;"	d
RTL8370_PORT5_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3526;"	d
RTL8370_PORT5_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3525;"	d
RTL8370_PORT5_QUEUE2_TYPE_MASK	rtl8370_reg.h	2586;"	d
RTL8370_PORT5_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2585;"	d
RTL8370_PORT5_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3524;"	d
RTL8370_PORT5_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3523;"	d
RTL8370_PORT5_QUEUE3_TYPE_MASK	rtl8370_reg.h	2584;"	d
RTL8370_PORT5_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2583;"	d
RTL8370_PORT5_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3522;"	d
RTL8370_PORT5_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3521;"	d
RTL8370_PORT5_QUEUE4_TYPE_MASK	rtl8370_reg.h	2582;"	d
RTL8370_PORT5_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2581;"	d
RTL8370_PORT5_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3538;"	d
RTL8370_PORT5_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3537;"	d
RTL8370_PORT5_QUEUE5_TYPE_MASK	rtl8370_reg.h	2580;"	d
RTL8370_PORT5_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2579;"	d
RTL8370_PORT5_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3536;"	d
RTL8370_PORT5_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3535;"	d
RTL8370_PORT5_QUEUE6_TYPE_MASK	rtl8370_reg.h	2578;"	d
RTL8370_PORT5_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2577;"	d
RTL8370_PORT5_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3534;"	d
RTL8370_PORT5_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3533;"	d
RTL8370_PORT5_QUEUE7_TYPE_MASK	rtl8370_reg.h	2576;"	d
RTL8370_PORT5_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2575;"	d
RTL8370_PORT5_QUEUE_MASK_MASK	rtl8370_reg.h	8632;"	d
RTL8370_PORT5_QUEUE_MASK_OFFSET	rtl8370_reg.h	8631;"	d
RTL8370_PORT5_RESET_MASK	rtl8370_reg.h	14288;"	d
RTL8370_PORT5_RESET_OFFSET	rtl8370_reg.h	14287;"	d
RTL8370_PORT5_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16302;"	d
RTL8370_PORT5_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16301;"	d
RTL8370_PORT5_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16304;"	d
RTL8370_PORT5_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16303;"	d
RTL8370_PORT5_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16318;"	d
RTL8370_PORT5_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16317;"	d
RTL8370_PORT5_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16308;"	d
RTL8370_PORT5_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16307;"	d
RTL8370_PORT5_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16320;"	d
RTL8370_PORT5_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16319;"	d
RTL8370_PORT5_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16316;"	d
RTL8370_PORT5_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16315;"	d
RTL8370_PORT5_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16310;"	d
RTL8370_PORT5_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16309;"	d
RTL8370_PORT5_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16306;"	d
RTL8370_PORT5_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16305;"	d
RTL8370_PORT5_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16314;"	d
RTL8370_PORT5_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16313;"	d
RTL8370_PORT5_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16312;"	d
RTL8370_PORT5_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16311;"	d
RTL8370_PORT5_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8196;"	d
RTL8370_PORT5_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8195;"	d
RTL8370_PORT5_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8232;"	d
RTL8370_PORT5_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8231;"	d
RTL8370_PORT5_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8268;"	d
RTL8370_PORT5_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8267;"	d
RTL8370_PORT5_VIDX_MASK	rtl8370_reg.h	5818;"	d
RTL8370_PORT5_VIDX_OFFSET	rtl8370_reg.h	5817;"	d
RTL8370_PORT6_APR_ENABLE_MASK	rtl8370_reg.h	2798;"	d
RTL8370_PORT6_APR_ENABLE_OFFSET	rtl8370_reg.h	2797;"	d
RTL8370_PORT6_DEBUG_INFO_MASK	rtl8370_reg.h	8592;"	d
RTL8370_PORT6_DEBUG_INFO_OFFSET	rtl8370_reg.h	8591;"	d
RTL8370_PORT6_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	952;"	d
RTL8370_PORT6_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	951;"	d
RTL8370_PORT6_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	950;"	d
RTL8370_PORT6_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	949;"	d
RTL8370_PORT6_EEECFG_EEE_100M_MASK	rtl8370_reg.h	956;"	d
RTL8370_PORT6_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	955;"	d
RTL8370_PORT6_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	954;"	d
RTL8370_PORT6_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	953;"	d
RTL8370_PORT6_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	958;"	d
RTL8370_PORT6_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	957;"	d
RTL8370_PORT6_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	964;"	d
RTL8370_PORT6_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	963;"	d
RTL8370_PORT6_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	970;"	d
RTL8370_PORT6_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	969;"	d
RTL8370_PORT6_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	968;"	d
RTL8370_PORT6_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	967;"	d
RTL8370_PORT6_EEECFG_EEE_RX_MASK	rtl8370_reg.h	962;"	d
RTL8370_PORT6_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	961;"	d
RTL8370_PORT6_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	974;"	d
RTL8370_PORT6_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	973;"	d
RTL8370_PORT6_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	966;"	d
RTL8370_PORT6_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	965;"	d
RTL8370_PORT6_EEECFG_EEE_TX_MASK	rtl8370_reg.h	960;"	d
RTL8370_PORT6_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	959;"	d
RTL8370_PORT6_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	972;"	d
RTL8370_PORT6_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	971;"	d
RTL8370_PORT6_EFID_MASK	rtl8370_reg.h	9346;"	d
RTL8370_PORT6_EFID_OFFSET	rtl8370_reg.h	9345;"	d
RTL8370_PORT6_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3364;"	d
RTL8370_PORT6_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3363;"	d
RTL8370_PORT6_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2466;"	d
RTL8370_PORT6_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2465;"	d
RTL8370_PORT6_INDICATOR_MASK	rtl8370_reg.h	8552;"	d
RTL8370_PORT6_INDICATOR_OFFSET	rtl8370_reg.h	8551;"	d
RTL8370_PORT6_LED0_MODE_MASK	rtl8370_reg.h	18361;"	d
RTL8370_PORT6_LED0_MODE_OFFSET	rtl8370_reg.h	18360;"	d
RTL8370_PORT6_LED1_MODE_MASK	rtl8370_reg.h	18397;"	d
RTL8370_PORT6_LED1_MODE_OFFSET	rtl8370_reg.h	18396;"	d
RTL8370_PORT6_LED2_MODE_MASK	rtl8370_reg.h	18433;"	d
RTL8370_PORT6_LED2_MODE_OFFSET	rtl8370_reg.h	18432;"	d
RTL8370_PORT6_LED_ACTIVE_LOW_MASK	rtl8370_reg.h	18491;"	d
RTL8370_PORT6_LED_ACTIVE_LOW_OFFSET	rtl8370_reg.h	18490;"	d
RTL8370_PORT6_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	914;"	d
RTL8370_PORT6_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	913;"	d
RTL8370_PORT6_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	916;"	d
RTL8370_PORT6_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	915;"	d
RTL8370_PORT6_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	912;"	d
RTL8370_PORT6_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	911;"	d
RTL8370_PORT6_MISC_CFG_TIMER_MASK	rtl8370_reg.h	906;"	d
RTL8370_PORT6_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	905;"	d
RTL8370_PORT6_MULACT_MASK	rtl8370_reg.h	9614;"	d
RTL8370_PORT6_MULACT_OFFSET	rtl8370_reg.h	9613;"	d
RTL8370_PORT6_NUMBER_MASK	rtl8370_reg.h	8342;"	d
RTL8370_PORT6_NUMBER_OFFSET	rtl8370_reg.h	8341;"	d
RTL8370_PORT6_PAGE_COUNTER_MASK	rtl8370_reg.h	940;"	d
RTL8370_PORT6_PAGE_COUNTER_OFFSET	rtl8370_reg.h	939;"	d
RTL8370_PORT6_PARACT_MASK	rtl8370_reg.h	9578;"	d
RTL8370_PORT6_PARACT_OFFSET	rtl8370_reg.h	9577;"	d
RTL8370_PORT6_PBFID_MASK	rtl8370_reg.h	6890;"	d
RTL8370_PORT6_PBFID_OFFSET	rtl8370_reg.h	6889;"	d
RTL8370_PORT6_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3550;"	d
RTL8370_PORT6_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3549;"	d
RTL8370_PORT6_QUEUE0_TYPE_MASK	rtl8370_reg.h	2640;"	d
RTL8370_PORT6_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2639;"	d
RTL8370_PORT6_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3548;"	d
RTL8370_PORT6_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3547;"	d
RTL8370_PORT6_QUEUE1_TYPE_MASK	rtl8370_reg.h	2638;"	d
RTL8370_PORT6_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2637;"	d
RTL8370_PORT6_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3546;"	d
RTL8370_PORT6_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3545;"	d
RTL8370_PORT6_QUEUE2_TYPE_MASK	rtl8370_reg.h	2636;"	d
RTL8370_PORT6_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2635;"	d
RTL8370_PORT6_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3544;"	d
RTL8370_PORT6_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3543;"	d
RTL8370_PORT6_QUEUE3_TYPE_MASK	rtl8370_reg.h	2634;"	d
RTL8370_PORT6_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2633;"	d
RTL8370_PORT6_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3542;"	d
RTL8370_PORT6_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3541;"	d
RTL8370_PORT6_QUEUE4_TYPE_MASK	rtl8370_reg.h	2632;"	d
RTL8370_PORT6_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2631;"	d
RTL8370_PORT6_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3558;"	d
RTL8370_PORT6_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3557;"	d
RTL8370_PORT6_QUEUE5_TYPE_MASK	rtl8370_reg.h	2630;"	d
RTL8370_PORT6_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2629;"	d
RTL8370_PORT6_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3556;"	d
RTL8370_PORT6_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3555;"	d
RTL8370_PORT6_QUEUE6_TYPE_MASK	rtl8370_reg.h	2628;"	d
RTL8370_PORT6_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2627;"	d
RTL8370_PORT6_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3554;"	d
RTL8370_PORT6_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3553;"	d
RTL8370_PORT6_QUEUE7_TYPE_MASK	rtl8370_reg.h	2626;"	d
RTL8370_PORT6_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2625;"	d
RTL8370_PORT6_QUEUE_MASK_MASK	rtl8370_reg.h	8640;"	d
RTL8370_PORT6_QUEUE_MASK_OFFSET	rtl8370_reg.h	8639;"	d
RTL8370_PORT6_RESET_MASK	rtl8370_reg.h	14286;"	d
RTL8370_PORT6_RESET_OFFSET	rtl8370_reg.h	14285;"	d
RTL8370_PORT6_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16324;"	d
RTL8370_PORT6_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16323;"	d
RTL8370_PORT6_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16326;"	d
RTL8370_PORT6_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16325;"	d
RTL8370_PORT6_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16340;"	d
RTL8370_PORT6_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16339;"	d
RTL8370_PORT6_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16330;"	d
RTL8370_PORT6_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16329;"	d
RTL8370_PORT6_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16342;"	d
RTL8370_PORT6_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16341;"	d
RTL8370_PORT6_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16338;"	d
RTL8370_PORT6_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16337;"	d
RTL8370_PORT6_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16332;"	d
RTL8370_PORT6_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16331;"	d
RTL8370_PORT6_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16328;"	d
RTL8370_PORT6_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16327;"	d
RTL8370_PORT6_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16336;"	d
RTL8370_PORT6_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16335;"	d
RTL8370_PORT6_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16334;"	d
RTL8370_PORT6_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16333;"	d
RTL8370_PORT6_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8194;"	d
RTL8370_PORT6_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8193;"	d
RTL8370_PORT6_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8230;"	d
RTL8370_PORT6_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8229;"	d
RTL8370_PORT6_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8266;"	d
RTL8370_PORT6_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8265;"	d
RTL8370_PORT6_VIDX_MASK	rtl8370_reg.h	5826;"	d
RTL8370_PORT6_VIDX_OFFSET	rtl8370_reg.h	5825;"	d
RTL8370_PORT7_APR_ENABLE_MASK	rtl8370_reg.h	2796;"	d
RTL8370_PORT7_APR_ENABLE_OFFSET	rtl8370_reg.h	2795;"	d
RTL8370_PORT7_DEBUG_INFO_MASK	rtl8370_reg.h	8590;"	d
RTL8370_PORT7_DEBUG_INFO_OFFSET	rtl8370_reg.h	8589;"	d
RTL8370_PORT7_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	1092;"	d
RTL8370_PORT7_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	1091;"	d
RTL8370_PORT7_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	1090;"	d
RTL8370_PORT7_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	1089;"	d
RTL8370_PORT7_EEECFG_EEE_100M_MASK	rtl8370_reg.h	1096;"	d
RTL8370_PORT7_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	1095;"	d
RTL8370_PORT7_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	1094;"	d
RTL8370_PORT7_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	1093;"	d
RTL8370_PORT7_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	1098;"	d
RTL8370_PORT7_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	1097;"	d
RTL8370_PORT7_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	1104;"	d
RTL8370_PORT7_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	1103;"	d
RTL8370_PORT7_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	1110;"	d
RTL8370_PORT7_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	1109;"	d
RTL8370_PORT7_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	1108;"	d
RTL8370_PORT7_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	1107;"	d
RTL8370_PORT7_EEECFG_EEE_RX_MASK	rtl8370_reg.h	1102;"	d
RTL8370_PORT7_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	1101;"	d
RTL8370_PORT7_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	1114;"	d
RTL8370_PORT7_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	1113;"	d
RTL8370_PORT7_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	1106;"	d
RTL8370_PORT7_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	1105;"	d
RTL8370_PORT7_EEECFG_EEE_TX_MASK	rtl8370_reg.h	1100;"	d
RTL8370_PORT7_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	1099;"	d
RTL8370_PORT7_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	1112;"	d
RTL8370_PORT7_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	1111;"	d
RTL8370_PORT7_EFID_MASK	rtl8370_reg.h	9344;"	d
RTL8370_PORT7_EFID_OFFSET	rtl8370_reg.h	9343;"	d
RTL8370_PORT7_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3370;"	d
RTL8370_PORT7_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3369;"	d
RTL8370_PORT7_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2464;"	d
RTL8370_PORT7_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2463;"	d
RTL8370_PORT7_INDICATOR_MASK	rtl8370_reg.h	8550;"	d
RTL8370_PORT7_INDICATOR_OFFSET	rtl8370_reg.h	8549;"	d
RTL8370_PORT7_LED0_MODE_MASK	rtl8370_reg.h	18359;"	d
RTL8370_PORT7_LED0_MODE_OFFSET	rtl8370_reg.h	18358;"	d
RTL8370_PORT7_LED1_MODE_MASK	rtl8370_reg.h	18395;"	d
RTL8370_PORT7_LED1_MODE_OFFSET	rtl8370_reg.h	18394;"	d
RTL8370_PORT7_LED2_MODE_MASK	rtl8370_reg.h	18431;"	d
RTL8370_PORT7_LED2_MODE_OFFSET	rtl8370_reg.h	18430;"	d
RTL8370_PORT7_LED_ACTIVE_LOW_MASK	rtl8370_reg.h	18487;"	d
RTL8370_PORT7_LED_ACTIVE_LOW_OFFSET	rtl8370_reg.h	18486;"	d
RTL8370_PORT7_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	1054;"	d
RTL8370_PORT7_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	1053;"	d
RTL8370_PORT7_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	1056;"	d
RTL8370_PORT7_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	1055;"	d
RTL8370_PORT7_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	1052;"	d
RTL8370_PORT7_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	1051;"	d
RTL8370_PORT7_MISC_CFG_TIMER_MASK	rtl8370_reg.h	1046;"	d
RTL8370_PORT7_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	1045;"	d
RTL8370_PORT7_MULACT_MASK	rtl8370_reg.h	9612;"	d
RTL8370_PORT7_MULACT_OFFSET	rtl8370_reg.h	9611;"	d
RTL8370_PORT7_NUMBER_MASK	rtl8370_reg.h	8340;"	d
RTL8370_PORT7_NUMBER_OFFSET	rtl8370_reg.h	8339;"	d
RTL8370_PORT7_PAGE_COUNTER_MASK	rtl8370_reg.h	1080;"	d
RTL8370_PORT7_PAGE_COUNTER_OFFSET	rtl8370_reg.h	1079;"	d
RTL8370_PORT7_PARACT_MASK	rtl8370_reg.h	9576;"	d
RTL8370_PORT7_PARACT_OFFSET	rtl8370_reg.h	9575;"	d
RTL8370_PORT7_PBFID_MASK	rtl8370_reg.h	6894;"	d
RTL8370_PORT7_PBFID_OFFSET	rtl8370_reg.h	6893;"	d
RTL8370_PORT7_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3570;"	d
RTL8370_PORT7_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3569;"	d
RTL8370_PORT7_QUEUE0_TYPE_MASK	rtl8370_reg.h	2624;"	d
RTL8370_PORT7_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2623;"	d
RTL8370_PORT7_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3568;"	d
RTL8370_PORT7_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3567;"	d
RTL8370_PORT7_QUEUE1_TYPE_MASK	rtl8370_reg.h	2622;"	d
RTL8370_PORT7_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2621;"	d
RTL8370_PORT7_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3566;"	d
RTL8370_PORT7_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3565;"	d
RTL8370_PORT7_QUEUE2_TYPE_MASK	rtl8370_reg.h	2620;"	d
RTL8370_PORT7_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2619;"	d
RTL8370_PORT7_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3564;"	d
RTL8370_PORT7_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3563;"	d
RTL8370_PORT7_QUEUE3_TYPE_MASK	rtl8370_reg.h	2618;"	d
RTL8370_PORT7_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2617;"	d
RTL8370_PORT7_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3562;"	d
RTL8370_PORT7_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3561;"	d
RTL8370_PORT7_QUEUE4_TYPE_MASK	rtl8370_reg.h	2616;"	d
RTL8370_PORT7_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2615;"	d
RTL8370_PORT7_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3578;"	d
RTL8370_PORT7_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3577;"	d
RTL8370_PORT7_QUEUE5_TYPE_MASK	rtl8370_reg.h	2614;"	d
RTL8370_PORT7_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2613;"	d
RTL8370_PORT7_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3576;"	d
RTL8370_PORT7_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3575;"	d
RTL8370_PORT7_QUEUE6_TYPE_MASK	rtl8370_reg.h	2612;"	d
RTL8370_PORT7_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2611;"	d
RTL8370_PORT7_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3574;"	d
RTL8370_PORT7_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3573;"	d
RTL8370_PORT7_QUEUE7_TYPE_MASK	rtl8370_reg.h	2610;"	d
RTL8370_PORT7_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2609;"	d
RTL8370_PORT7_QUEUE_MASK_MASK	rtl8370_reg.h	8638;"	d
RTL8370_PORT7_QUEUE_MASK_OFFSET	rtl8370_reg.h	8637;"	d
RTL8370_PORT7_RESET_MASK	rtl8370_reg.h	14284;"	d
RTL8370_PORT7_RESET_OFFSET	rtl8370_reg.h	14283;"	d
RTL8370_PORT7_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16346;"	d
RTL8370_PORT7_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16345;"	d
RTL8370_PORT7_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16348;"	d
RTL8370_PORT7_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16347;"	d
RTL8370_PORT7_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16362;"	d
RTL8370_PORT7_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16361;"	d
RTL8370_PORT7_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16352;"	d
RTL8370_PORT7_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16351;"	d
RTL8370_PORT7_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16364;"	d
RTL8370_PORT7_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16363;"	d
RTL8370_PORT7_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16360;"	d
RTL8370_PORT7_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16359;"	d
RTL8370_PORT7_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16354;"	d
RTL8370_PORT7_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16353;"	d
RTL8370_PORT7_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16350;"	d
RTL8370_PORT7_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16349;"	d
RTL8370_PORT7_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16358;"	d
RTL8370_PORT7_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16357;"	d
RTL8370_PORT7_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16356;"	d
RTL8370_PORT7_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16355;"	d
RTL8370_PORT7_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8192;"	d
RTL8370_PORT7_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8191;"	d
RTL8370_PORT7_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8228;"	d
RTL8370_PORT7_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8227;"	d
RTL8370_PORT7_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8264;"	d
RTL8370_PORT7_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8263;"	d
RTL8370_PORT7_VIDX_MASK	rtl8370_reg.h	5824;"	d
RTL8370_PORT7_VIDX_OFFSET	rtl8370_reg.h	5823;"	d
RTL8370_PORT8_APR_ENABLE_MASK	rtl8370_reg.h	2794;"	d
RTL8370_PORT8_APR_ENABLE_OFFSET	rtl8370_reg.h	2793;"	d
RTL8370_PORT8_DEBUG_INFO_MASK	rtl8370_reg.h	8598;"	d
RTL8370_PORT8_DEBUG_INFO_OFFSET	rtl8370_reg.h	8597;"	d
RTL8370_PORT8_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	1232;"	d
RTL8370_PORT8_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	1231;"	d
RTL8370_PORT8_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	1230;"	d
RTL8370_PORT8_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	1229;"	d
RTL8370_PORT8_EEECFG_EEE_100M_MASK	rtl8370_reg.h	1236;"	d
RTL8370_PORT8_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	1235;"	d
RTL8370_PORT8_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	1234;"	d
RTL8370_PORT8_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	1233;"	d
RTL8370_PORT8_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	1238;"	d
RTL8370_PORT8_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	1237;"	d
RTL8370_PORT8_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	1244;"	d
RTL8370_PORT8_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	1243;"	d
RTL8370_PORT8_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	1250;"	d
RTL8370_PORT8_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	1249;"	d
RTL8370_PORT8_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	1248;"	d
RTL8370_PORT8_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	1247;"	d
RTL8370_PORT8_EEECFG_EEE_RX_MASK	rtl8370_reg.h	1242;"	d
RTL8370_PORT8_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	1241;"	d
RTL8370_PORT8_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	1254;"	d
RTL8370_PORT8_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	1253;"	d
RTL8370_PORT8_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	1246;"	d
RTL8370_PORT8_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	1245;"	d
RTL8370_PORT8_EEECFG_EEE_TX_MASK	rtl8370_reg.h	1240;"	d
RTL8370_PORT8_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	1239;"	d
RTL8370_PORT8_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	1252;"	d
RTL8370_PORT8_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	1251;"	d
RTL8370_PORT8_EFID_MASK	rtl8370_reg.h	9360;"	d
RTL8370_PORT8_EFID_OFFSET	rtl8370_reg.h	9359;"	d
RTL8370_PORT8_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3376;"	d
RTL8370_PORT8_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3375;"	d
RTL8370_PORT8_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2472;"	d
RTL8370_PORT8_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2471;"	d
RTL8370_PORT8_INDICATOR_MASK	rtl8370_reg.h	8548;"	d
RTL8370_PORT8_INDICATOR_OFFSET	rtl8370_reg.h	8547;"	d
RTL8370_PORT8_LED0_MODE_MASK	rtl8370_reg.h	18391;"	d
RTL8370_PORT8_LED0_MODE_OFFSET	rtl8370_reg.h	18390;"	d
RTL8370_PORT8_LED1_MODE_MASK	rtl8370_reg.h	18427;"	d
RTL8370_PORT8_LED1_MODE_OFFSET	rtl8370_reg.h	18426;"	d
RTL8370_PORT8_LED2_MODE_MASK	rtl8370_reg.h	18463;"	d
RTL8370_PORT8_LED2_MODE_OFFSET	rtl8370_reg.h	18462;"	d
RTL8370_PORT8_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	1194;"	d
RTL8370_PORT8_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	1193;"	d
RTL8370_PORT8_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	1196;"	d
RTL8370_PORT8_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	1195;"	d
RTL8370_PORT8_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	1192;"	d
RTL8370_PORT8_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	1191;"	d
RTL8370_PORT8_MISC_CFG_TIMER_MASK	rtl8370_reg.h	1186;"	d
RTL8370_PORT8_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	1185;"	d
RTL8370_PORT8_MULACT_MASK	rtl8370_reg.h	9644;"	d
RTL8370_PORT8_MULACT_OFFSET	rtl8370_reg.h	9643;"	d
RTL8370_PORT8_NUMBER_MASK	rtl8370_reg.h	8356;"	d
RTL8370_PORT8_NUMBER_OFFSET	rtl8370_reg.h	8355;"	d
RTL8370_PORT8_PAGE_COUNTER_MASK	rtl8370_reg.h	1220;"	d
RTL8370_PORT8_PAGE_COUNTER_OFFSET	rtl8370_reg.h	1219;"	d
RTL8370_PORT8_PARACT_MASK	rtl8370_reg.h	9608;"	d
RTL8370_PORT8_PARACT_OFFSET	rtl8370_reg.h	9607;"	d
RTL8370_PORT8_PBFID_MASK	rtl8370_reg.h	6898;"	d
RTL8370_PORT8_PBFID_OFFSET	rtl8370_reg.h	6897;"	d
RTL8370_PORT8_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3590;"	d
RTL8370_PORT8_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3589;"	d
RTL8370_PORT8_QUEUE0_TYPE_MASK	rtl8370_reg.h	2674;"	d
RTL8370_PORT8_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2673;"	d
RTL8370_PORT8_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3588;"	d
RTL8370_PORT8_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3587;"	d
RTL8370_PORT8_QUEUE1_TYPE_MASK	rtl8370_reg.h	2672;"	d
RTL8370_PORT8_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2671;"	d
RTL8370_PORT8_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3586;"	d
RTL8370_PORT8_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3585;"	d
RTL8370_PORT8_QUEUE2_TYPE_MASK	rtl8370_reg.h	2670;"	d
RTL8370_PORT8_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2669;"	d
RTL8370_PORT8_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3584;"	d
RTL8370_PORT8_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3583;"	d
RTL8370_PORT8_QUEUE3_TYPE_MASK	rtl8370_reg.h	2668;"	d
RTL8370_PORT8_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2667;"	d
RTL8370_PORT8_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3582;"	d
RTL8370_PORT8_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3581;"	d
RTL8370_PORT8_QUEUE4_TYPE_MASK	rtl8370_reg.h	2666;"	d
RTL8370_PORT8_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2665;"	d
RTL8370_PORT8_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3598;"	d
RTL8370_PORT8_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3597;"	d
RTL8370_PORT8_QUEUE5_TYPE_MASK	rtl8370_reg.h	2664;"	d
RTL8370_PORT8_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2663;"	d
RTL8370_PORT8_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3596;"	d
RTL8370_PORT8_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3595;"	d
RTL8370_PORT8_QUEUE6_TYPE_MASK	rtl8370_reg.h	2662;"	d
RTL8370_PORT8_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2661;"	d
RTL8370_PORT8_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3594;"	d
RTL8370_PORT8_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3593;"	d
RTL8370_PORT8_QUEUE7_TYPE_MASK	rtl8370_reg.h	2660;"	d
RTL8370_PORT8_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2659;"	d
RTL8370_PORT8_QUEUE_MASK_MASK	rtl8370_reg.h	8646;"	d
RTL8370_PORT8_QUEUE_MASK_OFFSET	rtl8370_reg.h	8645;"	d
RTL8370_PORT8_RESET_MASK	rtl8370_reg.h	14320;"	d
RTL8370_PORT8_RESET_OFFSET	rtl8370_reg.h	14319;"	d
RTL8370_PORT8_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16368;"	d
RTL8370_PORT8_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16367;"	d
RTL8370_PORT8_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16370;"	d
RTL8370_PORT8_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16369;"	d
RTL8370_PORT8_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16384;"	d
RTL8370_PORT8_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16383;"	d
RTL8370_PORT8_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16374;"	d
RTL8370_PORT8_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16373;"	d
RTL8370_PORT8_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16386;"	d
RTL8370_PORT8_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16385;"	d
RTL8370_PORT8_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16382;"	d
RTL8370_PORT8_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16381;"	d
RTL8370_PORT8_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16376;"	d
RTL8370_PORT8_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16375;"	d
RTL8370_PORT8_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16372;"	d
RTL8370_PORT8_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16371;"	d
RTL8370_PORT8_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16380;"	d
RTL8370_PORT8_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16379;"	d
RTL8370_PORT8_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16378;"	d
RTL8370_PORT8_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16377;"	d
RTL8370_PORT8_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8224;"	d
RTL8370_PORT8_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8223;"	d
RTL8370_PORT8_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8260;"	d
RTL8370_PORT8_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8259;"	d
RTL8370_PORT8_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8296;"	d
RTL8370_PORT8_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8295;"	d
RTL8370_PORT8_VIDX_MASK	rtl8370_reg.h	5832;"	d
RTL8370_PORT8_VIDX_OFFSET	rtl8370_reg.h	5831;"	d
RTL8370_PORT9_APR_ENABLE_MASK	rtl8370_reg.h	2792;"	d
RTL8370_PORT9_APR_ENABLE_OFFSET	rtl8370_reg.h	2791;"	d
RTL8370_PORT9_DEBUG_INFO_MASK	rtl8370_reg.h	8596;"	d
RTL8370_PORT9_DEBUG_INFO_OFFSET	rtl8370_reg.h	8595;"	d
RTL8370_PORT9_EEECFG_EEEP_ENABLE_RX_MASK	rtl8370_reg.h	1372;"	d
RTL8370_PORT9_EEECFG_EEEP_ENABLE_RX_OFFSET	rtl8370_reg.h	1371;"	d
RTL8370_PORT9_EEECFG_EEEP_ENABLE_TX_MASK	rtl8370_reg.h	1370;"	d
RTL8370_PORT9_EEECFG_EEEP_ENABLE_TX_OFFSET	rtl8370_reg.h	1369;"	d
RTL8370_PORT9_EEECFG_EEE_100M_MASK	rtl8370_reg.h	1376;"	d
RTL8370_PORT9_EEECFG_EEE_100M_OFFSET	rtl8370_reg.h	1375;"	d
RTL8370_PORT9_EEECFG_EEE_FORCE_MASK	rtl8370_reg.h	1374;"	d
RTL8370_PORT9_EEECFG_EEE_FORCE_OFFSET	rtl8370_reg.h	1373;"	d
RTL8370_PORT9_EEECFG_EEE_GIGA_MASK	rtl8370_reg.h	1378;"	d
RTL8370_PORT9_EEECFG_EEE_GIGA_OFFSET	rtl8370_reg.h	1377;"	d
RTL8370_PORT9_EEECFG_EEE_LPI_MASK	rtl8370_reg.h	1384;"	d
RTL8370_PORT9_EEECFG_EEE_LPI_OFFSET	rtl8370_reg.h	1383;"	d
RTL8370_PORT9_EEECFG_EEE_PAUSE_INDICATOR_MASK	rtl8370_reg.h	1390;"	d
RTL8370_PORT9_EEECFG_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_reg.h	1389;"	d
RTL8370_PORT9_EEECFG_EEE_RX_LPI_MASK	rtl8370_reg.h	1388;"	d
RTL8370_PORT9_EEECFG_EEE_RX_LPI_OFFSET	rtl8370_reg.h	1387;"	d
RTL8370_PORT9_EEECFG_EEE_RX_MASK	rtl8370_reg.h	1382;"	d
RTL8370_PORT9_EEECFG_EEE_RX_OFFSET	rtl8370_reg.h	1381;"	d
RTL8370_PORT9_EEECFG_EEE_SLEEP_REQ_MASK	rtl8370_reg.h	1394;"	d
RTL8370_PORT9_EEECFG_EEE_SLEEP_REQ_OFFSET	rtl8370_reg.h	1393;"	d
RTL8370_PORT9_EEECFG_EEE_TX_LPI_MASK	rtl8370_reg.h	1386;"	d
RTL8370_PORT9_EEECFG_EEE_TX_LPI_OFFSET	rtl8370_reg.h	1385;"	d
RTL8370_PORT9_EEECFG_EEE_TX_MASK	rtl8370_reg.h	1380;"	d
RTL8370_PORT9_EEECFG_EEE_TX_OFFSET	rtl8370_reg.h	1379;"	d
RTL8370_PORT9_EEECFG_EEE_WAKE_REQ_MASK	rtl8370_reg.h	1392;"	d
RTL8370_PORT9_EEECFG_EEE_WAKE_REQ_OFFSET	rtl8370_reg.h	1391;"	d
RTL8370_PORT9_EFID_MASK	rtl8370_reg.h	9358;"	d
RTL8370_PORT9_EFID_OFFSET	rtl8370_reg.h	9357;"	d
RTL8370_PORT9_EGRESSBW_CTRL1_MASK	rtl8370_reg.h	3382;"	d
RTL8370_PORT9_EGRESSBW_CTRL1_OFFSET	rtl8370_reg.h	3381;"	d
RTL8370_PORT9_HIGH_QUEUE_MASK_MASK	rtl8370_reg.h	2470;"	d
RTL8370_PORT9_HIGH_QUEUE_MASK_OFFSET	rtl8370_reg.h	2469;"	d
RTL8370_PORT9_INDICATOR_MASK	rtl8370_reg.h	8546;"	d
RTL8370_PORT9_INDICATOR_OFFSET	rtl8370_reg.h	8545;"	d
RTL8370_PORT9_LED0_MODE_MASK	rtl8370_reg.h	18389;"	d
RTL8370_PORT9_LED0_MODE_OFFSET	rtl8370_reg.h	18388;"	d
RTL8370_PORT9_LED1_MODE_MASK	rtl8370_reg.h	18425;"	d
RTL8370_PORT9_LED1_MODE_OFFSET	rtl8370_reg.h	18424;"	d
RTL8370_PORT9_LED2_MODE_MASK	rtl8370_reg.h	18461;"	d
RTL8370_PORT9_LED2_MODE_OFFSET	rtl8370_reg.h	18460;"	d
RTL8370_PORT9_MISC_CFG_CRC_SKIP_MASK	rtl8370_reg.h	1334;"	d
RTL8370_PORT9_MISC_CFG_CRC_SKIP_OFFSET	rtl8370_reg.h	1333;"	d
RTL8370_PORT9_MISC_CFG_MAC_LOOPBACK_MASK	rtl8370_reg.h	1336;"	d
RTL8370_PORT9_MISC_CFG_MAC_LOOPBACK_OFFSET	rtl8370_reg.h	1335;"	d
RTL8370_PORT9_MISC_CFG_RX_SPC_MASK	rtl8370_reg.h	1332;"	d
RTL8370_PORT9_MISC_CFG_RX_SPC_OFFSET	rtl8370_reg.h	1331;"	d
RTL8370_PORT9_MISC_CFG_TIMER_MASK	rtl8370_reg.h	1326;"	d
RTL8370_PORT9_MISC_CFG_TIMER_OFFSET	rtl8370_reg.h	1325;"	d
RTL8370_PORT9_MULACT_MASK	rtl8370_reg.h	9642;"	d
RTL8370_PORT9_MULACT_OFFSET	rtl8370_reg.h	9641;"	d
RTL8370_PORT9_NUMBER_MASK	rtl8370_reg.h	8354;"	d
RTL8370_PORT9_NUMBER_OFFSET	rtl8370_reg.h	8353;"	d
RTL8370_PORT9_PAGE_COUNTER_MASK	rtl8370_reg.h	1360;"	d
RTL8370_PORT9_PAGE_COUNTER_OFFSET	rtl8370_reg.h	1359;"	d
RTL8370_PORT9_PARACT_MASK	rtl8370_reg.h	9606;"	d
RTL8370_PORT9_PARACT_OFFSET	rtl8370_reg.h	9605;"	d
RTL8370_PORT9_PBFID_MASK	rtl8370_reg.h	6902;"	d
RTL8370_PORT9_PBFID_OFFSET	rtl8370_reg.h	6901;"	d
RTL8370_PORT9_QUEUE0_APR_METER_MASK	rtl8370_reg.h	3610;"	d
RTL8370_PORT9_QUEUE0_APR_METER_OFFSET	rtl8370_reg.h	3609;"	d
RTL8370_PORT9_QUEUE0_TYPE_MASK	rtl8370_reg.h	2658;"	d
RTL8370_PORT9_QUEUE0_TYPE_OFFSET	rtl8370_reg.h	2657;"	d
RTL8370_PORT9_QUEUE1_APR_METER_MASK	rtl8370_reg.h	3608;"	d
RTL8370_PORT9_QUEUE1_APR_METER_OFFSET	rtl8370_reg.h	3607;"	d
RTL8370_PORT9_QUEUE1_TYPE_MASK	rtl8370_reg.h	2656;"	d
RTL8370_PORT9_QUEUE1_TYPE_OFFSET	rtl8370_reg.h	2655;"	d
RTL8370_PORT9_QUEUE2_APR_METER_MASK	rtl8370_reg.h	3606;"	d
RTL8370_PORT9_QUEUE2_APR_METER_OFFSET	rtl8370_reg.h	3605;"	d
RTL8370_PORT9_QUEUE2_TYPE_MASK	rtl8370_reg.h	2654;"	d
RTL8370_PORT9_QUEUE2_TYPE_OFFSET	rtl8370_reg.h	2653;"	d
RTL8370_PORT9_QUEUE3_APR_METER_MASK	rtl8370_reg.h	3604;"	d
RTL8370_PORT9_QUEUE3_APR_METER_OFFSET	rtl8370_reg.h	3603;"	d
RTL8370_PORT9_QUEUE3_TYPE_MASK	rtl8370_reg.h	2652;"	d
RTL8370_PORT9_QUEUE3_TYPE_OFFSET	rtl8370_reg.h	2651;"	d
RTL8370_PORT9_QUEUE4_APR_METER_MASK	rtl8370_reg.h	3602;"	d
RTL8370_PORT9_QUEUE4_APR_METER_OFFSET	rtl8370_reg.h	3601;"	d
RTL8370_PORT9_QUEUE4_TYPE_MASK	rtl8370_reg.h	2650;"	d
RTL8370_PORT9_QUEUE4_TYPE_OFFSET	rtl8370_reg.h	2649;"	d
RTL8370_PORT9_QUEUE5_APR_METER_MASK	rtl8370_reg.h	3618;"	d
RTL8370_PORT9_QUEUE5_APR_METER_OFFSET	rtl8370_reg.h	3617;"	d
RTL8370_PORT9_QUEUE5_TYPE_MASK	rtl8370_reg.h	2648;"	d
RTL8370_PORT9_QUEUE5_TYPE_OFFSET	rtl8370_reg.h	2647;"	d
RTL8370_PORT9_QUEUE6_APR_METER_MASK	rtl8370_reg.h	3616;"	d
RTL8370_PORT9_QUEUE6_APR_METER_OFFSET	rtl8370_reg.h	3615;"	d
RTL8370_PORT9_QUEUE6_TYPE_MASK	rtl8370_reg.h	2646;"	d
RTL8370_PORT9_QUEUE6_TYPE_OFFSET	rtl8370_reg.h	2645;"	d
RTL8370_PORT9_QUEUE7_APR_METER_MASK	rtl8370_reg.h	3614;"	d
RTL8370_PORT9_QUEUE7_APR_METER_OFFSET	rtl8370_reg.h	3613;"	d
RTL8370_PORT9_QUEUE7_TYPE_MASK	rtl8370_reg.h	2644;"	d
RTL8370_PORT9_QUEUE7_TYPE_OFFSET	rtl8370_reg.h	2643;"	d
RTL8370_PORT9_QUEUE_MASK_MASK	rtl8370_reg.h	8644;"	d
RTL8370_PORT9_QUEUE_MASK_OFFSET	rtl8370_reg.h	8643;"	d
RTL8370_PORT9_RESET_MASK	rtl8370_reg.h	14318;"	d
RTL8370_PORT9_RESET_OFFSET	rtl8370_reg.h	14317;"	d
RTL8370_PORT9_STATUS_EN_1000_LPI_MASK	rtl8370_reg.h	16390;"	d
RTL8370_PORT9_STATUS_EN_1000_LPI_OFFSET	rtl8370_reg.h	16389;"	d
RTL8370_PORT9_STATUS_EN_100_LPI_MASK	rtl8370_reg.h	16392;"	d
RTL8370_PORT9_STATUS_EN_100_LPI_OFFSET	rtl8370_reg.h	16391;"	d
RTL8370_PORT9_STATUS_FULL_DUPLUX_CAP_MASK	rtl8370_reg.h	16406;"	d
RTL8370_PORT9_STATUS_FULL_DUPLUX_CAP_OFFSET	rtl8370_reg.h	16405;"	d
RTL8370_PORT9_STATUS_LINK_ON_MASTER_MASK	rtl8370_reg.h	16396;"	d
RTL8370_PORT9_STATUS_LINK_ON_MASTER_OFFSET	rtl8370_reg.h	16395;"	d
RTL8370_PORT9_STATUS_LINK_SPEED_MASK	rtl8370_reg.h	16408;"	d
RTL8370_PORT9_STATUS_LINK_SPEED_OFFSET	rtl8370_reg.h	16407;"	d
RTL8370_PORT9_STATUS_LINK_STATE_MASK	rtl8370_reg.h	16404;"	d
RTL8370_PORT9_STATUS_LINK_STATE_OFFSET	rtl8370_reg.h	16403;"	d
RTL8370_PORT9_STATUS_NWAY_CAP_MASK	rtl8370_reg.h	16398;"	d
RTL8370_PORT9_STATUS_NWAY_CAP_OFFSET	rtl8370_reg.h	16397;"	d
RTL8370_PORT9_STATUS_NWAY_FAULT_MASK	rtl8370_reg.h	16394;"	d
RTL8370_PORT9_STATUS_NWAY_FAULT_OFFSET	rtl8370_reg.h	16393;"	d
RTL8370_PORT9_STATUS_RX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16402;"	d
RTL8370_PORT9_STATUS_RX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16401;"	d
RTL8370_PORT9_STATUS_TX_FLOWCTRL_CAP_MASK	rtl8370_reg.h	16400;"	d
RTL8370_PORT9_STATUS_TX_FLOWCTRL_CAP_OFFSET	rtl8370_reg.h	16399;"	d
RTL8370_PORT9_UNKNOWN_IP4_MCAST_MASK	rtl8370_reg.h	8222;"	d
RTL8370_PORT9_UNKNOWN_IP4_MCAST_OFFSET	rtl8370_reg.h	8221;"	d
RTL8370_PORT9_UNKNOWN_IP6_MCAST_MASK	rtl8370_reg.h	8258;"	d
RTL8370_PORT9_UNKNOWN_IP6_MCAST_OFFSET	rtl8370_reg.h	8257;"	d
RTL8370_PORT9_UNKNOWN_L2_MCAST_MASK	rtl8370_reg.h	8294;"	d
RTL8370_PORT9_UNKNOWN_L2_MCAST_OFFSET	rtl8370_reg.h	8293;"	d
RTL8370_PORT9_VIDX_MASK	rtl8370_reg.h	5830;"	d
RTL8370_PORT9_VIDX_OFFSET	rtl8370_reg.h	5829;"	d
RTL8370_PORTIDMAX	rtl8370_asicdrv.h	23;"	d
RTL8370_PORTMASK	rtl8370_asicdrv.h	25;"	d
RTL8370_PORTNO	rtl8370_asicdrv.h	22;"	d
RTL8370_PORT_EEEP_RX_ENABLE_MASK	rtl8370_base.h	62;"	d
RTL8370_PORT_EEEP_RX_ENABLE_OFFSET	rtl8370_base.h	61;"	d
RTL8370_PORT_EEEP_SLEEP_REQ_MASK	rtl8370_base.h	64;"	d
RTL8370_PORT_EEEP_SLEEP_REQ_OFFSET	rtl8370_base.h	63;"	d
RTL8370_PORT_EEEP_TX_ENABLE_MASK	rtl8370_base.h	60;"	d
RTL8370_PORT_EEEP_TX_ENABLE_OFFSET	rtl8370_base.h	59;"	d
RTL8370_PORT_EEE_100M_MASK	rtl8370_base.h	39;"	d
RTL8370_PORT_EEE_100M_OFFSET	rtl8370_base.h	38;"	d
RTL8370_PORT_EEE_CFG_BASE	rtl8370_base.h	30;"	d
RTL8370_PORT_EEE_CFG_REG	rtl8370_base.h	31;"	d
RTL8370_PORT_EEE_FORCE_MASK	rtl8370_base.h	37;"	d
RTL8370_PORT_EEE_FORCE_OFFSET	rtl8370_base.h	36;"	d
RTL8370_PORT_EEE_GIGA_MASK	rtl8370_base.h	41;"	d
RTL8370_PORT_EEE_GIGA_OFFSET	rtl8370_base.h	40;"	d
RTL8370_PORT_EEE_LPI_STATUS_MASK	rtl8370_base.h	43;"	d
RTL8370_PORT_EEE_LPI_STATUS_OFFSET	rtl8370_base.h	42;"	d
RTL8370_PORT_EEE_PAUSE_INDICATOR_MASK	rtl8370_base.h	49;"	d
RTL8370_PORT_EEE_PAUSE_INDICATOR_OFFSET	rtl8370_base.h	48;"	d
RTL8370_PORT_EEE_RX_ENABLE_MASK	rtl8370_base.h	35;"	d
RTL8370_PORT_EEE_RX_ENABLE_OFFSET	rtl8370_base.h	34;"	d
RTL8370_PORT_EEE_RX_LPI_STATUS_MASK	rtl8370_base.h	47;"	d
RTL8370_PORT_EEE_RX_LPI_STATUS_OFFSET	rtl8370_base.h	46;"	d
RTL8370_PORT_EEE_RX_METER_BASE	rtl8370_base.h	55;"	d
RTL8370_PORT_EEE_RX_METER_REG	rtl8370_base.h	56;"	d
RTL8370_PORT_EEE_TX_ENABLE_MASK	rtl8370_base.h	33;"	d
RTL8370_PORT_EEE_TX_ENABLE_OFFSET	rtl8370_base.h	32;"	d
RTL8370_PORT_EEE_TX_LPI_STATUS_MASK	rtl8370_base.h	45;"	d
RTL8370_PORT_EEE_TX_LPI_STATUS_OFFSET	rtl8370_base.h	44;"	d
RTL8370_PORT_EEE_TX_METER_BASE	rtl8370_base.h	53;"	d
RTL8370_PORT_EEE_TX_METER_REG	rtl8370_base.h	54;"	d
RTL8370_PORT_EEE_WAKE_REQ_MASK	rtl8370_base.h	51;"	d
RTL8370_PORT_EEE_WAKE_REQ_OFFSET	rtl8370_base.h	50;"	d
RTL8370_PORT_EFID_BASE	rtl8370_base.h	176;"	d
RTL8370_PORT_EFID_MASK	rtl8370_base.h	179;"	d
RTL8370_PORT_EFID_OFFSET	rtl8370_base.h	178;"	d
RTL8370_PORT_EFID_REG	rtl8370_base.h	177;"	d
RTL8370_PORT_EGRESSBW_LSB_BASE	rtl8370_base.h	105;"	d
RTL8370_PORT_EGRESSBW_LSB_REG	rtl8370_base.h	106;"	d
RTL8370_PORT_EGRESSBW_MSB_BASE	rtl8370_base.h	108;"	d
RTL8370_PORT_EGRESSBW_MSB_MASK	rtl8370_base.h	111;"	d
RTL8370_PORT_EGRESSBW_MSB_OFFSET	rtl8370_base.h	110;"	d
RTL8370_PORT_EGRESSBW_MSB_REG	rtl8370_base.h	109;"	d
RTL8370_PORT_INDICATOR_MASK	rtl8370_base.h	601;"	d
RTL8370_PORT_INDICATOR_OFFSET	rtl8370_base.h	600;"	d
RTL8370_PORT_ISOLATION_PORT_MASK_BASE	rtl8370_base.h	237;"	d
RTL8370_PORT_ISOLATION_PORT_MASK_REG	rtl8370_base.h	238;"	d
RTL8370_PORT_LINKDOWN_INDICATOR_REG	rtl8370_base.h	402;"	d
RTL8370_PORT_LINKUP_INDICATOR_REG	rtl8370_base.h	404;"	d
RTL8370_PORT_MAX_MASK	rtl8370_reg.h	2364;"	d
RTL8370_PORT_MAX_OFFSET	rtl8370_reg.h	2363;"	d
RTL8370_PORT_MISC_CFG_BASE	rtl8370_base.h	13;"	d
RTL8370_PORT_MISC_CFG_REG	rtl8370_base.h	14;"	d
RTL8370_PORT_PBFIDEN_REG	rtl8370_base.h	181;"	d
RTL8370_PORT_PBFID_BASE	rtl8370_base.h	183;"	d
RTL8370_PORT_PBFID_REG	rtl8370_base.h	184;"	d
RTL8370_PORT_QUEUE_METER_INDEX_MAX	rtl8370_asicdrv_scheduling.h	7;"	d
RTL8370_PORT_SECURIT_CTRL_REG	rtl8370_base.h	248;"	d
RTL8370_PORT_SPECIAL_CONGEST_MODE_TIMER_BASE	rtl8370_base.h	8;"	d
RTL8370_PORT_SPECIAL_CONGEST_MODE_TIMER_MASK	rtl8370_base.h	11;"	d
RTL8370_PORT_SPECIAL_CONGEST_MODE_TIMER_OFFSET	rtl8370_base.h	10;"	d
RTL8370_PORT_SPECIAL_CONGEST_MODE_TIMER_REG	rtl8370_base.h	9;"	d
RTL8370_PORT_TRUNK_CTRL_REG	rtl8370_base.h	265;"	d
RTL8370_PORT_TRUNK_FLOOD_MASK	rtl8370_reg.h	8300;"	d
RTL8370_PORT_TRUNK_FLOOD_OFFSET	rtl8370_reg.h	8299;"	d
RTL8370_PORT_TRUNK_FLOWCTRL_REG	rtl8370_base.h	272;"	d
RTL8370_PORT_TRUNK_GROUP0_MASK_MASK	rtl8370_reg.h	8324;"	d
RTL8370_PORT_TRUNK_GROUP0_MASK_OFFSET	rtl8370_reg.h	8323;"	d
RTL8370_PORT_TRUNK_GROUP1_MASK_MASK	rtl8370_reg.h	8322;"	d
RTL8370_PORT_TRUNK_GROUP1_MASK_OFFSET	rtl8370_reg.h	8321;"	d
RTL8370_PORT_TRUNK_GROUP2_MASK_MASK	rtl8370_reg.h	8320;"	d
RTL8370_PORT_TRUNK_GROUP2_MASK_OFFSET	rtl8370_reg.h	8319;"	d
RTL8370_PORT_TRUNK_GROUP3_MASK_MASK	rtl8370_reg.h	8318;"	d
RTL8370_PORT_TRUNK_GROUP3_MASK_OFFSET	rtl8370_reg.h	8317;"	d
RTL8370_PORT_TRUNK_GROUP_MASK_MASK	rtl8370_base.h	270;"	d
RTL8370_PORT_TRUNK_GROUP_MASK_OFFSET	rtl8370_base.h	269;"	d
RTL8370_PORT_TRUNK_GROUP_MASK_REG	rtl8370_base.h	268;"	d
RTL8370_PORT_TRUNK_HASH_MASK	rtl8370_base.h	266;"	d
RTL8370_PORT_VIDX_MASK	rtl8370_base.h	144;"	d
RTL8370_PORT_VIDX_OFFSET	rtl8370_base.h	143;"	d
RTL8370_PPB0_FRAME_TYPE_MASK	rtl8370_reg.h	5896;"	d
RTL8370_PPB0_FRAME_TYPE_OFFSET	rtl8370_reg.h	5895;"	d
RTL8370_PPB0_PORT0_INDEX_MASK	rtl8370_reg.h	5860;"	d
RTL8370_PPB0_PORT0_INDEX_OFFSET	rtl8370_reg.h	5859;"	d
RTL8370_PPB0_PORT10_INDEX_MASK	rtl8370_reg.h	5882;"	d
RTL8370_PPB0_PORT10_INDEX_OFFSET	rtl8370_reg.h	5881;"	d
RTL8370_PPB0_PORT11_INDEX_MASK	rtl8370_reg.h	5880;"	d
RTL8370_PPB0_PORT11_INDEX_OFFSET	rtl8370_reg.h	5879;"	d
RTL8370_PPB0_PORT12_INDEX_MASK	rtl8370_reg.h	5892;"	d
RTL8370_PPB0_PORT12_INDEX_OFFSET	rtl8370_reg.h	5891;"	d
RTL8370_PPB0_PORT13_INDEX_MASK	rtl8370_reg.h	5890;"	d
RTL8370_PPB0_PORT13_INDEX_OFFSET	rtl8370_reg.h	5889;"	d
RTL8370_PPB0_PORT14_INDEX_MASK	rtl8370_reg.h	5888;"	d
RTL8370_PPB0_PORT14_INDEX_OFFSET	rtl8370_reg.h	5887;"	d
RTL8370_PPB0_PORT15_INDEX_MASK	rtl8370_reg.h	5898;"	d
RTL8370_PPB0_PORT15_INDEX_OFFSET	rtl8370_reg.h	5897;"	d
RTL8370_PPB0_PORT1_INDEX_MASK	rtl8370_reg.h	5858;"	d
RTL8370_PPB0_PORT1_INDEX_OFFSET	rtl8370_reg.h	5857;"	d
RTL8370_PPB0_PORT2_INDEX_MASK	rtl8370_reg.h	5856;"	d
RTL8370_PPB0_PORT2_INDEX_OFFSET	rtl8370_reg.h	5855;"	d
RTL8370_PPB0_PORT3_INDEX_MASK	rtl8370_reg.h	5868;"	d
RTL8370_PPB0_PORT3_INDEX_OFFSET	rtl8370_reg.h	5867;"	d
RTL8370_PPB0_PORT4_INDEX_MASK	rtl8370_reg.h	5866;"	d
RTL8370_PPB0_PORT4_INDEX_OFFSET	rtl8370_reg.h	5865;"	d
RTL8370_PPB0_PORT5_INDEX_MASK	rtl8370_reg.h	5864;"	d
RTL8370_PPB0_PORT5_INDEX_OFFSET	rtl8370_reg.h	5863;"	d
RTL8370_PPB0_PORT6_INDEX_MASK	rtl8370_reg.h	5876;"	d
RTL8370_PPB0_PORT6_INDEX_OFFSET	rtl8370_reg.h	5875;"	d
RTL8370_PPB0_PORT7_INDEX_MASK	rtl8370_reg.h	5874;"	d
RTL8370_PPB0_PORT7_INDEX_OFFSET	rtl8370_reg.h	5873;"	d
RTL8370_PPB0_PORT8_INDEX_MASK	rtl8370_reg.h	5872;"	d
RTL8370_PPB0_PORT8_INDEX_OFFSET	rtl8370_reg.h	5871;"	d
RTL8370_PPB0_PORT9_INDEX_MASK	rtl8370_reg.h	5884;"	d
RTL8370_PPB0_PORT9_INDEX_OFFSET	rtl8370_reg.h	5883;"	d
RTL8370_PPB1_FRAME_TYPE_MASK	rtl8370_reg.h	5946;"	d
RTL8370_PPB1_FRAME_TYPE_OFFSET	rtl8370_reg.h	5945;"	d
RTL8370_PPB1_PORT0_INDEX_MASK	rtl8370_reg.h	5910;"	d
RTL8370_PPB1_PORT0_INDEX_OFFSET	rtl8370_reg.h	5909;"	d
RTL8370_PPB1_PORT10_INDEX_MASK	rtl8370_reg.h	5932;"	d
RTL8370_PPB1_PORT10_INDEX_OFFSET	rtl8370_reg.h	5931;"	d
RTL8370_PPB1_PORT11_INDEX_MASK	rtl8370_reg.h	5930;"	d
RTL8370_PPB1_PORT11_INDEX_OFFSET	rtl8370_reg.h	5929;"	d
RTL8370_PPB1_PORT12_INDEX_MASK	rtl8370_reg.h	5942;"	d
RTL8370_PPB1_PORT12_INDEX_OFFSET	rtl8370_reg.h	5941;"	d
RTL8370_PPB1_PORT13_INDEX_MASK	rtl8370_reg.h	5940;"	d
RTL8370_PPB1_PORT13_INDEX_OFFSET	rtl8370_reg.h	5939;"	d
RTL8370_PPB1_PORT14_INDEX_MASK	rtl8370_reg.h	5938;"	d
RTL8370_PPB1_PORT14_INDEX_OFFSET	rtl8370_reg.h	5937;"	d
RTL8370_PPB1_PORT15_INDEX_MASK	rtl8370_reg.h	5948;"	d
RTL8370_PPB1_PORT15_INDEX_OFFSET	rtl8370_reg.h	5947;"	d
RTL8370_PPB1_PORT1_INDEX_MASK	rtl8370_reg.h	5908;"	d
RTL8370_PPB1_PORT1_INDEX_OFFSET	rtl8370_reg.h	5907;"	d
RTL8370_PPB1_PORT2_INDEX_MASK	rtl8370_reg.h	5906;"	d
RTL8370_PPB1_PORT2_INDEX_OFFSET	rtl8370_reg.h	5905;"	d
RTL8370_PPB1_PORT3_INDEX_MASK	rtl8370_reg.h	5918;"	d
RTL8370_PPB1_PORT3_INDEX_OFFSET	rtl8370_reg.h	5917;"	d
RTL8370_PPB1_PORT4_INDEX_MASK	rtl8370_reg.h	5916;"	d
RTL8370_PPB1_PORT4_INDEX_OFFSET	rtl8370_reg.h	5915;"	d
RTL8370_PPB1_PORT5_INDEX_MASK	rtl8370_reg.h	5914;"	d
RTL8370_PPB1_PORT5_INDEX_OFFSET	rtl8370_reg.h	5913;"	d
RTL8370_PPB1_PORT6_INDEX_MASK	rtl8370_reg.h	5926;"	d
RTL8370_PPB1_PORT6_INDEX_OFFSET	rtl8370_reg.h	5925;"	d
RTL8370_PPB1_PORT7_INDEX_MASK	rtl8370_reg.h	5924;"	d
RTL8370_PPB1_PORT7_INDEX_OFFSET	rtl8370_reg.h	5923;"	d
RTL8370_PPB1_PORT8_INDEX_MASK	rtl8370_reg.h	5922;"	d
RTL8370_PPB1_PORT8_INDEX_OFFSET	rtl8370_reg.h	5921;"	d
RTL8370_PPB1_PORT9_INDEX_MASK	rtl8370_reg.h	5934;"	d
RTL8370_PPB1_PORT9_INDEX_OFFSET	rtl8370_reg.h	5933;"	d
RTL8370_PPB2_FRAME_TYPE_MASK	rtl8370_reg.h	5996;"	d
RTL8370_PPB2_FRAME_TYPE_OFFSET	rtl8370_reg.h	5995;"	d
RTL8370_PPB2_PORT0_INDEX_MASK	rtl8370_reg.h	5960;"	d
RTL8370_PPB2_PORT0_INDEX_OFFSET	rtl8370_reg.h	5959;"	d
RTL8370_PPB2_PORT10_INDEX_MASK	rtl8370_reg.h	5982;"	d
RTL8370_PPB2_PORT10_INDEX_OFFSET	rtl8370_reg.h	5981;"	d
RTL8370_PPB2_PORT11_INDEX_MASK	rtl8370_reg.h	5980;"	d
RTL8370_PPB2_PORT11_INDEX_OFFSET	rtl8370_reg.h	5979;"	d
RTL8370_PPB2_PORT12_INDEX_MASK	rtl8370_reg.h	5992;"	d
RTL8370_PPB2_PORT12_INDEX_OFFSET	rtl8370_reg.h	5991;"	d
RTL8370_PPB2_PORT13_INDEX_MASK	rtl8370_reg.h	5990;"	d
RTL8370_PPB2_PORT13_INDEX_OFFSET	rtl8370_reg.h	5989;"	d
RTL8370_PPB2_PORT14_INDEX_MASK	rtl8370_reg.h	5988;"	d
RTL8370_PPB2_PORT14_INDEX_OFFSET	rtl8370_reg.h	5987;"	d
RTL8370_PPB2_PORT15_INDEX_MASK	rtl8370_reg.h	5998;"	d
RTL8370_PPB2_PORT15_INDEX_OFFSET	rtl8370_reg.h	5997;"	d
RTL8370_PPB2_PORT1_INDEX_MASK	rtl8370_reg.h	5958;"	d
RTL8370_PPB2_PORT1_INDEX_OFFSET	rtl8370_reg.h	5957;"	d
RTL8370_PPB2_PORT2_INDEX_MASK	rtl8370_reg.h	5956;"	d
RTL8370_PPB2_PORT2_INDEX_OFFSET	rtl8370_reg.h	5955;"	d
RTL8370_PPB2_PORT3_INDEX_MASK	rtl8370_reg.h	5968;"	d
RTL8370_PPB2_PORT3_INDEX_OFFSET	rtl8370_reg.h	5967;"	d
RTL8370_PPB2_PORT4_INDEX_MASK	rtl8370_reg.h	5966;"	d
RTL8370_PPB2_PORT4_INDEX_OFFSET	rtl8370_reg.h	5965;"	d
RTL8370_PPB2_PORT5_INDEX_MASK	rtl8370_reg.h	5964;"	d
RTL8370_PPB2_PORT5_INDEX_OFFSET	rtl8370_reg.h	5963;"	d
RTL8370_PPB2_PORT6_INDEX_MASK	rtl8370_reg.h	5976;"	d
RTL8370_PPB2_PORT6_INDEX_OFFSET	rtl8370_reg.h	5975;"	d
RTL8370_PPB2_PORT7_INDEX_MASK	rtl8370_reg.h	5974;"	d
RTL8370_PPB2_PORT7_INDEX_OFFSET	rtl8370_reg.h	5973;"	d
RTL8370_PPB2_PORT8_INDEX_MASK	rtl8370_reg.h	5972;"	d
RTL8370_PPB2_PORT8_INDEX_OFFSET	rtl8370_reg.h	5971;"	d
RTL8370_PPB2_PORT9_INDEX_MASK	rtl8370_reg.h	5984;"	d
RTL8370_PPB2_PORT9_INDEX_OFFSET	rtl8370_reg.h	5983;"	d
RTL8370_PPB3_FRAME_TYPE_MASK	rtl8370_reg.h	6046;"	d
RTL8370_PPB3_FRAME_TYPE_OFFSET	rtl8370_reg.h	6045;"	d
RTL8370_PPB3_PORT0_INDEX_MASK	rtl8370_reg.h	6010;"	d
RTL8370_PPB3_PORT0_INDEX_OFFSET	rtl8370_reg.h	6009;"	d
RTL8370_PPB3_PORT10_INDEX_MASK	rtl8370_reg.h	6032;"	d
RTL8370_PPB3_PORT10_INDEX_OFFSET	rtl8370_reg.h	6031;"	d
RTL8370_PPB3_PORT11_INDEX_MASK	rtl8370_reg.h	6030;"	d
RTL8370_PPB3_PORT11_INDEX_OFFSET	rtl8370_reg.h	6029;"	d
RTL8370_PPB3_PORT12_INDEX_MASK	rtl8370_reg.h	6042;"	d
RTL8370_PPB3_PORT12_INDEX_OFFSET	rtl8370_reg.h	6041;"	d
RTL8370_PPB3_PORT13_INDEX_MASK	rtl8370_reg.h	6040;"	d
RTL8370_PPB3_PORT13_INDEX_OFFSET	rtl8370_reg.h	6039;"	d
RTL8370_PPB3_PORT14_INDEX_MASK	rtl8370_reg.h	6038;"	d
RTL8370_PPB3_PORT14_INDEX_OFFSET	rtl8370_reg.h	6037;"	d
RTL8370_PPB3_PORT15_INDEX_MASK	rtl8370_reg.h	6048;"	d
RTL8370_PPB3_PORT15_INDEX_OFFSET	rtl8370_reg.h	6047;"	d
RTL8370_PPB3_PORT1_INDEX_MASK	rtl8370_reg.h	6008;"	d
RTL8370_PPB3_PORT1_INDEX_OFFSET	rtl8370_reg.h	6007;"	d
RTL8370_PPB3_PORT2_INDEX_MASK	rtl8370_reg.h	6006;"	d
RTL8370_PPB3_PORT2_INDEX_OFFSET	rtl8370_reg.h	6005;"	d
RTL8370_PPB3_PORT3_INDEX_MASK	rtl8370_reg.h	6018;"	d
RTL8370_PPB3_PORT3_INDEX_OFFSET	rtl8370_reg.h	6017;"	d
RTL8370_PPB3_PORT4_INDEX_MASK	rtl8370_reg.h	6016;"	d
RTL8370_PPB3_PORT4_INDEX_OFFSET	rtl8370_reg.h	6015;"	d
RTL8370_PPB3_PORT5_INDEX_MASK	rtl8370_reg.h	6014;"	d
RTL8370_PPB3_PORT5_INDEX_OFFSET	rtl8370_reg.h	6013;"	d
RTL8370_PPB3_PORT6_INDEX_MASK	rtl8370_reg.h	6026;"	d
RTL8370_PPB3_PORT6_INDEX_OFFSET	rtl8370_reg.h	6025;"	d
RTL8370_PPB3_PORT7_INDEX_MASK	rtl8370_reg.h	6024;"	d
RTL8370_PPB3_PORT7_INDEX_OFFSET	rtl8370_reg.h	6023;"	d
RTL8370_PPB3_PORT8_INDEX_MASK	rtl8370_reg.h	6022;"	d
RTL8370_PPB3_PORT8_INDEX_OFFSET	rtl8370_reg.h	6021;"	d
RTL8370_PPB3_PORT9_INDEX_MASK	rtl8370_reg.h	6034;"	d
RTL8370_PPB3_PORT9_INDEX_OFFSET	rtl8370_reg.h	6033;"	d
RTL8370_PRIDECMAX	rtl8370_asicdrv.h	20;"	d
RTL8370_PRIMAX	rtl8370_asicdrv.h	18;"	d
RTL8370_PROB_EN_MASK	rtl8370_reg.h	16614;"	d
RTL8370_PROB_EN_OFFSET	rtl8370_reg.h	16613;"	d
RTL8370_PROTOVLAN_GIDX_MAX	rtl8370_asicdrv_vlan.h	13;"	d
RTL8370_PROTOVLAN_GROUPNO	rtl8370_asicdrv_vlan.h	14;"	d
RTL8370_PTKGEN_BYPASS_FLOWCONTROL_MASK	rtl8370_reg.h	15068;"	d
RTL8370_PTKGEN_BYPASS_FLOWCONTROL_OFFSET	rtl8370_reg.h	15067;"	d
RTL8370_PTKGEN_LENGTH_FIELD_SEL_MASK	rtl8370_reg.h	14952;"	d
RTL8370_PTKGEN_LENGTH_FIELD_SEL_OFFSET	rtl8370_reg.h	14951;"	d
RTL8370_PTKGEN_PAUSE_TIME_REG	rtl8370_base.h	433;"	d
RTL8370_PTKGEN_PAYLOAD_CTRL0_REG	rtl8370_base.h	429;"	d
RTL8370_PTKGEN_PAYLOAD_CTRL1_REG	rtl8370_base.h	431;"	d
RTL8370_PTKGEN_START_MASK	rtl8370_reg.h	15064;"	d
RTL8370_PTKGEN_START_OFFSET	rtl8370_reg.h	15063;"	d
RTL8370_PTKGEN_STOP_MASK	rtl8370_reg.h	15066;"	d
RTL8370_PTKGEN_STOP_OFFSET	rtl8370_reg.h	15065;"	d
RTL8370_QIDMAX	rtl8370_asicdrv.h	35;"	d
RTL8370_QMAX_MASK_MASK	rtl8370_reg.h	2366;"	d
RTL8370_QMAX_MASK_OFFSET	rtl8370_reg.h	2365;"	d
RTL8370_QM_RESET_MASK	rtl8370_reg.h	14282;"	d
RTL8370_QM_RESET_OFFSET	rtl8370_reg.h	14281;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_BASE	rtl8370_base.h	202;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL0_PRIORITY0_MASK	rtl8370_reg.h	7828;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL0_PRIORITY0_OFFSET	rtl8370_reg.h	7827;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL0_PRIORITY1_MASK	rtl8370_reg.h	7826;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL0_PRIORITY1_OFFSET	rtl8370_reg.h	7825;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL0_PRIORITY2_MASK	rtl8370_reg.h	7824;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL0_PRIORITY2_OFFSET	rtl8370_reg.h	7823;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL0_PRIORITY3_MASK	rtl8370_reg.h	7822;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL0_PRIORITY3_OFFSET	rtl8370_reg.h	7821;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL1_PRIORITY4_MASK	rtl8370_reg.h	7838;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL1_PRIORITY4_OFFSET	rtl8370_reg.h	7837;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL1_PRIORITY5_MASK	rtl8370_reg.h	7836;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL1_PRIORITY5_OFFSET	rtl8370_reg.h	7835;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL1_PRIORITY6_MASK	rtl8370_reg.h	7834;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL1_PRIORITY6_OFFSET	rtl8370_reg.h	7833;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL1_PRIORITY7_MASK	rtl8370_reg.h	7832;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_CTRL1_PRIORITY7_OFFSET	rtl8370_reg.h	7831;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_MASK	rtl8370_base.h	205;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_OFFSET	rtl8370_base.h	204;"	d
RTL8370_QOS_1Q_PRIORITY_REMAPPING_REG	rtl8370_base.h	203;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_BASE	rtl8370_base.h	279;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_MASK	rtl8370_reg.h	8376;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_OFFSET	rtl8370_reg.h	8375;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_MASK	rtl8370_reg.h	8374;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_OFFSET	rtl8370_reg.h	8373;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_MASK	rtl8370_reg.h	8372;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_OFFSET	rtl8370_reg.h	8371;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_MASK	rtl8370_reg.h	8370;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_OFFSET	rtl8370_reg.h	8369;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_MASK	rtl8370_reg.h	8386;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_OFFSET	rtl8370_reg.h	8385;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_MASK	rtl8370_reg.h	8384;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_OFFSET	rtl8370_reg.h	8383;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_MASK	rtl8370_reg.h	8382;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_OFFSET	rtl8370_reg.h	8381;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_MASK	rtl8370_reg.h	8380;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_OFFSET	rtl8370_reg.h	8379;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_MASK	rtl8370_base.h	282;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_OFFSET	rtl8370_base.h	281;"	d
RTL8370_QOS_1Q_PRIORITY_TO_QID_REG	rtl8370_base.h	280;"	d
RTL8370_QOS_1Q_REMARK_BASE	rtl8370_base.h	424;"	d
RTL8370_QOS_1Q_REMARK_MASK	rtl8370_base.h	427;"	d
RTL8370_QOS_1Q_REMARK_OFFSET	rtl8370_base.h	426;"	d
RTL8370_QOS_1Q_REMARK_REG	rtl8370_base.h	425;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_MASK	rtl8370_reg.h	8396;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_OFFSET	rtl8370_reg.h	8395;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_MASK	rtl8370_reg.h	8394;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_OFFSET	rtl8370_reg.h	8393;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_MASK	rtl8370_reg.h	8392;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_OFFSET	rtl8370_reg.h	8391;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_MASK	rtl8370_reg.h	8390;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_OFFSET	rtl8370_reg.h	8389;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_MASK	rtl8370_reg.h	8406;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_OFFSET	rtl8370_reg.h	8405;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_MASK	rtl8370_reg.h	8404;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_OFFSET	rtl8370_reg.h	8403;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_MASK	rtl8370_reg.h	8402;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_OFFSET	rtl8370_reg.h	8401;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_MASK	rtl8370_reg.h	8400;"	d
RTL8370_QOS_2Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_OFFSET	rtl8370_reg.h	8399;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_MASK	rtl8370_reg.h	8416;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_OFFSET	rtl8370_reg.h	8415;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_MASK	rtl8370_reg.h	8414;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_OFFSET	rtl8370_reg.h	8413;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_MASK	rtl8370_reg.h	8412;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_OFFSET	rtl8370_reg.h	8411;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_MASK	rtl8370_reg.h	8410;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_OFFSET	rtl8370_reg.h	8409;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_MASK	rtl8370_reg.h	8426;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_OFFSET	rtl8370_reg.h	8425;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_MASK	rtl8370_reg.h	8424;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_OFFSET	rtl8370_reg.h	8423;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_MASK	rtl8370_reg.h	8422;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_OFFSET	rtl8370_reg.h	8421;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_MASK	rtl8370_reg.h	8420;"	d
RTL8370_QOS_3Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_OFFSET	rtl8370_reg.h	8419;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_MASK	rtl8370_reg.h	8436;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_OFFSET	rtl8370_reg.h	8435;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_MASK	rtl8370_reg.h	8434;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_OFFSET	rtl8370_reg.h	8433;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_MASK	rtl8370_reg.h	8432;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_OFFSET	rtl8370_reg.h	8431;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_MASK	rtl8370_reg.h	8430;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_OFFSET	rtl8370_reg.h	8429;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_MASK	rtl8370_reg.h	8446;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_OFFSET	rtl8370_reg.h	8445;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_MASK	rtl8370_reg.h	8444;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_OFFSET	rtl8370_reg.h	8443;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_MASK	rtl8370_reg.h	8442;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_OFFSET	rtl8370_reg.h	8441;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_MASK	rtl8370_reg.h	8440;"	d
RTL8370_QOS_4Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_OFFSET	rtl8370_reg.h	8439;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_MASK	rtl8370_reg.h	8456;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_OFFSET	rtl8370_reg.h	8455;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_MASK	rtl8370_reg.h	8454;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_OFFSET	rtl8370_reg.h	8453;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_MASK	rtl8370_reg.h	8452;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_OFFSET	rtl8370_reg.h	8451;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_MASK	rtl8370_reg.h	8450;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_OFFSET	rtl8370_reg.h	8449;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_MASK	rtl8370_reg.h	8466;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_OFFSET	rtl8370_reg.h	8465;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_MASK	rtl8370_reg.h	8464;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_OFFSET	rtl8370_reg.h	8463;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_MASK	rtl8370_reg.h	8462;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_OFFSET	rtl8370_reg.h	8461;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_MASK	rtl8370_reg.h	8460;"	d
RTL8370_QOS_5Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_OFFSET	rtl8370_reg.h	8459;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_MASK	rtl8370_reg.h	8476;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_OFFSET	rtl8370_reg.h	8475;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_MASK	rtl8370_reg.h	8474;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_OFFSET	rtl8370_reg.h	8473;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_MASK	rtl8370_reg.h	8472;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_OFFSET	rtl8370_reg.h	8471;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_MASK	rtl8370_reg.h	8470;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_OFFSET	rtl8370_reg.h	8469;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_MASK	rtl8370_reg.h	8486;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_OFFSET	rtl8370_reg.h	8485;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_MASK	rtl8370_reg.h	8484;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_OFFSET	rtl8370_reg.h	8483;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_MASK	rtl8370_reg.h	8482;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_OFFSET	rtl8370_reg.h	8481;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_MASK	rtl8370_reg.h	8480;"	d
RTL8370_QOS_6Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_OFFSET	rtl8370_reg.h	8479;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_MASK	rtl8370_reg.h	8496;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_OFFSET	rtl8370_reg.h	8495;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_MASK	rtl8370_reg.h	8494;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_OFFSET	rtl8370_reg.h	8493;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_MASK	rtl8370_reg.h	8492;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_OFFSET	rtl8370_reg.h	8491;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_MASK	rtl8370_reg.h	8490;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_OFFSET	rtl8370_reg.h	8489;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_MASK	rtl8370_reg.h	8506;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_OFFSET	rtl8370_reg.h	8505;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_MASK	rtl8370_reg.h	8504;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_OFFSET	rtl8370_reg.h	8503;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_MASK	rtl8370_reg.h	8502;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_OFFSET	rtl8370_reg.h	8501;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_MASK	rtl8370_reg.h	8500;"	d
RTL8370_QOS_7Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_OFFSET	rtl8370_reg.h	8499;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_MASK	rtl8370_reg.h	8516;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL0_PRIORITY0_TO_QID_OFFSET	rtl8370_reg.h	8515;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_MASK	rtl8370_reg.h	8514;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL0_PRIORITY1_TO_QID_OFFSET	rtl8370_reg.h	8513;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_MASK	rtl8370_reg.h	8512;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL0_PRIORITY2_TO_QID_OFFSET	rtl8370_reg.h	8511;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_MASK	rtl8370_reg.h	8510;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL0_PRIORITY3_TO_QID_OFFSET	rtl8370_reg.h	8509;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_MASK	rtl8370_reg.h	8526;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL1_PRIORITY4_TO_QID_OFFSET	rtl8370_reg.h	8525;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_MASK	rtl8370_reg.h	8524;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL1_PRIORITY5_TO_QID_OFFSET	rtl8370_reg.h	8523;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_MASK	rtl8370_reg.h	8522;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL1_PRIORITY6_TO_QID_OFFSET	rtl8370_reg.h	8521;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_MASK	rtl8370_reg.h	8520;"	d
RTL8370_QOS_8Q_PRIORITY_TO_QID_CRTL1_PRIORITY7_TO_QID_OFFSET	rtl8370_reg.h	8519;"	d
RTL8370_QOS_ACL_WEIGHT_MASK	rtl8370_reg.h	8042;"	d
RTL8370_QOS_ACL_WEIGHT_OFFSET	rtl8370_reg.h	8041;"	d
RTL8370_QOS_CVLAN_WEIGHT_MASK	rtl8370_reg.h	8054;"	d
RTL8370_QOS_CVLAN_WEIGHT_OFFSET	rtl8370_reg.h	8053;"	d
RTL8370_QOS_DA_WEIGHT_MASK	rtl8370_reg.h	8062;"	d
RTL8370_QOS_DA_WEIGHT_OFFSET	rtl8370_reg.h	8061;"	d
RTL8370_QOS_DOT1Q_WEIGHT_MASK	rtl8370_reg.h	8048;"	d
RTL8370_QOS_DOT1Q_WEIGHT_OFFSET	rtl8370_reg.h	8047;"	d
RTL8370_QOS_DSCP_REMARK_BASE	rtl8370_base.h	419;"	d
RTL8370_QOS_DSCP_REMARK_MASK	rtl8370_base.h	422;"	d
RTL8370_QOS_DSCP_REMARK_OFFSET	rtl8370_base.h	421;"	d
RTL8370_QOS_DSCP_REMARK_REG	rtl8370_base.h	420;"	d
RTL8370_QOS_DSCP_TO_PRIORITY_BASE	rtl8370_base.h	207;"	d
RTL8370_QOS_DSCP_TO_PRIORITY_MASK	rtl8370_base.h	210;"	d
RTL8370_QOS_DSCP_TO_PRIORITY_OFFSET	rtl8370_base.h	209;"	d
RTL8370_QOS_DSCP_TO_PRIORITY_REG	rtl8370_base.h	208;"	d
RTL8370_QOS_DSCP_WEIGHT_MASK	rtl8370_reg.h	8050;"	d
RTL8370_QOS_DSCP_WEIGHT_OFFSET	rtl8370_reg.h	8049;"	d
RTL8370_QOS_GRANULARTY_LSB_MASK	rtl8370_asicdrv.h	43;"	d
RTL8370_QOS_GRANULARTY_LSB_OFFSET	rtl8370_asicdrv.h	44;"	d
RTL8370_QOS_GRANULARTY_MAX	rtl8370_asicdrv.h	42;"	d
RTL8370_QOS_GRANULARTY_MSB_MASK	rtl8370_asicdrv.h	45;"	d
RTL8370_QOS_GRANULARTY_MSB_OFFSET	rtl8370_asicdrv.h	46;"	d
RTL8370_QOS_GRANULARTY_UNIT_KBPS	rtl8370_asicdrv.h	48;"	d
RTL8370_QOS_INTERNAL_PRIORITY_DECISION_BASE	rtl8370_base.h	217;"	d
RTL8370_QOS_INTERNAL_PRIORITY_DECISION_MASK	rtl8370_base.h	220;"	d
RTL8370_QOS_INTERNAL_PRIORITY_DECISION_OFFSET	rtl8370_base.h	219;"	d
RTL8370_QOS_INTERNAL_PRIORITY_DECISION_REG	rtl8370_base.h	218;"	d
RTL8370_QOS_PORTBASED_PRIORITY_BASE	rtl8370_base.h	212;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL0_PORT0_PRIORITY_MASK	rtl8370_reg.h	8008;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL0_PORT0_PRIORITY_OFFSET	rtl8370_reg.h	8007;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL0_PORT1_PRIORITY_MASK	rtl8370_reg.h	8006;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL0_PORT1_PRIORITY_OFFSET	rtl8370_reg.h	8005;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL0_PORT2_PRIORITY_MASK	rtl8370_reg.h	8004;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL0_PORT2_PRIORITY_OFFSET	rtl8370_reg.h	8003;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL0_PORT3_PRIORITY_MASK	rtl8370_reg.h	8002;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL0_PORT3_PRIORITY_OFFSET	rtl8370_reg.h	8001;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL1_PORT4_PRIORITY_MASK	rtl8370_reg.h	8018;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL1_PORT4_PRIORITY_OFFSET	rtl8370_reg.h	8017;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL1_PORT5_PRIORITY_MASK	rtl8370_reg.h	8016;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL1_PORT5_PRIORITY_OFFSET	rtl8370_reg.h	8015;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL1_PORT6_PRIORITY_MASK	rtl8370_reg.h	8014;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL1_PORT6_PRIORITY_OFFSET	rtl8370_reg.h	8013;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL1_PORT7_PRIORITY_MASK	rtl8370_reg.h	8012;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL1_PORT7_PRIORITY_OFFSET	rtl8370_reg.h	8011;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL2_PORT10_PRIORITY_MASK	rtl8370_reg.h	8024;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL2_PORT10_PRIORITY_OFFSET	rtl8370_reg.h	8023;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL2_PORT11_PRIORITY_MASK	rtl8370_reg.h	8022;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL2_PORT11_PRIORITY_OFFSET	rtl8370_reg.h	8021;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL2_PORT8_PRIORITY_MASK	rtl8370_reg.h	8028;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL2_PORT8_PRIORITY_OFFSET	rtl8370_reg.h	8027;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL2_PORT9_PRIORITY_MASK	rtl8370_reg.h	8026;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL2_PORT9_PRIORITY_OFFSET	rtl8370_reg.h	8025;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL3_PORT12_PRIORITY_MASK	rtl8370_reg.h	8038;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL3_PORT12_PRIORITY_OFFSET	rtl8370_reg.h	8037;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL3_PORT13_PRIORITY_MASK	rtl8370_reg.h	8036;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL3_PORT13_PRIORITY_OFFSET	rtl8370_reg.h	8035;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL3_PORT14_PRIORITY_MASK	rtl8370_reg.h	8034;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL3_PORT14_PRIORITY_OFFSET	rtl8370_reg.h	8033;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL3_PORT15_PRIORITY_MASK	rtl8370_reg.h	8032;"	d
RTL8370_QOS_PORTBASED_PRIORITY_CTRL3_PORT15_PRIORITY_OFFSET	rtl8370_reg.h	8031;"	d
RTL8370_QOS_PORTBASED_PRIORITY_MASK	rtl8370_base.h	215;"	d
RTL8370_QOS_PORTBASED_PRIORITY_OFFSET	rtl8370_base.h	214;"	d
RTL8370_QOS_PORTBASED_PRIORITY_REG	rtl8370_base.h	213;"	d
RTL8370_QOS_PORT_QUEUE_NUMBER_BASE	rtl8370_base.h	274;"	d
RTL8370_QOS_PORT_QUEUE_NUMBER_MASK	rtl8370_base.h	277;"	d
RTL8370_QOS_PORT_QUEUE_NUMBER_OFFSET	rtl8370_base.h	276;"	d
RTL8370_QOS_PORT_QUEUE_NUMBER_REG	rtl8370_base.h	275;"	d
RTL8370_QOS_PORT_WEIGHT_MASK	rtl8370_reg.h	8044;"	d
RTL8370_QOS_PORT_WEIGHT_OFFSET	rtl8370_reg.h	8043;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL0_PRIORITY0_MASK	rtl8370_reg.h	8072;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL0_PRIORITY0_OFFSET	rtl8370_reg.h	8071;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL0_PRIORITY1_MASK	rtl8370_reg.h	8070;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL0_PRIORITY1_OFFSET	rtl8370_reg.h	8069;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL0_PRIORITY2_MASK	rtl8370_reg.h	8068;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL0_PRIORITY2_OFFSET	rtl8370_reg.h	8067;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL0_PRIORITY3_MASK	rtl8370_reg.h	8066;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL0_PRIORITY3_OFFSET	rtl8370_reg.h	8065;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL1_PRIORITY4_MASK	rtl8370_reg.h	8082;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL1_PRIORITY4_OFFSET	rtl8370_reg.h	8081;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL1_PRIORITY5_MASK	rtl8370_reg.h	8080;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL1_PRIORITY5_OFFSET	rtl8370_reg.h	8079;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL1_PRIORITY6_MASK	rtl8370_reg.h	8078;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL1_PRIORITY6_OFFSET	rtl8370_reg.h	8077;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL1_PRIORITY7_MASK	rtl8370_reg.h	8076;"	d
RTL8370_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL1_PRIORITY7_OFFSET	rtl8370_reg.h	8075;"	d
RTL8370_QOS_PRIPORITY_REMAPPING_IN_CPU_BASE	rtl8370_base.h	222;"	d
RTL8370_QOS_PRIPORITY_REMAPPING_IN_CPU_MASK	rtl8370_base.h	225;"	d
RTL8370_QOS_PRIPORITY_REMAPPING_IN_CPU_OFFSET	rtl8370_base.h	224;"	d
RTL8370_QOS_PRIPORITY_REMAPPING_IN_CPU_REG	rtl8370_base.h	223;"	d
RTL8370_QOS_RATE_INPUT_MAX	rtl8370_asicdrv.h	50;"	d
RTL8370_QOS_RATE_INPUT_MIN	rtl8370_asicdrv.h	51;"	d
RTL8370_QOS_SA_WEIGHT_MASK	rtl8370_reg.h	8060;"	d
RTL8370_QOS_SA_WEIGHT_OFFSET	rtl8370_reg.h	8059;"	d
RTL8370_QOS_SVLAN_WEIGHT_MASK	rtl8370_reg.h	8056;"	d
RTL8370_QOS_SVLAN_WEIGHT_OFFSET	rtl8370_reg.h	8055;"	d
RTL8370_QUEUENO	rtl8370_asicdrv.h	34;"	d
RTL8370_QUEUE_MASK	rtl8370_asicdrv.h	53;"	d
RTL8370_QWEIGHTMAX	rtl8370_asicdrv_scheduling.h	6;"	d
RTL8370_REF_CHUPS_MASK	rtl8370_reg.h	16570;"	d
RTL8370_REF_CHUPS_OFFSET	rtl8370_reg.h	16569;"	d
RTL8370_REF_LDO_MASK	rtl8370_reg.h	16552;"	d
RTL8370_REF_LDO_OFFSET	rtl8370_reg.h	16551;"	d
RTL8370_REGBITLENGTH	rtl8370_asicdrv.h	10;"	d
RTL8370_REGDATAMAX	rtl8370_asicdrv.h	11;"	d
RTL8370_REG_ACL_ACTION_CTRL0	rtl8370_reg.h	4070;"	d
RTL8370_REG_ACL_ACTION_CTRL1	rtl8370_reg.h	4096;"	d
RTL8370_REG_ACL_ACTION_CTRL10	rtl8370_reg.h	4330;"	d
RTL8370_REG_ACL_ACTION_CTRL11	rtl8370_reg.h	4356;"	d
RTL8370_REG_ACL_ACTION_CTRL12	rtl8370_reg.h	4382;"	d
RTL8370_REG_ACL_ACTION_CTRL13	rtl8370_reg.h	4408;"	d
RTL8370_REG_ACL_ACTION_CTRL14	rtl8370_reg.h	4434;"	d
RTL8370_REG_ACL_ACTION_CTRL15	rtl8370_reg.h	4460;"	d
RTL8370_REG_ACL_ACTION_CTRL16	rtl8370_reg.h	4486;"	d
RTL8370_REG_ACL_ACTION_CTRL17	rtl8370_reg.h	4512;"	d
RTL8370_REG_ACL_ACTION_CTRL18	rtl8370_reg.h	4538;"	d
RTL8370_REG_ACL_ACTION_CTRL19	rtl8370_reg.h	4564;"	d
RTL8370_REG_ACL_ACTION_CTRL2	rtl8370_reg.h	4122;"	d
RTL8370_REG_ACL_ACTION_CTRL20	rtl8370_reg.h	4590;"	d
RTL8370_REG_ACL_ACTION_CTRL21	rtl8370_reg.h	4616;"	d
RTL8370_REG_ACL_ACTION_CTRL22	rtl8370_reg.h	4642;"	d
RTL8370_REG_ACL_ACTION_CTRL23	rtl8370_reg.h	4668;"	d
RTL8370_REG_ACL_ACTION_CTRL24	rtl8370_reg.h	4694;"	d
RTL8370_REG_ACL_ACTION_CTRL25	rtl8370_reg.h	4720;"	d
RTL8370_REG_ACL_ACTION_CTRL26	rtl8370_reg.h	4746;"	d
RTL8370_REG_ACL_ACTION_CTRL27	rtl8370_reg.h	4772;"	d
RTL8370_REG_ACL_ACTION_CTRL28	rtl8370_reg.h	4798;"	d
RTL8370_REG_ACL_ACTION_CTRL29	rtl8370_reg.h	4824;"	d
RTL8370_REG_ACL_ACTION_CTRL3	rtl8370_reg.h	4148;"	d
RTL8370_REG_ACL_ACTION_CTRL30	rtl8370_reg.h	4850;"	d
RTL8370_REG_ACL_ACTION_CTRL31	rtl8370_reg.h	4876;"	d
RTL8370_REG_ACL_ACTION_CTRL32	rtl8370_reg.h	4902;"	d
RTL8370_REG_ACL_ACTION_CTRL33	rtl8370_reg.h	4928;"	d
RTL8370_REG_ACL_ACTION_CTRL34	rtl8370_reg.h	4954;"	d
RTL8370_REG_ACL_ACTION_CTRL35	rtl8370_reg.h	4980;"	d
RTL8370_REG_ACL_ACTION_CTRL36	rtl8370_reg.h	5006;"	d
RTL8370_REG_ACL_ACTION_CTRL37	rtl8370_reg.h	5032;"	d
RTL8370_REG_ACL_ACTION_CTRL38	rtl8370_reg.h	5058;"	d
RTL8370_REG_ACL_ACTION_CTRL39	rtl8370_reg.h	5084;"	d
RTL8370_REG_ACL_ACTION_CTRL4	rtl8370_reg.h	4174;"	d
RTL8370_REG_ACL_ACTION_CTRL40	rtl8370_reg.h	5110;"	d
RTL8370_REG_ACL_ACTION_CTRL41	rtl8370_reg.h	5136;"	d
RTL8370_REG_ACL_ACTION_CTRL42	rtl8370_reg.h	5162;"	d
RTL8370_REG_ACL_ACTION_CTRL43	rtl8370_reg.h	5188;"	d
RTL8370_REG_ACL_ACTION_CTRL44	rtl8370_reg.h	5214;"	d
RTL8370_REG_ACL_ACTION_CTRL45	rtl8370_reg.h	5240;"	d
RTL8370_REG_ACL_ACTION_CTRL46	rtl8370_reg.h	5266;"	d
RTL8370_REG_ACL_ACTION_CTRL47	rtl8370_reg.h	5292;"	d
RTL8370_REG_ACL_ACTION_CTRL48	rtl8370_reg.h	5318;"	d
RTL8370_REG_ACL_ACTION_CTRL49	rtl8370_reg.h	5344;"	d
RTL8370_REG_ACL_ACTION_CTRL5	rtl8370_reg.h	4200;"	d
RTL8370_REG_ACL_ACTION_CTRL50	rtl8370_reg.h	5370;"	d
RTL8370_REG_ACL_ACTION_CTRL51	rtl8370_reg.h	5396;"	d
RTL8370_REG_ACL_ACTION_CTRL52	rtl8370_reg.h	5422;"	d
RTL8370_REG_ACL_ACTION_CTRL53	rtl8370_reg.h	5448;"	d
RTL8370_REG_ACL_ACTION_CTRL54	rtl8370_reg.h	5474;"	d
RTL8370_REG_ACL_ACTION_CTRL55	rtl8370_reg.h	5500;"	d
RTL8370_REG_ACL_ACTION_CTRL56	rtl8370_reg.h	5526;"	d
RTL8370_REG_ACL_ACTION_CTRL57	rtl8370_reg.h	5552;"	d
RTL8370_REG_ACL_ACTION_CTRL58	rtl8370_reg.h	5578;"	d
RTL8370_REG_ACL_ACTION_CTRL59	rtl8370_reg.h	5604;"	d
RTL8370_REG_ACL_ACTION_CTRL6	rtl8370_reg.h	4226;"	d
RTL8370_REG_ACL_ACTION_CTRL60	rtl8370_reg.h	5630;"	d
RTL8370_REG_ACL_ACTION_CTRL61	rtl8370_reg.h	5656;"	d
RTL8370_REG_ACL_ACTION_CTRL62	rtl8370_reg.h	5682;"	d
RTL8370_REG_ACL_ACTION_CTRL63	rtl8370_reg.h	5708;"	d
RTL8370_REG_ACL_ACTION_CTRL7	rtl8370_reg.h	4252;"	d
RTL8370_REG_ACL_ACTION_CTRL8	rtl8370_reg.h	4278;"	d
RTL8370_REG_ACL_ACTION_CTRL9	rtl8370_reg.h	4304;"	d
RTL8370_REG_ACL_ENABLE	rtl8370_reg.h	5734;"	d
RTL8370_REG_ACL_RULE_TEMPLATE0_CRTL0	rtl8370_reg.h	3850;"	d
RTL8370_REG_ACL_RULE_TEMPLATE0_CRTL1	rtl8370_reg.h	3856;"	d
RTL8370_REG_ACL_RULE_TEMPLATE0_CRTL2	rtl8370_reg.h	3862;"	d
RTL8370_REG_ACL_RULE_TEMPLATE0_CRTL3	rtl8370_reg.h	3868;"	d
RTL8370_REG_ACL_RULE_TEMPLATE1_CRTL0	rtl8370_reg.h	3872;"	d
RTL8370_REG_ACL_RULE_TEMPLATE1_CRTL1	rtl8370_reg.h	3878;"	d
RTL8370_REG_ACL_RULE_TEMPLATE1_CRTL2	rtl8370_reg.h	3884;"	d
RTL8370_REG_ACL_RULE_TEMPLATE1_CRTL3	rtl8370_reg.h	3890;"	d
RTL8370_REG_ACL_RULE_TEMPLATE2_CRTL0	rtl8370_reg.h	3894;"	d
RTL8370_REG_ACL_RULE_TEMPLATE2_CRTL1	rtl8370_reg.h	3900;"	d
RTL8370_REG_ACL_RULE_TEMPLATE2_CRTL2	rtl8370_reg.h	3906;"	d
RTL8370_REG_ACL_RULE_TEMPLATE2_CRTL3	rtl8370_reg.h	3912;"	d
RTL8370_REG_ACL_RULE_TEMPLATE3_CRTL0	rtl8370_reg.h	3916;"	d
RTL8370_REG_ACL_RULE_TEMPLATE3_CRTL1	rtl8370_reg.h	3922;"	d
RTL8370_REG_ACL_RULE_TEMPLATE3_CRTL2	rtl8370_reg.h	3928;"	d
RTL8370_REG_ACL_RULE_TEMPLATE3_CRTL3	rtl8370_reg.h	3934;"	d
RTL8370_REG_ACL_RULE_TEMPLATE4_CRTL0	rtl8370_reg.h	3938;"	d
RTL8370_REG_ACL_RULE_TEMPLATE4_CRTL1	rtl8370_reg.h	3944;"	d
RTL8370_REG_ACL_RULE_TEMPLATE4_CRTL2	rtl8370_reg.h	3950;"	d
RTL8370_REG_ACL_RULE_TEMPLATE4_CRTL3	rtl8370_reg.h	3956;"	d
RTL8370_REG_ACL_RULE_TEMPLATE5_CRTL0	rtl8370_reg.h	3960;"	d
RTL8370_REG_ACL_RULE_TEMPLATE5_CRTL1	rtl8370_reg.h	3966;"	d
RTL8370_REG_ACL_RULE_TEMPLATE5_CRTL2	rtl8370_reg.h	3972;"	d
RTL8370_REG_ACL_RULE_TEMPLATE5_CRTL3	rtl8370_reg.h	3978;"	d
RTL8370_REG_ACL_RULE_TEMPLATE6_CRTL0	rtl8370_reg.h	3982;"	d
RTL8370_REG_ACL_RULE_TEMPLATE6_CRTL1	rtl8370_reg.h	3988;"	d
RTL8370_REG_ACL_RULE_TEMPLATE6_CRTL2	rtl8370_reg.h	3994;"	d
RTL8370_REG_ACL_RULE_TEMPLATE6_CRTL3	rtl8370_reg.h	4000;"	d
RTL8370_REG_ACL_RULE_TEMPLATE7_CRTL0	rtl8370_reg.h	4004;"	d
RTL8370_REG_ACL_RULE_TEMPLATE7_CRTL1	rtl8370_reg.h	4010;"	d
RTL8370_REG_ACL_RULE_TEMPLATE7_CRTL2	rtl8370_reg.h	4016;"	d
RTL8370_REG_ACL_RULE_TEMPLATE7_CRTL3	rtl8370_reg.h	4022;"	d
RTL8370_REG_ACL_RULE_TEMPLATE8_CRTL0	rtl8370_reg.h	4026;"	d
RTL8370_REG_ACL_RULE_TEMPLATE8_CRTL1	rtl8370_reg.h	4032;"	d
RTL8370_REG_ACL_RULE_TEMPLATE8_CRTL2	rtl8370_reg.h	4038;"	d
RTL8370_REG_ACL_RULE_TEMPLATE8_CRTL3	rtl8370_reg.h	4044;"	d
RTL8370_REG_ACL_RULE_TEMPLATE9_CRTL0	rtl8370_reg.h	4048;"	d
RTL8370_REG_ACL_RULE_TEMPLATE9_CRTL1	rtl8370_reg.h	4054;"	d
RTL8370_REG_ACL_RULE_TEMPLATE9_CRTL2	rtl8370_reg.h	4060;"	d
RTL8370_REG_ACL_RULE_TEMPLATE9_CRTL3	rtl8370_reg.h	4066;"	d
RTL8370_REG_ACL_UNMATCH_PERMIT	rtl8370_reg.h	5768;"	d
RTL8370_REG_BCAST_FLOADING_PMSK	rtl8370_reg.h	8104;"	d
RTL8370_REG_BG_MASK	rtl8370_reg.h	18869;"	d
RTL8370_REG_BG_OFFSET	rtl8370_reg.h	18868;"	d
RTL8370_REG_BISR_CTRL	rtl8370_reg.h	15720;"	d
RTL8370_REG_BIST_DONE	rtl8370_reg.h	16098;"	d
RTL8370_REG_BIST_MODE	rtl8370_reg.h	15350;"	d
RTL8370_REG_BIST_PASS	rtl8370_reg.h	16106;"	d
RTL8370_REG_BIST_STS_8051	rtl8370_reg.h	16064;"	d
RTL8370_REG_BYPASS_ABLTY_LOCK	rtl8370_reg.h	16156;"	d
RTL8370_REG_BYPASS_LINE_RATE	rtl8370_reg.h	3752;"	d
RTL8370_REG_CFG_BACKPRESSURE	rtl8370_reg.h	14982;"	d
RTL8370_REG_CFG_MULTI_PIN	rtl8370_reg.h	16184;"	d
RTL8370_REG_CFG_UNHIOL	rtl8370_reg.h	14992;"	d
RTL8370_REG_CHIP_DEBUG0	rtl8370_reg.h	15652;"	d
RTL8370_REG_CHIP_DEBUG1	rtl8370_reg.h	15672;"	d
RTL8370_REG_CHIP_MODE	rtl8370_reg.h	15642;"	d
RTL8370_REG_CHIP_NUMBER	rtl8370_reg.h	15632;"	d
RTL8370_REG_CHIP_RESET	rtl8370_reg.h	16002;"	d
RTL8370_REG_CHIP_VER	rtl8370_reg.h	15634;"	d
RTL8370_REG_COND0_BISR_CVLANRAM_W0	rtl8370_reg.h	15370;"	d
RTL8370_REG_COND0_BISR_HSARAM	rtl8370_reg.h	15372;"	d
RTL8370_REG_COND0_BISR_L2RAM_W0	rtl8370_reg.h	15366;"	d
RTL8370_REG_COND0_BISR_L2RAM_W1	rtl8370_reg.h	15368;"	d
RTL8370_REG_COND0_BISR_PBRAM_W0	rtl8370_reg.h	15374;"	d
RTL8370_REG_COND0_BISR_PBRAM_W1	rtl8370_reg.h	15376;"	d
RTL8370_REG_COND0_BISR_PBRAM_W2	rtl8370_reg.h	15378;"	d
RTL8370_REG_COND0_BISR_PBRAM_W3	rtl8370_reg.h	15380;"	d
RTL8370_REG_COND0_BIST_FAIL	rtl8370_reg.h	16100;"	d
RTL8370_REG_COND0_BIST_FAIL_W0	rtl8370_reg.h	15356;"	d
RTL8370_REG_COND0_BIST_FAIL_W1	rtl8370_reg.h	15358;"	d
RTL8370_REG_COND0_DRF_BIST_FAIL_W0	rtl8370_reg.h	15360;"	d
RTL8370_REG_COND0_DRF_BIST_FAIL_W1	rtl8370_reg.h	15362;"	d
RTL8370_REG_COND0_DRF_BIST_FAIL_W2	rtl8370_reg.h	15364;"	d
RTL8370_REG_COND1_BISR_CVLANRAM_W0	rtl8370_reg.h	15396;"	d
RTL8370_REG_COND1_BISR_HSARAM	rtl8370_reg.h	15398;"	d
RTL8370_REG_COND1_BISR_L2RAM_W0	rtl8370_reg.h	15392;"	d
RTL8370_REG_COND1_BISR_L2RAM_W1	rtl8370_reg.h	15394;"	d
RTL8370_REG_COND1_BISR_PBRAM_W0	rtl8370_reg.h	15400;"	d
RTL8370_REG_COND1_BISR_PBRAM_W1	rtl8370_reg.h	15402;"	d
RTL8370_REG_COND1_BISR_PBRAM_W2	rtl8370_reg.h	15404;"	d
RTL8370_REG_COND1_BISR_PBRAM_W3	rtl8370_reg.h	15406;"	d
RTL8370_REG_COND1_BIST_FAIL	rtl8370_reg.h	16102;"	d
RTL8370_REG_COND1_BIST_FAIL_W0	rtl8370_reg.h	15382;"	d
RTL8370_REG_COND1_BIST_FAIL_W1	rtl8370_reg.h	15384;"	d
RTL8370_REG_COND1_DRF_BIST_FAIL_W0	rtl8370_reg.h	15386;"	d
RTL8370_REG_COND1_DRF_BIST_FAIL_W1	rtl8370_reg.h	15388;"	d
RTL8370_REG_COND1_DRF_BIST_FAIL_W2	rtl8370_reg.h	15390;"	d
RTL8370_REG_COND2_BISR_CVLANRAM_W0	rtl8370_reg.h	15422;"	d
RTL8370_REG_COND2_BISR_HSARAM	rtl8370_reg.h	15424;"	d
RTL8370_REG_COND2_BISR_L2RAM_W0	rtl8370_reg.h	15418;"	d
RTL8370_REG_COND2_BISR_L2RAM_W1	rtl8370_reg.h	15420;"	d
RTL8370_REG_COND2_BISR_PBRAM_W0	rtl8370_reg.h	15426;"	d
RTL8370_REG_COND2_BISR_PBRAM_W1	rtl8370_reg.h	15428;"	d
RTL8370_REG_COND2_BISR_PBRAM_W2	rtl8370_reg.h	15430;"	d
RTL8370_REG_COND2_BISR_PBRAM_W3	rtl8370_reg.h	15432;"	d
RTL8370_REG_COND2_BIST_FAIL	rtl8370_reg.h	16104;"	d
RTL8370_REG_COND2_BIST_FAIL_W0	rtl8370_reg.h	15408;"	d
RTL8370_REG_COND2_BIST_FAIL_W1	rtl8370_reg.h	15410;"	d
RTL8370_REG_COND2_DRF_BIST_FAIL_W0	rtl8370_reg.h	15412;"	d
RTL8370_REG_COND2_DRF_BIST_FAIL_W1	rtl8370_reg.h	15414;"	d
RTL8370_REG_COND2_DRF_BIST_FAIL_W2	rtl8370_reg.h	15416;"	d
RTL8370_REG_CPU_CTRL	rtl8370_reg.h	15078;"	d
RTL8370_REG_CPU_FORCE_LED0_CFG0	rtl8370_reg.h	18357;"	d
RTL8370_REG_CPU_FORCE_LED0_CFG1	rtl8370_reg.h	18375;"	d
RTL8370_REG_CPU_FORCE_LED1_CFG0	rtl8370_reg.h	18393;"	d
RTL8370_REG_CPU_FORCE_LED1_CFG1	rtl8370_reg.h	18411;"	d
RTL8370_REG_CPU_FORCE_LED2_CFG0	rtl8370_reg.h	18429;"	d
RTL8370_REG_CPU_FORCE_LED2_CFG1	rtl8370_reg.h	18447;"	d
RTL8370_REG_CPU_FORCE_LED_CFG	rtl8370_reg.h	18349;"	d
RTL8370_REG_CPU_PORT_MASK	rtl8370_reg.h	15076;"	d
RTL8370_REG_DEBUG_SIGNAL_I	rtl8370_reg.h	16144;"	d
RTL8370_REG_DEBUG_SIGNAL_SELECT_A	rtl8370_reg.h	16138;"	d
RTL8370_REG_DEBUG_SIGNAL_SELECT_B	rtl8370_reg.h	16140;"	d
RTL8370_REG_DEBUG_SIGNAL_SELECT_C	rtl8370_reg.h	16142;"	d
RTL8370_REG_DEBUG_SIGNAL__H	rtl8370_reg.h	16146;"	d
RTL8370_REG_DIAG_MODE	rtl8370_reg.h	15352;"	d
RTL8370_REG_DIAG_MODE2	rtl8370_reg.h	16110;"	d
RTL8370_REG_DIGITIAL_DEBUG_0	rtl8370_reg.h	16016;"	d
RTL8370_REG_DIGITIAL_DEBUG_1	rtl8370_reg.h	16018;"	d
RTL8370_REG_DIGITIAL_INTERFACE0_FORCE	rtl8370_reg.h	15826;"	d
RTL8370_REG_DIGITIAL_INTERFACE1_FORCE	rtl8370_reg.h	15834;"	d
RTL8370_REG_DIGITIAL_INTERFACE_SELECT	rtl8370_reg.h	15690;"	d
RTL8370_REG_DOT1X_CFG	rtl8370_reg.h	9694;"	d
RTL8370_REG_DOT1X_MAC_ENABLE	rtl8370_reg.h	9652;"	d
RTL8370_REG_DOT1X_PORT_AUTH	rtl8370_reg.h	9654;"	d
RTL8370_REG_DOT1X_PORT_ENABLE	rtl8370_reg.h	9650;"	d
RTL8370_REG_DOT1X_PORT_OPDIR	rtl8370_reg.h	9656;"	d
RTL8370_REG_DOT1X_UNAUTH_ACT_W0	rtl8370_reg.h	9658;"	d
RTL8370_REG_DOT1X_UNAUTH_ACT_W1	rtl8370_reg.h	9676;"	d
RTL8370_REG_DRF_BIST_CTRL	rtl8370_reg.h	16052;"	d
RTL8370_REG_DRF_BIST_MODE	rtl8370_reg.h	15090;"	d
RTL8370_REG_DUMMY_REG_12_0	rtl8370_reg.h	15578;"	d
RTL8370_REG_DUMMY_REG_12_1	rtl8370_reg.h	15580;"	d
RTL8370_REG_DUMMY_REG_12_2	rtl8370_reg.h	15510;"	d
RTL8370_REG_DUMMY_REG_12_3	rtl8370_reg.h	15516;"	d
RTL8370_REG_DW8051_IMR	rtl8370_reg.h	14922;"	d
RTL8370_REG_DW8051_IMS	rtl8370_reg.h	14934;"	d
RTL8370_REG_DW8051_INT_CPU	rtl8370_reg.h	14944;"	d
RTL8370_REG_DW8051_MEM_MODE	rtl8370_reg.h	16080;"	d
RTL8370_REG_DW8051_PRO_REG0	rtl8370_reg.h	16692;"	d
RTL8370_REG_DW8051_PRO_REG1	rtl8370_reg.h	16694;"	d
RTL8370_REG_DW8051_PRO_REG2	rtl8370_reg.h	16696;"	d
RTL8370_REG_DW8051_PRO_REG3	rtl8370_reg.h	16698;"	d
RTL8370_REG_DW8051_PRO_REG4	rtl8370_reg.h	16700;"	d
RTL8370_REG_DW8051_PRO_REG5	rtl8370_reg.h	16702;"	d
RTL8370_REG_DW8051_PRO_REG6	rtl8370_reg.h	16704;"	d
RTL8370_REG_DW8051_PRO_REG7	rtl8370_reg.h	16706;"	d
RTL8370_REG_DW8051_RDY	rtl8370_reg.h	16066;"	d
RTL8370_REG_EAV_CTRL	rtl8370_reg.h	8668;"	d
RTL8370_REG_EAV_SYS_COUNTER	rtl8370_reg.h	15434;"	d
RTL8370_REG_EEELLDP_ACK_FRAMEL00	rtl8370_reg.h	17602;"	d
RTL8370_REG_EEELLDP_ACK_FRAMEL01	rtl8370_reg.h	17600;"	d
RTL8370_REG_EEELLDP_ACK_FRAMEL02	rtl8370_reg.h	17598;"	d
RTL8370_REG_EEELLDP_ACK_FRAMEL03	rtl8370_reg.h	17596;"	d
RTL8370_REG_EEELLDP_ACK_FRAMEL04	rtl8370_reg.h	17594;"	d
RTL8370_REG_EEELLDP_ACK_FRAMEL05	rtl8370_reg.h	17592;"	d
RTL8370_REG_EEELLDP_ACK_FRAMEL06	rtl8370_reg.h	17590;"	d
RTL8370_REG_EEELLDP_ACK_FRAMEL07	rtl8370_reg.h	17588;"	d
RTL8370_REG_EEELLDP_ACK_FRAMEL08	rtl8370_reg.h	17586;"	d
RTL8370_REG_EEELLDP_CAP_FRAMEL00	rtl8370_reg.h	17584;"	d
RTL8370_REG_EEELLDP_CAP_FRAMEL01	rtl8370_reg.h	17582;"	d
RTL8370_REG_EEELLDP_CAP_FRAMEL02	rtl8370_reg.h	17580;"	d
RTL8370_REG_EEELLDP_CAP_FRAMEL03	rtl8370_reg.h	17578;"	d
RTL8370_REG_EEELLDP_CAP_FRAMEL04	rtl8370_reg.h	17576;"	d
RTL8370_REG_EEELLDP_CAP_FRAMEL05	rtl8370_reg.h	17574;"	d
RTL8370_REG_EEELLDP_CAP_FRAMEL06	rtl8370_reg.h	17572;"	d
RTL8370_REG_EEELLDP_CAP_FRAMEL07	rtl8370_reg.h	17570;"	d
RTL8370_REG_EEELLDP_CAP_FRAMEL08	rtl8370_reg.h	17568;"	d
RTL8370_REG_EEELLDP_CTRL0	rtl8370_reg.h	17514;"	d
RTL8370_REG_EEELLDP_CTRL1	rtl8370_reg.h	17530;"	d
RTL8370_REG_EEELLDP_FRAMEU00	rtl8370_reg.h	17564;"	d
RTL8370_REG_EEELLDP_FRAMEU01	rtl8370_reg.h	17562;"	d
RTL8370_REG_EEELLDP_FRAMEU02	rtl8370_reg.h	17560;"	d
RTL8370_REG_EEELLDP_FRAMEU03	rtl8370_reg.h	17558;"	d
RTL8370_REG_EEELLDP_FRAMEU04	rtl8370_reg.h	17556;"	d
RTL8370_REG_EEELLDP_FRAMEU05	rtl8370_reg.h	17554;"	d
RTL8370_REG_EEELLDP_FRAMEU06	rtl8370_reg.h	17552;"	d
RTL8370_REG_EEELLDP_FRAMEU07	rtl8370_reg.h	17550;"	d
RTL8370_REG_EEELLDP_FRAMEU08	rtl8370_reg.h	17548;"	d
RTL8370_REG_EEELLDP_FRAMEU09	rtl8370_reg.h	17546;"	d
RTL8370_REG_EEELLDP_FRAMEU0A	rtl8370_reg.h	17544;"	d
RTL8370_REG_EEELLDP_FRAMEU0B	rtl8370_reg.h	17542;"	d
RTL8370_REG_EEELLDP_FRAMEU0C	rtl8370_reg.h	17540;"	d
RTL8370_REG_EEELLDP_FRAMEU0D	rtl8370_reg.h	17538;"	d
RTL8370_REG_EEELLDP_PMSK	rtl8370_reg.h	17536;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P00_00	rtl8370_reg.h	17620;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P00_01	rtl8370_reg.h	17618;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P00_02	rtl8370_reg.h	17616;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P00_03	rtl8370_reg.h	17614;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P00_04	rtl8370_reg.h	17612;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P00_05	rtl8370_reg.h	17610;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P00_06	rtl8370_reg.h	17608;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P00_07	rtl8370_reg.h	17606;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P00_08	rtl8370_reg.h	17604;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P01_00	rtl8370_reg.h	17638;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P01_01	rtl8370_reg.h	17636;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P01_02	rtl8370_reg.h	17634;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P01_03	rtl8370_reg.h	17632;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P01_04	rtl8370_reg.h	17630;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P01_05	rtl8370_reg.h	17628;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P01_06	rtl8370_reg.h	17626;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P01_07	rtl8370_reg.h	17624;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P01_08	rtl8370_reg.h	17622;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P02_00	rtl8370_reg.h	17656;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P02_01	rtl8370_reg.h	17654;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P02_02	rtl8370_reg.h	17652;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P02_03	rtl8370_reg.h	17650;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P02_04	rtl8370_reg.h	17648;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P02_05	rtl8370_reg.h	17646;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P02_06	rtl8370_reg.h	17644;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P02_07	rtl8370_reg.h	17642;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P02_08	rtl8370_reg.h	17640;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P03_00	rtl8370_reg.h	17674;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P03_01	rtl8370_reg.h	17672;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P03_02	rtl8370_reg.h	17670;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P03_03	rtl8370_reg.h	17668;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P03_04	rtl8370_reg.h	17666;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P03_05	rtl8370_reg.h	17664;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P03_06	rtl8370_reg.h	17662;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P03_07	rtl8370_reg.h	17660;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P03_08	rtl8370_reg.h	17658;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P04_00	rtl8370_reg.h	17692;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P04_01	rtl8370_reg.h	17690;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P04_02	rtl8370_reg.h	17688;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P04_03	rtl8370_reg.h	17686;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P04_04	rtl8370_reg.h	17684;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P04_05	rtl8370_reg.h	17682;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P04_06	rtl8370_reg.h	17680;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P04_07	rtl8370_reg.h	17678;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P04_08	rtl8370_reg.h	17676;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P05_00	rtl8370_reg.h	17710;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P05_01	rtl8370_reg.h	17708;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P05_02	rtl8370_reg.h	17706;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P05_03	rtl8370_reg.h	17704;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P05_04	rtl8370_reg.h	17702;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P05_05	rtl8370_reg.h	17700;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P05_06	rtl8370_reg.h	17698;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P05_07	rtl8370_reg.h	17696;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P05_08	rtl8370_reg.h	17694;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P06_00	rtl8370_reg.h	17728;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P06_01	rtl8370_reg.h	17726;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P06_02	rtl8370_reg.h	17724;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P06_03	rtl8370_reg.h	17722;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P06_04	rtl8370_reg.h	17720;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P06_05	rtl8370_reg.h	17718;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P06_06	rtl8370_reg.h	17716;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P06_07	rtl8370_reg.h	17714;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P06_08	rtl8370_reg.h	17712;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P07_00	rtl8370_reg.h	17746;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P07_01	rtl8370_reg.h	17744;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P07_02	rtl8370_reg.h	17742;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P07_03	rtl8370_reg.h	17740;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P07_04	rtl8370_reg.h	17738;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P07_05	rtl8370_reg.h	17736;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P07_06	rtl8370_reg.h	17734;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P07_07	rtl8370_reg.h	17732;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P07_08	rtl8370_reg.h	17730;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P08_00	rtl8370_reg.h	17764;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P08_01	rtl8370_reg.h	17762;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P08_02	rtl8370_reg.h	17760;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P08_03	rtl8370_reg.h	17758;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P08_04	rtl8370_reg.h	17756;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P08_05	rtl8370_reg.h	17754;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P08_06	rtl8370_reg.h	17752;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P08_07	rtl8370_reg.h	17750;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P08_08	rtl8370_reg.h	17748;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P09_00	rtl8370_reg.h	17782;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P09_01	rtl8370_reg.h	17780;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P09_02	rtl8370_reg.h	17778;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P09_03	rtl8370_reg.h	17776;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P09_04	rtl8370_reg.h	17774;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P09_05	rtl8370_reg.h	17772;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P09_06	rtl8370_reg.h	17770;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P09_07	rtl8370_reg.h	17768;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P09_08	rtl8370_reg.h	17766;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P10_00	rtl8370_reg.h	17800;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P10_01	rtl8370_reg.h	17798;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P10_02	rtl8370_reg.h	17796;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P10_03	rtl8370_reg.h	17794;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P10_04	rtl8370_reg.h	17792;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P10_05	rtl8370_reg.h	17790;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P10_06	rtl8370_reg.h	17788;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P10_07	rtl8370_reg.h	17786;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P10_08	rtl8370_reg.h	17784;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P11_00	rtl8370_reg.h	17818;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P11_01	rtl8370_reg.h	17816;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P11_02	rtl8370_reg.h	17814;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P11_03	rtl8370_reg.h	17812;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P11_04	rtl8370_reg.h	17810;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P11_05	rtl8370_reg.h	17808;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P11_06	rtl8370_reg.h	17806;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P11_07	rtl8370_reg.h	17804;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P11_08	rtl8370_reg.h	17802;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P12_00	rtl8370_reg.h	17836;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P12_01	rtl8370_reg.h	17834;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P12_02	rtl8370_reg.h	17832;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P12_03	rtl8370_reg.h	17830;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P12_04	rtl8370_reg.h	17828;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P12_05	rtl8370_reg.h	17826;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P12_06	rtl8370_reg.h	17824;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P12_07	rtl8370_reg.h	17822;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P12_08	rtl8370_reg.h	17820;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P13_00	rtl8370_reg.h	17854;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P13_01	rtl8370_reg.h	17852;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P13_02	rtl8370_reg.h	17850;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P13_03	rtl8370_reg.h	17848;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P13_04	rtl8370_reg.h	17846;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P13_05	rtl8370_reg.h	17844;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P13_06	rtl8370_reg.h	17842;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P13_07	rtl8370_reg.h	17840;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P13_08	rtl8370_reg.h	17838;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P14_00	rtl8370_reg.h	17872;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P14_01	rtl8370_reg.h	17870;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P14_02	rtl8370_reg.h	17868;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P14_03	rtl8370_reg.h	17866;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P14_04	rtl8370_reg.h	17864;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P14_05	rtl8370_reg.h	17862;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P14_06	rtl8370_reg.h	17860;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P14_07	rtl8370_reg.h	17858;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P14_08	rtl8370_reg.h	17856;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P15_00	rtl8370_reg.h	17890;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P15_01	rtl8370_reg.h	17888;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P15_02	rtl8370_reg.h	17886;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P15_03	rtl8370_reg.h	17884;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P15_04	rtl8370_reg.h	17882;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P15_05	rtl8370_reg.h	17880;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P15_06	rtl8370_reg.h	17878;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P15_07	rtl8370_reg.h	17876;"	d
RTL8370_REG_EEELLDP_RX_VALUE_P15_08	rtl8370_reg.h	17874;"	d
RTL8370_REG_EEEP_100M_CTRL0	rtl8370_reg.h	15542;"	d
RTL8370_REG_EEEP_100M_CTRL1	rtl8370_reg.h	15548;"	d
RTL8370_REG_EEEP_100M_CTRL2	rtl8370_reg.h	15554;"	d
RTL8370_REG_EEEP_CTRL0	rtl8370_reg.h	15566;"	d
RTL8370_REG_EEEP_CTRL1	rtl8370_reg.h	15572;"	d
RTL8370_REG_EEEP_GIGA_CTRL0	rtl8370_reg.h	15518;"	d
RTL8370_REG_EEEP_GIGA_CTRL1	rtl8370_reg.h	15524;"	d
RTL8370_REG_EEEP_GIGA_CTRL2	rtl8370_reg.h	15530;"	d
RTL8370_REG_EEEP_RX_RATE_100M	rtl8370_reg.h	15508;"	d
RTL8370_REG_EEEP_RX_RATE_GIGA	rtl8370_reg.h	15506;"	d
RTL8370_REG_EEEP_TX_RATE_100M	rtl8370_reg.h	15514;"	d
RTL8370_REG_EEEP_TX_RATE_GIGA	rtl8370_reg.h	15512;"	d
RTL8370_REG_EEE_100M_CTRL0	rtl8370_reg.h	15472;"	d
RTL8370_REG_EEE_100M_CTRL1	rtl8370_reg.h	15478;"	d
RTL8370_REG_EEE_10M_CTRL0	rtl8370_reg.h	15484;"	d
RTL8370_REG_EEE_10M_CTRL1	rtl8370_reg.h	15490;"	d
RTL8370_REG_EEE_GIGA_CTRL0	rtl8370_reg.h	15460;"	d
RTL8370_REG_EEE_GIGA_CTRL1	rtl8370_reg.h	15466;"	d
RTL8370_REG_EEE_MISC	rtl8370_reg.h	15442;"	d
RTL8370_REG_EEE_TX_RATE_100m	rtl8370_reg.h	15438;"	d
RTL8370_REG_EEE_TX_RATE_10m	rtl8370_reg.h	15440;"	d
RTL8370_REG_EEE_TX_RATE_GIGA	rtl8370_reg.h	15436;"	d
RTL8370_REG_EFUSE_ADR	rtl8370_reg.h	16680;"	d
RTL8370_REG_EFUSE_CMD	rtl8370_reg.h	16674;"	d
RTL8370_REG_EFUSE_RDAT	rtl8370_reg.h	16684;"	d
RTL8370_REG_EFUSE_WDAT	rtl8370_reg.h	16682;"	d
RTL8370_REG_EMA_CRTL0	rtl8370_reg.h	15344;"	d
RTL8370_REG_EMA_CRTL1	rtl8370_reg.h	15346;"	d
RTL8370_REG_EMA_CRTL2	rtl8370_reg.h	15348;"	d
RTL8370_REG_EN_GPIO	rtl8370_reg.h	16164;"	d
RTL8370_REG_EXT0_RGMXF	rtl8370_reg.h	15708;"	d
RTL8370_REG_EXT1_RGMXF	rtl8370_reg.h	15714;"	d
RTL8370_REG_EXTERNAL_PHY_ACC_ENABLE	rtl8370_reg.h	15802;"	d
RTL8370_REG_EXT_BUZZER	rtl8370_reg.h	18515;"	d
RTL8370_REG_EXT_GPIO_ENABLE_CTRL0	rtl8370_reg.h	18531;"	d
RTL8370_REG_EXT_GPIO_ENABLE_CTRL1	rtl8370_reg.h	18533;"	d
RTL8370_REG_EXT_GPIO_ENABLE_CTRL2	rtl8370_reg.h	18535;"	d
RTL8370_REG_EXT_GPIO_INVERT_CTRL0	rtl8370_reg.h	18551;"	d
RTL8370_REG_EXT_GPIO_INVERT_CTRL1	rtl8370_reg.h	18553;"	d
RTL8370_REG_EXT_GPIO_INVERT_CTRL2	rtl8370_reg.h	18555;"	d
RTL8370_REG_EXT_GPI_CTRL0	rtl8370_reg.h	18541;"	d
RTL8370_REG_EXT_GPI_CTRL1	rtl8370_reg.h	18543;"	d
RTL8370_REG_EXT_GPI_CTRL2	rtl8370_reg.h	18545;"	d
RTL8370_REG_EXT_LED	rtl8370_reg.h	18501;"	d
RTL8370_REG_EXT_LED_CTRL	rtl8370_reg.h	18565;"	d
RTL8370_REG_EXT_LED_GPI_STATUS0	rtl8370_reg.h	18561;"	d
RTL8370_REG_EXT_LED_GPI_STATUS1	rtl8370_reg.h	18563;"	d
RTL8370_REG_EXT_LED_GPO_CTRL0	rtl8370_reg.h	18575;"	d
RTL8370_REG_EXT_LED_GPO_CTRL1	rtl8370_reg.h	18577;"	d
RTL8370_REG_EXT_LED_GPO_CTRL2	rtl8370_reg.h	18579;"	d
RTL8370_REG_FLOWCRTL_EGRESS_PORT_ENABLE	rtl8370_reg.h	8666;"	d
RTL8370_REG_FLOWCRTL_EGRESS_QUEUE_ENABLE_CTRL0	rtl8370_reg.h	8618;"	d
RTL8370_REG_FLOWCRTL_EGRESS_QUEUE_ENABLE_CTRL1	rtl8370_reg.h	8624;"	d
RTL8370_REG_FLOWCRTL_EGRESS_QUEUE_ENABLE_CTRL2	rtl8370_reg.h	8630;"	d
RTL8370_REG_FLOWCRTL_EGRESS_QUEUE_ENABLE_CTRL3	rtl8370_reg.h	8636;"	d
RTL8370_REG_FLOWCRTL_EGRESS_QUEUE_ENABLE_CTRL4	rtl8370_reg.h	8642;"	d
RTL8370_REG_FLOWCRTL_EGRESS_QUEUE_ENABLE_CTRL5	rtl8370_reg.h	8648;"	d
RTL8370_REG_FLOWCRTL_EGRESS_QUEUE_ENABLE_CTRL6	rtl8370_reg.h	8654;"	d
RTL8370_REG_FLOWCRTL_EGRESS_QUEUE_ENABLE_CTRL7	rtl8370_reg.h	8660;"	d
RTL8370_REG_FLOWCTRL_ALL_ON	rtl8370_reg.h	15118;"	d
RTL8370_REG_FLOWCTRL_CTRL0	rtl8370_reg.h	15108;"	d
RTL8370_REG_FLOWCTRL_DEBUG_CRTL0	rtl8370_reg.h	2356;"	d
RTL8370_REG_FLOWCTRL_DEBUG_CRTL1	rtl8370_reg.h	2360;"	d
RTL8370_REG_FLOWCTRL_FCOFF_PORT_OFF	rtl8370_reg.h	15184;"	d
RTL8370_REG_FLOWCTRL_FCOFF_PORT_ON	rtl8370_reg.h	15180;"	d
RTL8370_REG_FLOWCTRL_FCOFF_PORT_PRIVATE_OFF	rtl8370_reg.h	15192;"	d
RTL8370_REG_FLOWCTRL_FCOFF_PORT_PRIVATE_ON	rtl8370_reg.h	15188;"	d
RTL8370_REG_FLOWCTRL_FCOFF_SHARE_OFF	rtl8370_reg.h	15152;"	d
RTL8370_REG_FLOWCTRL_FCOFF_SHARE_ON	rtl8370_reg.h	15148;"	d
RTL8370_REG_FLOWCTRL_FCOFF_SYS_OFF	rtl8370_reg.h	15144;"	d
RTL8370_REG_FLOWCTRL_FCOFF_SYS_ON	rtl8370_reg.h	15140;"	d
RTL8370_REG_FLOWCTRL_PORT0_DROP_ON	rtl8370_reg.h	2282;"	d
RTL8370_REG_FLOWCTRL_PORT0_PAGE_COUNTER	rtl8370_reg.h	15216;"	d
RTL8370_REG_FLOWCTRL_PORT0_PAGE_MAX	rtl8370_reg.h	15280;"	d
RTL8370_REG_FLOWCTRL_PORT10_DROP_ON	rtl8370_reg.h	2322;"	d
RTL8370_REG_FLOWCTRL_PORT10_PAGE_COUNTER	rtl8370_reg.h	15256;"	d
RTL8370_REG_FLOWCTRL_PORT10_PAGE_MAX	rtl8370_reg.h	15320;"	d
RTL8370_REG_FLOWCTRL_PORT11_DROP_ON	rtl8370_reg.h	2326;"	d
RTL8370_REG_FLOWCTRL_PORT11_PAGE_COUNTER	rtl8370_reg.h	15260;"	d
RTL8370_REG_FLOWCTRL_PORT11_PAGE_MAX	rtl8370_reg.h	15324;"	d
RTL8370_REG_FLOWCTRL_PORT12_DROP_ON	rtl8370_reg.h	2330;"	d
RTL8370_REG_FLOWCTRL_PORT12_PAGE_COUNTER	rtl8370_reg.h	15264;"	d
RTL8370_REG_FLOWCTRL_PORT12_PAGE_MAX	rtl8370_reg.h	15328;"	d
RTL8370_REG_FLOWCTRL_PORT13_DROP_ON	rtl8370_reg.h	2334;"	d
RTL8370_REG_FLOWCTRL_PORT13_PAGE_COUNTER	rtl8370_reg.h	15268;"	d
RTL8370_REG_FLOWCTRL_PORT13_PAGE_MAX	rtl8370_reg.h	15332;"	d
RTL8370_REG_FLOWCTRL_PORT14_DROP_ON	rtl8370_reg.h	2338;"	d
RTL8370_REG_FLOWCTRL_PORT14_PAGE_COUNTER	rtl8370_reg.h	15272;"	d
RTL8370_REG_FLOWCTRL_PORT14_PAGE_MAX	rtl8370_reg.h	15336;"	d
RTL8370_REG_FLOWCTRL_PORT15_DROP_ON	rtl8370_reg.h	2342;"	d
RTL8370_REG_FLOWCTRL_PORT15_PAGE_COUNTER	rtl8370_reg.h	15276;"	d
RTL8370_REG_FLOWCTRL_PORT15_PAGE_MAX	rtl8370_reg.h	15340;"	d
RTL8370_REG_FLOWCTRL_PORT1_DROP_ON	rtl8370_reg.h	2286;"	d
RTL8370_REG_FLOWCTRL_PORT1_PAGE_COUNTER	rtl8370_reg.h	15220;"	d
RTL8370_REG_FLOWCTRL_PORT1_PAGE_MAX	rtl8370_reg.h	15284;"	d
RTL8370_REG_FLOWCTRL_PORT2_DROP_ON	rtl8370_reg.h	2290;"	d
RTL8370_REG_FLOWCTRL_PORT2_PAGE_COUNTER	rtl8370_reg.h	15224;"	d
RTL8370_REG_FLOWCTRL_PORT2_PAGE_MAX	rtl8370_reg.h	15288;"	d
RTL8370_REG_FLOWCTRL_PORT3_DROP_ON	rtl8370_reg.h	2294;"	d
RTL8370_REG_FLOWCTRL_PORT3_PAGE_COUNTER	rtl8370_reg.h	15228;"	d
RTL8370_REG_FLOWCTRL_PORT3_PAGE_MAX	rtl8370_reg.h	15292;"	d
RTL8370_REG_FLOWCTRL_PORT4_DROP_ON	rtl8370_reg.h	2298;"	d
RTL8370_REG_FLOWCTRL_PORT4_PAGE_COUNTER	rtl8370_reg.h	15232;"	d
RTL8370_REG_FLOWCTRL_PORT4_PAGE_MAX	rtl8370_reg.h	15296;"	d
RTL8370_REG_FLOWCTRL_PORT5_DROP_ON	rtl8370_reg.h	2302;"	d
RTL8370_REG_FLOWCTRL_PORT5_PAGE_COUNTER	rtl8370_reg.h	15236;"	d
RTL8370_REG_FLOWCTRL_PORT5_PAGE_MAX	rtl8370_reg.h	15300;"	d
RTL8370_REG_FLOWCTRL_PORT6_DROP_ON	rtl8370_reg.h	2306;"	d
RTL8370_REG_FLOWCTRL_PORT6_PAGE_COUNTER	rtl8370_reg.h	15240;"	d
RTL8370_REG_FLOWCTRL_PORT6_PAGE_MAX	rtl8370_reg.h	15304;"	d
RTL8370_REG_FLOWCTRL_PORT7_DROP_ON	rtl8370_reg.h	2310;"	d
RTL8370_REG_FLOWCTRL_PORT7_PAGE_COUNTER	rtl8370_reg.h	15244;"	d
RTL8370_REG_FLOWCTRL_PORT7_PAGE_MAX	rtl8370_reg.h	15308;"	d
RTL8370_REG_FLOWCTRL_PORT8_DROP_ON	rtl8370_reg.h	2314;"	d
RTL8370_REG_FLOWCTRL_PORT8_PAGE_COUNTER	rtl8370_reg.h	15248;"	d
RTL8370_REG_FLOWCTRL_PORT8_PAGE_MAX	rtl8370_reg.h	15312;"	d
RTL8370_REG_FLOWCTRL_PORT9_DROP_ON	rtl8370_reg.h	2318;"	d
RTL8370_REG_FLOWCTRL_PORT9_PAGE_COUNTER	rtl8370_reg.h	15252;"	d
RTL8370_REG_FLOWCTRL_PORT9_PAGE_MAX	rtl8370_reg.h	15316;"	d
RTL8370_REG_FLOWCTRL_PORT_GAP	rtl8370_reg.h	2346;"	d
RTL8370_REG_FLOWCTRL_PORT_MAX_PAGE_COUNT	rtl8370_reg.h	2436;"	d
RTL8370_REG_FLOWCTRL_PORT_OFF	rtl8370_reg.h	15160;"	d
RTL8370_REG_FLOWCTRL_PORT_ON	rtl8370_reg.h	15156;"	d
RTL8370_REG_FLOWCTRL_PORT_PAGE_COUNT	rtl8370_reg.h	2400;"	d
RTL8370_REG_FLOWCTRL_PORT_PRIVATE_OFF	rtl8370_reg.h	15168;"	d
RTL8370_REG_FLOWCTRL_PORT_PRIVATE_ON	rtl8370_reg.h	15164;"	d
RTL8370_REG_FLOWCTRL_PUBLIC_PAGE_COUNTER	rtl8370_reg.h	15204;"	d
RTL8370_REG_FLOWCTRL_PUBLIC_PAGE_MAX	rtl8370_reg.h	15212;"	d
RTL8370_REG_FLOWCTRL_QUEUE0_DROP_ON	rtl8370_reg.h	2250;"	d
RTL8370_REG_FLOWCTRL_QUEUE0_MAX_PAGE_COUNT	rtl8370_reg.h	2404;"	d
RTL8370_REG_FLOWCTRL_QUEUE0_PAGE_COUNT	rtl8370_reg.h	2368;"	d
RTL8370_REG_FLOWCTRL_QUEUE1_DROP_ON	rtl8370_reg.h	2254;"	d
RTL8370_REG_FLOWCTRL_QUEUE1_MAX_PAGE_COUNT	rtl8370_reg.h	2408;"	d
RTL8370_REG_FLOWCTRL_QUEUE1_PAGE_COUNT	rtl8370_reg.h	2372;"	d
RTL8370_REG_FLOWCTRL_QUEUE2_DROP_ON	rtl8370_reg.h	2258;"	d
RTL8370_REG_FLOWCTRL_QUEUE2_MAX_PAGE_COUNT	rtl8370_reg.h	2412;"	d
RTL8370_REG_FLOWCTRL_QUEUE2_PAGE_COUNT	rtl8370_reg.h	2376;"	d
RTL8370_REG_FLOWCTRL_QUEUE3_DROP_ON	rtl8370_reg.h	2262;"	d
RTL8370_REG_FLOWCTRL_QUEUE3_MAX_PAGE_COUNT	rtl8370_reg.h	2416;"	d
RTL8370_REG_FLOWCTRL_QUEUE3_PAGE_COUNT	rtl8370_reg.h	2380;"	d
RTL8370_REG_FLOWCTRL_QUEUE4_DROP_ON	rtl8370_reg.h	2266;"	d
RTL8370_REG_FLOWCTRL_QUEUE4_MAX_PAGE_COUNT	rtl8370_reg.h	2420;"	d
RTL8370_REG_FLOWCTRL_QUEUE4_PAGE_COUNT	rtl8370_reg.h	2384;"	d
RTL8370_REG_FLOWCTRL_QUEUE5_DROP_ON	rtl8370_reg.h	2270;"	d
RTL8370_REG_FLOWCTRL_QUEUE5_MAX_PAGE_COUNT	rtl8370_reg.h	2424;"	d
RTL8370_REG_FLOWCTRL_QUEUE5_PAGE_COUNT	rtl8370_reg.h	2388;"	d
RTL8370_REG_FLOWCTRL_QUEUE6_DROP_ON	rtl8370_reg.h	2274;"	d
RTL8370_REG_FLOWCTRL_QUEUE6_MAX_PAGE_COUNT	rtl8370_reg.h	2428;"	d
RTL8370_REG_FLOWCTRL_QUEUE6_PAGE_COUNT	rtl8370_reg.h	2392;"	d
RTL8370_REG_FLOWCTRL_QUEUE7_DROP_ON	rtl8370_reg.h	2278;"	d
RTL8370_REG_FLOWCTRL_QUEUE7_MAX_PAGE_COUNT	rtl8370_reg.h	2432;"	d
RTL8370_REG_FLOWCTRL_QUEUE7_PAGE_COUNT	rtl8370_reg.h	2396;"	d
RTL8370_REG_FLOWCTRL_QUEUE_GAP	rtl8370_reg.h	2350;"	d
RTL8370_REG_FLOWCTRL_SHARE_OFF	rtl8370_reg.h	15136;"	d
RTL8370_REG_FLOWCTRL_SHARE_ON	rtl8370_reg.h	15132;"	d
RTL8370_REG_FLOWCTRL_SYS_OFF	rtl8370_reg.h	15128;"	d
RTL8370_REG_FLOWCTRL_SYS_ON	rtl8370_reg.h	15124;"	d
RTL8370_REG_FLOWCTRL_TOTAL_PACKET_COUNT0	rtl8370_reg.h	2440;"	d
RTL8370_REG_FLOWCTRL_TOTAL_PACKET_COUNT1	rtl8370_reg.h	2442;"	d
RTL8370_REG_FLOWCTRL_TOTAL_PAGE_COUNTER	rtl8370_reg.h	15196;"	d
RTL8370_REG_FLOWCTRL_TOTAL_PAGE_MAX	rtl8370_reg.h	15208;"	d
RTL8370_REG_FORCE_CTRL	rtl8370_reg.h	8138;"	d
RTL8370_REG_FORCE_FLUSH	rtl8370_reg.h	9372;"	d
RTL8370_REG_FORCE_PORT0_MASK	rtl8370_reg.h	8142;"	d
RTL8370_REG_FORCE_PORT10_MASK	rtl8370_reg.h	8162;"	d
RTL8370_REG_FORCE_PORT11_MASK	rtl8370_reg.h	8164;"	d
RTL8370_REG_FORCE_PORT12_MASK	rtl8370_reg.h	8166;"	d
RTL8370_REG_FORCE_PORT13_MASK	rtl8370_reg.h	8168;"	d
RTL8370_REG_FORCE_PORT14_MASK	rtl8370_reg.h	8170;"	d
RTL8370_REG_FORCE_PORT15_MASK	rtl8370_reg.h	8172;"	d
RTL8370_REG_FORCE_PORT1_MASK	rtl8370_reg.h	8144;"	d
RTL8370_REG_FORCE_PORT2_MASK	rtl8370_reg.h	8146;"	d
RTL8370_REG_FORCE_PORT3_MASK	rtl8370_reg.h	8148;"	d
RTL8370_REG_FORCE_PORT4_MASK	rtl8370_reg.h	8150;"	d
RTL8370_REG_FORCE_PORT5_MASK	rtl8370_reg.h	8152;"	d
RTL8370_REG_FORCE_PORT6_MASK	rtl8370_reg.h	8154;"	d
RTL8370_REG_FORCE_PORT7_MASK	rtl8370_reg.h	8156;"	d
RTL8370_REG_FORCE_PORT8_MASK	rtl8370_reg.h	8158;"	d
RTL8370_REG_FORCE_PORT9_MASK	rtl8370_reg.h	8160;"	d
RTL8370_REG_HIGHPRI_CFG	rtl8370_reg.h	8566;"	d
RTL8370_REG_HIGHPRI_INDICATOR	rtl8370_reg.h	8532;"	d
RTL8370_REG_HIGH_QUEUE_MASK0	rtl8370_reg.h	2444;"	d
RTL8370_REG_HIGH_QUEUE_MASK1	rtl8370_reg.h	2450;"	d
RTL8370_REG_HIGH_QUEUE_MASK2	rtl8370_reg.h	2456;"	d
RTL8370_REG_HIGH_QUEUE_MASK3	rtl8370_reg.h	2462;"	d
RTL8370_REG_HIGH_QUEUE_MASK4	rtl8370_reg.h	2468;"	d
RTL8370_REG_HIGH_QUEUE_MASK5	rtl8370_reg.h	2474;"	d
RTL8370_REG_HIGH_QUEUE_MASK6	rtl8370_reg.h	2480;"	d
RTL8370_REG_HIGH_QUEUE_MASK7	rtl8370_reg.h	2486;"	d
RTL8370_REG_I2C_CLOCK_DIV	rtl8370_reg.h	15748;"	d
RTL8370_REG_I2C_CTRL	rtl8370_reg.h	16686;"	d
RTL8370_REG_IGMP_CTRL	rtl8370_reg.h	7602;"	d
RTL8370_REG_INBW_HBOUND_L	rtl8370_reg.h	14978;"	d
RTL8370_REG_INBW_HBOUND_M	rtl8370_reg.h	14980;"	d
RTL8370_REG_INBW_LBOUND_L	rtl8370_reg.h	14974;"	d
RTL8370_REG_INBW_LBOUND_M	rtl8370_reg.h	14976;"	d
RTL8370_REG_INDRECT_ACCESS_ADDRESS	rtl8370_reg.h	18697;"	d
RTL8370_REG_INDRECT_ACCESS_BURST	rtl8370_reg.h	18705;"	d
RTL8370_REG_INDRECT_ACCESS_CRTL	rtl8370_reg.h	18683;"	d
RTL8370_REG_INDRECT_ACCESS_DELAY	rtl8370_reg.h	18703;"	d
RTL8370_REG_INDRECT_ACCESS_READ_DATA	rtl8370_reg.h	18701;"	d
RTL8370_REG_INDRECT_ACCESS_STATUS	rtl8370_reg.h	18689;"	d
RTL8370_REG_INDRECT_ACCESS_WRITE_DATA	rtl8370_reg.h	18699;"	d
RTL8370_REG_INGRESSBW_PORT0_RATE_CRTL0	rtl8370_reg.h	82;"	d
RTL8370_REG_INGRESSBW_PORT0_RATE_CRTL1	rtl8370_reg.h	84;"	d
RTL8370_REG_INGRESSBW_PORT10_RATE_CRTL0	rtl8370_reg.h	1482;"	d
RTL8370_REG_INGRESSBW_PORT10_RATE_CRTL1	rtl8370_reg.h	1484;"	d
RTL8370_REG_INGRESSBW_PORT11_RATE_CRTL0	rtl8370_reg.h	1622;"	d
RTL8370_REG_INGRESSBW_PORT11_RATE_CRTL1	rtl8370_reg.h	1624;"	d
RTL8370_REG_INGRESSBW_PORT12_RATE_CRTL0	rtl8370_reg.h	1760;"	d
RTL8370_REG_INGRESSBW_PORT12_RATE_CRTL1	rtl8370_reg.h	1762;"	d
RTL8370_REG_INGRESSBW_PORT13_RATE_CRTL0	rtl8370_reg.h	1900;"	d
RTL8370_REG_INGRESSBW_PORT13_RATE_CRTL1	rtl8370_reg.h	1902;"	d
RTL8370_REG_INGRESSBW_PORT14_RATE_CRTL0	rtl8370_reg.h	2040;"	d
RTL8370_REG_INGRESSBW_PORT14_RATE_CRTL1	rtl8370_reg.h	2042;"	d
RTL8370_REG_INGRESSBW_PORT15_RATE_CRTL0	rtl8370_reg.h	2180;"	d
RTL8370_REG_INGRESSBW_PORT15_RATE_CRTL1	rtl8370_reg.h	2182;"	d
RTL8370_REG_INGRESSBW_PORT1_RATE_CRTL0	rtl8370_reg.h	222;"	d
RTL8370_REG_INGRESSBW_PORT1_RATE_CRTL1	rtl8370_reg.h	224;"	d
RTL8370_REG_INGRESSBW_PORT2_RATE_CRTL0	rtl8370_reg.h	362;"	d
RTL8370_REG_INGRESSBW_PORT2_RATE_CRTL1	rtl8370_reg.h	364;"	d
RTL8370_REG_INGRESSBW_PORT3_RATE_CRTL0	rtl8370_reg.h	502;"	d
RTL8370_REG_INGRESSBW_PORT3_RATE_CRTL1	rtl8370_reg.h	504;"	d
RTL8370_REG_INGRESSBW_PORT4_RATE_CRTL0	rtl8370_reg.h	642;"	d
RTL8370_REG_INGRESSBW_PORT4_RATE_CRTL1	rtl8370_reg.h	644;"	d
RTL8370_REG_INGRESSBW_PORT5_RATE_CRTL0	rtl8370_reg.h	782;"	d
RTL8370_REG_INGRESSBW_PORT5_RATE_CRTL1	rtl8370_reg.h	784;"	d
RTL8370_REG_INGRESSBW_PORT6_RATE_CRTL0	rtl8370_reg.h	922;"	d
RTL8370_REG_INGRESSBW_PORT6_RATE_CRTL1	rtl8370_reg.h	924;"	d
RTL8370_REG_INGRESSBW_PORT7_RATE_CRTL0	rtl8370_reg.h	1062;"	d
RTL8370_REG_INGRESSBW_PORT7_RATE_CRTL1	rtl8370_reg.h	1064;"	d
RTL8370_REG_INGRESSBW_PORT8_RATE_CRTL0	rtl8370_reg.h	1202;"	d
RTL8370_REG_INGRESSBW_PORT8_RATE_CRTL1	rtl8370_reg.h	1204;"	d
RTL8370_REG_INGRESSBW_PORT9_RATE_CRTL0	rtl8370_reg.h	1342;"	d
RTL8370_REG_INGRESSBW_PORT9_RATE_CRTL1	rtl8370_reg.h	1344;"	d
RTL8370_REG_INTERNAL_PHY_MDC_DRIVER	rtl8370_reg.h	16020;"	d
RTL8370_REG_INTR_CTRL	rtl8370_reg.h	14324;"	d
RTL8370_REG_INTR_IMR	rtl8370_reg.h	14330;"	d
RTL8370_REG_INTR_IMS	rtl8370_reg.h	14350;"	d
RTL8370_REG_IOL_RXDROP_CFG	rtl8370_reg.h	14962;"	d
RTL8370_REG_IPMCAST_PORTISO_LEAKY	rtl8370_reg.h	8178;"	d
RTL8370_REG_IPMCAST_VLAN_LEAKY	rtl8370_reg.h	8176;"	d
RTL8370_REG_L2_LRN_CNT_BASE	rtl8370_base.h	362;"	d
RTL8370_REG_L2_LRN_CNT_CTRL0	rtl8370_reg.h	9702;"	d
RTL8370_REG_L2_LRN_CNT_CTRL1	rtl8370_reg.h	9706;"	d
RTL8370_REG_L2_LRN_CNT_CTRL10	rtl8370_reg.h	9742;"	d
RTL8370_REG_L2_LRN_CNT_CTRL11	rtl8370_reg.h	9746;"	d
RTL8370_REG_L2_LRN_CNT_CTRL12	rtl8370_reg.h	9750;"	d
RTL8370_REG_L2_LRN_CNT_CTRL13	rtl8370_reg.h	9754;"	d
RTL8370_REG_L2_LRN_CNT_CTRL14	rtl8370_reg.h	9758;"	d
RTL8370_REG_L2_LRN_CNT_CTRL15	rtl8370_reg.h	9762;"	d
RTL8370_REG_L2_LRN_CNT_CTRL2	rtl8370_reg.h	9710;"	d
RTL8370_REG_L2_LRN_CNT_CTRL3	rtl8370_reg.h	9714;"	d
RTL8370_REG_L2_LRN_CNT_CTRL4	rtl8370_reg.h	9718;"	d
RTL8370_REG_L2_LRN_CNT_CTRL5	rtl8370_reg.h	9722;"	d
RTL8370_REG_L2_LRN_CNT_CTRL6	rtl8370_reg.h	9726;"	d
RTL8370_REG_L2_LRN_CNT_CTRL7	rtl8370_reg.h	9730;"	d
RTL8370_REG_L2_LRN_CNT_CTRL8	rtl8370_reg.h	9734;"	d
RTL8370_REG_L2_LRN_CNT_CTRL9	rtl8370_reg.h	9738;"	d
RTL8370_REG_L2_LRN_CNT_REG	rtl8370_base.h	363;"	d
RTL8370_REG_LEARN_OVER_INDICATOR	rtl8370_reg.h	14368;"	d
RTL8370_REG_LED_ACTIVE_LOW_CFG0	rtl8370_reg.h	18465;"	d
RTL8370_REG_LED_ACTIVE_LOW_CFG1	rtl8370_reg.h	18483;"	d
RTL8370_REG_LED_CONFIGURATION	rtl8370_reg.h	18291;"	d
RTL8370_REG_LED_MODE	rtl8370_reg.h	18269;"	d
RTL8370_REG_LED_SYS_CONFIG	rtl8370_reg.h	18241;"	d
RTL8370_REG_LINE_RATE_100_H	rtl8370_reg.h	3746;"	d
RTL8370_REG_LINE_RATE_100_L	rtl8370_reg.h	3744;"	d
RTL8370_REG_LINE_RATE_10_H	rtl8370_reg.h	3750;"	d
RTL8370_REG_LINE_RATE_10_L	rtl8370_reg.h	3748;"	d
RTL8370_REG_LINE_RATE_1G_H	rtl8370_reg.h	3742;"	d
RTL8370_REG_LINE_RATE_1G_L	rtl8370_reg.h	3740;"	d
RTL8370_REG_LINKDOWN_TIME_CTRL	rtl8370_reg.h	16026;"	d
RTL8370_REG_LOW_QUEUE_TH	rtl8370_reg.h	2492;"	d
RTL8370_REG_LPI_LED_OPT1	rtl8370_reg.h	18647;"	d
RTL8370_REG_LPI_LED_OPT2	rtl8370_reg.h	18657;"	d
RTL8370_REG_LUT_AGEOUT_CRTL	rtl8370_reg.h	9330;"	d
RTL8370_REG_LUT_CFG	rtl8370_reg.h	9316;"	d
RTL8370_REG_LUT_PORT0_LEARN_LIMITNO	rtl8370_reg.h	9252;"	d
RTL8370_REG_LUT_PORT10_LEARN_LIMITNO	rtl8370_reg.h	9292;"	d
RTL8370_REG_LUT_PORT11_LEARN_LIMITNO	rtl8370_reg.h	9296;"	d
RTL8370_REG_LUT_PORT12_LEARN_LIMITNO	rtl8370_reg.h	9300;"	d
RTL8370_REG_LUT_PORT13_LEARN_LIMITNO	rtl8370_reg.h	9304;"	d
RTL8370_REG_LUT_PORT14_LEARN_LIMITNO	rtl8370_reg.h	9308;"	d
RTL8370_REG_LUT_PORT15_LEARN_LIMITNO	rtl8370_reg.h	9312;"	d
RTL8370_REG_LUT_PORT1_LEARN_LIMITNO	rtl8370_reg.h	9256;"	d
RTL8370_REG_LUT_PORT2_LEARN_LIMITNO	rtl8370_reg.h	9260;"	d
RTL8370_REG_LUT_PORT3_LEARN_LIMITNO	rtl8370_reg.h	9264;"	d
RTL8370_REG_LUT_PORT4_LEARN_LIMITNO	rtl8370_reg.h	9268;"	d
RTL8370_REG_LUT_PORT5_LEARN_LIMITNO	rtl8370_reg.h	9272;"	d
RTL8370_REG_LUT_PORT6_LEARN_LIMITNO	rtl8370_reg.h	9276;"	d
RTL8370_REG_LUT_PORT7_LEARN_LIMITNO	rtl8370_reg.h	9280;"	d
RTL8370_REG_LUT_PORT8_LEARN_LIMITNO	rtl8370_reg.h	9284;"	d
RTL8370_REG_LUT_PORT9_LEARN_LIMITNO	rtl8370_reg.h	9288;"	d
RTL8370_REG_MAC0_FORCE_SELECT	rtl8370_reg.h	15842;"	d
RTL8370_REG_MAC1_FORCE_SELECT	rtl8370_reg.h	15852;"	d
RTL8370_REG_MAC2_FORCE_SELECT	rtl8370_reg.h	15862;"	d
RTL8370_REG_MAC3_FORCE_SELECT	rtl8370_reg.h	15872;"	d
RTL8370_REG_MAC4_FORCE_SELECT	rtl8370_reg.h	15882;"	d
RTL8370_REG_MAC5_FORCE_SELECT	rtl8370_reg.h	15892;"	d
RTL8370_REG_MAC6_FORCE_SELECT	rtl8370_reg.h	15902;"	d
RTL8370_REG_MAC7_FORCE_SELECT	rtl8370_reg.h	15912;"	d
RTL8370_REG_MAGIC_ID	rtl8370_reg.h	16714;"	d
RTL8370_REG_MAX_FIFO_SIZE	rtl8370_reg.h	15502;"	d
RTL8370_REG_MAX_LENGTH_LIMINT_IPG	rtl8370_reg.h	14950;"	d
RTL8370_REG_MDXACK_TIMEOUT	rtl8370_reg.h	16050;"	d
RTL8370_REG_MDX_MDC_DIV	rtl8370_reg.h	15754;"	d
RTL8370_REG_MDX_PHY_REG0	rtl8370_reg.h	16122;"	d
RTL8370_REG_MDX_PHY_REG1	rtl8370_reg.h	16130;"	d
RTL8370_REG_MEM_EMA	rtl8370_reg.h	16036;"	d
RTL8370_REG_METER0_BUCKET_SIZE	rtl8370_reg.h	17102;"	d
RTL8370_REG_METER0_RATE_CTRL0	rtl8370_reg.h	16718;"	d
RTL8370_REG_METER0_RATE_CTRL1	rtl8370_reg.h	16720;"	d
RTL8370_REG_METER10_BUCKET_SIZE	rtl8370_reg.h	17122;"	d
RTL8370_REG_METER10_RATE_CTRL0	rtl8370_reg.h	16778;"	d
RTL8370_REG_METER10_RATE_CTRL1	rtl8370_reg.h	16780;"	d
RTL8370_REG_METER11_BUCKET_SIZE	rtl8370_reg.h	17124;"	d
RTL8370_REG_METER11_RATE_CTRL0	rtl8370_reg.h	16784;"	d
RTL8370_REG_METER11_RATE_CTRL1	rtl8370_reg.h	16786;"	d
RTL8370_REG_METER12_BUCKET_SIZE	rtl8370_reg.h	17126;"	d
RTL8370_REG_METER12_RATE_CTRL0	rtl8370_reg.h	16790;"	d
RTL8370_REG_METER12_RATE_CTRL1	rtl8370_reg.h	16792;"	d
RTL8370_REG_METER13_BUCKET_SIZE	rtl8370_reg.h	17128;"	d
RTL8370_REG_METER13_RATE_CTRL0	rtl8370_reg.h	16796;"	d
RTL8370_REG_METER13_RATE_CTRL1	rtl8370_reg.h	16798;"	d
RTL8370_REG_METER14_BUCKET_SIZE	rtl8370_reg.h	17130;"	d
RTL8370_REG_METER14_RATE_CTRL0	rtl8370_reg.h	16802;"	d
RTL8370_REG_METER14_RATE_CTRL1	rtl8370_reg.h	16804;"	d
RTL8370_REG_METER15_BUCKET_SIZE	rtl8370_reg.h	17132;"	d
RTL8370_REG_METER15_RATE_CTRL0	rtl8370_reg.h	16808;"	d
RTL8370_REG_METER15_RATE_CTRL1	rtl8370_reg.h	16810;"	d
RTL8370_REG_METER16_BUCKET_SIZE	rtl8370_reg.h	17134;"	d
RTL8370_REG_METER16_RATE_CTRL0	rtl8370_reg.h	16814;"	d
RTL8370_REG_METER16_RATE_CTRL1	rtl8370_reg.h	16816;"	d
RTL8370_REG_METER17_BUCKET_SIZE	rtl8370_reg.h	17136;"	d
RTL8370_REG_METER17_RATE_CTRL0	rtl8370_reg.h	16820;"	d
RTL8370_REG_METER17_RATE_CTRL1	rtl8370_reg.h	16822;"	d
RTL8370_REG_METER18_BUCKET_SIZE	rtl8370_reg.h	17138;"	d
RTL8370_REG_METER18_RATE_CTRL0	rtl8370_reg.h	16826;"	d
RTL8370_REG_METER18_RATE_CTRL1	rtl8370_reg.h	16828;"	d
RTL8370_REG_METER19_BUCKET_SIZE	rtl8370_reg.h	17140;"	d
RTL8370_REG_METER19_RATE_CTRL0	rtl8370_reg.h	16832;"	d
RTL8370_REG_METER19_RATE_CTRL1	rtl8370_reg.h	16834;"	d
RTL8370_REG_METER1_BUCKET_SIZE	rtl8370_reg.h	17104;"	d
RTL8370_REG_METER1_RATE_CTRL0	rtl8370_reg.h	16724;"	d
RTL8370_REG_METER1_RATE_CTRL1	rtl8370_reg.h	16726;"	d
RTL8370_REG_METER20_BUCKET_SIZE	rtl8370_reg.h	17142;"	d
RTL8370_REG_METER20_RATE_CTRL0	rtl8370_reg.h	16838;"	d
RTL8370_REG_METER20_RATE_CTRL1	rtl8370_reg.h	16840;"	d
RTL8370_REG_METER21_BUCKET_SIZE	rtl8370_reg.h	17144;"	d
RTL8370_REG_METER21_RATE_CTRL0	rtl8370_reg.h	16844;"	d
RTL8370_REG_METER21_RATE_CTRL1	rtl8370_reg.h	16846;"	d
RTL8370_REG_METER22_BUCKET_SIZE	rtl8370_reg.h	17146;"	d
RTL8370_REG_METER22_RATE_CTRL0	rtl8370_reg.h	16850;"	d
RTL8370_REG_METER22_RATE_CTRL1	rtl8370_reg.h	16852;"	d
RTL8370_REG_METER23_BUCKET_SIZE	rtl8370_reg.h	17148;"	d
RTL8370_REG_METER23_RATE_CTRL0	rtl8370_reg.h	16856;"	d
RTL8370_REG_METER23_RATE_CTRL1	rtl8370_reg.h	16858;"	d
RTL8370_REG_METER24_BUCKET_SIZE	rtl8370_reg.h	17150;"	d
RTL8370_REG_METER24_RATE_CTRL0	rtl8370_reg.h	16862;"	d
RTL8370_REG_METER24_RATE_CTRL1	rtl8370_reg.h	16864;"	d
RTL8370_REG_METER25_BUCKET_SIZE	rtl8370_reg.h	17152;"	d
RTL8370_REG_METER25_RATE_CTRL0	rtl8370_reg.h	16868;"	d
RTL8370_REG_METER25_RATE_CTRL1	rtl8370_reg.h	16870;"	d
RTL8370_REG_METER26_BUCKET_SIZE	rtl8370_reg.h	17154;"	d
RTL8370_REG_METER26_RATE_CTRL0	rtl8370_reg.h	16874;"	d
RTL8370_REG_METER26_RATE_CTRL1	rtl8370_reg.h	16876;"	d
RTL8370_REG_METER27_BUCKET_SIZE	rtl8370_reg.h	17156;"	d
RTL8370_REG_METER27_RATE_CTRL0	rtl8370_reg.h	16880;"	d
RTL8370_REG_METER27_RATE_CTRL1	rtl8370_reg.h	16882;"	d
RTL8370_REG_METER28_BUCKET_SIZE	rtl8370_reg.h	17158;"	d
RTL8370_REG_METER28_RATE_CTRL0	rtl8370_reg.h	16886;"	d
RTL8370_REG_METER28_RATE_CTRL1	rtl8370_reg.h	16888;"	d
RTL8370_REG_METER29_BUCKET_SIZE	rtl8370_reg.h	17160;"	d
RTL8370_REG_METER29_RATE_CTRL0	rtl8370_reg.h	16892;"	d
RTL8370_REG_METER29_RATE_CTRL1	rtl8370_reg.h	16894;"	d
RTL8370_REG_METER2_BUCKET_SIZE	rtl8370_reg.h	17106;"	d
RTL8370_REG_METER2_RATE_CTRL0	rtl8370_reg.h	16730;"	d
RTL8370_REG_METER2_RATE_CTRL1	rtl8370_reg.h	16732;"	d
RTL8370_REG_METER30_BUCKET_SIZE	rtl8370_reg.h	17162;"	d
RTL8370_REG_METER30_RATE_CTRL0	rtl8370_reg.h	16898;"	d
RTL8370_REG_METER30_RATE_CTRL1	rtl8370_reg.h	16900;"	d
RTL8370_REG_METER31_BUCKET_SIZE	rtl8370_reg.h	17164;"	d
RTL8370_REG_METER31_RATE_CTRL0	rtl8370_reg.h	16904;"	d
RTL8370_REG_METER31_RATE_CTRL1	rtl8370_reg.h	16906;"	d
RTL8370_REG_METER32_BUCKET_SIZE	rtl8370_reg.h	17166;"	d
RTL8370_REG_METER32_RATE_CTRL0	rtl8370_reg.h	16910;"	d
RTL8370_REG_METER32_RATE_CTRL1	rtl8370_reg.h	16912;"	d
RTL8370_REG_METER33_BUCKET_SIZE	rtl8370_reg.h	17168;"	d
RTL8370_REG_METER33_RATE_CTRL0	rtl8370_reg.h	16916;"	d
RTL8370_REG_METER33_RATE_CTRL1	rtl8370_reg.h	16918;"	d
RTL8370_REG_METER34_BUCKET_SIZE	rtl8370_reg.h	17170;"	d
RTL8370_REG_METER34_RATE_CTRL0	rtl8370_reg.h	16922;"	d
RTL8370_REG_METER34_RATE_CTRL1	rtl8370_reg.h	16924;"	d
RTL8370_REG_METER35_BUCKET_SIZE	rtl8370_reg.h	17172;"	d
RTL8370_REG_METER35_RATE_CTRL0	rtl8370_reg.h	16928;"	d
RTL8370_REG_METER35_RATE_CTRL1	rtl8370_reg.h	16930;"	d
RTL8370_REG_METER36_BUCKET_SIZE	rtl8370_reg.h	17174;"	d
RTL8370_REG_METER36_RATE_CTRL0	rtl8370_reg.h	16934;"	d
RTL8370_REG_METER36_RATE_CTRL1	rtl8370_reg.h	16936;"	d
RTL8370_REG_METER37_BUCKET_SIZE	rtl8370_reg.h	17176;"	d
RTL8370_REG_METER37_RATE_CTRL0	rtl8370_reg.h	16940;"	d
RTL8370_REG_METER37_RATE_CTRL1	rtl8370_reg.h	16942;"	d
RTL8370_REG_METER38_BUCKET_SIZE	rtl8370_reg.h	17178;"	d
RTL8370_REG_METER38_RATE_CTRL0	rtl8370_reg.h	16946;"	d
RTL8370_REG_METER38_RATE_CTRL1	rtl8370_reg.h	16948;"	d
RTL8370_REG_METER39_BUCKET_SIZE	rtl8370_reg.h	17180;"	d
RTL8370_REG_METER39_RATE_CTRL0	rtl8370_reg.h	16952;"	d
RTL8370_REG_METER39_RATE_CTRL1	rtl8370_reg.h	16954;"	d
RTL8370_REG_METER3_BUCKET_SIZE	rtl8370_reg.h	17108;"	d
RTL8370_REG_METER3_RATE_CTRL0	rtl8370_reg.h	16736;"	d
RTL8370_REG_METER3_RATE_CTRL1	rtl8370_reg.h	16738;"	d
RTL8370_REG_METER40_BUCKET_SIZE	rtl8370_reg.h	17182;"	d
RTL8370_REG_METER40_RATE_CTRL0	rtl8370_reg.h	16958;"	d
RTL8370_REG_METER40_RATE_CTRL1	rtl8370_reg.h	16960;"	d
RTL8370_REG_METER41_BUCKET_SIZE	rtl8370_reg.h	17184;"	d
RTL8370_REG_METER41_RATE_CTRL0	rtl8370_reg.h	16964;"	d
RTL8370_REG_METER41_RATE_CTRL1	rtl8370_reg.h	16966;"	d
RTL8370_REG_METER42_BUCKET_SIZE	rtl8370_reg.h	17186;"	d
RTL8370_REG_METER42_RATE_CTRL0	rtl8370_reg.h	16970;"	d
RTL8370_REG_METER42_RATE_CTRL1	rtl8370_reg.h	16972;"	d
RTL8370_REG_METER43_BUCKET_SIZE	rtl8370_reg.h	17188;"	d
RTL8370_REG_METER43_RATE_CTRL0	rtl8370_reg.h	16976;"	d
RTL8370_REG_METER43_RATE_CTRL1	rtl8370_reg.h	16978;"	d
RTL8370_REG_METER44_BUCKET_SIZE	rtl8370_reg.h	17190;"	d
RTL8370_REG_METER44_RATE_CTRL0	rtl8370_reg.h	16982;"	d
RTL8370_REG_METER44_RATE_CTRL1	rtl8370_reg.h	16984;"	d
RTL8370_REG_METER45_BUCKET_SIZE	rtl8370_reg.h	17192;"	d
RTL8370_REG_METER45_RATE_CTRL0	rtl8370_reg.h	16988;"	d
RTL8370_REG_METER45_RATE_CTRL1	rtl8370_reg.h	16990;"	d
RTL8370_REG_METER46_BUCKET_SIZE	rtl8370_reg.h	17194;"	d
RTL8370_REG_METER46_RATE_CTRL0	rtl8370_reg.h	16994;"	d
RTL8370_REG_METER46_RATE_CTRL1	rtl8370_reg.h	16996;"	d
RTL8370_REG_METER47_BUCKET_SIZE	rtl8370_reg.h	17196;"	d
RTL8370_REG_METER47_RATE_CTRL0	rtl8370_reg.h	17000;"	d
RTL8370_REG_METER47_RATE_CTRL1	rtl8370_reg.h	17002;"	d
RTL8370_REG_METER48_BUCKET_SIZE	rtl8370_reg.h	17198;"	d
RTL8370_REG_METER48_RATE_CTRL0	rtl8370_reg.h	17006;"	d
RTL8370_REG_METER48_RATE_CTRL1	rtl8370_reg.h	17008;"	d
RTL8370_REG_METER49_BUCKET_SIZE	rtl8370_reg.h	17200;"	d
RTL8370_REG_METER49_RATE_CTRL0	rtl8370_reg.h	17012;"	d
RTL8370_REG_METER49_RATE_CTRL1	rtl8370_reg.h	17014;"	d
RTL8370_REG_METER4_BUCKET_SIZE	rtl8370_reg.h	17110;"	d
RTL8370_REG_METER4_RATE_CTRL0	rtl8370_reg.h	16742;"	d
RTL8370_REG_METER4_RATE_CTRL1	rtl8370_reg.h	16744;"	d
RTL8370_REG_METER50_BUCKET_SIZE	rtl8370_reg.h	17202;"	d
RTL8370_REG_METER50_RATE_CTRL0	rtl8370_reg.h	17018;"	d
RTL8370_REG_METER50_RATE_CTRL1	rtl8370_reg.h	17020;"	d
RTL8370_REG_METER51_BUCKET_SIZE	rtl8370_reg.h	17204;"	d
RTL8370_REG_METER51_RATE_CTRL0	rtl8370_reg.h	17024;"	d
RTL8370_REG_METER51_RATE_CTRL1	rtl8370_reg.h	17026;"	d
RTL8370_REG_METER52_BUCKET_SIZE	rtl8370_reg.h	17206;"	d
RTL8370_REG_METER52_RATE_CTRL0	rtl8370_reg.h	17030;"	d
RTL8370_REG_METER52_RATE_CTRL1	rtl8370_reg.h	17032;"	d
RTL8370_REG_METER53_BUCKET_SIZE	rtl8370_reg.h	17208;"	d
RTL8370_REG_METER53_RATE_CTRL0	rtl8370_reg.h	17036;"	d
RTL8370_REG_METER53_RATE_CTRL1	rtl8370_reg.h	17038;"	d
RTL8370_REG_METER54_BUCKET_SIZE	rtl8370_reg.h	17210;"	d
RTL8370_REG_METER54_RATE_CTRL0	rtl8370_reg.h	17042;"	d
RTL8370_REG_METER54_RATE_CTRL1	rtl8370_reg.h	17044;"	d
RTL8370_REG_METER55_BUCKET_SIZE	rtl8370_reg.h	17212;"	d
RTL8370_REG_METER55_RATE_CTRL0	rtl8370_reg.h	17048;"	d
RTL8370_REG_METER55_RATE_CTRL1	rtl8370_reg.h	17050;"	d
RTL8370_REG_METER56_BUCKET_SIZE	rtl8370_reg.h	17214;"	d
RTL8370_REG_METER56_RATE_CTRL0	rtl8370_reg.h	17054;"	d
RTL8370_REG_METER56_RATE_CTRL1	rtl8370_reg.h	17056;"	d
RTL8370_REG_METER57_BUCKET_SIZE	rtl8370_reg.h	17216;"	d
RTL8370_REG_METER57_RATE_CTRL0	rtl8370_reg.h	17060;"	d
RTL8370_REG_METER57_RATE_CTRL1	rtl8370_reg.h	17062;"	d
RTL8370_REG_METER58_BUCKET_SIZE	rtl8370_reg.h	17218;"	d
RTL8370_REG_METER58_RATE_CTRL0	rtl8370_reg.h	17066;"	d
RTL8370_REG_METER58_RATE_CTRL1	rtl8370_reg.h	17068;"	d
RTL8370_REG_METER59_BUCKET_SIZE	rtl8370_reg.h	17220;"	d
RTL8370_REG_METER59_RATE_CTRL0	rtl8370_reg.h	17072;"	d
RTL8370_REG_METER59_RATE_CTRL1	rtl8370_reg.h	17074;"	d
RTL8370_REG_METER5_BUCKET_SIZE	rtl8370_reg.h	17112;"	d
RTL8370_REG_METER5_RATE_CTRL0	rtl8370_reg.h	16748;"	d
RTL8370_REG_METER5_RATE_CTRL1	rtl8370_reg.h	16750;"	d
RTL8370_REG_METER60_BUCKET_SIZE	rtl8370_reg.h	17222;"	d
RTL8370_REG_METER60_RATE_CTRL0	rtl8370_reg.h	17078;"	d
RTL8370_REG_METER60_RATE_CTRL1	rtl8370_reg.h	17080;"	d
RTL8370_REG_METER61_BUCKET_SIZE	rtl8370_reg.h	17224;"	d
RTL8370_REG_METER61_RATE_CTRL0	rtl8370_reg.h	17084;"	d
RTL8370_REG_METER61_RATE_CTRL1	rtl8370_reg.h	17086;"	d
RTL8370_REG_METER62_BUCKET_SIZE	rtl8370_reg.h	17226;"	d
RTL8370_REG_METER62_RATE_CTRL0	rtl8370_reg.h	17090;"	d
RTL8370_REG_METER62_RATE_CTRL1	rtl8370_reg.h	17092;"	d
RTL8370_REG_METER63_BUCKET_SIZE	rtl8370_reg.h	17228;"	d
RTL8370_REG_METER63_RATE_CTRL0	rtl8370_reg.h	17096;"	d
RTL8370_REG_METER63_RATE_CTRL1	rtl8370_reg.h	17098;"	d
RTL8370_REG_METER6_BUCKET_SIZE	rtl8370_reg.h	17114;"	d
RTL8370_REG_METER6_RATE_CTRL0	rtl8370_reg.h	16754;"	d
RTL8370_REG_METER6_RATE_CTRL1	rtl8370_reg.h	16756;"	d
RTL8370_REG_METER7_BUCKET_SIZE	rtl8370_reg.h	17116;"	d
RTL8370_REG_METER7_RATE_CTRL0	rtl8370_reg.h	16760;"	d
RTL8370_REG_METER7_RATE_CTRL1	rtl8370_reg.h	16762;"	d
RTL8370_REG_METER8_BUCKET_SIZE	rtl8370_reg.h	17118;"	d
RTL8370_REG_METER8_RATE_CTRL0	rtl8370_reg.h	16766;"	d
RTL8370_REG_METER8_RATE_CTRL1	rtl8370_reg.h	16768;"	d
RTL8370_REG_METER9_BUCKET_SIZE	rtl8370_reg.h	17120;"	d
RTL8370_REG_METER9_RATE_CTRL0	rtl8370_reg.h	16772;"	d
RTL8370_REG_METER9_RATE_CTRL1	rtl8370_reg.h	16774;"	d
RTL8370_REG_METER_CTRL0	rtl8370_reg.h	17230;"	d
RTL8370_REG_METER_CTRL1	rtl8370_reg.h	17236;"	d
RTL8370_REG_METER_EXCEED_INDICATOR0	rtl8370_reg.h	14378;"	d
RTL8370_REG_METER_EXCEED_INDICATOR1	rtl8370_reg.h	14412;"	d
RTL8370_REG_METER_EXCEED_INDICATOR10	rtl8370_reg.h	14718;"	d
RTL8370_REG_METER_EXCEED_INDICATOR11	rtl8370_reg.h	14752;"	d
RTL8370_REG_METER_EXCEED_INDICATOR12	rtl8370_reg.h	14786;"	d
RTL8370_REG_METER_EXCEED_INDICATOR13	rtl8370_reg.h	14820;"	d
RTL8370_REG_METER_EXCEED_INDICATOR14	rtl8370_reg.h	14854;"	d
RTL8370_REG_METER_EXCEED_INDICATOR15	rtl8370_reg.h	14888;"	d
RTL8370_REG_METER_EXCEED_INDICATOR2	rtl8370_reg.h	14446;"	d
RTL8370_REG_METER_EXCEED_INDICATOR3	rtl8370_reg.h	14480;"	d
RTL8370_REG_METER_EXCEED_INDICATOR4	rtl8370_reg.h	14514;"	d
RTL8370_REG_METER_EXCEED_INDICATOR5	rtl8370_reg.h	14548;"	d
RTL8370_REG_METER_EXCEED_INDICATOR6	rtl8370_reg.h	14582;"	d
RTL8370_REG_METER_EXCEED_INDICATOR7	rtl8370_reg.h	14616;"	d
RTL8370_REG_METER_EXCEED_INDICATOR8	rtl8370_reg.h	14650;"	d
RTL8370_REG_METER_EXCEED_INDICATOR9	rtl8370_reg.h	14684;"	d
RTL8370_REG_METER_EXCEED_INDICATOR_BASE	rtl8370_base.h	406;"	d
RTL8370_REG_METER_EXCEED_INDICATOR_MASK	rtl8370_base.h	409;"	d
RTL8370_REG_METER_EXCEED_INDICATOR_OFFSET	rtl8370_base.h	408;"	d
RTL8370_REG_METER_EXCEED_INDICATOR_REG	rtl8370_base.h	407;"	d
RTL8370_REG_METER_IFG_CTRL0	rtl8370_reg.h	17376;"	d
RTL8370_REG_METER_IFG_CTRL1	rtl8370_reg.h	17410;"	d
RTL8370_REG_METER_IFG_CTRL2	rtl8370_reg.h	17444;"	d
RTL8370_REG_METER_IFG_CTRL3	rtl8370_reg.h	17478;"	d
RTL8370_REG_METER_OVERRATE_INDICATOR0	rtl8370_reg.h	17240;"	d
RTL8370_REG_METER_OVERRATE_INDICATOR1	rtl8370_reg.h	17274;"	d
RTL8370_REG_METER_OVERRATE_INDICATOR2	rtl8370_reg.h	17308;"	d
RTL8370_REG_METER_OVERRATE_INDICATOR3	rtl8370_reg.h	17342;"	d
RTL8370_REG_MIB_ADDRESS	rtl8370_reg.h	14274;"	d
RTL8370_REG_MIB_COUNTER0	rtl8370_reg.h	14266;"	d
RTL8370_REG_MIB_COUNTER1	rtl8370_reg.h	14268;"	d
RTL8370_REG_MIB_COUNTER2	rtl8370_reg.h	14270;"	d
RTL8370_REG_MIB_COUNTER3	rtl8370_reg.h	14272;"	d
RTL8370_REG_MIB_CTRL0	rtl8370_reg.h	14278;"	d
RTL8370_REG_MIB_CTRL1	rtl8370_reg.h	14304;"	d
RTL8370_REG_MIRROR_CTRL	rtl8370_reg.h	15092;"	d
RTL8370_REG_MIRROR_PRIORITY	rtl8370_reg.h	8528;"	d
RTL8370_REG_MISCELLANEOUS_CONFIGURE0	rtl8370_reg.h	15760;"	d
RTL8370_REG_MISCELLANEOUS_CONFIGURE1	rtl8370_reg.h	15790;"	d
RTL8370_REG_NIC_CRXCPRH	rtl8370_reg.h	18195;"	d
RTL8370_REG_NIC_CRXCPRL	rtl8370_reg.h	18191;"	d
RTL8370_REG_NIC_CTXCPRL	rtl8370_reg.h	18199;"	d
RTL8370_REG_NIC_CTXPCRH	rtl8370_reg.h	18203;"	d
RTL8370_REG_NIC_GCR	rtl8370_reg.h	18087;"	d
RTL8370_REG_NIC_IMR	rtl8370_reg.h	18035;"	d
RTL8370_REG_NIC_IMS	rtl8370_reg.h	18019;"	d
RTL8370_REG_NIC_MHR0	rtl8370_reg.h	18093;"	d
RTL8370_REG_NIC_MHR1	rtl8370_reg.h	18097;"	d
RTL8370_REG_NIC_MHR2	rtl8370_reg.h	18101;"	d
RTL8370_REG_NIC_MHR3	rtl8370_reg.h	18105;"	d
RTL8370_REG_NIC_MHR4	rtl8370_reg.h	18109;"	d
RTL8370_REG_NIC_MHR5	rtl8370_reg.h	18113;"	d
RTL8370_REG_NIC_MHR6	rtl8370_reg.h	18117;"	d
RTL8370_REG_NIC_MHR7	rtl8370_reg.h	18121;"	d
RTL8370_REG_NIC_PAHR0	rtl8370_reg.h	18125;"	d
RTL8370_REG_NIC_PAHR1	rtl8370_reg.h	18129;"	d
RTL8370_REG_NIC_PAHR2	rtl8370_reg.h	18133;"	d
RTL8370_REG_NIC_PAHR3	rtl8370_reg.h	18137;"	d
RTL8370_REG_NIC_PAHR4	rtl8370_reg.h	18141;"	d
RTL8370_REG_NIC_PAHR5	rtl8370_reg.h	18145;"	d
RTL8370_REG_NIC_PAHR6	rtl8370_reg.h	18149;"	d
RTL8370_REG_NIC_PAHR7	rtl8370_reg.h	18153;"	d
RTL8370_REG_NIC_RXCMDR	rtl8370_reg.h	18011;"	d
RTL8370_REG_NIC_RXCR0	rtl8370_reg.h	18051;"	d
RTL8370_REG_NIC_RXCR1	rtl8370_reg.h	18067;"	d
RTL8370_REG_NIC_RXMBTRH	rtl8370_reg.h	18179;"	d
RTL8370_REG_NIC_RXMBTRL	rtl8370_reg.h	18175;"	d
RTL8370_REG_NIC_RXMPTR	rtl8370_reg.h	18183;"	d
RTL8370_REG_NIC_RXRDRH	rtl8370_reg.h	17999;"	d
RTL8370_REG_NIC_RXRDRL	rtl8370_reg.h	17995;"	d
RTL8370_REG_NIC_RXSTOPRH	rtl8370_reg.h	18169;"	d
RTL8370_REG_NIC_RXSTOPRL	rtl8370_reg.h	18165;"	d
RTL8370_REG_NIC_SRXCURPKTRH	rtl8370_reg.h	18211;"	d
RTL8370_REG_NIC_SRXCURPKTRL	rtl8370_reg.h	18207;"	d
RTL8370_REG_NIC_STXCURPKTRH	rtl8370_reg.h	18219;"	d
RTL8370_REG_NIC_STXCURPKTRL	rtl8370_reg.h	18215;"	d
RTL8370_REG_NIC_STXCURUNITRH	rtl8370_reg.h	18235;"	d
RTL8370_REG_NIC_STXCURUNITRL	rtl8370_reg.h	18231;"	d
RTL8370_REG_NIC_STXPKTLENRH	rtl8370_reg.h	18227;"	d
RTL8370_REG_NIC_STXPKTLENRL	rtl8370_reg.h	18223;"	d
RTL8370_REG_NIC_T0TR	rtl8370_reg.h	18187;"	d
RTL8370_REG_NIC_TXASRH	rtl8370_reg.h	18007;"	d
RTL8370_REG_NIC_TXASRL	rtl8370_reg.h	18003;"	d
RTL8370_REG_NIC_TXCMDR	rtl8370_reg.h	18015;"	d
RTL8370_REG_NIC_TXCR	rtl8370_reg.h	18079;"	d
RTL8370_REG_NIC_TXSTOPRH	rtl8370_reg.h	18161;"	d
RTL8370_REG_NIC_TXSTOPRL	rtl8370_reg.h	18157;"	d
RTL8370_REG_OAM_CTRL	rtl8370_reg.h	9646;"	d
RTL8370_REG_OAM_MULTIPLEXER_CTRL0	rtl8370_reg.h	9610;"	d
RTL8370_REG_OAM_MULTIPLEXER_CTRL1	rtl8370_reg.h	9628;"	d
RTL8370_REG_OAM_PARSER_CTRL0	rtl8370_reg.h	9574;"	d
RTL8370_REG_OAM_PARSER_CTRL1	rtl8370_reg.h	9592;"	d
RTL8370_REG_P0EEEPRXMTR	rtl8370_reg.h	142;"	d
RTL8370_REG_P0EEEPTXMTR	rtl8370_reg.h	140;"	d
RTL8370_REG_P0EEERXMTR	rtl8370_reg.h	138;"	d
RTL8370_REG_P0EEETXMTR	rtl8370_reg.h	136;"	d
RTL8370_REG_P0_DUMMY2	rtl8370_reg.h	144;"	d
RTL8370_REG_P0_DUMMY3	rtl8370_reg.h	146;"	d
RTL8370_REG_P0_DUMMY4	rtl8370_reg.h	148;"	d
RTL8370_REG_P0_DUMMY5	rtl8370_reg.h	34;"	d
RTL8370_REG_P0_DUMMY6	rtl8370_reg.h	62;"	d
RTL8370_REG_P10EEEPRXMTR	rtl8370_reg.h	1542;"	d
RTL8370_REG_P10EEEPTXMTR	rtl8370_reg.h	1540;"	d
RTL8370_REG_P10EEERXMTR	rtl8370_reg.h	1538;"	d
RTL8370_REG_P10EEETXMTR	rtl8370_reg.h	1536;"	d
RTL8370_REG_P10_DUMMY2	rtl8370_reg.h	1544;"	d
RTL8370_REG_P10_DUMMY3	rtl8370_reg.h	1546;"	d
RTL8370_REG_P10_DUMMY4	rtl8370_reg.h	1548;"	d
RTL8370_REG_P10_DUMMY5	rtl8370_reg.h	1434;"	d
RTL8370_REG_P10_DUMMY6	rtl8370_reg.h	1462;"	d
RTL8370_REG_P11EEEPRXMTR	rtl8370_reg.h	1680;"	d
RTL8370_REG_P11EEEPTXMTR	rtl8370_reg.h	1678;"	d
RTL8370_REG_P11EEERXMTR	rtl8370_reg.h	1676;"	d
RTL8370_REG_P11EEETXMTR	rtl8370_reg.h	1674;"	d
RTL8370_REG_P11_DUMMY2	rtl8370_reg.h	1682;"	d
RTL8370_REG_P11_DUMMY3	rtl8370_reg.h	1684;"	d
RTL8370_REG_P11_DUMMY4	rtl8370_reg.h	1686;"	d
RTL8370_REG_P11_DUMMY5	rtl8370_reg.h	1574;"	d
RTL8370_REG_P11_DUMMY6	rtl8370_reg.h	1602;"	d
RTL8370_REG_P12EEEPRXMTR	rtl8370_reg.h	1820;"	d
RTL8370_REG_P12EEEPTXMTR	rtl8370_reg.h	1818;"	d
RTL8370_REG_P12EEERXMTR	rtl8370_reg.h	1816;"	d
RTL8370_REG_P12EEETXMTR	rtl8370_reg.h	1814;"	d
RTL8370_REG_P12_DUMMY2	rtl8370_reg.h	1822;"	d
RTL8370_REG_P12_DUMMY3	rtl8370_reg.h	1824;"	d
RTL8370_REG_P12_DUMMY4	rtl8370_reg.h	1826;"	d
RTL8370_REG_P12_DUMMY5	rtl8370_reg.h	1712;"	d
RTL8370_REG_P12_DUMMY6	rtl8370_reg.h	1740;"	d
RTL8370_REG_P13EEEPRXMTR	rtl8370_reg.h	1960;"	d
RTL8370_REG_P13EEEPTXMTR	rtl8370_reg.h	1958;"	d
RTL8370_REG_P13EEERXMTR	rtl8370_reg.h	1956;"	d
RTL8370_REG_P13EEETXMTR	rtl8370_reg.h	1954;"	d
RTL8370_REG_P13_DUMMY2	rtl8370_reg.h	1962;"	d
RTL8370_REG_P13_DUMMY3	rtl8370_reg.h	1964;"	d
RTL8370_REG_P13_DUMMY4	rtl8370_reg.h	1966;"	d
RTL8370_REG_P13_DUMMY5	rtl8370_reg.h	1852;"	d
RTL8370_REG_P13_DUMMY6	rtl8370_reg.h	1880;"	d
RTL8370_REG_P14EEEPRXMTR	rtl8370_reg.h	2100;"	d
RTL8370_REG_P14EEEPTXMTR	rtl8370_reg.h	2098;"	d
RTL8370_REG_P14EEERXMTR	rtl8370_reg.h	2096;"	d
RTL8370_REG_P14EEETXMTR	rtl8370_reg.h	2094;"	d
RTL8370_REG_P14_DUMMY2	rtl8370_reg.h	2102;"	d
RTL8370_REG_P14_DUMMY3	rtl8370_reg.h	2104;"	d
RTL8370_REG_P14_DUMMY4	rtl8370_reg.h	2106;"	d
RTL8370_REG_P14_DUMMY5	rtl8370_reg.h	1992;"	d
RTL8370_REG_P14_DUMMY6	rtl8370_reg.h	2020;"	d
RTL8370_REG_P15EEEPRXMTR	rtl8370_reg.h	2240;"	d
RTL8370_REG_P15EEEPTXMTR	rtl8370_reg.h	2238;"	d
RTL8370_REG_P15EEERXMTR	rtl8370_reg.h	2236;"	d
RTL8370_REG_P15EEETXMTR	rtl8370_reg.h	2234;"	d
RTL8370_REG_P15_DUMMY2	rtl8370_reg.h	2242;"	d
RTL8370_REG_P15_DUMMY3	rtl8370_reg.h	2244;"	d
RTL8370_REG_P15_DUMMY4	rtl8370_reg.h	2246;"	d
RTL8370_REG_P15_DUMMY5	rtl8370_reg.h	2132;"	d
RTL8370_REG_P15_DUMMY6	rtl8370_reg.h	2160;"	d
RTL8370_REG_P1EEEPRXMTR	rtl8370_reg.h	282;"	d
RTL8370_REG_P1EEEPTXMTR	rtl8370_reg.h	280;"	d
RTL8370_REG_P1EEERXMTR	rtl8370_reg.h	278;"	d
RTL8370_REG_P1EEETXMTR	rtl8370_reg.h	276;"	d
RTL8370_REG_P1_DUMMY2	rtl8370_reg.h	284;"	d
RTL8370_REG_P1_DUMMY3	rtl8370_reg.h	286;"	d
RTL8370_REG_P1_DUMMY4	rtl8370_reg.h	288;"	d
RTL8370_REG_P1_DUMMY5	rtl8370_reg.h	174;"	d
RTL8370_REG_P1_DUMMY6	rtl8370_reg.h	202;"	d
RTL8370_REG_P2EEEPRXMTR	rtl8370_reg.h	422;"	d
RTL8370_REG_P2EEEPTXMTR	rtl8370_reg.h	420;"	d
RTL8370_REG_P2EEERXMTR	rtl8370_reg.h	418;"	d
RTL8370_REG_P2EEETXMTR	rtl8370_reg.h	416;"	d
RTL8370_REG_P2_DUMMY2	rtl8370_reg.h	424;"	d
RTL8370_REG_P2_DUMMY3	rtl8370_reg.h	426;"	d
RTL8370_REG_P2_DUMMY4	rtl8370_reg.h	428;"	d
RTL8370_REG_P2_DUMMY5	rtl8370_reg.h	314;"	d
RTL8370_REG_P2_DUMMY6	rtl8370_reg.h	342;"	d
RTL8370_REG_P3EEEPRXMTR	rtl8370_reg.h	562;"	d
RTL8370_REG_P3EEEPTXMTR	rtl8370_reg.h	560;"	d
RTL8370_REG_P3EEERXMTR	rtl8370_reg.h	558;"	d
RTL8370_REG_P3EEETXMTR	rtl8370_reg.h	556;"	d
RTL8370_REG_P3_DUMMY2	rtl8370_reg.h	564;"	d
RTL8370_REG_P3_DUMMY3	rtl8370_reg.h	566;"	d
RTL8370_REG_P3_DUMMY4	rtl8370_reg.h	568;"	d
RTL8370_REG_P3_DUMMY5	rtl8370_reg.h	454;"	d
RTL8370_REG_P3_DUMMY6	rtl8370_reg.h	482;"	d
RTL8370_REG_P4EEEPRXMTR	rtl8370_reg.h	702;"	d
RTL8370_REG_P4EEEPTXMTR	rtl8370_reg.h	700;"	d
RTL8370_REG_P4EEERXMTR	rtl8370_reg.h	698;"	d
RTL8370_REG_P4EEETXMTR	rtl8370_reg.h	696;"	d
RTL8370_REG_P4_DUMMY2	rtl8370_reg.h	704;"	d
RTL8370_REG_P4_DUMMY3	rtl8370_reg.h	706;"	d
RTL8370_REG_P4_DUMMY4	rtl8370_reg.h	708;"	d
RTL8370_REG_P4_DUMMY5	rtl8370_reg.h	594;"	d
RTL8370_REG_P4_DUMMY6	rtl8370_reg.h	622;"	d
RTL8370_REG_P5EEEPRXMTR	rtl8370_reg.h	842;"	d
RTL8370_REG_P5EEEPTXMTR	rtl8370_reg.h	840;"	d
RTL8370_REG_P5EEERXMTR	rtl8370_reg.h	838;"	d
RTL8370_REG_P5EEETXMTR	rtl8370_reg.h	836;"	d
RTL8370_REG_P5_DUMMY2	rtl8370_reg.h	844;"	d
RTL8370_REG_P5_DUMMY3	rtl8370_reg.h	846;"	d
RTL8370_REG_P5_DUMMY4	rtl8370_reg.h	848;"	d
RTL8370_REG_P5_DUMMY5	rtl8370_reg.h	734;"	d
RTL8370_REG_P5_DUMMY6	rtl8370_reg.h	762;"	d
RTL8370_REG_P6EEEPRXMTR	rtl8370_reg.h	982;"	d
RTL8370_REG_P6EEEPTXMTR	rtl8370_reg.h	980;"	d
RTL8370_REG_P6EEERXMTR	rtl8370_reg.h	978;"	d
RTL8370_REG_P6EEETXMTR	rtl8370_reg.h	976;"	d
RTL8370_REG_P6_DUMMY2	rtl8370_reg.h	984;"	d
RTL8370_REG_P6_DUMMY3	rtl8370_reg.h	986;"	d
RTL8370_REG_P6_DUMMY4	rtl8370_reg.h	988;"	d
RTL8370_REG_P6_DUMMY5	rtl8370_reg.h	874;"	d
RTL8370_REG_P6_DUMMY6	rtl8370_reg.h	902;"	d
RTL8370_REG_P7EEEPRXMTR	rtl8370_reg.h	1122;"	d
RTL8370_REG_P7EEEPTXMTR	rtl8370_reg.h	1120;"	d
RTL8370_REG_P7EEERXMTR	rtl8370_reg.h	1118;"	d
RTL8370_REG_P7EEETXMTR	rtl8370_reg.h	1116;"	d
RTL8370_REG_P7_DUMMY2	rtl8370_reg.h	1124;"	d
RTL8370_REG_P7_DUMMY3	rtl8370_reg.h	1126;"	d
RTL8370_REG_P7_DUMMY4	rtl8370_reg.h	1128;"	d
RTL8370_REG_P7_DUMMY5	rtl8370_reg.h	1014;"	d
RTL8370_REG_P7_DUMMY6	rtl8370_reg.h	1042;"	d
RTL8370_REG_P8EEEPRXMTR	rtl8370_reg.h	1262;"	d
RTL8370_REG_P8EEEPTXMTR	rtl8370_reg.h	1260;"	d
RTL8370_REG_P8EEERXMTR	rtl8370_reg.h	1258;"	d
RTL8370_REG_P8EEETXMTR	rtl8370_reg.h	1256;"	d
RTL8370_REG_P8_DUMMY2	rtl8370_reg.h	1264;"	d
RTL8370_REG_P8_DUMMY3	rtl8370_reg.h	1266;"	d
RTL8370_REG_P8_DUMMY4	rtl8370_reg.h	1268;"	d
RTL8370_REG_P8_DUMMY5	rtl8370_reg.h	1154;"	d
RTL8370_REG_P8_DUMMY6	rtl8370_reg.h	1182;"	d
RTL8370_REG_P9EEEPRXMTR	rtl8370_reg.h	1402;"	d
RTL8370_REG_P9EEEPTXMTR	rtl8370_reg.h	1400;"	d
RTL8370_REG_P9EEERXMTR	rtl8370_reg.h	1398;"	d
RTL8370_REG_P9EEETXMTR	rtl8370_reg.h	1396;"	d
RTL8370_REG_P9_DUMMY2	rtl8370_reg.h	1404;"	d
RTL8370_REG_P9_DUMMY3	rtl8370_reg.h	1406;"	d
RTL8370_REG_P9_DUMMY4	rtl8370_reg.h	1408;"	d
RTL8370_REG_P9_DUMMY5	rtl8370_reg.h	1294;"	d
RTL8370_REG_P9_DUMMY6	rtl8370_reg.h	1322;"	d
RTL8370_REG_PAGEMETER_PORT0_CTRL0	rtl8370_reg.h	102;"	d
RTL8370_REG_PAGEMETER_PORT0_CTRL1	rtl8370_reg.h	104;"	d
RTL8370_REG_PAGEMETER_PORT10_CTRL0	rtl8370_reg.h	1502;"	d
RTL8370_REG_PAGEMETER_PORT10_CTRL1	rtl8370_reg.h	1504;"	d
RTL8370_REG_PAGEMETER_PORT11_CTRL0	rtl8370_reg.h	1642;"	d
RTL8370_REG_PAGEMETER_PORT11_CTRL1	rtl8370_reg.h	1644;"	d
RTL8370_REG_PAGEMETER_PORT12_CTRL0	rtl8370_reg.h	1780;"	d
RTL8370_REG_PAGEMETER_PORT12_CTRL1	rtl8370_reg.h	1782;"	d
RTL8370_REG_PAGEMETER_PORT13_CTRL0	rtl8370_reg.h	1920;"	d
RTL8370_REG_PAGEMETER_PORT13_CTRL1	rtl8370_reg.h	1922;"	d
RTL8370_REG_PAGEMETER_PORT14_CTRL0	rtl8370_reg.h	2060;"	d
RTL8370_REG_PAGEMETER_PORT14_CTRL1	rtl8370_reg.h	2062;"	d
RTL8370_REG_PAGEMETER_PORT15_CTRL0	rtl8370_reg.h	2200;"	d
RTL8370_REG_PAGEMETER_PORT15_CTRL1	rtl8370_reg.h	2202;"	d
RTL8370_REG_PAGEMETER_PORT1_CTRL0	rtl8370_reg.h	242;"	d
RTL8370_REG_PAGEMETER_PORT1_CTRL1	rtl8370_reg.h	244;"	d
RTL8370_REG_PAGEMETER_PORT2_CTRL0	rtl8370_reg.h	382;"	d
RTL8370_REG_PAGEMETER_PORT2_CTRL1	rtl8370_reg.h	384;"	d
RTL8370_REG_PAGEMETER_PORT3_CTRL0	rtl8370_reg.h	522;"	d
RTL8370_REG_PAGEMETER_PORT3_CTRL1	rtl8370_reg.h	524;"	d
RTL8370_REG_PAGEMETER_PORT4_CTRL0	rtl8370_reg.h	662;"	d
RTL8370_REG_PAGEMETER_PORT4_CTRL1	rtl8370_reg.h	664;"	d
RTL8370_REG_PAGEMETER_PORT5_CTRL0	rtl8370_reg.h	802;"	d
RTL8370_REG_PAGEMETER_PORT5_CTRL1	rtl8370_reg.h	804;"	d
RTL8370_REG_PAGEMETER_PORT6_CTRL0	rtl8370_reg.h	942;"	d
RTL8370_REG_PAGEMETER_PORT6_CTRL1	rtl8370_reg.h	944;"	d
RTL8370_REG_PAGEMETER_PORT7_CTRL0	rtl8370_reg.h	1082;"	d
RTL8370_REG_PAGEMETER_PORT7_CTRL1	rtl8370_reg.h	1084;"	d
RTL8370_REG_PAGEMETER_PORT8_CTRL0	rtl8370_reg.h	1222;"	d
RTL8370_REG_PAGEMETER_PORT8_CTRL1	rtl8370_reg.h	1224;"	d
RTL8370_REG_PAGEMETER_PORT9_CTRL0	rtl8370_reg.h	1362;"	d
RTL8370_REG_PAGEMETER_PORT9_CTRL1	rtl8370_reg.h	1364;"	d
RTL8370_REG_PARA_LED_IO_EN1	rtl8370_reg.h	18609;"	d
RTL8370_REG_PARA_LED_IO_EN2	rtl8370_reg.h	18615;"	d
RTL8370_REG_PHYACK_TIMEOUT	rtl8370_reg.h	16046;"	d
RTL8370_REG_PHY_AD	rtl8370_reg.h	15816;"	d
RTL8370_REG_PKTGEN_PORT0_COUNTER0	rtl8370_reg.h	48;"	d
RTL8370_REG_PKTGEN_PORT0_COUNTER1	rtl8370_reg.h	50;"	d
RTL8370_REG_PKTGEN_PORT0_CTRL	rtl8370_reg.h	10;"	d
RTL8370_REG_PKTGEN_PORT0_DA0	rtl8370_reg.h	36;"	d
RTL8370_REG_PKTGEN_PORT0_DA1	rtl8370_reg.h	38;"	d
RTL8370_REG_PKTGEN_PORT0_DA2	rtl8370_reg.h	40;"	d
RTL8370_REG_PKTGEN_PORT0_MAX_LENGTH	rtl8370_reg.h	58;"	d
RTL8370_REG_PKTGEN_PORT0_SA0	rtl8370_reg.h	42;"	d
RTL8370_REG_PKTGEN_PORT0_SA1	rtl8370_reg.h	44;"	d
RTL8370_REG_PKTGEN_PORT0_SA2	rtl8370_reg.h	46;"	d
RTL8370_REG_PKTGEN_PORT0_TX_LENGTH	rtl8370_reg.h	54;"	d
RTL8370_REG_PKTGEN_PORT10_COUNTER0	rtl8370_reg.h	1448;"	d
RTL8370_REG_PKTGEN_PORT10_COUNTER1	rtl8370_reg.h	1450;"	d
RTL8370_REG_PKTGEN_PORT10_CTRL	rtl8370_reg.h	1410;"	d
RTL8370_REG_PKTGEN_PORT10_DA0	rtl8370_reg.h	1436;"	d
RTL8370_REG_PKTGEN_PORT10_DA1	rtl8370_reg.h	1438;"	d
RTL8370_REG_PKTGEN_PORT10_DA2	rtl8370_reg.h	1440;"	d
RTL8370_REG_PKTGEN_PORT10_MAX_LENGTH	rtl8370_reg.h	1458;"	d
RTL8370_REG_PKTGEN_PORT10_SA0	rtl8370_reg.h	1442;"	d
RTL8370_REG_PKTGEN_PORT10_SA1	rtl8370_reg.h	1444;"	d
RTL8370_REG_PKTGEN_PORT10_SA2	rtl8370_reg.h	1446;"	d
RTL8370_REG_PKTGEN_PORT10_TX_LENGTH	rtl8370_reg.h	1454;"	d
RTL8370_REG_PKTGEN_PORT11_COUNTER0	rtl8370_reg.h	1588;"	d
RTL8370_REG_PKTGEN_PORT11_COUNTER1	rtl8370_reg.h	1590;"	d
RTL8370_REG_PKTGEN_PORT11_CTRL	rtl8370_reg.h	1550;"	d
RTL8370_REG_PKTGEN_PORT11_DA0	rtl8370_reg.h	1576;"	d
RTL8370_REG_PKTGEN_PORT11_DA1	rtl8370_reg.h	1578;"	d
RTL8370_REG_PKTGEN_PORT11_DA2	rtl8370_reg.h	1580;"	d
RTL8370_REG_PKTGEN_PORT11_MAX_LENGTH	rtl8370_reg.h	1598;"	d
RTL8370_REG_PKTGEN_PORT11_SA0	rtl8370_reg.h	1582;"	d
RTL8370_REG_PKTGEN_PORT11_SA1	rtl8370_reg.h	1584;"	d
RTL8370_REG_PKTGEN_PORT11_SA2	rtl8370_reg.h	1586;"	d
RTL8370_REG_PKTGEN_PORT11_TX_LENGTH	rtl8370_reg.h	1594;"	d
RTL8370_REG_PKTGEN_PORT12_COUNTER0	rtl8370_reg.h	1726;"	d
RTL8370_REG_PKTGEN_PORT12_COUNTER1	rtl8370_reg.h	1728;"	d
RTL8370_REG_PKTGEN_PORT12_CTRL	rtl8370_reg.h	1688;"	d
RTL8370_REG_PKTGEN_PORT12_DA0	rtl8370_reg.h	1714;"	d
RTL8370_REG_PKTGEN_PORT12_DA1	rtl8370_reg.h	1716;"	d
RTL8370_REG_PKTGEN_PORT12_DA2	rtl8370_reg.h	1718;"	d
RTL8370_REG_PKTGEN_PORT12_MAX_LENGTH	rtl8370_reg.h	1736;"	d
RTL8370_REG_PKTGEN_PORT12_SA0	rtl8370_reg.h	1720;"	d
RTL8370_REG_PKTGEN_PORT12_SA1	rtl8370_reg.h	1722;"	d
RTL8370_REG_PKTGEN_PORT12_SA2	rtl8370_reg.h	1724;"	d
RTL8370_REG_PKTGEN_PORT12_TX_LENGTH	rtl8370_reg.h	1732;"	d
RTL8370_REG_PKTGEN_PORT13_COUNTER0	rtl8370_reg.h	1866;"	d
RTL8370_REG_PKTGEN_PORT13_COUNTER1	rtl8370_reg.h	1868;"	d
RTL8370_REG_PKTGEN_PORT13_CTRL	rtl8370_reg.h	1828;"	d
RTL8370_REG_PKTGEN_PORT13_DA0	rtl8370_reg.h	1854;"	d
RTL8370_REG_PKTGEN_PORT13_DA1	rtl8370_reg.h	1856;"	d
RTL8370_REG_PKTGEN_PORT13_DA2	rtl8370_reg.h	1858;"	d
RTL8370_REG_PKTGEN_PORT13_MAX_LENGTH	rtl8370_reg.h	1876;"	d
RTL8370_REG_PKTGEN_PORT13_SA0	rtl8370_reg.h	1860;"	d
RTL8370_REG_PKTGEN_PORT13_SA1	rtl8370_reg.h	1862;"	d
RTL8370_REG_PKTGEN_PORT13_SA2	rtl8370_reg.h	1864;"	d
RTL8370_REG_PKTGEN_PORT13_TX_LENGTH	rtl8370_reg.h	1872;"	d
RTL8370_REG_PKTGEN_PORT14_COUNTER0	rtl8370_reg.h	2006;"	d
RTL8370_REG_PKTGEN_PORT14_COUNTER1	rtl8370_reg.h	2008;"	d
RTL8370_REG_PKTGEN_PORT14_CTRL	rtl8370_reg.h	1968;"	d
RTL8370_REG_PKTGEN_PORT14_DA0	rtl8370_reg.h	1994;"	d
RTL8370_REG_PKTGEN_PORT14_DA1	rtl8370_reg.h	1996;"	d
RTL8370_REG_PKTGEN_PORT14_DA2	rtl8370_reg.h	1998;"	d
RTL8370_REG_PKTGEN_PORT14_MAX_LENGTH	rtl8370_reg.h	2016;"	d
RTL8370_REG_PKTGEN_PORT14_SA0	rtl8370_reg.h	2000;"	d
RTL8370_REG_PKTGEN_PORT14_SA1	rtl8370_reg.h	2002;"	d
RTL8370_REG_PKTGEN_PORT14_SA2	rtl8370_reg.h	2004;"	d
RTL8370_REG_PKTGEN_PORT14_TX_LENGTH	rtl8370_reg.h	2012;"	d
RTL8370_REG_PKTGEN_PORT15_COUNTER0	rtl8370_reg.h	2146;"	d
RTL8370_REG_PKTGEN_PORT15_COUNTER1	rtl8370_reg.h	2148;"	d
RTL8370_REG_PKTGEN_PORT15_CTRL	rtl8370_reg.h	2108;"	d
RTL8370_REG_PKTGEN_PORT15_DA0	rtl8370_reg.h	2134;"	d
RTL8370_REG_PKTGEN_PORT15_DA1	rtl8370_reg.h	2136;"	d
RTL8370_REG_PKTGEN_PORT15_DA2	rtl8370_reg.h	2138;"	d
RTL8370_REG_PKTGEN_PORT15_MAX_LENGTH	rtl8370_reg.h	2156;"	d
RTL8370_REG_PKTGEN_PORT15_SA0	rtl8370_reg.h	2140;"	d
RTL8370_REG_PKTGEN_PORT15_SA1	rtl8370_reg.h	2142;"	d
RTL8370_REG_PKTGEN_PORT15_SA2	rtl8370_reg.h	2144;"	d
RTL8370_REG_PKTGEN_PORT15_TX_LENGTH	rtl8370_reg.h	2152;"	d
RTL8370_REG_PKTGEN_PORT1_COUNTER0	rtl8370_reg.h	188;"	d
RTL8370_REG_PKTGEN_PORT1_COUNTER1	rtl8370_reg.h	190;"	d
RTL8370_REG_PKTGEN_PORT1_CTRL	rtl8370_reg.h	150;"	d
RTL8370_REG_PKTGEN_PORT1_DA0	rtl8370_reg.h	176;"	d
RTL8370_REG_PKTGEN_PORT1_DA1	rtl8370_reg.h	178;"	d
RTL8370_REG_PKTGEN_PORT1_DA2	rtl8370_reg.h	180;"	d
RTL8370_REG_PKTGEN_PORT1_MAX_LENGTH	rtl8370_reg.h	198;"	d
RTL8370_REG_PKTGEN_PORT1_SA0	rtl8370_reg.h	182;"	d
RTL8370_REG_PKTGEN_PORT1_SA1	rtl8370_reg.h	184;"	d
RTL8370_REG_PKTGEN_PORT1_SA2	rtl8370_reg.h	186;"	d
RTL8370_REG_PKTGEN_PORT1_TX_LENGTH	rtl8370_reg.h	194;"	d
RTL8370_REG_PKTGEN_PORT2_COUNTER0	rtl8370_reg.h	328;"	d
RTL8370_REG_PKTGEN_PORT2_COUNTER1	rtl8370_reg.h	330;"	d
RTL8370_REG_PKTGEN_PORT2_CTRL	rtl8370_reg.h	290;"	d
RTL8370_REG_PKTGEN_PORT2_DA0	rtl8370_reg.h	316;"	d
RTL8370_REG_PKTGEN_PORT2_DA1	rtl8370_reg.h	318;"	d
RTL8370_REG_PKTGEN_PORT2_DA2	rtl8370_reg.h	320;"	d
RTL8370_REG_PKTGEN_PORT2_MAX_LENGTH	rtl8370_reg.h	338;"	d
RTL8370_REG_PKTGEN_PORT2_SA0	rtl8370_reg.h	322;"	d
RTL8370_REG_PKTGEN_PORT2_SA1	rtl8370_reg.h	324;"	d
RTL8370_REG_PKTGEN_PORT2_SA2	rtl8370_reg.h	326;"	d
RTL8370_REG_PKTGEN_PORT2_TX_LENGTH	rtl8370_reg.h	334;"	d
RTL8370_REG_PKTGEN_PORT3_COUNTER0	rtl8370_reg.h	468;"	d
RTL8370_REG_PKTGEN_PORT3_COUNTER1	rtl8370_reg.h	470;"	d
RTL8370_REG_PKTGEN_PORT3_CTRL	rtl8370_reg.h	430;"	d
RTL8370_REG_PKTGEN_PORT3_DA0	rtl8370_reg.h	456;"	d
RTL8370_REG_PKTGEN_PORT3_DA1	rtl8370_reg.h	458;"	d
RTL8370_REG_PKTGEN_PORT3_DA2	rtl8370_reg.h	460;"	d
RTL8370_REG_PKTGEN_PORT3_MAX_LENGTH	rtl8370_reg.h	478;"	d
RTL8370_REG_PKTGEN_PORT3_SA0	rtl8370_reg.h	462;"	d
RTL8370_REG_PKTGEN_PORT3_SA1	rtl8370_reg.h	464;"	d
RTL8370_REG_PKTGEN_PORT3_SA2	rtl8370_reg.h	466;"	d
RTL8370_REG_PKTGEN_PORT3_TX_LENGTH	rtl8370_reg.h	474;"	d
RTL8370_REG_PKTGEN_PORT4_COUNTER0	rtl8370_reg.h	608;"	d
RTL8370_REG_PKTGEN_PORT4_COUNTER1	rtl8370_reg.h	610;"	d
RTL8370_REG_PKTGEN_PORT4_CTRL	rtl8370_reg.h	570;"	d
RTL8370_REG_PKTGEN_PORT4_DA0	rtl8370_reg.h	596;"	d
RTL8370_REG_PKTGEN_PORT4_DA1	rtl8370_reg.h	598;"	d
RTL8370_REG_PKTGEN_PORT4_DA2	rtl8370_reg.h	600;"	d
RTL8370_REG_PKTGEN_PORT4_MAX_LENGTH	rtl8370_reg.h	618;"	d
RTL8370_REG_PKTGEN_PORT4_SA0	rtl8370_reg.h	602;"	d
RTL8370_REG_PKTGEN_PORT4_SA1	rtl8370_reg.h	604;"	d
RTL8370_REG_PKTGEN_PORT4_SA2	rtl8370_reg.h	606;"	d
RTL8370_REG_PKTGEN_PORT4_TX_LENGTH	rtl8370_reg.h	614;"	d
RTL8370_REG_PKTGEN_PORT5_COUNTER0	rtl8370_reg.h	748;"	d
RTL8370_REG_PKTGEN_PORT5_COUNTER1	rtl8370_reg.h	750;"	d
RTL8370_REG_PKTGEN_PORT5_CTRL	rtl8370_reg.h	710;"	d
RTL8370_REG_PKTGEN_PORT5_DA0	rtl8370_reg.h	736;"	d
RTL8370_REG_PKTGEN_PORT5_DA1	rtl8370_reg.h	738;"	d
RTL8370_REG_PKTGEN_PORT5_DA2	rtl8370_reg.h	740;"	d
RTL8370_REG_PKTGEN_PORT5_MAX_LENGTH	rtl8370_reg.h	758;"	d
RTL8370_REG_PKTGEN_PORT5_SA0	rtl8370_reg.h	742;"	d
RTL8370_REG_PKTGEN_PORT5_SA1	rtl8370_reg.h	744;"	d
RTL8370_REG_PKTGEN_PORT5_SA2	rtl8370_reg.h	746;"	d
RTL8370_REG_PKTGEN_PORT5_TX_LENGTH	rtl8370_reg.h	754;"	d
RTL8370_REG_PKTGEN_PORT6_COUNTER0	rtl8370_reg.h	888;"	d
RTL8370_REG_PKTGEN_PORT6_COUNTER1	rtl8370_reg.h	890;"	d
RTL8370_REG_PKTGEN_PORT6_CTRL	rtl8370_reg.h	850;"	d
RTL8370_REG_PKTGEN_PORT6_DA0	rtl8370_reg.h	876;"	d
RTL8370_REG_PKTGEN_PORT6_DA1	rtl8370_reg.h	878;"	d
RTL8370_REG_PKTGEN_PORT6_DA2	rtl8370_reg.h	880;"	d
RTL8370_REG_PKTGEN_PORT6_MAX_LENGTH	rtl8370_reg.h	898;"	d
RTL8370_REG_PKTGEN_PORT6_SA0	rtl8370_reg.h	882;"	d
RTL8370_REG_PKTGEN_PORT6_SA1	rtl8370_reg.h	884;"	d
RTL8370_REG_PKTGEN_PORT6_SA2	rtl8370_reg.h	886;"	d
RTL8370_REG_PKTGEN_PORT6_TX_LENGTH	rtl8370_reg.h	894;"	d
RTL8370_REG_PKTGEN_PORT7_COUNTER0	rtl8370_reg.h	1028;"	d
RTL8370_REG_PKTGEN_PORT7_COUNTER1	rtl8370_reg.h	1030;"	d
RTL8370_REG_PKTGEN_PORT7_CTRL	rtl8370_reg.h	990;"	d
RTL8370_REG_PKTGEN_PORT7_DA0	rtl8370_reg.h	1016;"	d
RTL8370_REG_PKTGEN_PORT7_DA1	rtl8370_reg.h	1018;"	d
RTL8370_REG_PKTGEN_PORT7_DA2	rtl8370_reg.h	1020;"	d
RTL8370_REG_PKTGEN_PORT7_MAX_LENGTH	rtl8370_reg.h	1038;"	d
RTL8370_REG_PKTGEN_PORT7_SA0	rtl8370_reg.h	1022;"	d
RTL8370_REG_PKTGEN_PORT7_SA1	rtl8370_reg.h	1024;"	d
RTL8370_REG_PKTGEN_PORT7_SA2	rtl8370_reg.h	1026;"	d
RTL8370_REG_PKTGEN_PORT7_TX_LENGTH	rtl8370_reg.h	1034;"	d
RTL8370_REG_PKTGEN_PORT8_COUNTER0	rtl8370_reg.h	1168;"	d
RTL8370_REG_PKTGEN_PORT8_COUNTER1	rtl8370_reg.h	1170;"	d
RTL8370_REG_PKTGEN_PORT8_CTRL	rtl8370_reg.h	1130;"	d
RTL8370_REG_PKTGEN_PORT8_DA0	rtl8370_reg.h	1156;"	d
RTL8370_REG_PKTGEN_PORT8_DA1	rtl8370_reg.h	1158;"	d
RTL8370_REG_PKTGEN_PORT8_DA2	rtl8370_reg.h	1160;"	d
RTL8370_REG_PKTGEN_PORT8_MAX_LENGTH	rtl8370_reg.h	1178;"	d
RTL8370_REG_PKTGEN_PORT8_SA0	rtl8370_reg.h	1162;"	d
RTL8370_REG_PKTGEN_PORT8_SA1	rtl8370_reg.h	1164;"	d
RTL8370_REG_PKTGEN_PORT8_SA2	rtl8370_reg.h	1166;"	d
RTL8370_REG_PKTGEN_PORT8_TX_LENGTH	rtl8370_reg.h	1174;"	d
RTL8370_REG_PKTGEN_PORT9_COUNTER0	rtl8370_reg.h	1308;"	d
RTL8370_REG_PKTGEN_PORT9_COUNTER1	rtl8370_reg.h	1310;"	d
RTL8370_REG_PKTGEN_PORT9_CTRL	rtl8370_reg.h	1270;"	d
RTL8370_REG_PKTGEN_PORT9_DA0	rtl8370_reg.h	1296;"	d
RTL8370_REG_PKTGEN_PORT9_DA1	rtl8370_reg.h	1298;"	d
RTL8370_REG_PKTGEN_PORT9_DA2	rtl8370_reg.h	1300;"	d
RTL8370_REG_PKTGEN_PORT9_MAX_LENGTH	rtl8370_reg.h	1318;"	d
RTL8370_REG_PKTGEN_PORT9_SA0	rtl8370_reg.h	1302;"	d
RTL8370_REG_PKTGEN_PORT9_SA1	rtl8370_reg.h	1304;"	d
RTL8370_REG_PKTGEN_PORT9_SA2	rtl8370_reg.h	1306;"	d
RTL8370_REG_PKTGEN_PORT9_TX_LENGTH	rtl8370_reg.h	1314;"	d
RTL8370_REG_POLL_DELAY_CYCLE	rtl8370_reg.h	16034;"	d
RTL8370_REG_PORT0_CURENT_RATE0	rtl8370_reg.h	94;"	d
RTL8370_REG_PORT0_CURENT_RATE1	rtl8370_reg.h	96;"	d
RTL8370_REG_PORT0_EEECFG	rtl8370_reg.h	108;"	d
RTL8370_REG_PORT0_EGRESSBW_CTRL0	rtl8370_reg.h	3324;"	d
RTL8370_REG_PORT0_EGRESSBW_CTRL1	rtl8370_reg.h	3326;"	d
RTL8370_REG_PORT0_FORCE_RATE0	rtl8370_reg.h	90;"	d
RTL8370_REG_PORT0_FORCE_RATE1	rtl8370_reg.h	92;"	d
RTL8370_REG_PORT0_MISC_CFG	rtl8370_reg.h	64;"	d
RTL8370_REG_PORT0_PAGE_COUNTER	rtl8370_reg.h	98;"	d
RTL8370_REG_PORT0_PBFID	rtl8370_reg.h	6864;"	d
RTL8370_REG_PORT0_STATUS	rtl8370_reg.h	16190;"	d
RTL8370_REG_PORT10_CURENT_RATE0	rtl8370_reg.h	1494;"	d
RTL8370_REG_PORT10_CURENT_RATE1	rtl8370_reg.h	1496;"	d
RTL8370_REG_PORT10_EEECFG	rtl8370_reg.h	1508;"	d
RTL8370_REG_PORT10_EGRESSBW_CTRL0	rtl8370_reg.h	3384;"	d
RTL8370_REG_PORT10_EGRESSBW_CTRL1	rtl8370_reg.h	3386;"	d
RTL8370_REG_PORT10_FORCE_RATE0	rtl8370_reg.h	1490;"	d
RTL8370_REG_PORT10_FORCE_RATE1	rtl8370_reg.h	1492;"	d
RTL8370_REG_PORT10_MISC_CFG	rtl8370_reg.h	1464;"	d
RTL8370_REG_PORT10_PAGE_COUNTER	rtl8370_reg.h	1498;"	d
RTL8370_REG_PORT10_PBFID	rtl8370_reg.h	6904;"	d
RTL8370_REG_PORT10_STATUS	rtl8370_reg.h	16410;"	d
RTL8370_REG_PORT11_CURENT_RATE0	rtl8370_reg.h	1634;"	d
RTL8370_REG_PORT11_CURENT_RATE1	rtl8370_reg.h	1636;"	d
RTL8370_REG_PORT11_EEECFG	rtl8370_reg.h	1648;"	d
RTL8370_REG_PORT11_EGRESSBW_CTRL0	rtl8370_reg.h	3390;"	d
RTL8370_REG_PORT11_EGRESSBW_CTRL1	rtl8370_reg.h	3392;"	d
RTL8370_REG_PORT11_FORCE_RATE0	rtl8370_reg.h	1630;"	d
RTL8370_REG_PORT11_FORCE_RATE1	rtl8370_reg.h	1632;"	d
RTL8370_REG_PORT11_MISC_CFG	rtl8370_reg.h	1604;"	d
RTL8370_REG_PORT11_PAGE_COUNTER	rtl8370_reg.h	1638;"	d
RTL8370_REG_PORT11_PBFID	rtl8370_reg.h	6908;"	d
RTL8370_REG_PORT11_STATUS	rtl8370_reg.h	16432;"	d
RTL8370_REG_PORT12_CURENT_RATE0	rtl8370_reg.h	1772;"	d
RTL8370_REG_PORT12_CURENT_RATE1	rtl8370_reg.h	1774;"	d
RTL8370_REG_PORT12_EEECFG	rtl8370_reg.h	1786;"	d
RTL8370_REG_PORT12_EGRESSBW_CTRL0	rtl8370_reg.h	3396;"	d
RTL8370_REG_PORT12_EGRESSBW_CTRL1	rtl8370_reg.h	3398;"	d
RTL8370_REG_PORT12_FORCE_RATE0	rtl8370_reg.h	1768;"	d
RTL8370_REG_PORT12_FORCE_RATE1	rtl8370_reg.h	1770;"	d
RTL8370_REG_PORT12_MISC_CFG	rtl8370_reg.h	1742;"	d
RTL8370_REG_PORT12_PAGE_COUNTER	rtl8370_reg.h	1776;"	d
RTL8370_REG_PORT12_PBFID	rtl8370_reg.h	6912;"	d
RTL8370_REG_PORT12_STATUS	rtl8370_reg.h	16454;"	d
RTL8370_REG_PORT13_CURENT_RATE0	rtl8370_reg.h	1912;"	d
RTL8370_REG_PORT13_CURENT_RATE1	rtl8370_reg.h	1914;"	d
RTL8370_REG_PORT13_EEECFG	rtl8370_reg.h	1926;"	d
RTL8370_REG_PORT13_EGRESSBW_CTRL0	rtl8370_reg.h	3402;"	d
RTL8370_REG_PORT13_EGRESSBW_CTRL1	rtl8370_reg.h	3404;"	d
RTL8370_REG_PORT13_FORCE_RATE0	rtl8370_reg.h	1908;"	d
RTL8370_REG_PORT13_FORCE_RATE1	rtl8370_reg.h	1910;"	d
RTL8370_REG_PORT13_MISC_CFG	rtl8370_reg.h	1882;"	d
RTL8370_REG_PORT13_PAGE_COUNTER	rtl8370_reg.h	1916;"	d
RTL8370_REG_PORT13_PBFID	rtl8370_reg.h	6916;"	d
RTL8370_REG_PORT13_STATUS	rtl8370_reg.h	16476;"	d
RTL8370_REG_PORT14_CURENT_RATE0	rtl8370_reg.h	2052;"	d
RTL8370_REG_PORT14_CURENT_RATE1	rtl8370_reg.h	2054;"	d
RTL8370_REG_PORT14_EEECFG	rtl8370_reg.h	2066;"	d
RTL8370_REG_PORT14_EGRESSBW_CTRL0	rtl8370_reg.h	3408;"	d
RTL8370_REG_PORT14_EGRESSBW_CTRL1	rtl8370_reg.h	3410;"	d
RTL8370_REG_PORT14_FORCE_RATE0	rtl8370_reg.h	2048;"	d
RTL8370_REG_PORT14_FORCE_RATE1	rtl8370_reg.h	2050;"	d
RTL8370_REG_PORT14_MISC_CFG	rtl8370_reg.h	2022;"	d
RTL8370_REG_PORT14_PAGE_COUNTER	rtl8370_reg.h	2056;"	d
RTL8370_REG_PORT14_PBFID	rtl8370_reg.h	6920;"	d
RTL8370_REG_PORT14_STATUS	rtl8370_reg.h	16498;"	d
RTL8370_REG_PORT15_CURENT_RATE0	rtl8370_reg.h	2192;"	d
RTL8370_REG_PORT15_CURENT_RATE1	rtl8370_reg.h	2194;"	d
RTL8370_REG_PORT15_EEECFG	rtl8370_reg.h	2206;"	d
RTL8370_REG_PORT15_EGRESSBW_CTRL0	rtl8370_reg.h	3414;"	d
RTL8370_REG_PORT15_EGRESSBW_CTRL1	rtl8370_reg.h	3416;"	d
RTL8370_REG_PORT15_FORCE_RATE0	rtl8370_reg.h	2188;"	d
RTL8370_REG_PORT15_FORCE_RATE1	rtl8370_reg.h	2190;"	d
RTL8370_REG_PORT15_MISC_CFG	rtl8370_reg.h	2162;"	d
RTL8370_REG_PORT15_PAGE_COUNTER	rtl8370_reg.h	2196;"	d
RTL8370_REG_PORT15_PBFID	rtl8370_reg.h	6924;"	d
RTL8370_REG_PORT15_STATUS	rtl8370_reg.h	16520;"	d
RTL8370_REG_PORT1_CURENT_RATE0	rtl8370_reg.h	234;"	d
RTL8370_REG_PORT1_CURENT_RATE1	rtl8370_reg.h	236;"	d
RTL8370_REG_PORT1_EEECFG	rtl8370_reg.h	248;"	d
RTL8370_REG_PORT1_EGRESSBW_CTRL0	rtl8370_reg.h	3330;"	d
RTL8370_REG_PORT1_EGRESSBW_CTRL1	rtl8370_reg.h	3332;"	d
RTL8370_REG_PORT1_FORCE_RATE0	rtl8370_reg.h	230;"	d
RTL8370_REG_PORT1_FORCE_RATE1	rtl8370_reg.h	232;"	d
RTL8370_REG_PORT1_MISC_CFG	rtl8370_reg.h	204;"	d
RTL8370_REG_PORT1_PAGE_COUNTER	rtl8370_reg.h	238;"	d
RTL8370_REG_PORT1_PBFID	rtl8370_reg.h	6868;"	d
RTL8370_REG_PORT1_STATUS	rtl8370_reg.h	16212;"	d
RTL8370_REG_PORT2_CURENT_RATE0	rtl8370_reg.h	374;"	d
RTL8370_REG_PORT2_CURENT_RATE1	rtl8370_reg.h	376;"	d
RTL8370_REG_PORT2_EEECFG	rtl8370_reg.h	388;"	d
RTL8370_REG_PORT2_EGRESSBW_CTRL0	rtl8370_reg.h	3336;"	d
RTL8370_REG_PORT2_EGRESSBW_CTRL1	rtl8370_reg.h	3338;"	d
RTL8370_REG_PORT2_FORCE_RATE0	rtl8370_reg.h	370;"	d
RTL8370_REG_PORT2_FORCE_RATE1	rtl8370_reg.h	372;"	d
RTL8370_REG_PORT2_MISC_CFG	rtl8370_reg.h	344;"	d
RTL8370_REG_PORT2_PAGE_COUNTER	rtl8370_reg.h	378;"	d
RTL8370_REG_PORT2_PBFID	rtl8370_reg.h	6872;"	d
RTL8370_REG_PORT2_STATUS	rtl8370_reg.h	16234;"	d
RTL8370_REG_PORT3_CURENT_RATE0	rtl8370_reg.h	514;"	d
RTL8370_REG_PORT3_CURENT_RATE1	rtl8370_reg.h	516;"	d
RTL8370_REG_PORT3_EEECFG	rtl8370_reg.h	528;"	d
RTL8370_REG_PORT3_EGRESSBW_CTRL0	rtl8370_reg.h	3342;"	d
RTL8370_REG_PORT3_EGRESSBW_CTRL1	rtl8370_reg.h	3344;"	d
RTL8370_REG_PORT3_FORCE_RATE0	rtl8370_reg.h	510;"	d
RTL8370_REG_PORT3_FORCE_RATE1	rtl8370_reg.h	512;"	d
RTL8370_REG_PORT3_MISC_CFG	rtl8370_reg.h	484;"	d
RTL8370_REG_PORT3_PAGE_COUNTER	rtl8370_reg.h	518;"	d
RTL8370_REG_PORT3_PBFID	rtl8370_reg.h	6876;"	d
RTL8370_REG_PORT3_STATUS	rtl8370_reg.h	16256;"	d
RTL8370_REG_PORT4_CURENT_RATE0	rtl8370_reg.h	654;"	d
RTL8370_REG_PORT4_CURENT_RATE1	rtl8370_reg.h	656;"	d
RTL8370_REG_PORT4_EEECFG	rtl8370_reg.h	668;"	d
RTL8370_REG_PORT4_EGRESSBW_CTRL0	rtl8370_reg.h	3348;"	d
RTL8370_REG_PORT4_EGRESSBW_CTRL1	rtl8370_reg.h	3350;"	d
RTL8370_REG_PORT4_FORCE_RATE0	rtl8370_reg.h	650;"	d
RTL8370_REG_PORT4_FORCE_RATE1	rtl8370_reg.h	652;"	d
RTL8370_REG_PORT4_MISC_CFG	rtl8370_reg.h	624;"	d
RTL8370_REG_PORT4_PAGE_COUNTER	rtl8370_reg.h	658;"	d
RTL8370_REG_PORT4_PBFID	rtl8370_reg.h	6880;"	d
RTL8370_REG_PORT4_STATUS	rtl8370_reg.h	16278;"	d
RTL8370_REG_PORT5_CURENT_RATE0	rtl8370_reg.h	794;"	d
RTL8370_REG_PORT5_CURENT_RATE1	rtl8370_reg.h	796;"	d
RTL8370_REG_PORT5_EEECFG	rtl8370_reg.h	808;"	d
RTL8370_REG_PORT5_EGRESSBW_CTRL0	rtl8370_reg.h	3354;"	d
RTL8370_REG_PORT5_EGRESSBW_CTRL1	rtl8370_reg.h	3356;"	d
RTL8370_REG_PORT5_FORCE_RATE0	rtl8370_reg.h	790;"	d
RTL8370_REG_PORT5_FORCE_RATE1	rtl8370_reg.h	792;"	d
RTL8370_REG_PORT5_MISC_CFG	rtl8370_reg.h	764;"	d
RTL8370_REG_PORT5_PAGE_COUNTER	rtl8370_reg.h	798;"	d
RTL8370_REG_PORT5_PBFID	rtl8370_reg.h	6884;"	d
RTL8370_REG_PORT5_STATUS	rtl8370_reg.h	16300;"	d
RTL8370_REG_PORT6_CURENT_RATE0	rtl8370_reg.h	934;"	d
RTL8370_REG_PORT6_CURENT_RATE1	rtl8370_reg.h	936;"	d
RTL8370_REG_PORT6_EEECFG	rtl8370_reg.h	948;"	d
RTL8370_REG_PORT6_EGRESSBW_CTRL0	rtl8370_reg.h	3360;"	d
RTL8370_REG_PORT6_EGRESSBW_CTRL1	rtl8370_reg.h	3362;"	d
RTL8370_REG_PORT6_FORCE_RATE0	rtl8370_reg.h	930;"	d
RTL8370_REG_PORT6_FORCE_RATE1	rtl8370_reg.h	932;"	d
RTL8370_REG_PORT6_MISC_CFG	rtl8370_reg.h	904;"	d
RTL8370_REG_PORT6_PAGE_COUNTER	rtl8370_reg.h	938;"	d
RTL8370_REG_PORT6_PBFID	rtl8370_reg.h	6888;"	d
RTL8370_REG_PORT6_STATUS	rtl8370_reg.h	16322;"	d
RTL8370_REG_PORT7_CURENT_RATE0	rtl8370_reg.h	1074;"	d
RTL8370_REG_PORT7_CURENT_RATE1	rtl8370_reg.h	1076;"	d
RTL8370_REG_PORT7_EEECFG	rtl8370_reg.h	1088;"	d
RTL8370_REG_PORT7_EGRESSBW_CTRL0	rtl8370_reg.h	3366;"	d
RTL8370_REG_PORT7_EGRESSBW_CTRL1	rtl8370_reg.h	3368;"	d
RTL8370_REG_PORT7_FORCE_RATE0	rtl8370_reg.h	1070;"	d
RTL8370_REG_PORT7_FORCE_RATE1	rtl8370_reg.h	1072;"	d
RTL8370_REG_PORT7_MISC_CFG	rtl8370_reg.h	1044;"	d
RTL8370_REG_PORT7_PAGE_COUNTER	rtl8370_reg.h	1078;"	d
RTL8370_REG_PORT7_PBFID	rtl8370_reg.h	6892;"	d
RTL8370_REG_PORT7_STATUS	rtl8370_reg.h	16344;"	d
RTL8370_REG_PORT8_CURENT_RATE0	rtl8370_reg.h	1214;"	d
RTL8370_REG_PORT8_CURENT_RATE1	rtl8370_reg.h	1216;"	d
RTL8370_REG_PORT8_EEECFG	rtl8370_reg.h	1228;"	d
RTL8370_REG_PORT8_EGRESSBW_CTRL0	rtl8370_reg.h	3372;"	d
RTL8370_REG_PORT8_EGRESSBW_CTRL1	rtl8370_reg.h	3374;"	d
RTL8370_REG_PORT8_FORCE_RATE0	rtl8370_reg.h	1210;"	d
RTL8370_REG_PORT8_FORCE_RATE1	rtl8370_reg.h	1212;"	d
RTL8370_REG_PORT8_MISC_CFG	rtl8370_reg.h	1184;"	d
RTL8370_REG_PORT8_PAGE_COUNTER	rtl8370_reg.h	1218;"	d
RTL8370_REG_PORT8_PBFID	rtl8370_reg.h	6896;"	d
RTL8370_REG_PORT8_STATUS	rtl8370_reg.h	16366;"	d
RTL8370_REG_PORT9_CURENT_RATE0	rtl8370_reg.h	1354;"	d
RTL8370_REG_PORT9_CURENT_RATE1	rtl8370_reg.h	1356;"	d
RTL8370_REG_PORT9_EEECFG	rtl8370_reg.h	1368;"	d
RTL8370_REG_PORT9_EGRESSBW_CTRL0	rtl8370_reg.h	3378;"	d
RTL8370_REG_PORT9_EGRESSBW_CTRL1	rtl8370_reg.h	3380;"	d
RTL8370_REG_PORT9_FORCE_RATE0	rtl8370_reg.h	1350;"	d
RTL8370_REG_PORT9_FORCE_RATE1	rtl8370_reg.h	1352;"	d
RTL8370_REG_PORT9_MISC_CFG	rtl8370_reg.h	1324;"	d
RTL8370_REG_PORT9_PAGE_COUNTER	rtl8370_reg.h	1358;"	d
RTL8370_REG_PORT9_PBFID	rtl8370_reg.h	6900;"	d
RTL8370_REG_PORT9_STATUS	rtl8370_reg.h	16388;"	d
RTL8370_REG_PORT_DEBUG_INFO_CTRL0	rtl8370_reg.h	8570;"	d
RTL8370_REG_PORT_DEBUG_INFO_CTRL1	rtl8370_reg.h	8576;"	d
RTL8370_REG_PORT_DEBUG_INFO_CTRL2	rtl8370_reg.h	8582;"	d
RTL8370_REG_PORT_DEBUG_INFO_CTRL3	rtl8370_reg.h	8588;"	d
RTL8370_REG_PORT_DEBUG_INFO_CTRL4	rtl8370_reg.h	8594;"	d
RTL8370_REG_PORT_DEBUG_INFO_CTRL5	rtl8370_reg.h	8600;"	d
RTL8370_REG_PORT_DEBUG_INFO_CTRL6	rtl8370_reg.h	8606;"	d
RTL8370_REG_PORT_DEBUG_INFO_CTRL7	rtl8370_reg.h	8612;"	d
RTL8370_REG_PORT_EFID_CTRL0	rtl8370_reg.h	9332;"	d
RTL8370_REG_PORT_EFID_CTRL1	rtl8370_reg.h	9342;"	d
RTL8370_REG_PORT_EFID_CTRL2	rtl8370_reg.h	9352;"	d
RTL8370_REG_PORT_EFID_CTRL3	rtl8370_reg.h	9362;"	d
RTL8370_REG_PORT_ISOLATION_PORT0_MASK	rtl8370_reg.h	8106;"	d
RTL8370_REG_PORT_ISOLATION_PORT10_MASK	rtl8370_reg.h	8126;"	d
RTL8370_REG_PORT_ISOLATION_PORT11_MASK	rtl8370_reg.h	8128;"	d
RTL8370_REG_PORT_ISOLATION_PORT12_MASK	rtl8370_reg.h	8130;"	d
RTL8370_REG_PORT_ISOLATION_PORT13_MASK	rtl8370_reg.h	8132;"	d
RTL8370_REG_PORT_ISOLATION_PORT14_MASK	rtl8370_reg.h	8134;"	d
RTL8370_REG_PORT_ISOLATION_PORT15_MASK	rtl8370_reg.h	8136;"	d
RTL8370_REG_PORT_ISOLATION_PORT1_MASK	rtl8370_reg.h	8108;"	d
RTL8370_REG_PORT_ISOLATION_PORT2_MASK	rtl8370_reg.h	8110;"	d
RTL8370_REG_PORT_ISOLATION_PORT3_MASK	rtl8370_reg.h	8112;"	d
RTL8370_REG_PORT_ISOLATION_PORT4_MASK	rtl8370_reg.h	8114;"	d
RTL8370_REG_PORT_ISOLATION_PORT5_MASK	rtl8370_reg.h	8116;"	d
RTL8370_REG_PORT_ISOLATION_PORT6_MASK	rtl8370_reg.h	8118;"	d
RTL8370_REG_PORT_ISOLATION_PORT7_MASK	rtl8370_reg.h	8120;"	d
RTL8370_REG_PORT_ISOLATION_PORT8_MASK	rtl8370_reg.h	8122;"	d
RTL8370_REG_PORT_ISOLATION_PORT9_MASK	rtl8370_reg.h	8124;"	d
RTL8370_REG_PORT_LINKDOWN_INDICATOR	rtl8370_reg.h	14374;"	d
RTL8370_REG_PORT_LINKUP_INDICATOR	rtl8370_reg.h	14376;"	d
RTL8370_REG_PORT_PBFIDEN	rtl8370_reg.h	6862;"	d
RTL8370_REG_PORT_QEMPTY	rtl8370_reg.h	2354;"	d
RTL8370_REG_PORT_SECURITY_CTRL	rtl8370_reg.h	8180;"	d
RTL8370_REG_PORT_TRUNK_CTRL	rtl8370_reg.h	8298;"	d
RTL8370_REG_PORT_TRUNK_FLOWCTRL	rtl8370_reg.h	8326;"	d
RTL8370_REG_PORT_TRUNK_GROUP_MASK	rtl8370_reg.h	8316;"	d
RTL8370_REG_PTKGEN_COMMAND	rtl8370_reg.h	15062;"	d
RTL8370_REG_PTKGEN_PAUSE_TIME	rtl8370_reg.h	15070;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL0	rtl8370_reg.h	15582;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL1	rtl8370_reg.h	15584;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL10	rtl8370_reg.h	15602;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL11	rtl8370_reg.h	15604;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL12	rtl8370_reg.h	15606;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL13	rtl8370_reg.h	15608;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL14	rtl8370_reg.h	15610;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL15	rtl8370_reg.h	15612;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL16	rtl8370_reg.h	15614;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL17	rtl8370_reg.h	15616;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL18	rtl8370_reg.h	15618;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL19	rtl8370_reg.h	15620;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL2	rtl8370_reg.h	15586;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL20	rtl8370_reg.h	15622;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL21	rtl8370_reg.h	15624;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL22	rtl8370_reg.h	15626;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL23	rtl8370_reg.h	15628;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL3	rtl8370_reg.h	15588;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL4	rtl8370_reg.h	15590;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL5	rtl8370_reg.h	15592;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL6	rtl8370_reg.h	15594;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL7	rtl8370_reg.h	15596;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL8	rtl8370_reg.h	15598;"	d
RTL8370_REG_PTKGEN_PAYLOAD_CTRL9	rtl8370_reg.h	15600;"	d
RTL8370_REG_QOS_1Q_PRIORITY_REMAPPING_CTRL0	rtl8370_reg.h	7820;"	d
RTL8370_REG_QOS_1Q_PRIORITY_REMAPPING_CTRL1	rtl8370_reg.h	7830;"	d
RTL8370_REG_QOS_1Q_PRIORITY_TO_QID_CRTL0	rtl8370_reg.h	8368;"	d
RTL8370_REG_QOS_1Q_PRIORITY_TO_QID_CRTL1	rtl8370_reg.h	8378;"	d
RTL8370_REG_QOS_1Q_REMARK_CTRL0	rtl8370_reg.h	15042;"	d
RTL8370_REG_QOS_1Q_REMARK_CTRL1	rtl8370_reg.h	15052;"	d
RTL8370_REG_QOS_2Q_PRIORITY_TO_QID_CRTL0	rtl8370_reg.h	8388;"	d
RTL8370_REG_QOS_2Q_PRIORITY_TO_QID_CRTL1	rtl8370_reg.h	8398;"	d
RTL8370_REG_QOS_3Q_PRIORITY_TO_QID_CRTL0	rtl8370_reg.h	8408;"	d
RTL8370_REG_QOS_3Q_PRIORITY_TO_QID_CRTL1	rtl8370_reg.h	8418;"	d
RTL8370_REG_QOS_4Q_PRIORITY_TO_QID_CRTL0	rtl8370_reg.h	8428;"	d
RTL8370_REG_QOS_4Q_PRIORITY_TO_QID_CRTL1	rtl8370_reg.h	8438;"	d
RTL8370_REG_QOS_5Q_PRIORITY_TO_QID_CRTL0	rtl8370_reg.h	8448;"	d
RTL8370_REG_QOS_5Q_PRIORITY_TO_QID_CRTL1	rtl8370_reg.h	8458;"	d
RTL8370_REG_QOS_6Q_PRIORITY_TO_QID_CRTL0	rtl8370_reg.h	8468;"	d
RTL8370_REG_QOS_6Q_PRIORITY_TO_QID_CRTL1	rtl8370_reg.h	8478;"	d
RTL8370_REG_QOS_7Q_PRIORITY_TO_QID_CRTL0	rtl8370_reg.h	8488;"	d
RTL8370_REG_QOS_7Q_PRIORITY_TO_QID_CRTL1	rtl8370_reg.h	8498;"	d
RTL8370_REG_QOS_8Q_PRIORITY_TO_QID_CRTL0	rtl8370_reg.h	8508;"	d
RTL8370_REG_QOS_8Q_PRIORITY_TO_QID_CRTL1	rtl8370_reg.h	8518;"	d
RTL8370_REG_QOS_DSCP_REMARK_CTRL0	rtl8370_reg.h	15018;"	d
RTL8370_REG_QOS_DSCP_REMARK_CTRL1	rtl8370_reg.h	15024;"	d
RTL8370_REG_QOS_DSCP_REMARK_CTRL2	rtl8370_reg.h	15030;"	d
RTL8370_REG_QOS_DSCP_REMARK_CTRL3	rtl8370_reg.h	15036;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL0	rtl8370_reg.h	7840;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL1	rtl8370_reg.h	7850;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL10	rtl8370_reg.h	7940;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL11	rtl8370_reg.h	7950;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL12	rtl8370_reg.h	7960;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL13	rtl8370_reg.h	7970;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL14	rtl8370_reg.h	7980;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL15	rtl8370_reg.h	7990;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL2	rtl8370_reg.h	7860;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL3	rtl8370_reg.h	7870;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL4	rtl8370_reg.h	7880;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL5	rtl8370_reg.h	7890;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL6	rtl8370_reg.h	7900;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL7	rtl8370_reg.h	7910;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL8	rtl8370_reg.h	7920;"	d
RTL8370_REG_QOS_DSCP_TO_PRIORITY_CTRL9	rtl8370_reg.h	7930;"	d
RTL8370_REG_QOS_INTERNAL_PRIORITY_DECISION_CTRL0	rtl8370_reg.h	8040;"	d
RTL8370_REG_QOS_INTERNAL_PRIORITY_DECISION_CTRL1	rtl8370_reg.h	8046;"	d
RTL8370_REG_QOS_INTERNAL_PRIORITY_DECISION_CTRL2	rtl8370_reg.h	8052;"	d
RTL8370_REG_QOS_INTERNAL_PRIORITY_DECISION_CTRL3	rtl8370_reg.h	8058;"	d
RTL8370_REG_QOS_PORTBASED_PRIORITY_CTRL0	rtl8370_reg.h	8000;"	d
RTL8370_REG_QOS_PORTBASED_PRIORITY_CTRL1	rtl8370_reg.h	8010;"	d
RTL8370_REG_QOS_PORTBASED_PRIORITY_CTRL2	rtl8370_reg.h	8020;"	d
RTL8370_REG_QOS_PORTBASED_PRIORITY_CTRL3	rtl8370_reg.h	8030;"	d
RTL8370_REG_QOS_PORT_QUEUE_NUMBER_CTRL0	rtl8370_reg.h	8328;"	d
RTL8370_REG_QOS_PORT_QUEUE_NUMBER_CTRL1	rtl8370_reg.h	8338;"	d
RTL8370_REG_QOS_PORT_QUEUE_NUMBER_CTRL2	rtl8370_reg.h	8348;"	d
RTL8370_REG_QOS_PORT_QUEUE_NUMBER_CTRL3	rtl8370_reg.h	8358;"	d
RTL8370_REG_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL0	rtl8370_reg.h	8064;"	d
RTL8370_REG_QOS_PRIORITY_REMAPPING_IN_CPU_CTRL1	rtl8370_reg.h	8074;"	d
RTL8370_REG_QOS_TRAP_PRIORITY0	rtl8370_reg.h	8084;"	d
RTL8370_REG_QOS_TRAP_PRIORITY1	rtl8370_reg.h	8094;"	d
RTL8370_REG_RLDP_CTRL0	rtl8370_reg.h	17907;"	d
RTL8370_REG_RLDP_CTRL1	rtl8370_reg.h	17919;"	d
RTL8370_REG_RLDP_CTRL2	rtl8370_reg.h	17925;"	d
RTL8370_REG_RLDP_CTRL3	rtl8370_reg.h	17927;"	d
RTL8370_REG_RLDP_CTRL4	rtl8370_reg.h	17929;"	d
RTL8370_REG_RLDP_LOOP_PMSK	rtl8370_reg.h	17943;"	d
RTL8370_REG_RLDP_LOOP_PORT_REG0	rtl8370_reg.h	17945;"	d
RTL8370_REG_RLDP_LOOP_PORT_REG1	rtl8370_reg.h	17951;"	d
RTL8370_REG_RLDP_LOOP_PORT_REG2	rtl8370_reg.h	17957;"	d
RTL8370_REG_RLDP_LOOP_PORT_REG3	rtl8370_reg.h	17963;"	d
RTL8370_REG_RLDP_LOOP_PORT_REG4	rtl8370_reg.h	17969;"	d
RTL8370_REG_RLDP_LOOP_PORT_REG5	rtl8370_reg.h	17975;"	d
RTL8370_REG_RLDP_LOOP_PORT_REG6	rtl8370_reg.h	17981;"	d
RTL8370_REG_RLDP_LOOP_PORT_REG7	rtl8370_reg.h	17987;"	d
RTL8370_REG_RLDP_RAND_NUM0	rtl8370_reg.h	17931;"	d
RTL8370_REG_RLDP_RAND_NUM1	rtl8370_reg.h	17933;"	d
RTL8370_REG_RLDP_RAND_NUM2	rtl8370_reg.h	17935;"	d
RTL8370_REG_RLDP_SEED_NUM0	rtl8370_reg.h	17937;"	d
RTL8370_REG_RLDP_SEED_NUM1	rtl8370_reg.h	17939;"	d
RTL8370_REG_RLDP_SEED_NUM2	rtl8370_reg.h	17941;"	d
RTL8370_REG_RMA_CTRL00	rtl8370_reg.h	6930;"	d
RTL8370_REG_RMA_CTRL01	rtl8370_reg.h	6944;"	d
RTL8370_REG_RMA_CTRL02	rtl8370_reg.h	6958;"	d
RTL8370_REG_RMA_CTRL03	rtl8370_reg.h	6972;"	d
RTL8370_REG_RMA_CTRL04	rtl8370_reg.h	6986;"	d
RTL8370_REG_RMA_CTRL05	rtl8370_reg.h	7000;"	d
RTL8370_REG_RMA_CTRL06	rtl8370_reg.h	7014;"	d
RTL8370_REG_RMA_CTRL07	rtl8370_reg.h	7028;"	d
RTL8370_REG_RMA_CTRL08	rtl8370_reg.h	7042;"	d
RTL8370_REG_RMA_CTRL09	rtl8370_reg.h	7056;"	d
RTL8370_REG_RMA_CTRL0A	rtl8370_reg.h	7070;"	d
RTL8370_REG_RMA_CTRL0B	rtl8370_reg.h	7084;"	d
RTL8370_REG_RMA_CTRL0C	rtl8370_reg.h	7098;"	d
RTL8370_REG_RMA_CTRL0D	rtl8370_reg.h	7112;"	d
RTL8370_REG_RMA_CTRL0E	rtl8370_reg.h	7126;"	d
RTL8370_REG_RMA_CTRL0F	rtl8370_reg.h	7140;"	d
RTL8370_REG_RMA_CTRL10	rtl8370_reg.h	7154;"	d
RTL8370_REG_RMA_CTRL11	rtl8370_reg.h	7168;"	d
RTL8370_REG_RMA_CTRL12	rtl8370_reg.h	7182;"	d
RTL8370_REG_RMA_CTRL13	rtl8370_reg.h	7196;"	d
RTL8370_REG_RMA_CTRL14	rtl8370_reg.h	7210;"	d
RTL8370_REG_RMA_CTRL15	rtl8370_reg.h	7224;"	d
RTL8370_REG_RMA_CTRL16	rtl8370_reg.h	7238;"	d
RTL8370_REG_RMA_CTRL17	rtl8370_reg.h	7252;"	d
RTL8370_REG_RMA_CTRL18	rtl8370_reg.h	7266;"	d
RTL8370_REG_RMA_CTRL19	rtl8370_reg.h	7280;"	d
RTL8370_REG_RMA_CTRL1A	rtl8370_reg.h	7294;"	d
RTL8370_REG_RMA_CTRL1B	rtl8370_reg.h	7308;"	d
RTL8370_REG_RMA_CTRL1C	rtl8370_reg.h	7322;"	d
RTL8370_REG_RMA_CTRL1D	rtl8370_reg.h	7336;"	d
RTL8370_REG_RMA_CTRL1E	rtl8370_reg.h	7350;"	d
RTL8370_REG_RMA_CTRL1F	rtl8370_reg.h	7364;"	d
RTL8370_REG_RMA_CTRL20	rtl8370_reg.h	7378;"	d
RTL8370_REG_RMA_CTRL21	rtl8370_reg.h	7392;"	d
RTL8370_REG_RMA_CTRL22	rtl8370_reg.h	7406;"	d
RTL8370_REG_RMA_CTRL23	rtl8370_reg.h	7420;"	d
RTL8370_REG_RMA_CTRL24	rtl8370_reg.h	7434;"	d
RTL8370_REG_RMA_CTRL25	rtl8370_reg.h	7448;"	d
RTL8370_REG_RMA_CTRL26	rtl8370_reg.h	7462;"	d
RTL8370_REG_RMA_CTRL27	rtl8370_reg.h	7476;"	d
RTL8370_REG_RMA_CTRL28	rtl8370_reg.h	7490;"	d
RTL8370_REG_RMA_CTRL29	rtl8370_reg.h	7504;"	d
RTL8370_REG_RMA_CTRL2A	rtl8370_reg.h	7518;"	d
RTL8370_REG_RMA_CTRL2B	rtl8370_reg.h	7532;"	d
RTL8370_REG_RMA_CTRL2C	rtl8370_reg.h	7546;"	d
RTL8370_REG_RMA_CTRL2D	rtl8370_reg.h	7560;"	d
RTL8370_REG_RMA_CTRL2E	rtl8370_reg.h	7574;"	d
RTL8370_REG_RMA_CTRL2F	rtl8370_reg.h	7588;"	d
RTL8370_REG_RRCP_CTRL0	rtl8370_reg.h	17892;"	d
RTL8370_REG_RRCP_CTRL1	rtl8370_reg.h	17903;"	d
RTL8370_REG_RRCP_CTRL2	rtl8370_reg.h	17905;"	d
RTL8370_REG_RRCP_CTRL3	rtl8370_reg.h	17901;"	d
RTL8370_REG_RTCT_ENABLE	rtl8370_reg.h	18605;"	d
RTL8370_REG_RTCT_LED	rtl8370_reg.h	18339;"	d
RTL8370_REG_RTCT_RESULTS_CFG	rtl8370_reg.h	18305;"	d
RTL8370_REG_RTCT_TIMEOUT	rtl8370_reg.h	18607;"	d
RTL8370_REG_RTL_NO	rtl8370_reg.h	16708;"	d
RTL8370_REG_RTL_VER	rtl8370_reg.h	16710;"	d
RTL8370_REG_RX_FC_REG	rtl8370_reg.h	15496;"	d
RTL8370_REG_SCAN0_LED_IO_EN	rtl8370_reg.h	18621;"	d
RTL8370_REG_SCAN1_LED_IO_EN	rtl8370_reg.h	18635;"	d
RTL8370_REG_SCHEDULE_APR_CRTL0	rtl8370_reg.h	2778;"	d
RTL8370_REG_SCHEDULE_PORT0_APR_METER_CTRL0	rtl8370_reg.h	3420;"	d
RTL8370_REG_SCHEDULE_PORT0_APR_METER_CTRL1	rtl8370_reg.h	3432;"	d
RTL8370_REG_SCHEDULE_PORT0_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	2812;"	d
RTL8370_REG_SCHEDULE_PORT0_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	2816;"	d
RTL8370_REG_SCHEDULE_PORT0_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	2820;"	d
RTL8370_REG_SCHEDULE_PORT0_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	2824;"	d
RTL8370_REG_SCHEDULE_PORT0_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	2828;"	d
RTL8370_REG_SCHEDULE_PORT0_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	2832;"	d
RTL8370_REG_SCHEDULE_PORT0_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	2836;"	d
RTL8370_REG_SCHEDULE_PORT0_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	2840;"	d
RTL8370_REG_SCHEDULE_PORT10_APR_METER_CTRL0	rtl8370_reg.h	3620;"	d
RTL8370_REG_SCHEDULE_PORT10_APR_METER_CTRL1	rtl8370_reg.h	3632;"	d
RTL8370_REG_SCHEDULE_PORT10_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	3132;"	d
RTL8370_REG_SCHEDULE_PORT10_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	3136;"	d
RTL8370_REG_SCHEDULE_PORT10_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	3140;"	d
RTL8370_REG_SCHEDULE_PORT10_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	3144;"	d
RTL8370_REG_SCHEDULE_PORT10_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	3148;"	d
RTL8370_REG_SCHEDULE_PORT10_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	3152;"	d
RTL8370_REG_SCHEDULE_PORT10_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	3156;"	d
RTL8370_REG_SCHEDULE_PORT10_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	3160;"	d
RTL8370_REG_SCHEDULE_PORT11_APR_METER_CTRL0	rtl8370_reg.h	3640;"	d
RTL8370_REG_SCHEDULE_PORT11_APR_METER_CTRL1	rtl8370_reg.h	3652;"	d
RTL8370_REG_SCHEDULE_PORT11_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	3164;"	d
RTL8370_REG_SCHEDULE_PORT11_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	3168;"	d
RTL8370_REG_SCHEDULE_PORT11_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	3172;"	d
RTL8370_REG_SCHEDULE_PORT11_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	3176;"	d
RTL8370_REG_SCHEDULE_PORT11_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	3180;"	d
RTL8370_REG_SCHEDULE_PORT11_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	3184;"	d
RTL8370_REG_SCHEDULE_PORT11_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	3188;"	d
RTL8370_REG_SCHEDULE_PORT11_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	3192;"	d
RTL8370_REG_SCHEDULE_PORT12_APR_METER_CTRL0	rtl8370_reg.h	3660;"	d
RTL8370_REG_SCHEDULE_PORT12_APR_METER_CTRL1	rtl8370_reg.h	3672;"	d
RTL8370_REG_SCHEDULE_PORT12_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	3196;"	d
RTL8370_REG_SCHEDULE_PORT12_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	3200;"	d
RTL8370_REG_SCHEDULE_PORT12_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	3204;"	d
RTL8370_REG_SCHEDULE_PORT12_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	3208;"	d
RTL8370_REG_SCHEDULE_PORT12_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	3212;"	d
RTL8370_REG_SCHEDULE_PORT12_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	3216;"	d
RTL8370_REG_SCHEDULE_PORT12_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	3220;"	d
RTL8370_REG_SCHEDULE_PORT12_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	3224;"	d
RTL8370_REG_SCHEDULE_PORT13_APR_METER_CTRL0	rtl8370_reg.h	3680;"	d
RTL8370_REG_SCHEDULE_PORT13_APR_METER_CTRL1	rtl8370_reg.h	3692;"	d
RTL8370_REG_SCHEDULE_PORT13_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	3228;"	d
RTL8370_REG_SCHEDULE_PORT13_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	3232;"	d
RTL8370_REG_SCHEDULE_PORT13_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	3236;"	d
RTL8370_REG_SCHEDULE_PORT13_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	3240;"	d
RTL8370_REG_SCHEDULE_PORT13_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	3244;"	d
RTL8370_REG_SCHEDULE_PORT13_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	3248;"	d
RTL8370_REG_SCHEDULE_PORT13_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	3252;"	d
RTL8370_REG_SCHEDULE_PORT13_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	3256;"	d
RTL8370_REG_SCHEDULE_PORT14_APR_METER_CTRL0	rtl8370_reg.h	3700;"	d
RTL8370_REG_SCHEDULE_PORT14_APR_METER_CTRL1	rtl8370_reg.h	3712;"	d
RTL8370_REG_SCHEDULE_PORT14_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	3260;"	d
RTL8370_REG_SCHEDULE_PORT14_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	3264;"	d
RTL8370_REG_SCHEDULE_PORT14_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	3268;"	d
RTL8370_REG_SCHEDULE_PORT14_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	3272;"	d
RTL8370_REG_SCHEDULE_PORT14_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	3276;"	d
RTL8370_REG_SCHEDULE_PORT14_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	3280;"	d
RTL8370_REG_SCHEDULE_PORT14_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	3284;"	d
RTL8370_REG_SCHEDULE_PORT14_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	3288;"	d
RTL8370_REG_SCHEDULE_PORT15_APR_METER_CTRL0	rtl8370_reg.h	3720;"	d
RTL8370_REG_SCHEDULE_PORT15_APR_METER_CTRL1	rtl8370_reg.h	3732;"	d
RTL8370_REG_SCHEDULE_PORT15_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	3292;"	d
RTL8370_REG_SCHEDULE_PORT15_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	3296;"	d
RTL8370_REG_SCHEDULE_PORT15_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	3300;"	d
RTL8370_REG_SCHEDULE_PORT15_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	3304;"	d
RTL8370_REG_SCHEDULE_PORT15_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	3308;"	d
RTL8370_REG_SCHEDULE_PORT15_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	3312;"	d
RTL8370_REG_SCHEDULE_PORT15_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	3316;"	d
RTL8370_REG_SCHEDULE_PORT15_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	3320;"	d
RTL8370_REG_SCHEDULE_PORT1_APR_METER_CTRL0	rtl8370_reg.h	3440;"	d
RTL8370_REG_SCHEDULE_PORT1_APR_METER_CTRL1	rtl8370_reg.h	3452;"	d
RTL8370_REG_SCHEDULE_PORT1_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	2844;"	d
RTL8370_REG_SCHEDULE_PORT1_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	2848;"	d
RTL8370_REG_SCHEDULE_PORT1_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	2852;"	d
RTL8370_REG_SCHEDULE_PORT1_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	2856;"	d
RTL8370_REG_SCHEDULE_PORT1_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	2860;"	d
RTL8370_REG_SCHEDULE_PORT1_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	2864;"	d
RTL8370_REG_SCHEDULE_PORT1_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	2868;"	d
RTL8370_REG_SCHEDULE_PORT1_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	2872;"	d
RTL8370_REG_SCHEDULE_PORT2_APR_METER_CTRL0	rtl8370_reg.h	3460;"	d
RTL8370_REG_SCHEDULE_PORT2_APR_METER_CTRL1	rtl8370_reg.h	3472;"	d
RTL8370_REG_SCHEDULE_PORT2_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	2876;"	d
RTL8370_REG_SCHEDULE_PORT2_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	2880;"	d
RTL8370_REG_SCHEDULE_PORT2_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	2884;"	d
RTL8370_REG_SCHEDULE_PORT2_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	2888;"	d
RTL8370_REG_SCHEDULE_PORT2_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	2892;"	d
RTL8370_REG_SCHEDULE_PORT2_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	2896;"	d
RTL8370_REG_SCHEDULE_PORT2_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	2900;"	d
RTL8370_REG_SCHEDULE_PORT2_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	2904;"	d
RTL8370_REG_SCHEDULE_PORT3_APR_METER_CTRL0	rtl8370_reg.h	3480;"	d
RTL8370_REG_SCHEDULE_PORT3_APR_METER_CTRL1	rtl8370_reg.h	3492;"	d
RTL8370_REG_SCHEDULE_PORT3_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	2908;"	d
RTL8370_REG_SCHEDULE_PORT3_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	2912;"	d
RTL8370_REG_SCHEDULE_PORT3_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	2916;"	d
RTL8370_REG_SCHEDULE_PORT3_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	2920;"	d
RTL8370_REG_SCHEDULE_PORT3_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	2924;"	d
RTL8370_REG_SCHEDULE_PORT3_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	2928;"	d
RTL8370_REG_SCHEDULE_PORT3_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	2932;"	d
RTL8370_REG_SCHEDULE_PORT3_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	2936;"	d
RTL8370_REG_SCHEDULE_PORT4_APR_METER_CTRL0	rtl8370_reg.h	3500;"	d
RTL8370_REG_SCHEDULE_PORT4_APR_METER_CTRL1	rtl8370_reg.h	3512;"	d
RTL8370_REG_SCHEDULE_PORT4_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	2940;"	d
RTL8370_REG_SCHEDULE_PORT4_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	2944;"	d
RTL8370_REG_SCHEDULE_PORT4_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	2948;"	d
RTL8370_REG_SCHEDULE_PORT4_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	2952;"	d
RTL8370_REG_SCHEDULE_PORT4_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	2956;"	d
RTL8370_REG_SCHEDULE_PORT4_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	2960;"	d
RTL8370_REG_SCHEDULE_PORT4_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	2964;"	d
RTL8370_REG_SCHEDULE_PORT4_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	2968;"	d
RTL8370_REG_SCHEDULE_PORT5_APR_METER_CTRL0	rtl8370_reg.h	3520;"	d
RTL8370_REG_SCHEDULE_PORT5_APR_METER_CTRL1	rtl8370_reg.h	3532;"	d
RTL8370_REG_SCHEDULE_PORT5_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	2972;"	d
RTL8370_REG_SCHEDULE_PORT5_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	2976;"	d
RTL8370_REG_SCHEDULE_PORT5_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	2980;"	d
RTL8370_REG_SCHEDULE_PORT5_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	2984;"	d
RTL8370_REG_SCHEDULE_PORT5_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	2988;"	d
RTL8370_REG_SCHEDULE_PORT5_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	2992;"	d
RTL8370_REG_SCHEDULE_PORT5_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	2996;"	d
RTL8370_REG_SCHEDULE_PORT5_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	3000;"	d
RTL8370_REG_SCHEDULE_PORT6_APR_METER_CTRL0	rtl8370_reg.h	3540;"	d
RTL8370_REG_SCHEDULE_PORT6_APR_METER_CTRL1	rtl8370_reg.h	3552;"	d
RTL8370_REG_SCHEDULE_PORT6_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	3004;"	d
RTL8370_REG_SCHEDULE_PORT6_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	3008;"	d
RTL8370_REG_SCHEDULE_PORT6_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	3012;"	d
RTL8370_REG_SCHEDULE_PORT6_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	3016;"	d
RTL8370_REG_SCHEDULE_PORT6_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	3020;"	d
RTL8370_REG_SCHEDULE_PORT6_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	3024;"	d
RTL8370_REG_SCHEDULE_PORT6_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	3028;"	d
RTL8370_REG_SCHEDULE_PORT6_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	3032;"	d
RTL8370_REG_SCHEDULE_PORT7_APR_METER_CTRL0	rtl8370_reg.h	3560;"	d
RTL8370_REG_SCHEDULE_PORT7_APR_METER_CTRL1	rtl8370_reg.h	3572;"	d
RTL8370_REG_SCHEDULE_PORT7_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	3036;"	d
RTL8370_REG_SCHEDULE_PORT7_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	3040;"	d
RTL8370_REG_SCHEDULE_PORT7_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	3044;"	d
RTL8370_REG_SCHEDULE_PORT7_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	3048;"	d
RTL8370_REG_SCHEDULE_PORT7_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	3052;"	d
RTL8370_REG_SCHEDULE_PORT7_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	3056;"	d
RTL8370_REG_SCHEDULE_PORT7_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	3060;"	d
RTL8370_REG_SCHEDULE_PORT7_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	3064;"	d
RTL8370_REG_SCHEDULE_PORT8_APR_METER_CTRL0	rtl8370_reg.h	3580;"	d
RTL8370_REG_SCHEDULE_PORT8_APR_METER_CTRL1	rtl8370_reg.h	3592;"	d
RTL8370_REG_SCHEDULE_PORT8_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	3068;"	d
RTL8370_REG_SCHEDULE_PORT8_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	3072;"	d
RTL8370_REG_SCHEDULE_PORT8_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	3076;"	d
RTL8370_REG_SCHEDULE_PORT8_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	3080;"	d
RTL8370_REG_SCHEDULE_PORT8_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	3084;"	d
RTL8370_REG_SCHEDULE_PORT8_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	3088;"	d
RTL8370_REG_SCHEDULE_PORT8_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	3092;"	d
RTL8370_REG_SCHEDULE_PORT8_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	3096;"	d
RTL8370_REG_SCHEDULE_PORT9_APR_METER_CTRL0	rtl8370_reg.h	3600;"	d
RTL8370_REG_SCHEDULE_PORT9_APR_METER_CTRL1	rtl8370_reg.h	3612;"	d
RTL8370_REG_SCHEDULE_PORT9_QUEUE0_WFQ_WEIGHT	rtl8370_reg.h	3100;"	d
RTL8370_REG_SCHEDULE_PORT9_QUEUE1_WFQ_WEIGHT	rtl8370_reg.h	3104;"	d
RTL8370_REG_SCHEDULE_PORT9_QUEUE2_WFQ_WEIGHT	rtl8370_reg.h	3108;"	d
RTL8370_REG_SCHEDULE_PORT9_QUEUE3_WFQ_WEIGHT	rtl8370_reg.h	3112;"	d
RTL8370_REG_SCHEDULE_PORT9_QUEUE4_WFQ_WEIGHT	rtl8370_reg.h	3116;"	d
RTL8370_REG_SCHEDULE_PORT9_QUEUE5_WFQ_WEIGHT	rtl8370_reg.h	3120;"	d
RTL8370_REG_SCHEDULE_PORT9_QUEUE6_WFQ_WEIGHT	rtl8370_reg.h	3124;"	d
RTL8370_REG_SCHEDULE_PORT9_QUEUE7_WFQ_WEIGHT	rtl8370_reg.h	3128;"	d
RTL8370_REG_SCHEDULE_QUEUE_TYPE_CTRL0	rtl8370_reg.h	2506;"	d
RTL8370_REG_SCHEDULE_QUEUE_TYPE_CTRL1	rtl8370_reg.h	2540;"	d
RTL8370_REG_SCHEDULE_QUEUE_TYPE_CTRL2	rtl8370_reg.h	2574;"	d
RTL8370_REG_SCHEDULE_QUEUE_TYPE_CTRL3	rtl8370_reg.h	2608;"	d
RTL8370_REG_SCHEDULE_QUEUE_TYPE_CTRL4	rtl8370_reg.h	2642;"	d
RTL8370_REG_SCHEDULE_QUEUE_TYPE_CTRL5	rtl8370_reg.h	2676;"	d
RTL8370_REG_SCHEDULE_QUEUE_TYPE_CTRL6	rtl8370_reg.h	2710;"	d
RTL8370_REG_SCHEDULE_QUEUE_TYPE_CTRL7	rtl8370_reg.h	2744;"	d
RTL8370_REG_SCHEDULE_WFQ_BURST_SIZE	rtl8370_reg.h	2504;"	d
RTL8370_REG_SCHEDULE_WFQ_CTRL	rtl8370_reg.h	2498;"	d
RTL8370_REG_SDS0_FORCE_EXT_MAC0	rtl8370_reg.h	15922;"	d
RTL8370_REG_SDS0_FORCE_EXT_MAC1	rtl8370_reg.h	15932;"	d
RTL8370_REG_SDS0_FORCE_EXT_MAC2	rtl8370_reg.h	15942;"	d
RTL8370_REG_SDS0_FORCE_EXT_MAC3	rtl8370_reg.h	15952;"	d
RTL8370_REG_SDS0_REG0	rtl8370_reg.h	18709;"	d
RTL8370_REG_SDS0_REG1	rtl8370_reg.h	18731;"	d
RTL8370_REG_SDS0_REG10	rtl8370_reg.h	18853;"	d
RTL8370_REG_SDS0_REG11	rtl8370_reg.h	18855;"	d
RTL8370_REG_SDS0_REG12	rtl8370_reg.h	18857;"	d
RTL8370_REG_SDS0_REG13	rtl8370_reg.h	18859;"	d
RTL8370_REG_SDS0_REG14	rtl8370_reg.h	18861;"	d
RTL8370_REG_SDS0_REG15	rtl8370_reg.h	18879;"	d
RTL8370_REG_SDS0_REG16	rtl8370_reg.h	18881;"	d
RTL8370_REG_SDS0_REG17	rtl8370_reg.h	18883;"	d
RTL8370_REG_SDS0_REG18	rtl8370_reg.h	18885;"	d
RTL8370_REG_SDS0_REG19	rtl8370_reg.h	18887;"	d
RTL8370_REG_SDS0_REG2	rtl8370_reg.h	18747;"	d
RTL8370_REG_SDS0_REG20	rtl8370_reg.h	18889;"	d
RTL8370_REG_SDS0_REG21	rtl8370_reg.h	18891;"	d
RTL8370_REG_SDS0_REG22	rtl8370_reg.h	18893;"	d
RTL8370_REG_SDS0_REG23	rtl8370_reg.h	18895;"	d
RTL8370_REG_SDS0_REG24	rtl8370_reg.h	18897;"	d
RTL8370_REG_SDS0_REG25	rtl8370_reg.h	18903;"	d
RTL8370_REG_SDS0_REG26	rtl8370_reg.h	18909;"	d
RTL8370_REG_SDS0_REG27	rtl8370_reg.h	18915;"	d
RTL8370_REG_SDS0_REG28	rtl8370_reg.h	18921;"	d
RTL8370_REG_SDS0_REG29	rtl8370_reg.h	18923;"	d
RTL8370_REG_SDS0_REG3	rtl8370_reg.h	18769;"	d
RTL8370_REG_SDS0_REG30	rtl8370_reg.h	18925;"	d
RTL8370_REG_SDS0_REG4	rtl8370_reg.h	18775;"	d
RTL8370_REG_SDS0_REG5	rtl8370_reg.h	18799;"	d
RTL8370_REG_SDS0_REG6	rtl8370_reg.h	18817;"	d
RTL8370_REG_SDS0_REG7	rtl8370_reg.h	18839;"	d
RTL8370_REG_SDS0_REG8	rtl8370_reg.h	18849;"	d
RTL8370_REG_SDS0_REG9	rtl8370_reg.h	18851;"	d
RTL8370_REG_SDS1_FORCE_EXT_MAC4	rtl8370_reg.h	15962;"	d
RTL8370_REG_SDS1_FORCE_EXT_MAC5	rtl8370_reg.h	15972;"	d
RTL8370_REG_SDS1_FORCE_EXT_MAC6	rtl8370_reg.h	15982;"	d
RTL8370_REG_SDS1_FORCE_EXT_MAC7	rtl8370_reg.h	15992;"	d
RTL8370_REG_SDS1_REG0	rtl8370_reg.h	18933;"	d
RTL8370_REG_SDS1_REG1	rtl8370_reg.h	18955;"	d
RTL8370_REG_SDS1_REG10	rtl8370_reg.h	19077;"	d
RTL8370_REG_SDS1_REG11	rtl8370_reg.h	19079;"	d
RTL8370_REG_SDS1_REG12	rtl8370_reg.h	19081;"	d
RTL8370_REG_SDS1_REG13	rtl8370_reg.h	19083;"	d
RTL8370_REG_SDS1_REG14	rtl8370_reg.h	19085;"	d
RTL8370_REG_SDS1_REG15	rtl8370_reg.h	19097;"	d
RTL8370_REG_SDS1_REG16	rtl8370_reg.h	19099;"	d
RTL8370_REG_SDS1_REG17	rtl8370_reg.h	19101;"	d
RTL8370_REG_SDS1_REG18	rtl8370_reg.h	19103;"	d
RTL8370_REG_SDS1_REG19	rtl8370_reg.h	19105;"	d
RTL8370_REG_SDS1_REG2	rtl8370_reg.h	18971;"	d
RTL8370_REG_SDS1_REG20	rtl8370_reg.h	19107;"	d
RTL8370_REG_SDS1_REG21	rtl8370_reg.h	19109;"	d
RTL8370_REG_SDS1_REG22	rtl8370_reg.h	19111;"	d
RTL8370_REG_SDS1_REG23	rtl8370_reg.h	19113;"	d
RTL8370_REG_SDS1_REG24	rtl8370_reg.h	19115;"	d
RTL8370_REG_SDS1_REG25	rtl8370_reg.h	19121;"	d
RTL8370_REG_SDS1_REG26	rtl8370_reg.h	19127;"	d
RTL8370_REG_SDS1_REG27	rtl8370_reg.h	19133;"	d
RTL8370_REG_SDS1_REG28	rtl8370_reg.h	19137;"	d
RTL8370_REG_SDS1_REG29	rtl8370_reg.h	19139;"	d
RTL8370_REG_SDS1_REG3	rtl8370_reg.h	18993;"	d
RTL8370_REG_SDS1_REG30	rtl8370_reg.h	19141;"	d
RTL8370_REG_SDS1_REG4	rtl8370_reg.h	18999;"	d
RTL8370_REG_SDS1_REG5	rtl8370_reg.h	19023;"	d
RTL8370_REG_SDS1_REG6	rtl8370_reg.h	19041;"	d
RTL8370_REG_SDS1_REG7	rtl8370_reg.h	19063;"	d
RTL8370_REG_SDS1_REG8	rtl8370_reg.h	19073;"	d
RTL8370_REG_SDS1_REG9	rtl8370_reg.h	19075;"	d
RTL8370_REG_SDSACK_TIMEOUT	rtl8370_reg.h	16048;"	d
RTL8370_REG_SEL_CFG	rtl8370_reg.h	15172;"	d
RTL8370_REG_SEL_RTCT_PARA	rtl8370_reg.h	18585;"	d
RTL8370_REG_SLF_IF	rtl8370_reg.h	15734;"	d
RTL8370_REG_SOURCE_PORT_BLOCK	rtl8370_reg.h	8174;"	d
RTL8370_REG_SPECIAL_CONGEST_INDICATOR	rtl8370_reg.h	14372;"	d
RTL8370_REG_SPEED_CHANGE_INDICATOR	rtl8370_reg.h	14370;"	d
RTL8370_REG_STORM_BCAST	rtl8370_reg.h	9374;"	d
RTL8370_REG_STORM_BCAST_METER_CRTL0	rtl8370_reg.h	9382;"	d
RTL8370_REG_STORM_BCAST_METER_CRTL1	rtl8370_reg.h	9388;"	d
RTL8370_REG_STORM_BCAST_METER_CRTL2	rtl8370_reg.h	9394;"	d
RTL8370_REG_STORM_BCAST_METER_CRTL3	rtl8370_reg.h	9400;"	d
RTL8370_REG_STORM_BCAST_METER_CRTL4	rtl8370_reg.h	9406;"	d
RTL8370_REG_STORM_BCAST_METER_CRTL5	rtl8370_reg.h	9412;"	d
RTL8370_REG_STORM_BCAST_METER_CRTL6	rtl8370_reg.h	9418;"	d
RTL8370_REG_STORM_BCAST_METER_CRTL7	rtl8370_reg.h	9424;"	d
RTL8370_REG_STORM_MCAST	rtl8370_reg.h	9376;"	d
RTL8370_REG_STORM_MCAST_METER_CRTL0	rtl8370_reg.h	9430;"	d
RTL8370_REG_STORM_MCAST_METER_CRTL1	rtl8370_reg.h	9436;"	d
RTL8370_REG_STORM_MCAST_METER_CRTL2	rtl8370_reg.h	9442;"	d
RTL8370_REG_STORM_MCAST_METER_CRTL3	rtl8370_reg.h	9448;"	d
RTL8370_REG_STORM_MCAST_METER_CRTL4	rtl8370_reg.h	9454;"	d
RTL8370_REG_STORM_MCAST_METER_CRTL5	rtl8370_reg.h	9460;"	d
RTL8370_REG_STORM_MCAST_METER_CRTL6	rtl8370_reg.h	9466;"	d
RTL8370_REG_STORM_MCAST_METER_CRTL7	rtl8370_reg.h	9472;"	d
RTL8370_REG_STORM_UNDA_METER_CRTL0	rtl8370_reg.h	9478;"	d
RTL8370_REG_STORM_UNDA_METER_CRTL1	rtl8370_reg.h	9484;"	d
RTL8370_REG_STORM_UNDA_METER_CRTL2	rtl8370_reg.h	9490;"	d
RTL8370_REG_STORM_UNDA_METER_CRTL3	rtl8370_reg.h	9496;"	d
RTL8370_REG_STORM_UNDA_METER_CRTL4	rtl8370_reg.h	9502;"	d
RTL8370_REG_STORM_UNDA_METER_CRTL5	rtl8370_reg.h	9508;"	d
RTL8370_REG_STORM_UNDA_METER_CRTL6	rtl8370_reg.h	9514;"	d
RTL8370_REG_STORM_UNDA_METER_CRTL7	rtl8370_reg.h	9520;"	d
RTL8370_REG_STORM_UNKOWN_MCAST	rtl8370_reg.h	9380;"	d
RTL8370_REG_STORM_UNKOWN_UCAST	rtl8370_reg.h	9378;"	d
RTL8370_REG_STORM_UNMC_METER_CRTL0	rtl8370_reg.h	9526;"	d
RTL8370_REG_STORM_UNMC_METER_CRTL1	rtl8370_reg.h	9532;"	d
RTL8370_REG_STORM_UNMC_METER_CRTL2	rtl8370_reg.h	9538;"	d
RTL8370_REG_STORM_UNMC_METER_CRTL3	rtl8370_reg.h	9544;"	d
RTL8370_REG_STORM_UNMC_METER_CRTL4	rtl8370_reg.h	9550;"	d
RTL8370_REG_STORM_UNMC_METER_CRTL5	rtl8370_reg.h	9556;"	d
RTL8370_REG_STORM_UNMC_METER_CRTL6	rtl8370_reg.h	9562;"	d
RTL8370_REG_STORM_UNMC_METER_CRTL7	rtl8370_reg.h	9568;"	d
RTL8370_REG_STS_BIST_DONE	rtl8370_reg.h	15354;"	d
RTL8370_REG_SVLAN_C2SCFG0_CTRL0	rtl8370_reg.h	11690;"	d
RTL8370_REG_SVLAN_C2SCFG0_CTRL1	rtl8370_reg.h	11694;"	d
RTL8370_REG_SVLAN_C2SCFG0_CTRL2	rtl8370_reg.h	11696;"	d
RTL8370_REG_SVLAN_C2SCFG100_CTRL0	rtl8370_reg.h	12690;"	d
RTL8370_REG_SVLAN_C2SCFG100_CTRL1	rtl8370_reg.h	12694;"	d
RTL8370_REG_SVLAN_C2SCFG100_CTRL2	rtl8370_reg.h	12696;"	d
RTL8370_REG_SVLAN_C2SCFG101_CTRL0	rtl8370_reg.h	12700;"	d
RTL8370_REG_SVLAN_C2SCFG101_CTRL1	rtl8370_reg.h	12704;"	d
RTL8370_REG_SVLAN_C2SCFG101_CTRL2	rtl8370_reg.h	12706;"	d
RTL8370_REG_SVLAN_C2SCFG102_CTRL0	rtl8370_reg.h	12710;"	d
RTL8370_REG_SVLAN_C2SCFG102_CTRL1	rtl8370_reg.h	12714;"	d
RTL8370_REG_SVLAN_C2SCFG102_CTRL2	rtl8370_reg.h	12716;"	d
RTL8370_REG_SVLAN_C2SCFG103_CTRL0	rtl8370_reg.h	12720;"	d
RTL8370_REG_SVLAN_C2SCFG103_CTRL1	rtl8370_reg.h	12724;"	d
RTL8370_REG_SVLAN_C2SCFG103_CTRL2	rtl8370_reg.h	12726;"	d
RTL8370_REG_SVLAN_C2SCFG104_CTRL0	rtl8370_reg.h	12730;"	d
RTL8370_REG_SVLAN_C2SCFG104_CTRL1	rtl8370_reg.h	12734;"	d
RTL8370_REG_SVLAN_C2SCFG104_CTRL2	rtl8370_reg.h	12736;"	d
RTL8370_REG_SVLAN_C2SCFG105_CTRL0	rtl8370_reg.h	12740;"	d
RTL8370_REG_SVLAN_C2SCFG105_CTRL1	rtl8370_reg.h	12744;"	d
RTL8370_REG_SVLAN_C2SCFG105_CTRL2	rtl8370_reg.h	12746;"	d
RTL8370_REG_SVLAN_C2SCFG106_CTRL0	rtl8370_reg.h	12750;"	d
RTL8370_REG_SVLAN_C2SCFG106_CTRL1	rtl8370_reg.h	12754;"	d
RTL8370_REG_SVLAN_C2SCFG106_CTRL2	rtl8370_reg.h	12756;"	d
RTL8370_REG_SVLAN_C2SCFG107_CTRL0	rtl8370_reg.h	12760;"	d
RTL8370_REG_SVLAN_C2SCFG107_CTRL1	rtl8370_reg.h	12764;"	d
RTL8370_REG_SVLAN_C2SCFG107_CTRL2	rtl8370_reg.h	12766;"	d
RTL8370_REG_SVLAN_C2SCFG108_CTRL0	rtl8370_reg.h	12770;"	d
RTL8370_REG_SVLAN_C2SCFG108_CTRL1	rtl8370_reg.h	12774;"	d
RTL8370_REG_SVLAN_C2SCFG108_CTRL2	rtl8370_reg.h	12776;"	d
RTL8370_REG_SVLAN_C2SCFG109_CTRL0	rtl8370_reg.h	12780;"	d
RTL8370_REG_SVLAN_C2SCFG109_CTRL1	rtl8370_reg.h	12784;"	d
RTL8370_REG_SVLAN_C2SCFG109_CTRL2	rtl8370_reg.h	12786;"	d
RTL8370_REG_SVLAN_C2SCFG10_CTRL0	rtl8370_reg.h	11790;"	d
RTL8370_REG_SVLAN_C2SCFG10_CTRL1	rtl8370_reg.h	11794;"	d
RTL8370_REG_SVLAN_C2SCFG10_CTRL2	rtl8370_reg.h	11796;"	d
RTL8370_REG_SVLAN_C2SCFG110_CTRL0	rtl8370_reg.h	12790;"	d
RTL8370_REG_SVLAN_C2SCFG110_CTRL1	rtl8370_reg.h	12794;"	d
RTL8370_REG_SVLAN_C2SCFG110_CTRL2	rtl8370_reg.h	12796;"	d
RTL8370_REG_SVLAN_C2SCFG111_CTRL0	rtl8370_reg.h	12800;"	d
RTL8370_REG_SVLAN_C2SCFG111_CTRL1	rtl8370_reg.h	12804;"	d
RTL8370_REG_SVLAN_C2SCFG111_CTRL2	rtl8370_reg.h	12806;"	d
RTL8370_REG_SVLAN_C2SCFG112_CTRL0	rtl8370_reg.h	12810;"	d
RTL8370_REG_SVLAN_C2SCFG112_CTRL1	rtl8370_reg.h	12814;"	d
RTL8370_REG_SVLAN_C2SCFG112_CTRL2	rtl8370_reg.h	12816;"	d
RTL8370_REG_SVLAN_C2SCFG113_CTRL0	rtl8370_reg.h	12820;"	d
RTL8370_REG_SVLAN_C2SCFG113_CTRL1	rtl8370_reg.h	12824;"	d
RTL8370_REG_SVLAN_C2SCFG113_CTRL2	rtl8370_reg.h	12826;"	d
RTL8370_REG_SVLAN_C2SCFG114_CTRL0	rtl8370_reg.h	12830;"	d
RTL8370_REG_SVLAN_C2SCFG114_CTRL1	rtl8370_reg.h	12834;"	d
RTL8370_REG_SVLAN_C2SCFG114_CTRL2	rtl8370_reg.h	12836;"	d
RTL8370_REG_SVLAN_C2SCFG115_CTRL0	rtl8370_reg.h	12840;"	d
RTL8370_REG_SVLAN_C2SCFG115_CTRL1	rtl8370_reg.h	12844;"	d
RTL8370_REG_SVLAN_C2SCFG115_CTRL2	rtl8370_reg.h	12846;"	d
RTL8370_REG_SVLAN_C2SCFG116_CTRL0	rtl8370_reg.h	12850;"	d
RTL8370_REG_SVLAN_C2SCFG116_CTRL1	rtl8370_reg.h	12854;"	d
RTL8370_REG_SVLAN_C2SCFG116_CTRL2	rtl8370_reg.h	12856;"	d
RTL8370_REG_SVLAN_C2SCFG117_CTRL0	rtl8370_reg.h	12860;"	d
RTL8370_REG_SVLAN_C2SCFG117_CTRL1	rtl8370_reg.h	12864;"	d
RTL8370_REG_SVLAN_C2SCFG117_CTRL2	rtl8370_reg.h	12866;"	d
RTL8370_REG_SVLAN_C2SCFG118_CTRL0	rtl8370_reg.h	12870;"	d
RTL8370_REG_SVLAN_C2SCFG118_CTRL1	rtl8370_reg.h	12874;"	d
RTL8370_REG_SVLAN_C2SCFG118_CTRL2	rtl8370_reg.h	12876;"	d
RTL8370_REG_SVLAN_C2SCFG119_CTRL0	rtl8370_reg.h	12880;"	d
RTL8370_REG_SVLAN_C2SCFG119_CTRL1	rtl8370_reg.h	12884;"	d
RTL8370_REG_SVLAN_C2SCFG119_CTRL2	rtl8370_reg.h	12886;"	d
RTL8370_REG_SVLAN_C2SCFG11_CTRL0	rtl8370_reg.h	11800;"	d
RTL8370_REG_SVLAN_C2SCFG11_CTRL1	rtl8370_reg.h	11804;"	d
RTL8370_REG_SVLAN_C2SCFG11_CTRL2	rtl8370_reg.h	11806;"	d
RTL8370_REG_SVLAN_C2SCFG120_CTRL0	rtl8370_reg.h	12890;"	d
RTL8370_REG_SVLAN_C2SCFG120_CTRL1	rtl8370_reg.h	12894;"	d
RTL8370_REG_SVLAN_C2SCFG120_CTRL2	rtl8370_reg.h	12896;"	d
RTL8370_REG_SVLAN_C2SCFG121_CTRL0	rtl8370_reg.h	12900;"	d
RTL8370_REG_SVLAN_C2SCFG121_CTRL1	rtl8370_reg.h	12904;"	d
RTL8370_REG_SVLAN_C2SCFG121_CTRL2	rtl8370_reg.h	12906;"	d
RTL8370_REG_SVLAN_C2SCFG122_CTRL0	rtl8370_reg.h	12910;"	d
RTL8370_REG_SVLAN_C2SCFG122_CTRL1	rtl8370_reg.h	12914;"	d
RTL8370_REG_SVLAN_C2SCFG122_CTRL2	rtl8370_reg.h	12916;"	d
RTL8370_REG_SVLAN_C2SCFG123_CTRL0	rtl8370_reg.h	12920;"	d
RTL8370_REG_SVLAN_C2SCFG123_CTRL1	rtl8370_reg.h	12924;"	d
RTL8370_REG_SVLAN_C2SCFG123_CTRL2	rtl8370_reg.h	12926;"	d
RTL8370_REG_SVLAN_C2SCFG124_CTRL0	rtl8370_reg.h	12930;"	d
RTL8370_REG_SVLAN_C2SCFG124_CTRL1	rtl8370_reg.h	12934;"	d
RTL8370_REG_SVLAN_C2SCFG124_CTRL2	rtl8370_reg.h	12936;"	d
RTL8370_REG_SVLAN_C2SCFG125_CTRL0	rtl8370_reg.h	12940;"	d
RTL8370_REG_SVLAN_C2SCFG125_CTRL1	rtl8370_reg.h	12944;"	d
RTL8370_REG_SVLAN_C2SCFG125_CTRL2	rtl8370_reg.h	12946;"	d
RTL8370_REG_SVLAN_C2SCFG126_CTRL0	rtl8370_reg.h	12950;"	d
RTL8370_REG_SVLAN_C2SCFG126_CTRL1	rtl8370_reg.h	12954;"	d
RTL8370_REG_SVLAN_C2SCFG126_CTRL2	rtl8370_reg.h	12956;"	d
RTL8370_REG_SVLAN_C2SCFG127_CTRL0	rtl8370_reg.h	12960;"	d
RTL8370_REG_SVLAN_C2SCFG127_CTRL1	rtl8370_reg.h	12964;"	d
RTL8370_REG_SVLAN_C2SCFG127_CTRL2	rtl8370_reg.h	12966;"	d
RTL8370_REG_SVLAN_C2SCFG12_CTRL0	rtl8370_reg.h	11810;"	d
RTL8370_REG_SVLAN_C2SCFG12_CTRL1	rtl8370_reg.h	11814;"	d
RTL8370_REG_SVLAN_C2SCFG12_CTRL2	rtl8370_reg.h	11816;"	d
RTL8370_REG_SVLAN_C2SCFG13_CTRL0	rtl8370_reg.h	11820;"	d
RTL8370_REG_SVLAN_C2SCFG13_CTRL1	rtl8370_reg.h	11824;"	d
RTL8370_REG_SVLAN_C2SCFG13_CTRL2	rtl8370_reg.h	11826;"	d
RTL8370_REG_SVLAN_C2SCFG14_CTRL0	rtl8370_reg.h	11830;"	d
RTL8370_REG_SVLAN_C2SCFG14_CTRL1	rtl8370_reg.h	11834;"	d
RTL8370_REG_SVLAN_C2SCFG14_CTRL2	rtl8370_reg.h	11836;"	d
RTL8370_REG_SVLAN_C2SCFG15_CTRL0	rtl8370_reg.h	11840;"	d
RTL8370_REG_SVLAN_C2SCFG15_CTRL1	rtl8370_reg.h	11844;"	d
RTL8370_REG_SVLAN_C2SCFG15_CTRL2	rtl8370_reg.h	11846;"	d
RTL8370_REG_SVLAN_C2SCFG16_CTRL0	rtl8370_reg.h	11850;"	d
RTL8370_REG_SVLAN_C2SCFG16_CTRL1	rtl8370_reg.h	11854;"	d
RTL8370_REG_SVLAN_C2SCFG16_CTRL2	rtl8370_reg.h	11856;"	d
RTL8370_REG_SVLAN_C2SCFG17_CTRL0	rtl8370_reg.h	11860;"	d
RTL8370_REG_SVLAN_C2SCFG17_CTRL1	rtl8370_reg.h	11864;"	d
RTL8370_REG_SVLAN_C2SCFG17_CTRL2	rtl8370_reg.h	11866;"	d
RTL8370_REG_SVLAN_C2SCFG18_CTRL0	rtl8370_reg.h	11870;"	d
RTL8370_REG_SVLAN_C2SCFG18_CTRL1	rtl8370_reg.h	11874;"	d
RTL8370_REG_SVLAN_C2SCFG18_CTRL2	rtl8370_reg.h	11876;"	d
RTL8370_REG_SVLAN_C2SCFG19_CTRL0	rtl8370_reg.h	11880;"	d
RTL8370_REG_SVLAN_C2SCFG19_CTRL1	rtl8370_reg.h	11884;"	d
RTL8370_REG_SVLAN_C2SCFG19_CTRL2	rtl8370_reg.h	11886;"	d
RTL8370_REG_SVLAN_C2SCFG1_CTRL0	rtl8370_reg.h	11700;"	d
RTL8370_REG_SVLAN_C2SCFG1_CTRL1	rtl8370_reg.h	11704;"	d
RTL8370_REG_SVLAN_C2SCFG1_CTRL2	rtl8370_reg.h	11706;"	d
RTL8370_REG_SVLAN_C2SCFG20_CTRL0	rtl8370_reg.h	11890;"	d
RTL8370_REG_SVLAN_C2SCFG20_CTRL1	rtl8370_reg.h	11894;"	d
RTL8370_REG_SVLAN_C2SCFG20_CTRL2	rtl8370_reg.h	11896;"	d
RTL8370_REG_SVLAN_C2SCFG21_CTRL0	rtl8370_reg.h	11900;"	d
RTL8370_REG_SVLAN_C2SCFG21_CTRL1	rtl8370_reg.h	11904;"	d
RTL8370_REG_SVLAN_C2SCFG21_CTRL2	rtl8370_reg.h	11906;"	d
RTL8370_REG_SVLAN_C2SCFG22_CTRL0	rtl8370_reg.h	11910;"	d
RTL8370_REG_SVLAN_C2SCFG22_CTRL1	rtl8370_reg.h	11914;"	d
RTL8370_REG_SVLAN_C2SCFG22_CTRL2	rtl8370_reg.h	11916;"	d
RTL8370_REG_SVLAN_C2SCFG23_CTRL0	rtl8370_reg.h	11920;"	d
RTL8370_REG_SVLAN_C2SCFG23_CTRL1	rtl8370_reg.h	11924;"	d
RTL8370_REG_SVLAN_C2SCFG23_CTRL2	rtl8370_reg.h	11926;"	d
RTL8370_REG_SVLAN_C2SCFG24_CTRL0	rtl8370_reg.h	11930;"	d
RTL8370_REG_SVLAN_C2SCFG24_CTRL1	rtl8370_reg.h	11934;"	d
RTL8370_REG_SVLAN_C2SCFG24_CTRL2	rtl8370_reg.h	11936;"	d
RTL8370_REG_SVLAN_C2SCFG25_CTRL0	rtl8370_reg.h	11940;"	d
RTL8370_REG_SVLAN_C2SCFG25_CTRL1	rtl8370_reg.h	11944;"	d
RTL8370_REG_SVLAN_C2SCFG25_CTRL2	rtl8370_reg.h	11946;"	d
RTL8370_REG_SVLAN_C2SCFG26_CTRL0	rtl8370_reg.h	11950;"	d
RTL8370_REG_SVLAN_C2SCFG26_CTRL1	rtl8370_reg.h	11954;"	d
RTL8370_REG_SVLAN_C2SCFG26_CTRL2	rtl8370_reg.h	11956;"	d
RTL8370_REG_SVLAN_C2SCFG27_CTRL0	rtl8370_reg.h	11960;"	d
RTL8370_REG_SVLAN_C2SCFG27_CTRL1	rtl8370_reg.h	11964;"	d
RTL8370_REG_SVLAN_C2SCFG27_CTRL2	rtl8370_reg.h	11966;"	d
RTL8370_REG_SVLAN_C2SCFG28_CTRL0	rtl8370_reg.h	11970;"	d
RTL8370_REG_SVLAN_C2SCFG28_CTRL1	rtl8370_reg.h	11974;"	d
RTL8370_REG_SVLAN_C2SCFG28_CTRL2	rtl8370_reg.h	11976;"	d
RTL8370_REG_SVLAN_C2SCFG29_CTRL0	rtl8370_reg.h	11980;"	d
RTL8370_REG_SVLAN_C2SCFG29_CTRL1	rtl8370_reg.h	11984;"	d
RTL8370_REG_SVLAN_C2SCFG29_CTRL2	rtl8370_reg.h	11986;"	d
RTL8370_REG_SVLAN_C2SCFG2_CTRL0	rtl8370_reg.h	11710;"	d
RTL8370_REG_SVLAN_C2SCFG2_CTRL1	rtl8370_reg.h	11714;"	d
RTL8370_REG_SVLAN_C2SCFG2_CTRL2	rtl8370_reg.h	11716;"	d
RTL8370_REG_SVLAN_C2SCFG30_CTRL0	rtl8370_reg.h	11990;"	d
RTL8370_REG_SVLAN_C2SCFG30_CTRL1	rtl8370_reg.h	11994;"	d
RTL8370_REG_SVLAN_C2SCFG30_CTRL2	rtl8370_reg.h	11996;"	d
RTL8370_REG_SVLAN_C2SCFG31_CTRL0	rtl8370_reg.h	12000;"	d
RTL8370_REG_SVLAN_C2SCFG31_CTRL1	rtl8370_reg.h	12004;"	d
RTL8370_REG_SVLAN_C2SCFG31_CTRL2	rtl8370_reg.h	12006;"	d
RTL8370_REG_SVLAN_C2SCFG32_CTRL0	rtl8370_reg.h	12010;"	d
RTL8370_REG_SVLAN_C2SCFG32_CTRL1	rtl8370_reg.h	12014;"	d
RTL8370_REG_SVLAN_C2SCFG32_CTRL2	rtl8370_reg.h	12016;"	d
RTL8370_REG_SVLAN_C2SCFG33_CTRL0	rtl8370_reg.h	12020;"	d
RTL8370_REG_SVLAN_C2SCFG33_CTRL1	rtl8370_reg.h	12024;"	d
RTL8370_REG_SVLAN_C2SCFG33_CTRL2	rtl8370_reg.h	12026;"	d
RTL8370_REG_SVLAN_C2SCFG34_CTRL0	rtl8370_reg.h	12030;"	d
RTL8370_REG_SVLAN_C2SCFG34_CTRL1	rtl8370_reg.h	12034;"	d
RTL8370_REG_SVLAN_C2SCFG34_CTRL2	rtl8370_reg.h	12036;"	d
RTL8370_REG_SVLAN_C2SCFG35_CTRL0	rtl8370_reg.h	12040;"	d
RTL8370_REG_SVLAN_C2SCFG35_CTRL1	rtl8370_reg.h	12044;"	d
RTL8370_REG_SVLAN_C2SCFG35_CTRL2	rtl8370_reg.h	12046;"	d
RTL8370_REG_SVLAN_C2SCFG36_CTRL0	rtl8370_reg.h	12050;"	d
RTL8370_REG_SVLAN_C2SCFG36_CTRL1	rtl8370_reg.h	12054;"	d
RTL8370_REG_SVLAN_C2SCFG36_CTRL2	rtl8370_reg.h	12056;"	d
RTL8370_REG_SVLAN_C2SCFG37_CTRL0	rtl8370_reg.h	12060;"	d
RTL8370_REG_SVLAN_C2SCFG37_CTRL1	rtl8370_reg.h	12064;"	d
RTL8370_REG_SVLAN_C2SCFG37_CTRL2	rtl8370_reg.h	12066;"	d
RTL8370_REG_SVLAN_C2SCFG38_CTRL0	rtl8370_reg.h	12070;"	d
RTL8370_REG_SVLAN_C2SCFG38_CTRL1	rtl8370_reg.h	12074;"	d
RTL8370_REG_SVLAN_C2SCFG38_CTRL2	rtl8370_reg.h	12076;"	d
RTL8370_REG_SVLAN_C2SCFG39_CTRL0	rtl8370_reg.h	12080;"	d
RTL8370_REG_SVLAN_C2SCFG39_CTRL1	rtl8370_reg.h	12084;"	d
RTL8370_REG_SVLAN_C2SCFG39_CTRL2	rtl8370_reg.h	12086;"	d
RTL8370_REG_SVLAN_C2SCFG3_CTRL0	rtl8370_reg.h	11720;"	d
RTL8370_REG_SVLAN_C2SCFG3_CTRL1	rtl8370_reg.h	11724;"	d
RTL8370_REG_SVLAN_C2SCFG3_CTRL2	rtl8370_reg.h	11726;"	d
RTL8370_REG_SVLAN_C2SCFG40_CTRL0	rtl8370_reg.h	12090;"	d
RTL8370_REG_SVLAN_C2SCFG40_CTRL1	rtl8370_reg.h	12094;"	d
RTL8370_REG_SVLAN_C2SCFG40_CTRL2	rtl8370_reg.h	12096;"	d
RTL8370_REG_SVLAN_C2SCFG41_CTRL0	rtl8370_reg.h	12100;"	d
RTL8370_REG_SVLAN_C2SCFG41_CTRL1	rtl8370_reg.h	12104;"	d
RTL8370_REG_SVLAN_C2SCFG41_CTRL2	rtl8370_reg.h	12106;"	d
RTL8370_REG_SVLAN_C2SCFG42_CTRL0	rtl8370_reg.h	12110;"	d
RTL8370_REG_SVLAN_C2SCFG42_CTRL1	rtl8370_reg.h	12114;"	d
RTL8370_REG_SVLAN_C2SCFG42_CTRL2	rtl8370_reg.h	12116;"	d
RTL8370_REG_SVLAN_C2SCFG43_CTRL0	rtl8370_reg.h	12120;"	d
RTL8370_REG_SVLAN_C2SCFG43_CTRL1	rtl8370_reg.h	12124;"	d
RTL8370_REG_SVLAN_C2SCFG43_CTRL2	rtl8370_reg.h	12126;"	d
RTL8370_REG_SVLAN_C2SCFG44_CTRL0	rtl8370_reg.h	12130;"	d
RTL8370_REG_SVLAN_C2SCFG44_CTRL1	rtl8370_reg.h	12134;"	d
RTL8370_REG_SVLAN_C2SCFG44_CTRL2	rtl8370_reg.h	12136;"	d
RTL8370_REG_SVLAN_C2SCFG45_CTRL0	rtl8370_reg.h	12140;"	d
RTL8370_REG_SVLAN_C2SCFG45_CTRL1	rtl8370_reg.h	12144;"	d
RTL8370_REG_SVLAN_C2SCFG45_CTRL2	rtl8370_reg.h	12146;"	d
RTL8370_REG_SVLAN_C2SCFG46_CTRL0	rtl8370_reg.h	12150;"	d
RTL8370_REG_SVLAN_C2SCFG46_CTRL1	rtl8370_reg.h	12154;"	d
RTL8370_REG_SVLAN_C2SCFG46_CTRL2	rtl8370_reg.h	12156;"	d
RTL8370_REG_SVLAN_C2SCFG47_CTRL0	rtl8370_reg.h	12160;"	d
RTL8370_REG_SVLAN_C2SCFG47_CTRL1	rtl8370_reg.h	12164;"	d
RTL8370_REG_SVLAN_C2SCFG47_CTRL2	rtl8370_reg.h	12166;"	d
RTL8370_REG_SVLAN_C2SCFG48_CTRL0	rtl8370_reg.h	12170;"	d
RTL8370_REG_SVLAN_C2SCFG48_CTRL1	rtl8370_reg.h	12174;"	d
RTL8370_REG_SVLAN_C2SCFG48_CTRL2	rtl8370_reg.h	12176;"	d
RTL8370_REG_SVLAN_C2SCFG49_CTRL0	rtl8370_reg.h	12180;"	d
RTL8370_REG_SVLAN_C2SCFG49_CTRL1	rtl8370_reg.h	12184;"	d
RTL8370_REG_SVLAN_C2SCFG49_CTRL2	rtl8370_reg.h	12186;"	d
RTL8370_REG_SVLAN_C2SCFG4_CTRL0	rtl8370_reg.h	11730;"	d
RTL8370_REG_SVLAN_C2SCFG4_CTRL1	rtl8370_reg.h	11734;"	d
RTL8370_REG_SVLAN_C2SCFG4_CTRL2	rtl8370_reg.h	11736;"	d
RTL8370_REG_SVLAN_C2SCFG50_CTRL0	rtl8370_reg.h	12190;"	d
RTL8370_REG_SVLAN_C2SCFG50_CTRL1	rtl8370_reg.h	12194;"	d
RTL8370_REG_SVLAN_C2SCFG50_CTRL2	rtl8370_reg.h	12196;"	d
RTL8370_REG_SVLAN_C2SCFG51_CTRL0	rtl8370_reg.h	12200;"	d
RTL8370_REG_SVLAN_C2SCFG51_CTRL1	rtl8370_reg.h	12204;"	d
RTL8370_REG_SVLAN_C2SCFG51_CTRL2	rtl8370_reg.h	12206;"	d
RTL8370_REG_SVLAN_C2SCFG52_CTRL0	rtl8370_reg.h	12210;"	d
RTL8370_REG_SVLAN_C2SCFG52_CTRL1	rtl8370_reg.h	12214;"	d
RTL8370_REG_SVLAN_C2SCFG52_CTRL2	rtl8370_reg.h	12216;"	d
RTL8370_REG_SVLAN_C2SCFG53_CTRL0	rtl8370_reg.h	12220;"	d
RTL8370_REG_SVLAN_C2SCFG53_CTRL1	rtl8370_reg.h	12224;"	d
RTL8370_REG_SVLAN_C2SCFG53_CTRL2	rtl8370_reg.h	12226;"	d
RTL8370_REG_SVLAN_C2SCFG54_CTRL0	rtl8370_reg.h	12230;"	d
RTL8370_REG_SVLAN_C2SCFG54_CTRL1	rtl8370_reg.h	12234;"	d
RTL8370_REG_SVLAN_C2SCFG54_CTRL2	rtl8370_reg.h	12236;"	d
RTL8370_REG_SVLAN_C2SCFG55_CTRL0	rtl8370_reg.h	12240;"	d
RTL8370_REG_SVLAN_C2SCFG55_CTRL1	rtl8370_reg.h	12244;"	d
RTL8370_REG_SVLAN_C2SCFG55_CTRL2	rtl8370_reg.h	12246;"	d
RTL8370_REG_SVLAN_C2SCFG56_CTRL0	rtl8370_reg.h	12250;"	d
RTL8370_REG_SVLAN_C2SCFG56_CTRL1	rtl8370_reg.h	12254;"	d
RTL8370_REG_SVLAN_C2SCFG56_CTRL2	rtl8370_reg.h	12256;"	d
RTL8370_REG_SVLAN_C2SCFG57_CTRL0	rtl8370_reg.h	12260;"	d
RTL8370_REG_SVLAN_C2SCFG57_CTRL1	rtl8370_reg.h	12264;"	d
RTL8370_REG_SVLAN_C2SCFG57_CTRL2	rtl8370_reg.h	12266;"	d
RTL8370_REG_SVLAN_C2SCFG58_CTRL0	rtl8370_reg.h	12270;"	d
RTL8370_REG_SVLAN_C2SCFG58_CTRL1	rtl8370_reg.h	12274;"	d
RTL8370_REG_SVLAN_C2SCFG58_CTRL2	rtl8370_reg.h	12276;"	d
RTL8370_REG_SVLAN_C2SCFG59_CTRL0	rtl8370_reg.h	12280;"	d
RTL8370_REG_SVLAN_C2SCFG59_CTRL1	rtl8370_reg.h	12284;"	d
RTL8370_REG_SVLAN_C2SCFG59_CTRL2	rtl8370_reg.h	12286;"	d
RTL8370_REG_SVLAN_C2SCFG5_CTRL0	rtl8370_reg.h	11740;"	d
RTL8370_REG_SVLAN_C2SCFG5_CTRL1	rtl8370_reg.h	11744;"	d
RTL8370_REG_SVLAN_C2SCFG5_CTRL2	rtl8370_reg.h	11746;"	d
RTL8370_REG_SVLAN_C2SCFG60_CTRL0	rtl8370_reg.h	12290;"	d
RTL8370_REG_SVLAN_C2SCFG60_CTRL1	rtl8370_reg.h	12294;"	d
RTL8370_REG_SVLAN_C2SCFG60_CTRL2	rtl8370_reg.h	12296;"	d
RTL8370_REG_SVLAN_C2SCFG61_CTRL0	rtl8370_reg.h	12300;"	d
RTL8370_REG_SVLAN_C2SCFG61_CTRL1	rtl8370_reg.h	12304;"	d
RTL8370_REG_SVLAN_C2SCFG61_CTRL2	rtl8370_reg.h	12306;"	d
RTL8370_REG_SVLAN_C2SCFG62_CTRL0	rtl8370_reg.h	12310;"	d
RTL8370_REG_SVLAN_C2SCFG62_CTRL1	rtl8370_reg.h	12314;"	d
RTL8370_REG_SVLAN_C2SCFG62_CTRL2	rtl8370_reg.h	12316;"	d
RTL8370_REG_SVLAN_C2SCFG63_CTRL0	rtl8370_reg.h	12320;"	d
RTL8370_REG_SVLAN_C2SCFG63_CTRL1	rtl8370_reg.h	12324;"	d
RTL8370_REG_SVLAN_C2SCFG63_CTRL2	rtl8370_reg.h	12326;"	d
RTL8370_REG_SVLAN_C2SCFG64_CTRL0	rtl8370_reg.h	12330;"	d
RTL8370_REG_SVLAN_C2SCFG64_CTRL1	rtl8370_reg.h	12334;"	d
RTL8370_REG_SVLAN_C2SCFG64_CTRL2	rtl8370_reg.h	12336;"	d
RTL8370_REG_SVLAN_C2SCFG65_CTRL0	rtl8370_reg.h	12340;"	d
RTL8370_REG_SVLAN_C2SCFG65_CTRL1	rtl8370_reg.h	12344;"	d
RTL8370_REG_SVLAN_C2SCFG65_CTRL2	rtl8370_reg.h	12346;"	d
RTL8370_REG_SVLAN_C2SCFG66_CTRL0	rtl8370_reg.h	12350;"	d
RTL8370_REG_SVLAN_C2SCFG66_CTRL1	rtl8370_reg.h	12354;"	d
RTL8370_REG_SVLAN_C2SCFG66_CTRL2	rtl8370_reg.h	12356;"	d
RTL8370_REG_SVLAN_C2SCFG67_CTRL0	rtl8370_reg.h	12360;"	d
RTL8370_REG_SVLAN_C2SCFG67_CTRL1	rtl8370_reg.h	12364;"	d
RTL8370_REG_SVLAN_C2SCFG67_CTRL2	rtl8370_reg.h	12366;"	d
RTL8370_REG_SVLAN_C2SCFG68_CTRL0	rtl8370_reg.h	12370;"	d
RTL8370_REG_SVLAN_C2SCFG68_CTRL1	rtl8370_reg.h	12374;"	d
RTL8370_REG_SVLAN_C2SCFG68_CTRL2	rtl8370_reg.h	12376;"	d
RTL8370_REG_SVLAN_C2SCFG69_CTRL0	rtl8370_reg.h	12380;"	d
RTL8370_REG_SVLAN_C2SCFG69_CTRL1	rtl8370_reg.h	12384;"	d
RTL8370_REG_SVLAN_C2SCFG69_CTRL2	rtl8370_reg.h	12386;"	d
RTL8370_REG_SVLAN_C2SCFG6_CTRL0	rtl8370_reg.h	11750;"	d
RTL8370_REG_SVLAN_C2SCFG6_CTRL1	rtl8370_reg.h	11754;"	d
RTL8370_REG_SVLAN_C2SCFG6_CTRL2	rtl8370_reg.h	11756;"	d
RTL8370_REG_SVLAN_C2SCFG70_CTRL0	rtl8370_reg.h	12390;"	d
RTL8370_REG_SVLAN_C2SCFG70_CTRL1	rtl8370_reg.h	12394;"	d
RTL8370_REG_SVLAN_C2SCFG70_CTRL2	rtl8370_reg.h	12396;"	d
RTL8370_REG_SVLAN_C2SCFG71_CTRL0	rtl8370_reg.h	12400;"	d
RTL8370_REG_SVLAN_C2SCFG71_CTRL1	rtl8370_reg.h	12404;"	d
RTL8370_REG_SVLAN_C2SCFG71_CTRL2	rtl8370_reg.h	12406;"	d
RTL8370_REG_SVLAN_C2SCFG72_CTRL0	rtl8370_reg.h	12410;"	d
RTL8370_REG_SVLAN_C2SCFG72_CTRL1	rtl8370_reg.h	12414;"	d
RTL8370_REG_SVLAN_C2SCFG72_CTRL2	rtl8370_reg.h	12416;"	d
RTL8370_REG_SVLAN_C2SCFG73_CTRL0	rtl8370_reg.h	12420;"	d
RTL8370_REG_SVLAN_C2SCFG73_CTRL1	rtl8370_reg.h	12424;"	d
RTL8370_REG_SVLAN_C2SCFG73_CTRL2	rtl8370_reg.h	12426;"	d
RTL8370_REG_SVLAN_C2SCFG74_CTRL0	rtl8370_reg.h	12430;"	d
RTL8370_REG_SVLAN_C2SCFG74_CTRL1	rtl8370_reg.h	12434;"	d
RTL8370_REG_SVLAN_C2SCFG74_CTRL2	rtl8370_reg.h	12436;"	d
RTL8370_REG_SVLAN_C2SCFG75_CTRL0	rtl8370_reg.h	12440;"	d
RTL8370_REG_SVLAN_C2SCFG75_CTRL1	rtl8370_reg.h	12444;"	d
RTL8370_REG_SVLAN_C2SCFG75_CTRL2	rtl8370_reg.h	12446;"	d
RTL8370_REG_SVLAN_C2SCFG76_CTRL0	rtl8370_reg.h	12450;"	d
RTL8370_REG_SVLAN_C2SCFG76_CTRL1	rtl8370_reg.h	12454;"	d
RTL8370_REG_SVLAN_C2SCFG76_CTRL2	rtl8370_reg.h	12456;"	d
RTL8370_REG_SVLAN_C2SCFG77_CTRL0	rtl8370_reg.h	12460;"	d
RTL8370_REG_SVLAN_C2SCFG77_CTRL1	rtl8370_reg.h	12464;"	d
RTL8370_REG_SVLAN_C2SCFG77_CTRL2	rtl8370_reg.h	12466;"	d
RTL8370_REG_SVLAN_C2SCFG78_CTRL0	rtl8370_reg.h	12470;"	d
RTL8370_REG_SVLAN_C2SCFG78_CTRL1	rtl8370_reg.h	12474;"	d
RTL8370_REG_SVLAN_C2SCFG78_CTRL2	rtl8370_reg.h	12476;"	d
RTL8370_REG_SVLAN_C2SCFG79_CTRL0	rtl8370_reg.h	12480;"	d
RTL8370_REG_SVLAN_C2SCFG79_CTRL1	rtl8370_reg.h	12484;"	d
RTL8370_REG_SVLAN_C2SCFG79_CTRL2	rtl8370_reg.h	12486;"	d
RTL8370_REG_SVLAN_C2SCFG7_CTRL0	rtl8370_reg.h	11760;"	d
RTL8370_REG_SVLAN_C2SCFG7_CTRL1	rtl8370_reg.h	11764;"	d
RTL8370_REG_SVLAN_C2SCFG7_CTRL2	rtl8370_reg.h	11766;"	d
RTL8370_REG_SVLAN_C2SCFG80_CTRL0	rtl8370_reg.h	12490;"	d
RTL8370_REG_SVLAN_C2SCFG80_CTRL1	rtl8370_reg.h	12494;"	d
RTL8370_REG_SVLAN_C2SCFG80_CTRL2	rtl8370_reg.h	12496;"	d
RTL8370_REG_SVLAN_C2SCFG81_CTRL0	rtl8370_reg.h	12500;"	d
RTL8370_REG_SVLAN_C2SCFG81_CTRL1	rtl8370_reg.h	12504;"	d
RTL8370_REG_SVLAN_C2SCFG81_CTRL2	rtl8370_reg.h	12506;"	d
RTL8370_REG_SVLAN_C2SCFG82_CTRL0	rtl8370_reg.h	12510;"	d
RTL8370_REG_SVLAN_C2SCFG82_CTRL1	rtl8370_reg.h	12514;"	d
RTL8370_REG_SVLAN_C2SCFG82_CTRL2	rtl8370_reg.h	12516;"	d
RTL8370_REG_SVLAN_C2SCFG83_CTRL0	rtl8370_reg.h	12520;"	d
RTL8370_REG_SVLAN_C2SCFG83_CTRL1	rtl8370_reg.h	12524;"	d
RTL8370_REG_SVLAN_C2SCFG83_CTRL2	rtl8370_reg.h	12526;"	d
RTL8370_REG_SVLAN_C2SCFG84_CTRL0	rtl8370_reg.h	12530;"	d
RTL8370_REG_SVLAN_C2SCFG84_CTRL1	rtl8370_reg.h	12534;"	d
RTL8370_REG_SVLAN_C2SCFG84_CTRL2	rtl8370_reg.h	12536;"	d
RTL8370_REG_SVLAN_C2SCFG85_CTRL0	rtl8370_reg.h	12540;"	d
RTL8370_REG_SVLAN_C2SCFG85_CTRL1	rtl8370_reg.h	12544;"	d
RTL8370_REG_SVLAN_C2SCFG85_CTRL2	rtl8370_reg.h	12546;"	d
RTL8370_REG_SVLAN_C2SCFG86_CTRL0	rtl8370_reg.h	12550;"	d
RTL8370_REG_SVLAN_C2SCFG86_CTRL1	rtl8370_reg.h	12554;"	d
RTL8370_REG_SVLAN_C2SCFG86_CTRL2	rtl8370_reg.h	12556;"	d
RTL8370_REG_SVLAN_C2SCFG87_CTRL0	rtl8370_reg.h	12560;"	d
RTL8370_REG_SVLAN_C2SCFG87_CTRL1	rtl8370_reg.h	12564;"	d
RTL8370_REG_SVLAN_C2SCFG87_CTRL2	rtl8370_reg.h	12566;"	d
RTL8370_REG_SVLAN_C2SCFG88_CTRL0	rtl8370_reg.h	12570;"	d
RTL8370_REG_SVLAN_C2SCFG88_CTRL1	rtl8370_reg.h	12574;"	d
RTL8370_REG_SVLAN_C2SCFG88_CTRL2	rtl8370_reg.h	12576;"	d
RTL8370_REG_SVLAN_C2SCFG89_CTRL0	rtl8370_reg.h	12580;"	d
RTL8370_REG_SVLAN_C2SCFG89_CTRL1	rtl8370_reg.h	12584;"	d
RTL8370_REG_SVLAN_C2SCFG89_CTRL2	rtl8370_reg.h	12586;"	d
RTL8370_REG_SVLAN_C2SCFG8_CTRL0	rtl8370_reg.h	11770;"	d
RTL8370_REG_SVLAN_C2SCFG8_CTRL1	rtl8370_reg.h	11774;"	d
RTL8370_REG_SVLAN_C2SCFG8_CTRL2	rtl8370_reg.h	11776;"	d
RTL8370_REG_SVLAN_C2SCFG90_CTRL0	rtl8370_reg.h	12590;"	d
RTL8370_REG_SVLAN_C2SCFG90_CTRL1	rtl8370_reg.h	12594;"	d
RTL8370_REG_SVLAN_C2SCFG90_CTRL2	rtl8370_reg.h	12596;"	d
RTL8370_REG_SVLAN_C2SCFG91_CTRL0	rtl8370_reg.h	12600;"	d
RTL8370_REG_SVLAN_C2SCFG91_CTRL1	rtl8370_reg.h	12604;"	d
RTL8370_REG_SVLAN_C2SCFG91_CTRL2	rtl8370_reg.h	12606;"	d
RTL8370_REG_SVLAN_C2SCFG92_CTRL0	rtl8370_reg.h	12610;"	d
RTL8370_REG_SVLAN_C2SCFG92_CTRL1	rtl8370_reg.h	12614;"	d
RTL8370_REG_SVLAN_C2SCFG92_CTRL2	rtl8370_reg.h	12616;"	d
RTL8370_REG_SVLAN_C2SCFG93_CTRL0	rtl8370_reg.h	12620;"	d
RTL8370_REG_SVLAN_C2SCFG93_CTRL1	rtl8370_reg.h	12624;"	d
RTL8370_REG_SVLAN_C2SCFG93_CTRL2	rtl8370_reg.h	12626;"	d
RTL8370_REG_SVLAN_C2SCFG94_CTRL0	rtl8370_reg.h	12630;"	d
RTL8370_REG_SVLAN_C2SCFG94_CTRL1	rtl8370_reg.h	12634;"	d
RTL8370_REG_SVLAN_C2SCFG94_CTRL2	rtl8370_reg.h	12636;"	d
RTL8370_REG_SVLAN_C2SCFG95_CTRL0	rtl8370_reg.h	12640;"	d
RTL8370_REG_SVLAN_C2SCFG95_CTRL1	rtl8370_reg.h	12644;"	d
RTL8370_REG_SVLAN_C2SCFG95_CTRL2	rtl8370_reg.h	12646;"	d
RTL8370_REG_SVLAN_C2SCFG96_CTRL0	rtl8370_reg.h	12650;"	d
RTL8370_REG_SVLAN_C2SCFG96_CTRL1	rtl8370_reg.h	12654;"	d
RTL8370_REG_SVLAN_C2SCFG96_CTRL2	rtl8370_reg.h	12656;"	d
RTL8370_REG_SVLAN_C2SCFG97_CTRL0	rtl8370_reg.h	12660;"	d
RTL8370_REG_SVLAN_C2SCFG97_CTRL1	rtl8370_reg.h	12664;"	d
RTL8370_REG_SVLAN_C2SCFG97_CTRL2	rtl8370_reg.h	12666;"	d
RTL8370_REG_SVLAN_C2SCFG98_CTRL0	rtl8370_reg.h	12670;"	d
RTL8370_REG_SVLAN_C2SCFG98_CTRL1	rtl8370_reg.h	12674;"	d
RTL8370_REG_SVLAN_C2SCFG98_CTRL2	rtl8370_reg.h	12676;"	d
RTL8370_REG_SVLAN_C2SCFG99_CTRL0	rtl8370_reg.h	12680;"	d
RTL8370_REG_SVLAN_C2SCFG99_CTRL1	rtl8370_reg.h	12684;"	d
RTL8370_REG_SVLAN_C2SCFG99_CTRL2	rtl8370_reg.h	12686;"	d
RTL8370_REG_SVLAN_C2SCFG9_CTRL0	rtl8370_reg.h	11780;"	d
RTL8370_REG_SVLAN_C2SCFG9_CTRL1	rtl8370_reg.h	11784;"	d
RTL8370_REG_SVLAN_C2SCFG9_CTRL2	rtl8370_reg.h	11786;"	d
RTL8370_REG_SVLAN_CFG	rtl8370_reg.h	12970;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY0_CTRL0	rtl8370_reg.h	9768;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY0_CTRL1	rtl8370_reg.h	9776;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY0_CTRL2	rtl8370_reg.h	9778;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY0_CTRL3	rtl8370_reg.h	9780;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY0_CTRL4	rtl8370_reg.h	9782;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY10_CTRL0	rtl8370_reg.h	9928;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY10_CTRL1	rtl8370_reg.h	9936;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY10_CTRL2	rtl8370_reg.h	9938;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY10_CTRL3	rtl8370_reg.h	9940;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY10_CTRL4	rtl8370_reg.h	9942;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY11_CTRL0	rtl8370_reg.h	9944;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY11_CTRL1	rtl8370_reg.h	9952;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY11_CTRL2	rtl8370_reg.h	9954;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY11_CTRL3	rtl8370_reg.h	9956;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY11_CTRL4	rtl8370_reg.h	9958;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY12_CTRL0	rtl8370_reg.h	9960;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY12_CTRL1	rtl8370_reg.h	9968;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY12_CTRL2	rtl8370_reg.h	9970;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY12_CTRL3	rtl8370_reg.h	9972;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY12_CTRL4	rtl8370_reg.h	9974;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY13_CTRL0	rtl8370_reg.h	9976;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY13_CTRL1	rtl8370_reg.h	9984;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY13_CTRL2	rtl8370_reg.h	9986;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY13_CTRL3	rtl8370_reg.h	9988;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY13_CTRL4	rtl8370_reg.h	9990;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY14_CTRL0	rtl8370_reg.h	9992;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY14_CTRL1	rtl8370_reg.h	10000;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY14_CTRL2	rtl8370_reg.h	10002;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY14_CTRL3	rtl8370_reg.h	10004;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY14_CTRL4	rtl8370_reg.h	10006;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY15_CTRL0	rtl8370_reg.h	10008;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY15_CTRL1	rtl8370_reg.h	10016;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY15_CTRL2	rtl8370_reg.h	10018;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY15_CTRL3	rtl8370_reg.h	10020;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY15_CTRL4	rtl8370_reg.h	10022;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY16_CTRL0	rtl8370_reg.h	10024;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY16_CTRL1	rtl8370_reg.h	10032;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY16_CTRL2	rtl8370_reg.h	10034;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY16_CTRL3	rtl8370_reg.h	10036;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY16_CTRL4	rtl8370_reg.h	10038;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY17_CTRL0	rtl8370_reg.h	10040;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY17_CTRL1	rtl8370_reg.h	10048;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY17_CTRL2	rtl8370_reg.h	10050;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY17_CTRL3	rtl8370_reg.h	10052;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY17_CTRL4	rtl8370_reg.h	10054;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY18_CTRL0	rtl8370_reg.h	10056;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY18_CTRL1	rtl8370_reg.h	10064;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY18_CTRL2	rtl8370_reg.h	10066;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY18_CTRL3	rtl8370_reg.h	10068;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY18_CTRL4	rtl8370_reg.h	10070;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY19_CTRL0	rtl8370_reg.h	10072;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY19_CTRL1	rtl8370_reg.h	10080;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY19_CTRL2	rtl8370_reg.h	10082;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY19_CTRL3	rtl8370_reg.h	10084;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY19_CTRL4	rtl8370_reg.h	10086;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY1_CTRL0	rtl8370_reg.h	9784;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY1_CTRL1	rtl8370_reg.h	9792;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY1_CTRL2	rtl8370_reg.h	9794;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY1_CTRL3	rtl8370_reg.h	9796;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY1_CTRL4	rtl8370_reg.h	9798;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY20_CTRL0	rtl8370_reg.h	10088;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY20_CTRL1	rtl8370_reg.h	10096;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY20_CTRL2	rtl8370_reg.h	10098;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY20_CTRL3	rtl8370_reg.h	10100;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY20_CTRL4	rtl8370_reg.h	10102;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY21_CTRL0	rtl8370_reg.h	10104;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY21_CTRL1	rtl8370_reg.h	10112;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY21_CTRL2	rtl8370_reg.h	10114;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY21_CTRL3	rtl8370_reg.h	10116;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY21_CTRL4	rtl8370_reg.h	10118;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY22_CTRL0	rtl8370_reg.h	10120;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY22_CTRL1	rtl8370_reg.h	10128;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY22_CTRL2	rtl8370_reg.h	10130;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY22_CTRL3	rtl8370_reg.h	10132;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY22_CTRL4	rtl8370_reg.h	10134;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY23_CTRL0	rtl8370_reg.h	10136;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY23_CTRL1	rtl8370_reg.h	10144;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY23_CTRL2	rtl8370_reg.h	10146;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY23_CTRL3	rtl8370_reg.h	10148;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY23_CTRL4	rtl8370_reg.h	10150;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY24_CTRL0	rtl8370_reg.h	10152;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY24_CTRL1	rtl8370_reg.h	10160;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY24_CTRL2	rtl8370_reg.h	10162;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY24_CTRL3	rtl8370_reg.h	10164;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY24_CTRL4	rtl8370_reg.h	10166;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY25_CTRL0	rtl8370_reg.h	10168;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY25_CTRL1	rtl8370_reg.h	10176;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY25_CTRL2	rtl8370_reg.h	10178;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY25_CTRL3	rtl8370_reg.h	10180;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY25_CTRL4	rtl8370_reg.h	10182;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY26_CTRL0	rtl8370_reg.h	10184;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY26_CTRL1	rtl8370_reg.h	10192;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY26_CTRL2	rtl8370_reg.h	10194;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY26_CTRL3	rtl8370_reg.h	10196;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY26_CTRL4	rtl8370_reg.h	10198;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY27_CTRL0	rtl8370_reg.h	10200;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY27_CTRL1	rtl8370_reg.h	10208;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY27_CTRL2	rtl8370_reg.h	10210;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY27_CTRL3	rtl8370_reg.h	10212;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY27_CTRL4	rtl8370_reg.h	10214;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY28_CTRL0	rtl8370_reg.h	10216;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY28_CTRL1	rtl8370_reg.h	10224;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY28_CTRL2	rtl8370_reg.h	10226;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY28_CTRL3	rtl8370_reg.h	10228;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY28_CTRL4	rtl8370_reg.h	10230;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY29_CTRL0	rtl8370_reg.h	10232;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY29_CTRL1	rtl8370_reg.h	10240;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY29_CTRL2	rtl8370_reg.h	10242;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY29_CTRL3	rtl8370_reg.h	10244;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY29_CTRL4	rtl8370_reg.h	10246;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY2_CTRL0	rtl8370_reg.h	9800;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY2_CTRL1	rtl8370_reg.h	9808;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY2_CTRL2	rtl8370_reg.h	9810;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY2_CTRL3	rtl8370_reg.h	9812;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY2_CTRL4	rtl8370_reg.h	9814;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY30_CTRL0	rtl8370_reg.h	10248;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY30_CTRL1	rtl8370_reg.h	10256;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY30_CTRL2	rtl8370_reg.h	10258;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY30_CTRL3	rtl8370_reg.h	10260;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY30_CTRL4	rtl8370_reg.h	10262;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY31_CTRL0	rtl8370_reg.h	10264;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY31_CTRL1	rtl8370_reg.h	10272;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY31_CTRL2	rtl8370_reg.h	10274;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY31_CTRL3	rtl8370_reg.h	10276;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY31_CTRL4	rtl8370_reg.h	10278;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY3_CTRL0	rtl8370_reg.h	9816;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY3_CTRL1	rtl8370_reg.h	9824;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY3_CTRL2	rtl8370_reg.h	9826;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY3_CTRL3	rtl8370_reg.h	9828;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY3_CTRL4	rtl8370_reg.h	9830;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY4_CTRL0	rtl8370_reg.h	9832;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY4_CTRL1	rtl8370_reg.h	9840;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY4_CTRL2	rtl8370_reg.h	9842;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY4_CTRL3	rtl8370_reg.h	9844;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY4_CTRL4	rtl8370_reg.h	9846;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY5_CTRL0	rtl8370_reg.h	9848;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY5_CTRL1	rtl8370_reg.h	9856;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY5_CTRL2	rtl8370_reg.h	9858;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY5_CTRL3	rtl8370_reg.h	9860;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY5_CTRL4	rtl8370_reg.h	9862;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY6_CTRL0	rtl8370_reg.h	9864;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY6_CTRL1	rtl8370_reg.h	9872;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY6_CTRL2	rtl8370_reg.h	9874;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY6_CTRL3	rtl8370_reg.h	9876;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY6_CTRL4	rtl8370_reg.h	9878;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY7_CTRL0	rtl8370_reg.h	9880;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY7_CTRL1	rtl8370_reg.h	9888;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY7_CTRL2	rtl8370_reg.h	9890;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY7_CTRL3	rtl8370_reg.h	9892;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY7_CTRL4	rtl8370_reg.h	9894;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY8_CTRL0	rtl8370_reg.h	9896;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY8_CTRL1	rtl8370_reg.h	9904;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY8_CTRL2	rtl8370_reg.h	9906;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY8_CTRL3	rtl8370_reg.h	9908;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY8_CTRL4	rtl8370_reg.h	9910;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY9_CTRL0	rtl8370_reg.h	9912;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY9_CTRL1	rtl8370_reg.h	9920;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY9_CTRL2	rtl8370_reg.h	9922;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY9_CTRL3	rtl8370_reg.h	9924;"	d
RTL8370_REG_SVLAN_MCAST2S_ENTRY9_CTRL4	rtl8370_reg.h	9926;"	d
RTL8370_REG_SVLAN_MEMBERCFG0_CTRL0	rtl8370_reg.h	10282;"	d
RTL8370_REG_SVLAN_MEMBERCFG0_CTRL1	rtl8370_reg.h	10288;"	d
RTL8370_REG_SVLAN_MEMBERCFG0_CTRL2	rtl8370_reg.h	10290;"	d
RTL8370_REG_SVLAN_MEMBERCFG0_CTRL3	rtl8370_reg.h	10296;"	d
RTL8370_REG_SVLAN_MEMBERCFG10_CTRL0	rtl8370_reg.h	10502;"	d
RTL8370_REG_SVLAN_MEMBERCFG10_CTRL1	rtl8370_reg.h	10508;"	d
RTL8370_REG_SVLAN_MEMBERCFG10_CTRL2	rtl8370_reg.h	10510;"	d
RTL8370_REG_SVLAN_MEMBERCFG10_CTRL3	rtl8370_reg.h	10516;"	d
RTL8370_REG_SVLAN_MEMBERCFG11_CTRL0	rtl8370_reg.h	10524;"	d
RTL8370_REG_SVLAN_MEMBERCFG11_CTRL1	rtl8370_reg.h	10530;"	d
RTL8370_REG_SVLAN_MEMBERCFG11_CTRL2	rtl8370_reg.h	10532;"	d
RTL8370_REG_SVLAN_MEMBERCFG11_CTRL3	rtl8370_reg.h	10538;"	d
RTL8370_REG_SVLAN_MEMBERCFG12_CTRL0	rtl8370_reg.h	10546;"	d
RTL8370_REG_SVLAN_MEMBERCFG12_CTRL1	rtl8370_reg.h	10552;"	d
RTL8370_REG_SVLAN_MEMBERCFG12_CTRL2	rtl8370_reg.h	10554;"	d
RTL8370_REG_SVLAN_MEMBERCFG12_CTRL3	rtl8370_reg.h	10560;"	d
RTL8370_REG_SVLAN_MEMBERCFG13_CTRL0	rtl8370_reg.h	10568;"	d
RTL8370_REG_SVLAN_MEMBERCFG13_CTRL1	rtl8370_reg.h	10574;"	d
RTL8370_REG_SVLAN_MEMBERCFG13_CTRL2	rtl8370_reg.h	10576;"	d
RTL8370_REG_SVLAN_MEMBERCFG13_CTRL3	rtl8370_reg.h	10582;"	d
RTL8370_REG_SVLAN_MEMBERCFG14_CTRL0	rtl8370_reg.h	10590;"	d
RTL8370_REG_SVLAN_MEMBERCFG14_CTRL1	rtl8370_reg.h	10596;"	d
RTL8370_REG_SVLAN_MEMBERCFG14_CTRL2	rtl8370_reg.h	10598;"	d
RTL8370_REG_SVLAN_MEMBERCFG14_CTRL3	rtl8370_reg.h	10604;"	d
RTL8370_REG_SVLAN_MEMBERCFG15_CTRL0	rtl8370_reg.h	10612;"	d
RTL8370_REG_SVLAN_MEMBERCFG15_CTRL1	rtl8370_reg.h	10618;"	d
RTL8370_REG_SVLAN_MEMBERCFG15_CTRL2	rtl8370_reg.h	10620;"	d
RTL8370_REG_SVLAN_MEMBERCFG15_CTRL3	rtl8370_reg.h	10626;"	d
RTL8370_REG_SVLAN_MEMBERCFG16_CTRL0	rtl8370_reg.h	10634;"	d
RTL8370_REG_SVLAN_MEMBERCFG16_CTRL1	rtl8370_reg.h	10640;"	d
RTL8370_REG_SVLAN_MEMBERCFG16_CTRL2	rtl8370_reg.h	10642;"	d
RTL8370_REG_SVLAN_MEMBERCFG16_CTRL3	rtl8370_reg.h	10648;"	d
RTL8370_REG_SVLAN_MEMBERCFG17_CTRL0	rtl8370_reg.h	10656;"	d
RTL8370_REG_SVLAN_MEMBERCFG17_CTRL1	rtl8370_reg.h	10662;"	d
RTL8370_REG_SVLAN_MEMBERCFG17_CTRL2	rtl8370_reg.h	10664;"	d
RTL8370_REG_SVLAN_MEMBERCFG17_CTRL3	rtl8370_reg.h	10670;"	d
RTL8370_REG_SVLAN_MEMBERCFG18_CTRL0	rtl8370_reg.h	10678;"	d
RTL8370_REG_SVLAN_MEMBERCFG18_CTRL1	rtl8370_reg.h	10684;"	d
RTL8370_REG_SVLAN_MEMBERCFG18_CTRL2	rtl8370_reg.h	10686;"	d
RTL8370_REG_SVLAN_MEMBERCFG18_CTRL3	rtl8370_reg.h	10692;"	d
RTL8370_REG_SVLAN_MEMBERCFG19_CTRL0	rtl8370_reg.h	10700;"	d
RTL8370_REG_SVLAN_MEMBERCFG19_CTRL1	rtl8370_reg.h	10706;"	d
RTL8370_REG_SVLAN_MEMBERCFG19_CTRL2	rtl8370_reg.h	10708;"	d
RTL8370_REG_SVLAN_MEMBERCFG19_CTRL3	rtl8370_reg.h	10714;"	d
RTL8370_REG_SVLAN_MEMBERCFG1_CTRL0	rtl8370_reg.h	10304;"	d
RTL8370_REG_SVLAN_MEMBERCFG1_CTRL1	rtl8370_reg.h	10310;"	d
RTL8370_REG_SVLAN_MEMBERCFG1_CTRL2	rtl8370_reg.h	10312;"	d
RTL8370_REG_SVLAN_MEMBERCFG1_CTRL3	rtl8370_reg.h	10318;"	d
RTL8370_REG_SVLAN_MEMBERCFG20_CTRL0	rtl8370_reg.h	10722;"	d
RTL8370_REG_SVLAN_MEMBERCFG20_CTRL1	rtl8370_reg.h	10728;"	d
RTL8370_REG_SVLAN_MEMBERCFG20_CTRL2	rtl8370_reg.h	10730;"	d
RTL8370_REG_SVLAN_MEMBERCFG20_CTRL3	rtl8370_reg.h	10736;"	d
RTL8370_REG_SVLAN_MEMBERCFG21_CTRL0	rtl8370_reg.h	10744;"	d
RTL8370_REG_SVLAN_MEMBERCFG21_CTRL1	rtl8370_reg.h	10750;"	d
RTL8370_REG_SVLAN_MEMBERCFG21_CTRL2	rtl8370_reg.h	10752;"	d
RTL8370_REG_SVLAN_MEMBERCFG21_CTRL3	rtl8370_reg.h	10758;"	d
RTL8370_REG_SVLAN_MEMBERCFG22_CTRL0	rtl8370_reg.h	10766;"	d
RTL8370_REG_SVLAN_MEMBERCFG22_CTRL1	rtl8370_reg.h	10772;"	d
RTL8370_REG_SVLAN_MEMBERCFG22_CTRL2	rtl8370_reg.h	10774;"	d
RTL8370_REG_SVLAN_MEMBERCFG22_CTRL3	rtl8370_reg.h	10780;"	d
RTL8370_REG_SVLAN_MEMBERCFG23_CTRL0	rtl8370_reg.h	10788;"	d
RTL8370_REG_SVLAN_MEMBERCFG23_CTRL1	rtl8370_reg.h	10794;"	d
RTL8370_REG_SVLAN_MEMBERCFG23_CTRL2	rtl8370_reg.h	10796;"	d
RTL8370_REG_SVLAN_MEMBERCFG23_CTRL3	rtl8370_reg.h	10802;"	d
RTL8370_REG_SVLAN_MEMBERCFG24_CTRL0	rtl8370_reg.h	10810;"	d
RTL8370_REG_SVLAN_MEMBERCFG24_CTRL1	rtl8370_reg.h	10816;"	d
RTL8370_REG_SVLAN_MEMBERCFG24_CTRL2	rtl8370_reg.h	10818;"	d
RTL8370_REG_SVLAN_MEMBERCFG24_CTRL3	rtl8370_reg.h	10824;"	d
RTL8370_REG_SVLAN_MEMBERCFG25_CTRL0	rtl8370_reg.h	10832;"	d
RTL8370_REG_SVLAN_MEMBERCFG25_CTRL1	rtl8370_reg.h	10838;"	d
RTL8370_REG_SVLAN_MEMBERCFG25_CTRL2	rtl8370_reg.h	10840;"	d
RTL8370_REG_SVLAN_MEMBERCFG25_CTRL3	rtl8370_reg.h	10846;"	d
RTL8370_REG_SVLAN_MEMBERCFG26_CTRL0	rtl8370_reg.h	10854;"	d
RTL8370_REG_SVLAN_MEMBERCFG26_CTRL1	rtl8370_reg.h	10860;"	d
RTL8370_REG_SVLAN_MEMBERCFG26_CTRL2	rtl8370_reg.h	10862;"	d
RTL8370_REG_SVLAN_MEMBERCFG26_CTRL3	rtl8370_reg.h	10868;"	d
RTL8370_REG_SVLAN_MEMBERCFG27_CTRL0	rtl8370_reg.h	10876;"	d
RTL8370_REG_SVLAN_MEMBERCFG27_CTRL1	rtl8370_reg.h	10882;"	d
RTL8370_REG_SVLAN_MEMBERCFG27_CTRL2	rtl8370_reg.h	10884;"	d
RTL8370_REG_SVLAN_MEMBERCFG27_CTRL3	rtl8370_reg.h	10890;"	d
RTL8370_REG_SVLAN_MEMBERCFG28_CTRL0	rtl8370_reg.h	10898;"	d
RTL8370_REG_SVLAN_MEMBERCFG28_CTRL1	rtl8370_reg.h	10904;"	d
RTL8370_REG_SVLAN_MEMBERCFG28_CTRL2	rtl8370_reg.h	10906;"	d
RTL8370_REG_SVLAN_MEMBERCFG28_CTRL3	rtl8370_reg.h	10912;"	d
RTL8370_REG_SVLAN_MEMBERCFG29_CTRL0	rtl8370_reg.h	10920;"	d
RTL8370_REG_SVLAN_MEMBERCFG29_CTRL1	rtl8370_reg.h	10926;"	d
RTL8370_REG_SVLAN_MEMBERCFG29_CTRL2	rtl8370_reg.h	10928;"	d
RTL8370_REG_SVLAN_MEMBERCFG29_CTRL3	rtl8370_reg.h	10934;"	d
RTL8370_REG_SVLAN_MEMBERCFG2_CTRL0	rtl8370_reg.h	10326;"	d
RTL8370_REG_SVLAN_MEMBERCFG2_CTRL1	rtl8370_reg.h	10332;"	d
RTL8370_REG_SVLAN_MEMBERCFG2_CTRL2	rtl8370_reg.h	10334;"	d
RTL8370_REG_SVLAN_MEMBERCFG2_CTRL3	rtl8370_reg.h	10340;"	d
RTL8370_REG_SVLAN_MEMBERCFG30_CTRL0	rtl8370_reg.h	10942;"	d
RTL8370_REG_SVLAN_MEMBERCFG30_CTRL1	rtl8370_reg.h	10948;"	d
RTL8370_REG_SVLAN_MEMBERCFG30_CTRL2	rtl8370_reg.h	10950;"	d
RTL8370_REG_SVLAN_MEMBERCFG30_CTRL3	rtl8370_reg.h	10956;"	d
RTL8370_REG_SVLAN_MEMBERCFG31_CTRL0	rtl8370_reg.h	10964;"	d
RTL8370_REG_SVLAN_MEMBERCFG31_CTRL1	rtl8370_reg.h	10970;"	d
RTL8370_REG_SVLAN_MEMBERCFG31_CTRL2	rtl8370_reg.h	10972;"	d
RTL8370_REG_SVLAN_MEMBERCFG31_CTRL3	rtl8370_reg.h	10978;"	d
RTL8370_REG_SVLAN_MEMBERCFG32_CTRL0	rtl8370_reg.h	10986;"	d
RTL8370_REG_SVLAN_MEMBERCFG32_CTRL1	rtl8370_reg.h	10992;"	d
RTL8370_REG_SVLAN_MEMBERCFG32_CTRL2	rtl8370_reg.h	10994;"	d
RTL8370_REG_SVLAN_MEMBERCFG32_CTRL3	rtl8370_reg.h	11000;"	d
RTL8370_REG_SVLAN_MEMBERCFG33_CTRL0	rtl8370_reg.h	11008;"	d
RTL8370_REG_SVLAN_MEMBERCFG33_CTRL1	rtl8370_reg.h	11014;"	d
RTL8370_REG_SVLAN_MEMBERCFG33_CTRL2	rtl8370_reg.h	11016;"	d
RTL8370_REG_SVLAN_MEMBERCFG33_CTRL3	rtl8370_reg.h	11022;"	d
RTL8370_REG_SVLAN_MEMBERCFG34_CTRL0	rtl8370_reg.h	11030;"	d
RTL8370_REG_SVLAN_MEMBERCFG34_CTRL1	rtl8370_reg.h	11036;"	d
RTL8370_REG_SVLAN_MEMBERCFG34_CTRL2	rtl8370_reg.h	11038;"	d
RTL8370_REG_SVLAN_MEMBERCFG34_CTRL3	rtl8370_reg.h	11044;"	d
RTL8370_REG_SVLAN_MEMBERCFG35_CTRL0	rtl8370_reg.h	11052;"	d
RTL8370_REG_SVLAN_MEMBERCFG35_CTRL1	rtl8370_reg.h	11058;"	d
RTL8370_REG_SVLAN_MEMBERCFG35_CTRL2	rtl8370_reg.h	11060;"	d
RTL8370_REG_SVLAN_MEMBERCFG35_CTRL3	rtl8370_reg.h	11066;"	d
RTL8370_REG_SVLAN_MEMBERCFG36_CTRL0	rtl8370_reg.h	11074;"	d
RTL8370_REG_SVLAN_MEMBERCFG36_CTRL1	rtl8370_reg.h	11080;"	d
RTL8370_REG_SVLAN_MEMBERCFG36_CTRL2	rtl8370_reg.h	11082;"	d
RTL8370_REG_SVLAN_MEMBERCFG36_CTRL3	rtl8370_reg.h	11088;"	d
RTL8370_REG_SVLAN_MEMBERCFG37_CTRL0	rtl8370_reg.h	11096;"	d
RTL8370_REG_SVLAN_MEMBERCFG37_CTRL1	rtl8370_reg.h	11102;"	d
RTL8370_REG_SVLAN_MEMBERCFG37_CTRL2	rtl8370_reg.h	11104;"	d
RTL8370_REG_SVLAN_MEMBERCFG37_CTRL3	rtl8370_reg.h	11110;"	d
RTL8370_REG_SVLAN_MEMBERCFG38_CTRL0	rtl8370_reg.h	11118;"	d
RTL8370_REG_SVLAN_MEMBERCFG38_CTRL1	rtl8370_reg.h	11124;"	d
RTL8370_REG_SVLAN_MEMBERCFG38_CTRL2	rtl8370_reg.h	11126;"	d
RTL8370_REG_SVLAN_MEMBERCFG38_CTRL3	rtl8370_reg.h	11132;"	d
RTL8370_REG_SVLAN_MEMBERCFG39_CTRL0	rtl8370_reg.h	11140;"	d
RTL8370_REG_SVLAN_MEMBERCFG39_CTRL1	rtl8370_reg.h	11146;"	d
RTL8370_REG_SVLAN_MEMBERCFG39_CTRL2	rtl8370_reg.h	11148;"	d
RTL8370_REG_SVLAN_MEMBERCFG39_CTRL3	rtl8370_reg.h	11154;"	d
RTL8370_REG_SVLAN_MEMBERCFG3_CTRL0	rtl8370_reg.h	10348;"	d
RTL8370_REG_SVLAN_MEMBERCFG3_CTRL1	rtl8370_reg.h	10354;"	d
RTL8370_REG_SVLAN_MEMBERCFG3_CTRL2	rtl8370_reg.h	10356;"	d
RTL8370_REG_SVLAN_MEMBERCFG3_CTRL3	rtl8370_reg.h	10362;"	d
RTL8370_REG_SVLAN_MEMBERCFG40_CTRL0	rtl8370_reg.h	11162;"	d
RTL8370_REG_SVLAN_MEMBERCFG40_CTRL1	rtl8370_reg.h	11168;"	d
RTL8370_REG_SVLAN_MEMBERCFG40_CTRL2	rtl8370_reg.h	11170;"	d
RTL8370_REG_SVLAN_MEMBERCFG40_CTRL3	rtl8370_reg.h	11176;"	d
RTL8370_REG_SVLAN_MEMBERCFG41_CTRL0	rtl8370_reg.h	11184;"	d
RTL8370_REG_SVLAN_MEMBERCFG41_CTRL1	rtl8370_reg.h	11190;"	d
RTL8370_REG_SVLAN_MEMBERCFG41_CTRL2	rtl8370_reg.h	11192;"	d
RTL8370_REG_SVLAN_MEMBERCFG41_CTRL3	rtl8370_reg.h	11198;"	d
RTL8370_REG_SVLAN_MEMBERCFG42_CTRL0	rtl8370_reg.h	11206;"	d
RTL8370_REG_SVLAN_MEMBERCFG42_CTRL1	rtl8370_reg.h	11212;"	d
RTL8370_REG_SVLAN_MEMBERCFG42_CTRL2	rtl8370_reg.h	11214;"	d
RTL8370_REG_SVLAN_MEMBERCFG42_CTRL3	rtl8370_reg.h	11220;"	d
RTL8370_REG_SVLAN_MEMBERCFG43_CTRL0	rtl8370_reg.h	11228;"	d
RTL8370_REG_SVLAN_MEMBERCFG43_CTRL1	rtl8370_reg.h	11234;"	d
RTL8370_REG_SVLAN_MEMBERCFG43_CTRL2	rtl8370_reg.h	11236;"	d
RTL8370_REG_SVLAN_MEMBERCFG43_CTRL3	rtl8370_reg.h	11242;"	d
RTL8370_REG_SVLAN_MEMBERCFG44_CTRL0	rtl8370_reg.h	11250;"	d
RTL8370_REG_SVLAN_MEMBERCFG44_CTRL1	rtl8370_reg.h	11256;"	d
RTL8370_REG_SVLAN_MEMBERCFG44_CTRL2	rtl8370_reg.h	11258;"	d
RTL8370_REG_SVLAN_MEMBERCFG44_CTRL3	rtl8370_reg.h	11264;"	d
RTL8370_REG_SVLAN_MEMBERCFG45_CTRL0	rtl8370_reg.h	11272;"	d
RTL8370_REG_SVLAN_MEMBERCFG45_CTRL1	rtl8370_reg.h	11278;"	d
RTL8370_REG_SVLAN_MEMBERCFG45_CTRL2	rtl8370_reg.h	11280;"	d
RTL8370_REG_SVLAN_MEMBERCFG45_CTRL3	rtl8370_reg.h	11286;"	d
RTL8370_REG_SVLAN_MEMBERCFG46_CTRL0	rtl8370_reg.h	11294;"	d
RTL8370_REG_SVLAN_MEMBERCFG46_CTRL1	rtl8370_reg.h	11300;"	d
RTL8370_REG_SVLAN_MEMBERCFG46_CTRL2	rtl8370_reg.h	11302;"	d
RTL8370_REG_SVLAN_MEMBERCFG46_CTRL3	rtl8370_reg.h	11308;"	d
RTL8370_REG_SVLAN_MEMBERCFG47_CTRL0	rtl8370_reg.h	11316;"	d
RTL8370_REG_SVLAN_MEMBERCFG47_CTRL1	rtl8370_reg.h	11322;"	d
RTL8370_REG_SVLAN_MEMBERCFG47_CTRL2	rtl8370_reg.h	11324;"	d
RTL8370_REG_SVLAN_MEMBERCFG47_CTRL3	rtl8370_reg.h	11330;"	d
RTL8370_REG_SVLAN_MEMBERCFG48_CTRL0	rtl8370_reg.h	11338;"	d
RTL8370_REG_SVLAN_MEMBERCFG48_CTRL1	rtl8370_reg.h	11344;"	d
RTL8370_REG_SVLAN_MEMBERCFG48_CTRL2	rtl8370_reg.h	11346;"	d
RTL8370_REG_SVLAN_MEMBERCFG48_CTRL3	rtl8370_reg.h	11352;"	d
RTL8370_REG_SVLAN_MEMBERCFG49_CTRL0	rtl8370_reg.h	11360;"	d
RTL8370_REG_SVLAN_MEMBERCFG49_CTRL1	rtl8370_reg.h	11366;"	d
RTL8370_REG_SVLAN_MEMBERCFG49_CTRL2	rtl8370_reg.h	11368;"	d
RTL8370_REG_SVLAN_MEMBERCFG49_CTRL3	rtl8370_reg.h	11374;"	d
RTL8370_REG_SVLAN_MEMBERCFG4_CTRL0	rtl8370_reg.h	10370;"	d
RTL8370_REG_SVLAN_MEMBERCFG4_CTRL1	rtl8370_reg.h	10376;"	d
RTL8370_REG_SVLAN_MEMBERCFG4_CTRL2	rtl8370_reg.h	10378;"	d
RTL8370_REG_SVLAN_MEMBERCFG4_CTRL3	rtl8370_reg.h	10384;"	d
RTL8370_REG_SVLAN_MEMBERCFG50_CTRL0	rtl8370_reg.h	11382;"	d
RTL8370_REG_SVLAN_MEMBERCFG50_CTRL1	rtl8370_reg.h	11388;"	d
RTL8370_REG_SVLAN_MEMBERCFG50_CTRL2	rtl8370_reg.h	11390;"	d
RTL8370_REG_SVLAN_MEMBERCFG50_CTRL3	rtl8370_reg.h	11396;"	d
RTL8370_REG_SVLAN_MEMBERCFG51_CTRL0	rtl8370_reg.h	11404;"	d
RTL8370_REG_SVLAN_MEMBERCFG51_CTRL1	rtl8370_reg.h	11410;"	d
RTL8370_REG_SVLAN_MEMBERCFG51_CTRL2	rtl8370_reg.h	11412;"	d
RTL8370_REG_SVLAN_MEMBERCFG51_CTRL3	rtl8370_reg.h	11418;"	d
RTL8370_REG_SVLAN_MEMBERCFG52_CTRL0	rtl8370_reg.h	11426;"	d
RTL8370_REG_SVLAN_MEMBERCFG52_CTRL1	rtl8370_reg.h	11432;"	d
RTL8370_REG_SVLAN_MEMBERCFG52_CTRL2	rtl8370_reg.h	11434;"	d
RTL8370_REG_SVLAN_MEMBERCFG52_CTRL3	rtl8370_reg.h	11440;"	d
RTL8370_REG_SVLAN_MEMBERCFG53_CTRL0	rtl8370_reg.h	11448;"	d
RTL8370_REG_SVLAN_MEMBERCFG53_CTRL1	rtl8370_reg.h	11454;"	d
RTL8370_REG_SVLAN_MEMBERCFG53_CTRL2	rtl8370_reg.h	11456;"	d
RTL8370_REG_SVLAN_MEMBERCFG53_CTRL3	rtl8370_reg.h	11462;"	d
RTL8370_REG_SVLAN_MEMBERCFG54_CTRL0	rtl8370_reg.h	11470;"	d
RTL8370_REG_SVLAN_MEMBERCFG54_CTRL1	rtl8370_reg.h	11476;"	d
RTL8370_REG_SVLAN_MEMBERCFG54_CTRL2	rtl8370_reg.h	11478;"	d
RTL8370_REG_SVLAN_MEMBERCFG54_CTRL3	rtl8370_reg.h	11484;"	d
RTL8370_REG_SVLAN_MEMBERCFG55_CTRL0	rtl8370_reg.h	11492;"	d
RTL8370_REG_SVLAN_MEMBERCFG55_CTRL1	rtl8370_reg.h	11498;"	d
RTL8370_REG_SVLAN_MEMBERCFG55_CTRL2	rtl8370_reg.h	11500;"	d
RTL8370_REG_SVLAN_MEMBERCFG55_CTRL3	rtl8370_reg.h	11506;"	d
RTL8370_REG_SVLAN_MEMBERCFG56_CTRL0	rtl8370_reg.h	11514;"	d
RTL8370_REG_SVLAN_MEMBERCFG56_CTRL1	rtl8370_reg.h	11520;"	d
RTL8370_REG_SVLAN_MEMBERCFG56_CTRL2	rtl8370_reg.h	11522;"	d
RTL8370_REG_SVLAN_MEMBERCFG56_CTRL3	rtl8370_reg.h	11528;"	d
RTL8370_REG_SVLAN_MEMBERCFG57_CTRL0	rtl8370_reg.h	11536;"	d
RTL8370_REG_SVLAN_MEMBERCFG57_CTRL1	rtl8370_reg.h	11542;"	d
RTL8370_REG_SVLAN_MEMBERCFG57_CTRL2	rtl8370_reg.h	11544;"	d
RTL8370_REG_SVLAN_MEMBERCFG57_CTRL3	rtl8370_reg.h	11550;"	d
RTL8370_REG_SVLAN_MEMBERCFG58_CTRL0	rtl8370_reg.h	11558;"	d
RTL8370_REG_SVLAN_MEMBERCFG58_CTRL1	rtl8370_reg.h	11564;"	d
RTL8370_REG_SVLAN_MEMBERCFG58_CTRL2	rtl8370_reg.h	11566;"	d
RTL8370_REG_SVLAN_MEMBERCFG58_CTRL3	rtl8370_reg.h	11572;"	d
RTL8370_REG_SVLAN_MEMBERCFG59_CTRL0	rtl8370_reg.h	11580;"	d
RTL8370_REG_SVLAN_MEMBERCFG59_CTRL1	rtl8370_reg.h	11586;"	d
RTL8370_REG_SVLAN_MEMBERCFG59_CTRL2	rtl8370_reg.h	11588;"	d
RTL8370_REG_SVLAN_MEMBERCFG59_CTRL3	rtl8370_reg.h	11594;"	d
RTL8370_REG_SVLAN_MEMBERCFG5_CTRL0	rtl8370_reg.h	10392;"	d
RTL8370_REG_SVLAN_MEMBERCFG5_CTRL1	rtl8370_reg.h	10398;"	d
RTL8370_REG_SVLAN_MEMBERCFG5_CTRL2	rtl8370_reg.h	10400;"	d
RTL8370_REG_SVLAN_MEMBERCFG5_CTRL3	rtl8370_reg.h	10406;"	d
RTL8370_REG_SVLAN_MEMBERCFG60_CTRL0	rtl8370_reg.h	11602;"	d
RTL8370_REG_SVLAN_MEMBERCFG60_CTRL1	rtl8370_reg.h	11608;"	d
RTL8370_REG_SVLAN_MEMBERCFG60_CTRL2	rtl8370_reg.h	11610;"	d
RTL8370_REG_SVLAN_MEMBERCFG60_CTRL3	rtl8370_reg.h	11616;"	d
RTL8370_REG_SVLAN_MEMBERCFG61_CTRL0	rtl8370_reg.h	11624;"	d
RTL8370_REG_SVLAN_MEMBERCFG61_CTRL1	rtl8370_reg.h	11630;"	d
RTL8370_REG_SVLAN_MEMBERCFG61_CTRL2	rtl8370_reg.h	11632;"	d
RTL8370_REG_SVLAN_MEMBERCFG61_CTRL3	rtl8370_reg.h	11638;"	d
RTL8370_REG_SVLAN_MEMBERCFG62_CTRL0	rtl8370_reg.h	11646;"	d
RTL8370_REG_SVLAN_MEMBERCFG62_CTRL1	rtl8370_reg.h	11652;"	d
RTL8370_REG_SVLAN_MEMBERCFG62_CTRL2	rtl8370_reg.h	11654;"	d
RTL8370_REG_SVLAN_MEMBERCFG62_CTRL3	rtl8370_reg.h	11660;"	d
RTL8370_REG_SVLAN_MEMBERCFG63_CTRL0	rtl8370_reg.h	11668;"	d
RTL8370_REG_SVLAN_MEMBERCFG63_CTRL1	rtl8370_reg.h	11674;"	d
RTL8370_REG_SVLAN_MEMBERCFG63_CTRL2	rtl8370_reg.h	11676;"	d
RTL8370_REG_SVLAN_MEMBERCFG63_CTRL3	rtl8370_reg.h	11682;"	d
RTL8370_REG_SVLAN_MEMBERCFG6_CTRL0	rtl8370_reg.h	10414;"	d
RTL8370_REG_SVLAN_MEMBERCFG6_CTRL1	rtl8370_reg.h	10420;"	d
RTL8370_REG_SVLAN_MEMBERCFG6_CTRL2	rtl8370_reg.h	10422;"	d
RTL8370_REG_SVLAN_MEMBERCFG6_CTRL3	rtl8370_reg.h	10428;"	d
RTL8370_REG_SVLAN_MEMBERCFG7_CTRL0	rtl8370_reg.h	10436;"	d
RTL8370_REG_SVLAN_MEMBERCFG7_CTRL1	rtl8370_reg.h	10442;"	d
RTL8370_REG_SVLAN_MEMBERCFG7_CTRL2	rtl8370_reg.h	10444;"	d
RTL8370_REG_SVLAN_MEMBERCFG7_CTRL3	rtl8370_reg.h	10450;"	d
RTL8370_REG_SVLAN_MEMBERCFG8_CTRL0	rtl8370_reg.h	10458;"	d
RTL8370_REG_SVLAN_MEMBERCFG8_CTRL1	rtl8370_reg.h	10464;"	d
RTL8370_REG_SVLAN_MEMBERCFG8_CTRL2	rtl8370_reg.h	10466;"	d
RTL8370_REG_SVLAN_MEMBERCFG8_CTRL3	rtl8370_reg.h	10472;"	d
RTL8370_REG_SVLAN_MEMBERCFG9_CTRL0	rtl8370_reg.h	10480;"	d
RTL8370_REG_SVLAN_MEMBERCFG9_CTRL1	rtl8370_reg.h	10486;"	d
RTL8370_REG_SVLAN_MEMBERCFG9_CTRL2	rtl8370_reg.h	10488;"	d
RTL8370_REG_SVLAN_MEMBERCFG9_CTRL3	rtl8370_reg.h	10494;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY0_CTRL0	rtl8370_reg.h	12984;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY0_CTRL1	rtl8370_reg.h	12990;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY100_CTRL0	rtl8370_reg.h	13984;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY100_CTRL1	rtl8370_reg.h	13990;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY101_CTRL0	rtl8370_reg.h	13994;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY101_CTRL1	rtl8370_reg.h	14000;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY102_CTRL0	rtl8370_reg.h	14004;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY102_CTRL1	rtl8370_reg.h	14010;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY103_CTRL0	rtl8370_reg.h	14014;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY103_CTRL1	rtl8370_reg.h	14020;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY104_CTRL0	rtl8370_reg.h	14024;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY104_CTRL1	rtl8370_reg.h	14030;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY105_CTRL0	rtl8370_reg.h	14034;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY105_CTRL1	rtl8370_reg.h	14040;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY106_CTRL0	rtl8370_reg.h	14044;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY106_CTRL1	rtl8370_reg.h	14050;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY107_CTRL0	rtl8370_reg.h	14054;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY107_CTRL1	rtl8370_reg.h	14060;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY108_CTRL0	rtl8370_reg.h	14064;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY108_CTRL1	rtl8370_reg.h	14070;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY109_CTRL0	rtl8370_reg.h	14074;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY109_CTRL1	rtl8370_reg.h	14080;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY10_CTRL0	rtl8370_reg.h	13084;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY10_CTRL1	rtl8370_reg.h	13090;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY110_CTRL0	rtl8370_reg.h	14084;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY110_CTRL1	rtl8370_reg.h	14090;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY111_CTRL0	rtl8370_reg.h	14094;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY111_CTRL1	rtl8370_reg.h	14100;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY112_CTRL0	rtl8370_reg.h	14104;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY112_CTRL1	rtl8370_reg.h	14110;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY113_CTRL0	rtl8370_reg.h	14114;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY113_CTRL1	rtl8370_reg.h	14120;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY114_CTRL0	rtl8370_reg.h	14124;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY114_CTRL1	rtl8370_reg.h	14130;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY115_CTRL0	rtl8370_reg.h	14134;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY115_CTRL1	rtl8370_reg.h	14140;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY116_CTRL0	rtl8370_reg.h	14144;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY116_CTRL1	rtl8370_reg.h	14150;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY117_CTRL0	rtl8370_reg.h	14154;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY117_CTRL1	rtl8370_reg.h	14160;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY118_CTRL0	rtl8370_reg.h	14164;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY118_CTRL1	rtl8370_reg.h	14170;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY119_CTRL0	rtl8370_reg.h	14174;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY119_CTRL1	rtl8370_reg.h	14180;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY11_CTRL0	rtl8370_reg.h	13094;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY11_CTRL1	rtl8370_reg.h	13100;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY120_CTRL0	rtl8370_reg.h	14184;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY120_CTRL1	rtl8370_reg.h	14190;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY121_CTRL0	rtl8370_reg.h	14194;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY121_CTRL1	rtl8370_reg.h	14200;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY122_CTRL0	rtl8370_reg.h	14204;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY122_CTRL1	rtl8370_reg.h	14210;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY123_CTRL0	rtl8370_reg.h	14214;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY123_CTRL1	rtl8370_reg.h	14220;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY124_CTRL0	rtl8370_reg.h	14224;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY124_CTRL1	rtl8370_reg.h	14230;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY125_CTRL0	rtl8370_reg.h	14234;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY125_CTRL1	rtl8370_reg.h	14240;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY126_CTRL0	rtl8370_reg.h	14244;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY126_CTRL1	rtl8370_reg.h	14250;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY127_CTRL0	rtl8370_reg.h	14254;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY127_CTRL1	rtl8370_reg.h	14260;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY12_CTRL0	rtl8370_reg.h	13104;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY12_CTRL1	rtl8370_reg.h	13110;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY13_CTRL0	rtl8370_reg.h	13114;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY13_CTRL1	rtl8370_reg.h	13120;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY14_CTRL0	rtl8370_reg.h	13124;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY14_CTRL1	rtl8370_reg.h	13130;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY15_CTRL0	rtl8370_reg.h	13134;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY15_CTRL1	rtl8370_reg.h	13140;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY16_CTRL0	rtl8370_reg.h	13144;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY16_CTRL1	rtl8370_reg.h	13150;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY17_CTRL0	rtl8370_reg.h	13154;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY17_CTRL1	rtl8370_reg.h	13160;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY18_CTRL0	rtl8370_reg.h	13164;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY18_CTRL1	rtl8370_reg.h	13170;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY19_CTRL0	rtl8370_reg.h	13174;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY19_CTRL1	rtl8370_reg.h	13180;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY1_CTRL0	rtl8370_reg.h	12994;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY1_CTRL1	rtl8370_reg.h	13000;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY20_CTRL0	rtl8370_reg.h	13184;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY20_CTRL1	rtl8370_reg.h	13190;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY21_CTRL0	rtl8370_reg.h	13194;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY21_CTRL1	rtl8370_reg.h	13200;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY22_CTRL0	rtl8370_reg.h	13204;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY22_CTRL1	rtl8370_reg.h	13210;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY23_CTRL0	rtl8370_reg.h	13214;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY23_CTRL1	rtl8370_reg.h	13220;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY24_CTRL0	rtl8370_reg.h	13224;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY24_CTRL1	rtl8370_reg.h	13230;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY25_CTRL0	rtl8370_reg.h	13234;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY25_CTRL1	rtl8370_reg.h	13240;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY26_CTRL0	rtl8370_reg.h	13244;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY26_CTRL1	rtl8370_reg.h	13250;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY27_CTRL0	rtl8370_reg.h	13254;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY27_CTRL1	rtl8370_reg.h	13260;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY28_CTRL0	rtl8370_reg.h	13264;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY28_CTRL1	rtl8370_reg.h	13270;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY29_CTRL0	rtl8370_reg.h	13274;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY29_CTRL1	rtl8370_reg.h	13280;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY2_CTRL0	rtl8370_reg.h	13004;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY2_CTRL1	rtl8370_reg.h	13010;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY30_CTRL0	rtl8370_reg.h	13284;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY30_CTRL1	rtl8370_reg.h	13290;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY31_CTRL0	rtl8370_reg.h	13294;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY31_CTRL1	rtl8370_reg.h	13300;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY32_CTRL0	rtl8370_reg.h	13304;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY32_CTRL1	rtl8370_reg.h	13310;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY33_CTRL0	rtl8370_reg.h	13314;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY33_CTRL1	rtl8370_reg.h	13320;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY34_CTRL0	rtl8370_reg.h	13324;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY34_CTRL1	rtl8370_reg.h	13330;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY35_CTRL0	rtl8370_reg.h	13334;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY35_CTRL1	rtl8370_reg.h	13340;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY36_CTRL0	rtl8370_reg.h	13344;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY36_CTRL1	rtl8370_reg.h	13350;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY37_CTRL0	rtl8370_reg.h	13354;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY37_CTRL1	rtl8370_reg.h	13360;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY38_CTRL0	rtl8370_reg.h	13364;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY38_CTRL1	rtl8370_reg.h	13370;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY39_CTRL0	rtl8370_reg.h	13374;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY39_CTRL1	rtl8370_reg.h	13380;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY3_CTRL0	rtl8370_reg.h	13014;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY3_CTRL1	rtl8370_reg.h	13020;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY40_CTRL0	rtl8370_reg.h	13384;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY40_CTRL1	rtl8370_reg.h	13390;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY41_CTRL0	rtl8370_reg.h	13394;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY41_CTRL1	rtl8370_reg.h	13400;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY42_CTRL0	rtl8370_reg.h	13404;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY42_CTRL1	rtl8370_reg.h	13410;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY43_CTRL0	rtl8370_reg.h	13414;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY43_CTRL1	rtl8370_reg.h	13420;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY44_CTRL0	rtl8370_reg.h	13424;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY44_CTRL1	rtl8370_reg.h	13430;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY45_CTRL0	rtl8370_reg.h	13434;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY45_CTRL1	rtl8370_reg.h	13440;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY46_CTRL0	rtl8370_reg.h	13444;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY46_CTRL1	rtl8370_reg.h	13450;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY47_CTRL0	rtl8370_reg.h	13454;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY47_CTRL1	rtl8370_reg.h	13460;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY48_CTRL0	rtl8370_reg.h	13464;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY48_CTRL1	rtl8370_reg.h	13470;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY49_CTRL0	rtl8370_reg.h	13474;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY49_CTRL1	rtl8370_reg.h	13480;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY4_CTRL0	rtl8370_reg.h	13024;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY4_CTRL1	rtl8370_reg.h	13030;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY50_CTRL0	rtl8370_reg.h	13484;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY50_CTRL1	rtl8370_reg.h	13490;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY51_CTRL0	rtl8370_reg.h	13494;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY51_CTRL1	rtl8370_reg.h	13500;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY52_CTRL0	rtl8370_reg.h	13504;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY52_CTRL1	rtl8370_reg.h	13510;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY53_CTRL0	rtl8370_reg.h	13514;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY53_CTRL1	rtl8370_reg.h	13520;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY54_CTRL0	rtl8370_reg.h	13524;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY54_CTRL1	rtl8370_reg.h	13530;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY55_CTRL0	rtl8370_reg.h	13534;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY55_CTRL1	rtl8370_reg.h	13540;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY56_CTRL0	rtl8370_reg.h	13544;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY56_CTRL1	rtl8370_reg.h	13550;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY57_CTRL0	rtl8370_reg.h	13554;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY57_CTRL1	rtl8370_reg.h	13560;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY58_CTRL0	rtl8370_reg.h	13564;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY58_CTRL1	rtl8370_reg.h	13570;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY59_CTRL0	rtl8370_reg.h	13574;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY59_CTRL1	rtl8370_reg.h	13580;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY5_CTRL0	rtl8370_reg.h	13034;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY5_CTRL1	rtl8370_reg.h	13040;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY60_CTRL0	rtl8370_reg.h	13584;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY60_CTRL1	rtl8370_reg.h	13590;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY61_CTRL0	rtl8370_reg.h	13594;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY61_CTRL1	rtl8370_reg.h	13600;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY62_CTRL0	rtl8370_reg.h	13604;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY62_CTRL1	rtl8370_reg.h	13610;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY63_CTRL0	rtl8370_reg.h	13614;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY63_CTRL1	rtl8370_reg.h	13620;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY64_CTRL0	rtl8370_reg.h	13624;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY64_CTRL1	rtl8370_reg.h	13630;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY65_CTRL0	rtl8370_reg.h	13634;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY65_CTRL1	rtl8370_reg.h	13640;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY66_CTRL0	rtl8370_reg.h	13644;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY66_CTRL1	rtl8370_reg.h	13650;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY67_CTRL0	rtl8370_reg.h	13654;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY67_CTRL1	rtl8370_reg.h	13660;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY68_CTRL0	rtl8370_reg.h	13664;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY68_CTRL1	rtl8370_reg.h	13670;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY69_CTRL0	rtl8370_reg.h	13674;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY69_CTRL1	rtl8370_reg.h	13680;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY6_CTRL0	rtl8370_reg.h	13044;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY6_CTRL1	rtl8370_reg.h	13050;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY70_CTRL0	rtl8370_reg.h	13684;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY70_CTRL1	rtl8370_reg.h	13690;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY71_CTRL0	rtl8370_reg.h	13694;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY71_CTRL1	rtl8370_reg.h	13700;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY72_CTRL0	rtl8370_reg.h	13704;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY72_CTRL1	rtl8370_reg.h	13710;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY73_CTRL0	rtl8370_reg.h	13714;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY73_CTRL1	rtl8370_reg.h	13720;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY74_CTRL0	rtl8370_reg.h	13724;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY74_CTRL1	rtl8370_reg.h	13730;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY75_CTRL0	rtl8370_reg.h	13734;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY75_CTRL1	rtl8370_reg.h	13740;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY76_CTRL0	rtl8370_reg.h	13744;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY76_CTRL1	rtl8370_reg.h	13750;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY77_CTRL0	rtl8370_reg.h	13754;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY77_CTRL1	rtl8370_reg.h	13760;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY78_CTRL0	rtl8370_reg.h	13764;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY78_CTRL1	rtl8370_reg.h	13770;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY79_CTRL0	rtl8370_reg.h	13774;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY79_CTRL1	rtl8370_reg.h	13780;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY7_CTRL0	rtl8370_reg.h	13054;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY7_CTRL1	rtl8370_reg.h	13060;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY80_CTRL0	rtl8370_reg.h	13784;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY80_CTRL1	rtl8370_reg.h	13790;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY81_CTRL0	rtl8370_reg.h	13794;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY81_CTRL1	rtl8370_reg.h	13800;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY82_CTRL0	rtl8370_reg.h	13804;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY82_CTRL1	rtl8370_reg.h	13810;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY83_CTRL0	rtl8370_reg.h	13814;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY83_CTRL1	rtl8370_reg.h	13820;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY84_CTRL0	rtl8370_reg.h	13824;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY84_CTRL1	rtl8370_reg.h	13830;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY85_CTRL0	rtl8370_reg.h	13834;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY85_CTRL1	rtl8370_reg.h	13840;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY86_CTRL0	rtl8370_reg.h	13844;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY86_CTRL1	rtl8370_reg.h	13850;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY87_CTRL0	rtl8370_reg.h	13854;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY87_CTRL1	rtl8370_reg.h	13860;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY88_CTRL0	rtl8370_reg.h	13864;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY88_CTRL1	rtl8370_reg.h	13870;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY89_CTRL0	rtl8370_reg.h	13874;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY89_CTRL1	rtl8370_reg.h	13880;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY8_CTRL0	rtl8370_reg.h	13064;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY8_CTRL1	rtl8370_reg.h	13070;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY90_CTRL0	rtl8370_reg.h	13884;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY90_CTRL1	rtl8370_reg.h	13890;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY91_CTRL0	rtl8370_reg.h	13894;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY91_CTRL1	rtl8370_reg.h	13900;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY92_CTRL0	rtl8370_reg.h	13904;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY92_CTRL1	rtl8370_reg.h	13910;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY93_CTRL0	rtl8370_reg.h	13914;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY93_CTRL1	rtl8370_reg.h	13920;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY94_CTRL0	rtl8370_reg.h	13924;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY94_CTRL1	rtl8370_reg.h	13930;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY95_CTRL0	rtl8370_reg.h	13934;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY95_CTRL1	rtl8370_reg.h	13940;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY96_CTRL0	rtl8370_reg.h	13944;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY96_CTRL1	rtl8370_reg.h	13950;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY97_CTRL0	rtl8370_reg.h	13954;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY97_CTRL1	rtl8370_reg.h	13960;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY98_CTRL0	rtl8370_reg.h	13964;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY98_CTRL1	rtl8370_reg.h	13970;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY99_CTRL0	rtl8370_reg.h	13974;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY99_CTRL1	rtl8370_reg.h	13980;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY9_CTRL0	rtl8370_reg.h	13074;"	d
RTL8370_REG_SVLAN_SP2C_ENTRY9_CTRL1	rtl8370_reg.h	13080;"	d
RTL8370_REG_SVLAN_UPLINK_PORTMASK	rtl8370_reg.h	15074;"	d
RTL8370_REG_SWITCH_CTRL0	rtl8370_reg.h	15008;"	d
RTL8370_REG_SWITCH_MAC0	rtl8370_reg.h	15002;"	d
RTL8370_REG_SWITCH_MAC1	rtl8370_reg.h	15004;"	d
RTL8370_REG_SWITCH_MAC2	rtl8370_reg.h	15006;"	d
RTL8370_REG_TABLE_ACCESS_ADDR	rtl8370_reg.h	3766;"	d
RTL8370_REG_TABLE_ACCESS_CTRL	rtl8370_reg.h	3756;"	d
RTL8370_REG_TABLE_ACCESS_DATA0	rtl8370_reg.h	3778;"	d
RTL8370_REG_TABLE_ACCESS_DATA1	rtl8370_reg.h	3780;"	d
RTL8370_REG_TABLE_ACCESS_DATA10	rtl8370_reg.h	3798;"	d
RTL8370_REG_TABLE_ACCESS_DATA11	rtl8370_reg.h	3800;"	d
RTL8370_REG_TABLE_ACCESS_DATA12	rtl8370_reg.h	3802;"	d
RTL8370_REG_TABLE_ACCESS_DATA13	rtl8370_reg.h	3804;"	d
RTL8370_REG_TABLE_ACCESS_DATA14	rtl8370_reg.h	3806;"	d
RTL8370_REG_TABLE_ACCESS_DATA15	rtl8370_reg.h	3808;"	d
RTL8370_REG_TABLE_ACCESS_DATA16	rtl8370_reg.h	3810;"	d
RTL8370_REG_TABLE_ACCESS_DATA17	rtl8370_reg.h	3812;"	d
RTL8370_REG_TABLE_ACCESS_DATA18	rtl8370_reg.h	3814;"	d
RTL8370_REG_TABLE_ACCESS_DATA19	rtl8370_reg.h	3816;"	d
RTL8370_REG_TABLE_ACCESS_DATA2	rtl8370_reg.h	3782;"	d
RTL8370_REG_TABLE_ACCESS_DATA20	rtl8370_reg.h	3818;"	d
RTL8370_REG_TABLE_ACCESS_DATA21	rtl8370_reg.h	3820;"	d
RTL8370_REG_TABLE_ACCESS_DATA22	rtl8370_reg.h	3822;"	d
RTL8370_REG_TABLE_ACCESS_DATA23	rtl8370_reg.h	3824;"	d
RTL8370_REG_TABLE_ACCESS_DATA24	rtl8370_reg.h	3826;"	d
RTL8370_REG_TABLE_ACCESS_DATA25	rtl8370_reg.h	3828;"	d
RTL8370_REG_TABLE_ACCESS_DATA26	rtl8370_reg.h	3830;"	d
RTL8370_REG_TABLE_ACCESS_DATA27	rtl8370_reg.h	3832;"	d
RTL8370_REG_TABLE_ACCESS_DATA28	rtl8370_reg.h	3834;"	d
RTL8370_REG_TABLE_ACCESS_DATA29	rtl8370_reg.h	3836;"	d
RTL8370_REG_TABLE_ACCESS_DATA3	rtl8370_reg.h	3784;"	d
RTL8370_REG_TABLE_ACCESS_DATA30	rtl8370_reg.h	3838;"	d
RTL8370_REG_TABLE_ACCESS_DATA31	rtl8370_reg.h	3840;"	d
RTL8370_REG_TABLE_ACCESS_DATA32	rtl8370_reg.h	3842;"	d
RTL8370_REG_TABLE_ACCESS_DATA33	rtl8370_reg.h	3844;"	d
RTL8370_REG_TABLE_ACCESS_DATA34	rtl8370_reg.h	3846;"	d
RTL8370_REG_TABLE_ACCESS_DATA4	rtl8370_reg.h	3786;"	d
RTL8370_REG_TABLE_ACCESS_DATA5	rtl8370_reg.h	3788;"	d
RTL8370_REG_TABLE_ACCESS_DATA6	rtl8370_reg.h	3790;"	d
RTL8370_REG_TABLE_ACCESS_DATA7	rtl8370_reg.h	3792;"	d
RTL8370_REG_TABLE_ACCESS_DATA8	rtl8370_reg.h	3794;"	d
RTL8370_REG_TABLE_ACCESS_DATA9	rtl8370_reg.h	3796;"	d
RTL8370_REG_TABLE_LUT_ADDR	rtl8370_reg.h	3770;"	d
RTL8370_REG_TRIGGER_CTRL0	rtl8370_reg.h	16634;"	d
RTL8370_REG_TRIGGER_CTRL1	rtl8370_reg.h	16662;"	d
RTL8370_REG_TRIGGER_WORD0	rtl8370_reg.h	16650;"	d
RTL8370_REG_TRIGGER_WORD1	rtl8370_reg.h	16652;"	d
RTL8370_REG_TRIGGER_WORD2	rtl8370_reg.h	16654;"	d
RTL8370_REG_TRIGGER_WORD3	rtl8370_reg.h	16656;"	d
RTL8370_REG_TRIGGER_WORD4	rtl8370_reg.h	16658;"	d
RTL8370_REG_TRIGGER_WORD5	rtl8370_reg.h	16660;"	d
RTL8370_REG_TX_STOP	rtl8370_reg.h	15072;"	d
RTL8370_REG_UNKNOWN_0	rtl8370_reg.h	16148;"	d
RTL8370_REG_UNKNOWN_1	rtl8370_reg.h	16150;"	d
RTL8370_REG_UNKNOWN_2	rtl8370_reg.h	16152;"	d
RTL8370_REG_UNKNOWN_3	rtl8370_reg.h	16154;"	d
RTL8370_REG_UNKNOWN_IPV4_MULTICAST_CRTL0	rtl8370_reg.h	8190;"	d
RTL8370_REG_UNKNOWN_IPV4_MULTICAST_CRTL1	rtl8370_reg.h	8208;"	d
RTL8370_REG_UNKNOWN_IPV6_MULTICAST_CRTL0	rtl8370_reg.h	8226;"	d
RTL8370_REG_UNKNOWN_IPV6_MULTICAST_CRTL1	rtl8370_reg.h	8244;"	d
RTL8370_REG_UNKNOWN_L2_MULTICAST_CRTL0	rtl8370_reg.h	8262;"	d
RTL8370_REG_UNKNOWN_L2_MULTICAST_CRTL1	rtl8370_reg.h	8280;"	d
RTL8370_REG_UNMCAST_FLOADING_PMSK	rtl8370_reg.h	8102;"	d
RTL8370_REG_UNUCAST_FLOADING_PMSK	rtl8370_reg.h	8100;"	d
RTL8370_REG_UPS_CTRL0	rtl8370_reg.h	16542;"	d
RTL8370_REG_UPS_CTRL1	rtl8370_reg.h	16564;"	d
RTL8370_REG_UPS_CTRL2	rtl8370_reg.h	16584;"	d
RTL8370_REG_UPS_CTRL3	rtl8370_reg.h	16594;"	d
RTL8370_REG_UPS_CTRL4	rtl8370_reg.h	16604;"	d
RTL8370_REG_UPS_CTRL5	rtl8370_reg.h	16626;"	d
RTL8370_REG_VLAN_ACCEPT_FRAME_TYPE_CTRL0	rtl8370_reg.h	6826;"	d
RTL8370_REG_VLAN_ACCEPT_FRAME_TYPE_CTRL1	rtl8370_reg.h	6844;"	d
RTL8370_REG_VLAN_CTRL	rtl8370_reg.h	6820;"	d
RTL8370_REG_VLAN_INGRESS	rtl8370_reg.h	6824;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION0_CTRL0	rtl8370_reg.h	6052;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION0_CTRL1	rtl8370_reg.h	6054;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION0_CTRL2	rtl8370_reg.h	6060;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION0_CTRL3	rtl8370_reg.h	6072;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION10_CTRL0	rtl8370_reg.h	6292;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION10_CTRL1	rtl8370_reg.h	6294;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION10_CTRL2	rtl8370_reg.h	6300;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION10_CTRL3	rtl8370_reg.h	6312;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION11_CTRL0	rtl8370_reg.h	6316;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION11_CTRL1	rtl8370_reg.h	6318;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION11_CTRL2	rtl8370_reg.h	6324;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION11_CTRL3	rtl8370_reg.h	6336;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION12_CTRL0	rtl8370_reg.h	6340;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION12_CTRL1	rtl8370_reg.h	6342;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION12_CTRL2	rtl8370_reg.h	6348;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION12_CTRL3	rtl8370_reg.h	6360;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION13_CTRL0	rtl8370_reg.h	6364;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION13_CTRL1	rtl8370_reg.h	6366;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION13_CTRL2	rtl8370_reg.h	6372;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION13_CTRL3	rtl8370_reg.h	6384;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION14_CTRL0	rtl8370_reg.h	6388;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION14_CTRL1	rtl8370_reg.h	6390;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION14_CTRL2	rtl8370_reg.h	6396;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION14_CTRL3	rtl8370_reg.h	6408;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION15_CTRL0	rtl8370_reg.h	6412;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION15_CTRL1	rtl8370_reg.h	6414;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION15_CTRL2	rtl8370_reg.h	6420;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION15_CTRL3	rtl8370_reg.h	6432;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION16_CTRL0	rtl8370_reg.h	6436;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION16_CTRL1	rtl8370_reg.h	6438;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION16_CTRL2	rtl8370_reg.h	6444;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION16_CTRL3	rtl8370_reg.h	6456;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION17_CTRL0	rtl8370_reg.h	6460;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION17_CTRL1	rtl8370_reg.h	6462;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION17_CTRL2	rtl8370_reg.h	6468;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION17_CTRL3	rtl8370_reg.h	6480;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION18_CTRL0	rtl8370_reg.h	6484;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION18_CTRL1	rtl8370_reg.h	6486;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION18_CTRL2	rtl8370_reg.h	6492;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION18_CTRL3	rtl8370_reg.h	6504;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION19_CTRL0	rtl8370_reg.h	6508;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION19_CTRL1	rtl8370_reg.h	6510;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION19_CTRL2	rtl8370_reg.h	6516;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION19_CTRL3	rtl8370_reg.h	6528;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION1_CTRL0	rtl8370_reg.h	6076;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION1_CTRL1	rtl8370_reg.h	6078;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION1_CTRL2	rtl8370_reg.h	6084;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION1_CTRL3	rtl8370_reg.h	6096;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION20_CTRL0	rtl8370_reg.h	6532;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION20_CTRL1	rtl8370_reg.h	6534;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION20_CTRL2	rtl8370_reg.h	6540;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION20_CTRL3	rtl8370_reg.h	6552;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION21_CTRL0	rtl8370_reg.h	6556;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION21_CTRL1	rtl8370_reg.h	6558;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION21_CTRL2	rtl8370_reg.h	6564;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION21_CTRL3	rtl8370_reg.h	6576;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION22_CTRL0	rtl8370_reg.h	6580;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION22_CTRL1	rtl8370_reg.h	6582;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION22_CTRL2	rtl8370_reg.h	6588;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION22_CTRL3	rtl8370_reg.h	6600;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION23_CTRL0	rtl8370_reg.h	6604;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION23_CTRL1	rtl8370_reg.h	6606;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION23_CTRL2	rtl8370_reg.h	6612;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION23_CTRL3	rtl8370_reg.h	6624;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION24_CTRL0	rtl8370_reg.h	6628;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION24_CTRL1	rtl8370_reg.h	6630;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION24_CTRL2	rtl8370_reg.h	6636;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION24_CTRL3	rtl8370_reg.h	6648;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION25_CTRL0	rtl8370_reg.h	6652;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION25_CTRL1	rtl8370_reg.h	6654;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION25_CTRL2	rtl8370_reg.h	6660;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION25_CTRL3	rtl8370_reg.h	6672;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION26_CTRL0	rtl8370_reg.h	6676;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION26_CTRL1	rtl8370_reg.h	6678;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION26_CTRL2	rtl8370_reg.h	6684;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION26_CTRL3	rtl8370_reg.h	6696;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION27_CTRL0	rtl8370_reg.h	6700;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION27_CTRL1	rtl8370_reg.h	6702;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION27_CTRL2	rtl8370_reg.h	6708;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION27_CTRL3	rtl8370_reg.h	6720;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION28_CTRL0	rtl8370_reg.h	6724;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION28_CTRL1	rtl8370_reg.h	6726;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION28_CTRL2	rtl8370_reg.h	6732;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION28_CTRL3	rtl8370_reg.h	6744;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION29_CTRL0	rtl8370_reg.h	6748;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION29_CTRL1	rtl8370_reg.h	6750;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION29_CTRL2	rtl8370_reg.h	6756;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION29_CTRL3	rtl8370_reg.h	6768;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION2_CTRL0	rtl8370_reg.h	6100;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION2_CTRL1	rtl8370_reg.h	6102;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION2_CTRL2	rtl8370_reg.h	6108;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION2_CTRL3	rtl8370_reg.h	6120;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION30_CTRL0	rtl8370_reg.h	6772;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION30_CTRL1	rtl8370_reg.h	6774;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION30_CTRL2	rtl8370_reg.h	6780;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION30_CTRL3	rtl8370_reg.h	6792;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION31_CTRL0	rtl8370_reg.h	6796;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION31_CTRL1	rtl8370_reg.h	6798;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION31_CTRL2	rtl8370_reg.h	6804;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION31_CTRL3	rtl8370_reg.h	6816;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION3_CTRL0	rtl8370_reg.h	6124;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION3_CTRL1	rtl8370_reg.h	6126;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION3_CTRL2	rtl8370_reg.h	6132;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION3_CTRL3	rtl8370_reg.h	6144;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION4_CTRL0	rtl8370_reg.h	6148;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION4_CTRL1	rtl8370_reg.h	6150;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION4_CTRL2	rtl8370_reg.h	6156;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION4_CTRL3	rtl8370_reg.h	6168;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION5_CTRL0	rtl8370_reg.h	6172;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION5_CTRL1	rtl8370_reg.h	6174;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION5_CTRL2	rtl8370_reg.h	6180;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION5_CTRL3	rtl8370_reg.h	6192;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION6_CTRL0	rtl8370_reg.h	6196;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION6_CTRL1	rtl8370_reg.h	6198;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION6_CTRL2	rtl8370_reg.h	6204;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION6_CTRL3	rtl8370_reg.h	6216;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION7_CTRL0	rtl8370_reg.h	6220;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION7_CTRL1	rtl8370_reg.h	6222;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION7_CTRL2	rtl8370_reg.h	6228;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION7_CTRL3	rtl8370_reg.h	6240;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION8_CTRL0	rtl8370_reg.h	6244;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION8_CTRL1	rtl8370_reg.h	6246;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION8_CTRL2	rtl8370_reg.h	6252;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION8_CTRL3	rtl8370_reg.h	6264;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION9_CTRL0	rtl8370_reg.h	6268;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION9_CTRL1	rtl8370_reg.h	6270;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION9_CTRL2	rtl8370_reg.h	6276;"	d
RTL8370_REG_VLAN_MEMBER_CONFIGURATION9_CTRL3	rtl8370_reg.h	6288;"	d
RTL8370_REG_VLAN_MSTI0_CTRL0	rtl8370_reg.h	8676;"	d
RTL8370_REG_VLAN_MSTI0_CTRL1	rtl8370_reg.h	8694;"	d
RTL8370_REG_VLAN_MSTI10_CTRL0	rtl8370_reg.h	9036;"	d
RTL8370_REG_VLAN_MSTI10_CTRL1	rtl8370_reg.h	9054;"	d
RTL8370_REG_VLAN_MSTI11_CTRL0	rtl8370_reg.h	9072;"	d
RTL8370_REG_VLAN_MSTI11_CTRL1	rtl8370_reg.h	9090;"	d
RTL8370_REG_VLAN_MSTI12_CTRL0	rtl8370_reg.h	9108;"	d
RTL8370_REG_VLAN_MSTI12_CTRL1	rtl8370_reg.h	9126;"	d
RTL8370_REG_VLAN_MSTI13_CTRL0	rtl8370_reg.h	9144;"	d
RTL8370_REG_VLAN_MSTI13_CTRL1	rtl8370_reg.h	9162;"	d
RTL8370_REG_VLAN_MSTI14_CTRL0	rtl8370_reg.h	9180;"	d
RTL8370_REG_VLAN_MSTI14_CTRL1	rtl8370_reg.h	9198;"	d
RTL8370_REG_VLAN_MSTI15_CTRL0	rtl8370_reg.h	9216;"	d
RTL8370_REG_VLAN_MSTI15_CTRL1	rtl8370_reg.h	9234;"	d
RTL8370_REG_VLAN_MSTI1_CTRL0	rtl8370_reg.h	8712;"	d
RTL8370_REG_VLAN_MSTI1_CTRL1	rtl8370_reg.h	8730;"	d
RTL8370_REG_VLAN_MSTI2_CTRL0	rtl8370_reg.h	8748;"	d
RTL8370_REG_VLAN_MSTI2_CTRL1	rtl8370_reg.h	8766;"	d
RTL8370_REG_VLAN_MSTI3_CTRL0	rtl8370_reg.h	8784;"	d
RTL8370_REG_VLAN_MSTI3_CTRL1	rtl8370_reg.h	8802;"	d
RTL8370_REG_VLAN_MSTI4_CTRL0	rtl8370_reg.h	8820;"	d
RTL8370_REG_VLAN_MSTI4_CTRL1	rtl8370_reg.h	8838;"	d
RTL8370_REG_VLAN_MSTI5_CTRL0	rtl8370_reg.h	8856;"	d
RTL8370_REG_VLAN_MSTI5_CTRL1	rtl8370_reg.h	8874;"	d
RTL8370_REG_VLAN_MSTI6_CTRL0	rtl8370_reg.h	8892;"	d
RTL8370_REG_VLAN_MSTI6_CTRL1	rtl8370_reg.h	8910;"	d
RTL8370_REG_VLAN_MSTI7_CTRL0	rtl8370_reg.h	8928;"	d
RTL8370_REG_VLAN_MSTI7_CTRL1	rtl8370_reg.h	8946;"	d
RTL8370_REG_VLAN_MSTI8_CTRL0	rtl8370_reg.h	8964;"	d
RTL8370_REG_VLAN_MSTI8_CTRL1	rtl8370_reg.h	8982;"	d
RTL8370_REG_VLAN_MSTI9_CTRL0	rtl8370_reg.h	9000;"	d
RTL8370_REG_VLAN_MSTI9_CTRL1	rtl8370_reg.h	9018;"	d
RTL8370_REG_VLAN_PORTBASED_PRIORITY_CTRL0	rtl8370_reg.h	7620;"	d
RTL8370_REG_VLAN_PORTBASED_PRIORITY_CTRL1	rtl8370_reg.h	7630;"	d
RTL8370_REG_VLAN_PORTBASED_PRIORITY_CTRL2	rtl8370_reg.h	7640;"	d
RTL8370_REG_VLAN_PORTBASED_PRIORITY_CTRL3	rtl8370_reg.h	7650;"	d
RTL8370_REG_VLAN_PPB0_CTRL0	rtl8370_reg.h	5854;"	d
RTL8370_REG_VLAN_PPB0_CTRL1	rtl8370_reg.h	5862;"	d
RTL8370_REG_VLAN_PPB0_CTRL2	rtl8370_reg.h	5870;"	d
RTL8370_REG_VLAN_PPB0_CTRL3	rtl8370_reg.h	5878;"	d
RTL8370_REG_VLAN_PPB0_CTRL4	rtl8370_reg.h	5886;"	d
RTL8370_REG_VLAN_PPB0_CTRL5	rtl8370_reg.h	5894;"	d
RTL8370_REG_VLAN_PPB0_CTRL6	rtl8370_reg.h	5900;"	d
RTL8370_REG_VLAN_PPB0_VALID	rtl8370_reg.h	5852;"	d
RTL8370_REG_VLAN_PPB1_CTRL0	rtl8370_reg.h	5904;"	d
RTL8370_REG_VLAN_PPB1_CTRL1	rtl8370_reg.h	5912;"	d
RTL8370_REG_VLAN_PPB1_CTRL2	rtl8370_reg.h	5920;"	d
RTL8370_REG_VLAN_PPB1_CTRL3	rtl8370_reg.h	5928;"	d
RTL8370_REG_VLAN_PPB1_CTRL4	rtl8370_reg.h	5936;"	d
RTL8370_REG_VLAN_PPB1_CTRL5	rtl8370_reg.h	5944;"	d
RTL8370_REG_VLAN_PPB1_CTRL6	rtl8370_reg.h	5950;"	d
RTL8370_REG_VLAN_PPB1_VALID	rtl8370_reg.h	5902;"	d
RTL8370_REG_VLAN_PPB2_CTRL0	rtl8370_reg.h	5954;"	d
RTL8370_REG_VLAN_PPB2_CTRL1	rtl8370_reg.h	5962;"	d
RTL8370_REG_VLAN_PPB2_CTRL2	rtl8370_reg.h	5970;"	d
RTL8370_REG_VLAN_PPB2_CTRL3	rtl8370_reg.h	5978;"	d
RTL8370_REG_VLAN_PPB2_CTRL4	rtl8370_reg.h	5986;"	d
RTL8370_REG_VLAN_PPB2_CTRL5	rtl8370_reg.h	5994;"	d
RTL8370_REG_VLAN_PPB2_CTRL6	rtl8370_reg.h	6000;"	d
RTL8370_REG_VLAN_PPB2_VALID	rtl8370_reg.h	5952;"	d
RTL8370_REG_VLAN_PPB3_CTRL0	rtl8370_reg.h	6004;"	d
RTL8370_REG_VLAN_PPB3_CTRL1	rtl8370_reg.h	6012;"	d
RTL8370_REG_VLAN_PPB3_CTRL2	rtl8370_reg.h	6020;"	d
RTL8370_REG_VLAN_PPB3_CTRL3	rtl8370_reg.h	6028;"	d
RTL8370_REG_VLAN_PPB3_CTRL4	rtl8370_reg.h	6036;"	d
RTL8370_REG_VLAN_PPB3_CTRL5	rtl8370_reg.h	6044;"	d
RTL8370_REG_VLAN_PPB3_CTRL6	rtl8370_reg.h	6050;"	d
RTL8370_REG_VLAN_PPB3_VALID	rtl8370_reg.h	6002;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM0_CTRL0	rtl8370_reg.h	7660;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM0_CTRL1	rtl8370_reg.h	7670;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM0_CTRL2	rtl8370_reg.h	7680;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM0_CTRL3	rtl8370_reg.h	7690;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM1_CTRL0	rtl8370_reg.h	7700;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM1_CTRL1	rtl8370_reg.h	7710;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM1_CTRL2	rtl8370_reg.h	7720;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM1_CTRL3	rtl8370_reg.h	7730;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM2_CTRL0	rtl8370_reg.h	7740;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM2_CTRL1	rtl8370_reg.h	7750;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM2_CTRL2	rtl8370_reg.h	7760;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM2_CTRL3	rtl8370_reg.h	7770;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM3_CTRL0	rtl8370_reg.h	7780;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM3_CTRL1	rtl8370_reg.h	7790;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM3_CTRL2	rtl8370_reg.h	7800;"	d
RTL8370_REG_VLAN_PPB_PRIORITY_ITEM3_CTRL3	rtl8370_reg.h	7810;"	d
RTL8370_REG_VLAN_PVID_CTRL0	rtl8370_reg.h	5804;"	d
RTL8370_REG_VLAN_PVID_CTRL1	rtl8370_reg.h	5810;"	d
RTL8370_REG_VLAN_PVID_CTRL2	rtl8370_reg.h	5816;"	d
RTL8370_REG_VLAN_PVID_CTRL3	rtl8370_reg.h	5822;"	d
RTL8370_REG_VLAN_PVID_CTRL4	rtl8370_reg.h	5828;"	d
RTL8370_REG_VLAN_PVID_CTRL5	rtl8370_reg.h	5834;"	d
RTL8370_REG_VLAN_PVID_CTRL6	rtl8370_reg.h	5840;"	d
RTL8370_REG_VLAN_PVID_CTRL7	rtl8370_reg.h	5846;"	d
RTL8370_REG_VS_TPID	rtl8370_reg.h	14972;"	d
RTL8370_REMARKING_1Q_ENABLE_MASK	rtl8370_reg.h	15010;"	d
RTL8370_REMARKING_1Q_ENABLE_OFFSET	rtl8370_reg.h	15009;"	d
RTL8370_REMARKING_CTRL_REG	rtl8370_base.h	417;"	d
RTL8370_REMARKING_DSCP_ENABLE_MASK	rtl8370_reg.h	15012;"	d
RTL8370_REMARKING_DSCP_ENABLE_OFFSET	rtl8370_reg.h	15011;"	d
RTL8370_RESET_FLAG_MASK	rtl8370_reg.h	14300;"	d
RTL8370_RESET_FLAG_OFFSET	rtl8370_reg.h	14299;"	d
RTL8370_RETN_DBGGORAM_MASK	rtl8370_reg.h	16646;"	d
RTL8370_RETN_DBGGORAM_OFFSET	rtl8370_reg.h	16645;"	d
RTL8370_RETURN_TO_0_MASK	rtl8370_reg.h	2500;"	d
RTL8370_RETURN_TO_0_OFFSET	rtl8370_reg.h	2499;"	d
RTL8370_RG0_DN_MASK	rtl8370_reg.h	15684;"	d
RTL8370_RG0_DN_OFFSET	rtl8370_reg.h	15683;"	d
RTL8370_RG0_DP_MASK	rtl8370_reg.h	15688;"	d
RTL8370_RG0_DP_OFFSET	rtl8370_reg.h	15687;"	d
RTL8370_RG1_DN_MASK	rtl8370_reg.h	15676;"	d
RTL8370_RG1_DN_OFFSET	rtl8370_reg.h	15675;"	d
RTL8370_RG1_DP_MASK	rtl8370_reg.h	15680;"	d
RTL8370_RG1_DP_OFFSET	rtl8370_reg.h	15679;"	d
RTL8370_RGMII_0_FORCE_MASK	rtl8370_reg.h	15832;"	d
RTL8370_RGMII_0_FORCE_OFFSET	rtl8370_reg.h	15831;"	d
RTL8370_RGMII_1_FORCE_MASK	rtl8370_reg.h	15840;"	d
RTL8370_RGMII_1_FORCE_OFFSET	rtl8370_reg.h	15839;"	d
RTL8370_RG_POLL_EN_MASK	rtl8370_reg.h	15810;"	d
RTL8370_RG_POLL_EN_OFFSET	rtl8370_reg.h	15809;"	d
RTL8370_RLDP_8051_ENABLE_MASK	rtl8370_reg.h	17915;"	d
RTL8370_RLDP_8051_ENABLE_OFFSET	rtl8370_reg.h	17914;"	d
RTL8370_RLDP_COMP_ID_MASK	rtl8370_reg.h	17913;"	d
RTL8370_RLDP_COMP_ID_OFFSET	rtl8370_reg.h	17912;"	d
RTL8370_RLDP_CTRL0_REG	rtl8370_base.h	564;"	d
RTL8370_RLDP_ENABLE_MASK	rtl8370_reg.h	17917;"	d
RTL8370_RLDP_ENABLE_OFFSET	rtl8370_reg.h	17916;"	d
RTL8370_RLDP_GEN_RANDOM_MASK	rtl8370_reg.h	17911;"	d
RTL8370_RLDP_GEN_RANDOM_OFFSET	rtl8370_reg.h	17910;"	d
RTL8370_RLDP_INDICATOR_SOURCE_MASK	rtl8370_reg.h	17909;"	d
RTL8370_RLDP_INDICATOR_SOURCE_OFFSET	rtl8370_reg.h	17908;"	d
RTL8370_RLDP_LOOP_PMSK_REG	rtl8370_base.h	589;"	d
RTL8370_RLDP_LOOP_PORT_00_MASK	rtl8370_reg.h	17949;"	d
RTL8370_RLDP_LOOP_PORT_00_OFFSET	rtl8370_reg.h	17948;"	d
RTL8370_RLDP_LOOP_PORT_01_MASK	rtl8370_reg.h	17947;"	d
RTL8370_RLDP_LOOP_PORT_01_OFFSET	rtl8370_reg.h	17946;"	d
RTL8370_RLDP_LOOP_PORT_02_MASK	rtl8370_reg.h	17955;"	d
RTL8370_RLDP_LOOP_PORT_02_OFFSET	rtl8370_reg.h	17954;"	d
RTL8370_RLDP_LOOP_PORT_03_MASK	rtl8370_reg.h	17953;"	d
RTL8370_RLDP_LOOP_PORT_03_OFFSET	rtl8370_reg.h	17952;"	d
RTL8370_RLDP_LOOP_PORT_04_MASK	rtl8370_reg.h	17961;"	d
RTL8370_RLDP_LOOP_PORT_04_OFFSET	rtl8370_reg.h	17960;"	d
RTL8370_RLDP_LOOP_PORT_05_MASK	rtl8370_reg.h	17959;"	d
RTL8370_RLDP_LOOP_PORT_05_OFFSET	rtl8370_reg.h	17958;"	d
RTL8370_RLDP_LOOP_PORT_06_MASK	rtl8370_reg.h	17967;"	d
RTL8370_RLDP_LOOP_PORT_06_OFFSET	rtl8370_reg.h	17966;"	d
RTL8370_RLDP_LOOP_PORT_07_MASK	rtl8370_reg.h	17965;"	d
RTL8370_RLDP_LOOP_PORT_07_OFFSET	rtl8370_reg.h	17964;"	d
RTL8370_RLDP_LOOP_PORT_08_MASK	rtl8370_reg.h	17973;"	d
RTL8370_RLDP_LOOP_PORT_08_OFFSET	rtl8370_reg.h	17972;"	d
RTL8370_RLDP_LOOP_PORT_09_MASK	rtl8370_reg.h	17971;"	d
RTL8370_RLDP_LOOP_PORT_09_OFFSET	rtl8370_reg.h	17970;"	d
RTL8370_RLDP_LOOP_PORT_10_MASK	rtl8370_reg.h	17979;"	d
RTL8370_RLDP_LOOP_PORT_10_OFFSET	rtl8370_reg.h	17978;"	d
RTL8370_RLDP_LOOP_PORT_11_MASK	rtl8370_reg.h	17977;"	d
RTL8370_RLDP_LOOP_PORT_11_OFFSET	rtl8370_reg.h	17976;"	d
RTL8370_RLDP_LOOP_PORT_12_MASK	rtl8370_reg.h	17985;"	d
RTL8370_RLDP_LOOP_PORT_12_OFFSET	rtl8370_reg.h	17984;"	d
RTL8370_RLDP_LOOP_PORT_13_MASK	rtl8370_reg.h	17983;"	d
RTL8370_RLDP_LOOP_PORT_13_OFFSET	rtl8370_reg.h	17982;"	d
RTL8370_RLDP_LOOP_PORT_14_MASK	rtl8370_reg.h	17991;"	d
RTL8370_RLDP_LOOP_PORT_14_OFFSET	rtl8370_reg.h	17990;"	d
RTL8370_RLDP_LOOP_PORT_15_MASK	rtl8370_reg.h	17989;"	d
RTL8370_RLDP_LOOP_PORT_15_OFFSET	rtl8370_reg.h	17988;"	d
RTL8370_RLDP_LOOP_PORT_BASE	rtl8370_base.h	591;"	d
RTL8370_RLDP_LOOP_PORT_MASK	rtl8370_base.h	594;"	d
RTL8370_RLDP_LOOP_PORT_OFFSET	rtl8370_base.h	593;"	d
RTL8370_RLDP_LOOP_PORT_REG	rtl8370_base.h	592;"	d
RTL8370_RLDP_RAND_NUM_REG_BASE	rtl8370_base.h	585;"	d
RTL8370_RLDP_RETRY_COUNT_CHKSTATE_MASK	rtl8370_reg.h	17923;"	d
RTL8370_RLDP_RETRY_COUNT_CHKSTATE_OFFSET	rtl8370_reg.h	17922;"	d
RTL8370_RLDP_RETRY_COUNT_CHKSTATE_READ_MASK	rtl8370_base.h	571;"	d
RTL8370_RLDP_RETRY_COUNT_CHKSTATE_READ_OFFSET	rtl8370_base.h	570;"	d
RTL8370_RLDP_RETRY_COUNT_CHKSTATE_WRITE_MASK	rtl8370_base.h	575;"	d
RTL8370_RLDP_RETRY_COUNT_CHKSTATE_WRITE_OFFSET	rtl8370_base.h	574;"	d
RTL8370_RLDP_RETRY_COUNT_LOOPSTATE_MASK	rtl8370_reg.h	17921;"	d
RTL8370_RLDP_RETRY_COUNT_LOOPSTATE_OFFSET	rtl8370_reg.h	17920;"	d
RTL8370_RLDP_RETRY_COUNT_LOOPSTATE_READ_MASK	rtl8370_base.h	569;"	d
RTL8370_RLDP_RETRY_COUNT_LOOPSTATE_READ_OFFSET	rtl8370_base.h	568;"	d
RTL8370_RLDP_RETRY_COUNT_LOOPSTATE_WRITE_MASK	rtl8370_base.h	573;"	d
RTL8370_RLDP_RETRY_COUNT_LOOPSTATE_WRITE_OFFSET	rtl8370_base.h	572;"	d
RTL8370_RLDP_RETRY_COUNT_REG	rtl8370_base.h	577;"	d
RTL8370_RLDP_RETRY_PERIOD_CHKSTATE_REG	rtl8370_base.h	581;"	d
RTL8370_RLDP_RETRY_PERIOD_LOOPSTATE_REG	rtl8370_base.h	579;"	d
RTL8370_RLDP_SEED_NUM_REG_BASE	rtl8370_base.h	587;"	d
RTL8370_RLDP_TX_PMSK_REG	rtl8370_base.h	583;"	d
RTL8370_RLVID_MASK	rtl8370_reg.h	15636;"	d
RTL8370_RLVID_OFFSET	rtl8370_reg.h	15635;"	d
RTL8370_RMAMAX	rtl8370_asicdrv_rma.h	6;"	d
RTL8370_RMAOP	rtl8370_asicdrv_rma.h	/^enum RTL8370_RMAOP$/;"	g
RTL8370_RMA_CTRL00_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	6934;"	d
RTL8370_RMA_CTRL00_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	6933;"	d
RTL8370_RMA_CTRL00_KEEP_FORMAT_MASK	rtl8370_reg.h	6938;"	d
RTL8370_RMA_CTRL00_KEEP_FORMAT_OFFSET	rtl8370_reg.h	6937;"	d
RTL8370_RMA_CTRL00_OPERATION_MASK	rtl8370_reg.h	6932;"	d
RTL8370_RMA_CTRL00_OPERATION_OFFSET	rtl8370_reg.h	6931;"	d
RTL8370_RMA_CTRL00_PORTISO_LEAKY_MASK	rtl8370_reg.h	6942;"	d
RTL8370_RMA_CTRL00_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	6941;"	d
RTL8370_RMA_CTRL00_TRAP_PRIORITY_MASK	rtl8370_reg.h	6936;"	d
RTL8370_RMA_CTRL00_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	6935;"	d
RTL8370_RMA_CTRL00_VLAN_LEAKY_MASK	rtl8370_reg.h	6940;"	d
RTL8370_RMA_CTRL00_VLAN_LEAKY_OFFSET	rtl8370_reg.h	6939;"	d
RTL8370_RMA_CTRL01_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	6948;"	d
RTL8370_RMA_CTRL01_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	6947;"	d
RTL8370_RMA_CTRL01_KEEP_FORMAT_MASK	rtl8370_reg.h	6952;"	d
RTL8370_RMA_CTRL01_KEEP_FORMAT_OFFSET	rtl8370_reg.h	6951;"	d
RTL8370_RMA_CTRL01_OPERATION_MASK	rtl8370_reg.h	6946;"	d
RTL8370_RMA_CTRL01_OPERATION_OFFSET	rtl8370_reg.h	6945;"	d
RTL8370_RMA_CTRL01_PORTISO_LEAKY_MASK	rtl8370_reg.h	6956;"	d
RTL8370_RMA_CTRL01_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	6955;"	d
RTL8370_RMA_CTRL01_TRAP_PRIORITY_MASK	rtl8370_reg.h	6950;"	d
RTL8370_RMA_CTRL01_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	6949;"	d
RTL8370_RMA_CTRL01_VLAN_LEAKY_MASK	rtl8370_reg.h	6954;"	d
RTL8370_RMA_CTRL01_VLAN_LEAKY_OFFSET	rtl8370_reg.h	6953;"	d
RTL8370_RMA_CTRL02_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	6962;"	d
RTL8370_RMA_CTRL02_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	6961;"	d
RTL8370_RMA_CTRL02_KEEP_FORMAT_MASK	rtl8370_reg.h	6966;"	d
RTL8370_RMA_CTRL02_KEEP_FORMAT_OFFSET	rtl8370_reg.h	6965;"	d
RTL8370_RMA_CTRL02_OPERATION_MASK	rtl8370_reg.h	6960;"	d
RTL8370_RMA_CTRL02_OPERATION_OFFSET	rtl8370_reg.h	6959;"	d
RTL8370_RMA_CTRL02_PORTISO_LEAKY_MASK	rtl8370_reg.h	6970;"	d
RTL8370_RMA_CTRL02_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	6969;"	d
RTL8370_RMA_CTRL02_TRAP_PRIORITY_MASK	rtl8370_reg.h	6964;"	d
RTL8370_RMA_CTRL02_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	6963;"	d
RTL8370_RMA_CTRL02_VLAN_LEAKY_MASK	rtl8370_reg.h	6968;"	d
RTL8370_RMA_CTRL02_VLAN_LEAKY_OFFSET	rtl8370_reg.h	6967;"	d
RTL8370_RMA_CTRL03_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	6976;"	d
RTL8370_RMA_CTRL03_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	6975;"	d
RTL8370_RMA_CTRL03_KEEP_FORMAT_MASK	rtl8370_reg.h	6980;"	d
RTL8370_RMA_CTRL03_KEEP_FORMAT_OFFSET	rtl8370_reg.h	6979;"	d
RTL8370_RMA_CTRL03_OPERATION_MASK	rtl8370_reg.h	6974;"	d
RTL8370_RMA_CTRL03_OPERATION_OFFSET	rtl8370_reg.h	6973;"	d
RTL8370_RMA_CTRL03_PORTISO_LEAKY_MASK	rtl8370_reg.h	6984;"	d
RTL8370_RMA_CTRL03_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	6983;"	d
RTL8370_RMA_CTRL03_TRAP_PRIORITY_MASK	rtl8370_reg.h	6978;"	d
RTL8370_RMA_CTRL03_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	6977;"	d
RTL8370_RMA_CTRL03_VLAN_LEAKY_MASK	rtl8370_reg.h	6982;"	d
RTL8370_RMA_CTRL03_VLAN_LEAKY_OFFSET	rtl8370_reg.h	6981;"	d
RTL8370_RMA_CTRL04_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	6990;"	d
RTL8370_RMA_CTRL04_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	6989;"	d
RTL8370_RMA_CTRL04_KEEP_FORMAT_MASK	rtl8370_reg.h	6994;"	d
RTL8370_RMA_CTRL04_KEEP_FORMAT_OFFSET	rtl8370_reg.h	6993;"	d
RTL8370_RMA_CTRL04_OPERATION_MASK	rtl8370_reg.h	6988;"	d
RTL8370_RMA_CTRL04_OPERATION_OFFSET	rtl8370_reg.h	6987;"	d
RTL8370_RMA_CTRL04_PORTISO_LEAKY_MASK	rtl8370_reg.h	6998;"	d
RTL8370_RMA_CTRL04_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	6997;"	d
RTL8370_RMA_CTRL04_TRAP_PRIORITY_MASK	rtl8370_reg.h	6992;"	d
RTL8370_RMA_CTRL04_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	6991;"	d
RTL8370_RMA_CTRL04_VLAN_LEAKY_MASK	rtl8370_reg.h	6996;"	d
RTL8370_RMA_CTRL04_VLAN_LEAKY_OFFSET	rtl8370_reg.h	6995;"	d
RTL8370_RMA_CTRL05_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7004;"	d
RTL8370_RMA_CTRL05_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7003;"	d
RTL8370_RMA_CTRL05_KEEP_FORMAT_MASK	rtl8370_reg.h	7008;"	d
RTL8370_RMA_CTRL05_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7007;"	d
RTL8370_RMA_CTRL05_OPERATION_MASK	rtl8370_reg.h	7002;"	d
RTL8370_RMA_CTRL05_OPERATION_OFFSET	rtl8370_reg.h	7001;"	d
RTL8370_RMA_CTRL05_PORTISO_LEAKY_MASK	rtl8370_reg.h	7012;"	d
RTL8370_RMA_CTRL05_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7011;"	d
RTL8370_RMA_CTRL05_TRAP_PRIORITY_MASK	rtl8370_reg.h	7006;"	d
RTL8370_RMA_CTRL05_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7005;"	d
RTL8370_RMA_CTRL05_VLAN_LEAKY_MASK	rtl8370_reg.h	7010;"	d
RTL8370_RMA_CTRL05_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7009;"	d
RTL8370_RMA_CTRL06_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7018;"	d
RTL8370_RMA_CTRL06_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7017;"	d
RTL8370_RMA_CTRL06_KEEP_FORMAT_MASK	rtl8370_reg.h	7022;"	d
RTL8370_RMA_CTRL06_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7021;"	d
RTL8370_RMA_CTRL06_OPERATION_MASK	rtl8370_reg.h	7016;"	d
RTL8370_RMA_CTRL06_OPERATION_OFFSET	rtl8370_reg.h	7015;"	d
RTL8370_RMA_CTRL06_PORTISO_LEAKY_MASK	rtl8370_reg.h	7026;"	d
RTL8370_RMA_CTRL06_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7025;"	d
RTL8370_RMA_CTRL06_TRAP_PRIORITY_MASK	rtl8370_reg.h	7020;"	d
RTL8370_RMA_CTRL06_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7019;"	d
RTL8370_RMA_CTRL06_VLAN_LEAKY_MASK	rtl8370_reg.h	7024;"	d
RTL8370_RMA_CTRL06_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7023;"	d
RTL8370_RMA_CTRL07_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7032;"	d
RTL8370_RMA_CTRL07_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7031;"	d
RTL8370_RMA_CTRL07_KEEP_FORMAT_MASK	rtl8370_reg.h	7036;"	d
RTL8370_RMA_CTRL07_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7035;"	d
RTL8370_RMA_CTRL07_OPERATION_MASK	rtl8370_reg.h	7030;"	d
RTL8370_RMA_CTRL07_OPERATION_OFFSET	rtl8370_reg.h	7029;"	d
RTL8370_RMA_CTRL07_PORTISO_LEAKY_MASK	rtl8370_reg.h	7040;"	d
RTL8370_RMA_CTRL07_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7039;"	d
RTL8370_RMA_CTRL07_TRAP_PRIORITY_MASK	rtl8370_reg.h	7034;"	d
RTL8370_RMA_CTRL07_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7033;"	d
RTL8370_RMA_CTRL07_VLAN_LEAKY_MASK	rtl8370_reg.h	7038;"	d
RTL8370_RMA_CTRL07_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7037;"	d
RTL8370_RMA_CTRL08_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7046;"	d
RTL8370_RMA_CTRL08_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7045;"	d
RTL8370_RMA_CTRL08_KEEP_FORMAT_MASK	rtl8370_reg.h	7050;"	d
RTL8370_RMA_CTRL08_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7049;"	d
RTL8370_RMA_CTRL08_OPERATION_MASK	rtl8370_reg.h	7044;"	d
RTL8370_RMA_CTRL08_OPERATION_OFFSET	rtl8370_reg.h	7043;"	d
RTL8370_RMA_CTRL08_PORTISO_LEAKY_MASK	rtl8370_reg.h	7054;"	d
RTL8370_RMA_CTRL08_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7053;"	d
RTL8370_RMA_CTRL08_TRAP_PRIORITY_MASK	rtl8370_reg.h	7048;"	d
RTL8370_RMA_CTRL08_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7047;"	d
RTL8370_RMA_CTRL08_VLAN_LEAKY_MASK	rtl8370_reg.h	7052;"	d
RTL8370_RMA_CTRL08_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7051;"	d
RTL8370_RMA_CTRL09_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7060;"	d
RTL8370_RMA_CTRL09_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7059;"	d
RTL8370_RMA_CTRL09_KEEP_FORMAT_MASK	rtl8370_reg.h	7064;"	d
RTL8370_RMA_CTRL09_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7063;"	d
RTL8370_RMA_CTRL09_OPERATION_MASK	rtl8370_reg.h	7058;"	d
RTL8370_RMA_CTRL09_OPERATION_OFFSET	rtl8370_reg.h	7057;"	d
RTL8370_RMA_CTRL09_PORTISO_LEAKY_MASK	rtl8370_reg.h	7068;"	d
RTL8370_RMA_CTRL09_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7067;"	d
RTL8370_RMA_CTRL09_TRAP_PRIORITY_MASK	rtl8370_reg.h	7062;"	d
RTL8370_RMA_CTRL09_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7061;"	d
RTL8370_RMA_CTRL09_VLAN_LEAKY_MASK	rtl8370_reg.h	7066;"	d
RTL8370_RMA_CTRL09_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7065;"	d
RTL8370_RMA_CTRL0A_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7074;"	d
RTL8370_RMA_CTRL0A_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7073;"	d
RTL8370_RMA_CTRL0A_KEEP_FORMAT_MASK	rtl8370_reg.h	7078;"	d
RTL8370_RMA_CTRL0A_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7077;"	d
RTL8370_RMA_CTRL0A_OPERATION_MASK	rtl8370_reg.h	7072;"	d
RTL8370_RMA_CTRL0A_OPERATION_OFFSET	rtl8370_reg.h	7071;"	d
RTL8370_RMA_CTRL0A_PORTISO_LEAKY_MASK	rtl8370_reg.h	7082;"	d
RTL8370_RMA_CTRL0A_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7081;"	d
RTL8370_RMA_CTRL0A_TRAP_PRIORITY_MASK	rtl8370_reg.h	7076;"	d
RTL8370_RMA_CTRL0A_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7075;"	d
RTL8370_RMA_CTRL0A_VLAN_LEAKY_MASK	rtl8370_reg.h	7080;"	d
RTL8370_RMA_CTRL0A_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7079;"	d
RTL8370_RMA_CTRL0B_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7088;"	d
RTL8370_RMA_CTRL0B_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7087;"	d
RTL8370_RMA_CTRL0B_KEEP_FORMAT_MASK	rtl8370_reg.h	7092;"	d
RTL8370_RMA_CTRL0B_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7091;"	d
RTL8370_RMA_CTRL0B_OPERATION_MASK	rtl8370_reg.h	7086;"	d
RTL8370_RMA_CTRL0B_OPERATION_OFFSET	rtl8370_reg.h	7085;"	d
RTL8370_RMA_CTRL0B_PORTISO_LEAKY_MASK	rtl8370_reg.h	7096;"	d
RTL8370_RMA_CTRL0B_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7095;"	d
RTL8370_RMA_CTRL0B_TRAP_PRIORITY_MASK	rtl8370_reg.h	7090;"	d
RTL8370_RMA_CTRL0B_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7089;"	d
RTL8370_RMA_CTRL0B_VLAN_LEAKY_MASK	rtl8370_reg.h	7094;"	d
RTL8370_RMA_CTRL0B_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7093;"	d
RTL8370_RMA_CTRL0C_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7102;"	d
RTL8370_RMA_CTRL0C_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7101;"	d
RTL8370_RMA_CTRL0C_KEEP_FORMAT_MASK	rtl8370_reg.h	7106;"	d
RTL8370_RMA_CTRL0C_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7105;"	d
RTL8370_RMA_CTRL0C_OPERATION_MASK	rtl8370_reg.h	7100;"	d
RTL8370_RMA_CTRL0C_OPERATION_OFFSET	rtl8370_reg.h	7099;"	d
RTL8370_RMA_CTRL0C_PORTISO_LEAKY_MASK	rtl8370_reg.h	7110;"	d
RTL8370_RMA_CTRL0C_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7109;"	d
RTL8370_RMA_CTRL0C_TRAP_PRIORITY_MASK	rtl8370_reg.h	7104;"	d
RTL8370_RMA_CTRL0C_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7103;"	d
RTL8370_RMA_CTRL0C_VLAN_LEAKY_MASK	rtl8370_reg.h	7108;"	d
RTL8370_RMA_CTRL0C_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7107;"	d
RTL8370_RMA_CTRL0D_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7116;"	d
RTL8370_RMA_CTRL0D_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7115;"	d
RTL8370_RMA_CTRL0D_KEEP_FORMAT_MASK	rtl8370_reg.h	7120;"	d
RTL8370_RMA_CTRL0D_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7119;"	d
RTL8370_RMA_CTRL0D_OPERATION_MASK	rtl8370_reg.h	7114;"	d
RTL8370_RMA_CTRL0D_OPERATION_OFFSET	rtl8370_reg.h	7113;"	d
RTL8370_RMA_CTRL0D_PORTISO_LEAKY_MASK	rtl8370_reg.h	7124;"	d
RTL8370_RMA_CTRL0D_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7123;"	d
RTL8370_RMA_CTRL0D_TRAP_PRIORITY_MASK	rtl8370_reg.h	7118;"	d
RTL8370_RMA_CTRL0D_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7117;"	d
RTL8370_RMA_CTRL0D_VLAN_LEAKY_MASK	rtl8370_reg.h	7122;"	d
RTL8370_RMA_CTRL0D_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7121;"	d
RTL8370_RMA_CTRL0E_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7130;"	d
RTL8370_RMA_CTRL0E_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7129;"	d
RTL8370_RMA_CTRL0E_KEEP_FORMAT_MASK	rtl8370_reg.h	7134;"	d
RTL8370_RMA_CTRL0E_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7133;"	d
RTL8370_RMA_CTRL0E_OPERATION_MASK	rtl8370_reg.h	7128;"	d
RTL8370_RMA_CTRL0E_OPERATION_OFFSET	rtl8370_reg.h	7127;"	d
RTL8370_RMA_CTRL0E_PORTISO_LEAKY_MASK	rtl8370_reg.h	7138;"	d
RTL8370_RMA_CTRL0E_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7137;"	d
RTL8370_RMA_CTRL0E_TRAP_PRIORITY_MASK	rtl8370_reg.h	7132;"	d
RTL8370_RMA_CTRL0E_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7131;"	d
RTL8370_RMA_CTRL0E_VLAN_LEAKY_MASK	rtl8370_reg.h	7136;"	d
RTL8370_RMA_CTRL0E_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7135;"	d
RTL8370_RMA_CTRL0F_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7144;"	d
RTL8370_RMA_CTRL0F_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7143;"	d
RTL8370_RMA_CTRL0F_KEEP_FORMAT_MASK	rtl8370_reg.h	7148;"	d
RTL8370_RMA_CTRL0F_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7147;"	d
RTL8370_RMA_CTRL0F_OPERATION_MASK	rtl8370_reg.h	7142;"	d
RTL8370_RMA_CTRL0F_OPERATION_OFFSET	rtl8370_reg.h	7141;"	d
RTL8370_RMA_CTRL0F_PORTISO_LEAKY_MASK	rtl8370_reg.h	7152;"	d
RTL8370_RMA_CTRL0F_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7151;"	d
RTL8370_RMA_CTRL0F_TRAP_PRIORITY_MASK	rtl8370_reg.h	7146;"	d
RTL8370_RMA_CTRL0F_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7145;"	d
RTL8370_RMA_CTRL0F_VLAN_LEAKY_MASK	rtl8370_reg.h	7150;"	d
RTL8370_RMA_CTRL0F_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7149;"	d
RTL8370_RMA_CTRL10_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7158;"	d
RTL8370_RMA_CTRL10_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7157;"	d
RTL8370_RMA_CTRL10_KEEP_FORMAT_MASK	rtl8370_reg.h	7162;"	d
RTL8370_RMA_CTRL10_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7161;"	d
RTL8370_RMA_CTRL10_OPERATION_MASK	rtl8370_reg.h	7156;"	d
RTL8370_RMA_CTRL10_OPERATION_OFFSET	rtl8370_reg.h	7155;"	d
RTL8370_RMA_CTRL10_PORTISO_LEAKY_MASK	rtl8370_reg.h	7166;"	d
RTL8370_RMA_CTRL10_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7165;"	d
RTL8370_RMA_CTRL10_TRAP_PRIORITY_MASK	rtl8370_reg.h	7160;"	d
RTL8370_RMA_CTRL10_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7159;"	d
RTL8370_RMA_CTRL10_VLAN_LEAKY_MASK	rtl8370_reg.h	7164;"	d
RTL8370_RMA_CTRL10_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7163;"	d
RTL8370_RMA_CTRL11_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7172;"	d
RTL8370_RMA_CTRL11_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7171;"	d
RTL8370_RMA_CTRL11_KEEP_FORMAT_MASK	rtl8370_reg.h	7176;"	d
RTL8370_RMA_CTRL11_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7175;"	d
RTL8370_RMA_CTRL11_OPERATION_MASK	rtl8370_reg.h	7170;"	d
RTL8370_RMA_CTRL11_OPERATION_OFFSET	rtl8370_reg.h	7169;"	d
RTL8370_RMA_CTRL11_PORTISO_LEAKY_MASK	rtl8370_reg.h	7180;"	d
RTL8370_RMA_CTRL11_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7179;"	d
RTL8370_RMA_CTRL11_TRAP_PRIORITY_MASK	rtl8370_reg.h	7174;"	d
RTL8370_RMA_CTRL11_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7173;"	d
RTL8370_RMA_CTRL11_VLAN_LEAKY_MASK	rtl8370_reg.h	7178;"	d
RTL8370_RMA_CTRL11_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7177;"	d
RTL8370_RMA_CTRL12_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7186;"	d
RTL8370_RMA_CTRL12_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7185;"	d
RTL8370_RMA_CTRL12_KEEP_FORMAT_MASK	rtl8370_reg.h	7190;"	d
RTL8370_RMA_CTRL12_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7189;"	d
RTL8370_RMA_CTRL12_OPERATION_MASK	rtl8370_reg.h	7184;"	d
RTL8370_RMA_CTRL12_OPERATION_OFFSET	rtl8370_reg.h	7183;"	d
RTL8370_RMA_CTRL12_PORTISO_LEAKY_MASK	rtl8370_reg.h	7194;"	d
RTL8370_RMA_CTRL12_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7193;"	d
RTL8370_RMA_CTRL12_TRAP_PRIORITY_MASK	rtl8370_reg.h	7188;"	d
RTL8370_RMA_CTRL12_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7187;"	d
RTL8370_RMA_CTRL12_VLAN_LEAKY_MASK	rtl8370_reg.h	7192;"	d
RTL8370_RMA_CTRL12_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7191;"	d
RTL8370_RMA_CTRL13_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7200;"	d
RTL8370_RMA_CTRL13_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7199;"	d
RTL8370_RMA_CTRL13_KEEP_FORMAT_MASK	rtl8370_reg.h	7204;"	d
RTL8370_RMA_CTRL13_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7203;"	d
RTL8370_RMA_CTRL13_OPERATION_MASK	rtl8370_reg.h	7198;"	d
RTL8370_RMA_CTRL13_OPERATION_OFFSET	rtl8370_reg.h	7197;"	d
RTL8370_RMA_CTRL13_PORTISO_LEAKY_MASK	rtl8370_reg.h	7208;"	d
RTL8370_RMA_CTRL13_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7207;"	d
RTL8370_RMA_CTRL13_TRAP_PRIORITY_MASK	rtl8370_reg.h	7202;"	d
RTL8370_RMA_CTRL13_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7201;"	d
RTL8370_RMA_CTRL13_VLAN_LEAKY_MASK	rtl8370_reg.h	7206;"	d
RTL8370_RMA_CTRL13_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7205;"	d
RTL8370_RMA_CTRL14_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7214;"	d
RTL8370_RMA_CTRL14_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7213;"	d
RTL8370_RMA_CTRL14_KEEP_FORMAT_MASK	rtl8370_reg.h	7218;"	d
RTL8370_RMA_CTRL14_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7217;"	d
RTL8370_RMA_CTRL14_OPERATION_MASK	rtl8370_reg.h	7212;"	d
RTL8370_RMA_CTRL14_OPERATION_OFFSET	rtl8370_reg.h	7211;"	d
RTL8370_RMA_CTRL14_PORTISO_LEAKY_MASK	rtl8370_reg.h	7222;"	d
RTL8370_RMA_CTRL14_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7221;"	d
RTL8370_RMA_CTRL14_TRAP_PRIORITY_MASK	rtl8370_reg.h	7216;"	d
RTL8370_RMA_CTRL14_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7215;"	d
RTL8370_RMA_CTRL14_VLAN_LEAKY_MASK	rtl8370_reg.h	7220;"	d
RTL8370_RMA_CTRL14_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7219;"	d
RTL8370_RMA_CTRL15_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7228;"	d
RTL8370_RMA_CTRL15_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7227;"	d
RTL8370_RMA_CTRL15_KEEP_FORMAT_MASK	rtl8370_reg.h	7232;"	d
RTL8370_RMA_CTRL15_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7231;"	d
RTL8370_RMA_CTRL15_OPERATION_MASK	rtl8370_reg.h	7226;"	d
RTL8370_RMA_CTRL15_OPERATION_OFFSET	rtl8370_reg.h	7225;"	d
RTL8370_RMA_CTRL15_PORTISO_LEAKY_MASK	rtl8370_reg.h	7236;"	d
RTL8370_RMA_CTRL15_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7235;"	d
RTL8370_RMA_CTRL15_TRAP_PRIORITY_MASK	rtl8370_reg.h	7230;"	d
RTL8370_RMA_CTRL15_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7229;"	d
RTL8370_RMA_CTRL15_VLAN_LEAKY_MASK	rtl8370_reg.h	7234;"	d
RTL8370_RMA_CTRL15_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7233;"	d
RTL8370_RMA_CTRL16_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7242;"	d
RTL8370_RMA_CTRL16_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7241;"	d
RTL8370_RMA_CTRL16_KEEP_FORMAT_MASK	rtl8370_reg.h	7246;"	d
RTL8370_RMA_CTRL16_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7245;"	d
RTL8370_RMA_CTRL16_OPERATION_MASK	rtl8370_reg.h	7240;"	d
RTL8370_RMA_CTRL16_OPERATION_OFFSET	rtl8370_reg.h	7239;"	d
RTL8370_RMA_CTRL16_PORTISO_LEAKY_MASK	rtl8370_reg.h	7250;"	d
RTL8370_RMA_CTRL16_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7249;"	d
RTL8370_RMA_CTRL16_TRAP_PRIORITY_MASK	rtl8370_reg.h	7244;"	d
RTL8370_RMA_CTRL16_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7243;"	d
RTL8370_RMA_CTRL16_VLAN_LEAKY_MASK	rtl8370_reg.h	7248;"	d
RTL8370_RMA_CTRL16_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7247;"	d
RTL8370_RMA_CTRL17_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7256;"	d
RTL8370_RMA_CTRL17_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7255;"	d
RTL8370_RMA_CTRL17_KEEP_FORMAT_MASK	rtl8370_reg.h	7260;"	d
RTL8370_RMA_CTRL17_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7259;"	d
RTL8370_RMA_CTRL17_OPERATION_MASK	rtl8370_reg.h	7254;"	d
RTL8370_RMA_CTRL17_OPERATION_OFFSET	rtl8370_reg.h	7253;"	d
RTL8370_RMA_CTRL17_PORTISO_LEAKY_MASK	rtl8370_reg.h	7264;"	d
RTL8370_RMA_CTRL17_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7263;"	d
RTL8370_RMA_CTRL17_TRAP_PRIORITY_MASK	rtl8370_reg.h	7258;"	d
RTL8370_RMA_CTRL17_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7257;"	d
RTL8370_RMA_CTRL17_VLAN_LEAKY_MASK	rtl8370_reg.h	7262;"	d
RTL8370_RMA_CTRL17_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7261;"	d
RTL8370_RMA_CTRL18_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7270;"	d
RTL8370_RMA_CTRL18_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7269;"	d
RTL8370_RMA_CTRL18_KEEP_FORMAT_MASK	rtl8370_reg.h	7274;"	d
RTL8370_RMA_CTRL18_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7273;"	d
RTL8370_RMA_CTRL18_OPERATION_MASK	rtl8370_reg.h	7268;"	d
RTL8370_RMA_CTRL18_OPERATION_OFFSET	rtl8370_reg.h	7267;"	d
RTL8370_RMA_CTRL18_PORTISO_LEAKY_MASK	rtl8370_reg.h	7278;"	d
RTL8370_RMA_CTRL18_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7277;"	d
RTL8370_RMA_CTRL18_TRAP_PRIORITY_MASK	rtl8370_reg.h	7272;"	d
RTL8370_RMA_CTRL18_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7271;"	d
RTL8370_RMA_CTRL18_VLAN_LEAKY_MASK	rtl8370_reg.h	7276;"	d
RTL8370_RMA_CTRL18_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7275;"	d
RTL8370_RMA_CTRL19_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7284;"	d
RTL8370_RMA_CTRL19_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7283;"	d
RTL8370_RMA_CTRL19_KEEP_FORMAT_MASK	rtl8370_reg.h	7288;"	d
RTL8370_RMA_CTRL19_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7287;"	d
RTL8370_RMA_CTRL19_OPERATION_MASK	rtl8370_reg.h	7282;"	d
RTL8370_RMA_CTRL19_OPERATION_OFFSET	rtl8370_reg.h	7281;"	d
RTL8370_RMA_CTRL19_PORTISO_LEAKY_MASK	rtl8370_reg.h	7292;"	d
RTL8370_RMA_CTRL19_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7291;"	d
RTL8370_RMA_CTRL19_TRAP_PRIORITY_MASK	rtl8370_reg.h	7286;"	d
RTL8370_RMA_CTRL19_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7285;"	d
RTL8370_RMA_CTRL19_VLAN_LEAKY_MASK	rtl8370_reg.h	7290;"	d
RTL8370_RMA_CTRL19_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7289;"	d
RTL8370_RMA_CTRL1A_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7298;"	d
RTL8370_RMA_CTRL1A_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7297;"	d
RTL8370_RMA_CTRL1A_KEEP_FORMAT_MASK	rtl8370_reg.h	7302;"	d
RTL8370_RMA_CTRL1A_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7301;"	d
RTL8370_RMA_CTRL1A_OPERATION_MASK	rtl8370_reg.h	7296;"	d
RTL8370_RMA_CTRL1A_OPERATION_OFFSET	rtl8370_reg.h	7295;"	d
RTL8370_RMA_CTRL1A_PORTISO_LEAKY_MASK	rtl8370_reg.h	7306;"	d
RTL8370_RMA_CTRL1A_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7305;"	d
RTL8370_RMA_CTRL1A_TRAP_PRIORITY_MASK	rtl8370_reg.h	7300;"	d
RTL8370_RMA_CTRL1A_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7299;"	d
RTL8370_RMA_CTRL1A_VLAN_LEAKY_MASK	rtl8370_reg.h	7304;"	d
RTL8370_RMA_CTRL1A_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7303;"	d
RTL8370_RMA_CTRL1B_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7312;"	d
RTL8370_RMA_CTRL1B_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7311;"	d
RTL8370_RMA_CTRL1B_KEEP_FORMAT_MASK	rtl8370_reg.h	7316;"	d
RTL8370_RMA_CTRL1B_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7315;"	d
RTL8370_RMA_CTRL1B_OPERATION_MASK	rtl8370_reg.h	7310;"	d
RTL8370_RMA_CTRL1B_OPERATION_OFFSET	rtl8370_reg.h	7309;"	d
RTL8370_RMA_CTRL1B_PORTISO_LEAKY_MASK	rtl8370_reg.h	7320;"	d
RTL8370_RMA_CTRL1B_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7319;"	d
RTL8370_RMA_CTRL1B_TRAP_PRIORITY_MASK	rtl8370_reg.h	7314;"	d
RTL8370_RMA_CTRL1B_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7313;"	d
RTL8370_RMA_CTRL1B_VLAN_LEAKY_MASK	rtl8370_reg.h	7318;"	d
RTL8370_RMA_CTRL1B_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7317;"	d
RTL8370_RMA_CTRL1C_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7326;"	d
RTL8370_RMA_CTRL1C_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7325;"	d
RTL8370_RMA_CTRL1C_KEEP_FORMAT_MASK	rtl8370_reg.h	7330;"	d
RTL8370_RMA_CTRL1C_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7329;"	d
RTL8370_RMA_CTRL1C_OPERATION_MASK	rtl8370_reg.h	7324;"	d
RTL8370_RMA_CTRL1C_OPERATION_OFFSET	rtl8370_reg.h	7323;"	d
RTL8370_RMA_CTRL1C_PORTISO_LEAKY_MASK	rtl8370_reg.h	7334;"	d
RTL8370_RMA_CTRL1C_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7333;"	d
RTL8370_RMA_CTRL1C_TRAP_PRIORITY_MASK	rtl8370_reg.h	7328;"	d
RTL8370_RMA_CTRL1C_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7327;"	d
RTL8370_RMA_CTRL1C_VLAN_LEAKY_MASK	rtl8370_reg.h	7332;"	d
RTL8370_RMA_CTRL1C_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7331;"	d
RTL8370_RMA_CTRL1D_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7340;"	d
RTL8370_RMA_CTRL1D_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7339;"	d
RTL8370_RMA_CTRL1D_KEEP_FORMAT_MASK	rtl8370_reg.h	7344;"	d
RTL8370_RMA_CTRL1D_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7343;"	d
RTL8370_RMA_CTRL1D_OPERATION_MASK	rtl8370_reg.h	7338;"	d
RTL8370_RMA_CTRL1D_OPERATION_OFFSET	rtl8370_reg.h	7337;"	d
RTL8370_RMA_CTRL1D_PORTISO_LEAKY_MASK	rtl8370_reg.h	7348;"	d
RTL8370_RMA_CTRL1D_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7347;"	d
RTL8370_RMA_CTRL1D_TRAP_PRIORITY_MASK	rtl8370_reg.h	7342;"	d
RTL8370_RMA_CTRL1D_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7341;"	d
RTL8370_RMA_CTRL1D_VLAN_LEAKY_MASK	rtl8370_reg.h	7346;"	d
RTL8370_RMA_CTRL1D_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7345;"	d
RTL8370_RMA_CTRL1E_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7354;"	d
RTL8370_RMA_CTRL1E_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7353;"	d
RTL8370_RMA_CTRL1E_KEEP_FORMAT_MASK	rtl8370_reg.h	7358;"	d
RTL8370_RMA_CTRL1E_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7357;"	d
RTL8370_RMA_CTRL1E_OPERATION_MASK	rtl8370_reg.h	7352;"	d
RTL8370_RMA_CTRL1E_OPERATION_OFFSET	rtl8370_reg.h	7351;"	d
RTL8370_RMA_CTRL1E_PORTISO_LEAKY_MASK	rtl8370_reg.h	7362;"	d
RTL8370_RMA_CTRL1E_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7361;"	d
RTL8370_RMA_CTRL1E_TRAP_PRIORITY_MASK	rtl8370_reg.h	7356;"	d
RTL8370_RMA_CTRL1E_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7355;"	d
RTL8370_RMA_CTRL1E_VLAN_LEAKY_MASK	rtl8370_reg.h	7360;"	d
RTL8370_RMA_CTRL1E_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7359;"	d
RTL8370_RMA_CTRL1F_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7368;"	d
RTL8370_RMA_CTRL1F_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7367;"	d
RTL8370_RMA_CTRL1F_KEEP_FORMAT_MASK	rtl8370_reg.h	7372;"	d
RTL8370_RMA_CTRL1F_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7371;"	d
RTL8370_RMA_CTRL1F_OPERATION_MASK	rtl8370_reg.h	7366;"	d
RTL8370_RMA_CTRL1F_OPERATION_OFFSET	rtl8370_reg.h	7365;"	d
RTL8370_RMA_CTRL1F_PORTISO_LEAKY_MASK	rtl8370_reg.h	7376;"	d
RTL8370_RMA_CTRL1F_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7375;"	d
RTL8370_RMA_CTRL1F_TRAP_PRIORITY_MASK	rtl8370_reg.h	7370;"	d
RTL8370_RMA_CTRL1F_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7369;"	d
RTL8370_RMA_CTRL1F_VLAN_LEAKY_MASK	rtl8370_reg.h	7374;"	d
RTL8370_RMA_CTRL1F_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7373;"	d
RTL8370_RMA_CTRL20_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7382;"	d
RTL8370_RMA_CTRL20_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7381;"	d
RTL8370_RMA_CTRL20_KEEP_FORMAT_MASK	rtl8370_reg.h	7386;"	d
RTL8370_RMA_CTRL20_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7385;"	d
RTL8370_RMA_CTRL20_OPERATION_MASK	rtl8370_reg.h	7380;"	d
RTL8370_RMA_CTRL20_OPERATION_OFFSET	rtl8370_reg.h	7379;"	d
RTL8370_RMA_CTRL20_PORTISO_LEAKY_MASK	rtl8370_reg.h	7390;"	d
RTL8370_RMA_CTRL20_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7389;"	d
RTL8370_RMA_CTRL20_TRAP_PRIORITY_MASK	rtl8370_reg.h	7384;"	d
RTL8370_RMA_CTRL20_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7383;"	d
RTL8370_RMA_CTRL20_VLAN_LEAKY_MASK	rtl8370_reg.h	7388;"	d
RTL8370_RMA_CTRL20_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7387;"	d
RTL8370_RMA_CTRL21_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7396;"	d
RTL8370_RMA_CTRL21_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7395;"	d
RTL8370_RMA_CTRL21_KEEP_FORMAT_MASK	rtl8370_reg.h	7400;"	d
RTL8370_RMA_CTRL21_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7399;"	d
RTL8370_RMA_CTRL21_OPERATION_MASK	rtl8370_reg.h	7394;"	d
RTL8370_RMA_CTRL21_OPERATION_OFFSET	rtl8370_reg.h	7393;"	d
RTL8370_RMA_CTRL21_PORTISO_LEAKY_MASK	rtl8370_reg.h	7404;"	d
RTL8370_RMA_CTRL21_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7403;"	d
RTL8370_RMA_CTRL21_TRAP_PRIORITY_MASK	rtl8370_reg.h	7398;"	d
RTL8370_RMA_CTRL21_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7397;"	d
RTL8370_RMA_CTRL21_VLAN_LEAKY_MASK	rtl8370_reg.h	7402;"	d
RTL8370_RMA_CTRL21_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7401;"	d
RTL8370_RMA_CTRL22_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7410;"	d
RTL8370_RMA_CTRL22_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7409;"	d
RTL8370_RMA_CTRL22_KEEP_FORMAT_MASK	rtl8370_reg.h	7414;"	d
RTL8370_RMA_CTRL22_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7413;"	d
RTL8370_RMA_CTRL22_OPERATION_MASK	rtl8370_reg.h	7408;"	d
RTL8370_RMA_CTRL22_OPERATION_OFFSET	rtl8370_reg.h	7407;"	d
RTL8370_RMA_CTRL22_PORTISO_LEAKY_MASK	rtl8370_reg.h	7418;"	d
RTL8370_RMA_CTRL22_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7417;"	d
RTL8370_RMA_CTRL22_TRAP_PRIORITY_MASK	rtl8370_reg.h	7412;"	d
RTL8370_RMA_CTRL22_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7411;"	d
RTL8370_RMA_CTRL22_VLAN_LEAKY_MASK	rtl8370_reg.h	7416;"	d
RTL8370_RMA_CTRL22_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7415;"	d
RTL8370_RMA_CTRL23_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7424;"	d
RTL8370_RMA_CTRL23_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7423;"	d
RTL8370_RMA_CTRL23_KEEP_FORMAT_MASK	rtl8370_reg.h	7428;"	d
RTL8370_RMA_CTRL23_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7427;"	d
RTL8370_RMA_CTRL23_OPERATION_MASK	rtl8370_reg.h	7422;"	d
RTL8370_RMA_CTRL23_OPERATION_OFFSET	rtl8370_reg.h	7421;"	d
RTL8370_RMA_CTRL23_PORTISO_LEAKY_MASK	rtl8370_reg.h	7432;"	d
RTL8370_RMA_CTRL23_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7431;"	d
RTL8370_RMA_CTRL23_TRAP_PRIORITY_MASK	rtl8370_reg.h	7426;"	d
RTL8370_RMA_CTRL23_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7425;"	d
RTL8370_RMA_CTRL23_VLAN_LEAKY_MASK	rtl8370_reg.h	7430;"	d
RTL8370_RMA_CTRL23_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7429;"	d
RTL8370_RMA_CTRL24_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7438;"	d
RTL8370_RMA_CTRL24_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7437;"	d
RTL8370_RMA_CTRL24_KEEP_FORMAT_MASK	rtl8370_reg.h	7442;"	d
RTL8370_RMA_CTRL24_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7441;"	d
RTL8370_RMA_CTRL24_OPERATION_MASK	rtl8370_reg.h	7436;"	d
RTL8370_RMA_CTRL24_OPERATION_OFFSET	rtl8370_reg.h	7435;"	d
RTL8370_RMA_CTRL24_PORTISO_LEAKY_MASK	rtl8370_reg.h	7446;"	d
RTL8370_RMA_CTRL24_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7445;"	d
RTL8370_RMA_CTRL24_TRAP_PRIORITY_MASK	rtl8370_reg.h	7440;"	d
RTL8370_RMA_CTRL24_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7439;"	d
RTL8370_RMA_CTRL24_VLAN_LEAKY_MASK	rtl8370_reg.h	7444;"	d
RTL8370_RMA_CTRL24_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7443;"	d
RTL8370_RMA_CTRL25_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7452;"	d
RTL8370_RMA_CTRL25_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7451;"	d
RTL8370_RMA_CTRL25_KEEP_FORMAT_MASK	rtl8370_reg.h	7456;"	d
RTL8370_RMA_CTRL25_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7455;"	d
RTL8370_RMA_CTRL25_OPERATION_MASK	rtl8370_reg.h	7450;"	d
RTL8370_RMA_CTRL25_OPERATION_OFFSET	rtl8370_reg.h	7449;"	d
RTL8370_RMA_CTRL25_PORTISO_LEAKY_MASK	rtl8370_reg.h	7460;"	d
RTL8370_RMA_CTRL25_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7459;"	d
RTL8370_RMA_CTRL25_TRAP_PRIORITY_MASK	rtl8370_reg.h	7454;"	d
RTL8370_RMA_CTRL25_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7453;"	d
RTL8370_RMA_CTRL25_VLAN_LEAKY_MASK	rtl8370_reg.h	7458;"	d
RTL8370_RMA_CTRL25_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7457;"	d
RTL8370_RMA_CTRL26_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7466;"	d
RTL8370_RMA_CTRL26_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7465;"	d
RTL8370_RMA_CTRL26_KEEP_FORMAT_MASK	rtl8370_reg.h	7470;"	d
RTL8370_RMA_CTRL26_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7469;"	d
RTL8370_RMA_CTRL26_OPERATION_MASK	rtl8370_reg.h	7464;"	d
RTL8370_RMA_CTRL26_OPERATION_OFFSET	rtl8370_reg.h	7463;"	d
RTL8370_RMA_CTRL26_PORTISO_LEAKY_MASK	rtl8370_reg.h	7474;"	d
RTL8370_RMA_CTRL26_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7473;"	d
RTL8370_RMA_CTRL26_TRAP_PRIORITY_MASK	rtl8370_reg.h	7468;"	d
RTL8370_RMA_CTRL26_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7467;"	d
RTL8370_RMA_CTRL26_VLAN_LEAKY_MASK	rtl8370_reg.h	7472;"	d
RTL8370_RMA_CTRL26_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7471;"	d
RTL8370_RMA_CTRL27_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7480;"	d
RTL8370_RMA_CTRL27_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7479;"	d
RTL8370_RMA_CTRL27_KEEP_FORMAT_MASK	rtl8370_reg.h	7484;"	d
RTL8370_RMA_CTRL27_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7483;"	d
RTL8370_RMA_CTRL27_OPERATION_MASK	rtl8370_reg.h	7478;"	d
RTL8370_RMA_CTRL27_OPERATION_OFFSET	rtl8370_reg.h	7477;"	d
RTL8370_RMA_CTRL27_PORTISO_LEAKY_MASK	rtl8370_reg.h	7488;"	d
RTL8370_RMA_CTRL27_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7487;"	d
RTL8370_RMA_CTRL27_TRAP_PRIORITY_MASK	rtl8370_reg.h	7482;"	d
RTL8370_RMA_CTRL27_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7481;"	d
RTL8370_RMA_CTRL27_VLAN_LEAKY_MASK	rtl8370_reg.h	7486;"	d
RTL8370_RMA_CTRL27_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7485;"	d
RTL8370_RMA_CTRL28_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7494;"	d
RTL8370_RMA_CTRL28_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7493;"	d
RTL8370_RMA_CTRL28_KEEP_FORMAT_MASK	rtl8370_reg.h	7498;"	d
RTL8370_RMA_CTRL28_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7497;"	d
RTL8370_RMA_CTRL28_OPERATION_MASK	rtl8370_reg.h	7492;"	d
RTL8370_RMA_CTRL28_OPERATION_OFFSET	rtl8370_reg.h	7491;"	d
RTL8370_RMA_CTRL28_PORTISO_LEAKY_MASK	rtl8370_reg.h	7502;"	d
RTL8370_RMA_CTRL28_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7501;"	d
RTL8370_RMA_CTRL28_TRAP_PRIORITY_MASK	rtl8370_reg.h	7496;"	d
RTL8370_RMA_CTRL28_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7495;"	d
RTL8370_RMA_CTRL28_VLAN_LEAKY_MASK	rtl8370_reg.h	7500;"	d
RTL8370_RMA_CTRL28_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7499;"	d
RTL8370_RMA_CTRL29_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7508;"	d
RTL8370_RMA_CTRL29_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7507;"	d
RTL8370_RMA_CTRL29_KEEP_FORMAT_MASK	rtl8370_reg.h	7512;"	d
RTL8370_RMA_CTRL29_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7511;"	d
RTL8370_RMA_CTRL29_OPERATION_MASK	rtl8370_reg.h	7506;"	d
RTL8370_RMA_CTRL29_OPERATION_OFFSET	rtl8370_reg.h	7505;"	d
RTL8370_RMA_CTRL29_PORTISO_LEAKY_MASK	rtl8370_reg.h	7516;"	d
RTL8370_RMA_CTRL29_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7515;"	d
RTL8370_RMA_CTRL29_TRAP_PRIORITY_MASK	rtl8370_reg.h	7510;"	d
RTL8370_RMA_CTRL29_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7509;"	d
RTL8370_RMA_CTRL29_VLAN_LEAKY_MASK	rtl8370_reg.h	7514;"	d
RTL8370_RMA_CTRL29_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7513;"	d
RTL8370_RMA_CTRL2A_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7522;"	d
RTL8370_RMA_CTRL2A_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7521;"	d
RTL8370_RMA_CTRL2A_KEEP_FORMAT_MASK	rtl8370_reg.h	7526;"	d
RTL8370_RMA_CTRL2A_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7525;"	d
RTL8370_RMA_CTRL2A_OPERATION_MASK	rtl8370_reg.h	7520;"	d
RTL8370_RMA_CTRL2A_OPERATION_OFFSET	rtl8370_reg.h	7519;"	d
RTL8370_RMA_CTRL2A_PORTISO_LEAKY_MASK	rtl8370_reg.h	7530;"	d
RTL8370_RMA_CTRL2A_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7529;"	d
RTL8370_RMA_CTRL2A_TRAP_PRIORITY_MASK	rtl8370_reg.h	7524;"	d
RTL8370_RMA_CTRL2A_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7523;"	d
RTL8370_RMA_CTRL2A_VLAN_LEAKY_MASK	rtl8370_reg.h	7528;"	d
RTL8370_RMA_CTRL2A_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7527;"	d
RTL8370_RMA_CTRL2B_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7536;"	d
RTL8370_RMA_CTRL2B_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7535;"	d
RTL8370_RMA_CTRL2B_KEEP_FORMAT_MASK	rtl8370_reg.h	7540;"	d
RTL8370_RMA_CTRL2B_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7539;"	d
RTL8370_RMA_CTRL2B_OPERATION_MASK	rtl8370_reg.h	7534;"	d
RTL8370_RMA_CTRL2B_OPERATION_OFFSET	rtl8370_reg.h	7533;"	d
RTL8370_RMA_CTRL2B_PORTISO_LEAKY_MASK	rtl8370_reg.h	7544;"	d
RTL8370_RMA_CTRL2B_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7543;"	d
RTL8370_RMA_CTRL2B_TRAP_PRIORITY_MASK	rtl8370_reg.h	7538;"	d
RTL8370_RMA_CTRL2B_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7537;"	d
RTL8370_RMA_CTRL2B_VLAN_LEAKY_MASK	rtl8370_reg.h	7542;"	d
RTL8370_RMA_CTRL2B_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7541;"	d
RTL8370_RMA_CTRL2C_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7550;"	d
RTL8370_RMA_CTRL2C_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7549;"	d
RTL8370_RMA_CTRL2C_KEEP_FORMAT_MASK	rtl8370_reg.h	7554;"	d
RTL8370_RMA_CTRL2C_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7553;"	d
RTL8370_RMA_CTRL2C_OPERATION_MASK	rtl8370_reg.h	7548;"	d
RTL8370_RMA_CTRL2C_OPERATION_OFFSET	rtl8370_reg.h	7547;"	d
RTL8370_RMA_CTRL2C_PORTISO_LEAKY_MASK	rtl8370_reg.h	7558;"	d
RTL8370_RMA_CTRL2C_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7557;"	d
RTL8370_RMA_CTRL2C_TRAP_PRIORITY_MASK	rtl8370_reg.h	7552;"	d
RTL8370_RMA_CTRL2C_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7551;"	d
RTL8370_RMA_CTRL2C_VLAN_LEAKY_MASK	rtl8370_reg.h	7556;"	d
RTL8370_RMA_CTRL2C_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7555;"	d
RTL8370_RMA_CTRL2D_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7564;"	d
RTL8370_RMA_CTRL2D_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7563;"	d
RTL8370_RMA_CTRL2D_KEEP_FORMAT_MASK	rtl8370_reg.h	7568;"	d
RTL8370_RMA_CTRL2D_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7567;"	d
RTL8370_RMA_CTRL2D_OPERATION_MASK	rtl8370_reg.h	7562;"	d
RTL8370_RMA_CTRL2D_OPERATION_OFFSET	rtl8370_reg.h	7561;"	d
RTL8370_RMA_CTRL2D_PORTISO_LEAKY_MASK	rtl8370_reg.h	7572;"	d
RTL8370_RMA_CTRL2D_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7571;"	d
RTL8370_RMA_CTRL2D_TRAP_PRIORITY_MASK	rtl8370_reg.h	7566;"	d
RTL8370_RMA_CTRL2D_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7565;"	d
RTL8370_RMA_CTRL2D_VLAN_LEAKY_MASK	rtl8370_reg.h	7570;"	d
RTL8370_RMA_CTRL2D_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7569;"	d
RTL8370_RMA_CTRL2E_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7578;"	d
RTL8370_RMA_CTRL2E_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7577;"	d
RTL8370_RMA_CTRL2E_KEEP_FORMAT_MASK	rtl8370_reg.h	7582;"	d
RTL8370_RMA_CTRL2E_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7581;"	d
RTL8370_RMA_CTRL2E_OPERATION_MASK	rtl8370_reg.h	7576;"	d
RTL8370_RMA_CTRL2E_OPERATION_OFFSET	rtl8370_reg.h	7575;"	d
RTL8370_RMA_CTRL2E_PORTISO_LEAKY_MASK	rtl8370_reg.h	7586;"	d
RTL8370_RMA_CTRL2E_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7585;"	d
RTL8370_RMA_CTRL2E_TRAP_PRIORITY_MASK	rtl8370_reg.h	7580;"	d
RTL8370_RMA_CTRL2E_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7579;"	d
RTL8370_RMA_CTRL2E_VLAN_LEAKY_MASK	rtl8370_reg.h	7584;"	d
RTL8370_RMA_CTRL2E_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7583;"	d
RTL8370_RMA_CTRL2F_DISCARD_STORM_FILTER_MASK	rtl8370_reg.h	7592;"	d
RTL8370_RMA_CTRL2F_DISCARD_STORM_FILTER_OFFSET	rtl8370_reg.h	7591;"	d
RTL8370_RMA_CTRL2F_KEEP_FORMAT_MASK	rtl8370_reg.h	7596;"	d
RTL8370_RMA_CTRL2F_KEEP_FORMAT_OFFSET	rtl8370_reg.h	7595;"	d
RTL8370_RMA_CTRL2F_OPERATION_MASK	rtl8370_reg.h	7590;"	d
RTL8370_RMA_CTRL2F_OPERATION_OFFSET	rtl8370_reg.h	7589;"	d
RTL8370_RMA_CTRL2F_PORTISO_LEAKY_MASK	rtl8370_reg.h	7600;"	d
RTL8370_RMA_CTRL2F_PORTISO_LEAKY_OFFSET	rtl8370_reg.h	7599;"	d
RTL8370_RMA_CTRL2F_TRAP_PRIORITY_MASK	rtl8370_reg.h	7594;"	d
RTL8370_RMA_CTRL2F_TRAP_PRIORITY_OFFSET	rtl8370_reg.h	7593;"	d
RTL8370_RMA_CTRL2F_VLAN_LEAKY_MASK	rtl8370_reg.h	7598;"	d
RTL8370_RMA_CTRL2F_VLAN_LEAKY_OFFSET	rtl8370_reg.h	7597;"	d
RTL8370_RMA_CTRL_BASE	rtl8370_base.h	188;"	d
RTL8370_ROUTER_MODE_MASK	rtl8370_reg.h	15648;"	d
RTL8370_ROUTER_MODE_OFFSET	rtl8370_reg.h	15647;"	d
RTL8370_RRCP_AUTH_KEY_REG	rtl8370_base.h	477;"	d
RTL8370_RRCP_CTRL0_REG	rtl8370_base.h	473;"	d
RTL8370_RRCP_MDOE_MASK	rtl8370_reg.h	16070;"	d
RTL8370_RRCP_MDOE_OFFSET	rtl8370_reg.h	16069;"	d
RTL8370_RRCP_PRIVATE_KEY_REG	rtl8370_base.h	475;"	d
RTL8370_RRCP_RLDP_MODE_OFFSET	rtl8370_reg.h	17893;"	d
RTL8370_RRCP_TRAP_8051_MASK	rtl8370_reg.h	17895;"	d
RTL8370_RRCP_TRAP_8051_OFFSET	rtl8370_reg.h	17894;"	d
RTL8370_RRCP_TRUST_PORTMASK_REG	rtl8370_base.h	479;"	d
RTL8370_RRCP_V1_EN_MASK	rtl8370_reg.h	17899;"	d
RTL8370_RRCP_V1_EN_OFFSET	rtl8370_reg.h	17898;"	d
RTL8370_RRCP_V2_EN_MASK	rtl8370_reg.h	17897;"	d
RTL8370_RRCP_V2_EN_OFFSET	rtl8370_reg.h	17896;"	d
RTL8370_RST1V_TIEM_SEL_MASK	rtl8370_reg.h	16556;"	d
RTL8370_RST1V_TIEM_SEL_OFFSET	rtl8370_reg.h	16555;"	d
RTL8370_RTCT_2PAIR_FTT_MASK	rtl8370_reg.h	18307;"	d
RTL8370_RTCT_2PAIR_FTT_OFFSET	rtl8370_reg.h	18306;"	d
RTL8370_RTCT_2PAIR_MODE_MASK	rtl8370_reg.h	18309;"	d
RTL8370_RTCT_2PAIR_MODE_OFFSET	rtl8370_reg.h	18308;"	d
RTL8370_RTCT_EN_MASK	rtl8370_reg.h	15774;"	d
RTL8370_RTCT_EN_OFFSET	rtl8370_reg.h	15773;"	d
RTL8370_RTCT_LED0_MASK	rtl8370_reg.h	18347;"	d
RTL8370_RTCT_LED0_OFFSET	rtl8370_reg.h	18346;"	d
RTL8370_RTCT_LED1_MASK	rtl8370_reg.h	18345;"	d
RTL8370_RTCT_LED1_OFFSET	rtl8370_reg.h	18344;"	d
RTL8370_RTCT_LED2_MASK	rtl8370_reg.h	18343;"	d
RTL8370_RTCT_LED2_OFFSET	rtl8370_reg.h	18342;"	d
RTL8370_RTCT_LED_DUMMY_0_MASK	rtl8370_reg.h	18341;"	d
RTL8370_RTCT_LED_DUMMY_0_OFFSET	rtl8370_reg.h	18340;"	d
RTL8370_RTCT_PAGE	rtl8370_asicdrv_port.h	14;"	d
RTL8370_RTCT_RESULT_A_REG	rtl8370_asicdrv_port.h	15;"	d
RTL8370_RTCT_RESULT_B_REG	rtl8370_asicdrv_port.h	16;"	d
RTL8370_RTCT_RESULT_C_REG	rtl8370_asicdrv_port.h	17;"	d
RTL8370_RTCT_RESULT_D_REG	rtl8370_asicdrv_port.h	18;"	d
RTL8370_RTCT_STATUS_REG	rtl8370_asicdrv_port.h	19;"	d
RTL8370_RTCT_TEST_TIME_MASK	rtl8370_reg.h	18271;"	d
RTL8370_RTCT_TEST_TIME_OFFSET	rtl8370_reg.h	18270;"	d
RTL8370_RTL_VER_MASK	rtl8370_reg.h	16712;"	d
RTL8370_RTL_VER_OFFSET	rtl8370_reg.h	16711;"	d
RTL8370_RW_MASK	rtl8370_reg.h	18685;"	d
RTL8370_RW_OFFSET	rtl8370_reg.h	18684;"	d
RTL8370_RX_DV_CNT_CFG_MASK	rtl8370_reg.h	14970;"	d
RTL8370_RX_DV_CNT_CFG_OFFSET	rtl8370_reg.h	14969;"	d
RTL8370_RX_FC_REG_DUMMY_0_MASK	rtl8370_reg.h	15498;"	d
RTL8370_RX_FC_REG_DUMMY_0_OFFSET	rtl8370_reg.h	15497;"	d
RTL8370_RX_IOL_ERROR_LENGTH_CFG_MASK	rtl8370_reg.h	14966;"	d
RTL8370_RX_IOL_ERROR_LENGTH_CFG_OFFSET	rtl8370_reg.h	14965;"	d
RTL8370_RX_IOL_MAX_LENGTH_CFG_MASK	rtl8370_reg.h	14964;"	d
RTL8370_RX_IOL_MAX_LENGTH_CFG_OFFSET	rtl8370_reg.h	14963;"	d
RTL8370_RX_NODROP_PAUSE_CFG_MASK	rtl8370_reg.h	14968;"	d
RTL8370_RX_NODROP_PAUSE_CFG_OFFSET	rtl8370_reg.h	14967;"	d
RTL8370_SCAN0_LED_IO_EN_DUMMY_0_MASK	rtl8370_reg.h	18627;"	d
RTL8370_SCAN0_LED_IO_EN_DUMMY_0_OFFSET	rtl8370_reg.h	18626;"	d
RTL8370_SCAN1_LED_IO_EN_DUMMY_0_MASK	rtl8370_reg.h	18641;"	d
RTL8370_SCAN1_LED_IO_EN_DUMMY_0_OFFSET	rtl8370_reg.h	18640;"	d
RTL8370_SCHEDULE_APR_CRTL_MASK	rtl8370_base.h	98;"	d
RTL8370_SCHEDULE_APR_CRTL_OFFSET	rtl8370_base.h	97;"	d
RTL8370_SCHEDULE_APR_CRTL_REG	rtl8370_base.h	96;"	d
RTL8370_SCHEDULE_PORT0_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	2814;"	d
RTL8370_SCHEDULE_PORT0_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2813;"	d
RTL8370_SCHEDULE_PORT0_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	2818;"	d
RTL8370_SCHEDULE_PORT0_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2817;"	d
RTL8370_SCHEDULE_PORT0_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	2822;"	d
RTL8370_SCHEDULE_PORT0_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2821;"	d
RTL8370_SCHEDULE_PORT0_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	2826;"	d
RTL8370_SCHEDULE_PORT0_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2825;"	d
RTL8370_SCHEDULE_PORT0_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	2830;"	d
RTL8370_SCHEDULE_PORT0_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2829;"	d
RTL8370_SCHEDULE_PORT0_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	2834;"	d
RTL8370_SCHEDULE_PORT0_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2833;"	d
RTL8370_SCHEDULE_PORT0_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	2838;"	d
RTL8370_SCHEDULE_PORT0_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2837;"	d
RTL8370_SCHEDULE_PORT0_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	2842;"	d
RTL8370_SCHEDULE_PORT0_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2841;"	d
RTL8370_SCHEDULE_PORT10_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	3134;"	d
RTL8370_SCHEDULE_PORT10_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3133;"	d
RTL8370_SCHEDULE_PORT10_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	3138;"	d
RTL8370_SCHEDULE_PORT10_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3137;"	d
RTL8370_SCHEDULE_PORT10_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	3142;"	d
RTL8370_SCHEDULE_PORT10_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3141;"	d
RTL8370_SCHEDULE_PORT10_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	3146;"	d
RTL8370_SCHEDULE_PORT10_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3145;"	d
RTL8370_SCHEDULE_PORT10_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	3150;"	d
RTL8370_SCHEDULE_PORT10_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3149;"	d
RTL8370_SCHEDULE_PORT10_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	3154;"	d
RTL8370_SCHEDULE_PORT10_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3153;"	d
RTL8370_SCHEDULE_PORT10_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	3158;"	d
RTL8370_SCHEDULE_PORT10_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3157;"	d
RTL8370_SCHEDULE_PORT10_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	3162;"	d
RTL8370_SCHEDULE_PORT10_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3161;"	d
RTL8370_SCHEDULE_PORT11_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	3166;"	d
RTL8370_SCHEDULE_PORT11_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3165;"	d
RTL8370_SCHEDULE_PORT11_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	3170;"	d
RTL8370_SCHEDULE_PORT11_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3169;"	d
RTL8370_SCHEDULE_PORT11_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	3174;"	d
RTL8370_SCHEDULE_PORT11_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3173;"	d
RTL8370_SCHEDULE_PORT11_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	3178;"	d
RTL8370_SCHEDULE_PORT11_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3177;"	d
RTL8370_SCHEDULE_PORT11_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	3182;"	d
RTL8370_SCHEDULE_PORT11_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3181;"	d
RTL8370_SCHEDULE_PORT11_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	3186;"	d
RTL8370_SCHEDULE_PORT11_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3185;"	d
RTL8370_SCHEDULE_PORT11_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	3190;"	d
RTL8370_SCHEDULE_PORT11_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3189;"	d
RTL8370_SCHEDULE_PORT11_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	3194;"	d
RTL8370_SCHEDULE_PORT11_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3193;"	d
RTL8370_SCHEDULE_PORT12_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	3198;"	d
RTL8370_SCHEDULE_PORT12_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3197;"	d
RTL8370_SCHEDULE_PORT12_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	3202;"	d
RTL8370_SCHEDULE_PORT12_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3201;"	d
RTL8370_SCHEDULE_PORT12_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	3206;"	d
RTL8370_SCHEDULE_PORT12_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3205;"	d
RTL8370_SCHEDULE_PORT12_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	3210;"	d
RTL8370_SCHEDULE_PORT12_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3209;"	d
RTL8370_SCHEDULE_PORT12_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	3214;"	d
RTL8370_SCHEDULE_PORT12_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3213;"	d
RTL8370_SCHEDULE_PORT12_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	3218;"	d
RTL8370_SCHEDULE_PORT12_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3217;"	d
RTL8370_SCHEDULE_PORT12_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	3222;"	d
RTL8370_SCHEDULE_PORT12_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3221;"	d
RTL8370_SCHEDULE_PORT12_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	3226;"	d
RTL8370_SCHEDULE_PORT12_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3225;"	d
RTL8370_SCHEDULE_PORT13_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	3230;"	d
RTL8370_SCHEDULE_PORT13_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3229;"	d
RTL8370_SCHEDULE_PORT13_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	3234;"	d
RTL8370_SCHEDULE_PORT13_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3233;"	d
RTL8370_SCHEDULE_PORT13_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	3238;"	d
RTL8370_SCHEDULE_PORT13_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3237;"	d
RTL8370_SCHEDULE_PORT13_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	3242;"	d
RTL8370_SCHEDULE_PORT13_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3241;"	d
RTL8370_SCHEDULE_PORT13_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	3246;"	d
RTL8370_SCHEDULE_PORT13_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3245;"	d
RTL8370_SCHEDULE_PORT13_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	3250;"	d
RTL8370_SCHEDULE_PORT13_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3249;"	d
RTL8370_SCHEDULE_PORT13_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	3254;"	d
RTL8370_SCHEDULE_PORT13_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3253;"	d
RTL8370_SCHEDULE_PORT13_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	3258;"	d
RTL8370_SCHEDULE_PORT13_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3257;"	d
RTL8370_SCHEDULE_PORT14_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	3262;"	d
RTL8370_SCHEDULE_PORT14_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3261;"	d
RTL8370_SCHEDULE_PORT14_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	3266;"	d
RTL8370_SCHEDULE_PORT14_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3265;"	d
RTL8370_SCHEDULE_PORT14_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	3270;"	d
RTL8370_SCHEDULE_PORT14_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3269;"	d
RTL8370_SCHEDULE_PORT14_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	3274;"	d
RTL8370_SCHEDULE_PORT14_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3273;"	d
RTL8370_SCHEDULE_PORT14_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	3278;"	d
RTL8370_SCHEDULE_PORT14_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3277;"	d
RTL8370_SCHEDULE_PORT14_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	3282;"	d
RTL8370_SCHEDULE_PORT14_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3281;"	d
RTL8370_SCHEDULE_PORT14_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	3286;"	d
RTL8370_SCHEDULE_PORT14_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3285;"	d
RTL8370_SCHEDULE_PORT14_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	3290;"	d
RTL8370_SCHEDULE_PORT14_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3289;"	d
RTL8370_SCHEDULE_PORT15_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	3294;"	d
RTL8370_SCHEDULE_PORT15_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3293;"	d
RTL8370_SCHEDULE_PORT15_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	3298;"	d
RTL8370_SCHEDULE_PORT15_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3297;"	d
RTL8370_SCHEDULE_PORT15_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	3302;"	d
RTL8370_SCHEDULE_PORT15_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3301;"	d
RTL8370_SCHEDULE_PORT15_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	3306;"	d
RTL8370_SCHEDULE_PORT15_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3305;"	d
RTL8370_SCHEDULE_PORT15_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	3310;"	d
RTL8370_SCHEDULE_PORT15_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3309;"	d
RTL8370_SCHEDULE_PORT15_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	3314;"	d
RTL8370_SCHEDULE_PORT15_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3313;"	d
RTL8370_SCHEDULE_PORT15_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	3318;"	d
RTL8370_SCHEDULE_PORT15_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3317;"	d
RTL8370_SCHEDULE_PORT15_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	3322;"	d
RTL8370_SCHEDULE_PORT15_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3321;"	d
RTL8370_SCHEDULE_PORT1_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	2846;"	d
RTL8370_SCHEDULE_PORT1_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2845;"	d
RTL8370_SCHEDULE_PORT1_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	2850;"	d
RTL8370_SCHEDULE_PORT1_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2849;"	d
RTL8370_SCHEDULE_PORT1_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	2854;"	d
RTL8370_SCHEDULE_PORT1_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2853;"	d
RTL8370_SCHEDULE_PORT1_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	2858;"	d
RTL8370_SCHEDULE_PORT1_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2857;"	d
RTL8370_SCHEDULE_PORT1_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	2862;"	d
RTL8370_SCHEDULE_PORT1_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2861;"	d
RTL8370_SCHEDULE_PORT1_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	2866;"	d
RTL8370_SCHEDULE_PORT1_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2865;"	d
RTL8370_SCHEDULE_PORT1_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	2870;"	d
RTL8370_SCHEDULE_PORT1_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2869;"	d
RTL8370_SCHEDULE_PORT1_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	2874;"	d
RTL8370_SCHEDULE_PORT1_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2873;"	d
RTL8370_SCHEDULE_PORT2_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	2878;"	d
RTL8370_SCHEDULE_PORT2_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2877;"	d
RTL8370_SCHEDULE_PORT2_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	2882;"	d
RTL8370_SCHEDULE_PORT2_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2881;"	d
RTL8370_SCHEDULE_PORT2_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	2886;"	d
RTL8370_SCHEDULE_PORT2_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2885;"	d
RTL8370_SCHEDULE_PORT2_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	2890;"	d
RTL8370_SCHEDULE_PORT2_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2889;"	d
RTL8370_SCHEDULE_PORT2_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	2894;"	d
RTL8370_SCHEDULE_PORT2_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2893;"	d
RTL8370_SCHEDULE_PORT2_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	2898;"	d
RTL8370_SCHEDULE_PORT2_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2897;"	d
RTL8370_SCHEDULE_PORT2_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	2902;"	d
RTL8370_SCHEDULE_PORT2_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2901;"	d
RTL8370_SCHEDULE_PORT2_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	2906;"	d
RTL8370_SCHEDULE_PORT2_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2905;"	d
RTL8370_SCHEDULE_PORT3_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	2910;"	d
RTL8370_SCHEDULE_PORT3_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2909;"	d
RTL8370_SCHEDULE_PORT3_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	2914;"	d
RTL8370_SCHEDULE_PORT3_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2913;"	d
RTL8370_SCHEDULE_PORT3_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	2918;"	d
RTL8370_SCHEDULE_PORT3_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2917;"	d
RTL8370_SCHEDULE_PORT3_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	2922;"	d
RTL8370_SCHEDULE_PORT3_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2921;"	d
RTL8370_SCHEDULE_PORT3_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	2926;"	d
RTL8370_SCHEDULE_PORT3_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2925;"	d
RTL8370_SCHEDULE_PORT3_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	2930;"	d
RTL8370_SCHEDULE_PORT3_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2929;"	d
RTL8370_SCHEDULE_PORT3_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	2934;"	d
RTL8370_SCHEDULE_PORT3_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2933;"	d
RTL8370_SCHEDULE_PORT3_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	2938;"	d
RTL8370_SCHEDULE_PORT3_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2937;"	d
RTL8370_SCHEDULE_PORT4_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	2942;"	d
RTL8370_SCHEDULE_PORT4_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2941;"	d
RTL8370_SCHEDULE_PORT4_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	2946;"	d
RTL8370_SCHEDULE_PORT4_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2945;"	d
RTL8370_SCHEDULE_PORT4_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	2950;"	d
RTL8370_SCHEDULE_PORT4_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2949;"	d
RTL8370_SCHEDULE_PORT4_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	2954;"	d
RTL8370_SCHEDULE_PORT4_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2953;"	d
RTL8370_SCHEDULE_PORT4_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	2958;"	d
RTL8370_SCHEDULE_PORT4_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2957;"	d
RTL8370_SCHEDULE_PORT4_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	2962;"	d
RTL8370_SCHEDULE_PORT4_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2961;"	d
RTL8370_SCHEDULE_PORT4_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	2966;"	d
RTL8370_SCHEDULE_PORT4_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2965;"	d
RTL8370_SCHEDULE_PORT4_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	2970;"	d
RTL8370_SCHEDULE_PORT4_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2969;"	d
RTL8370_SCHEDULE_PORT5_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	2974;"	d
RTL8370_SCHEDULE_PORT5_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2973;"	d
RTL8370_SCHEDULE_PORT5_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	2978;"	d
RTL8370_SCHEDULE_PORT5_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2977;"	d
RTL8370_SCHEDULE_PORT5_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	2982;"	d
RTL8370_SCHEDULE_PORT5_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2981;"	d
RTL8370_SCHEDULE_PORT5_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	2986;"	d
RTL8370_SCHEDULE_PORT5_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2985;"	d
RTL8370_SCHEDULE_PORT5_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	2990;"	d
RTL8370_SCHEDULE_PORT5_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2989;"	d
RTL8370_SCHEDULE_PORT5_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	2994;"	d
RTL8370_SCHEDULE_PORT5_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2993;"	d
RTL8370_SCHEDULE_PORT5_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	2998;"	d
RTL8370_SCHEDULE_PORT5_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	2997;"	d
RTL8370_SCHEDULE_PORT5_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	3002;"	d
RTL8370_SCHEDULE_PORT5_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3001;"	d
RTL8370_SCHEDULE_PORT6_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	3006;"	d
RTL8370_SCHEDULE_PORT6_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3005;"	d
RTL8370_SCHEDULE_PORT6_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	3010;"	d
RTL8370_SCHEDULE_PORT6_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3009;"	d
RTL8370_SCHEDULE_PORT6_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	3014;"	d
RTL8370_SCHEDULE_PORT6_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3013;"	d
RTL8370_SCHEDULE_PORT6_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	3018;"	d
RTL8370_SCHEDULE_PORT6_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3017;"	d
RTL8370_SCHEDULE_PORT6_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	3022;"	d
RTL8370_SCHEDULE_PORT6_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3021;"	d
RTL8370_SCHEDULE_PORT6_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	3026;"	d
RTL8370_SCHEDULE_PORT6_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3025;"	d
RTL8370_SCHEDULE_PORT6_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	3030;"	d
RTL8370_SCHEDULE_PORT6_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3029;"	d
RTL8370_SCHEDULE_PORT6_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	3034;"	d
RTL8370_SCHEDULE_PORT6_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3033;"	d
RTL8370_SCHEDULE_PORT7_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	3038;"	d
RTL8370_SCHEDULE_PORT7_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3037;"	d
RTL8370_SCHEDULE_PORT7_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	3042;"	d
RTL8370_SCHEDULE_PORT7_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3041;"	d
RTL8370_SCHEDULE_PORT7_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	3046;"	d
RTL8370_SCHEDULE_PORT7_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3045;"	d
RTL8370_SCHEDULE_PORT7_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	3050;"	d
RTL8370_SCHEDULE_PORT7_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3049;"	d
RTL8370_SCHEDULE_PORT7_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	3054;"	d
RTL8370_SCHEDULE_PORT7_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3053;"	d
RTL8370_SCHEDULE_PORT7_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	3058;"	d
RTL8370_SCHEDULE_PORT7_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3057;"	d
RTL8370_SCHEDULE_PORT7_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	3062;"	d
RTL8370_SCHEDULE_PORT7_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3061;"	d
RTL8370_SCHEDULE_PORT7_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	3066;"	d
RTL8370_SCHEDULE_PORT7_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3065;"	d
RTL8370_SCHEDULE_PORT8_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	3070;"	d
RTL8370_SCHEDULE_PORT8_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3069;"	d
RTL8370_SCHEDULE_PORT8_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	3074;"	d
RTL8370_SCHEDULE_PORT8_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3073;"	d
RTL8370_SCHEDULE_PORT8_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	3078;"	d
RTL8370_SCHEDULE_PORT8_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3077;"	d
RTL8370_SCHEDULE_PORT8_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	3082;"	d
RTL8370_SCHEDULE_PORT8_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3081;"	d
RTL8370_SCHEDULE_PORT8_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	3086;"	d
RTL8370_SCHEDULE_PORT8_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3085;"	d
RTL8370_SCHEDULE_PORT8_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	3090;"	d
RTL8370_SCHEDULE_PORT8_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3089;"	d
RTL8370_SCHEDULE_PORT8_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	3094;"	d
RTL8370_SCHEDULE_PORT8_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3093;"	d
RTL8370_SCHEDULE_PORT8_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	3098;"	d
RTL8370_SCHEDULE_PORT8_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3097;"	d
RTL8370_SCHEDULE_PORT9_QUEUE0_WFQ_WEIGHT_MASK	rtl8370_reg.h	3102;"	d
RTL8370_SCHEDULE_PORT9_QUEUE0_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3101;"	d
RTL8370_SCHEDULE_PORT9_QUEUE1_WFQ_WEIGHT_MASK	rtl8370_reg.h	3106;"	d
RTL8370_SCHEDULE_PORT9_QUEUE1_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3105;"	d
RTL8370_SCHEDULE_PORT9_QUEUE2_WFQ_WEIGHT_MASK	rtl8370_reg.h	3110;"	d
RTL8370_SCHEDULE_PORT9_QUEUE2_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3109;"	d
RTL8370_SCHEDULE_PORT9_QUEUE3_WFQ_WEIGHT_MASK	rtl8370_reg.h	3114;"	d
RTL8370_SCHEDULE_PORT9_QUEUE3_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3113;"	d
RTL8370_SCHEDULE_PORT9_QUEUE4_WFQ_WEIGHT_MASK	rtl8370_reg.h	3118;"	d
RTL8370_SCHEDULE_PORT9_QUEUE4_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3117;"	d
RTL8370_SCHEDULE_PORT9_QUEUE5_WFQ_WEIGHT_MASK	rtl8370_reg.h	3122;"	d
RTL8370_SCHEDULE_PORT9_QUEUE5_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3121;"	d
RTL8370_SCHEDULE_PORT9_QUEUE6_WFQ_WEIGHT_MASK	rtl8370_reg.h	3126;"	d
RTL8370_SCHEDULE_PORT9_QUEUE6_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3125;"	d
RTL8370_SCHEDULE_PORT9_QUEUE7_WFQ_WEIGHT_MASK	rtl8370_reg.h	3130;"	d
RTL8370_SCHEDULE_PORT9_QUEUE7_WFQ_WEIGHT_OFFSET	rtl8370_reg.h	3129;"	d
RTL8370_SCHEDULE_PORT_APR_METER_BASE	rtl8370_base.h	100;"	d
RTL8370_SCHEDULE_PORT_APR_METER_MASK	rtl8370_base.h	103;"	d
RTL8370_SCHEDULE_PORT_APR_METER_OFFSET	rtl8370_base.h	102;"	d
RTL8370_SCHEDULE_PORT_APR_METER_REG	rtl8370_base.h	101;"	d
RTL8370_SCHEDULE_PORT_QUEUE_WFQ_WEIGHT_BASE	rtl8370_base.h	91;"	d
RTL8370_SCHEDULE_PORT_QUEUE_WFQ_WEIGHT_MASK	rtl8370_base.h	94;"	d
RTL8370_SCHEDULE_PORT_QUEUE_WFQ_WEIGHT_OFFSET	rtl8370_base.h	93;"	d
RTL8370_SCHEDULE_PORT_QUEUE_WFQ_WEIGHT_REG	rtl8370_base.h	92;"	d
RTL8370_SCHEDULE_QUEUE_TYPE_BASE	rtl8370_base.h	86;"	d
RTL8370_SCHEDULE_QUEUE_TYPE_MASK	rtl8370_base.h	89;"	d
RTL8370_SCHEDULE_QUEUE_TYPE_OFFSET	rtl8370_base.h	88;"	d
RTL8370_SCHEDULE_QUEUE_TYPE_REG	rtl8370_base.h	87;"	d
RTL8370_SCHEDULE_WFQ_BURST_SIZE_REG	rtl8370_base.h	84;"	d
RTL8370_SDS0_EXT_MAC0_FORCE_ABLTY_MASK	rtl8370_reg.h	15930;"	d
RTL8370_SDS0_EXT_MAC0_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15929;"	d
RTL8370_SDS0_EXT_MAC1_FORCE_ABLTY_MASK	rtl8370_reg.h	15940;"	d
RTL8370_SDS0_EXT_MAC1_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15939;"	d
RTL8370_SDS0_EXT_MAC2_FORCE_ABLTY_MASK	rtl8370_reg.h	15950;"	d
RTL8370_SDS0_EXT_MAC2_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15949;"	d
RTL8370_SDS0_EXT_MAC3_FORCE_ABLTY_MASK	rtl8370_reg.h	15960;"	d
RTL8370_SDS0_EXT_MAC3_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15959;"	d
RTL8370_SDS0_FORCE_EXT_MAC0_DUMMY_0_MASK	rtl8370_reg.h	15924;"	d
RTL8370_SDS0_FORCE_EXT_MAC0_DUMMY_0_OFFSET	rtl8370_reg.h	15923;"	d
RTL8370_SDS0_FORCE_EXT_MAC0_DUMMY_1_MASK	rtl8370_reg.h	15928;"	d
RTL8370_SDS0_FORCE_EXT_MAC0_DUMMY_1_OFFSET	rtl8370_reg.h	15927;"	d
RTL8370_SDS0_FORCE_EXT_MAC1_DUMMY_0_MASK	rtl8370_reg.h	15934;"	d
RTL8370_SDS0_FORCE_EXT_MAC1_DUMMY_0_OFFSET	rtl8370_reg.h	15933;"	d
RTL8370_SDS0_FORCE_EXT_MAC1_DUMMY_1_MASK	rtl8370_reg.h	15938;"	d
RTL8370_SDS0_FORCE_EXT_MAC1_DUMMY_1_OFFSET	rtl8370_reg.h	15937;"	d
RTL8370_SDS0_FORCE_EXT_MAC2_DUMMY_0_MASK	rtl8370_reg.h	15944;"	d
RTL8370_SDS0_FORCE_EXT_MAC2_DUMMY_0_OFFSET	rtl8370_reg.h	15943;"	d
RTL8370_SDS0_FORCE_EXT_MAC2_DUMMY_1_MASK	rtl8370_reg.h	15948;"	d
RTL8370_SDS0_FORCE_EXT_MAC2_DUMMY_1_OFFSET	rtl8370_reg.h	15947;"	d
RTL8370_SDS0_FORCE_EXT_MAC3_DUMMY_0_MASK	rtl8370_reg.h	15954;"	d
RTL8370_SDS0_FORCE_EXT_MAC3_DUMMY_0_OFFSET	rtl8370_reg.h	15953;"	d
RTL8370_SDS0_FORCE_EXT_MAC3_DUMMY_1_MASK	rtl8370_reg.h	15958;"	d
RTL8370_SDS0_FORCE_EXT_MAC3_DUMMY_1_OFFSET	rtl8370_reg.h	15957;"	d
RTL8370_SDS0_POLL_EN_MASK	rtl8370_reg.h	15814;"	d
RTL8370_SDS0_POLL_EN_OFFSET	rtl8370_reg.h	15813;"	d
RTL8370_SDS0_REG0_afe_lpk_MASK	rtl8370_reg.h	18727;"	d
RTL8370_SDS0_REG0_afe_lpk_OFFSET	rtl8370_reg.h	18726;"	d
RTL8370_SDS0_REG0_codec_lpk_MASK	rtl8370_reg.h	18725;"	d
RTL8370_SDS0_REG0_codec_lpk_OFFSET	rtl8370_reg.h	18724;"	d
RTL8370_SDS0_REG0_dis_apx_MASK	rtl8370_reg.h	18715;"	d
RTL8370_SDS0_REG0_dis_apx_OFFSET	rtl8370_reg.h	18714;"	d
RTL8370_SDS0_REG0_inv_hsi_MASK	rtl8370_reg.h	18719;"	d
RTL8370_SDS0_REG0_inv_hsi_OFFSET	rtl8370_reg.h	18718;"	d
RTL8370_SDS0_REG0_inv_hso_MASK	rtl8370_reg.h	18721;"	d
RTL8370_SDS0_REG0_inv_hso_OFFSET	rtl8370_reg.h	18720;"	d
RTL8370_SDS0_REG0_mark_carr_ext_MASK	rtl8370_reg.h	18723;"	d
RTL8370_SDS0_REG0_mark_carr_ext_OFFSET	rtl8370_reg.h	18722;"	d
RTL8370_SDS0_REG0_remote_lpk_MASK	rtl8370_reg.h	18729;"	d
RTL8370_SDS0_REG0_remote_lpk_OFFSET	rtl8370_reg.h	18728;"	d
RTL8370_SDS0_REG0_sds_frc_rx_MASK	rtl8370_reg.h	18711;"	d
RTL8370_SDS0_REG0_sds_frc_rx_OFFSET	rtl8370_reg.h	18710;"	d
RTL8370_SDS0_REG0_sds_frc_tx_MASK	rtl8370_reg.h	18713;"	d
RTL8370_SDS0_REG0_sds_frc_tx_OFFSET	rtl8370_reg.h	18712;"	d
RTL8370_SDS0_REG0_soft_rst_MASK	rtl8370_reg.h	18717;"	d
RTL8370_SDS0_REG0_soft_rst_OFFSET	rtl8370_reg.h	18716;"	d
RTL8370_SDS0_REG14_CLKREQB_MASK	rtl8370_reg.h	18871;"	d
RTL8370_SDS0_REG14_CLKREQB_OFFSET	rtl8370_reg.h	18870;"	d
RTL8370_SDS0_REG14_CMU_EN_MASK	rtl8370_reg.h	18877;"	d
RTL8370_SDS0_REG14_CMU_EN_OFFSET	rtl8370_reg.h	18876;"	d
RTL8370_SDS0_REG14_PDOWN_MASK	rtl8370_reg.h	18873;"	d
RTL8370_SDS0_REG14_PDOWN_OFFSET	rtl8370_reg.h	18872;"	d
RTL8370_SDS0_REG14_RX_EN_MASK	rtl8370_reg.h	18875;"	d
RTL8370_SDS0_REG14_RX_EN_OFFSET	rtl8370_reg.h	18874;"	d
RTL8370_SDS0_REG14_ana_rg0x_MASK	rtl8370_reg.h	18865;"	d
RTL8370_SDS0_REG14_ana_rg0x_OFFSET	rtl8370_reg.h	18864;"	d
RTL8370_SDS0_REG1_ability_MASK	rtl8370_reg.h	18733;"	d
RTL8370_SDS0_REG1_ability_OFFSET	rtl8370_reg.h	18732;"	d
RTL8370_SDS0_REG1_cdet_MASK	rtl8370_reg.h	18745;"	d
RTL8370_SDS0_REG1_cdet_OFFSET	rtl8370_reg.h	18744;"	d
RTL8370_SDS0_REG1_frc_cggood_MASK	rtl8370_reg.h	18743;"	d
RTL8370_SDS0_REG1_frc_cggood_OFFSET	rtl8370_reg.h	18742;"	d
RTL8370_SDS0_REG1_sds_frc_an_MASK	rtl8370_reg.h	18741;"	d
RTL8370_SDS0_REG1_sds_frc_an_OFFSET	rtl8370_reg.h	18740;"	d
RTL8370_SDS0_REG1_sds_restart_an_MASK	rtl8370_reg.h	18735;"	d
RTL8370_SDS0_REG1_sds_restart_an_OFFSET	rtl8370_reg.h	18734;"	d
RTL8370_SDS0_REG1_sds_tx_down_MASK	rtl8370_reg.h	18737;"	d
RTL8370_SDS0_REG1_sds_tx_down_OFFSET	rtl8370_reg.h	18736;"	d
RTL8370_SDS0_REG1_send_np_on_MASK	rtl8370_reg.h	18739;"	d
RTL8370_SDS0_REG1_send_np_on_OFFSET	rtl8370_reg.h	18738;"	d
RTL8370_SDS0_REG24_ana_rg10x_MASK	rtl8370_reg.h	18901;"	d
RTL8370_SDS0_REG24_ana_rg10x_OFFSET	rtl8370_reg.h	18900;"	d
RTL8370_SDS0_REG24_sds_sdet_deg_MASK	rtl8370_reg.h	18899;"	d
RTL8370_SDS0_REG24_sds_sdet_deg_OFFSET	rtl8370_reg.h	18898;"	d
RTL8370_SDS0_REG25_ana_rg11x_MASK	rtl8370_reg.h	18907;"	d
RTL8370_SDS0_REG25_ana_rg11x_OFFSET	rtl8370_reg.h	18906;"	d
RTL8370_SDS0_REG25_pwrsv_ctl_sel_ext_MASK	rtl8370_reg.h	18905;"	d
RTL8370_SDS0_REG25_pwrsv_ctl_sel_ext_OFFSET	rtl8370_reg.h	18904;"	d
RTL8370_SDS0_REG26_ana_rg12x_MASK	rtl8370_reg.h	18913;"	d
RTL8370_SDS0_REG26_ana_rg12x_OFFSET	rtl8370_reg.h	18912;"	d
RTL8370_SDS0_REG26_use_25m_clk_MASK	rtl8370_reg.h	18911;"	d
RTL8370_SDS0_REG26_use_25m_clk_OFFSET	rtl8370_reg.h	18910;"	d
RTL8370_SDS0_REG27_ana_rg13x_MASK	rtl8370_reg.h	18919;"	d
RTL8370_SDS0_REG27_ana_rg13x_OFFSET	rtl8370_reg.h	18918;"	d
RTL8370_SDS0_REG2_auto_det_algor_MASK	rtl8370_reg.h	18759;"	d
RTL8370_SDS0_REG2_auto_det_algor_OFFSET	rtl8370_reg.h	18758;"	d
RTL8370_SDS0_REG2_byp_8b10b_MASK	rtl8370_reg.h	18763;"	d
RTL8370_SDS0_REG2_byp_8b10b_OFFSET	rtl8370_reg.h	18762;"	d
RTL8370_SDS0_REG2_cma_rq_MASK	rtl8370_reg.h	18767;"	d
RTL8370_SDS0_REG2_cma_rq_OFFSET	rtl8370_reg.h	18766;"	d
RTL8370_SDS0_REG2_dis_tmr_cma_MASK	rtl8370_reg.h	18765;"	d
RTL8370_SDS0_REG2_dis_tmr_cma_OFFSET	rtl8370_reg.h	18764;"	d
RTL8370_SDS0_REG2_frc_ipg_MASK	rtl8370_reg.h	18751;"	d
RTL8370_SDS0_REG2_frc_ipg_OFFSET	rtl8370_reg.h	18750;"	d
RTL8370_SDS0_REG2_frc_preamble_MASK	rtl8370_reg.h	18749;"	d
RTL8370_SDS0_REG2_frc_preamble_OFFSET	rtl8370_reg.h	18748;"	d
RTL8370_SDS0_REG2_rdm_algor_MASK	rtl8370_reg.h	18761;"	d
RTL8370_SDS0_REG2_rdm_algor_OFFSET	rtl8370_reg.h	18760;"	d
RTL8370_SDS0_REG2_sd_det_algor_MASK	rtl8370_reg.h	18757;"	d
RTL8370_SDS0_REG2_sd_det_algor_OFFSET	rtl8370_reg.h	18756;"	d
RTL8370_SDS0_REG2_sds_en_rx_MASK	rtl8370_reg.h	18753;"	d
RTL8370_SDS0_REG2_sds_en_rx_OFFSET	rtl8370_reg.h	18752;"	d
RTL8370_SDS0_REG2_sds_en_tx_MASK	rtl8370_reg.h	18755;"	d
RTL8370_SDS0_REG2_sds_en_tx_OFFSET	rtl8370_reg.h	18754;"	d
RTL8370_SDS0_REG30_linkstat_MASK	rtl8370_reg.h	18929;"	d
RTL8370_SDS0_REG30_linkstat_OFFSET	rtl8370_reg.h	18928;"	d
RTL8370_SDS0_REG30_signstat_MASK	rtl8370_reg.h	18927;"	d
RTL8370_SDS0_REG30_signstat_OFFSET	rtl8370_reg.h	18926;"	d
RTL8370_SDS0_REG30_syncstat_MASK	rtl8370_reg.h	18931;"	d
RTL8370_SDS0_REG30_syncstat_OFFSET	rtl8370_reg.h	18930;"	d
RTL8370_SDS0_REG3_apxt_time_MASK	rtl8370_reg.h	18773;"	d
RTL8370_SDS0_REG3_apxt_time_OFFSET	rtl8370_reg.h	18772;"	d
RTL8370_SDS0_REG3_sds_lk_time_MASK	rtl8370_reg.h	18771;"	d
RTL8370_SDS0_REG3_sds_lk_time_OFFSET	rtl8370_reg.h	18770;"	d
RTL8370_SDS0_REG4_clr_soft_rstb_MASK	rtl8370_reg.h	18793;"	d
RTL8370_SDS0_REG4_clr_soft_rstb_OFFSET	rtl8370_reg.h	18792;"	d
RTL8370_SDS0_REG4_dbg_sts_sel_MASK	rtl8370_reg.h	18779;"	d
RTL8370_SDS0_REG4_dbg_sts_sel_OFFSET	rtl8370_reg.h	18778;"	d
RTL8370_SDS0_REG4_dis_renway_MASK	rtl8370_reg.h	18797;"	d
RTL8370_SDS0_REG4_dis_renway_OFFSET	rtl8370_reg.h	18796;"	d
RTL8370_SDS0_REG4_disan_link_fib_MASK	rtl8370_reg.h	18789;"	d
RTL8370_SDS0_REG4_disan_link_fib_OFFSET	rtl8370_reg.h	18788;"	d
RTL8370_SDS0_REG4_disan_link_sgm_MASK	rtl8370_reg.h	18787;"	d
RTL8370_SDS0_REG4_disan_link_sgm_OFFSET	rtl8370_reg.h	18786;"	d
RTL8370_SDS0_REG4_reg_calib_ok_cnt_MASK	rtl8370_reg.h	18781;"	d
RTL8370_SDS0_REG4_reg_calib_ok_cnt_OFFSET	rtl8370_reg.h	18780;"	d
RTL8370_SDS0_REG4_reg_mark_scr_MASK	rtl8370_reg.h	18785;"	d
RTL8370_SDS0_REG4_reg_mark_scr_OFFSET	rtl8370_reg.h	18784;"	d
RTL8370_SDS0_REG4_reg_pcsreq_pos_MASK	rtl8370_reg.h	18783;"	d
RTL8370_SDS0_REG4_reg_pcsreq_pos_OFFSET	rtl8370_reg.h	18782;"	d
RTL8370_SDS0_REG4_sel_deg_MASK	rtl8370_reg.h	18795;"	d
RTL8370_SDS0_REG4_sel_deg_OFFSET	rtl8370_reg.h	18794;"	d
RTL8370_SDS0_REG4_sgmii_ck_sel_MASK	rtl8370_reg.h	18791;"	d
RTL8370_SDS0_REG4_sgmii_ck_sel_OFFSET	rtl8370_reg.h	18790;"	d
RTL8370_SDS0_REG4_wr_soft_rstb_MASK	rtl8370_reg.h	18777;"	d
RTL8370_SDS0_REG4_wr_soft_rstb_OFFSET	rtl8370_reg.h	18776;"	d
RTL8370_SDS0_REG5_reg_c0_timer_MASK	rtl8370_reg.h	18811;"	d
RTL8370_SDS0_REG5_reg_c0_timer_OFFSET	rtl8370_reg.h	18810;"	d
RTL8370_SDS0_REG5_reg_c1_pwrsav_en_MASK	rtl8370_reg.h	18815;"	d
RTL8370_SDS0_REG5_reg_c1_pwrsav_en_OFFSET	rtl8370_reg.h	18814;"	d
RTL8370_SDS0_REG5_reg_c1_timer_MASK	rtl8370_reg.h	18809;"	d
RTL8370_SDS0_REG5_reg_c1_timer_OFFSET	rtl8370_reg.h	18808;"	d
RTL8370_SDS0_REG5_reg_c2_pwrsav_en_MASK	rtl8370_reg.h	18813;"	d
RTL8370_SDS0_REG5_reg_c2_pwrsav_en_OFFSET	rtl8370_reg.h	18812;"	d
RTL8370_SDS0_REG5_reg_c2_timer_MASK	rtl8370_reg.h	18807;"	d
RTL8370_SDS0_REG5_reg_c2_timer_OFFSET	rtl8370_reg.h	18806;"	d
RTL8370_SDS0_REG5_reg_c3_timer_MASK	rtl8370_reg.h	18805;"	d
RTL8370_SDS0_REG5_reg_c3_timer_OFFSET	rtl8370_reg.h	18804;"	d
RTL8370_SDS0_REG5_reg_eee_sds_an_MASK	rtl8370_reg.h	18803;"	d
RTL8370_SDS0_REG5_reg_eee_sds_an_OFFSET	rtl8370_reg.h	18802;"	d
RTL8370_SDS0_REG5_reg_pwrsv_ctrl_sel_MASK	rtl8370_reg.h	18801;"	d
RTL8370_SDS0_REG5_reg_pwrsv_ctrl_sel_OFFSET	rtl8370_reg.h	18800;"	d
RTL8370_SDS0_REG6_eee_program_0_MASK	rtl8370_reg.h	18837;"	d
RTL8370_SDS0_REG6_eee_program_0_OFFSET	rtl8370_reg.h	18836;"	d
RTL8370_SDS0_REG6_eee_program_1_MASK	rtl8370_reg.h	18835;"	d
RTL8370_SDS0_REG6_eee_program_1_OFFSET	rtl8370_reg.h	18834;"	d
RTL8370_SDS0_REG6_eee_program_2_MASK	rtl8370_reg.h	18833;"	d
RTL8370_SDS0_REG6_eee_program_2_OFFSET	rtl8370_reg.h	18832;"	d
RTL8370_SDS0_REG6_eee_program_3_MASK	rtl8370_reg.h	18831;"	d
RTL8370_SDS0_REG6_eee_program_3_OFFSET	rtl8370_reg.h	18830;"	d
RTL8370_SDS0_REG6_eee_program_4_MASK	rtl8370_reg.h	18829;"	d
RTL8370_SDS0_REG6_eee_program_4_OFFSET	rtl8370_reg.h	18828;"	d
RTL8370_SDS0_REG6_eee_program_5_MASK	rtl8370_reg.h	18827;"	d
RTL8370_SDS0_REG6_eee_program_5_OFFSET	rtl8370_reg.h	18826;"	d
RTL8370_SDS0_REG6_eee_program_c0_MASK	rtl8370_reg.h	18825;"	d
RTL8370_SDS0_REG6_eee_program_c0_OFFSET	rtl8370_reg.h	18824;"	d
RTL8370_SDS0_REG6_eee_program_c1_MASK	rtl8370_reg.h	18823;"	d
RTL8370_SDS0_REG6_eee_program_c1_OFFSET	rtl8370_reg.h	18822;"	d
RTL8370_SDS0_REG6_eee_program_c2_MASK	rtl8370_reg.h	18821;"	d
RTL8370_SDS0_REG6_eee_program_c2_OFFSET	rtl8370_reg.h	18820;"	d
RTL8370_SDS0_REG6_eee_program_c3_MASK	rtl8370_reg.h	18819;"	d
RTL8370_SDS0_REG6_eee_program_c3_OFFSET	rtl8370_reg.h	18818;"	d
RTL8370_SDS0_REG7_byp_end_MASK	rtl8370_reg.h	18843;"	d
RTL8370_SDS0_REG7_byp_end_OFFSET	rtl8370_reg.h	18842;"	d
RTL8370_SDS0_REG7_byp_start_MASK	rtl8370_reg.h	18841;"	d
RTL8370_SDS0_REG7_byp_start_OFFSET	rtl8370_reg.h	18840;"	d
RTL8370_SDS0_REG7_rx_bypscr_MASK	rtl8370_reg.h	18847;"	d
RTL8370_SDS0_REG7_rx_bypscr_OFFSET	rtl8370_reg.h	18846;"	d
RTL8370_SDS0_REG7_tx_bypscr_MASK	rtl8370_reg.h	18845;"	d
RTL8370_SDS0_REG7_tx_bypscr_OFFSET	rtl8370_reg.h	18844;"	d
RTL8370_SDS1_EXT_MAC4_FORCE_ABLTY_MASK	rtl8370_reg.h	15970;"	d
RTL8370_SDS1_EXT_MAC4_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15969;"	d
RTL8370_SDS1_EXT_MAC5_FORCE_ABLTY_MASK	rtl8370_reg.h	15980;"	d
RTL8370_SDS1_EXT_MAC5_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15979;"	d
RTL8370_SDS1_EXT_MAC6_FORCE_ABLTY_MASK	rtl8370_reg.h	15990;"	d
RTL8370_SDS1_EXT_MAC6_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15989;"	d
RTL8370_SDS1_EXT_MAC7_FORCE_ABLTY_MASK	rtl8370_reg.h	16000;"	d
RTL8370_SDS1_EXT_MAC7_FORCE_ABLTY_OFFSET	rtl8370_reg.h	15999;"	d
RTL8370_SDS1_FORCE_EXT_MAC4_DUMMY_0_MASK	rtl8370_reg.h	15964;"	d
RTL8370_SDS1_FORCE_EXT_MAC4_DUMMY_0_OFFSET	rtl8370_reg.h	15963;"	d
RTL8370_SDS1_FORCE_EXT_MAC4_DUMMY_1_MASK	rtl8370_reg.h	15968;"	d
RTL8370_SDS1_FORCE_EXT_MAC4_DUMMY_1_OFFSET	rtl8370_reg.h	15967;"	d
RTL8370_SDS1_FORCE_EXT_MAC5_DUMMY_0_MASK	rtl8370_reg.h	15974;"	d
RTL8370_SDS1_FORCE_EXT_MAC5_DUMMY_0_OFFSET	rtl8370_reg.h	15973;"	d
RTL8370_SDS1_FORCE_EXT_MAC5_DUMMY_1_MASK	rtl8370_reg.h	15978;"	d
RTL8370_SDS1_FORCE_EXT_MAC5_DUMMY_1_OFFSET	rtl8370_reg.h	15977;"	d
RTL8370_SDS1_FORCE_EXT_MAC6_DUMMY_0_MASK	rtl8370_reg.h	15984;"	d
RTL8370_SDS1_FORCE_EXT_MAC6_DUMMY_0_OFFSET	rtl8370_reg.h	15983;"	d
RTL8370_SDS1_FORCE_EXT_MAC6_DUMMY_1_MASK	rtl8370_reg.h	15988;"	d
RTL8370_SDS1_FORCE_EXT_MAC6_DUMMY_1_OFFSET	rtl8370_reg.h	15987;"	d
RTL8370_SDS1_FORCE_EXT_MAC7_DUMMY_0_MASK	rtl8370_reg.h	15994;"	d
RTL8370_SDS1_FORCE_EXT_MAC7_DUMMY_0_OFFSET	rtl8370_reg.h	15993;"	d
RTL8370_SDS1_FORCE_EXT_MAC7_DUMMY_1_MASK	rtl8370_reg.h	15998;"	d
RTL8370_SDS1_FORCE_EXT_MAC7_DUMMY_1_OFFSET	rtl8370_reg.h	15997;"	d
RTL8370_SDS1_POLL_EN_MASK	rtl8370_reg.h	15812;"	d
RTL8370_SDS1_POLL_EN_OFFSET	rtl8370_reg.h	15811;"	d
RTL8370_SDS1_REG0_afe_lpk_MASK	rtl8370_reg.h	18951;"	d
RTL8370_SDS1_REG0_afe_lpk_OFFSET	rtl8370_reg.h	18950;"	d
RTL8370_SDS1_REG0_codec_lpk_MASK	rtl8370_reg.h	18949;"	d
RTL8370_SDS1_REG0_codec_lpk_OFFSET	rtl8370_reg.h	18948;"	d
RTL8370_SDS1_REG0_dis_apx_MASK	rtl8370_reg.h	18939;"	d
RTL8370_SDS1_REG0_dis_apx_OFFSET	rtl8370_reg.h	18938;"	d
RTL8370_SDS1_REG0_inv_hsi_MASK	rtl8370_reg.h	18943;"	d
RTL8370_SDS1_REG0_inv_hsi_OFFSET	rtl8370_reg.h	18942;"	d
RTL8370_SDS1_REG0_inv_hso_MASK	rtl8370_reg.h	18945;"	d
RTL8370_SDS1_REG0_inv_hso_OFFSET	rtl8370_reg.h	18944;"	d
RTL8370_SDS1_REG0_mark_carr_ext_MASK	rtl8370_reg.h	18947;"	d
RTL8370_SDS1_REG0_mark_carr_ext_OFFSET	rtl8370_reg.h	18946;"	d
RTL8370_SDS1_REG0_remote_lpk_MASK	rtl8370_reg.h	18953;"	d
RTL8370_SDS1_REG0_remote_lpk_OFFSET	rtl8370_reg.h	18952;"	d
RTL8370_SDS1_REG0_sds_frc_rx_MASK	rtl8370_reg.h	18935;"	d
RTL8370_SDS1_REG0_sds_frc_rx_OFFSET	rtl8370_reg.h	18934;"	d
RTL8370_SDS1_REG0_sds_frc_tx_MASK	rtl8370_reg.h	18937;"	d
RTL8370_SDS1_REG0_sds_frc_tx_OFFSET	rtl8370_reg.h	18936;"	d
RTL8370_SDS1_REG0_soft_rst_MASK	rtl8370_reg.h	18941;"	d
RTL8370_SDS1_REG0_soft_rst_OFFSET	rtl8370_reg.h	18940;"	d
RTL8370_SDS1_REG14_CLKREQB_MASK	rtl8370_reg.h	19089;"	d
RTL8370_SDS1_REG14_CLKREQB_OFFSET	rtl8370_reg.h	19088;"	d
RTL8370_SDS1_REG14_CMU_EN_MASK	rtl8370_reg.h	19095;"	d
RTL8370_SDS1_REG14_CMU_EN_OFFSET	rtl8370_reg.h	19094;"	d
RTL8370_SDS1_REG14_PDOWN_MASK	rtl8370_reg.h	19091;"	d
RTL8370_SDS1_REG14_PDOWN_OFFSET	rtl8370_reg.h	19090;"	d
RTL8370_SDS1_REG14_RX_EN_MASK	rtl8370_reg.h	19093;"	d
RTL8370_SDS1_REG14_RX_EN_OFFSET	rtl8370_reg.h	19092;"	d
RTL8370_SDS1_REG14_ana_rg0x_MASK	rtl8370_reg.h	19087;"	d
RTL8370_SDS1_REG14_ana_rg0x_OFFSET	rtl8370_reg.h	19086;"	d
RTL8370_SDS1_REG1_ability_MASK	rtl8370_reg.h	18957;"	d
RTL8370_SDS1_REG1_ability_OFFSET	rtl8370_reg.h	18956;"	d
RTL8370_SDS1_REG1_cdet_MASK	rtl8370_reg.h	18969;"	d
RTL8370_SDS1_REG1_cdet_OFFSET	rtl8370_reg.h	18968;"	d
RTL8370_SDS1_REG1_frc_cggood_MASK	rtl8370_reg.h	18967;"	d
RTL8370_SDS1_REG1_frc_cggood_OFFSET	rtl8370_reg.h	18966;"	d
RTL8370_SDS1_REG1_sds_frc_an_MASK	rtl8370_reg.h	18965;"	d
RTL8370_SDS1_REG1_sds_frc_an_OFFSET	rtl8370_reg.h	18964;"	d
RTL8370_SDS1_REG1_sds_restart_an_MASK	rtl8370_reg.h	18959;"	d
RTL8370_SDS1_REG1_sds_restart_an_OFFSET	rtl8370_reg.h	18958;"	d
RTL8370_SDS1_REG1_sds_tx_down_MASK	rtl8370_reg.h	18961;"	d
RTL8370_SDS1_REG1_sds_tx_down_OFFSET	rtl8370_reg.h	18960;"	d
RTL8370_SDS1_REG1_send_np_on_MASK	rtl8370_reg.h	18963;"	d
RTL8370_SDS1_REG1_send_np_on_OFFSET	rtl8370_reg.h	18962;"	d
RTL8370_SDS1_REG24_ana_rg10x_MASK	rtl8370_reg.h	19119;"	d
RTL8370_SDS1_REG24_ana_rg10x_OFFSET	rtl8370_reg.h	19118;"	d
RTL8370_SDS1_REG24_sds_sdet_deg_MASK	rtl8370_reg.h	19117;"	d
RTL8370_SDS1_REG24_sds_sdet_deg_OFFSET	rtl8370_reg.h	19116;"	d
RTL8370_SDS1_REG25_ana_rg11x_MASK	rtl8370_reg.h	19125;"	d
RTL8370_SDS1_REG25_ana_rg11x_OFFSET	rtl8370_reg.h	19124;"	d
RTL8370_SDS1_REG25_pwrsv_ctl_sel_ext_MASK	rtl8370_reg.h	19123;"	d
RTL8370_SDS1_REG25_pwrsv_ctl_sel_ext_OFFSET	rtl8370_reg.h	19122;"	d
RTL8370_SDS1_REG26_ana_rg12x_MASK	rtl8370_reg.h	19131;"	d
RTL8370_SDS1_REG26_ana_rg12x_OFFSET	rtl8370_reg.h	19130;"	d
RTL8370_SDS1_REG26_use_25m_clk_MASK	rtl8370_reg.h	19129;"	d
RTL8370_SDS1_REG26_use_25m_clk_OFFSET	rtl8370_reg.h	19128;"	d
RTL8370_SDS1_REG27_MASK	rtl8370_reg.h	19135;"	d
RTL8370_SDS1_REG27_OFFSET	rtl8370_reg.h	19134;"	d
RTL8370_SDS1_REG2_auto_det_algor_MASK	rtl8370_reg.h	18983;"	d
RTL8370_SDS1_REG2_auto_det_algor_OFFSET	rtl8370_reg.h	18982;"	d
RTL8370_SDS1_REG2_byp_8b10b_MASK	rtl8370_reg.h	18987;"	d
RTL8370_SDS1_REG2_byp_8b10b_OFFSET	rtl8370_reg.h	18986;"	d
RTL8370_SDS1_REG2_cma_rq_MASK	rtl8370_reg.h	18991;"	d
RTL8370_SDS1_REG2_cma_rq_OFFSET	rtl8370_reg.h	18990;"	d
RTL8370_SDS1_REG2_dis_tmr_cma_MASK	rtl8370_reg.h	18989;"	d
RTL8370_SDS1_REG2_dis_tmr_cma_OFFSET	rtl8370_reg.h	18988;"	d
RTL8370_SDS1_REG2_frc_ipg_MASK	rtl8370_reg.h	18975;"	d
RTL8370_SDS1_REG2_frc_ipg_OFFSET	rtl8370_reg.h	18974;"	d
RTL8370_SDS1_REG2_frc_preamble_MASK	rtl8370_reg.h	18973;"	d
RTL8370_SDS1_REG2_frc_preamble_OFFSET	rtl8370_reg.h	18972;"	d
RTL8370_SDS1_REG2_rdm_algor_MASK	rtl8370_reg.h	18985;"	d
RTL8370_SDS1_REG2_rdm_algor_OFFSET	rtl8370_reg.h	18984;"	d
RTL8370_SDS1_REG2_sd_det_algor_MASK	rtl8370_reg.h	18981;"	d
RTL8370_SDS1_REG2_sd_det_algor_OFFSET	rtl8370_reg.h	18980;"	d
RTL8370_SDS1_REG2_sds_en_rx_MASK	rtl8370_reg.h	18977;"	d
RTL8370_SDS1_REG2_sds_en_rx_OFFSET	rtl8370_reg.h	18976;"	d
RTL8370_SDS1_REG2_sds_en_tx_MASK	rtl8370_reg.h	18979;"	d
RTL8370_SDS1_REG2_sds_en_tx_OFFSET	rtl8370_reg.h	18978;"	d
RTL8370_SDS1_REG30_linkstat_MASK	rtl8370_reg.h	19145;"	d
RTL8370_SDS1_REG30_linkstat_OFFSET	rtl8370_reg.h	19144;"	d
RTL8370_SDS1_REG30_signstat_MASK	rtl8370_reg.h	19143;"	d
RTL8370_SDS1_REG30_signstat_OFFSET	rtl8370_reg.h	19142;"	d
RTL8370_SDS1_REG30_syncstat_MASK	rtl8370_reg.h	19147;"	d
RTL8370_SDS1_REG30_syncstat_OFFSET	rtl8370_reg.h	19146;"	d
RTL8370_SDS1_REG3_apxt_time_MASK	rtl8370_reg.h	18997;"	d
RTL8370_SDS1_REG3_apxt_time_OFFSET	rtl8370_reg.h	18996;"	d
RTL8370_SDS1_REG3_sds_lk_time_MASK	rtl8370_reg.h	18995;"	d
RTL8370_SDS1_REG3_sds_lk_time_OFFSET	rtl8370_reg.h	18994;"	d
RTL8370_SDS1_REG4_clr_soft_rstb_MASK	rtl8370_reg.h	19017;"	d
RTL8370_SDS1_REG4_clr_soft_rstb_OFFSET	rtl8370_reg.h	19016;"	d
RTL8370_SDS1_REG4_dbg_sts_sel_MASK	rtl8370_reg.h	19003;"	d
RTL8370_SDS1_REG4_dbg_sts_sel_OFFSET	rtl8370_reg.h	19002;"	d
RTL8370_SDS1_REG4_dis_renway_MASK	rtl8370_reg.h	19021;"	d
RTL8370_SDS1_REG4_dis_renway_OFFSET	rtl8370_reg.h	19020;"	d
RTL8370_SDS1_REG4_disan_link_fib_MASK	rtl8370_reg.h	19013;"	d
RTL8370_SDS1_REG4_disan_link_fib_OFFSET	rtl8370_reg.h	19012;"	d
RTL8370_SDS1_REG4_disan_link_sgm_MASK	rtl8370_reg.h	19011;"	d
RTL8370_SDS1_REG4_disan_link_sgm_OFFSET	rtl8370_reg.h	19010;"	d
RTL8370_SDS1_REG4_reg_calib_ok_cnt_MASK	rtl8370_reg.h	19005;"	d
RTL8370_SDS1_REG4_reg_calib_ok_cnt_OFFSET	rtl8370_reg.h	19004;"	d
RTL8370_SDS1_REG4_reg_mark_scr_MASK	rtl8370_reg.h	19009;"	d
RTL8370_SDS1_REG4_reg_mark_scr_OFFSET	rtl8370_reg.h	19008;"	d
RTL8370_SDS1_REG4_reg_pcsreq_pos_MASK	rtl8370_reg.h	19007;"	d
RTL8370_SDS1_REG4_reg_pcsreq_pos_OFFSET	rtl8370_reg.h	19006;"	d
RTL8370_SDS1_REG4_sel_deg_MASK	rtl8370_reg.h	19019;"	d
RTL8370_SDS1_REG4_sel_deg_OFFSET	rtl8370_reg.h	19018;"	d
RTL8370_SDS1_REG4_sgmii_ck_sel_MASK	rtl8370_reg.h	19015;"	d
RTL8370_SDS1_REG4_sgmii_ck_sel_OFFSET	rtl8370_reg.h	19014;"	d
RTL8370_SDS1_REG4_wr_soft_rstb_MASK	rtl8370_reg.h	19001;"	d
RTL8370_SDS1_REG4_wr_soft_rstb_OFFSET	rtl8370_reg.h	19000;"	d
RTL8370_SDS1_REG5_reg_c0_timer_MASK	rtl8370_reg.h	19035;"	d
RTL8370_SDS1_REG5_reg_c0_timer_OFFSET	rtl8370_reg.h	19034;"	d
RTL8370_SDS1_REG5_reg_c1_pwrsav_en_MASK	rtl8370_reg.h	19039;"	d
RTL8370_SDS1_REG5_reg_c1_pwrsav_en_OFFSET	rtl8370_reg.h	19038;"	d
RTL8370_SDS1_REG5_reg_c1_timer_MASK	rtl8370_reg.h	19033;"	d
RTL8370_SDS1_REG5_reg_c1_timer_OFFSET	rtl8370_reg.h	19032;"	d
RTL8370_SDS1_REG5_reg_c2_pwrsav_en_MASK	rtl8370_reg.h	19037;"	d
RTL8370_SDS1_REG5_reg_c2_pwrsav_en_OFFSET	rtl8370_reg.h	19036;"	d
RTL8370_SDS1_REG5_reg_c2_timer_MASK	rtl8370_reg.h	19031;"	d
RTL8370_SDS1_REG5_reg_c2_timer_OFFSET	rtl8370_reg.h	19030;"	d
RTL8370_SDS1_REG5_reg_c3_timer_MASK	rtl8370_reg.h	19029;"	d
RTL8370_SDS1_REG5_reg_c3_timer_OFFSET	rtl8370_reg.h	19028;"	d
RTL8370_SDS1_REG5_reg_eee_sds_an_MASK	rtl8370_reg.h	19027;"	d
RTL8370_SDS1_REG5_reg_eee_sds_an_OFFSET	rtl8370_reg.h	19026;"	d
RTL8370_SDS1_REG5_reg_pwrsv_ctrl_sel_MASK	rtl8370_reg.h	19025;"	d
RTL8370_SDS1_REG5_reg_pwrsv_ctrl_sel_OFFSET	rtl8370_reg.h	19024;"	d
RTL8370_SDS1_REG6_eee_program_0_MASK	rtl8370_reg.h	19061;"	d
RTL8370_SDS1_REG6_eee_program_0_OFFSET	rtl8370_reg.h	19060;"	d
RTL8370_SDS1_REG6_eee_program_1_MASK	rtl8370_reg.h	19059;"	d
RTL8370_SDS1_REG6_eee_program_1_OFFSET	rtl8370_reg.h	19058;"	d
RTL8370_SDS1_REG6_eee_program_2_MASK	rtl8370_reg.h	19057;"	d
RTL8370_SDS1_REG6_eee_program_2_OFFSET	rtl8370_reg.h	19056;"	d
RTL8370_SDS1_REG6_eee_program_3_MASK	rtl8370_reg.h	19055;"	d
RTL8370_SDS1_REG6_eee_program_3_OFFSET	rtl8370_reg.h	19054;"	d
RTL8370_SDS1_REG6_eee_program_4_MASK	rtl8370_reg.h	19053;"	d
RTL8370_SDS1_REG6_eee_program_4_OFFSET	rtl8370_reg.h	19052;"	d
RTL8370_SDS1_REG6_eee_program_5_MASK	rtl8370_reg.h	19051;"	d
RTL8370_SDS1_REG6_eee_program_5_OFFSET	rtl8370_reg.h	19050;"	d
RTL8370_SDS1_REG6_eee_program_c0_MASK	rtl8370_reg.h	19049;"	d
RTL8370_SDS1_REG6_eee_program_c0_OFFSET	rtl8370_reg.h	19048;"	d
RTL8370_SDS1_REG6_eee_program_c1_MASK	rtl8370_reg.h	19047;"	d
RTL8370_SDS1_REG6_eee_program_c1_OFFSET	rtl8370_reg.h	19046;"	d
RTL8370_SDS1_REG6_eee_program_c2_MASK	rtl8370_reg.h	19045;"	d
RTL8370_SDS1_REG6_eee_program_c2_OFFSET	rtl8370_reg.h	19044;"	d
RTL8370_SDS1_REG6_eee_program_c3_MASK	rtl8370_reg.h	19043;"	d
RTL8370_SDS1_REG6_eee_program_c3_OFFSET	rtl8370_reg.h	19042;"	d
RTL8370_SDS1_REG7_byp_end_MASK	rtl8370_reg.h	19067;"	d
RTL8370_SDS1_REG7_byp_end_OFFSET	rtl8370_reg.h	19066;"	d
RTL8370_SDS1_REG7_byp_start_MASK	rtl8370_reg.h	19065;"	d
RTL8370_SDS1_REG7_byp_start_OFFSET	rtl8370_reg.h	19064;"	d
RTL8370_SDS1_REG7_rx_bypscr_MASK	rtl8370_reg.h	19071;"	d
RTL8370_SDS1_REG7_rx_bypscr_OFFSET	rtl8370_reg.h	19070;"	d
RTL8370_SDS1_REG7_tx_bypscr_MASK	rtl8370_reg.h	19069;"	d
RTL8370_SDS1_REG7_tx_bypscr_OFFSET	rtl8370_reg.h	19068;"	d
RTL8370_SDS_BUSY_MASK	rtl8370_reg.h	18693;"	d
RTL8370_SDS_BUSY_OFFSET	rtl8370_reg.h	18692;"	d
RTL8370_SDS_INBAND_EN_MASK	rtl8370_reg.h	15782;"	d
RTL8370_SDS_INBAND_EN_OFFSET	rtl8370_reg.h	15781;"	d
RTL8370_SELECT_RGMII_0_MASK	rtl8370_reg.h	15706;"	d
RTL8370_SELECT_RGMII_0_OFFSET	rtl8370_reg.h	15705;"	d
RTL8370_SELECT_RGMII_1_MASK	rtl8370_reg.h	15702;"	d
RTL8370_SELECT_RGMII_1_OFFSET	rtl8370_reg.h	15701;"	d
RTL8370_SEL_LEDRATE_MASK	rtl8370_reg.h	18287;"	d
RTL8370_SEL_LEDRATE_OFFSET	rtl8370_reg.h	18286;"	d
RTL8370_SEL_PWRON_TIME_MASK	rtl8370_reg.h	18279;"	d
RTL8370_SEL_PWRON_TIME_OFFSET	rtl8370_reg.h	18278;"	d
RTL8370_SEL_RTCT_PARA_DUMMY_0_MASK	rtl8370_reg.h	18589;"	d
RTL8370_SEL_RTCT_PARA_DUMMY_0_OFFSET	rtl8370_reg.h	18588;"	d
RTL8370_SEL_RTCT_PHASE_MASK	rtl8370_reg.h	18591;"	d
RTL8370_SEL_RTCT_PHASE_OFFSET	rtl8370_reg.h	18590;"	d
RTL8370_SEL_RTCT_PLE_WID_MASK	rtl8370_reg.h	18603;"	d
RTL8370_SEL_RTCT_PLE_WID_OFFSET	rtl8370_reg.h	18602;"	d
RTL8370_SEL_RTCT_RLSTLED_TIME_MASK	rtl8370_reg.h	18593;"	d
RTL8370_SEL_RTCT_RLSTLED_TIME_OFFSET	rtl8370_reg.h	18592;"	d
RTL8370_SEL_RTCT_TEST_LED_TIME_MASK	rtl8370_reg.h	18595;"	d
RTL8370_SEL_RTCT_TEST_LED_TIME_OFFSET	rtl8370_reg.h	18594;"	d
RTL8370_SEL_SERIAL_LED_MASK	rtl8370_reg.h	18265;"	d
RTL8370_SEL_SERIAL_LED_OFFSET	rtl8370_reg.h	18264;"	d
RTL8370_SEL_TX10M_HCC_MASK	rtl8370_reg.h	16566;"	d
RTL8370_SEL_TX10M_HCC_OFFSET	rtl8370_reg.h	16565;"	d
RTL8370_SEL_UPSCLK_MASK	rtl8370_reg.h	16620;"	d
RTL8370_SEL_UPSCLK_OFFSET	rtl8370_reg.h	16619;"	d
RTL8370_SERI_LED_ACT_LOW_MASK	rtl8370_reg.h	18255;"	d
RTL8370_SERI_LED_ACT_LOW_OFFSET	rtl8370_reg.h	18254;"	d
RTL8370_SHORT_IPG_MASK	rtl8370_reg.h	15014;"	d
RTL8370_SHORT_IPG_OFFSET	rtl8370_reg.h	15013;"	d
RTL8370_SIP_HASH_MASK	rtl8370_reg.h	8308;"	d
RTL8370_SIP_HASH_OFFSET	rtl8370_reg.h	8307;"	d
RTL8370_SKIP_MII_0_RXER_MASK	rtl8370_reg.h	15698;"	d
RTL8370_SKIP_MII_0_RXER_OFFSET	rtl8370_reg.h	15697;"	d
RTL8370_SKIP_MII_1_RXER_MASK	rtl8370_reg.h	15696;"	d
RTL8370_SKIP_MII_1_RXER_OFFSET	rtl8370_reg.h	15695;"	d
RTL8370_SLF_IF_DUMMY_0_MASK	rtl8370_reg.h	15736;"	d
RTL8370_SLF_IF_DUMMY_0_OFFSET	rtl8370_reg.h	15735;"	d
RTL8370_SLF_IF_DUMMY_1_MASK	rtl8370_reg.h	15744;"	d
RTL8370_SLF_IF_DUMMY_1_OFFSET	rtl8370_reg.h	15743;"	d
RTL8370_SLF_IF_MASK	rtl8370_reg.h	15746;"	d
RTL8370_SLF_IF_OFFSET	rtl8370_reg.h	15745;"	d
RTL8370_SLP_TIME_SEL_MASK	rtl8370_reg.h	16554;"	d
RTL8370_SLP_TIME_SEL_OFFSET	rtl8370_reg.h	16553;"	d
RTL8370_SLR_EXT1_MASK	rtl8370_reg.h	15668;"	d
RTL8370_SLR_EXT1_OFFSET	rtl8370_reg.h	15667;"	d
RTL8370_SLR_EXt0_MASK	rtl8370_reg.h	15670;"	d
RTL8370_SLR_EXt0_OFFSET	rtl8370_reg.h	15669;"	d
RTL8370_SLR_OTHER_MASK	rtl8370_reg.h	15666;"	d
RTL8370_SLR_OTHER_OFFSET	rtl8370_reg.h	15665;"	d
RTL8370_SMAC_HASH_MASK	rtl8370_reg.h	8312;"	d
RTL8370_SMAC_HASH_OFFSET	rtl8370_reg.h	8311;"	d
RTL8370_SOURCE_PORT_BLOCK_REG	rtl8370_base.h	242;"	d
RTL8370_SP2CIDXNO	rtl8370_asicdrv_svlan.h	10;"	d
RTL8370_SP2CMAX	rtl8370_asicdrv_svlan.h	11;"	d
RTL8370_SPA_HASH_MASK	rtl8370_reg.h	8314;"	d
RTL8370_SPA_HASH_OFFSET	rtl8370_reg.h	8313;"	d
RTL8370_SPECIALCONGEST_SUSTAIN_TIMERMAX	rtl8370_asicdrv_specialCongest.h	6;"	d
RTL8370_SPECIALCONGEST_SUSTAIN_TIMER_MASK	rtl8370_base.h	22;"	d
RTL8370_SPECIALCONGEST_SUSTAIN_TIMER_OFFSET	rtl8370_base.h	21;"	d
RTL8370_SPEED_CHANGE_INDICATOR_REG	rtl8370_base.h	400;"	d
RTL8370_SPEED_UP_MASK	rtl8370_reg.h	18289;"	d
RTL8370_SPEED_UP_OFFSET	rtl8370_reg.h	18288;"	d
RTL8370_SPORT_HASH_MASK	rtl8370_reg.h	8304;"	d
RTL8370_SPORT_HASH_OFFSET	rtl8370_reg.h	8303;"	d
RTL8370_SPRISEL	rtl8370_asicdrv_svlan.h	/^enum RTL8370_SPRISEL$/;"	g
RTL8370_SRAM_RDT_MASK	rtl8370_reg.h	15724;"	d
RTL8370_SRAM_RDT_OFFSET	rtl8370_reg.h	15723;"	d
RTL8370_SRAM_WBT_MASK	rtl8370_reg.h	15726;"	d
RTL8370_SRAM_WBT_OFFSET	rtl8370_reg.h	15725;"	d
RTL8370_START_TRIGGER_MASK	rtl8370_reg.h	16668;"	d
RTL8370_START_TRIGGER_OFFSET	rtl8370_reg.h	16667;"	d
RTL8370_STOP_TRIGGER_MASK	rtl8370_reg.h	16666;"	d
RTL8370_STOP_TRIGGER_OFFSET	rtl8370_reg.h	16665;"	d
RTL8370_STORM_BCAST_METER_CRTL0_PORT0_METERIDX_MASK	rtl8370_reg.h	9386;"	d
RTL8370_STORM_BCAST_METER_CRTL0_PORT0_METERIDX_OFFSET	rtl8370_reg.h	9385;"	d
RTL8370_STORM_BCAST_METER_CRTL0_PORT1_METERIDX_MASK	rtl8370_reg.h	9384;"	d
RTL8370_STORM_BCAST_METER_CRTL0_PORT1_METERIDX_OFFSET	rtl8370_reg.h	9383;"	d
RTL8370_STORM_BCAST_METER_CRTL1_PORT2_METERIDX_MASK	rtl8370_reg.h	9392;"	d
RTL8370_STORM_BCAST_METER_CRTL1_PORT2_METERIDX_OFFSET	rtl8370_reg.h	9391;"	d
RTL8370_STORM_BCAST_METER_CRTL1_PORT3_METERIDX_MASK	rtl8370_reg.h	9390;"	d
RTL8370_STORM_BCAST_METER_CRTL1_PORT3_METERIDX_OFFSET	rtl8370_reg.h	9389;"	d
RTL8370_STORM_BCAST_METER_CRTL2_PORT4_METERIDX_MASK	rtl8370_reg.h	9398;"	d
RTL8370_STORM_BCAST_METER_CRTL2_PORT4_METERIDX_OFFSET	rtl8370_reg.h	9397;"	d
RTL8370_STORM_BCAST_METER_CRTL2_PORT5_METERIDX_MASK	rtl8370_reg.h	9396;"	d
RTL8370_STORM_BCAST_METER_CRTL2_PORT5_METERIDX_OFFSET	rtl8370_reg.h	9395;"	d
RTL8370_STORM_BCAST_METER_CRTL3_PORT6_METERIDX_MASK	rtl8370_reg.h	9404;"	d
RTL8370_STORM_BCAST_METER_CRTL3_PORT6_METERIDX_OFFSET	rtl8370_reg.h	9403;"	d
RTL8370_STORM_BCAST_METER_CRTL3_PORT7_METERIDX_MASK	rtl8370_reg.h	9402;"	d
RTL8370_STORM_BCAST_METER_CRTL3_PORT7_METERIDX_OFFSET	rtl8370_reg.h	9401;"	d
RTL8370_STORM_BCAST_METER_CRTL4_PORT8_METERIDX_MASK	rtl8370_reg.h	9410;"	d
RTL8370_STORM_BCAST_METER_CRTL4_PORT8_METERIDX_OFFSET	rtl8370_reg.h	9409;"	d
RTL8370_STORM_BCAST_METER_CRTL4_PORT9_METERIDX_MASK	rtl8370_reg.h	9408;"	d
RTL8370_STORM_BCAST_METER_CRTL4_PORT9_METERIDX_OFFSET	rtl8370_reg.h	9407;"	d
RTL8370_STORM_BCAST_METER_CRTL5_PORT10_METERIDX_MASK	rtl8370_reg.h	9416;"	d
RTL8370_STORM_BCAST_METER_CRTL5_PORT10_METERIDX_OFFSET	rtl8370_reg.h	9415;"	d
RTL8370_STORM_BCAST_METER_CRTL5_PORT11_METERIDX_MASK	rtl8370_reg.h	9414;"	d
RTL8370_STORM_BCAST_METER_CRTL5_PORT11_METERIDX_OFFSET	rtl8370_reg.h	9413;"	d
RTL8370_STORM_BCAST_METER_CRTL6_PORT12_METERIDX_MASK	rtl8370_reg.h	9422;"	d
RTL8370_STORM_BCAST_METER_CRTL6_PORT12_METERIDX_OFFSET	rtl8370_reg.h	9421;"	d
RTL8370_STORM_BCAST_METER_CRTL6_PORT13_METERIDX_MASK	rtl8370_reg.h	9420;"	d
RTL8370_STORM_BCAST_METER_CRTL6_PORT13_METERIDX_OFFSET	rtl8370_reg.h	9419;"	d
RTL8370_STORM_BCAST_METER_CRTL7_PORT14_METERIDX_MASK	rtl8370_reg.h	9428;"	d
RTL8370_STORM_BCAST_METER_CRTL7_PORT14_METERIDX_OFFSET	rtl8370_reg.h	9427;"	d
RTL8370_STORM_BCAST_METER_CRTL7_PORT15_METERIDX_MASK	rtl8370_reg.h	9426;"	d
RTL8370_STORM_BCAST_METER_CRTL7_PORT15_METERIDX_OFFSET	rtl8370_reg.h	9425;"	d
RTL8370_STORM_BCAST_METER_CRTL_BASE	rtl8370_base.h	315;"	d
RTL8370_STORM_BCAST_METER_CRTL_MASK	rtl8370_base.h	318;"	d
RTL8370_STORM_BCAST_METER_CRTL_OFFSET	rtl8370_base.h	317;"	d
RTL8370_STORM_BCAST_METER_CRTL_REG	rtl8370_base.h	316;"	d
RTL8370_STORM_BCAST_REG	rtl8370_base.h	307;"	d
RTL8370_STORM_MCAST_METER_CRTL0_PORT0_METERIDX_MASK	rtl8370_reg.h	9434;"	d
RTL8370_STORM_MCAST_METER_CRTL0_PORT0_METERIDX_OFFSET	rtl8370_reg.h	9433;"	d
RTL8370_STORM_MCAST_METER_CRTL0_PORT1_METERIDX_MASK	rtl8370_reg.h	9432;"	d
RTL8370_STORM_MCAST_METER_CRTL0_PORT1_METERIDX_OFFSET	rtl8370_reg.h	9431;"	d
RTL8370_STORM_MCAST_METER_CRTL1_PORT2_METERIDX_MASK	rtl8370_reg.h	9440;"	d
RTL8370_STORM_MCAST_METER_CRTL1_PORT2_METERIDX_OFFSET	rtl8370_reg.h	9439;"	d
RTL8370_STORM_MCAST_METER_CRTL1_PORT3_METERIDX_MASK	rtl8370_reg.h	9438;"	d
RTL8370_STORM_MCAST_METER_CRTL1_PORT3_METERIDX_OFFSET	rtl8370_reg.h	9437;"	d
RTL8370_STORM_MCAST_METER_CRTL2_PORT4_METERIDX_MASK	rtl8370_reg.h	9446;"	d
RTL8370_STORM_MCAST_METER_CRTL2_PORT4_METERIDX_OFFSET	rtl8370_reg.h	9445;"	d
RTL8370_STORM_MCAST_METER_CRTL2_PORT5_METERIDX_MASK	rtl8370_reg.h	9444;"	d
RTL8370_STORM_MCAST_METER_CRTL2_PORT5_METERIDX_OFFSET	rtl8370_reg.h	9443;"	d
RTL8370_STORM_MCAST_METER_CRTL3_PORT6_METERIDX_MASK	rtl8370_reg.h	9452;"	d
RTL8370_STORM_MCAST_METER_CRTL3_PORT6_METERIDX_OFFSET	rtl8370_reg.h	9451;"	d
RTL8370_STORM_MCAST_METER_CRTL3_PORT7_METERIDX_MASK	rtl8370_reg.h	9450;"	d
RTL8370_STORM_MCAST_METER_CRTL3_PORT7_METERIDX_OFFSET	rtl8370_reg.h	9449;"	d
RTL8370_STORM_MCAST_METER_CRTL4_PORT8_METERIDX_MASK	rtl8370_reg.h	9458;"	d
RTL8370_STORM_MCAST_METER_CRTL4_PORT8_METERIDX_OFFSET	rtl8370_reg.h	9457;"	d
RTL8370_STORM_MCAST_METER_CRTL4_PORT9_METERIDX_MASK	rtl8370_reg.h	9456;"	d
RTL8370_STORM_MCAST_METER_CRTL4_PORT9_METERIDX_OFFSET	rtl8370_reg.h	9455;"	d
RTL8370_STORM_MCAST_METER_CRTL5_PORT10_METERIDX_MASK	rtl8370_reg.h	9464;"	d
RTL8370_STORM_MCAST_METER_CRTL5_PORT10_METERIDX_OFFSET	rtl8370_reg.h	9463;"	d
RTL8370_STORM_MCAST_METER_CRTL5_PORT11_METERIDX_MASK	rtl8370_reg.h	9462;"	d
RTL8370_STORM_MCAST_METER_CRTL5_PORT11_METERIDX_OFFSET	rtl8370_reg.h	9461;"	d
RTL8370_STORM_MCAST_METER_CRTL6_PORT12_METERIDX_MASK	rtl8370_reg.h	9470;"	d
RTL8370_STORM_MCAST_METER_CRTL6_PORT12_METERIDX_OFFSET	rtl8370_reg.h	9469;"	d
RTL8370_STORM_MCAST_METER_CRTL6_PORT13_METERIDX_MASK	rtl8370_reg.h	9468;"	d
RTL8370_STORM_MCAST_METER_CRTL6_PORT13_METERIDX_OFFSET	rtl8370_reg.h	9467;"	d
RTL8370_STORM_MCAST_METER_CRTL7_PORT14_METERIDX_MASK	rtl8370_reg.h	9476;"	d
RTL8370_STORM_MCAST_METER_CRTL7_PORT14_METERIDX_OFFSET	rtl8370_reg.h	9475;"	d
RTL8370_STORM_MCAST_METER_CRTL7_PORT15_METERIDX_MASK	rtl8370_reg.h	9474;"	d
RTL8370_STORM_MCAST_METER_CRTL7_PORT15_METERIDX_OFFSET	rtl8370_reg.h	9473;"	d
RTL8370_STORM_MCAST_METER_CRTL_BASE	rtl8370_base.h	320;"	d
RTL8370_STORM_MCAST_METER_CRTL_MASK	rtl8370_base.h	323;"	d
RTL8370_STORM_MCAST_METER_CRTL_OFFSET	rtl8370_base.h	322;"	d
RTL8370_STORM_MCAST_METER_CRTL_REG	rtl8370_base.h	321;"	d
RTL8370_STORM_MCAST_REG	rtl8370_base.h	309;"	d
RTL8370_STORM_UNDA_METER_CRTL0_PORT0_METERIDX_MASK	rtl8370_reg.h	9482;"	d
RTL8370_STORM_UNDA_METER_CRTL0_PORT0_METERIDX_OFFSET	rtl8370_reg.h	9481;"	d
RTL8370_STORM_UNDA_METER_CRTL0_PORT1_METERIDX_MASK	rtl8370_reg.h	9480;"	d
RTL8370_STORM_UNDA_METER_CRTL0_PORT1_METERIDX_OFFSET	rtl8370_reg.h	9479;"	d
RTL8370_STORM_UNDA_METER_CRTL1_PORT2_METERIDX_MASK	rtl8370_reg.h	9488;"	d
RTL8370_STORM_UNDA_METER_CRTL1_PORT2_METERIDX_OFFSET	rtl8370_reg.h	9487;"	d
RTL8370_STORM_UNDA_METER_CRTL1_PORT3_METERIDX_MASK	rtl8370_reg.h	9486;"	d
RTL8370_STORM_UNDA_METER_CRTL1_PORT3_METERIDX_OFFSET	rtl8370_reg.h	9485;"	d
RTL8370_STORM_UNDA_METER_CRTL2_PORT4_METERIDX_MASK	rtl8370_reg.h	9494;"	d
RTL8370_STORM_UNDA_METER_CRTL2_PORT4_METERIDX_OFFSET	rtl8370_reg.h	9493;"	d
RTL8370_STORM_UNDA_METER_CRTL2_PORT5_METERIDX_MASK	rtl8370_reg.h	9492;"	d
RTL8370_STORM_UNDA_METER_CRTL2_PORT5_METERIDX_OFFSET	rtl8370_reg.h	9491;"	d
RTL8370_STORM_UNDA_METER_CRTL3_PORT6_METERIDX_MASK	rtl8370_reg.h	9500;"	d
RTL8370_STORM_UNDA_METER_CRTL3_PORT6_METERIDX_OFFSET	rtl8370_reg.h	9499;"	d
RTL8370_STORM_UNDA_METER_CRTL3_PORT7_METERIDX_MASK	rtl8370_reg.h	9498;"	d
RTL8370_STORM_UNDA_METER_CRTL3_PORT7_METERIDX_OFFSET	rtl8370_reg.h	9497;"	d
RTL8370_STORM_UNDA_METER_CRTL4_PORT8_METERIDX_MASK	rtl8370_reg.h	9506;"	d
RTL8370_STORM_UNDA_METER_CRTL4_PORT8_METERIDX_OFFSET	rtl8370_reg.h	9505;"	d
RTL8370_STORM_UNDA_METER_CRTL4_PORT9_METERIDX_MASK	rtl8370_reg.h	9504;"	d
RTL8370_STORM_UNDA_METER_CRTL4_PORT9_METERIDX_OFFSET	rtl8370_reg.h	9503;"	d
RTL8370_STORM_UNDA_METER_CRTL5_PORT10_METERIDX_MASK	rtl8370_reg.h	9512;"	d
RTL8370_STORM_UNDA_METER_CRTL5_PORT10_METERIDX_OFFSET	rtl8370_reg.h	9511;"	d
RTL8370_STORM_UNDA_METER_CRTL5_PORT11_METERIDX_MASK	rtl8370_reg.h	9510;"	d
RTL8370_STORM_UNDA_METER_CRTL5_PORT11_METERIDX_OFFSET	rtl8370_reg.h	9509;"	d
RTL8370_STORM_UNDA_METER_CRTL6_PORT12_METERIDX_MASK	rtl8370_reg.h	9518;"	d
RTL8370_STORM_UNDA_METER_CRTL6_PORT12_METERIDX_OFFSET	rtl8370_reg.h	9517;"	d
RTL8370_STORM_UNDA_METER_CRTL6_PORT13_METERIDX_MASK	rtl8370_reg.h	9516;"	d
RTL8370_STORM_UNDA_METER_CRTL6_PORT13_METERIDX_OFFSET	rtl8370_reg.h	9515;"	d
RTL8370_STORM_UNDA_METER_CRTL7_PORT14_METERIDX_MASK	rtl8370_reg.h	9524;"	d
RTL8370_STORM_UNDA_METER_CRTL7_PORT14_METERIDX_OFFSET	rtl8370_reg.h	9523;"	d
RTL8370_STORM_UNDA_METER_CRTL7_PORT15_METERIDX_MASK	rtl8370_reg.h	9522;"	d
RTL8370_STORM_UNDA_METER_CRTL7_PORT15_METERIDX_OFFSET	rtl8370_reg.h	9521;"	d
RTL8370_STORM_UNDA_METER_CRTL_BASE	rtl8370_base.h	325;"	d
RTL8370_STORM_UNDA_METER_CRTL_MASK	rtl8370_base.h	328;"	d
RTL8370_STORM_UNDA_METER_CRTL_OFFSET	rtl8370_base.h	327;"	d
RTL8370_STORM_UNDA_METER_CRTL_REG	rtl8370_base.h	326;"	d
RTL8370_STORM_UNKNOWN_MCAST_REG	rtl8370_base.h	313;"	d
RTL8370_STORM_UNKNOWN_UCAST_REG	rtl8370_base.h	311;"	d
RTL8370_STORM_UNMC_METER_CRTL0_PORT0_METERIDX_MASK	rtl8370_reg.h	9530;"	d
RTL8370_STORM_UNMC_METER_CRTL0_PORT0_METERIDX_OFFSET	rtl8370_reg.h	9529;"	d
RTL8370_STORM_UNMC_METER_CRTL0_PORT1_METERIDX_MASK	rtl8370_reg.h	9528;"	d
RTL8370_STORM_UNMC_METER_CRTL0_PORT1_METERIDX_OFFSET	rtl8370_reg.h	9527;"	d
RTL8370_STORM_UNMC_METER_CRTL1_PORT2_METERIDX_MASK	rtl8370_reg.h	9536;"	d
RTL8370_STORM_UNMC_METER_CRTL1_PORT2_METERIDX_OFFSET	rtl8370_reg.h	9535;"	d
RTL8370_STORM_UNMC_METER_CRTL1_PORT3_METERIDX_MASK	rtl8370_reg.h	9534;"	d
RTL8370_STORM_UNMC_METER_CRTL1_PORT3_METERIDX_OFFSET	rtl8370_reg.h	9533;"	d
RTL8370_STORM_UNMC_METER_CRTL2_PORT4_METERIDX_MASK	rtl8370_reg.h	9542;"	d
RTL8370_STORM_UNMC_METER_CRTL2_PORT4_METERIDX_OFFSET	rtl8370_reg.h	9541;"	d
RTL8370_STORM_UNMC_METER_CRTL2_PORT5_METERIDX_MASK	rtl8370_reg.h	9540;"	d
RTL8370_STORM_UNMC_METER_CRTL2_PORT5_METERIDX_OFFSET	rtl8370_reg.h	9539;"	d
RTL8370_STORM_UNMC_METER_CRTL3_PORT6_METERIDX_MASK	rtl8370_reg.h	9548;"	d
RTL8370_STORM_UNMC_METER_CRTL3_PORT6_METERIDX_OFFSET	rtl8370_reg.h	9547;"	d
RTL8370_STORM_UNMC_METER_CRTL3_PORT7_METERIDX_MASK	rtl8370_reg.h	9546;"	d
RTL8370_STORM_UNMC_METER_CRTL3_PORT7_METERIDX_OFFSET	rtl8370_reg.h	9545;"	d
RTL8370_STORM_UNMC_METER_CRTL4_PORT8_METERIDX_MASK	rtl8370_reg.h	9554;"	d
RTL8370_STORM_UNMC_METER_CRTL4_PORT8_METERIDX_OFFSET	rtl8370_reg.h	9553;"	d
RTL8370_STORM_UNMC_METER_CRTL4_PORT9_METERIDX_MASK	rtl8370_reg.h	9552;"	d
RTL8370_STORM_UNMC_METER_CRTL4_PORT9_METERIDX_OFFSET	rtl8370_reg.h	9551;"	d
RTL8370_STORM_UNMC_METER_CRTL5_PORT10_METERIDX_MASK	rtl8370_reg.h	9560;"	d
RTL8370_STORM_UNMC_METER_CRTL5_PORT10_METERIDX_OFFSET	rtl8370_reg.h	9559;"	d
RTL8370_STORM_UNMC_METER_CRTL5_PORT11_METERIDX_MASK	rtl8370_reg.h	9558;"	d
RTL8370_STORM_UNMC_METER_CRTL5_PORT11_METERIDX_OFFSET	rtl8370_reg.h	9557;"	d
RTL8370_STORM_UNMC_METER_CRTL6_PORT12_METERIDX_MASK	rtl8370_reg.h	9566;"	d
RTL8370_STORM_UNMC_METER_CRTL6_PORT12_METERIDX_OFFSET	rtl8370_reg.h	9565;"	d
RTL8370_STORM_UNMC_METER_CRTL6_PORT13_METERIDX_MASK	rtl8370_reg.h	9564;"	d
RTL8370_STORM_UNMC_METER_CRTL6_PORT13_METERIDX_OFFSET	rtl8370_reg.h	9563;"	d
RTL8370_STORM_UNMC_METER_CRTL7_PORT14_METERIDX_MASK	rtl8370_reg.h	9572;"	d
RTL8370_STORM_UNMC_METER_CRTL7_PORT14_METERIDX_OFFSET	rtl8370_reg.h	9571;"	d
RTL8370_STORM_UNMC_METER_CRTL7_PORT15_METERIDX_MASK	rtl8370_reg.h	9570;"	d
RTL8370_STORM_UNMC_METER_CRTL7_PORT15_METERIDX_OFFSET	rtl8370_reg.h	9569;"	d
RTL8370_STORM_UNMC_METER_CRTL_BASE	rtl8370_base.h	330;"	d
RTL8370_STORM_UNMC_METER_CRTL_MASK	rtl8370_base.h	333;"	d
RTL8370_STORM_UNMC_METER_CRTL_OFFSET	rtl8370_base.h	332;"	d
RTL8370_STORM_UNMC_METER_CRTL_REG	rtl8370_base.h	331;"	d
RTL8370_STPST	rtl8370_asicdrv_vlan.h	/^enum RTL8370_STPST$/;"	g
RTL8370_SVIDXMAX	rtl8370_asicdrv.h	28;"	d
RTL8370_SVIDXNO	rtl8370_asicdrv.h	27;"	d
RTL8370_SVLAN_C2SCFG0_CTRL0_MASK	rtl8370_reg.h	11692;"	d
RTL8370_SVLAN_C2SCFG0_CTRL0_OFFSET	rtl8370_reg.h	11691;"	d
RTL8370_SVLAN_C2SCFG0_CTRL2_MASK	rtl8370_reg.h	11698;"	d
RTL8370_SVLAN_C2SCFG0_CTRL2_OFFSET	rtl8370_reg.h	11697;"	d
RTL8370_SVLAN_C2SCFG100_CTRL0_MASK	rtl8370_reg.h	12692;"	d
RTL8370_SVLAN_C2SCFG100_CTRL0_OFFSET	rtl8370_reg.h	12691;"	d
RTL8370_SVLAN_C2SCFG100_CTRL2_MASK	rtl8370_reg.h	12698;"	d
RTL8370_SVLAN_C2SCFG100_CTRL2_OFFSET	rtl8370_reg.h	12697;"	d
RTL8370_SVLAN_C2SCFG101_CTRL0_MASK	rtl8370_reg.h	12702;"	d
RTL8370_SVLAN_C2SCFG101_CTRL0_OFFSET	rtl8370_reg.h	12701;"	d
RTL8370_SVLAN_C2SCFG101_CTRL2_MASK	rtl8370_reg.h	12708;"	d
RTL8370_SVLAN_C2SCFG101_CTRL2_OFFSET	rtl8370_reg.h	12707;"	d
RTL8370_SVLAN_C2SCFG102_CTRL0_MASK	rtl8370_reg.h	12712;"	d
RTL8370_SVLAN_C2SCFG102_CTRL0_OFFSET	rtl8370_reg.h	12711;"	d
RTL8370_SVLAN_C2SCFG102_CTRL2_MASK	rtl8370_reg.h	12718;"	d
RTL8370_SVLAN_C2SCFG102_CTRL2_OFFSET	rtl8370_reg.h	12717;"	d
RTL8370_SVLAN_C2SCFG103_CTRL0_MASK	rtl8370_reg.h	12722;"	d
RTL8370_SVLAN_C2SCFG103_CTRL0_OFFSET	rtl8370_reg.h	12721;"	d
RTL8370_SVLAN_C2SCFG103_CTRL2_MASK	rtl8370_reg.h	12728;"	d
RTL8370_SVLAN_C2SCFG103_CTRL2_OFFSET	rtl8370_reg.h	12727;"	d
RTL8370_SVLAN_C2SCFG104_CTRL0_MASK	rtl8370_reg.h	12732;"	d
RTL8370_SVLAN_C2SCFG104_CTRL0_OFFSET	rtl8370_reg.h	12731;"	d
RTL8370_SVLAN_C2SCFG104_CTRL2_MASK	rtl8370_reg.h	12738;"	d
RTL8370_SVLAN_C2SCFG104_CTRL2_OFFSET	rtl8370_reg.h	12737;"	d
RTL8370_SVLAN_C2SCFG105_CTRL0_MASK	rtl8370_reg.h	12742;"	d
RTL8370_SVLAN_C2SCFG105_CTRL0_OFFSET	rtl8370_reg.h	12741;"	d
RTL8370_SVLAN_C2SCFG105_CTRL2_MASK	rtl8370_reg.h	12748;"	d
RTL8370_SVLAN_C2SCFG105_CTRL2_OFFSET	rtl8370_reg.h	12747;"	d
RTL8370_SVLAN_C2SCFG106_CTRL0_MASK	rtl8370_reg.h	12752;"	d
RTL8370_SVLAN_C2SCFG106_CTRL0_OFFSET	rtl8370_reg.h	12751;"	d
RTL8370_SVLAN_C2SCFG106_CTRL2_MASK	rtl8370_reg.h	12758;"	d
RTL8370_SVLAN_C2SCFG106_CTRL2_OFFSET	rtl8370_reg.h	12757;"	d
RTL8370_SVLAN_C2SCFG107_CTRL0_MASK	rtl8370_reg.h	12762;"	d
RTL8370_SVLAN_C2SCFG107_CTRL0_OFFSET	rtl8370_reg.h	12761;"	d
RTL8370_SVLAN_C2SCFG107_CTRL2_MASK	rtl8370_reg.h	12768;"	d
RTL8370_SVLAN_C2SCFG107_CTRL2_OFFSET	rtl8370_reg.h	12767;"	d
RTL8370_SVLAN_C2SCFG108_CTRL0_MASK	rtl8370_reg.h	12772;"	d
RTL8370_SVLAN_C2SCFG108_CTRL0_OFFSET	rtl8370_reg.h	12771;"	d
RTL8370_SVLAN_C2SCFG108_CTRL2_MASK	rtl8370_reg.h	12778;"	d
RTL8370_SVLAN_C2SCFG108_CTRL2_OFFSET	rtl8370_reg.h	12777;"	d
RTL8370_SVLAN_C2SCFG109_CTRL0_MASK	rtl8370_reg.h	12782;"	d
RTL8370_SVLAN_C2SCFG109_CTRL0_OFFSET	rtl8370_reg.h	12781;"	d
RTL8370_SVLAN_C2SCFG109_CTRL2_MASK	rtl8370_reg.h	12788;"	d
RTL8370_SVLAN_C2SCFG109_CTRL2_OFFSET	rtl8370_reg.h	12787;"	d
RTL8370_SVLAN_C2SCFG10_CTRL0_MASK	rtl8370_reg.h	11792;"	d
RTL8370_SVLAN_C2SCFG10_CTRL0_OFFSET	rtl8370_reg.h	11791;"	d
RTL8370_SVLAN_C2SCFG10_CTRL2_MASK	rtl8370_reg.h	11798;"	d
RTL8370_SVLAN_C2SCFG10_CTRL2_OFFSET	rtl8370_reg.h	11797;"	d
RTL8370_SVLAN_C2SCFG110_CTRL0_MASK	rtl8370_reg.h	12792;"	d
RTL8370_SVLAN_C2SCFG110_CTRL0_OFFSET	rtl8370_reg.h	12791;"	d
RTL8370_SVLAN_C2SCFG110_CTRL2_MASK	rtl8370_reg.h	12798;"	d
RTL8370_SVLAN_C2SCFG110_CTRL2_OFFSET	rtl8370_reg.h	12797;"	d
RTL8370_SVLAN_C2SCFG111_CTRL0_MASK	rtl8370_reg.h	12802;"	d
RTL8370_SVLAN_C2SCFG111_CTRL0_OFFSET	rtl8370_reg.h	12801;"	d
RTL8370_SVLAN_C2SCFG111_CTRL2_MASK	rtl8370_reg.h	12808;"	d
RTL8370_SVLAN_C2SCFG111_CTRL2_OFFSET	rtl8370_reg.h	12807;"	d
RTL8370_SVLAN_C2SCFG112_CTRL0_MASK	rtl8370_reg.h	12812;"	d
RTL8370_SVLAN_C2SCFG112_CTRL0_OFFSET	rtl8370_reg.h	12811;"	d
RTL8370_SVLAN_C2SCFG112_CTRL2_MASK	rtl8370_reg.h	12818;"	d
RTL8370_SVLAN_C2SCFG112_CTRL2_OFFSET	rtl8370_reg.h	12817;"	d
RTL8370_SVLAN_C2SCFG113_CTRL0_MASK	rtl8370_reg.h	12822;"	d
RTL8370_SVLAN_C2SCFG113_CTRL0_OFFSET	rtl8370_reg.h	12821;"	d
RTL8370_SVLAN_C2SCFG113_CTRL2_MASK	rtl8370_reg.h	12828;"	d
RTL8370_SVLAN_C2SCFG113_CTRL2_OFFSET	rtl8370_reg.h	12827;"	d
RTL8370_SVLAN_C2SCFG114_CTRL0_MASK	rtl8370_reg.h	12832;"	d
RTL8370_SVLAN_C2SCFG114_CTRL0_OFFSET	rtl8370_reg.h	12831;"	d
RTL8370_SVLAN_C2SCFG114_CTRL2_MASK	rtl8370_reg.h	12838;"	d
RTL8370_SVLAN_C2SCFG114_CTRL2_OFFSET	rtl8370_reg.h	12837;"	d
RTL8370_SVLAN_C2SCFG115_CTRL0_MASK	rtl8370_reg.h	12842;"	d
RTL8370_SVLAN_C2SCFG115_CTRL0_OFFSET	rtl8370_reg.h	12841;"	d
RTL8370_SVLAN_C2SCFG115_CTRL2_MASK	rtl8370_reg.h	12848;"	d
RTL8370_SVLAN_C2SCFG115_CTRL2_OFFSET	rtl8370_reg.h	12847;"	d
RTL8370_SVLAN_C2SCFG116_CTRL0_MASK	rtl8370_reg.h	12852;"	d
RTL8370_SVLAN_C2SCFG116_CTRL0_OFFSET	rtl8370_reg.h	12851;"	d
RTL8370_SVLAN_C2SCFG116_CTRL2_MASK	rtl8370_reg.h	12858;"	d
RTL8370_SVLAN_C2SCFG116_CTRL2_OFFSET	rtl8370_reg.h	12857;"	d
RTL8370_SVLAN_C2SCFG117_CTRL0_MASK	rtl8370_reg.h	12862;"	d
RTL8370_SVLAN_C2SCFG117_CTRL0_OFFSET	rtl8370_reg.h	12861;"	d
RTL8370_SVLAN_C2SCFG117_CTRL2_MASK	rtl8370_reg.h	12868;"	d
RTL8370_SVLAN_C2SCFG117_CTRL2_OFFSET	rtl8370_reg.h	12867;"	d
RTL8370_SVLAN_C2SCFG118_CTRL0_MASK	rtl8370_reg.h	12872;"	d
RTL8370_SVLAN_C2SCFG118_CTRL0_OFFSET	rtl8370_reg.h	12871;"	d
RTL8370_SVLAN_C2SCFG118_CTRL2_MASK	rtl8370_reg.h	12878;"	d
RTL8370_SVLAN_C2SCFG118_CTRL2_OFFSET	rtl8370_reg.h	12877;"	d
RTL8370_SVLAN_C2SCFG119_CTRL0_MASK	rtl8370_reg.h	12882;"	d
RTL8370_SVLAN_C2SCFG119_CTRL0_OFFSET	rtl8370_reg.h	12881;"	d
RTL8370_SVLAN_C2SCFG119_CTRL2_MASK	rtl8370_reg.h	12888;"	d
RTL8370_SVLAN_C2SCFG119_CTRL2_OFFSET	rtl8370_reg.h	12887;"	d
RTL8370_SVLAN_C2SCFG11_CTRL0_MASK	rtl8370_reg.h	11802;"	d
RTL8370_SVLAN_C2SCFG11_CTRL0_OFFSET	rtl8370_reg.h	11801;"	d
RTL8370_SVLAN_C2SCFG11_CTRL2_MASK	rtl8370_reg.h	11808;"	d
RTL8370_SVLAN_C2SCFG11_CTRL2_OFFSET	rtl8370_reg.h	11807;"	d
RTL8370_SVLAN_C2SCFG120_CTRL0_MASK	rtl8370_reg.h	12892;"	d
RTL8370_SVLAN_C2SCFG120_CTRL0_OFFSET	rtl8370_reg.h	12891;"	d
RTL8370_SVLAN_C2SCFG120_CTRL2_MASK	rtl8370_reg.h	12898;"	d
RTL8370_SVLAN_C2SCFG120_CTRL2_OFFSET	rtl8370_reg.h	12897;"	d
RTL8370_SVLAN_C2SCFG121_CTRL0_MASK	rtl8370_reg.h	12902;"	d
RTL8370_SVLAN_C2SCFG121_CTRL0_OFFSET	rtl8370_reg.h	12901;"	d
RTL8370_SVLAN_C2SCFG121_CTRL2_MASK	rtl8370_reg.h	12908;"	d
RTL8370_SVLAN_C2SCFG121_CTRL2_OFFSET	rtl8370_reg.h	12907;"	d
RTL8370_SVLAN_C2SCFG122_CTRL0_MASK	rtl8370_reg.h	12912;"	d
RTL8370_SVLAN_C2SCFG122_CTRL0_OFFSET	rtl8370_reg.h	12911;"	d
RTL8370_SVLAN_C2SCFG122_CTRL2_MASK	rtl8370_reg.h	12918;"	d
RTL8370_SVLAN_C2SCFG122_CTRL2_OFFSET	rtl8370_reg.h	12917;"	d
RTL8370_SVLAN_C2SCFG123_CTRL0_MASK	rtl8370_reg.h	12922;"	d
RTL8370_SVLAN_C2SCFG123_CTRL0_OFFSET	rtl8370_reg.h	12921;"	d
RTL8370_SVLAN_C2SCFG123_CTRL2_MASK	rtl8370_reg.h	12928;"	d
RTL8370_SVLAN_C2SCFG123_CTRL2_OFFSET	rtl8370_reg.h	12927;"	d
RTL8370_SVLAN_C2SCFG124_CTRL0_MASK	rtl8370_reg.h	12932;"	d
RTL8370_SVLAN_C2SCFG124_CTRL0_OFFSET	rtl8370_reg.h	12931;"	d
RTL8370_SVLAN_C2SCFG124_CTRL2_MASK	rtl8370_reg.h	12938;"	d
RTL8370_SVLAN_C2SCFG124_CTRL2_OFFSET	rtl8370_reg.h	12937;"	d
RTL8370_SVLAN_C2SCFG125_CTRL0_MASK	rtl8370_reg.h	12942;"	d
RTL8370_SVLAN_C2SCFG125_CTRL0_OFFSET	rtl8370_reg.h	12941;"	d
RTL8370_SVLAN_C2SCFG125_CTRL2_MASK	rtl8370_reg.h	12948;"	d
RTL8370_SVLAN_C2SCFG125_CTRL2_OFFSET	rtl8370_reg.h	12947;"	d
RTL8370_SVLAN_C2SCFG126_CTRL0_MASK	rtl8370_reg.h	12952;"	d
RTL8370_SVLAN_C2SCFG126_CTRL0_OFFSET	rtl8370_reg.h	12951;"	d
RTL8370_SVLAN_C2SCFG126_CTRL2_MASK	rtl8370_reg.h	12958;"	d
RTL8370_SVLAN_C2SCFG126_CTRL2_OFFSET	rtl8370_reg.h	12957;"	d
RTL8370_SVLAN_C2SCFG127_CTRL0_MASK	rtl8370_reg.h	12962;"	d
RTL8370_SVLAN_C2SCFG127_CTRL0_OFFSET	rtl8370_reg.h	12961;"	d
RTL8370_SVLAN_C2SCFG127_CTRL2_MASK	rtl8370_reg.h	12968;"	d
RTL8370_SVLAN_C2SCFG127_CTRL2_OFFSET	rtl8370_reg.h	12967;"	d
RTL8370_SVLAN_C2SCFG12_CTRL0_MASK	rtl8370_reg.h	11812;"	d
RTL8370_SVLAN_C2SCFG12_CTRL0_OFFSET	rtl8370_reg.h	11811;"	d
RTL8370_SVLAN_C2SCFG12_CTRL2_MASK	rtl8370_reg.h	11818;"	d
RTL8370_SVLAN_C2SCFG12_CTRL2_OFFSET	rtl8370_reg.h	11817;"	d
RTL8370_SVLAN_C2SCFG13_CTRL0_MASK	rtl8370_reg.h	11822;"	d
RTL8370_SVLAN_C2SCFG13_CTRL0_OFFSET	rtl8370_reg.h	11821;"	d
RTL8370_SVLAN_C2SCFG13_CTRL2_MASK	rtl8370_reg.h	11828;"	d
RTL8370_SVLAN_C2SCFG13_CTRL2_OFFSET	rtl8370_reg.h	11827;"	d
RTL8370_SVLAN_C2SCFG14_CTRL0_MASK	rtl8370_reg.h	11832;"	d
RTL8370_SVLAN_C2SCFG14_CTRL0_OFFSET	rtl8370_reg.h	11831;"	d
RTL8370_SVLAN_C2SCFG14_CTRL2_MASK	rtl8370_reg.h	11838;"	d
RTL8370_SVLAN_C2SCFG14_CTRL2_OFFSET	rtl8370_reg.h	11837;"	d
RTL8370_SVLAN_C2SCFG15_CTRL0_MASK	rtl8370_reg.h	11842;"	d
RTL8370_SVLAN_C2SCFG15_CTRL0_OFFSET	rtl8370_reg.h	11841;"	d
RTL8370_SVLAN_C2SCFG15_CTRL2_MASK	rtl8370_reg.h	11848;"	d
RTL8370_SVLAN_C2SCFG15_CTRL2_OFFSET	rtl8370_reg.h	11847;"	d
RTL8370_SVLAN_C2SCFG16_CTRL0_MASK	rtl8370_reg.h	11852;"	d
RTL8370_SVLAN_C2SCFG16_CTRL0_OFFSET	rtl8370_reg.h	11851;"	d
RTL8370_SVLAN_C2SCFG16_CTRL2_MASK	rtl8370_reg.h	11858;"	d
RTL8370_SVLAN_C2SCFG16_CTRL2_OFFSET	rtl8370_reg.h	11857;"	d
RTL8370_SVLAN_C2SCFG17_CTRL0_MASK	rtl8370_reg.h	11862;"	d
RTL8370_SVLAN_C2SCFG17_CTRL0_OFFSET	rtl8370_reg.h	11861;"	d
RTL8370_SVLAN_C2SCFG17_CTRL2_MASK	rtl8370_reg.h	11868;"	d
RTL8370_SVLAN_C2SCFG17_CTRL2_OFFSET	rtl8370_reg.h	11867;"	d
RTL8370_SVLAN_C2SCFG18_CTRL0_MASK	rtl8370_reg.h	11872;"	d
RTL8370_SVLAN_C2SCFG18_CTRL0_OFFSET	rtl8370_reg.h	11871;"	d
RTL8370_SVLAN_C2SCFG18_CTRL2_MASK	rtl8370_reg.h	11878;"	d
RTL8370_SVLAN_C2SCFG18_CTRL2_OFFSET	rtl8370_reg.h	11877;"	d
RTL8370_SVLAN_C2SCFG19_CTRL0_MASK	rtl8370_reg.h	11882;"	d
RTL8370_SVLAN_C2SCFG19_CTRL0_OFFSET	rtl8370_reg.h	11881;"	d
RTL8370_SVLAN_C2SCFG19_CTRL2_MASK	rtl8370_reg.h	11888;"	d
RTL8370_SVLAN_C2SCFG19_CTRL2_OFFSET	rtl8370_reg.h	11887;"	d
RTL8370_SVLAN_C2SCFG1_CTRL0_MASK	rtl8370_reg.h	11702;"	d
RTL8370_SVLAN_C2SCFG1_CTRL0_OFFSET	rtl8370_reg.h	11701;"	d
RTL8370_SVLAN_C2SCFG1_CTRL2_MASK	rtl8370_reg.h	11708;"	d
RTL8370_SVLAN_C2SCFG1_CTRL2_OFFSET	rtl8370_reg.h	11707;"	d
RTL8370_SVLAN_C2SCFG20_CTRL0_MASK	rtl8370_reg.h	11892;"	d
RTL8370_SVLAN_C2SCFG20_CTRL0_OFFSET	rtl8370_reg.h	11891;"	d
RTL8370_SVLAN_C2SCFG20_CTRL2_MASK	rtl8370_reg.h	11898;"	d
RTL8370_SVLAN_C2SCFG20_CTRL2_OFFSET	rtl8370_reg.h	11897;"	d
RTL8370_SVLAN_C2SCFG21_CTRL0_MASK	rtl8370_reg.h	11902;"	d
RTL8370_SVLAN_C2SCFG21_CTRL0_OFFSET	rtl8370_reg.h	11901;"	d
RTL8370_SVLAN_C2SCFG21_CTRL2_MASK	rtl8370_reg.h	11908;"	d
RTL8370_SVLAN_C2SCFG21_CTRL2_OFFSET	rtl8370_reg.h	11907;"	d
RTL8370_SVLAN_C2SCFG22_CTRL0_MASK	rtl8370_reg.h	11912;"	d
RTL8370_SVLAN_C2SCFG22_CTRL0_OFFSET	rtl8370_reg.h	11911;"	d
RTL8370_SVLAN_C2SCFG22_CTRL2_MASK	rtl8370_reg.h	11918;"	d
RTL8370_SVLAN_C2SCFG22_CTRL2_OFFSET	rtl8370_reg.h	11917;"	d
RTL8370_SVLAN_C2SCFG23_CTRL0_MASK	rtl8370_reg.h	11922;"	d
RTL8370_SVLAN_C2SCFG23_CTRL0_OFFSET	rtl8370_reg.h	11921;"	d
RTL8370_SVLAN_C2SCFG23_CTRL2_MASK	rtl8370_reg.h	11928;"	d
RTL8370_SVLAN_C2SCFG23_CTRL2_OFFSET	rtl8370_reg.h	11927;"	d
RTL8370_SVLAN_C2SCFG24_CTRL0_MASK	rtl8370_reg.h	11932;"	d
RTL8370_SVLAN_C2SCFG24_CTRL0_OFFSET	rtl8370_reg.h	11931;"	d
RTL8370_SVLAN_C2SCFG24_CTRL2_MASK	rtl8370_reg.h	11938;"	d
RTL8370_SVLAN_C2SCFG24_CTRL2_OFFSET	rtl8370_reg.h	11937;"	d
RTL8370_SVLAN_C2SCFG25_CTRL0_MASK	rtl8370_reg.h	11942;"	d
RTL8370_SVLAN_C2SCFG25_CTRL0_OFFSET	rtl8370_reg.h	11941;"	d
RTL8370_SVLAN_C2SCFG25_CTRL2_MASK	rtl8370_reg.h	11948;"	d
RTL8370_SVLAN_C2SCFG25_CTRL2_OFFSET	rtl8370_reg.h	11947;"	d
RTL8370_SVLAN_C2SCFG26_CTRL0_MASK	rtl8370_reg.h	11952;"	d
RTL8370_SVLAN_C2SCFG26_CTRL0_OFFSET	rtl8370_reg.h	11951;"	d
RTL8370_SVLAN_C2SCFG26_CTRL2_MASK	rtl8370_reg.h	11958;"	d
RTL8370_SVLAN_C2SCFG26_CTRL2_OFFSET	rtl8370_reg.h	11957;"	d
RTL8370_SVLAN_C2SCFG27_CTRL0_MASK	rtl8370_reg.h	11962;"	d
RTL8370_SVLAN_C2SCFG27_CTRL0_OFFSET	rtl8370_reg.h	11961;"	d
RTL8370_SVLAN_C2SCFG27_CTRL2_MASK	rtl8370_reg.h	11968;"	d
RTL8370_SVLAN_C2SCFG27_CTRL2_OFFSET	rtl8370_reg.h	11967;"	d
RTL8370_SVLAN_C2SCFG28_CTRL0_MASK	rtl8370_reg.h	11972;"	d
RTL8370_SVLAN_C2SCFG28_CTRL0_OFFSET	rtl8370_reg.h	11971;"	d
RTL8370_SVLAN_C2SCFG28_CTRL2_MASK	rtl8370_reg.h	11978;"	d
RTL8370_SVLAN_C2SCFG28_CTRL2_OFFSET	rtl8370_reg.h	11977;"	d
RTL8370_SVLAN_C2SCFG29_CTRL0_MASK	rtl8370_reg.h	11982;"	d
RTL8370_SVLAN_C2SCFG29_CTRL0_OFFSET	rtl8370_reg.h	11981;"	d
RTL8370_SVLAN_C2SCFG29_CTRL2_MASK	rtl8370_reg.h	11988;"	d
RTL8370_SVLAN_C2SCFG29_CTRL2_OFFSET	rtl8370_reg.h	11987;"	d
RTL8370_SVLAN_C2SCFG2_CTRL0_MASK	rtl8370_reg.h	11712;"	d
RTL8370_SVLAN_C2SCFG2_CTRL0_OFFSET	rtl8370_reg.h	11711;"	d
RTL8370_SVLAN_C2SCFG2_CTRL2_MASK	rtl8370_reg.h	11718;"	d
RTL8370_SVLAN_C2SCFG2_CTRL2_OFFSET	rtl8370_reg.h	11717;"	d
RTL8370_SVLAN_C2SCFG30_CTRL0_MASK	rtl8370_reg.h	11992;"	d
RTL8370_SVLAN_C2SCFG30_CTRL0_OFFSET	rtl8370_reg.h	11991;"	d
RTL8370_SVLAN_C2SCFG30_CTRL2_MASK	rtl8370_reg.h	11998;"	d
RTL8370_SVLAN_C2SCFG30_CTRL2_OFFSET	rtl8370_reg.h	11997;"	d
RTL8370_SVLAN_C2SCFG31_CTRL0_MASK	rtl8370_reg.h	12002;"	d
RTL8370_SVLAN_C2SCFG31_CTRL0_OFFSET	rtl8370_reg.h	12001;"	d
RTL8370_SVLAN_C2SCFG31_CTRL2_MASK	rtl8370_reg.h	12008;"	d
RTL8370_SVLAN_C2SCFG31_CTRL2_OFFSET	rtl8370_reg.h	12007;"	d
RTL8370_SVLAN_C2SCFG32_CTRL0_MASK	rtl8370_reg.h	12012;"	d
RTL8370_SVLAN_C2SCFG32_CTRL0_OFFSET	rtl8370_reg.h	12011;"	d
RTL8370_SVLAN_C2SCFG32_CTRL2_MASK	rtl8370_reg.h	12018;"	d
RTL8370_SVLAN_C2SCFG32_CTRL2_OFFSET	rtl8370_reg.h	12017;"	d
RTL8370_SVLAN_C2SCFG33_CTRL0_MASK	rtl8370_reg.h	12022;"	d
RTL8370_SVLAN_C2SCFG33_CTRL0_OFFSET	rtl8370_reg.h	12021;"	d
RTL8370_SVLAN_C2SCFG33_CTRL2_MASK	rtl8370_reg.h	12028;"	d
RTL8370_SVLAN_C2SCFG33_CTRL2_OFFSET	rtl8370_reg.h	12027;"	d
RTL8370_SVLAN_C2SCFG34_CTRL0_MASK	rtl8370_reg.h	12032;"	d
RTL8370_SVLAN_C2SCFG34_CTRL0_OFFSET	rtl8370_reg.h	12031;"	d
RTL8370_SVLAN_C2SCFG34_CTRL2_MASK	rtl8370_reg.h	12038;"	d
RTL8370_SVLAN_C2SCFG34_CTRL2_OFFSET	rtl8370_reg.h	12037;"	d
RTL8370_SVLAN_C2SCFG35_CTRL0_MASK	rtl8370_reg.h	12042;"	d
RTL8370_SVLAN_C2SCFG35_CTRL0_OFFSET	rtl8370_reg.h	12041;"	d
RTL8370_SVLAN_C2SCFG35_CTRL2_MASK	rtl8370_reg.h	12048;"	d
RTL8370_SVLAN_C2SCFG35_CTRL2_OFFSET	rtl8370_reg.h	12047;"	d
RTL8370_SVLAN_C2SCFG36_CTRL0_MASK	rtl8370_reg.h	12052;"	d
RTL8370_SVLAN_C2SCFG36_CTRL0_OFFSET	rtl8370_reg.h	12051;"	d
RTL8370_SVLAN_C2SCFG36_CTRL2_MASK	rtl8370_reg.h	12058;"	d
RTL8370_SVLAN_C2SCFG36_CTRL2_OFFSET	rtl8370_reg.h	12057;"	d
RTL8370_SVLAN_C2SCFG37_CTRL0_MASK	rtl8370_reg.h	12062;"	d
RTL8370_SVLAN_C2SCFG37_CTRL0_OFFSET	rtl8370_reg.h	12061;"	d
RTL8370_SVLAN_C2SCFG37_CTRL2_MASK	rtl8370_reg.h	12068;"	d
RTL8370_SVLAN_C2SCFG37_CTRL2_OFFSET	rtl8370_reg.h	12067;"	d
RTL8370_SVLAN_C2SCFG38_CTRL0_MASK	rtl8370_reg.h	12072;"	d
RTL8370_SVLAN_C2SCFG38_CTRL0_OFFSET	rtl8370_reg.h	12071;"	d
RTL8370_SVLAN_C2SCFG38_CTRL2_MASK	rtl8370_reg.h	12078;"	d
RTL8370_SVLAN_C2SCFG38_CTRL2_OFFSET	rtl8370_reg.h	12077;"	d
RTL8370_SVLAN_C2SCFG39_CTRL0_MASK	rtl8370_reg.h	12082;"	d
RTL8370_SVLAN_C2SCFG39_CTRL0_OFFSET	rtl8370_reg.h	12081;"	d
RTL8370_SVLAN_C2SCFG39_CTRL2_MASK	rtl8370_reg.h	12088;"	d
RTL8370_SVLAN_C2SCFG39_CTRL2_OFFSET	rtl8370_reg.h	12087;"	d
RTL8370_SVLAN_C2SCFG3_CTRL0_MASK	rtl8370_reg.h	11722;"	d
RTL8370_SVLAN_C2SCFG3_CTRL0_OFFSET	rtl8370_reg.h	11721;"	d
RTL8370_SVLAN_C2SCFG3_CTRL2_MASK	rtl8370_reg.h	11728;"	d
RTL8370_SVLAN_C2SCFG3_CTRL2_OFFSET	rtl8370_reg.h	11727;"	d
RTL8370_SVLAN_C2SCFG40_CTRL0_MASK	rtl8370_reg.h	12092;"	d
RTL8370_SVLAN_C2SCFG40_CTRL0_OFFSET	rtl8370_reg.h	12091;"	d
RTL8370_SVLAN_C2SCFG40_CTRL2_MASK	rtl8370_reg.h	12098;"	d
RTL8370_SVLAN_C2SCFG40_CTRL2_OFFSET	rtl8370_reg.h	12097;"	d
RTL8370_SVLAN_C2SCFG41_CTRL0_MASK	rtl8370_reg.h	12102;"	d
RTL8370_SVLAN_C2SCFG41_CTRL0_OFFSET	rtl8370_reg.h	12101;"	d
RTL8370_SVLAN_C2SCFG41_CTRL2_MASK	rtl8370_reg.h	12108;"	d
RTL8370_SVLAN_C2SCFG41_CTRL2_OFFSET	rtl8370_reg.h	12107;"	d
RTL8370_SVLAN_C2SCFG42_CTRL0_MASK	rtl8370_reg.h	12112;"	d
RTL8370_SVLAN_C2SCFG42_CTRL0_OFFSET	rtl8370_reg.h	12111;"	d
RTL8370_SVLAN_C2SCFG42_CTRL2_MASK	rtl8370_reg.h	12118;"	d
RTL8370_SVLAN_C2SCFG42_CTRL2_OFFSET	rtl8370_reg.h	12117;"	d
RTL8370_SVLAN_C2SCFG43_CTRL0_MASK	rtl8370_reg.h	12122;"	d
RTL8370_SVLAN_C2SCFG43_CTRL0_OFFSET	rtl8370_reg.h	12121;"	d
RTL8370_SVLAN_C2SCFG43_CTRL2_MASK	rtl8370_reg.h	12128;"	d
RTL8370_SVLAN_C2SCFG43_CTRL2_OFFSET	rtl8370_reg.h	12127;"	d
RTL8370_SVLAN_C2SCFG44_CTRL0_MASK	rtl8370_reg.h	12132;"	d
RTL8370_SVLAN_C2SCFG44_CTRL0_OFFSET	rtl8370_reg.h	12131;"	d
RTL8370_SVLAN_C2SCFG44_CTRL2_MASK	rtl8370_reg.h	12138;"	d
RTL8370_SVLAN_C2SCFG44_CTRL2_OFFSET	rtl8370_reg.h	12137;"	d
RTL8370_SVLAN_C2SCFG45_CTRL0_MASK	rtl8370_reg.h	12142;"	d
RTL8370_SVLAN_C2SCFG45_CTRL0_OFFSET	rtl8370_reg.h	12141;"	d
RTL8370_SVLAN_C2SCFG45_CTRL2_MASK	rtl8370_reg.h	12148;"	d
RTL8370_SVLAN_C2SCFG45_CTRL2_OFFSET	rtl8370_reg.h	12147;"	d
RTL8370_SVLAN_C2SCFG46_CTRL0_MASK	rtl8370_reg.h	12152;"	d
RTL8370_SVLAN_C2SCFG46_CTRL0_OFFSET	rtl8370_reg.h	12151;"	d
RTL8370_SVLAN_C2SCFG46_CTRL2_MASK	rtl8370_reg.h	12158;"	d
RTL8370_SVLAN_C2SCFG46_CTRL2_OFFSET	rtl8370_reg.h	12157;"	d
RTL8370_SVLAN_C2SCFG47_CTRL0_MASK	rtl8370_reg.h	12162;"	d
RTL8370_SVLAN_C2SCFG47_CTRL0_OFFSET	rtl8370_reg.h	12161;"	d
RTL8370_SVLAN_C2SCFG47_CTRL2_MASK	rtl8370_reg.h	12168;"	d
RTL8370_SVLAN_C2SCFG47_CTRL2_OFFSET	rtl8370_reg.h	12167;"	d
RTL8370_SVLAN_C2SCFG48_CTRL0_MASK	rtl8370_reg.h	12172;"	d
RTL8370_SVLAN_C2SCFG48_CTRL0_OFFSET	rtl8370_reg.h	12171;"	d
RTL8370_SVLAN_C2SCFG48_CTRL2_MASK	rtl8370_reg.h	12178;"	d
RTL8370_SVLAN_C2SCFG48_CTRL2_OFFSET	rtl8370_reg.h	12177;"	d
RTL8370_SVLAN_C2SCFG49_CTRL0_MASK	rtl8370_reg.h	12182;"	d
RTL8370_SVLAN_C2SCFG49_CTRL0_OFFSET	rtl8370_reg.h	12181;"	d
RTL8370_SVLAN_C2SCFG49_CTRL2_MASK	rtl8370_reg.h	12188;"	d
RTL8370_SVLAN_C2SCFG49_CTRL2_OFFSET	rtl8370_reg.h	12187;"	d
RTL8370_SVLAN_C2SCFG4_CTRL0_MASK	rtl8370_reg.h	11732;"	d
RTL8370_SVLAN_C2SCFG4_CTRL0_OFFSET	rtl8370_reg.h	11731;"	d
RTL8370_SVLAN_C2SCFG4_CTRL2_MASK	rtl8370_reg.h	11738;"	d
RTL8370_SVLAN_C2SCFG4_CTRL2_OFFSET	rtl8370_reg.h	11737;"	d
RTL8370_SVLAN_C2SCFG50_CTRL0_MASK	rtl8370_reg.h	12192;"	d
RTL8370_SVLAN_C2SCFG50_CTRL0_OFFSET	rtl8370_reg.h	12191;"	d
RTL8370_SVLAN_C2SCFG50_CTRL2_MASK	rtl8370_reg.h	12198;"	d
RTL8370_SVLAN_C2SCFG50_CTRL2_OFFSET	rtl8370_reg.h	12197;"	d
RTL8370_SVLAN_C2SCFG51_CTRL0_MASK	rtl8370_reg.h	12202;"	d
RTL8370_SVLAN_C2SCFG51_CTRL0_OFFSET	rtl8370_reg.h	12201;"	d
RTL8370_SVLAN_C2SCFG51_CTRL2_MASK	rtl8370_reg.h	12208;"	d
RTL8370_SVLAN_C2SCFG51_CTRL2_OFFSET	rtl8370_reg.h	12207;"	d
RTL8370_SVLAN_C2SCFG52_CTRL0_MASK	rtl8370_reg.h	12212;"	d
RTL8370_SVLAN_C2SCFG52_CTRL0_OFFSET	rtl8370_reg.h	12211;"	d
RTL8370_SVLAN_C2SCFG52_CTRL2_MASK	rtl8370_reg.h	12218;"	d
RTL8370_SVLAN_C2SCFG52_CTRL2_OFFSET	rtl8370_reg.h	12217;"	d
RTL8370_SVLAN_C2SCFG53_CTRL0_MASK	rtl8370_reg.h	12222;"	d
RTL8370_SVLAN_C2SCFG53_CTRL0_OFFSET	rtl8370_reg.h	12221;"	d
RTL8370_SVLAN_C2SCFG53_CTRL2_MASK	rtl8370_reg.h	12228;"	d
RTL8370_SVLAN_C2SCFG53_CTRL2_OFFSET	rtl8370_reg.h	12227;"	d
RTL8370_SVLAN_C2SCFG54_CTRL0_MASK	rtl8370_reg.h	12232;"	d
RTL8370_SVLAN_C2SCFG54_CTRL0_OFFSET	rtl8370_reg.h	12231;"	d
RTL8370_SVLAN_C2SCFG54_CTRL2_MASK	rtl8370_reg.h	12238;"	d
RTL8370_SVLAN_C2SCFG54_CTRL2_OFFSET	rtl8370_reg.h	12237;"	d
RTL8370_SVLAN_C2SCFG55_CTRL0_MASK	rtl8370_reg.h	12242;"	d
RTL8370_SVLAN_C2SCFG55_CTRL0_OFFSET	rtl8370_reg.h	12241;"	d
RTL8370_SVLAN_C2SCFG55_CTRL2_MASK	rtl8370_reg.h	12248;"	d
RTL8370_SVLAN_C2SCFG55_CTRL2_OFFSET	rtl8370_reg.h	12247;"	d
RTL8370_SVLAN_C2SCFG56_CTRL0_MASK	rtl8370_reg.h	12252;"	d
RTL8370_SVLAN_C2SCFG56_CTRL0_OFFSET	rtl8370_reg.h	12251;"	d
RTL8370_SVLAN_C2SCFG56_CTRL2_MASK	rtl8370_reg.h	12258;"	d
RTL8370_SVLAN_C2SCFG56_CTRL2_OFFSET	rtl8370_reg.h	12257;"	d
RTL8370_SVLAN_C2SCFG57_CTRL0_MASK	rtl8370_reg.h	12262;"	d
RTL8370_SVLAN_C2SCFG57_CTRL0_OFFSET	rtl8370_reg.h	12261;"	d
RTL8370_SVLAN_C2SCFG57_CTRL2_MASK	rtl8370_reg.h	12268;"	d
RTL8370_SVLAN_C2SCFG57_CTRL2_OFFSET	rtl8370_reg.h	12267;"	d
RTL8370_SVLAN_C2SCFG58_CTRL0_MASK	rtl8370_reg.h	12272;"	d
RTL8370_SVLAN_C2SCFG58_CTRL0_OFFSET	rtl8370_reg.h	12271;"	d
RTL8370_SVLAN_C2SCFG58_CTRL2_MASK	rtl8370_reg.h	12278;"	d
RTL8370_SVLAN_C2SCFG58_CTRL2_OFFSET	rtl8370_reg.h	12277;"	d
RTL8370_SVLAN_C2SCFG59_CTRL0_MASK	rtl8370_reg.h	12282;"	d
RTL8370_SVLAN_C2SCFG59_CTRL0_OFFSET	rtl8370_reg.h	12281;"	d
RTL8370_SVLAN_C2SCFG59_CTRL2_MASK	rtl8370_reg.h	12288;"	d
RTL8370_SVLAN_C2SCFG59_CTRL2_OFFSET	rtl8370_reg.h	12287;"	d
RTL8370_SVLAN_C2SCFG5_CTRL0_MASK	rtl8370_reg.h	11742;"	d
RTL8370_SVLAN_C2SCFG5_CTRL0_OFFSET	rtl8370_reg.h	11741;"	d
RTL8370_SVLAN_C2SCFG5_CTRL2_MASK	rtl8370_reg.h	11748;"	d
RTL8370_SVLAN_C2SCFG5_CTRL2_OFFSET	rtl8370_reg.h	11747;"	d
RTL8370_SVLAN_C2SCFG60_CTRL0_MASK	rtl8370_reg.h	12292;"	d
RTL8370_SVLAN_C2SCFG60_CTRL0_OFFSET	rtl8370_reg.h	12291;"	d
RTL8370_SVLAN_C2SCFG60_CTRL2_MASK	rtl8370_reg.h	12298;"	d
RTL8370_SVLAN_C2SCFG60_CTRL2_OFFSET	rtl8370_reg.h	12297;"	d
RTL8370_SVLAN_C2SCFG61_CTRL0_MASK	rtl8370_reg.h	12302;"	d
RTL8370_SVLAN_C2SCFG61_CTRL0_OFFSET	rtl8370_reg.h	12301;"	d
RTL8370_SVLAN_C2SCFG61_CTRL2_MASK	rtl8370_reg.h	12308;"	d
RTL8370_SVLAN_C2SCFG61_CTRL2_OFFSET	rtl8370_reg.h	12307;"	d
RTL8370_SVLAN_C2SCFG62_CTRL0_MASK	rtl8370_reg.h	12312;"	d
RTL8370_SVLAN_C2SCFG62_CTRL0_OFFSET	rtl8370_reg.h	12311;"	d
RTL8370_SVLAN_C2SCFG62_CTRL2_MASK	rtl8370_reg.h	12318;"	d
RTL8370_SVLAN_C2SCFG62_CTRL2_OFFSET	rtl8370_reg.h	12317;"	d
RTL8370_SVLAN_C2SCFG63_CTRL0_MASK	rtl8370_reg.h	12322;"	d
RTL8370_SVLAN_C2SCFG63_CTRL0_OFFSET	rtl8370_reg.h	12321;"	d
RTL8370_SVLAN_C2SCFG63_CTRL2_MASK	rtl8370_reg.h	12328;"	d
RTL8370_SVLAN_C2SCFG63_CTRL2_OFFSET	rtl8370_reg.h	12327;"	d
RTL8370_SVLAN_C2SCFG64_CTRL0_MASK	rtl8370_reg.h	12332;"	d
RTL8370_SVLAN_C2SCFG64_CTRL0_OFFSET	rtl8370_reg.h	12331;"	d
RTL8370_SVLAN_C2SCFG64_CTRL2_MASK	rtl8370_reg.h	12338;"	d
RTL8370_SVLAN_C2SCFG64_CTRL2_OFFSET	rtl8370_reg.h	12337;"	d
RTL8370_SVLAN_C2SCFG65_CTRL0_MASK	rtl8370_reg.h	12342;"	d
RTL8370_SVLAN_C2SCFG65_CTRL0_OFFSET	rtl8370_reg.h	12341;"	d
RTL8370_SVLAN_C2SCFG65_CTRL2_MASK	rtl8370_reg.h	12348;"	d
RTL8370_SVLAN_C2SCFG65_CTRL2_OFFSET	rtl8370_reg.h	12347;"	d
RTL8370_SVLAN_C2SCFG66_CTRL0_MASK	rtl8370_reg.h	12352;"	d
RTL8370_SVLAN_C2SCFG66_CTRL0_OFFSET	rtl8370_reg.h	12351;"	d
RTL8370_SVLAN_C2SCFG66_CTRL2_MASK	rtl8370_reg.h	12358;"	d
RTL8370_SVLAN_C2SCFG66_CTRL2_OFFSET	rtl8370_reg.h	12357;"	d
RTL8370_SVLAN_C2SCFG67_CTRL0_MASK	rtl8370_reg.h	12362;"	d
RTL8370_SVLAN_C2SCFG67_CTRL0_OFFSET	rtl8370_reg.h	12361;"	d
RTL8370_SVLAN_C2SCFG67_CTRL2_MASK	rtl8370_reg.h	12368;"	d
RTL8370_SVLAN_C2SCFG67_CTRL2_OFFSET	rtl8370_reg.h	12367;"	d
RTL8370_SVLAN_C2SCFG68_CTRL0_MASK	rtl8370_reg.h	12372;"	d
RTL8370_SVLAN_C2SCFG68_CTRL0_OFFSET	rtl8370_reg.h	12371;"	d
RTL8370_SVLAN_C2SCFG68_CTRL2_MASK	rtl8370_reg.h	12378;"	d
RTL8370_SVLAN_C2SCFG68_CTRL2_OFFSET	rtl8370_reg.h	12377;"	d
RTL8370_SVLAN_C2SCFG69_CTRL0_MASK	rtl8370_reg.h	12382;"	d
RTL8370_SVLAN_C2SCFG69_CTRL0_OFFSET	rtl8370_reg.h	12381;"	d
RTL8370_SVLAN_C2SCFG69_CTRL2_MASK	rtl8370_reg.h	12388;"	d
RTL8370_SVLAN_C2SCFG69_CTRL2_OFFSET	rtl8370_reg.h	12387;"	d
RTL8370_SVLAN_C2SCFG6_CTRL0_MASK	rtl8370_reg.h	11752;"	d
RTL8370_SVLAN_C2SCFG6_CTRL0_OFFSET	rtl8370_reg.h	11751;"	d
RTL8370_SVLAN_C2SCFG6_CTRL2_MASK	rtl8370_reg.h	11758;"	d
RTL8370_SVLAN_C2SCFG6_CTRL2_OFFSET	rtl8370_reg.h	11757;"	d
RTL8370_SVLAN_C2SCFG70_CTRL0_MASK	rtl8370_reg.h	12392;"	d
RTL8370_SVLAN_C2SCFG70_CTRL0_OFFSET	rtl8370_reg.h	12391;"	d
RTL8370_SVLAN_C2SCFG70_CTRL2_MASK	rtl8370_reg.h	12398;"	d
RTL8370_SVLAN_C2SCFG70_CTRL2_OFFSET	rtl8370_reg.h	12397;"	d
RTL8370_SVLAN_C2SCFG71_CTRL0_MASK	rtl8370_reg.h	12402;"	d
RTL8370_SVLAN_C2SCFG71_CTRL0_OFFSET	rtl8370_reg.h	12401;"	d
RTL8370_SVLAN_C2SCFG71_CTRL2_MASK	rtl8370_reg.h	12408;"	d
RTL8370_SVLAN_C2SCFG71_CTRL2_OFFSET	rtl8370_reg.h	12407;"	d
RTL8370_SVLAN_C2SCFG72_CTRL0_MASK	rtl8370_reg.h	12412;"	d
RTL8370_SVLAN_C2SCFG72_CTRL0_OFFSET	rtl8370_reg.h	12411;"	d
RTL8370_SVLAN_C2SCFG72_CTRL2_MASK	rtl8370_reg.h	12418;"	d
RTL8370_SVLAN_C2SCFG72_CTRL2_OFFSET	rtl8370_reg.h	12417;"	d
RTL8370_SVLAN_C2SCFG73_CTRL0_MASK	rtl8370_reg.h	12422;"	d
RTL8370_SVLAN_C2SCFG73_CTRL0_OFFSET	rtl8370_reg.h	12421;"	d
RTL8370_SVLAN_C2SCFG73_CTRL2_MASK	rtl8370_reg.h	12428;"	d
RTL8370_SVLAN_C2SCFG73_CTRL2_OFFSET	rtl8370_reg.h	12427;"	d
RTL8370_SVLAN_C2SCFG74_CTRL0_MASK	rtl8370_reg.h	12432;"	d
RTL8370_SVLAN_C2SCFG74_CTRL0_OFFSET	rtl8370_reg.h	12431;"	d
RTL8370_SVLAN_C2SCFG74_CTRL2_MASK	rtl8370_reg.h	12438;"	d
RTL8370_SVLAN_C2SCFG74_CTRL2_OFFSET	rtl8370_reg.h	12437;"	d
RTL8370_SVLAN_C2SCFG75_CTRL0_MASK	rtl8370_reg.h	12442;"	d
RTL8370_SVLAN_C2SCFG75_CTRL0_OFFSET	rtl8370_reg.h	12441;"	d
RTL8370_SVLAN_C2SCFG75_CTRL2_MASK	rtl8370_reg.h	12448;"	d
RTL8370_SVLAN_C2SCFG75_CTRL2_OFFSET	rtl8370_reg.h	12447;"	d
RTL8370_SVLAN_C2SCFG76_CTRL0_MASK	rtl8370_reg.h	12452;"	d
RTL8370_SVLAN_C2SCFG76_CTRL0_OFFSET	rtl8370_reg.h	12451;"	d
RTL8370_SVLAN_C2SCFG76_CTRL2_MASK	rtl8370_reg.h	12458;"	d
RTL8370_SVLAN_C2SCFG76_CTRL2_OFFSET	rtl8370_reg.h	12457;"	d
RTL8370_SVLAN_C2SCFG77_CTRL0_MASK	rtl8370_reg.h	12462;"	d
RTL8370_SVLAN_C2SCFG77_CTRL0_OFFSET	rtl8370_reg.h	12461;"	d
RTL8370_SVLAN_C2SCFG77_CTRL2_MASK	rtl8370_reg.h	12468;"	d
RTL8370_SVLAN_C2SCFG77_CTRL2_OFFSET	rtl8370_reg.h	12467;"	d
RTL8370_SVLAN_C2SCFG78_CTRL0_MASK	rtl8370_reg.h	12472;"	d
RTL8370_SVLAN_C2SCFG78_CTRL0_OFFSET	rtl8370_reg.h	12471;"	d
RTL8370_SVLAN_C2SCFG78_CTRL2_MASK	rtl8370_reg.h	12478;"	d
RTL8370_SVLAN_C2SCFG78_CTRL2_OFFSET	rtl8370_reg.h	12477;"	d
RTL8370_SVLAN_C2SCFG79_CTRL0_MASK	rtl8370_reg.h	12482;"	d
RTL8370_SVLAN_C2SCFG79_CTRL0_OFFSET	rtl8370_reg.h	12481;"	d
RTL8370_SVLAN_C2SCFG79_CTRL2_MASK	rtl8370_reg.h	12488;"	d
RTL8370_SVLAN_C2SCFG79_CTRL2_OFFSET	rtl8370_reg.h	12487;"	d
RTL8370_SVLAN_C2SCFG7_CTRL0_MASK	rtl8370_reg.h	11762;"	d
RTL8370_SVLAN_C2SCFG7_CTRL0_OFFSET	rtl8370_reg.h	11761;"	d
RTL8370_SVLAN_C2SCFG7_CTRL2_MASK	rtl8370_reg.h	11768;"	d
RTL8370_SVLAN_C2SCFG7_CTRL2_OFFSET	rtl8370_reg.h	11767;"	d
RTL8370_SVLAN_C2SCFG80_CTRL0_MASK	rtl8370_reg.h	12492;"	d
RTL8370_SVLAN_C2SCFG80_CTRL0_OFFSET	rtl8370_reg.h	12491;"	d
RTL8370_SVLAN_C2SCFG80_CTRL2_MASK	rtl8370_reg.h	12498;"	d
RTL8370_SVLAN_C2SCFG80_CTRL2_OFFSET	rtl8370_reg.h	12497;"	d
RTL8370_SVLAN_C2SCFG81_CTRL0_MASK	rtl8370_reg.h	12502;"	d
RTL8370_SVLAN_C2SCFG81_CTRL0_OFFSET	rtl8370_reg.h	12501;"	d
RTL8370_SVLAN_C2SCFG81_CTRL2_MASK	rtl8370_reg.h	12508;"	d
RTL8370_SVLAN_C2SCFG81_CTRL2_OFFSET	rtl8370_reg.h	12507;"	d
RTL8370_SVLAN_C2SCFG82_CTRL0_MASK	rtl8370_reg.h	12512;"	d
RTL8370_SVLAN_C2SCFG82_CTRL0_OFFSET	rtl8370_reg.h	12511;"	d
RTL8370_SVLAN_C2SCFG82_CTRL2_MASK	rtl8370_reg.h	12518;"	d
RTL8370_SVLAN_C2SCFG82_CTRL2_OFFSET	rtl8370_reg.h	12517;"	d
RTL8370_SVLAN_C2SCFG83_CTRL0_MASK	rtl8370_reg.h	12522;"	d
RTL8370_SVLAN_C2SCFG83_CTRL0_OFFSET	rtl8370_reg.h	12521;"	d
RTL8370_SVLAN_C2SCFG83_CTRL2_MASK	rtl8370_reg.h	12528;"	d
RTL8370_SVLAN_C2SCFG83_CTRL2_OFFSET	rtl8370_reg.h	12527;"	d
RTL8370_SVLAN_C2SCFG84_CTRL0_MASK	rtl8370_reg.h	12532;"	d
RTL8370_SVLAN_C2SCFG84_CTRL0_OFFSET	rtl8370_reg.h	12531;"	d
RTL8370_SVLAN_C2SCFG84_CTRL2_MASK	rtl8370_reg.h	12538;"	d
RTL8370_SVLAN_C2SCFG84_CTRL2_OFFSET	rtl8370_reg.h	12537;"	d
RTL8370_SVLAN_C2SCFG85_CTRL0_MASK	rtl8370_reg.h	12542;"	d
RTL8370_SVLAN_C2SCFG85_CTRL0_OFFSET	rtl8370_reg.h	12541;"	d
RTL8370_SVLAN_C2SCFG85_CTRL2_MASK	rtl8370_reg.h	12548;"	d
RTL8370_SVLAN_C2SCFG85_CTRL2_OFFSET	rtl8370_reg.h	12547;"	d
RTL8370_SVLAN_C2SCFG86_CTRL0_MASK	rtl8370_reg.h	12552;"	d
RTL8370_SVLAN_C2SCFG86_CTRL0_OFFSET	rtl8370_reg.h	12551;"	d
RTL8370_SVLAN_C2SCFG86_CTRL2_MASK	rtl8370_reg.h	12558;"	d
RTL8370_SVLAN_C2SCFG86_CTRL2_OFFSET	rtl8370_reg.h	12557;"	d
RTL8370_SVLAN_C2SCFG87_CTRL0_MASK	rtl8370_reg.h	12562;"	d
RTL8370_SVLAN_C2SCFG87_CTRL0_OFFSET	rtl8370_reg.h	12561;"	d
RTL8370_SVLAN_C2SCFG87_CTRL2_MASK	rtl8370_reg.h	12568;"	d
RTL8370_SVLAN_C2SCFG87_CTRL2_OFFSET	rtl8370_reg.h	12567;"	d
RTL8370_SVLAN_C2SCFG88_CTRL0_MASK	rtl8370_reg.h	12572;"	d
RTL8370_SVLAN_C2SCFG88_CTRL0_OFFSET	rtl8370_reg.h	12571;"	d
RTL8370_SVLAN_C2SCFG88_CTRL2_MASK	rtl8370_reg.h	12578;"	d
RTL8370_SVLAN_C2SCFG88_CTRL2_OFFSET	rtl8370_reg.h	12577;"	d
RTL8370_SVLAN_C2SCFG89_CTRL0_MASK	rtl8370_reg.h	12582;"	d
RTL8370_SVLAN_C2SCFG89_CTRL0_OFFSET	rtl8370_reg.h	12581;"	d
RTL8370_SVLAN_C2SCFG89_CTRL2_MASK	rtl8370_reg.h	12588;"	d
RTL8370_SVLAN_C2SCFG89_CTRL2_OFFSET	rtl8370_reg.h	12587;"	d
RTL8370_SVLAN_C2SCFG8_CTRL0_MASK	rtl8370_reg.h	11772;"	d
RTL8370_SVLAN_C2SCFG8_CTRL0_OFFSET	rtl8370_reg.h	11771;"	d
RTL8370_SVLAN_C2SCFG8_CTRL2_MASK	rtl8370_reg.h	11778;"	d
RTL8370_SVLAN_C2SCFG8_CTRL2_OFFSET	rtl8370_reg.h	11777;"	d
RTL8370_SVLAN_C2SCFG90_CTRL0_MASK	rtl8370_reg.h	12592;"	d
RTL8370_SVLAN_C2SCFG90_CTRL0_OFFSET	rtl8370_reg.h	12591;"	d
RTL8370_SVLAN_C2SCFG90_CTRL2_MASK	rtl8370_reg.h	12598;"	d
RTL8370_SVLAN_C2SCFG90_CTRL2_OFFSET	rtl8370_reg.h	12597;"	d
RTL8370_SVLAN_C2SCFG91_CTRL0_MASK	rtl8370_reg.h	12602;"	d
RTL8370_SVLAN_C2SCFG91_CTRL0_OFFSET	rtl8370_reg.h	12601;"	d
RTL8370_SVLAN_C2SCFG91_CTRL2_MASK	rtl8370_reg.h	12608;"	d
RTL8370_SVLAN_C2SCFG91_CTRL2_OFFSET	rtl8370_reg.h	12607;"	d
RTL8370_SVLAN_C2SCFG92_CTRL0_MASK	rtl8370_reg.h	12612;"	d
RTL8370_SVLAN_C2SCFG92_CTRL0_OFFSET	rtl8370_reg.h	12611;"	d
RTL8370_SVLAN_C2SCFG92_CTRL2_MASK	rtl8370_reg.h	12618;"	d
RTL8370_SVLAN_C2SCFG92_CTRL2_OFFSET	rtl8370_reg.h	12617;"	d
RTL8370_SVLAN_C2SCFG93_CTRL0_MASK	rtl8370_reg.h	12622;"	d
RTL8370_SVLAN_C2SCFG93_CTRL0_OFFSET	rtl8370_reg.h	12621;"	d
RTL8370_SVLAN_C2SCFG93_CTRL2_MASK	rtl8370_reg.h	12628;"	d
RTL8370_SVLAN_C2SCFG93_CTRL2_OFFSET	rtl8370_reg.h	12627;"	d
RTL8370_SVLAN_C2SCFG94_CTRL0_MASK	rtl8370_reg.h	12632;"	d
RTL8370_SVLAN_C2SCFG94_CTRL0_OFFSET	rtl8370_reg.h	12631;"	d
RTL8370_SVLAN_C2SCFG94_CTRL2_MASK	rtl8370_reg.h	12638;"	d
RTL8370_SVLAN_C2SCFG94_CTRL2_OFFSET	rtl8370_reg.h	12637;"	d
RTL8370_SVLAN_C2SCFG95_CTRL0_MASK	rtl8370_reg.h	12642;"	d
RTL8370_SVLAN_C2SCFG95_CTRL0_OFFSET	rtl8370_reg.h	12641;"	d
RTL8370_SVLAN_C2SCFG95_CTRL2_MASK	rtl8370_reg.h	12648;"	d
RTL8370_SVLAN_C2SCFG95_CTRL2_OFFSET	rtl8370_reg.h	12647;"	d
RTL8370_SVLAN_C2SCFG96_CTRL0_MASK	rtl8370_reg.h	12652;"	d
RTL8370_SVLAN_C2SCFG96_CTRL0_OFFSET	rtl8370_reg.h	12651;"	d
RTL8370_SVLAN_C2SCFG96_CTRL2_MASK	rtl8370_reg.h	12658;"	d
RTL8370_SVLAN_C2SCFG96_CTRL2_OFFSET	rtl8370_reg.h	12657;"	d
RTL8370_SVLAN_C2SCFG97_CTRL0_MASK	rtl8370_reg.h	12662;"	d
RTL8370_SVLAN_C2SCFG97_CTRL0_OFFSET	rtl8370_reg.h	12661;"	d
RTL8370_SVLAN_C2SCFG97_CTRL2_MASK	rtl8370_reg.h	12668;"	d
RTL8370_SVLAN_C2SCFG97_CTRL2_OFFSET	rtl8370_reg.h	12667;"	d
RTL8370_SVLAN_C2SCFG98_CTRL0_MASK	rtl8370_reg.h	12672;"	d
RTL8370_SVLAN_C2SCFG98_CTRL0_OFFSET	rtl8370_reg.h	12671;"	d
RTL8370_SVLAN_C2SCFG98_CTRL2_MASK	rtl8370_reg.h	12678;"	d
RTL8370_SVLAN_C2SCFG98_CTRL2_OFFSET	rtl8370_reg.h	12677;"	d
RTL8370_SVLAN_C2SCFG99_CTRL0_MASK	rtl8370_reg.h	12682;"	d
RTL8370_SVLAN_C2SCFG99_CTRL0_OFFSET	rtl8370_reg.h	12681;"	d
RTL8370_SVLAN_C2SCFG99_CTRL2_MASK	rtl8370_reg.h	12688;"	d
RTL8370_SVLAN_C2SCFG99_CTRL2_OFFSET	rtl8370_reg.h	12687;"	d
RTL8370_SVLAN_C2SCFG9_CTRL0_MASK	rtl8370_reg.h	11782;"	d
RTL8370_SVLAN_C2SCFG9_CTRL0_OFFSET	rtl8370_reg.h	11781;"	d
RTL8370_SVLAN_C2SCFG9_CTRL2_MASK	rtl8370_reg.h	11788;"	d
RTL8370_SVLAN_C2SCFG9_CTRL2_OFFSET	rtl8370_reg.h	11787;"	d
RTL8370_SVLAN_CFG_REG	rtl8370_base.h	373;"	d
RTL8370_SVLAN_MCAST2S_ENTRY0_CTRL0_FORMAT_MASK	rtl8370_reg.h	9772;"	d
RTL8370_SVLAN_MCAST2S_ENTRY0_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9771;"	d
RTL8370_SVLAN_MCAST2S_ENTRY0_CTRL0_SVIDX_MASK	rtl8370_reg.h	9774;"	d
RTL8370_SVLAN_MCAST2S_ENTRY0_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9773;"	d
RTL8370_SVLAN_MCAST2S_ENTRY0_CTRL0_VALID_MASK	rtl8370_reg.h	9770;"	d
RTL8370_SVLAN_MCAST2S_ENTRY0_CTRL0_VALID_OFFSET	rtl8370_reg.h	9769;"	d
RTL8370_SVLAN_MCAST2S_ENTRY10_CTRL0_FORMAT_MASK	rtl8370_reg.h	9932;"	d
RTL8370_SVLAN_MCAST2S_ENTRY10_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9931;"	d
RTL8370_SVLAN_MCAST2S_ENTRY10_CTRL0_SVIDX_MASK	rtl8370_reg.h	9934;"	d
RTL8370_SVLAN_MCAST2S_ENTRY10_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9933;"	d
RTL8370_SVLAN_MCAST2S_ENTRY10_CTRL0_VALID_MASK	rtl8370_reg.h	9930;"	d
RTL8370_SVLAN_MCAST2S_ENTRY10_CTRL0_VALID_OFFSET	rtl8370_reg.h	9929;"	d
RTL8370_SVLAN_MCAST2S_ENTRY11_CTRL0_FORMAT_MASK	rtl8370_reg.h	9948;"	d
RTL8370_SVLAN_MCAST2S_ENTRY11_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9947;"	d
RTL8370_SVLAN_MCAST2S_ENTRY11_CTRL0_SVIDX_MASK	rtl8370_reg.h	9950;"	d
RTL8370_SVLAN_MCAST2S_ENTRY11_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9949;"	d
RTL8370_SVLAN_MCAST2S_ENTRY11_CTRL0_VALID_MASK	rtl8370_reg.h	9946;"	d
RTL8370_SVLAN_MCAST2S_ENTRY11_CTRL0_VALID_OFFSET	rtl8370_reg.h	9945;"	d
RTL8370_SVLAN_MCAST2S_ENTRY12_CTRL0_FORMAT_MASK	rtl8370_reg.h	9964;"	d
RTL8370_SVLAN_MCAST2S_ENTRY12_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9963;"	d
RTL8370_SVLAN_MCAST2S_ENTRY12_CTRL0_SVIDX_MASK	rtl8370_reg.h	9966;"	d
RTL8370_SVLAN_MCAST2S_ENTRY12_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9965;"	d
RTL8370_SVLAN_MCAST2S_ENTRY12_CTRL0_VALID_MASK	rtl8370_reg.h	9962;"	d
RTL8370_SVLAN_MCAST2S_ENTRY12_CTRL0_VALID_OFFSET	rtl8370_reg.h	9961;"	d
RTL8370_SVLAN_MCAST2S_ENTRY13_CTRL0_FORMAT_MASK	rtl8370_reg.h	9980;"	d
RTL8370_SVLAN_MCAST2S_ENTRY13_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9979;"	d
RTL8370_SVLAN_MCAST2S_ENTRY13_CTRL0_SVIDX_MASK	rtl8370_reg.h	9982;"	d
RTL8370_SVLAN_MCAST2S_ENTRY13_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9981;"	d
RTL8370_SVLAN_MCAST2S_ENTRY13_CTRL0_VALID_MASK	rtl8370_reg.h	9978;"	d
RTL8370_SVLAN_MCAST2S_ENTRY13_CTRL0_VALID_OFFSET	rtl8370_reg.h	9977;"	d
RTL8370_SVLAN_MCAST2S_ENTRY14_CTRL0_FORMAT_MASK	rtl8370_reg.h	9996;"	d
RTL8370_SVLAN_MCAST2S_ENTRY14_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9995;"	d
RTL8370_SVLAN_MCAST2S_ENTRY14_CTRL0_SVIDX_MASK	rtl8370_reg.h	9998;"	d
RTL8370_SVLAN_MCAST2S_ENTRY14_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9997;"	d
RTL8370_SVLAN_MCAST2S_ENTRY14_CTRL0_VALID_MASK	rtl8370_reg.h	9994;"	d
RTL8370_SVLAN_MCAST2S_ENTRY14_CTRL0_VALID_OFFSET	rtl8370_reg.h	9993;"	d
RTL8370_SVLAN_MCAST2S_ENTRY15_CTRL0_FORMAT_MASK	rtl8370_reg.h	10012;"	d
RTL8370_SVLAN_MCAST2S_ENTRY15_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10011;"	d
RTL8370_SVLAN_MCAST2S_ENTRY15_CTRL0_SVIDX_MASK	rtl8370_reg.h	10014;"	d
RTL8370_SVLAN_MCAST2S_ENTRY15_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10013;"	d
RTL8370_SVLAN_MCAST2S_ENTRY15_CTRL0_VALID_MASK	rtl8370_reg.h	10010;"	d
RTL8370_SVLAN_MCAST2S_ENTRY15_CTRL0_VALID_OFFSET	rtl8370_reg.h	10009;"	d
RTL8370_SVLAN_MCAST2S_ENTRY16_CTRL0_FORMAT_MASK	rtl8370_reg.h	10028;"	d
RTL8370_SVLAN_MCAST2S_ENTRY16_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10027;"	d
RTL8370_SVLAN_MCAST2S_ENTRY16_CTRL0_SVIDX_MASK	rtl8370_reg.h	10030;"	d
RTL8370_SVLAN_MCAST2S_ENTRY16_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10029;"	d
RTL8370_SVLAN_MCAST2S_ENTRY16_CTRL0_VALID_MASK	rtl8370_reg.h	10026;"	d
RTL8370_SVLAN_MCAST2S_ENTRY16_CTRL0_VALID_OFFSET	rtl8370_reg.h	10025;"	d
RTL8370_SVLAN_MCAST2S_ENTRY17_CTRL0_FORMAT_MASK	rtl8370_reg.h	10044;"	d
RTL8370_SVLAN_MCAST2S_ENTRY17_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10043;"	d
RTL8370_SVLAN_MCAST2S_ENTRY17_CTRL0_SVIDX_MASK	rtl8370_reg.h	10046;"	d
RTL8370_SVLAN_MCAST2S_ENTRY17_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10045;"	d
RTL8370_SVLAN_MCAST2S_ENTRY17_CTRL0_VALID_MASK	rtl8370_reg.h	10042;"	d
RTL8370_SVLAN_MCAST2S_ENTRY17_CTRL0_VALID_OFFSET	rtl8370_reg.h	10041;"	d
RTL8370_SVLAN_MCAST2S_ENTRY18_CTRL0_FORMAT_MASK	rtl8370_reg.h	10060;"	d
RTL8370_SVLAN_MCAST2S_ENTRY18_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10059;"	d
RTL8370_SVLAN_MCAST2S_ENTRY18_CTRL0_SVIDX_MASK	rtl8370_reg.h	10062;"	d
RTL8370_SVLAN_MCAST2S_ENTRY18_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10061;"	d
RTL8370_SVLAN_MCAST2S_ENTRY18_CTRL0_VALID_MASK	rtl8370_reg.h	10058;"	d
RTL8370_SVLAN_MCAST2S_ENTRY18_CTRL0_VALID_OFFSET	rtl8370_reg.h	10057;"	d
RTL8370_SVLAN_MCAST2S_ENTRY19_CTRL0_FORMAT_MASK	rtl8370_reg.h	10076;"	d
RTL8370_SVLAN_MCAST2S_ENTRY19_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10075;"	d
RTL8370_SVLAN_MCAST2S_ENTRY19_CTRL0_SVIDX_MASK	rtl8370_reg.h	10078;"	d
RTL8370_SVLAN_MCAST2S_ENTRY19_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10077;"	d
RTL8370_SVLAN_MCAST2S_ENTRY19_CTRL0_VALID_MASK	rtl8370_reg.h	10074;"	d
RTL8370_SVLAN_MCAST2S_ENTRY19_CTRL0_VALID_OFFSET	rtl8370_reg.h	10073;"	d
RTL8370_SVLAN_MCAST2S_ENTRY1_CTRL0_FORMAT_MASK	rtl8370_reg.h	9788;"	d
RTL8370_SVLAN_MCAST2S_ENTRY1_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9787;"	d
RTL8370_SVLAN_MCAST2S_ENTRY1_CTRL0_SVIDX_MASK	rtl8370_reg.h	9790;"	d
RTL8370_SVLAN_MCAST2S_ENTRY1_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9789;"	d
RTL8370_SVLAN_MCAST2S_ENTRY1_CTRL0_VALID_MASK	rtl8370_reg.h	9786;"	d
RTL8370_SVLAN_MCAST2S_ENTRY1_CTRL0_VALID_OFFSET	rtl8370_reg.h	9785;"	d
RTL8370_SVLAN_MCAST2S_ENTRY20_CTRL0_FORMAT_MASK	rtl8370_reg.h	10092;"	d
RTL8370_SVLAN_MCAST2S_ENTRY20_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10091;"	d
RTL8370_SVLAN_MCAST2S_ENTRY20_CTRL0_SVIDX_MASK	rtl8370_reg.h	10094;"	d
RTL8370_SVLAN_MCAST2S_ENTRY20_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10093;"	d
RTL8370_SVLAN_MCAST2S_ENTRY20_CTRL0_VALID_MASK	rtl8370_reg.h	10090;"	d
RTL8370_SVLAN_MCAST2S_ENTRY20_CTRL0_VALID_OFFSET	rtl8370_reg.h	10089;"	d
RTL8370_SVLAN_MCAST2S_ENTRY21_CTRL0_FORMAT_MASK	rtl8370_reg.h	10108;"	d
RTL8370_SVLAN_MCAST2S_ENTRY21_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10107;"	d
RTL8370_SVLAN_MCAST2S_ENTRY21_CTRL0_SVIDX_MASK	rtl8370_reg.h	10110;"	d
RTL8370_SVLAN_MCAST2S_ENTRY21_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10109;"	d
RTL8370_SVLAN_MCAST2S_ENTRY21_CTRL0_VALID_MASK	rtl8370_reg.h	10106;"	d
RTL8370_SVLAN_MCAST2S_ENTRY21_CTRL0_VALID_OFFSET	rtl8370_reg.h	10105;"	d
RTL8370_SVLAN_MCAST2S_ENTRY22_CTRL0_FORMAT_MASK	rtl8370_reg.h	10124;"	d
RTL8370_SVLAN_MCAST2S_ENTRY22_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10123;"	d
RTL8370_SVLAN_MCAST2S_ENTRY22_CTRL0_SVIDX_MASK	rtl8370_reg.h	10126;"	d
RTL8370_SVLAN_MCAST2S_ENTRY22_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10125;"	d
RTL8370_SVLAN_MCAST2S_ENTRY22_CTRL0_VALID_MASK	rtl8370_reg.h	10122;"	d
RTL8370_SVLAN_MCAST2S_ENTRY22_CTRL0_VALID_OFFSET	rtl8370_reg.h	10121;"	d
RTL8370_SVLAN_MCAST2S_ENTRY23_CTRL0_FORMAT_MASK	rtl8370_reg.h	10140;"	d
RTL8370_SVLAN_MCAST2S_ENTRY23_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10139;"	d
RTL8370_SVLAN_MCAST2S_ENTRY23_CTRL0_SVIDX_MASK	rtl8370_reg.h	10142;"	d
RTL8370_SVLAN_MCAST2S_ENTRY23_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10141;"	d
RTL8370_SVLAN_MCAST2S_ENTRY23_CTRL0_VALID_MASK	rtl8370_reg.h	10138;"	d
RTL8370_SVLAN_MCAST2S_ENTRY23_CTRL0_VALID_OFFSET	rtl8370_reg.h	10137;"	d
RTL8370_SVLAN_MCAST2S_ENTRY24_CTRL0_FORMAT_MASK	rtl8370_reg.h	10156;"	d
RTL8370_SVLAN_MCAST2S_ENTRY24_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10155;"	d
RTL8370_SVLAN_MCAST2S_ENTRY24_CTRL0_SVIDX_MASK	rtl8370_reg.h	10158;"	d
RTL8370_SVLAN_MCAST2S_ENTRY24_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10157;"	d
RTL8370_SVLAN_MCAST2S_ENTRY24_CTRL0_VALID_MASK	rtl8370_reg.h	10154;"	d
RTL8370_SVLAN_MCAST2S_ENTRY24_CTRL0_VALID_OFFSET	rtl8370_reg.h	10153;"	d
RTL8370_SVLAN_MCAST2S_ENTRY25_CTRL0_FORMAT_MASK	rtl8370_reg.h	10172;"	d
RTL8370_SVLAN_MCAST2S_ENTRY25_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10171;"	d
RTL8370_SVLAN_MCAST2S_ENTRY25_CTRL0_SVIDX_MASK	rtl8370_reg.h	10174;"	d
RTL8370_SVLAN_MCAST2S_ENTRY25_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10173;"	d
RTL8370_SVLAN_MCAST2S_ENTRY25_CTRL0_VALID_MASK	rtl8370_reg.h	10170;"	d
RTL8370_SVLAN_MCAST2S_ENTRY25_CTRL0_VALID_OFFSET	rtl8370_reg.h	10169;"	d
RTL8370_SVLAN_MCAST2S_ENTRY26_CTRL0_FORMAT_MASK	rtl8370_reg.h	10188;"	d
RTL8370_SVLAN_MCAST2S_ENTRY26_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10187;"	d
RTL8370_SVLAN_MCAST2S_ENTRY26_CTRL0_SVIDX_MASK	rtl8370_reg.h	10190;"	d
RTL8370_SVLAN_MCAST2S_ENTRY26_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10189;"	d
RTL8370_SVLAN_MCAST2S_ENTRY26_CTRL0_VALID_MASK	rtl8370_reg.h	10186;"	d
RTL8370_SVLAN_MCAST2S_ENTRY26_CTRL0_VALID_OFFSET	rtl8370_reg.h	10185;"	d
RTL8370_SVLAN_MCAST2S_ENTRY27_CTRL0_FORMAT_MASK	rtl8370_reg.h	10204;"	d
RTL8370_SVLAN_MCAST2S_ENTRY27_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10203;"	d
RTL8370_SVLAN_MCAST2S_ENTRY27_CTRL0_SVIDX_MASK	rtl8370_reg.h	10206;"	d
RTL8370_SVLAN_MCAST2S_ENTRY27_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10205;"	d
RTL8370_SVLAN_MCAST2S_ENTRY27_CTRL0_VALID_MASK	rtl8370_reg.h	10202;"	d
RTL8370_SVLAN_MCAST2S_ENTRY27_CTRL0_VALID_OFFSET	rtl8370_reg.h	10201;"	d
RTL8370_SVLAN_MCAST2S_ENTRY28_CTRL0_FORMAT_MASK	rtl8370_reg.h	10220;"	d
RTL8370_SVLAN_MCAST2S_ENTRY28_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10219;"	d
RTL8370_SVLAN_MCAST2S_ENTRY28_CTRL0_SVIDX_MASK	rtl8370_reg.h	10222;"	d
RTL8370_SVLAN_MCAST2S_ENTRY28_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10221;"	d
RTL8370_SVLAN_MCAST2S_ENTRY28_CTRL0_VALID_MASK	rtl8370_reg.h	10218;"	d
RTL8370_SVLAN_MCAST2S_ENTRY28_CTRL0_VALID_OFFSET	rtl8370_reg.h	10217;"	d
RTL8370_SVLAN_MCAST2S_ENTRY29_CTRL0_FORMAT_MASK	rtl8370_reg.h	10236;"	d
RTL8370_SVLAN_MCAST2S_ENTRY29_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10235;"	d
RTL8370_SVLAN_MCAST2S_ENTRY29_CTRL0_SVIDX_MASK	rtl8370_reg.h	10238;"	d
RTL8370_SVLAN_MCAST2S_ENTRY29_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10237;"	d
RTL8370_SVLAN_MCAST2S_ENTRY29_CTRL0_VALID_MASK	rtl8370_reg.h	10234;"	d
RTL8370_SVLAN_MCAST2S_ENTRY29_CTRL0_VALID_OFFSET	rtl8370_reg.h	10233;"	d
RTL8370_SVLAN_MCAST2S_ENTRY2_CTRL0_FORMAT_MASK	rtl8370_reg.h	9804;"	d
RTL8370_SVLAN_MCAST2S_ENTRY2_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9803;"	d
RTL8370_SVLAN_MCAST2S_ENTRY2_CTRL0_SVIDX_MASK	rtl8370_reg.h	9806;"	d
RTL8370_SVLAN_MCAST2S_ENTRY2_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9805;"	d
RTL8370_SVLAN_MCAST2S_ENTRY2_CTRL0_VALID_MASK	rtl8370_reg.h	9802;"	d
RTL8370_SVLAN_MCAST2S_ENTRY2_CTRL0_VALID_OFFSET	rtl8370_reg.h	9801;"	d
RTL8370_SVLAN_MCAST2S_ENTRY30_CTRL0_FORMAT_MASK	rtl8370_reg.h	10252;"	d
RTL8370_SVLAN_MCAST2S_ENTRY30_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10251;"	d
RTL8370_SVLAN_MCAST2S_ENTRY30_CTRL0_SVIDX_MASK	rtl8370_reg.h	10254;"	d
RTL8370_SVLAN_MCAST2S_ENTRY30_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10253;"	d
RTL8370_SVLAN_MCAST2S_ENTRY30_CTRL0_VALID_MASK	rtl8370_reg.h	10250;"	d
RTL8370_SVLAN_MCAST2S_ENTRY30_CTRL0_VALID_OFFSET	rtl8370_reg.h	10249;"	d
RTL8370_SVLAN_MCAST2S_ENTRY31_CTRL0_FORMAT_MASK	rtl8370_reg.h	10268;"	d
RTL8370_SVLAN_MCAST2S_ENTRY31_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	10267;"	d
RTL8370_SVLAN_MCAST2S_ENTRY31_CTRL0_SVIDX_MASK	rtl8370_reg.h	10270;"	d
RTL8370_SVLAN_MCAST2S_ENTRY31_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	10269;"	d
RTL8370_SVLAN_MCAST2S_ENTRY31_CTRL0_VALID_MASK	rtl8370_reg.h	10266;"	d
RTL8370_SVLAN_MCAST2S_ENTRY31_CTRL0_VALID_OFFSET	rtl8370_reg.h	10265;"	d
RTL8370_SVLAN_MCAST2S_ENTRY3_CTRL0_FORMAT_MASK	rtl8370_reg.h	9820;"	d
RTL8370_SVLAN_MCAST2S_ENTRY3_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9819;"	d
RTL8370_SVLAN_MCAST2S_ENTRY3_CTRL0_SVIDX_MASK	rtl8370_reg.h	9822;"	d
RTL8370_SVLAN_MCAST2S_ENTRY3_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9821;"	d
RTL8370_SVLAN_MCAST2S_ENTRY3_CTRL0_VALID_MASK	rtl8370_reg.h	9818;"	d
RTL8370_SVLAN_MCAST2S_ENTRY3_CTRL0_VALID_OFFSET	rtl8370_reg.h	9817;"	d
RTL8370_SVLAN_MCAST2S_ENTRY4_CTRL0_FORMAT_MASK	rtl8370_reg.h	9836;"	d
RTL8370_SVLAN_MCAST2S_ENTRY4_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9835;"	d
RTL8370_SVLAN_MCAST2S_ENTRY4_CTRL0_SVIDX_MASK	rtl8370_reg.h	9838;"	d
RTL8370_SVLAN_MCAST2S_ENTRY4_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9837;"	d
RTL8370_SVLAN_MCAST2S_ENTRY4_CTRL0_VALID_MASK	rtl8370_reg.h	9834;"	d
RTL8370_SVLAN_MCAST2S_ENTRY4_CTRL0_VALID_OFFSET	rtl8370_reg.h	9833;"	d
RTL8370_SVLAN_MCAST2S_ENTRY5_CTRL0_FORMAT_MASK	rtl8370_reg.h	9852;"	d
RTL8370_SVLAN_MCAST2S_ENTRY5_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9851;"	d
RTL8370_SVLAN_MCAST2S_ENTRY5_CTRL0_SVIDX_MASK	rtl8370_reg.h	9854;"	d
RTL8370_SVLAN_MCAST2S_ENTRY5_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9853;"	d
RTL8370_SVLAN_MCAST2S_ENTRY5_CTRL0_VALID_MASK	rtl8370_reg.h	9850;"	d
RTL8370_SVLAN_MCAST2S_ENTRY5_CTRL0_VALID_OFFSET	rtl8370_reg.h	9849;"	d
RTL8370_SVLAN_MCAST2S_ENTRY6_CTRL0_FORMAT_MASK	rtl8370_reg.h	9868;"	d
RTL8370_SVLAN_MCAST2S_ENTRY6_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9867;"	d
RTL8370_SVLAN_MCAST2S_ENTRY6_CTRL0_SVIDX_MASK	rtl8370_reg.h	9870;"	d
RTL8370_SVLAN_MCAST2S_ENTRY6_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9869;"	d
RTL8370_SVLAN_MCAST2S_ENTRY6_CTRL0_VALID_MASK	rtl8370_reg.h	9866;"	d
RTL8370_SVLAN_MCAST2S_ENTRY6_CTRL0_VALID_OFFSET	rtl8370_reg.h	9865;"	d
RTL8370_SVLAN_MCAST2S_ENTRY7_CTRL0_FORMAT_MASK	rtl8370_reg.h	9884;"	d
RTL8370_SVLAN_MCAST2S_ENTRY7_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9883;"	d
RTL8370_SVLAN_MCAST2S_ENTRY7_CTRL0_SVIDX_MASK	rtl8370_reg.h	9886;"	d
RTL8370_SVLAN_MCAST2S_ENTRY7_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9885;"	d
RTL8370_SVLAN_MCAST2S_ENTRY7_CTRL0_VALID_MASK	rtl8370_reg.h	9882;"	d
RTL8370_SVLAN_MCAST2S_ENTRY7_CTRL0_VALID_OFFSET	rtl8370_reg.h	9881;"	d
RTL8370_SVLAN_MCAST2S_ENTRY8_CTRL0_FORMAT_MASK	rtl8370_reg.h	9900;"	d
RTL8370_SVLAN_MCAST2S_ENTRY8_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9899;"	d
RTL8370_SVLAN_MCAST2S_ENTRY8_CTRL0_SVIDX_MASK	rtl8370_reg.h	9902;"	d
RTL8370_SVLAN_MCAST2S_ENTRY8_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9901;"	d
RTL8370_SVLAN_MCAST2S_ENTRY8_CTRL0_VALID_MASK	rtl8370_reg.h	9898;"	d
RTL8370_SVLAN_MCAST2S_ENTRY8_CTRL0_VALID_OFFSET	rtl8370_reg.h	9897;"	d
RTL8370_SVLAN_MCAST2S_ENTRY9_CTRL0_FORMAT_MASK	rtl8370_reg.h	9916;"	d
RTL8370_SVLAN_MCAST2S_ENTRY9_CTRL0_FORMAT_OFFSET	rtl8370_reg.h	9915;"	d
RTL8370_SVLAN_MCAST2S_ENTRY9_CTRL0_SVIDX_MASK	rtl8370_reg.h	9918;"	d
RTL8370_SVLAN_MCAST2S_ENTRY9_CTRL0_SVIDX_OFFSET	rtl8370_reg.h	9917;"	d
RTL8370_SVLAN_MCAST2S_ENTRY9_CTRL0_VALID_MASK	rtl8370_reg.h	9914;"	d
RTL8370_SVLAN_MCAST2S_ENTRY9_CTRL0_VALID_OFFSET	rtl8370_reg.h	9913;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10284;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10283;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10286;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10285;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL2_VS_FID_MASK	rtl8370_reg.h	10294;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10293;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10292;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10291;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10300;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10299;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10298;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10297;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10302;"	d
RTL8370_SVLAN_MEMBERCFG0_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10301;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10504;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10503;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10506;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10505;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL2_VS_FID_MASK	rtl8370_reg.h	10514;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10513;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10512;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10511;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10520;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10519;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10518;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10517;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10522;"	d
RTL8370_SVLAN_MEMBERCFG10_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10521;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10526;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10525;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10528;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10527;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL2_VS_FID_MASK	rtl8370_reg.h	10536;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10535;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10534;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10533;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10542;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10541;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10540;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10539;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10544;"	d
RTL8370_SVLAN_MEMBERCFG11_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10543;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10548;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10547;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10550;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10549;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL2_VS_FID_MASK	rtl8370_reg.h	10558;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10557;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10556;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10555;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10564;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10563;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10562;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10561;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10566;"	d
RTL8370_SVLAN_MEMBERCFG12_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10565;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10570;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10569;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10572;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10571;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL2_VS_FID_MASK	rtl8370_reg.h	10580;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10579;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10578;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10577;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10586;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10585;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10584;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10583;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10588;"	d
RTL8370_SVLAN_MEMBERCFG13_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10587;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10592;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10591;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10594;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10593;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL2_VS_FID_MASK	rtl8370_reg.h	10602;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10601;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10600;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10599;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10608;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10607;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10606;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10605;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10610;"	d
RTL8370_SVLAN_MEMBERCFG14_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10609;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10614;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10613;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10616;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10615;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL2_VS_FID_MASK	rtl8370_reg.h	10624;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10623;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10622;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10621;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10630;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10629;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10628;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10627;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10632;"	d
RTL8370_SVLAN_MEMBERCFG15_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10631;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10636;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10635;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10638;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10637;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL2_VS_FID_MASK	rtl8370_reg.h	10646;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10645;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10644;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10643;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10652;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10651;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10650;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10649;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10654;"	d
RTL8370_SVLAN_MEMBERCFG16_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10653;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10658;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10657;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10660;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10659;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL2_VS_FID_MASK	rtl8370_reg.h	10668;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10667;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10666;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10665;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10674;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10673;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10672;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10671;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10676;"	d
RTL8370_SVLAN_MEMBERCFG17_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10675;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10680;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10679;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10682;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10681;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL2_VS_FID_MASK	rtl8370_reg.h	10690;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10689;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10688;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10687;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10696;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10695;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10694;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10693;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10698;"	d
RTL8370_SVLAN_MEMBERCFG18_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10697;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10702;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10701;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10704;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10703;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL2_VS_FID_MASK	rtl8370_reg.h	10712;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10711;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10710;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10709;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10718;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10717;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10716;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10715;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10720;"	d
RTL8370_SVLAN_MEMBERCFG19_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10719;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10306;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10305;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10308;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10307;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL2_VS_FID_MASK	rtl8370_reg.h	10316;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10315;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10314;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10313;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10322;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10321;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10320;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10319;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10324;"	d
RTL8370_SVLAN_MEMBERCFG1_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10323;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10724;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10723;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10726;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10725;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL2_VS_FID_MASK	rtl8370_reg.h	10734;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10733;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10732;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10731;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10740;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10739;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10738;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10737;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10742;"	d
RTL8370_SVLAN_MEMBERCFG20_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10741;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10746;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10745;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10748;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10747;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL2_VS_FID_MASK	rtl8370_reg.h	10756;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10755;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10754;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10753;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10762;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10761;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10760;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10759;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10764;"	d
RTL8370_SVLAN_MEMBERCFG21_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10763;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10768;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10767;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10770;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10769;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL2_VS_FID_MASK	rtl8370_reg.h	10778;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10777;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10776;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10775;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10784;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10783;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10782;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10781;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10786;"	d
RTL8370_SVLAN_MEMBERCFG22_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10785;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10790;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10789;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10792;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10791;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL2_VS_FID_MASK	rtl8370_reg.h	10800;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10799;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10798;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10797;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10806;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10805;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10804;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10803;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10808;"	d
RTL8370_SVLAN_MEMBERCFG23_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10807;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10812;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10811;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10814;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10813;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL2_VS_FID_MASK	rtl8370_reg.h	10822;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10821;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10820;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10819;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10828;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10827;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10826;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10825;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10830;"	d
RTL8370_SVLAN_MEMBERCFG24_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10829;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10834;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10833;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10836;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10835;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL2_VS_FID_MASK	rtl8370_reg.h	10844;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10843;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10842;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10841;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10850;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10849;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10848;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10847;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10852;"	d
RTL8370_SVLAN_MEMBERCFG25_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10851;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10856;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10855;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10858;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10857;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL2_VS_FID_MASK	rtl8370_reg.h	10866;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10865;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10864;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10863;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10872;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10871;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10870;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10869;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10874;"	d
RTL8370_SVLAN_MEMBERCFG26_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10873;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10878;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10877;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10880;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10879;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL2_VS_FID_MASK	rtl8370_reg.h	10888;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10887;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10886;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10885;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10894;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10893;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10892;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10891;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10896;"	d
RTL8370_SVLAN_MEMBERCFG27_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10895;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10900;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10899;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10902;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10901;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL2_VS_FID_MASK	rtl8370_reg.h	10910;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10909;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10908;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10907;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10916;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10915;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10914;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10913;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10918;"	d
RTL8370_SVLAN_MEMBERCFG28_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10917;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10922;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10921;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10924;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10923;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL2_VS_FID_MASK	rtl8370_reg.h	10932;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10931;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10930;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10929;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10938;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10937;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10936;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10935;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10940;"	d
RTL8370_SVLAN_MEMBERCFG29_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10939;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10328;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10327;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10330;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10329;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL2_VS_FID_MASK	rtl8370_reg.h	10338;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10337;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10336;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10335;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10344;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10343;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10342;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10341;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10346;"	d
RTL8370_SVLAN_MEMBERCFG2_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10345;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10944;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10943;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10946;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10945;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL2_VS_FID_MASK	rtl8370_reg.h	10954;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10953;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10952;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10951;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10960;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10959;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10958;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10957;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10962;"	d
RTL8370_SVLAN_MEMBERCFG30_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10961;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10966;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10965;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10968;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10967;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL2_VS_FID_MASK	rtl8370_reg.h	10976;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10975;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10974;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10973;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10982;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10981;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10980;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10979;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10984;"	d
RTL8370_SVLAN_MEMBERCFG31_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10983;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10988;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10987;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10990;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10989;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL2_VS_FID_MASK	rtl8370_reg.h	10998;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10997;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10996;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10995;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11004;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11003;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11002;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11001;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11006;"	d
RTL8370_SVLAN_MEMBERCFG32_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11005;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11010;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11009;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11012;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11011;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL2_VS_FID_MASK	rtl8370_reg.h	11020;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11019;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11018;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11017;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11026;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11025;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11024;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11023;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11028;"	d
RTL8370_SVLAN_MEMBERCFG33_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11027;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11032;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11031;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11034;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11033;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL2_VS_FID_MASK	rtl8370_reg.h	11042;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11041;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11040;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11039;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11048;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11047;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11046;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11045;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11050;"	d
RTL8370_SVLAN_MEMBERCFG34_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11049;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11054;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11053;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11056;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11055;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL2_VS_FID_MASK	rtl8370_reg.h	11064;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11063;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11062;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11061;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11070;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11069;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11068;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11067;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11072;"	d
RTL8370_SVLAN_MEMBERCFG35_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11071;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11076;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11075;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11078;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11077;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL2_VS_FID_MASK	rtl8370_reg.h	11086;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11085;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11084;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11083;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11092;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11091;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11090;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11089;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11094;"	d
RTL8370_SVLAN_MEMBERCFG36_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11093;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11098;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11097;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11100;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11099;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL2_VS_FID_MASK	rtl8370_reg.h	11108;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11107;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11106;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11105;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11114;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11113;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11112;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11111;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11116;"	d
RTL8370_SVLAN_MEMBERCFG37_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11115;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11120;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11119;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11122;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11121;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL2_VS_FID_MASK	rtl8370_reg.h	11130;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11129;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11128;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11127;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11136;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11135;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11134;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11133;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11138;"	d
RTL8370_SVLAN_MEMBERCFG38_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11137;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11142;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11141;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11144;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11143;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL2_VS_FID_MASK	rtl8370_reg.h	11152;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11151;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11150;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11149;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11158;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11157;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11156;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11155;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11160;"	d
RTL8370_SVLAN_MEMBERCFG39_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11159;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10350;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10349;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10352;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10351;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL2_VS_FID_MASK	rtl8370_reg.h	10360;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10359;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10358;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10357;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10366;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10365;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10364;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10363;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10368;"	d
RTL8370_SVLAN_MEMBERCFG3_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10367;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11164;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11163;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11166;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11165;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL2_VS_FID_MASK	rtl8370_reg.h	11174;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11173;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11172;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11171;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11180;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11179;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11178;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11177;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11182;"	d
RTL8370_SVLAN_MEMBERCFG40_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11181;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11186;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11185;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11188;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11187;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL2_VS_FID_MASK	rtl8370_reg.h	11196;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11195;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11194;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11193;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11202;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11201;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11200;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11199;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11204;"	d
RTL8370_SVLAN_MEMBERCFG41_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11203;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11208;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11207;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11210;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11209;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL2_VS_FID_MASK	rtl8370_reg.h	11218;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11217;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11216;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11215;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11224;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11223;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11222;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11221;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11226;"	d
RTL8370_SVLAN_MEMBERCFG42_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11225;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11230;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11229;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11232;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11231;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL2_VS_FID_MASK	rtl8370_reg.h	11240;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11239;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11238;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11237;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11246;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11245;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11244;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11243;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11248;"	d
RTL8370_SVLAN_MEMBERCFG43_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11247;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11252;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11251;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11254;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11253;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL2_VS_FID_MASK	rtl8370_reg.h	11262;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11261;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11260;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11259;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11268;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11267;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11266;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11265;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11270;"	d
RTL8370_SVLAN_MEMBERCFG44_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11269;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11274;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11273;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11276;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11275;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL2_VS_FID_MASK	rtl8370_reg.h	11284;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11283;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11282;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11281;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11290;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11289;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11288;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11287;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11292;"	d
RTL8370_SVLAN_MEMBERCFG45_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11291;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11296;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11295;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11298;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11297;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL2_VS_FID_MASK	rtl8370_reg.h	11306;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11305;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11304;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11303;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11312;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11311;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11310;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11309;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11314;"	d
RTL8370_SVLAN_MEMBERCFG46_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11313;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11318;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11317;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11320;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11319;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL2_VS_FID_MASK	rtl8370_reg.h	11328;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11327;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11326;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11325;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11334;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11333;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11332;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11331;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11336;"	d
RTL8370_SVLAN_MEMBERCFG47_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11335;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11340;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11339;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11342;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11341;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL2_VS_FID_MASK	rtl8370_reg.h	11350;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11349;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11348;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11347;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11356;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11355;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11354;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11353;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11358;"	d
RTL8370_SVLAN_MEMBERCFG48_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11357;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11362;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11361;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11364;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11363;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL2_VS_FID_MASK	rtl8370_reg.h	11372;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11371;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11370;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11369;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11378;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11377;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11376;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11375;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11380;"	d
RTL8370_SVLAN_MEMBERCFG49_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11379;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10372;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10371;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10374;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10373;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL2_VS_FID_MASK	rtl8370_reg.h	10382;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10381;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10380;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10379;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10388;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10387;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10386;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10385;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10390;"	d
RTL8370_SVLAN_MEMBERCFG4_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10389;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11384;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11383;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11386;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11385;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL2_VS_FID_MASK	rtl8370_reg.h	11394;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11393;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11392;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11391;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11400;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11399;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11398;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11397;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11402;"	d
RTL8370_SVLAN_MEMBERCFG50_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11401;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11406;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11405;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11408;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11407;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL2_VS_FID_MASK	rtl8370_reg.h	11416;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11415;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11414;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11413;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11422;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11421;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11420;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11419;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11424;"	d
RTL8370_SVLAN_MEMBERCFG51_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11423;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11428;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11427;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11430;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11429;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL2_VS_FID_MASK	rtl8370_reg.h	11438;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11437;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11436;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11435;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11444;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11443;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11442;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11441;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11446;"	d
RTL8370_SVLAN_MEMBERCFG52_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11445;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11450;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11449;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11452;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11451;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL2_VS_FID_MASK	rtl8370_reg.h	11460;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11459;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11458;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11457;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11466;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11465;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11464;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11463;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11468;"	d
RTL8370_SVLAN_MEMBERCFG53_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11467;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11472;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11471;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11474;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11473;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL2_VS_FID_MASK	rtl8370_reg.h	11482;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11481;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11480;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11479;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11488;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11487;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11486;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11485;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11490;"	d
RTL8370_SVLAN_MEMBERCFG54_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11489;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11494;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11493;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11496;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11495;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL2_VS_FID_MASK	rtl8370_reg.h	11504;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11503;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11502;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11501;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11510;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11509;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11508;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11507;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11512;"	d
RTL8370_SVLAN_MEMBERCFG55_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11511;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11516;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11515;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11518;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11517;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL2_VS_FID_MASK	rtl8370_reg.h	11526;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11525;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11524;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11523;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11532;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11531;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11530;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11529;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11534;"	d
RTL8370_SVLAN_MEMBERCFG56_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11533;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11538;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11537;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11540;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11539;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL2_VS_FID_MASK	rtl8370_reg.h	11548;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11547;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11546;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11545;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11554;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11553;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11552;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11551;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11556;"	d
RTL8370_SVLAN_MEMBERCFG57_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11555;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11560;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11559;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11562;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11561;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL2_VS_FID_MASK	rtl8370_reg.h	11570;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11569;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11568;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11567;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11576;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11575;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11574;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11573;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11578;"	d
RTL8370_SVLAN_MEMBERCFG58_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11577;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11582;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11581;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11584;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11583;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL2_VS_FID_MASK	rtl8370_reg.h	11592;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11591;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11590;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11589;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11598;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11597;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11596;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11595;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11600;"	d
RTL8370_SVLAN_MEMBERCFG59_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11599;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10394;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10393;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10396;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10395;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL2_VS_FID_MASK	rtl8370_reg.h	10404;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10403;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10402;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10401;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10410;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10409;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10408;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10407;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10412;"	d
RTL8370_SVLAN_MEMBERCFG5_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10411;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11604;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11603;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11606;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11605;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL2_VS_FID_MASK	rtl8370_reg.h	11614;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11613;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11612;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11611;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11620;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11619;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11618;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11617;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11622;"	d
RTL8370_SVLAN_MEMBERCFG60_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11621;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11626;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11625;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11628;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11627;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL2_VS_FID_MASK	rtl8370_reg.h	11636;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11635;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11634;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11633;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11642;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11641;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11640;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11639;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11644;"	d
RTL8370_SVLAN_MEMBERCFG61_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11643;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11648;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11647;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11650;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11649;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL2_VS_FID_MASK	rtl8370_reg.h	11658;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11657;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11656;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11655;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11664;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11663;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11662;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11661;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11666;"	d
RTL8370_SVLAN_MEMBERCFG62_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11665;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	11670;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	11669;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	11672;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	11671;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL2_VS_FID_MASK	rtl8370_reg.h	11680;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	11679;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	11678;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	11677;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	11686;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	11685;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL3_VS_EFID_MASK	rtl8370_reg.h	11684;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	11683;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL3_VS_SVID_MASK	rtl8370_reg.h	11688;"	d
RTL8370_SVLAN_MEMBERCFG63_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	11687;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10416;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10415;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10418;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10417;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL2_VS_FID_MASK	rtl8370_reg.h	10426;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10425;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10424;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10423;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10432;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10431;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10430;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10429;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10434;"	d
RTL8370_SVLAN_MEMBERCFG6_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10433;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10438;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10437;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10440;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10439;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL2_VS_FID_MASK	rtl8370_reg.h	10448;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10447;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10446;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10445;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10454;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10453;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10452;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10451;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10456;"	d
RTL8370_SVLAN_MEMBERCFG7_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10455;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10460;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10459;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10462;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10461;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL2_VS_FID_MASK	rtl8370_reg.h	10470;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10469;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10468;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10467;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10476;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10475;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10474;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10473;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10478;"	d
RTL8370_SVLAN_MEMBERCFG8_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10477;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL0_VS_MSTI_MASK	rtl8370_reg.h	10482;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL0_VS_MSTI_OFFSET	rtl8370_reg.h	10481;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL0_VS_RELAYSVID_MASK	rtl8370_reg.h	10484;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL0_VS_RELAYSVID_OFFSET	rtl8370_reg.h	10483;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL2_VS_FID_MASK	rtl8370_reg.h	10492;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL2_VS_FID_OFFSET	rtl8370_reg.h	10491;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL2_VS_SPRI_MASK	rtl8370_reg.h	10490;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL2_VS_SPRI_OFFSET	rtl8370_reg.h	10489;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL3_VS_EFIDEN_MASK	rtl8370_reg.h	10498;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL3_VS_EFIDEN_OFFSET	rtl8370_reg.h	10497;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL3_VS_EFID_MASK	rtl8370_reg.h	10496;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL3_VS_EFID_OFFSET	rtl8370_reg.h	10495;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL3_VS_SVID_MASK	rtl8370_reg.h	10500;"	d
RTL8370_SVLAN_MEMBERCFG9_CTRL3_VS_SVID_OFFSET	rtl8370_reg.h	10499;"	d
RTL8370_SVLAN_MEMBERCFG_BASE_REG	rtl8370_base.h	371;"	d
RTL8370_SVLAN_PRIOIRTY_MASK	rtl8370_reg.h	8088;"	d
RTL8370_SVLAN_PRIOIRTY_OFFSET	rtl8370_reg.h	8087;"	d
RTL8370_SVLAN_S2C_ENTRY_BASE_REG	rtl8370_base.h	377;"	d
RTL8370_SVLAN_SP2C_ENTRY0_CTRL0_DST_PORT_MASK	rtl8370_reg.h	12988;"	d
RTL8370_SVLAN_SP2C_ENTRY0_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	12987;"	d
RTL8370_SVLAN_SP2C_ENTRY0_CTRL0_SVID_MASK	rtl8370_reg.h	12986;"	d
RTL8370_SVLAN_SP2C_ENTRY0_CTRL0_SVID_OFFSET	rtl8370_reg.h	12985;"	d
RTL8370_SVLAN_SP2C_ENTRY0_CTRL1_MASK	rtl8370_reg.h	12992;"	d
RTL8370_SVLAN_SP2C_ENTRY0_CTRL1_OFFSET	rtl8370_reg.h	12991;"	d
RTL8370_SVLAN_SP2C_ENTRY100_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13988;"	d
RTL8370_SVLAN_SP2C_ENTRY100_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13987;"	d
RTL8370_SVLAN_SP2C_ENTRY100_CTRL0_SVID_MASK	rtl8370_reg.h	13986;"	d
RTL8370_SVLAN_SP2C_ENTRY100_CTRL0_SVID_OFFSET	rtl8370_reg.h	13985;"	d
RTL8370_SVLAN_SP2C_ENTRY100_CTRL1_MASK	rtl8370_reg.h	13992;"	d
RTL8370_SVLAN_SP2C_ENTRY100_CTRL1_OFFSET	rtl8370_reg.h	13991;"	d
RTL8370_SVLAN_SP2C_ENTRY101_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13998;"	d
RTL8370_SVLAN_SP2C_ENTRY101_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13997;"	d
RTL8370_SVLAN_SP2C_ENTRY101_CTRL0_SVID_MASK	rtl8370_reg.h	13996;"	d
RTL8370_SVLAN_SP2C_ENTRY101_CTRL0_SVID_OFFSET	rtl8370_reg.h	13995;"	d
RTL8370_SVLAN_SP2C_ENTRY101_CTRL1_MASK	rtl8370_reg.h	14002;"	d
RTL8370_SVLAN_SP2C_ENTRY101_CTRL1_OFFSET	rtl8370_reg.h	14001;"	d
RTL8370_SVLAN_SP2C_ENTRY102_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14008;"	d
RTL8370_SVLAN_SP2C_ENTRY102_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14007;"	d
RTL8370_SVLAN_SP2C_ENTRY102_CTRL0_SVID_MASK	rtl8370_reg.h	14006;"	d
RTL8370_SVLAN_SP2C_ENTRY102_CTRL0_SVID_OFFSET	rtl8370_reg.h	14005;"	d
RTL8370_SVLAN_SP2C_ENTRY102_CTRL1_MASK	rtl8370_reg.h	14012;"	d
RTL8370_SVLAN_SP2C_ENTRY102_CTRL1_OFFSET	rtl8370_reg.h	14011;"	d
RTL8370_SVLAN_SP2C_ENTRY103_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14018;"	d
RTL8370_SVLAN_SP2C_ENTRY103_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14017;"	d
RTL8370_SVLAN_SP2C_ENTRY103_CTRL0_SVID_MASK	rtl8370_reg.h	14016;"	d
RTL8370_SVLAN_SP2C_ENTRY103_CTRL0_SVID_OFFSET	rtl8370_reg.h	14015;"	d
RTL8370_SVLAN_SP2C_ENTRY103_CTRL1_MASK	rtl8370_reg.h	14022;"	d
RTL8370_SVLAN_SP2C_ENTRY103_CTRL1_OFFSET	rtl8370_reg.h	14021;"	d
RTL8370_SVLAN_SP2C_ENTRY104_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14028;"	d
RTL8370_SVLAN_SP2C_ENTRY104_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14027;"	d
RTL8370_SVLAN_SP2C_ENTRY104_CTRL0_SVID_MASK	rtl8370_reg.h	14026;"	d
RTL8370_SVLAN_SP2C_ENTRY104_CTRL0_SVID_OFFSET	rtl8370_reg.h	14025;"	d
RTL8370_SVLAN_SP2C_ENTRY104_CTRL1_MASK	rtl8370_reg.h	14032;"	d
RTL8370_SVLAN_SP2C_ENTRY104_CTRL1_OFFSET	rtl8370_reg.h	14031;"	d
RTL8370_SVLAN_SP2C_ENTRY105_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14038;"	d
RTL8370_SVLAN_SP2C_ENTRY105_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14037;"	d
RTL8370_SVLAN_SP2C_ENTRY105_CTRL0_SVID_MASK	rtl8370_reg.h	14036;"	d
RTL8370_SVLAN_SP2C_ENTRY105_CTRL0_SVID_OFFSET	rtl8370_reg.h	14035;"	d
RTL8370_SVLAN_SP2C_ENTRY105_CTRL1_MASK	rtl8370_reg.h	14042;"	d
RTL8370_SVLAN_SP2C_ENTRY105_CTRL1_OFFSET	rtl8370_reg.h	14041;"	d
RTL8370_SVLAN_SP2C_ENTRY106_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14048;"	d
RTL8370_SVLAN_SP2C_ENTRY106_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14047;"	d
RTL8370_SVLAN_SP2C_ENTRY106_CTRL0_SVID_MASK	rtl8370_reg.h	14046;"	d
RTL8370_SVLAN_SP2C_ENTRY106_CTRL0_SVID_OFFSET	rtl8370_reg.h	14045;"	d
RTL8370_SVLAN_SP2C_ENTRY106_CTRL1_MASK	rtl8370_reg.h	14052;"	d
RTL8370_SVLAN_SP2C_ENTRY106_CTRL1_OFFSET	rtl8370_reg.h	14051;"	d
RTL8370_SVLAN_SP2C_ENTRY107_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14058;"	d
RTL8370_SVLAN_SP2C_ENTRY107_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14057;"	d
RTL8370_SVLAN_SP2C_ENTRY107_CTRL0_SVID_MASK	rtl8370_reg.h	14056;"	d
RTL8370_SVLAN_SP2C_ENTRY107_CTRL0_SVID_OFFSET	rtl8370_reg.h	14055;"	d
RTL8370_SVLAN_SP2C_ENTRY107_CTRL1_MASK	rtl8370_reg.h	14062;"	d
RTL8370_SVLAN_SP2C_ENTRY107_CTRL1_OFFSET	rtl8370_reg.h	14061;"	d
RTL8370_SVLAN_SP2C_ENTRY108_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14068;"	d
RTL8370_SVLAN_SP2C_ENTRY108_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14067;"	d
RTL8370_SVLAN_SP2C_ENTRY108_CTRL0_SVID_MASK	rtl8370_reg.h	14066;"	d
RTL8370_SVLAN_SP2C_ENTRY108_CTRL0_SVID_OFFSET	rtl8370_reg.h	14065;"	d
RTL8370_SVLAN_SP2C_ENTRY108_CTRL1_MASK	rtl8370_reg.h	14072;"	d
RTL8370_SVLAN_SP2C_ENTRY108_CTRL1_OFFSET	rtl8370_reg.h	14071;"	d
RTL8370_SVLAN_SP2C_ENTRY109_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14078;"	d
RTL8370_SVLAN_SP2C_ENTRY109_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14077;"	d
RTL8370_SVLAN_SP2C_ENTRY109_CTRL0_SVID_MASK	rtl8370_reg.h	14076;"	d
RTL8370_SVLAN_SP2C_ENTRY109_CTRL0_SVID_OFFSET	rtl8370_reg.h	14075;"	d
RTL8370_SVLAN_SP2C_ENTRY109_CTRL1_MASK	rtl8370_reg.h	14082;"	d
RTL8370_SVLAN_SP2C_ENTRY109_CTRL1_OFFSET	rtl8370_reg.h	14081;"	d
RTL8370_SVLAN_SP2C_ENTRY10_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13088;"	d
RTL8370_SVLAN_SP2C_ENTRY10_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13087;"	d
RTL8370_SVLAN_SP2C_ENTRY10_CTRL0_SVID_MASK	rtl8370_reg.h	13086;"	d
RTL8370_SVLAN_SP2C_ENTRY10_CTRL0_SVID_OFFSET	rtl8370_reg.h	13085;"	d
RTL8370_SVLAN_SP2C_ENTRY10_CTRL1_MASK	rtl8370_reg.h	13092;"	d
RTL8370_SVLAN_SP2C_ENTRY10_CTRL1_OFFSET	rtl8370_reg.h	13091;"	d
RTL8370_SVLAN_SP2C_ENTRY110_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14088;"	d
RTL8370_SVLAN_SP2C_ENTRY110_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14087;"	d
RTL8370_SVLAN_SP2C_ENTRY110_CTRL0_SVID_MASK	rtl8370_reg.h	14086;"	d
RTL8370_SVLAN_SP2C_ENTRY110_CTRL0_SVID_OFFSET	rtl8370_reg.h	14085;"	d
RTL8370_SVLAN_SP2C_ENTRY110_CTRL1_MASK	rtl8370_reg.h	14092;"	d
RTL8370_SVLAN_SP2C_ENTRY110_CTRL1_OFFSET	rtl8370_reg.h	14091;"	d
RTL8370_SVLAN_SP2C_ENTRY111_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14098;"	d
RTL8370_SVLAN_SP2C_ENTRY111_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14097;"	d
RTL8370_SVLAN_SP2C_ENTRY111_CTRL0_SVID_MASK	rtl8370_reg.h	14096;"	d
RTL8370_SVLAN_SP2C_ENTRY111_CTRL0_SVID_OFFSET	rtl8370_reg.h	14095;"	d
RTL8370_SVLAN_SP2C_ENTRY111_CTRL1_MASK	rtl8370_reg.h	14102;"	d
RTL8370_SVLAN_SP2C_ENTRY111_CTRL1_OFFSET	rtl8370_reg.h	14101;"	d
RTL8370_SVLAN_SP2C_ENTRY112_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14108;"	d
RTL8370_SVLAN_SP2C_ENTRY112_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14107;"	d
RTL8370_SVLAN_SP2C_ENTRY112_CTRL0_SVID_MASK	rtl8370_reg.h	14106;"	d
RTL8370_SVLAN_SP2C_ENTRY112_CTRL0_SVID_OFFSET	rtl8370_reg.h	14105;"	d
RTL8370_SVLAN_SP2C_ENTRY112_CTRL1_MASK	rtl8370_reg.h	14112;"	d
RTL8370_SVLAN_SP2C_ENTRY112_CTRL1_OFFSET	rtl8370_reg.h	14111;"	d
RTL8370_SVLAN_SP2C_ENTRY113_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14118;"	d
RTL8370_SVLAN_SP2C_ENTRY113_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14117;"	d
RTL8370_SVLAN_SP2C_ENTRY113_CTRL0_SVID_MASK	rtl8370_reg.h	14116;"	d
RTL8370_SVLAN_SP2C_ENTRY113_CTRL0_SVID_OFFSET	rtl8370_reg.h	14115;"	d
RTL8370_SVLAN_SP2C_ENTRY113_CTRL1_MASK	rtl8370_reg.h	14122;"	d
RTL8370_SVLAN_SP2C_ENTRY113_CTRL1_OFFSET	rtl8370_reg.h	14121;"	d
RTL8370_SVLAN_SP2C_ENTRY114_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14128;"	d
RTL8370_SVLAN_SP2C_ENTRY114_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14127;"	d
RTL8370_SVLAN_SP2C_ENTRY114_CTRL0_SVID_MASK	rtl8370_reg.h	14126;"	d
RTL8370_SVLAN_SP2C_ENTRY114_CTRL0_SVID_OFFSET	rtl8370_reg.h	14125;"	d
RTL8370_SVLAN_SP2C_ENTRY114_CTRL1_MASK	rtl8370_reg.h	14132;"	d
RTL8370_SVLAN_SP2C_ENTRY114_CTRL1_OFFSET	rtl8370_reg.h	14131;"	d
RTL8370_SVLAN_SP2C_ENTRY115_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14138;"	d
RTL8370_SVLAN_SP2C_ENTRY115_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14137;"	d
RTL8370_SVLAN_SP2C_ENTRY115_CTRL0_SVID_MASK	rtl8370_reg.h	14136;"	d
RTL8370_SVLAN_SP2C_ENTRY115_CTRL0_SVID_OFFSET	rtl8370_reg.h	14135;"	d
RTL8370_SVLAN_SP2C_ENTRY115_CTRL1_MASK	rtl8370_reg.h	14142;"	d
RTL8370_SVLAN_SP2C_ENTRY115_CTRL1_OFFSET	rtl8370_reg.h	14141;"	d
RTL8370_SVLAN_SP2C_ENTRY116_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14148;"	d
RTL8370_SVLAN_SP2C_ENTRY116_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14147;"	d
RTL8370_SVLAN_SP2C_ENTRY116_CTRL0_SVID_MASK	rtl8370_reg.h	14146;"	d
RTL8370_SVLAN_SP2C_ENTRY116_CTRL0_SVID_OFFSET	rtl8370_reg.h	14145;"	d
RTL8370_SVLAN_SP2C_ENTRY116_CTRL1_MASK	rtl8370_reg.h	14152;"	d
RTL8370_SVLAN_SP2C_ENTRY116_CTRL1_OFFSET	rtl8370_reg.h	14151;"	d
RTL8370_SVLAN_SP2C_ENTRY117_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14158;"	d
RTL8370_SVLAN_SP2C_ENTRY117_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14157;"	d
RTL8370_SVLAN_SP2C_ENTRY117_CTRL0_SVID_MASK	rtl8370_reg.h	14156;"	d
RTL8370_SVLAN_SP2C_ENTRY117_CTRL0_SVID_OFFSET	rtl8370_reg.h	14155;"	d
RTL8370_SVLAN_SP2C_ENTRY117_CTRL1_MASK	rtl8370_reg.h	14162;"	d
RTL8370_SVLAN_SP2C_ENTRY117_CTRL1_OFFSET	rtl8370_reg.h	14161;"	d
RTL8370_SVLAN_SP2C_ENTRY118_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14168;"	d
RTL8370_SVLAN_SP2C_ENTRY118_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14167;"	d
RTL8370_SVLAN_SP2C_ENTRY118_CTRL0_SVID_MASK	rtl8370_reg.h	14166;"	d
RTL8370_SVLAN_SP2C_ENTRY118_CTRL0_SVID_OFFSET	rtl8370_reg.h	14165;"	d
RTL8370_SVLAN_SP2C_ENTRY118_CTRL1_MASK	rtl8370_reg.h	14172;"	d
RTL8370_SVLAN_SP2C_ENTRY118_CTRL1_OFFSET	rtl8370_reg.h	14171;"	d
RTL8370_SVLAN_SP2C_ENTRY119_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14178;"	d
RTL8370_SVLAN_SP2C_ENTRY119_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14177;"	d
RTL8370_SVLAN_SP2C_ENTRY119_CTRL0_SVID_MASK	rtl8370_reg.h	14176;"	d
RTL8370_SVLAN_SP2C_ENTRY119_CTRL0_SVID_OFFSET	rtl8370_reg.h	14175;"	d
RTL8370_SVLAN_SP2C_ENTRY119_CTRL1_MASK	rtl8370_reg.h	14182;"	d
RTL8370_SVLAN_SP2C_ENTRY119_CTRL1_OFFSET	rtl8370_reg.h	14181;"	d
RTL8370_SVLAN_SP2C_ENTRY11_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13098;"	d
RTL8370_SVLAN_SP2C_ENTRY11_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13097;"	d
RTL8370_SVLAN_SP2C_ENTRY11_CTRL0_SVID_MASK	rtl8370_reg.h	13096;"	d
RTL8370_SVLAN_SP2C_ENTRY11_CTRL0_SVID_OFFSET	rtl8370_reg.h	13095;"	d
RTL8370_SVLAN_SP2C_ENTRY11_CTRL1_MASK	rtl8370_reg.h	13102;"	d
RTL8370_SVLAN_SP2C_ENTRY11_CTRL1_OFFSET	rtl8370_reg.h	13101;"	d
RTL8370_SVLAN_SP2C_ENTRY120_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14188;"	d
RTL8370_SVLAN_SP2C_ENTRY120_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14187;"	d
RTL8370_SVLAN_SP2C_ENTRY120_CTRL0_SVID_MASK	rtl8370_reg.h	14186;"	d
RTL8370_SVLAN_SP2C_ENTRY120_CTRL0_SVID_OFFSET	rtl8370_reg.h	14185;"	d
RTL8370_SVLAN_SP2C_ENTRY120_CTRL1_MASK	rtl8370_reg.h	14192;"	d
RTL8370_SVLAN_SP2C_ENTRY120_CTRL1_OFFSET	rtl8370_reg.h	14191;"	d
RTL8370_SVLAN_SP2C_ENTRY121_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14198;"	d
RTL8370_SVLAN_SP2C_ENTRY121_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14197;"	d
RTL8370_SVLAN_SP2C_ENTRY121_CTRL0_SVID_MASK	rtl8370_reg.h	14196;"	d
RTL8370_SVLAN_SP2C_ENTRY121_CTRL0_SVID_OFFSET	rtl8370_reg.h	14195;"	d
RTL8370_SVLAN_SP2C_ENTRY121_CTRL1_MASK	rtl8370_reg.h	14202;"	d
RTL8370_SVLAN_SP2C_ENTRY121_CTRL1_OFFSET	rtl8370_reg.h	14201;"	d
RTL8370_SVLAN_SP2C_ENTRY122_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14208;"	d
RTL8370_SVLAN_SP2C_ENTRY122_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14207;"	d
RTL8370_SVLAN_SP2C_ENTRY122_CTRL0_SVID_MASK	rtl8370_reg.h	14206;"	d
RTL8370_SVLAN_SP2C_ENTRY122_CTRL0_SVID_OFFSET	rtl8370_reg.h	14205;"	d
RTL8370_SVLAN_SP2C_ENTRY122_CTRL1_MASK	rtl8370_reg.h	14212;"	d
RTL8370_SVLAN_SP2C_ENTRY122_CTRL1_OFFSET	rtl8370_reg.h	14211;"	d
RTL8370_SVLAN_SP2C_ENTRY123_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14218;"	d
RTL8370_SVLAN_SP2C_ENTRY123_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14217;"	d
RTL8370_SVLAN_SP2C_ENTRY123_CTRL0_SVID_MASK	rtl8370_reg.h	14216;"	d
RTL8370_SVLAN_SP2C_ENTRY123_CTRL0_SVID_OFFSET	rtl8370_reg.h	14215;"	d
RTL8370_SVLAN_SP2C_ENTRY123_CTRL1_MASK	rtl8370_reg.h	14222;"	d
RTL8370_SVLAN_SP2C_ENTRY123_CTRL1_OFFSET	rtl8370_reg.h	14221;"	d
RTL8370_SVLAN_SP2C_ENTRY124_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14228;"	d
RTL8370_SVLAN_SP2C_ENTRY124_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14227;"	d
RTL8370_SVLAN_SP2C_ENTRY124_CTRL0_SVID_MASK	rtl8370_reg.h	14226;"	d
RTL8370_SVLAN_SP2C_ENTRY124_CTRL0_SVID_OFFSET	rtl8370_reg.h	14225;"	d
RTL8370_SVLAN_SP2C_ENTRY124_CTRL1_MASK	rtl8370_reg.h	14232;"	d
RTL8370_SVLAN_SP2C_ENTRY124_CTRL1_OFFSET	rtl8370_reg.h	14231;"	d
RTL8370_SVLAN_SP2C_ENTRY125_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14238;"	d
RTL8370_SVLAN_SP2C_ENTRY125_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14237;"	d
RTL8370_SVLAN_SP2C_ENTRY125_CTRL0_SVID_MASK	rtl8370_reg.h	14236;"	d
RTL8370_SVLAN_SP2C_ENTRY125_CTRL0_SVID_OFFSET	rtl8370_reg.h	14235;"	d
RTL8370_SVLAN_SP2C_ENTRY125_CTRL1_MASK	rtl8370_reg.h	14242;"	d
RTL8370_SVLAN_SP2C_ENTRY125_CTRL1_OFFSET	rtl8370_reg.h	14241;"	d
RTL8370_SVLAN_SP2C_ENTRY126_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14248;"	d
RTL8370_SVLAN_SP2C_ENTRY126_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14247;"	d
RTL8370_SVLAN_SP2C_ENTRY126_CTRL0_SVID_MASK	rtl8370_reg.h	14246;"	d
RTL8370_SVLAN_SP2C_ENTRY126_CTRL0_SVID_OFFSET	rtl8370_reg.h	14245;"	d
RTL8370_SVLAN_SP2C_ENTRY126_CTRL1_MASK	rtl8370_reg.h	14252;"	d
RTL8370_SVLAN_SP2C_ENTRY126_CTRL1_OFFSET	rtl8370_reg.h	14251;"	d
RTL8370_SVLAN_SP2C_ENTRY127_CTRL0_DST_PORT_MASK	rtl8370_reg.h	14258;"	d
RTL8370_SVLAN_SP2C_ENTRY127_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	14257;"	d
RTL8370_SVLAN_SP2C_ENTRY127_CTRL0_SVID_MASK	rtl8370_reg.h	14256;"	d
RTL8370_SVLAN_SP2C_ENTRY127_CTRL0_SVID_OFFSET	rtl8370_reg.h	14255;"	d
RTL8370_SVLAN_SP2C_ENTRY127_CTRL1_MASK	rtl8370_reg.h	14262;"	d
RTL8370_SVLAN_SP2C_ENTRY127_CTRL1_OFFSET	rtl8370_reg.h	14261;"	d
RTL8370_SVLAN_SP2C_ENTRY12_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13108;"	d
RTL8370_SVLAN_SP2C_ENTRY12_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13107;"	d
RTL8370_SVLAN_SP2C_ENTRY12_CTRL0_SVID_MASK	rtl8370_reg.h	13106;"	d
RTL8370_SVLAN_SP2C_ENTRY12_CTRL0_SVID_OFFSET	rtl8370_reg.h	13105;"	d
RTL8370_SVLAN_SP2C_ENTRY12_CTRL1_MASK	rtl8370_reg.h	13112;"	d
RTL8370_SVLAN_SP2C_ENTRY12_CTRL1_OFFSET	rtl8370_reg.h	13111;"	d
RTL8370_SVLAN_SP2C_ENTRY13_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13118;"	d
RTL8370_SVLAN_SP2C_ENTRY13_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13117;"	d
RTL8370_SVLAN_SP2C_ENTRY13_CTRL0_SVID_MASK	rtl8370_reg.h	13116;"	d
RTL8370_SVLAN_SP2C_ENTRY13_CTRL0_SVID_OFFSET	rtl8370_reg.h	13115;"	d
RTL8370_SVLAN_SP2C_ENTRY13_CTRL1_MASK	rtl8370_reg.h	13122;"	d
RTL8370_SVLAN_SP2C_ENTRY13_CTRL1_OFFSET	rtl8370_reg.h	13121;"	d
RTL8370_SVLAN_SP2C_ENTRY14_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13128;"	d
RTL8370_SVLAN_SP2C_ENTRY14_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13127;"	d
RTL8370_SVLAN_SP2C_ENTRY14_CTRL0_SVID_MASK	rtl8370_reg.h	13126;"	d
RTL8370_SVLAN_SP2C_ENTRY14_CTRL0_SVID_OFFSET	rtl8370_reg.h	13125;"	d
RTL8370_SVLAN_SP2C_ENTRY14_CTRL1_MASK	rtl8370_reg.h	13132;"	d
RTL8370_SVLAN_SP2C_ENTRY14_CTRL1_OFFSET	rtl8370_reg.h	13131;"	d
RTL8370_SVLAN_SP2C_ENTRY15_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13138;"	d
RTL8370_SVLAN_SP2C_ENTRY15_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13137;"	d
RTL8370_SVLAN_SP2C_ENTRY15_CTRL0_SVID_MASK	rtl8370_reg.h	13136;"	d
RTL8370_SVLAN_SP2C_ENTRY15_CTRL0_SVID_OFFSET	rtl8370_reg.h	13135;"	d
RTL8370_SVLAN_SP2C_ENTRY15_CTRL1_MASK	rtl8370_reg.h	13142;"	d
RTL8370_SVLAN_SP2C_ENTRY15_CTRL1_OFFSET	rtl8370_reg.h	13141;"	d
RTL8370_SVLAN_SP2C_ENTRY16_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13148;"	d
RTL8370_SVLAN_SP2C_ENTRY16_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13147;"	d
RTL8370_SVLAN_SP2C_ENTRY16_CTRL0_SVID_MASK	rtl8370_reg.h	13146;"	d
RTL8370_SVLAN_SP2C_ENTRY16_CTRL0_SVID_OFFSET	rtl8370_reg.h	13145;"	d
RTL8370_SVLAN_SP2C_ENTRY16_CTRL1_MASK	rtl8370_reg.h	13152;"	d
RTL8370_SVLAN_SP2C_ENTRY16_CTRL1_OFFSET	rtl8370_reg.h	13151;"	d
RTL8370_SVLAN_SP2C_ENTRY17_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13158;"	d
RTL8370_SVLAN_SP2C_ENTRY17_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13157;"	d
RTL8370_SVLAN_SP2C_ENTRY17_CTRL0_SVID_MASK	rtl8370_reg.h	13156;"	d
RTL8370_SVLAN_SP2C_ENTRY17_CTRL0_SVID_OFFSET	rtl8370_reg.h	13155;"	d
RTL8370_SVLAN_SP2C_ENTRY17_CTRL1_MASK	rtl8370_reg.h	13162;"	d
RTL8370_SVLAN_SP2C_ENTRY17_CTRL1_OFFSET	rtl8370_reg.h	13161;"	d
RTL8370_SVLAN_SP2C_ENTRY18_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13168;"	d
RTL8370_SVLAN_SP2C_ENTRY18_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13167;"	d
RTL8370_SVLAN_SP2C_ENTRY18_CTRL0_SVID_MASK	rtl8370_reg.h	13166;"	d
RTL8370_SVLAN_SP2C_ENTRY18_CTRL0_SVID_OFFSET	rtl8370_reg.h	13165;"	d
RTL8370_SVLAN_SP2C_ENTRY18_CTRL1_MASK	rtl8370_reg.h	13172;"	d
RTL8370_SVLAN_SP2C_ENTRY18_CTRL1_OFFSET	rtl8370_reg.h	13171;"	d
RTL8370_SVLAN_SP2C_ENTRY19_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13178;"	d
RTL8370_SVLAN_SP2C_ENTRY19_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13177;"	d
RTL8370_SVLAN_SP2C_ENTRY19_CTRL0_SVID_MASK	rtl8370_reg.h	13176;"	d
RTL8370_SVLAN_SP2C_ENTRY19_CTRL0_SVID_OFFSET	rtl8370_reg.h	13175;"	d
RTL8370_SVLAN_SP2C_ENTRY19_CTRL1_MASK	rtl8370_reg.h	13182;"	d
RTL8370_SVLAN_SP2C_ENTRY19_CTRL1_OFFSET	rtl8370_reg.h	13181;"	d
RTL8370_SVLAN_SP2C_ENTRY1_CTRL0_DST_PORT_MASK	rtl8370_reg.h	12998;"	d
RTL8370_SVLAN_SP2C_ENTRY1_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	12997;"	d
RTL8370_SVLAN_SP2C_ENTRY1_CTRL0_SVID_MASK	rtl8370_reg.h	12996;"	d
RTL8370_SVLAN_SP2C_ENTRY1_CTRL0_SVID_OFFSET	rtl8370_reg.h	12995;"	d
RTL8370_SVLAN_SP2C_ENTRY1_CTRL1_MASK	rtl8370_reg.h	13002;"	d
RTL8370_SVLAN_SP2C_ENTRY1_CTRL1_OFFSET	rtl8370_reg.h	13001;"	d
RTL8370_SVLAN_SP2C_ENTRY20_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13188;"	d
RTL8370_SVLAN_SP2C_ENTRY20_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13187;"	d
RTL8370_SVLAN_SP2C_ENTRY20_CTRL0_SVID_MASK	rtl8370_reg.h	13186;"	d
RTL8370_SVLAN_SP2C_ENTRY20_CTRL0_SVID_OFFSET	rtl8370_reg.h	13185;"	d
RTL8370_SVLAN_SP2C_ENTRY20_CTRL1_MASK	rtl8370_reg.h	13192;"	d
RTL8370_SVLAN_SP2C_ENTRY20_CTRL1_OFFSET	rtl8370_reg.h	13191;"	d
RTL8370_SVLAN_SP2C_ENTRY21_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13198;"	d
RTL8370_SVLAN_SP2C_ENTRY21_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13197;"	d
RTL8370_SVLAN_SP2C_ENTRY21_CTRL0_SVID_MASK	rtl8370_reg.h	13196;"	d
RTL8370_SVLAN_SP2C_ENTRY21_CTRL0_SVID_OFFSET	rtl8370_reg.h	13195;"	d
RTL8370_SVLAN_SP2C_ENTRY21_CTRL1_MASK	rtl8370_reg.h	13202;"	d
RTL8370_SVLAN_SP2C_ENTRY21_CTRL1_OFFSET	rtl8370_reg.h	13201;"	d
RTL8370_SVLAN_SP2C_ENTRY22_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13208;"	d
RTL8370_SVLAN_SP2C_ENTRY22_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13207;"	d
RTL8370_SVLAN_SP2C_ENTRY22_CTRL0_SVID_MASK	rtl8370_reg.h	13206;"	d
RTL8370_SVLAN_SP2C_ENTRY22_CTRL0_SVID_OFFSET	rtl8370_reg.h	13205;"	d
RTL8370_SVLAN_SP2C_ENTRY22_CTRL1_MASK	rtl8370_reg.h	13212;"	d
RTL8370_SVLAN_SP2C_ENTRY22_CTRL1_OFFSET	rtl8370_reg.h	13211;"	d
RTL8370_SVLAN_SP2C_ENTRY23_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13218;"	d
RTL8370_SVLAN_SP2C_ENTRY23_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13217;"	d
RTL8370_SVLAN_SP2C_ENTRY23_CTRL0_SVID_MASK	rtl8370_reg.h	13216;"	d
RTL8370_SVLAN_SP2C_ENTRY23_CTRL0_SVID_OFFSET	rtl8370_reg.h	13215;"	d
RTL8370_SVLAN_SP2C_ENTRY23_CTRL1_MASK	rtl8370_reg.h	13222;"	d
RTL8370_SVLAN_SP2C_ENTRY23_CTRL1_OFFSET	rtl8370_reg.h	13221;"	d
RTL8370_SVLAN_SP2C_ENTRY24_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13228;"	d
RTL8370_SVLAN_SP2C_ENTRY24_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13227;"	d
RTL8370_SVLAN_SP2C_ENTRY24_CTRL0_SVID_MASK	rtl8370_reg.h	13226;"	d
RTL8370_SVLAN_SP2C_ENTRY24_CTRL0_SVID_OFFSET	rtl8370_reg.h	13225;"	d
RTL8370_SVLAN_SP2C_ENTRY24_CTRL1_MASK	rtl8370_reg.h	13232;"	d
RTL8370_SVLAN_SP2C_ENTRY24_CTRL1_OFFSET	rtl8370_reg.h	13231;"	d
RTL8370_SVLAN_SP2C_ENTRY25_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13238;"	d
RTL8370_SVLAN_SP2C_ENTRY25_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13237;"	d
RTL8370_SVLAN_SP2C_ENTRY25_CTRL0_SVID_MASK	rtl8370_reg.h	13236;"	d
RTL8370_SVLAN_SP2C_ENTRY25_CTRL0_SVID_OFFSET	rtl8370_reg.h	13235;"	d
RTL8370_SVLAN_SP2C_ENTRY25_CTRL1_MASK	rtl8370_reg.h	13242;"	d
RTL8370_SVLAN_SP2C_ENTRY25_CTRL1_OFFSET	rtl8370_reg.h	13241;"	d
RTL8370_SVLAN_SP2C_ENTRY26_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13248;"	d
RTL8370_SVLAN_SP2C_ENTRY26_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13247;"	d
RTL8370_SVLAN_SP2C_ENTRY26_CTRL0_SVID_MASK	rtl8370_reg.h	13246;"	d
RTL8370_SVLAN_SP2C_ENTRY26_CTRL0_SVID_OFFSET	rtl8370_reg.h	13245;"	d
RTL8370_SVLAN_SP2C_ENTRY26_CTRL1_MASK	rtl8370_reg.h	13252;"	d
RTL8370_SVLAN_SP2C_ENTRY26_CTRL1_OFFSET	rtl8370_reg.h	13251;"	d
RTL8370_SVLAN_SP2C_ENTRY27_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13258;"	d
RTL8370_SVLAN_SP2C_ENTRY27_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13257;"	d
RTL8370_SVLAN_SP2C_ENTRY27_CTRL0_SVID_MASK	rtl8370_reg.h	13256;"	d
RTL8370_SVLAN_SP2C_ENTRY27_CTRL0_SVID_OFFSET	rtl8370_reg.h	13255;"	d
RTL8370_SVLAN_SP2C_ENTRY27_CTRL1_MASK	rtl8370_reg.h	13262;"	d
RTL8370_SVLAN_SP2C_ENTRY27_CTRL1_OFFSET	rtl8370_reg.h	13261;"	d
RTL8370_SVLAN_SP2C_ENTRY28_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13268;"	d
RTL8370_SVLAN_SP2C_ENTRY28_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13267;"	d
RTL8370_SVLAN_SP2C_ENTRY28_CTRL0_SVID_MASK	rtl8370_reg.h	13266;"	d
RTL8370_SVLAN_SP2C_ENTRY28_CTRL0_SVID_OFFSET	rtl8370_reg.h	13265;"	d
RTL8370_SVLAN_SP2C_ENTRY28_CTRL1_MASK	rtl8370_reg.h	13272;"	d
RTL8370_SVLAN_SP2C_ENTRY28_CTRL1_OFFSET	rtl8370_reg.h	13271;"	d
RTL8370_SVLAN_SP2C_ENTRY29_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13278;"	d
RTL8370_SVLAN_SP2C_ENTRY29_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13277;"	d
RTL8370_SVLAN_SP2C_ENTRY29_CTRL0_SVID_MASK	rtl8370_reg.h	13276;"	d
RTL8370_SVLAN_SP2C_ENTRY29_CTRL0_SVID_OFFSET	rtl8370_reg.h	13275;"	d
RTL8370_SVLAN_SP2C_ENTRY29_CTRL1_MASK	rtl8370_reg.h	13282;"	d
RTL8370_SVLAN_SP2C_ENTRY29_CTRL1_OFFSET	rtl8370_reg.h	13281;"	d
RTL8370_SVLAN_SP2C_ENTRY2_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13008;"	d
RTL8370_SVLAN_SP2C_ENTRY2_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13007;"	d
RTL8370_SVLAN_SP2C_ENTRY2_CTRL0_SVID_MASK	rtl8370_reg.h	13006;"	d
RTL8370_SVLAN_SP2C_ENTRY2_CTRL0_SVID_OFFSET	rtl8370_reg.h	13005;"	d
RTL8370_SVLAN_SP2C_ENTRY2_CTRL1_MASK	rtl8370_reg.h	13012;"	d
RTL8370_SVLAN_SP2C_ENTRY2_CTRL1_OFFSET	rtl8370_reg.h	13011;"	d
RTL8370_SVLAN_SP2C_ENTRY30_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13288;"	d
RTL8370_SVLAN_SP2C_ENTRY30_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13287;"	d
RTL8370_SVLAN_SP2C_ENTRY30_CTRL0_SVID_MASK	rtl8370_reg.h	13286;"	d
RTL8370_SVLAN_SP2C_ENTRY30_CTRL0_SVID_OFFSET	rtl8370_reg.h	13285;"	d
RTL8370_SVLAN_SP2C_ENTRY30_CTRL1_MASK	rtl8370_reg.h	13292;"	d
RTL8370_SVLAN_SP2C_ENTRY30_CTRL1_OFFSET	rtl8370_reg.h	13291;"	d
RTL8370_SVLAN_SP2C_ENTRY31_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13298;"	d
RTL8370_SVLAN_SP2C_ENTRY31_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13297;"	d
RTL8370_SVLAN_SP2C_ENTRY31_CTRL0_SVID_MASK	rtl8370_reg.h	13296;"	d
RTL8370_SVLAN_SP2C_ENTRY31_CTRL0_SVID_OFFSET	rtl8370_reg.h	13295;"	d
RTL8370_SVLAN_SP2C_ENTRY31_CTRL1_MASK	rtl8370_reg.h	13302;"	d
RTL8370_SVLAN_SP2C_ENTRY31_CTRL1_OFFSET	rtl8370_reg.h	13301;"	d
RTL8370_SVLAN_SP2C_ENTRY32_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13308;"	d
RTL8370_SVLAN_SP2C_ENTRY32_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13307;"	d
RTL8370_SVLAN_SP2C_ENTRY32_CTRL0_SVID_MASK	rtl8370_reg.h	13306;"	d
RTL8370_SVLAN_SP2C_ENTRY32_CTRL0_SVID_OFFSET	rtl8370_reg.h	13305;"	d
RTL8370_SVLAN_SP2C_ENTRY32_CTRL1_MASK	rtl8370_reg.h	13312;"	d
RTL8370_SVLAN_SP2C_ENTRY32_CTRL1_OFFSET	rtl8370_reg.h	13311;"	d
RTL8370_SVLAN_SP2C_ENTRY33_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13318;"	d
RTL8370_SVLAN_SP2C_ENTRY33_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13317;"	d
RTL8370_SVLAN_SP2C_ENTRY33_CTRL0_SVID_MASK	rtl8370_reg.h	13316;"	d
RTL8370_SVLAN_SP2C_ENTRY33_CTRL0_SVID_OFFSET	rtl8370_reg.h	13315;"	d
RTL8370_SVLAN_SP2C_ENTRY33_CTRL1_MASK	rtl8370_reg.h	13322;"	d
RTL8370_SVLAN_SP2C_ENTRY33_CTRL1_OFFSET	rtl8370_reg.h	13321;"	d
RTL8370_SVLAN_SP2C_ENTRY34_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13328;"	d
RTL8370_SVLAN_SP2C_ENTRY34_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13327;"	d
RTL8370_SVLAN_SP2C_ENTRY34_CTRL0_SVID_MASK	rtl8370_reg.h	13326;"	d
RTL8370_SVLAN_SP2C_ENTRY34_CTRL0_SVID_OFFSET	rtl8370_reg.h	13325;"	d
RTL8370_SVLAN_SP2C_ENTRY34_CTRL1_MASK	rtl8370_reg.h	13332;"	d
RTL8370_SVLAN_SP2C_ENTRY34_CTRL1_OFFSET	rtl8370_reg.h	13331;"	d
RTL8370_SVLAN_SP2C_ENTRY35_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13338;"	d
RTL8370_SVLAN_SP2C_ENTRY35_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13337;"	d
RTL8370_SVLAN_SP2C_ENTRY35_CTRL0_SVID_MASK	rtl8370_reg.h	13336;"	d
RTL8370_SVLAN_SP2C_ENTRY35_CTRL0_SVID_OFFSET	rtl8370_reg.h	13335;"	d
RTL8370_SVLAN_SP2C_ENTRY35_CTRL1_MASK	rtl8370_reg.h	13342;"	d
RTL8370_SVLAN_SP2C_ENTRY35_CTRL1_OFFSET	rtl8370_reg.h	13341;"	d
RTL8370_SVLAN_SP2C_ENTRY36_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13348;"	d
RTL8370_SVLAN_SP2C_ENTRY36_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13347;"	d
RTL8370_SVLAN_SP2C_ENTRY36_CTRL0_SVID_MASK	rtl8370_reg.h	13346;"	d
RTL8370_SVLAN_SP2C_ENTRY36_CTRL0_SVID_OFFSET	rtl8370_reg.h	13345;"	d
RTL8370_SVLAN_SP2C_ENTRY36_CTRL1_MASK	rtl8370_reg.h	13352;"	d
RTL8370_SVLAN_SP2C_ENTRY36_CTRL1_OFFSET	rtl8370_reg.h	13351;"	d
RTL8370_SVLAN_SP2C_ENTRY37_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13358;"	d
RTL8370_SVLAN_SP2C_ENTRY37_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13357;"	d
RTL8370_SVLAN_SP2C_ENTRY37_CTRL0_SVID_MASK	rtl8370_reg.h	13356;"	d
RTL8370_SVLAN_SP2C_ENTRY37_CTRL0_SVID_OFFSET	rtl8370_reg.h	13355;"	d
RTL8370_SVLAN_SP2C_ENTRY37_CTRL1_MASK	rtl8370_reg.h	13362;"	d
RTL8370_SVLAN_SP2C_ENTRY37_CTRL1_OFFSET	rtl8370_reg.h	13361;"	d
RTL8370_SVLAN_SP2C_ENTRY38_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13368;"	d
RTL8370_SVLAN_SP2C_ENTRY38_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13367;"	d
RTL8370_SVLAN_SP2C_ENTRY38_CTRL0_SVID_MASK	rtl8370_reg.h	13366;"	d
RTL8370_SVLAN_SP2C_ENTRY38_CTRL0_SVID_OFFSET	rtl8370_reg.h	13365;"	d
RTL8370_SVLAN_SP2C_ENTRY38_CTRL1_MASK	rtl8370_reg.h	13372;"	d
RTL8370_SVLAN_SP2C_ENTRY38_CTRL1_OFFSET	rtl8370_reg.h	13371;"	d
RTL8370_SVLAN_SP2C_ENTRY39_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13378;"	d
RTL8370_SVLAN_SP2C_ENTRY39_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13377;"	d
RTL8370_SVLAN_SP2C_ENTRY39_CTRL0_SVID_MASK	rtl8370_reg.h	13376;"	d
RTL8370_SVLAN_SP2C_ENTRY39_CTRL0_SVID_OFFSET	rtl8370_reg.h	13375;"	d
RTL8370_SVLAN_SP2C_ENTRY39_CTRL1_MASK	rtl8370_reg.h	13382;"	d
RTL8370_SVLAN_SP2C_ENTRY39_CTRL1_OFFSET	rtl8370_reg.h	13381;"	d
RTL8370_SVLAN_SP2C_ENTRY3_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13018;"	d
RTL8370_SVLAN_SP2C_ENTRY3_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13017;"	d
RTL8370_SVLAN_SP2C_ENTRY3_CTRL0_SVID_MASK	rtl8370_reg.h	13016;"	d
RTL8370_SVLAN_SP2C_ENTRY3_CTRL0_SVID_OFFSET	rtl8370_reg.h	13015;"	d
RTL8370_SVLAN_SP2C_ENTRY3_CTRL1_MASK	rtl8370_reg.h	13022;"	d
RTL8370_SVLAN_SP2C_ENTRY3_CTRL1_OFFSET	rtl8370_reg.h	13021;"	d
RTL8370_SVLAN_SP2C_ENTRY40_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13388;"	d
RTL8370_SVLAN_SP2C_ENTRY40_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13387;"	d
RTL8370_SVLAN_SP2C_ENTRY40_CTRL0_SVID_MASK	rtl8370_reg.h	13386;"	d
RTL8370_SVLAN_SP2C_ENTRY40_CTRL0_SVID_OFFSET	rtl8370_reg.h	13385;"	d
RTL8370_SVLAN_SP2C_ENTRY40_CTRL1_MASK	rtl8370_reg.h	13392;"	d
RTL8370_SVLAN_SP2C_ENTRY40_CTRL1_OFFSET	rtl8370_reg.h	13391;"	d
RTL8370_SVLAN_SP2C_ENTRY41_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13398;"	d
RTL8370_SVLAN_SP2C_ENTRY41_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13397;"	d
RTL8370_SVLAN_SP2C_ENTRY41_CTRL0_SVID_MASK	rtl8370_reg.h	13396;"	d
RTL8370_SVLAN_SP2C_ENTRY41_CTRL0_SVID_OFFSET	rtl8370_reg.h	13395;"	d
RTL8370_SVLAN_SP2C_ENTRY41_CTRL1_MASK	rtl8370_reg.h	13402;"	d
RTL8370_SVLAN_SP2C_ENTRY41_CTRL1_OFFSET	rtl8370_reg.h	13401;"	d
RTL8370_SVLAN_SP2C_ENTRY42_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13408;"	d
RTL8370_SVLAN_SP2C_ENTRY42_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13407;"	d
RTL8370_SVLAN_SP2C_ENTRY42_CTRL0_SVID_MASK	rtl8370_reg.h	13406;"	d
RTL8370_SVLAN_SP2C_ENTRY42_CTRL0_SVID_OFFSET	rtl8370_reg.h	13405;"	d
RTL8370_SVLAN_SP2C_ENTRY42_CTRL1_MASK	rtl8370_reg.h	13412;"	d
RTL8370_SVLAN_SP2C_ENTRY42_CTRL1_OFFSET	rtl8370_reg.h	13411;"	d
RTL8370_SVLAN_SP2C_ENTRY43_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13418;"	d
RTL8370_SVLAN_SP2C_ENTRY43_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13417;"	d
RTL8370_SVLAN_SP2C_ENTRY43_CTRL0_SVID_MASK	rtl8370_reg.h	13416;"	d
RTL8370_SVLAN_SP2C_ENTRY43_CTRL0_SVID_OFFSET	rtl8370_reg.h	13415;"	d
RTL8370_SVLAN_SP2C_ENTRY43_CTRL1_MASK	rtl8370_reg.h	13422;"	d
RTL8370_SVLAN_SP2C_ENTRY43_CTRL1_OFFSET	rtl8370_reg.h	13421;"	d
RTL8370_SVLAN_SP2C_ENTRY44_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13428;"	d
RTL8370_SVLAN_SP2C_ENTRY44_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13427;"	d
RTL8370_SVLAN_SP2C_ENTRY44_CTRL0_SVID_MASK	rtl8370_reg.h	13426;"	d
RTL8370_SVLAN_SP2C_ENTRY44_CTRL0_SVID_OFFSET	rtl8370_reg.h	13425;"	d
RTL8370_SVLAN_SP2C_ENTRY44_CTRL1_MASK	rtl8370_reg.h	13432;"	d
RTL8370_SVLAN_SP2C_ENTRY44_CTRL1_OFFSET	rtl8370_reg.h	13431;"	d
RTL8370_SVLAN_SP2C_ENTRY45_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13438;"	d
RTL8370_SVLAN_SP2C_ENTRY45_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13437;"	d
RTL8370_SVLAN_SP2C_ENTRY45_CTRL0_SVID_MASK	rtl8370_reg.h	13436;"	d
RTL8370_SVLAN_SP2C_ENTRY45_CTRL0_SVID_OFFSET	rtl8370_reg.h	13435;"	d
RTL8370_SVLAN_SP2C_ENTRY45_CTRL1_MASK	rtl8370_reg.h	13442;"	d
RTL8370_SVLAN_SP2C_ENTRY45_CTRL1_OFFSET	rtl8370_reg.h	13441;"	d
RTL8370_SVLAN_SP2C_ENTRY46_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13448;"	d
RTL8370_SVLAN_SP2C_ENTRY46_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13447;"	d
RTL8370_SVLAN_SP2C_ENTRY46_CTRL0_SVID_MASK	rtl8370_reg.h	13446;"	d
RTL8370_SVLAN_SP2C_ENTRY46_CTRL0_SVID_OFFSET	rtl8370_reg.h	13445;"	d
RTL8370_SVLAN_SP2C_ENTRY46_CTRL1_MASK	rtl8370_reg.h	13452;"	d
RTL8370_SVLAN_SP2C_ENTRY46_CTRL1_OFFSET	rtl8370_reg.h	13451;"	d
RTL8370_SVLAN_SP2C_ENTRY47_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13458;"	d
RTL8370_SVLAN_SP2C_ENTRY47_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13457;"	d
RTL8370_SVLAN_SP2C_ENTRY47_CTRL0_SVID_MASK	rtl8370_reg.h	13456;"	d
RTL8370_SVLAN_SP2C_ENTRY47_CTRL0_SVID_OFFSET	rtl8370_reg.h	13455;"	d
RTL8370_SVLAN_SP2C_ENTRY47_CTRL1_MASK	rtl8370_reg.h	13462;"	d
RTL8370_SVLAN_SP2C_ENTRY47_CTRL1_OFFSET	rtl8370_reg.h	13461;"	d
RTL8370_SVLAN_SP2C_ENTRY48_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13468;"	d
RTL8370_SVLAN_SP2C_ENTRY48_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13467;"	d
RTL8370_SVLAN_SP2C_ENTRY48_CTRL0_SVID_MASK	rtl8370_reg.h	13466;"	d
RTL8370_SVLAN_SP2C_ENTRY48_CTRL0_SVID_OFFSET	rtl8370_reg.h	13465;"	d
RTL8370_SVLAN_SP2C_ENTRY48_CTRL1_MASK	rtl8370_reg.h	13472;"	d
RTL8370_SVLAN_SP2C_ENTRY48_CTRL1_OFFSET	rtl8370_reg.h	13471;"	d
RTL8370_SVLAN_SP2C_ENTRY49_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13478;"	d
RTL8370_SVLAN_SP2C_ENTRY49_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13477;"	d
RTL8370_SVLAN_SP2C_ENTRY49_CTRL0_SVID_MASK	rtl8370_reg.h	13476;"	d
RTL8370_SVLAN_SP2C_ENTRY49_CTRL0_SVID_OFFSET	rtl8370_reg.h	13475;"	d
RTL8370_SVLAN_SP2C_ENTRY49_CTRL1_MASK	rtl8370_reg.h	13482;"	d
RTL8370_SVLAN_SP2C_ENTRY49_CTRL1_OFFSET	rtl8370_reg.h	13481;"	d
RTL8370_SVLAN_SP2C_ENTRY4_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13028;"	d
RTL8370_SVLAN_SP2C_ENTRY4_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13027;"	d
RTL8370_SVLAN_SP2C_ENTRY4_CTRL0_SVID_MASK	rtl8370_reg.h	13026;"	d
RTL8370_SVLAN_SP2C_ENTRY4_CTRL0_SVID_OFFSET	rtl8370_reg.h	13025;"	d
RTL8370_SVLAN_SP2C_ENTRY4_CTRL1_MASK	rtl8370_reg.h	13032;"	d
RTL8370_SVLAN_SP2C_ENTRY4_CTRL1_OFFSET	rtl8370_reg.h	13031;"	d
RTL8370_SVLAN_SP2C_ENTRY50_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13488;"	d
RTL8370_SVLAN_SP2C_ENTRY50_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13487;"	d
RTL8370_SVLAN_SP2C_ENTRY50_CTRL0_SVID_MASK	rtl8370_reg.h	13486;"	d
RTL8370_SVLAN_SP2C_ENTRY50_CTRL0_SVID_OFFSET	rtl8370_reg.h	13485;"	d
RTL8370_SVLAN_SP2C_ENTRY50_CTRL1_MASK	rtl8370_reg.h	13492;"	d
RTL8370_SVLAN_SP2C_ENTRY50_CTRL1_OFFSET	rtl8370_reg.h	13491;"	d
RTL8370_SVLAN_SP2C_ENTRY51_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13498;"	d
RTL8370_SVLAN_SP2C_ENTRY51_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13497;"	d
RTL8370_SVLAN_SP2C_ENTRY51_CTRL0_SVID_MASK	rtl8370_reg.h	13496;"	d
RTL8370_SVLAN_SP2C_ENTRY51_CTRL0_SVID_OFFSET	rtl8370_reg.h	13495;"	d
RTL8370_SVLAN_SP2C_ENTRY51_CTRL1_MASK	rtl8370_reg.h	13502;"	d
RTL8370_SVLAN_SP2C_ENTRY51_CTRL1_OFFSET	rtl8370_reg.h	13501;"	d
RTL8370_SVLAN_SP2C_ENTRY52_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13508;"	d
RTL8370_SVLAN_SP2C_ENTRY52_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13507;"	d
RTL8370_SVLAN_SP2C_ENTRY52_CTRL0_SVID_MASK	rtl8370_reg.h	13506;"	d
RTL8370_SVLAN_SP2C_ENTRY52_CTRL0_SVID_OFFSET	rtl8370_reg.h	13505;"	d
RTL8370_SVLAN_SP2C_ENTRY52_CTRL1_MASK	rtl8370_reg.h	13512;"	d
RTL8370_SVLAN_SP2C_ENTRY52_CTRL1_OFFSET	rtl8370_reg.h	13511;"	d
RTL8370_SVLAN_SP2C_ENTRY53_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13518;"	d
RTL8370_SVLAN_SP2C_ENTRY53_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13517;"	d
RTL8370_SVLAN_SP2C_ENTRY53_CTRL0_SVID_MASK	rtl8370_reg.h	13516;"	d
RTL8370_SVLAN_SP2C_ENTRY53_CTRL0_SVID_OFFSET	rtl8370_reg.h	13515;"	d
RTL8370_SVLAN_SP2C_ENTRY53_CTRL1_MASK	rtl8370_reg.h	13522;"	d
RTL8370_SVLAN_SP2C_ENTRY53_CTRL1_OFFSET	rtl8370_reg.h	13521;"	d
RTL8370_SVLAN_SP2C_ENTRY54_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13528;"	d
RTL8370_SVLAN_SP2C_ENTRY54_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13527;"	d
RTL8370_SVLAN_SP2C_ENTRY54_CTRL0_SVID_MASK	rtl8370_reg.h	13526;"	d
RTL8370_SVLAN_SP2C_ENTRY54_CTRL0_SVID_OFFSET	rtl8370_reg.h	13525;"	d
RTL8370_SVLAN_SP2C_ENTRY54_CTRL1_MASK	rtl8370_reg.h	13532;"	d
RTL8370_SVLAN_SP2C_ENTRY54_CTRL1_OFFSET	rtl8370_reg.h	13531;"	d
RTL8370_SVLAN_SP2C_ENTRY55_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13538;"	d
RTL8370_SVLAN_SP2C_ENTRY55_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13537;"	d
RTL8370_SVLAN_SP2C_ENTRY55_CTRL0_SVID_MASK	rtl8370_reg.h	13536;"	d
RTL8370_SVLAN_SP2C_ENTRY55_CTRL0_SVID_OFFSET	rtl8370_reg.h	13535;"	d
RTL8370_SVLAN_SP2C_ENTRY55_CTRL1_MASK	rtl8370_reg.h	13542;"	d
RTL8370_SVLAN_SP2C_ENTRY55_CTRL1_OFFSET	rtl8370_reg.h	13541;"	d
RTL8370_SVLAN_SP2C_ENTRY56_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13548;"	d
RTL8370_SVLAN_SP2C_ENTRY56_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13547;"	d
RTL8370_SVLAN_SP2C_ENTRY56_CTRL0_SVID_MASK	rtl8370_reg.h	13546;"	d
RTL8370_SVLAN_SP2C_ENTRY56_CTRL0_SVID_OFFSET	rtl8370_reg.h	13545;"	d
RTL8370_SVLAN_SP2C_ENTRY56_CTRL1_MASK	rtl8370_reg.h	13552;"	d
RTL8370_SVLAN_SP2C_ENTRY56_CTRL1_OFFSET	rtl8370_reg.h	13551;"	d
RTL8370_SVLAN_SP2C_ENTRY57_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13558;"	d
RTL8370_SVLAN_SP2C_ENTRY57_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13557;"	d
RTL8370_SVLAN_SP2C_ENTRY57_CTRL0_SVID_MASK	rtl8370_reg.h	13556;"	d
RTL8370_SVLAN_SP2C_ENTRY57_CTRL0_SVID_OFFSET	rtl8370_reg.h	13555;"	d
RTL8370_SVLAN_SP2C_ENTRY57_CTRL1_MASK	rtl8370_reg.h	13562;"	d
RTL8370_SVLAN_SP2C_ENTRY57_CTRL1_OFFSET	rtl8370_reg.h	13561;"	d
RTL8370_SVLAN_SP2C_ENTRY58_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13568;"	d
RTL8370_SVLAN_SP2C_ENTRY58_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13567;"	d
RTL8370_SVLAN_SP2C_ENTRY58_CTRL0_SVID_MASK	rtl8370_reg.h	13566;"	d
RTL8370_SVLAN_SP2C_ENTRY58_CTRL0_SVID_OFFSET	rtl8370_reg.h	13565;"	d
RTL8370_SVLAN_SP2C_ENTRY58_CTRL1_MASK	rtl8370_reg.h	13572;"	d
RTL8370_SVLAN_SP2C_ENTRY58_CTRL1_OFFSET	rtl8370_reg.h	13571;"	d
RTL8370_SVLAN_SP2C_ENTRY59_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13578;"	d
RTL8370_SVLAN_SP2C_ENTRY59_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13577;"	d
RTL8370_SVLAN_SP2C_ENTRY59_CTRL0_SVID_MASK	rtl8370_reg.h	13576;"	d
RTL8370_SVLAN_SP2C_ENTRY59_CTRL0_SVID_OFFSET	rtl8370_reg.h	13575;"	d
RTL8370_SVLAN_SP2C_ENTRY59_CTRL1_MASK	rtl8370_reg.h	13582;"	d
RTL8370_SVLAN_SP2C_ENTRY59_CTRL1_OFFSET	rtl8370_reg.h	13581;"	d
RTL8370_SVLAN_SP2C_ENTRY5_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13038;"	d
RTL8370_SVLAN_SP2C_ENTRY5_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13037;"	d
RTL8370_SVLAN_SP2C_ENTRY5_CTRL0_SVID_MASK	rtl8370_reg.h	13036;"	d
RTL8370_SVLAN_SP2C_ENTRY5_CTRL0_SVID_OFFSET	rtl8370_reg.h	13035;"	d
RTL8370_SVLAN_SP2C_ENTRY5_CTRL1_MASK	rtl8370_reg.h	13042;"	d
RTL8370_SVLAN_SP2C_ENTRY5_CTRL1_OFFSET	rtl8370_reg.h	13041;"	d
RTL8370_SVLAN_SP2C_ENTRY60_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13588;"	d
RTL8370_SVLAN_SP2C_ENTRY60_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13587;"	d
RTL8370_SVLAN_SP2C_ENTRY60_CTRL0_SVID_MASK	rtl8370_reg.h	13586;"	d
RTL8370_SVLAN_SP2C_ENTRY60_CTRL0_SVID_OFFSET	rtl8370_reg.h	13585;"	d
RTL8370_SVLAN_SP2C_ENTRY60_CTRL1_MASK	rtl8370_reg.h	13592;"	d
RTL8370_SVLAN_SP2C_ENTRY60_CTRL1_OFFSET	rtl8370_reg.h	13591;"	d
RTL8370_SVLAN_SP2C_ENTRY61_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13598;"	d
RTL8370_SVLAN_SP2C_ENTRY61_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13597;"	d
RTL8370_SVLAN_SP2C_ENTRY61_CTRL0_SVID_MASK	rtl8370_reg.h	13596;"	d
RTL8370_SVLAN_SP2C_ENTRY61_CTRL0_SVID_OFFSET	rtl8370_reg.h	13595;"	d
RTL8370_SVLAN_SP2C_ENTRY61_CTRL1_MASK	rtl8370_reg.h	13602;"	d
RTL8370_SVLAN_SP2C_ENTRY61_CTRL1_OFFSET	rtl8370_reg.h	13601;"	d
RTL8370_SVLAN_SP2C_ENTRY62_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13608;"	d
RTL8370_SVLAN_SP2C_ENTRY62_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13607;"	d
RTL8370_SVLAN_SP2C_ENTRY62_CTRL0_SVID_MASK	rtl8370_reg.h	13606;"	d
RTL8370_SVLAN_SP2C_ENTRY62_CTRL0_SVID_OFFSET	rtl8370_reg.h	13605;"	d
RTL8370_SVLAN_SP2C_ENTRY62_CTRL1_MASK	rtl8370_reg.h	13612;"	d
RTL8370_SVLAN_SP2C_ENTRY62_CTRL1_OFFSET	rtl8370_reg.h	13611;"	d
RTL8370_SVLAN_SP2C_ENTRY63_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13618;"	d
RTL8370_SVLAN_SP2C_ENTRY63_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13617;"	d
RTL8370_SVLAN_SP2C_ENTRY63_CTRL0_SVID_MASK	rtl8370_reg.h	13616;"	d
RTL8370_SVLAN_SP2C_ENTRY63_CTRL0_SVID_OFFSET	rtl8370_reg.h	13615;"	d
RTL8370_SVLAN_SP2C_ENTRY63_CTRL1_MASK	rtl8370_reg.h	13622;"	d
RTL8370_SVLAN_SP2C_ENTRY63_CTRL1_OFFSET	rtl8370_reg.h	13621;"	d
RTL8370_SVLAN_SP2C_ENTRY64_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13628;"	d
RTL8370_SVLAN_SP2C_ENTRY64_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13627;"	d
RTL8370_SVLAN_SP2C_ENTRY64_CTRL0_SVID_MASK	rtl8370_reg.h	13626;"	d
RTL8370_SVLAN_SP2C_ENTRY64_CTRL0_SVID_OFFSET	rtl8370_reg.h	13625;"	d
RTL8370_SVLAN_SP2C_ENTRY64_CTRL1_MASK	rtl8370_reg.h	13632;"	d
RTL8370_SVLAN_SP2C_ENTRY64_CTRL1_OFFSET	rtl8370_reg.h	13631;"	d
RTL8370_SVLAN_SP2C_ENTRY65_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13638;"	d
RTL8370_SVLAN_SP2C_ENTRY65_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13637;"	d
RTL8370_SVLAN_SP2C_ENTRY65_CTRL0_SVID_MASK	rtl8370_reg.h	13636;"	d
RTL8370_SVLAN_SP2C_ENTRY65_CTRL0_SVID_OFFSET	rtl8370_reg.h	13635;"	d
RTL8370_SVLAN_SP2C_ENTRY65_CTRL1_MASK	rtl8370_reg.h	13642;"	d
RTL8370_SVLAN_SP2C_ENTRY65_CTRL1_OFFSET	rtl8370_reg.h	13641;"	d
RTL8370_SVLAN_SP2C_ENTRY66_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13648;"	d
RTL8370_SVLAN_SP2C_ENTRY66_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13647;"	d
RTL8370_SVLAN_SP2C_ENTRY66_CTRL0_SVID_MASK	rtl8370_reg.h	13646;"	d
RTL8370_SVLAN_SP2C_ENTRY66_CTRL0_SVID_OFFSET	rtl8370_reg.h	13645;"	d
RTL8370_SVLAN_SP2C_ENTRY66_CTRL1_MASK	rtl8370_reg.h	13652;"	d
RTL8370_SVLAN_SP2C_ENTRY66_CTRL1_OFFSET	rtl8370_reg.h	13651;"	d
RTL8370_SVLAN_SP2C_ENTRY67_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13658;"	d
RTL8370_SVLAN_SP2C_ENTRY67_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13657;"	d
RTL8370_SVLAN_SP2C_ENTRY67_CTRL0_SVID_MASK	rtl8370_reg.h	13656;"	d
RTL8370_SVLAN_SP2C_ENTRY67_CTRL0_SVID_OFFSET	rtl8370_reg.h	13655;"	d
RTL8370_SVLAN_SP2C_ENTRY67_CTRL1_MASK	rtl8370_reg.h	13662;"	d
RTL8370_SVLAN_SP2C_ENTRY67_CTRL1_OFFSET	rtl8370_reg.h	13661;"	d
RTL8370_SVLAN_SP2C_ENTRY68_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13668;"	d
RTL8370_SVLAN_SP2C_ENTRY68_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13667;"	d
RTL8370_SVLAN_SP2C_ENTRY68_CTRL0_SVID_MASK	rtl8370_reg.h	13666;"	d
RTL8370_SVLAN_SP2C_ENTRY68_CTRL0_SVID_OFFSET	rtl8370_reg.h	13665;"	d
RTL8370_SVLAN_SP2C_ENTRY68_CTRL1_MASK	rtl8370_reg.h	13672;"	d
RTL8370_SVLAN_SP2C_ENTRY68_CTRL1_OFFSET	rtl8370_reg.h	13671;"	d
RTL8370_SVLAN_SP2C_ENTRY69_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13678;"	d
RTL8370_SVLAN_SP2C_ENTRY69_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13677;"	d
RTL8370_SVLAN_SP2C_ENTRY69_CTRL0_SVID_MASK	rtl8370_reg.h	13676;"	d
RTL8370_SVLAN_SP2C_ENTRY69_CTRL0_SVID_OFFSET	rtl8370_reg.h	13675;"	d
RTL8370_SVLAN_SP2C_ENTRY69_CTRL1_MASK	rtl8370_reg.h	13682;"	d
RTL8370_SVLAN_SP2C_ENTRY69_CTRL1_OFFSET	rtl8370_reg.h	13681;"	d
RTL8370_SVLAN_SP2C_ENTRY6_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13048;"	d
RTL8370_SVLAN_SP2C_ENTRY6_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13047;"	d
RTL8370_SVLAN_SP2C_ENTRY6_CTRL0_SVID_MASK	rtl8370_reg.h	13046;"	d
RTL8370_SVLAN_SP2C_ENTRY6_CTRL0_SVID_OFFSET	rtl8370_reg.h	13045;"	d
RTL8370_SVLAN_SP2C_ENTRY6_CTRL1_MASK	rtl8370_reg.h	13052;"	d
RTL8370_SVLAN_SP2C_ENTRY6_CTRL1_OFFSET	rtl8370_reg.h	13051;"	d
RTL8370_SVLAN_SP2C_ENTRY70_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13688;"	d
RTL8370_SVLAN_SP2C_ENTRY70_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13687;"	d
RTL8370_SVLAN_SP2C_ENTRY70_CTRL0_SVID_MASK	rtl8370_reg.h	13686;"	d
RTL8370_SVLAN_SP2C_ENTRY70_CTRL0_SVID_OFFSET	rtl8370_reg.h	13685;"	d
RTL8370_SVLAN_SP2C_ENTRY70_CTRL1_MASK	rtl8370_reg.h	13692;"	d
RTL8370_SVLAN_SP2C_ENTRY70_CTRL1_OFFSET	rtl8370_reg.h	13691;"	d
RTL8370_SVLAN_SP2C_ENTRY71_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13698;"	d
RTL8370_SVLAN_SP2C_ENTRY71_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13697;"	d
RTL8370_SVLAN_SP2C_ENTRY71_CTRL0_SVID_MASK	rtl8370_reg.h	13696;"	d
RTL8370_SVLAN_SP2C_ENTRY71_CTRL0_SVID_OFFSET	rtl8370_reg.h	13695;"	d
RTL8370_SVLAN_SP2C_ENTRY71_CTRL1_MASK	rtl8370_reg.h	13702;"	d
RTL8370_SVLAN_SP2C_ENTRY71_CTRL1_OFFSET	rtl8370_reg.h	13701;"	d
RTL8370_SVLAN_SP2C_ENTRY72_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13708;"	d
RTL8370_SVLAN_SP2C_ENTRY72_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13707;"	d
RTL8370_SVLAN_SP2C_ENTRY72_CTRL0_SVID_MASK	rtl8370_reg.h	13706;"	d
RTL8370_SVLAN_SP2C_ENTRY72_CTRL0_SVID_OFFSET	rtl8370_reg.h	13705;"	d
RTL8370_SVLAN_SP2C_ENTRY72_CTRL1_MASK	rtl8370_reg.h	13712;"	d
RTL8370_SVLAN_SP2C_ENTRY72_CTRL1_OFFSET	rtl8370_reg.h	13711;"	d
RTL8370_SVLAN_SP2C_ENTRY73_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13718;"	d
RTL8370_SVLAN_SP2C_ENTRY73_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13717;"	d
RTL8370_SVLAN_SP2C_ENTRY73_CTRL0_SVID_MASK	rtl8370_reg.h	13716;"	d
RTL8370_SVLAN_SP2C_ENTRY73_CTRL0_SVID_OFFSET	rtl8370_reg.h	13715;"	d
RTL8370_SVLAN_SP2C_ENTRY73_CTRL1_MASK	rtl8370_reg.h	13722;"	d
RTL8370_SVLAN_SP2C_ENTRY73_CTRL1_OFFSET	rtl8370_reg.h	13721;"	d
RTL8370_SVLAN_SP2C_ENTRY74_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13728;"	d
RTL8370_SVLAN_SP2C_ENTRY74_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13727;"	d
RTL8370_SVLAN_SP2C_ENTRY74_CTRL0_SVID_MASK	rtl8370_reg.h	13726;"	d
RTL8370_SVLAN_SP2C_ENTRY74_CTRL0_SVID_OFFSET	rtl8370_reg.h	13725;"	d
RTL8370_SVLAN_SP2C_ENTRY74_CTRL1_MASK	rtl8370_reg.h	13732;"	d
RTL8370_SVLAN_SP2C_ENTRY74_CTRL1_OFFSET	rtl8370_reg.h	13731;"	d
RTL8370_SVLAN_SP2C_ENTRY75_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13738;"	d
RTL8370_SVLAN_SP2C_ENTRY75_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13737;"	d
RTL8370_SVLAN_SP2C_ENTRY75_CTRL0_SVID_MASK	rtl8370_reg.h	13736;"	d
RTL8370_SVLAN_SP2C_ENTRY75_CTRL0_SVID_OFFSET	rtl8370_reg.h	13735;"	d
RTL8370_SVLAN_SP2C_ENTRY75_CTRL1_MASK	rtl8370_reg.h	13742;"	d
RTL8370_SVLAN_SP2C_ENTRY75_CTRL1_OFFSET	rtl8370_reg.h	13741;"	d
RTL8370_SVLAN_SP2C_ENTRY76_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13748;"	d
RTL8370_SVLAN_SP2C_ENTRY76_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13747;"	d
RTL8370_SVLAN_SP2C_ENTRY76_CTRL0_SVID_MASK	rtl8370_reg.h	13746;"	d
RTL8370_SVLAN_SP2C_ENTRY76_CTRL0_SVID_OFFSET	rtl8370_reg.h	13745;"	d
RTL8370_SVLAN_SP2C_ENTRY76_CTRL1_MASK	rtl8370_reg.h	13752;"	d
RTL8370_SVLAN_SP2C_ENTRY76_CTRL1_OFFSET	rtl8370_reg.h	13751;"	d
RTL8370_SVLAN_SP2C_ENTRY77_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13758;"	d
RTL8370_SVLAN_SP2C_ENTRY77_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13757;"	d
RTL8370_SVLAN_SP2C_ENTRY77_CTRL0_SVID_MASK	rtl8370_reg.h	13756;"	d
RTL8370_SVLAN_SP2C_ENTRY77_CTRL0_SVID_OFFSET	rtl8370_reg.h	13755;"	d
RTL8370_SVLAN_SP2C_ENTRY77_CTRL1_MASK	rtl8370_reg.h	13762;"	d
RTL8370_SVLAN_SP2C_ENTRY77_CTRL1_OFFSET	rtl8370_reg.h	13761;"	d
RTL8370_SVLAN_SP2C_ENTRY78_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13768;"	d
RTL8370_SVLAN_SP2C_ENTRY78_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13767;"	d
RTL8370_SVLAN_SP2C_ENTRY78_CTRL0_SVID_MASK	rtl8370_reg.h	13766;"	d
RTL8370_SVLAN_SP2C_ENTRY78_CTRL0_SVID_OFFSET	rtl8370_reg.h	13765;"	d
RTL8370_SVLAN_SP2C_ENTRY78_CTRL1_MASK	rtl8370_reg.h	13772;"	d
RTL8370_SVLAN_SP2C_ENTRY78_CTRL1_OFFSET	rtl8370_reg.h	13771;"	d
RTL8370_SVLAN_SP2C_ENTRY79_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13778;"	d
RTL8370_SVLAN_SP2C_ENTRY79_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13777;"	d
RTL8370_SVLAN_SP2C_ENTRY79_CTRL0_SVID_MASK	rtl8370_reg.h	13776;"	d
RTL8370_SVLAN_SP2C_ENTRY79_CTRL0_SVID_OFFSET	rtl8370_reg.h	13775;"	d
RTL8370_SVLAN_SP2C_ENTRY79_CTRL1_MASK	rtl8370_reg.h	13782;"	d
RTL8370_SVLAN_SP2C_ENTRY79_CTRL1_OFFSET	rtl8370_reg.h	13781;"	d
RTL8370_SVLAN_SP2C_ENTRY7_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13058;"	d
RTL8370_SVLAN_SP2C_ENTRY7_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13057;"	d
RTL8370_SVLAN_SP2C_ENTRY7_CTRL0_SVID_MASK	rtl8370_reg.h	13056;"	d
RTL8370_SVLAN_SP2C_ENTRY7_CTRL0_SVID_OFFSET	rtl8370_reg.h	13055;"	d
RTL8370_SVLAN_SP2C_ENTRY7_CTRL1_MASK	rtl8370_reg.h	13062;"	d
RTL8370_SVLAN_SP2C_ENTRY7_CTRL1_OFFSET	rtl8370_reg.h	13061;"	d
RTL8370_SVLAN_SP2C_ENTRY80_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13788;"	d
RTL8370_SVLAN_SP2C_ENTRY80_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13787;"	d
RTL8370_SVLAN_SP2C_ENTRY80_CTRL0_SVID_MASK	rtl8370_reg.h	13786;"	d
RTL8370_SVLAN_SP2C_ENTRY80_CTRL0_SVID_OFFSET	rtl8370_reg.h	13785;"	d
RTL8370_SVLAN_SP2C_ENTRY80_CTRL1_MASK	rtl8370_reg.h	13792;"	d
RTL8370_SVLAN_SP2C_ENTRY80_CTRL1_OFFSET	rtl8370_reg.h	13791;"	d
RTL8370_SVLAN_SP2C_ENTRY81_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13798;"	d
RTL8370_SVLAN_SP2C_ENTRY81_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13797;"	d
RTL8370_SVLAN_SP2C_ENTRY81_CTRL0_SVID_MASK	rtl8370_reg.h	13796;"	d
RTL8370_SVLAN_SP2C_ENTRY81_CTRL0_SVID_OFFSET	rtl8370_reg.h	13795;"	d
RTL8370_SVLAN_SP2C_ENTRY81_CTRL1_MASK	rtl8370_reg.h	13802;"	d
RTL8370_SVLAN_SP2C_ENTRY81_CTRL1_OFFSET	rtl8370_reg.h	13801;"	d
RTL8370_SVLAN_SP2C_ENTRY82_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13808;"	d
RTL8370_SVLAN_SP2C_ENTRY82_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13807;"	d
RTL8370_SVLAN_SP2C_ENTRY82_CTRL0_SVID_MASK	rtl8370_reg.h	13806;"	d
RTL8370_SVLAN_SP2C_ENTRY82_CTRL0_SVID_OFFSET	rtl8370_reg.h	13805;"	d
RTL8370_SVLAN_SP2C_ENTRY82_CTRL1_MASK	rtl8370_reg.h	13812;"	d
RTL8370_SVLAN_SP2C_ENTRY82_CTRL1_OFFSET	rtl8370_reg.h	13811;"	d
RTL8370_SVLAN_SP2C_ENTRY83_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13818;"	d
RTL8370_SVLAN_SP2C_ENTRY83_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13817;"	d
RTL8370_SVLAN_SP2C_ENTRY83_CTRL0_SVID_MASK	rtl8370_reg.h	13816;"	d
RTL8370_SVLAN_SP2C_ENTRY83_CTRL0_SVID_OFFSET	rtl8370_reg.h	13815;"	d
RTL8370_SVLAN_SP2C_ENTRY83_CTRL1_MASK	rtl8370_reg.h	13822;"	d
RTL8370_SVLAN_SP2C_ENTRY83_CTRL1_OFFSET	rtl8370_reg.h	13821;"	d
RTL8370_SVLAN_SP2C_ENTRY84_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13828;"	d
RTL8370_SVLAN_SP2C_ENTRY84_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13827;"	d
RTL8370_SVLAN_SP2C_ENTRY84_CTRL0_SVID_MASK	rtl8370_reg.h	13826;"	d
RTL8370_SVLAN_SP2C_ENTRY84_CTRL0_SVID_OFFSET	rtl8370_reg.h	13825;"	d
RTL8370_SVLAN_SP2C_ENTRY84_CTRL1_MASK	rtl8370_reg.h	13832;"	d
RTL8370_SVLAN_SP2C_ENTRY84_CTRL1_OFFSET	rtl8370_reg.h	13831;"	d
RTL8370_SVLAN_SP2C_ENTRY85_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13838;"	d
RTL8370_SVLAN_SP2C_ENTRY85_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13837;"	d
RTL8370_SVLAN_SP2C_ENTRY85_CTRL0_SVID_MASK	rtl8370_reg.h	13836;"	d
RTL8370_SVLAN_SP2C_ENTRY85_CTRL0_SVID_OFFSET	rtl8370_reg.h	13835;"	d
RTL8370_SVLAN_SP2C_ENTRY85_CTRL1_MASK	rtl8370_reg.h	13842;"	d
RTL8370_SVLAN_SP2C_ENTRY85_CTRL1_OFFSET	rtl8370_reg.h	13841;"	d
RTL8370_SVLAN_SP2C_ENTRY86_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13848;"	d
RTL8370_SVLAN_SP2C_ENTRY86_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13847;"	d
RTL8370_SVLAN_SP2C_ENTRY86_CTRL0_SVID_MASK	rtl8370_reg.h	13846;"	d
RTL8370_SVLAN_SP2C_ENTRY86_CTRL0_SVID_OFFSET	rtl8370_reg.h	13845;"	d
RTL8370_SVLAN_SP2C_ENTRY86_CTRL1_MASK	rtl8370_reg.h	13852;"	d
RTL8370_SVLAN_SP2C_ENTRY86_CTRL1_OFFSET	rtl8370_reg.h	13851;"	d
RTL8370_SVLAN_SP2C_ENTRY87_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13858;"	d
RTL8370_SVLAN_SP2C_ENTRY87_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13857;"	d
RTL8370_SVLAN_SP2C_ENTRY87_CTRL0_SVID_MASK	rtl8370_reg.h	13856;"	d
RTL8370_SVLAN_SP2C_ENTRY87_CTRL0_SVID_OFFSET	rtl8370_reg.h	13855;"	d
RTL8370_SVLAN_SP2C_ENTRY87_CTRL1_MASK	rtl8370_reg.h	13862;"	d
RTL8370_SVLAN_SP2C_ENTRY87_CTRL1_OFFSET	rtl8370_reg.h	13861;"	d
RTL8370_SVLAN_SP2C_ENTRY88_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13868;"	d
RTL8370_SVLAN_SP2C_ENTRY88_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13867;"	d
RTL8370_SVLAN_SP2C_ENTRY88_CTRL0_SVID_MASK	rtl8370_reg.h	13866;"	d
RTL8370_SVLAN_SP2C_ENTRY88_CTRL0_SVID_OFFSET	rtl8370_reg.h	13865;"	d
RTL8370_SVLAN_SP2C_ENTRY88_CTRL1_MASK	rtl8370_reg.h	13872;"	d
RTL8370_SVLAN_SP2C_ENTRY88_CTRL1_OFFSET	rtl8370_reg.h	13871;"	d
RTL8370_SVLAN_SP2C_ENTRY89_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13878;"	d
RTL8370_SVLAN_SP2C_ENTRY89_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13877;"	d
RTL8370_SVLAN_SP2C_ENTRY89_CTRL0_SVID_MASK	rtl8370_reg.h	13876;"	d
RTL8370_SVLAN_SP2C_ENTRY89_CTRL0_SVID_OFFSET	rtl8370_reg.h	13875;"	d
RTL8370_SVLAN_SP2C_ENTRY89_CTRL1_MASK	rtl8370_reg.h	13882;"	d
RTL8370_SVLAN_SP2C_ENTRY89_CTRL1_OFFSET	rtl8370_reg.h	13881;"	d
RTL8370_SVLAN_SP2C_ENTRY8_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13068;"	d
RTL8370_SVLAN_SP2C_ENTRY8_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13067;"	d
RTL8370_SVLAN_SP2C_ENTRY8_CTRL0_SVID_MASK	rtl8370_reg.h	13066;"	d
RTL8370_SVLAN_SP2C_ENTRY8_CTRL0_SVID_OFFSET	rtl8370_reg.h	13065;"	d
RTL8370_SVLAN_SP2C_ENTRY8_CTRL1_MASK	rtl8370_reg.h	13072;"	d
RTL8370_SVLAN_SP2C_ENTRY8_CTRL1_OFFSET	rtl8370_reg.h	13071;"	d
RTL8370_SVLAN_SP2C_ENTRY90_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13888;"	d
RTL8370_SVLAN_SP2C_ENTRY90_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13887;"	d
RTL8370_SVLAN_SP2C_ENTRY90_CTRL0_SVID_MASK	rtl8370_reg.h	13886;"	d
RTL8370_SVLAN_SP2C_ENTRY90_CTRL0_SVID_OFFSET	rtl8370_reg.h	13885;"	d
RTL8370_SVLAN_SP2C_ENTRY90_CTRL1_MASK	rtl8370_reg.h	13892;"	d
RTL8370_SVLAN_SP2C_ENTRY90_CTRL1_OFFSET	rtl8370_reg.h	13891;"	d
RTL8370_SVLAN_SP2C_ENTRY91_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13898;"	d
RTL8370_SVLAN_SP2C_ENTRY91_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13897;"	d
RTL8370_SVLAN_SP2C_ENTRY91_CTRL0_SVID_MASK	rtl8370_reg.h	13896;"	d
RTL8370_SVLAN_SP2C_ENTRY91_CTRL0_SVID_OFFSET	rtl8370_reg.h	13895;"	d
RTL8370_SVLAN_SP2C_ENTRY91_CTRL1_MASK	rtl8370_reg.h	13902;"	d
RTL8370_SVLAN_SP2C_ENTRY91_CTRL1_OFFSET	rtl8370_reg.h	13901;"	d
RTL8370_SVLAN_SP2C_ENTRY92_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13908;"	d
RTL8370_SVLAN_SP2C_ENTRY92_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13907;"	d
RTL8370_SVLAN_SP2C_ENTRY92_CTRL0_SVID_MASK	rtl8370_reg.h	13906;"	d
RTL8370_SVLAN_SP2C_ENTRY92_CTRL0_SVID_OFFSET	rtl8370_reg.h	13905;"	d
RTL8370_SVLAN_SP2C_ENTRY92_CTRL1_MASK	rtl8370_reg.h	13912;"	d
RTL8370_SVLAN_SP2C_ENTRY92_CTRL1_OFFSET	rtl8370_reg.h	13911;"	d
RTL8370_SVLAN_SP2C_ENTRY93_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13918;"	d
RTL8370_SVLAN_SP2C_ENTRY93_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13917;"	d
RTL8370_SVLAN_SP2C_ENTRY93_CTRL0_SVID_MASK	rtl8370_reg.h	13916;"	d
RTL8370_SVLAN_SP2C_ENTRY93_CTRL0_SVID_OFFSET	rtl8370_reg.h	13915;"	d
RTL8370_SVLAN_SP2C_ENTRY93_CTRL1_MASK	rtl8370_reg.h	13922;"	d
RTL8370_SVLAN_SP2C_ENTRY93_CTRL1_OFFSET	rtl8370_reg.h	13921;"	d
RTL8370_SVLAN_SP2C_ENTRY94_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13928;"	d
RTL8370_SVLAN_SP2C_ENTRY94_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13927;"	d
RTL8370_SVLAN_SP2C_ENTRY94_CTRL0_SVID_MASK	rtl8370_reg.h	13926;"	d
RTL8370_SVLAN_SP2C_ENTRY94_CTRL0_SVID_OFFSET	rtl8370_reg.h	13925;"	d
RTL8370_SVLAN_SP2C_ENTRY94_CTRL1_MASK	rtl8370_reg.h	13932;"	d
RTL8370_SVLAN_SP2C_ENTRY94_CTRL1_OFFSET	rtl8370_reg.h	13931;"	d
RTL8370_SVLAN_SP2C_ENTRY95_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13938;"	d
RTL8370_SVLAN_SP2C_ENTRY95_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13937;"	d
RTL8370_SVLAN_SP2C_ENTRY95_CTRL0_SVID_MASK	rtl8370_reg.h	13936;"	d
RTL8370_SVLAN_SP2C_ENTRY95_CTRL0_SVID_OFFSET	rtl8370_reg.h	13935;"	d
RTL8370_SVLAN_SP2C_ENTRY95_CTRL1_MASK	rtl8370_reg.h	13942;"	d
RTL8370_SVLAN_SP2C_ENTRY95_CTRL1_OFFSET	rtl8370_reg.h	13941;"	d
RTL8370_SVLAN_SP2C_ENTRY96_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13948;"	d
RTL8370_SVLAN_SP2C_ENTRY96_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13947;"	d
RTL8370_SVLAN_SP2C_ENTRY96_CTRL0_SVID_MASK	rtl8370_reg.h	13946;"	d
RTL8370_SVLAN_SP2C_ENTRY96_CTRL0_SVID_OFFSET	rtl8370_reg.h	13945;"	d
RTL8370_SVLAN_SP2C_ENTRY96_CTRL1_MASK	rtl8370_reg.h	13952;"	d
RTL8370_SVLAN_SP2C_ENTRY96_CTRL1_OFFSET	rtl8370_reg.h	13951;"	d
RTL8370_SVLAN_SP2C_ENTRY97_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13958;"	d
RTL8370_SVLAN_SP2C_ENTRY97_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13957;"	d
RTL8370_SVLAN_SP2C_ENTRY97_CTRL0_SVID_MASK	rtl8370_reg.h	13956;"	d
RTL8370_SVLAN_SP2C_ENTRY97_CTRL0_SVID_OFFSET	rtl8370_reg.h	13955;"	d
RTL8370_SVLAN_SP2C_ENTRY97_CTRL1_MASK	rtl8370_reg.h	13962;"	d
RTL8370_SVLAN_SP2C_ENTRY97_CTRL1_OFFSET	rtl8370_reg.h	13961;"	d
RTL8370_SVLAN_SP2C_ENTRY98_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13968;"	d
RTL8370_SVLAN_SP2C_ENTRY98_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13967;"	d
RTL8370_SVLAN_SP2C_ENTRY98_CTRL0_SVID_MASK	rtl8370_reg.h	13966;"	d
RTL8370_SVLAN_SP2C_ENTRY98_CTRL0_SVID_OFFSET	rtl8370_reg.h	13965;"	d
RTL8370_SVLAN_SP2C_ENTRY98_CTRL1_MASK	rtl8370_reg.h	13972;"	d
RTL8370_SVLAN_SP2C_ENTRY98_CTRL1_OFFSET	rtl8370_reg.h	13971;"	d
RTL8370_SVLAN_SP2C_ENTRY99_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13978;"	d
RTL8370_SVLAN_SP2C_ENTRY99_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13977;"	d
RTL8370_SVLAN_SP2C_ENTRY99_CTRL0_SVID_MASK	rtl8370_reg.h	13976;"	d
RTL8370_SVLAN_SP2C_ENTRY99_CTRL0_SVID_OFFSET	rtl8370_reg.h	13975;"	d
RTL8370_SVLAN_SP2C_ENTRY99_CTRL1_MASK	rtl8370_reg.h	13982;"	d
RTL8370_SVLAN_SP2C_ENTRY99_CTRL1_OFFSET	rtl8370_reg.h	13981;"	d
RTL8370_SVLAN_SP2C_ENTRY9_CTRL0_DST_PORT_MASK	rtl8370_reg.h	13078;"	d
RTL8370_SVLAN_SP2C_ENTRY9_CTRL0_DST_PORT_OFFSET	rtl8370_reg.h	13077;"	d
RTL8370_SVLAN_SP2C_ENTRY9_CTRL0_SVID_MASK	rtl8370_reg.h	13076;"	d
RTL8370_SVLAN_SP2C_ENTRY9_CTRL0_SVID_OFFSET	rtl8370_reg.h	13075;"	d
RTL8370_SVLAN_SP2C_ENTRY9_CTRL1_MASK	rtl8370_reg.h	13082;"	d
RTL8370_SVLAN_SP2C_ENTRY9_CTRL1_OFFSET	rtl8370_reg.h	13081;"	d
RTL8370_SVLAN_UPLINK_PORTMASK_REG	rtl8370_base.h	437;"	d
RTL8370_SWITCH_MAC_BASE	rtl8370_base.h	415;"	d
RTL8370_SW_RST_MASK	rtl8370_reg.h	16012;"	d
RTL8370_SW_RST_OFFSET	rtl8370_reg.h	16011;"	d
RTL8370_TABLE_ACCESS_ADDR_MASK	rtl8370_reg.h	3768;"	d
RTL8370_TABLE_ACCESS_ADDR_OFFSET	rtl8370_reg.h	3767;"	d
RTL8370_TABLE_ACCESS_ADDR_REG	rtl8370_base.h	117;"	d
RTL8370_TABLE_ACCESS_CTRL_REG	rtl8370_base.h	115;"	d
RTL8370_TABLE_ACCESS_DATA_BASE	rtl8370_base.h	119;"	d
RTL8370_TABLE_ACCESS_DATA_REG	rtl8370_base.h	120;"	d
RTL8370_TABLE_ACCESS_OP	rtl8370_asicdrv.h	/^enum RTL8370_TABLE_ACCESS_OP$/;"	g
RTL8370_TABLE_ACCESS_REG_DATA	rtl8370_asicdrv.h	78;"	d
RTL8370_TABLE_ACCESS_TARGET	rtl8370_asicdrv.h	/^enum RTL8370_TABLE_ACCESS_TARGET$/;"	g
RTL8370_TABLE_LUT_ADDR_ADDRESS_MASK	rtl8370_reg.h	3776;"	d
RTL8370_TABLE_LUT_ADDR_ADDRESS_OFFSET	rtl8370_reg.h	3775;"	d
RTL8370_TABLE_TYPE_MASK	rtl8370_reg.h	3764;"	d
RTL8370_TABLE_TYPE_OFFSET	rtl8370_reg.h	3763;"	d
RTL8370_TCAMSEL_MASK	rtl8370_reg.h	15178;"	d
RTL8370_TCAMSEL_OFFSET	rtl8370_reg.h	15177;"	d
RTL8370_TESTSPD_MASK	rtl8370_reg.h	16568;"	d
RTL8370_TESTSPD_OFFSET	rtl8370_reg.h	16567;"	d
RTL8370_TIMEOUT_MASK	rtl8370_reg.h	18313;"	d
RTL8370_TIMEOUT_OFFSET	rtl8370_reg.h	18312;"	d
RTL8370_TOTAL_MASK	rtl8370_reg.h	2362;"	d
RTL8370_TOTAL_OFFSET	rtl8370_reg.h	2361;"	d
RTL8370_TRIGGER_CTRL0_DUMMY_0_MASK	rtl8370_reg.h	16636;"	d
RTL8370_TRIGGER_CTRL0_DUMMY_0_OFFSET	rtl8370_reg.h	16635;"	d
RTL8370_TRIG_EN_MASK	rtl8370_reg.h	16640;"	d
RTL8370_TRIG_EN_OFFSET	rtl8370_reg.h	16639;"	d
RTL8370_TRIG_TYPE_MASK	rtl8370_reg.h	16638;"	d
RTL8370_TRIG_TYPE_OFFSET	rtl8370_reg.h	16637;"	d
RTL8370_TRUNKING_GROUPMAX	rtl8370_asicdrv_trunking.h	7;"	d
RTL8370_TRUNKING_GROUPNO	rtl8370_asicdrv_trunking.h	6;"	d
RTL8370_TX_STOP_REG	rtl8370_base.h	435;"	d
RTL8370_TYPE_MASK	rtl8370_reg.h	3774;"	d
RTL8370_TYPE_OFFSET	rtl8370_reg.h	3773;"	d
RTL8370_UNKNOWN_IPV4_MULTICAST_BASE	rtl8370_base.h	250;"	d
RTL8370_UNKNOWN_IPV4_MULTICAST_MASK	rtl8370_base.h	253;"	d
RTL8370_UNKNOWN_IPV4_MULTICAST_OFFSET	rtl8370_base.h	252;"	d
RTL8370_UNKNOWN_IPV4_MULTICAST_REG	rtl8370_base.h	251;"	d
RTL8370_UNKNOWN_IPV6_MULTICAST_BASE	rtl8370_base.h	255;"	d
RTL8370_UNKNOWN_IPV6_MULTICAST_MASK	rtl8370_base.h	258;"	d
RTL8370_UNKNOWN_IPV6_MULTICAST_OFFSET	rtl8370_base.h	257;"	d
RTL8370_UNKNOWN_IPV6_MULTICAST_REG	rtl8370_base.h	256;"	d
RTL8370_UNKNOWN_L2_MULTICAST_BASE	rtl8370_base.h	260;"	d
RTL8370_UNKNOWN_L2_MULTICAST_MASK	rtl8370_base.h	263;"	d
RTL8370_UNKNOWN_L2_MULTICAST_OFFSET	rtl8370_base.h	262;"	d
RTL8370_UNKNOWN_L2_MULTICAST_REG	rtl8370_base.h	261;"	d
RTL8370_UNKNOWN_MC_PRIORTY_MASK	rtl8370_reg.h	8086;"	d
RTL8370_UNKNOWN_MC_PRIORTY_OFFSET	rtl8370_reg.h	8085;"	d
RTL8370_UNKNOWN_UNICAST_DA_BEHAVE_MASK	rtl8370_reg.h	8182;"	d
RTL8370_UNKNOWN_UNICAST_DA_BEHAVE_OFFSET	rtl8370_reg.h	8181;"	d
RTL8370_UNKNOW_SA_BEHAVE_MASK	rtl8370_reg.h	8188;"	d
RTL8370_UNKNOW_SA_BEHAVE_OFFSET	rtl8370_reg.h	8187;"	d
RTL8370_UNMATCHED_SA_BEHAVE_MASK	rtl8370_reg.h	8186;"	d
RTL8370_UNMATCHED_SA_BEHAVE_OFFSET	rtl8370_reg.h	8185;"	d
RTL8370_UNMCAST_FLOADING_PMSK_REG	rtl8370_base.h	233;"	d
RTL8370_UNUCAST_FLOADING_PMSK_REG	rtl8370_base.h	231;"	d
RTL8370_UPS_CPU_ACPT_MASK	rtl8370_reg.h	16630;"	d
RTL8370_UPS_CPU_ACPT_OFFSET	rtl8370_reg.h	16629;"	d
RTL8370_UPS_CTRL4_DUMMY_1_MASK	rtl8370_reg.h	16616;"	d
RTL8370_UPS_CTRL4_DUMMY_1_OFFSET	rtl8370_reg.h	16615;"	d
RTL8370_UPS_DBG_0_MASK	rtl8370_reg.h	16612;"	d
RTL8370_UPS_DBG_0_OFFSET	rtl8370_reg.h	16611;"	d
RTL8370_UPS_DBG_1_MASK	rtl8370_reg.h	16610;"	d
RTL8370_UPS_DBG_1_OFFSET	rtl8370_reg.h	16609;"	d
RTL8370_UPS_DBG_2_MASK	rtl8370_reg.h	16608;"	d
RTL8370_UPS_DBG_2_OFFSET	rtl8370_reg.h	16607;"	d
RTL8370_UPS_DBG_3_MASK	rtl8370_reg.h	16606;"	d
RTL8370_UPS_DBG_3_OFFSET	rtl8370_reg.h	16605;"	d
RTL8370_UPS_DBG_4_MASK	rtl8370_reg.h	16632;"	d
RTL8370_UPS_DBG_4_OFFSET	rtl8370_reg.h	16631;"	d
RTL8370_VALID_REG_NO	rtl8370_asicdrv.h	59;"	d
RTL8370_VIDMAX	rtl8370_asicdrv.h	13;"	d
RTL8370_VIRTUAL_REG_SIZE	rtl8370_asicdrv.c	141;"	d	file:
RTL8370_VLAN_ACCEPT_FRAME_TYPE_BASE	rtl8370_base.h	172;"	d
RTL8370_VLAN_ACCEPT_FRAME_TYPE_MASK	rtl8370_base.h	174;"	d
RTL8370_VLAN_ACCEPT_FRAME_TYPE_REG	rtl8370_base.h	173;"	d
RTL8370_VLAN_CTRL_MASK	rtl8370_reg.h	6822;"	d
RTL8370_VLAN_CTRL_OFFSET	rtl8370_reg.h	6821;"	d
RTL8370_VLAN_CTRL_REG	rtl8370_base.h	168;"	d
RTL8370_VLAN_EGRESS_MDOE_MASK	rtl8370_base.h	20;"	d
RTL8370_VLAN_EGRESS_MDOE_OFFSET	rtl8370_base.h	19;"	d
RTL8370_VLAN_FILTERING_MASK	rtl8370_base.h	166;"	d
RTL8370_VLAN_FILTERING_OFFSET	rtl8370_base.h	165;"	d
RTL8370_VLAN_FILTERING_REG	rtl8370_base.h	164;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL1_FID_MASK	rtl8370_reg.h	6058;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL1_FID_OFFSET	rtl8370_reg.h	6057;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL1_MSTI_MASK	rtl8370_reg.h	6056;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6055;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6064;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6063;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL2_LUREP_MASK	rtl8370_reg.h	6070;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6069;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL2_METERIDX_MASK	rtl8370_reg.h	6062;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6061;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL2_VBPEN_MASK	rtl8370_reg.h	6068;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6067;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL2_VBPRI_MASK	rtl8370_reg.h	6066;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6065;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL3_MASK	rtl8370_reg.h	6074;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION0_CTRL3_OFFSET	rtl8370_reg.h	6073;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL1_FID_MASK	rtl8370_reg.h	6298;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL1_FID_OFFSET	rtl8370_reg.h	6297;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL1_MSTI_MASK	rtl8370_reg.h	6296;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6295;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6304;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6303;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL2_LUREP_MASK	rtl8370_reg.h	6310;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6309;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL2_METERIDX_MASK	rtl8370_reg.h	6302;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6301;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL2_VBPEN_MASK	rtl8370_reg.h	6308;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6307;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL2_VBPRI_MASK	rtl8370_reg.h	6306;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6305;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL3_MASK	rtl8370_reg.h	6314;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION10_CTRL3_OFFSET	rtl8370_reg.h	6313;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL1_FID_MASK	rtl8370_reg.h	6322;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL1_FID_OFFSET	rtl8370_reg.h	6321;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL1_MSTI_MASK	rtl8370_reg.h	6320;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6319;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6328;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6327;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL2_LUREP_MASK	rtl8370_reg.h	6334;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6333;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL2_METERIDX_MASK	rtl8370_reg.h	6326;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6325;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL2_VBPEN_MASK	rtl8370_reg.h	6332;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6331;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL2_VBPRI_MASK	rtl8370_reg.h	6330;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6329;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL3_MASK	rtl8370_reg.h	6338;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION11_CTRL3_OFFSET	rtl8370_reg.h	6337;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL1_FID_MASK	rtl8370_reg.h	6346;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL1_FID_OFFSET	rtl8370_reg.h	6345;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL1_MSTI_MASK	rtl8370_reg.h	6344;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6343;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6352;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6351;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL2_LUREP_MASK	rtl8370_reg.h	6358;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6357;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL2_METERIDX_MASK	rtl8370_reg.h	6350;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6349;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL2_VBPEN_MASK	rtl8370_reg.h	6356;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6355;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL2_VBPRI_MASK	rtl8370_reg.h	6354;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6353;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL3_MASK	rtl8370_reg.h	6362;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION12_CTRL3_OFFSET	rtl8370_reg.h	6361;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL1_FID_MASK	rtl8370_reg.h	6370;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL1_FID_OFFSET	rtl8370_reg.h	6369;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL1_MSTI_MASK	rtl8370_reg.h	6368;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6367;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6376;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6375;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL2_LUREP_MASK	rtl8370_reg.h	6382;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6381;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL2_METERIDX_MASK	rtl8370_reg.h	6374;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6373;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL2_VBPEN_MASK	rtl8370_reg.h	6380;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6379;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL2_VBPRI_MASK	rtl8370_reg.h	6378;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6377;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL3_MASK	rtl8370_reg.h	6386;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION13_CTRL3_OFFSET	rtl8370_reg.h	6385;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL1_FID_MASK	rtl8370_reg.h	6394;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL1_FID_OFFSET	rtl8370_reg.h	6393;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL1_MSTI_MASK	rtl8370_reg.h	6392;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6391;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6400;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6399;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL2_LUREP_MASK	rtl8370_reg.h	6406;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6405;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL2_METERIDX_MASK	rtl8370_reg.h	6398;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6397;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL2_VBPEN_MASK	rtl8370_reg.h	6404;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6403;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL2_VBPRI_MASK	rtl8370_reg.h	6402;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6401;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL3_MASK	rtl8370_reg.h	6410;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION14_CTRL3_OFFSET	rtl8370_reg.h	6409;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL1_FID_MASK	rtl8370_reg.h	6418;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL1_FID_OFFSET	rtl8370_reg.h	6417;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL1_MSTI_MASK	rtl8370_reg.h	6416;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6415;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6424;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6423;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL2_LUREP_MASK	rtl8370_reg.h	6430;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6429;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL2_METERIDX_MASK	rtl8370_reg.h	6422;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6421;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL2_VBPEN_MASK	rtl8370_reg.h	6428;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6427;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL2_VBPRI_MASK	rtl8370_reg.h	6426;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6425;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL3_MASK	rtl8370_reg.h	6434;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION15_CTRL3_OFFSET	rtl8370_reg.h	6433;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL1_FID_MASK	rtl8370_reg.h	6442;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL1_FID_OFFSET	rtl8370_reg.h	6441;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL1_MSTI_MASK	rtl8370_reg.h	6440;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6439;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6448;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6447;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL2_LUREP_MASK	rtl8370_reg.h	6454;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6453;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL2_METERIDX_MASK	rtl8370_reg.h	6446;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6445;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL2_VBPEN_MASK	rtl8370_reg.h	6452;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6451;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL2_VBPRI_MASK	rtl8370_reg.h	6450;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6449;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL3_MASK	rtl8370_reg.h	6458;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION16_CTRL3_OFFSET	rtl8370_reg.h	6457;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL1_FID_MASK	rtl8370_reg.h	6466;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL1_FID_OFFSET	rtl8370_reg.h	6465;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL1_MSTI_MASK	rtl8370_reg.h	6464;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6463;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6472;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6471;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL2_LUREP_MASK	rtl8370_reg.h	6478;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6477;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL2_METERIDX_MASK	rtl8370_reg.h	6470;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6469;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL2_VBPEN_MASK	rtl8370_reg.h	6476;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6475;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL2_VBPRI_MASK	rtl8370_reg.h	6474;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6473;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL3_MASK	rtl8370_reg.h	6482;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION17_CTRL3_OFFSET	rtl8370_reg.h	6481;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL1_FID_MASK	rtl8370_reg.h	6490;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL1_FID_OFFSET	rtl8370_reg.h	6489;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL1_MSTI_MASK	rtl8370_reg.h	6488;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6487;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6496;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6495;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL2_LUREP_MASK	rtl8370_reg.h	6502;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6501;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL2_METERIDX_MASK	rtl8370_reg.h	6494;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6493;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL2_VBPEN_MASK	rtl8370_reg.h	6500;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6499;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL2_VBPRI_MASK	rtl8370_reg.h	6498;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6497;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL3_MASK	rtl8370_reg.h	6506;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION18_CTRL3_OFFSET	rtl8370_reg.h	6505;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL1_FID_MASK	rtl8370_reg.h	6514;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL1_FID_OFFSET	rtl8370_reg.h	6513;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL1_MSTI_MASK	rtl8370_reg.h	6512;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6511;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6520;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6519;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL2_LUREP_MASK	rtl8370_reg.h	6526;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6525;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL2_METERIDX_MASK	rtl8370_reg.h	6518;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6517;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL2_VBPEN_MASK	rtl8370_reg.h	6524;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6523;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL2_VBPRI_MASK	rtl8370_reg.h	6522;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6521;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL3_MASK	rtl8370_reg.h	6530;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION19_CTRL3_OFFSET	rtl8370_reg.h	6529;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL1_FID_MASK	rtl8370_reg.h	6082;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL1_FID_OFFSET	rtl8370_reg.h	6081;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL1_MSTI_MASK	rtl8370_reg.h	6080;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6079;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6088;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6087;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL2_LUREP_MASK	rtl8370_reg.h	6094;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6093;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL2_METERIDX_MASK	rtl8370_reg.h	6086;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6085;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL2_VBPEN_MASK	rtl8370_reg.h	6092;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6091;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL2_VBPRI_MASK	rtl8370_reg.h	6090;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6089;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL3_MASK	rtl8370_reg.h	6098;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION1_CTRL3_OFFSET	rtl8370_reg.h	6097;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL1_FID_MASK	rtl8370_reg.h	6538;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL1_FID_OFFSET	rtl8370_reg.h	6537;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL1_MSTI_MASK	rtl8370_reg.h	6536;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6535;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6544;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6543;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL2_LUREP_MASK	rtl8370_reg.h	6550;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6549;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL2_METERIDX_MASK	rtl8370_reg.h	6542;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6541;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL2_VBPEN_MASK	rtl8370_reg.h	6548;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6547;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL2_VBPRI_MASK	rtl8370_reg.h	6546;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6545;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL3_MASK	rtl8370_reg.h	6554;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION20_CTRL3_OFFSET	rtl8370_reg.h	6553;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL1_FID_MASK	rtl8370_reg.h	6562;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL1_FID_OFFSET	rtl8370_reg.h	6561;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL1_MSTI_MASK	rtl8370_reg.h	6560;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6559;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6568;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6567;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL2_LUREP_MASK	rtl8370_reg.h	6574;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6573;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL2_METERIDX_MASK	rtl8370_reg.h	6566;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6565;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL2_VBPEN_MASK	rtl8370_reg.h	6572;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6571;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL2_VBPRI_MASK	rtl8370_reg.h	6570;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6569;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL3_MASK	rtl8370_reg.h	6578;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION21_CTRL3_OFFSET	rtl8370_reg.h	6577;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL1_FID_MASK	rtl8370_reg.h	6586;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL1_FID_OFFSET	rtl8370_reg.h	6585;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL1_MSTI_MASK	rtl8370_reg.h	6584;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6583;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6592;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6591;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL2_LUREP_MASK	rtl8370_reg.h	6598;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6597;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL2_METERIDX_MASK	rtl8370_reg.h	6590;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6589;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL2_VBPEN_MASK	rtl8370_reg.h	6596;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6595;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL2_VBPRI_MASK	rtl8370_reg.h	6594;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6593;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL3_MASK	rtl8370_reg.h	6602;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION22_CTRL3_OFFSET	rtl8370_reg.h	6601;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL1_FID_MASK	rtl8370_reg.h	6610;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL1_FID_OFFSET	rtl8370_reg.h	6609;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL1_MSTI_MASK	rtl8370_reg.h	6608;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6607;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6616;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6615;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL2_LUREP_MASK	rtl8370_reg.h	6622;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6621;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL2_METERIDX_MASK	rtl8370_reg.h	6614;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6613;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL2_VBPEN_MASK	rtl8370_reg.h	6620;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6619;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL2_VBPRI_MASK	rtl8370_reg.h	6618;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6617;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL3_MASK	rtl8370_reg.h	6626;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION23_CTRL3_OFFSET	rtl8370_reg.h	6625;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL1_FID_MASK	rtl8370_reg.h	6634;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL1_FID_OFFSET	rtl8370_reg.h	6633;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL1_MSTI_MASK	rtl8370_reg.h	6632;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6631;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6640;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6639;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL2_LUREP_MASK	rtl8370_reg.h	6646;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6645;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL2_METERIDX_MASK	rtl8370_reg.h	6638;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6637;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL2_VBPEN_MASK	rtl8370_reg.h	6644;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6643;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL2_VBPRI_MASK	rtl8370_reg.h	6642;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6641;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL3_MASK	rtl8370_reg.h	6650;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION24_CTRL3_OFFSET	rtl8370_reg.h	6649;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL1_FID_MASK	rtl8370_reg.h	6658;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL1_FID_OFFSET	rtl8370_reg.h	6657;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL1_MSTI_MASK	rtl8370_reg.h	6656;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6655;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6664;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6663;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL2_LUREP_MASK	rtl8370_reg.h	6670;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6669;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL2_METERIDX_MASK	rtl8370_reg.h	6662;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6661;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL2_VBPEN_MASK	rtl8370_reg.h	6668;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6667;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL2_VBPRI_MASK	rtl8370_reg.h	6666;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6665;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL3_MASK	rtl8370_reg.h	6674;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION25_CTRL3_OFFSET	rtl8370_reg.h	6673;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL1_FID_MASK	rtl8370_reg.h	6682;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL1_FID_OFFSET	rtl8370_reg.h	6681;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL1_MSTI_MASK	rtl8370_reg.h	6680;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6679;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6688;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6687;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL2_LUREP_MASK	rtl8370_reg.h	6694;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6693;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL2_METERIDX_MASK	rtl8370_reg.h	6686;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6685;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL2_VBPEN_MASK	rtl8370_reg.h	6692;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6691;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL2_VBPRI_MASK	rtl8370_reg.h	6690;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6689;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL3_MASK	rtl8370_reg.h	6698;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION26_CTRL3_OFFSET	rtl8370_reg.h	6697;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL1_FID_MASK	rtl8370_reg.h	6706;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL1_FID_OFFSET	rtl8370_reg.h	6705;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL1_MSTI_MASK	rtl8370_reg.h	6704;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6703;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6712;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6711;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL2_LUREP_MASK	rtl8370_reg.h	6718;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6717;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL2_METERIDX_MASK	rtl8370_reg.h	6710;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6709;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL2_VBPEN_MASK	rtl8370_reg.h	6716;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6715;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL2_VBPRI_MASK	rtl8370_reg.h	6714;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6713;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL3_MASK	rtl8370_reg.h	6722;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION27_CTRL3_OFFSET	rtl8370_reg.h	6721;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL1_FID_MASK	rtl8370_reg.h	6730;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL1_FID_OFFSET	rtl8370_reg.h	6729;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL1_MSTI_MASK	rtl8370_reg.h	6728;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6727;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6736;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6735;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL2_LUREP_MASK	rtl8370_reg.h	6742;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6741;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL2_METERIDX_MASK	rtl8370_reg.h	6734;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6733;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL2_VBPEN_MASK	rtl8370_reg.h	6740;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6739;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL2_VBPRI_MASK	rtl8370_reg.h	6738;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6737;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL3_MASK	rtl8370_reg.h	6746;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION28_CTRL3_OFFSET	rtl8370_reg.h	6745;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL1_FID_MASK	rtl8370_reg.h	6754;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL1_FID_OFFSET	rtl8370_reg.h	6753;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL1_MSTI_MASK	rtl8370_reg.h	6752;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6751;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6760;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6759;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL2_LUREP_MASK	rtl8370_reg.h	6766;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6765;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL2_METERIDX_MASK	rtl8370_reg.h	6758;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6757;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL2_VBPEN_MASK	rtl8370_reg.h	6764;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6763;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL2_VBPRI_MASK	rtl8370_reg.h	6762;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6761;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL3_MASK	rtl8370_reg.h	6770;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION29_CTRL3_OFFSET	rtl8370_reg.h	6769;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL1_FID_MASK	rtl8370_reg.h	6106;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL1_FID_OFFSET	rtl8370_reg.h	6105;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL1_MSTI_MASK	rtl8370_reg.h	6104;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6103;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6112;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6111;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL2_LUREP_MASK	rtl8370_reg.h	6118;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6117;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL2_METERIDX_MASK	rtl8370_reg.h	6110;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6109;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL2_VBPEN_MASK	rtl8370_reg.h	6116;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6115;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL2_VBPRI_MASK	rtl8370_reg.h	6114;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6113;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL3_MASK	rtl8370_reg.h	6122;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION2_CTRL3_OFFSET	rtl8370_reg.h	6121;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL1_FID_MASK	rtl8370_reg.h	6778;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL1_FID_OFFSET	rtl8370_reg.h	6777;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL1_MSTI_MASK	rtl8370_reg.h	6776;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6775;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6784;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6783;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL2_LUREP_MASK	rtl8370_reg.h	6790;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6789;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL2_METERIDX_MASK	rtl8370_reg.h	6782;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6781;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL2_VBPEN_MASK	rtl8370_reg.h	6788;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6787;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL2_VBPRI_MASK	rtl8370_reg.h	6786;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6785;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL3_MASK	rtl8370_reg.h	6794;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION30_CTRL3_OFFSET	rtl8370_reg.h	6793;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL1_FID_MASK	rtl8370_reg.h	6802;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL1_FID_OFFSET	rtl8370_reg.h	6801;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL1_MSTI_MASK	rtl8370_reg.h	6800;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6799;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6808;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6807;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL2_LUREP_MASK	rtl8370_reg.h	6814;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6813;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL2_METERIDX_MASK	rtl8370_reg.h	6806;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6805;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL2_VBPEN_MASK	rtl8370_reg.h	6812;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6811;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL2_VBPRI_MASK	rtl8370_reg.h	6810;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6809;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL3_MASK	rtl8370_reg.h	6818;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION31_CTRL3_OFFSET	rtl8370_reg.h	6817;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL1_FID_MASK	rtl8370_reg.h	6130;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL1_FID_OFFSET	rtl8370_reg.h	6129;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL1_MSTI_MASK	rtl8370_reg.h	6128;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6127;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6136;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6135;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL2_LUREP_MASK	rtl8370_reg.h	6142;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6141;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL2_METERIDX_MASK	rtl8370_reg.h	6134;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6133;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL2_VBPEN_MASK	rtl8370_reg.h	6140;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6139;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL2_VBPRI_MASK	rtl8370_reg.h	6138;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6137;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL3_MASK	rtl8370_reg.h	6146;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION3_CTRL3_OFFSET	rtl8370_reg.h	6145;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL1_FID_MASK	rtl8370_reg.h	6154;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL1_FID_OFFSET	rtl8370_reg.h	6153;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL1_MSTI_MASK	rtl8370_reg.h	6152;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6151;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6160;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6159;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL2_LUREP_MASK	rtl8370_reg.h	6166;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6165;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL2_METERIDX_MASK	rtl8370_reg.h	6158;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6157;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL2_VBPEN_MASK	rtl8370_reg.h	6164;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6163;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL2_VBPRI_MASK	rtl8370_reg.h	6162;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6161;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL3_MASK	rtl8370_reg.h	6170;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION4_CTRL3_OFFSET	rtl8370_reg.h	6169;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL1_FID_MASK	rtl8370_reg.h	6178;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL1_FID_OFFSET	rtl8370_reg.h	6177;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL1_MSTI_MASK	rtl8370_reg.h	6176;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6175;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6184;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6183;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL2_LUREP_MASK	rtl8370_reg.h	6190;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6189;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL2_METERIDX_MASK	rtl8370_reg.h	6182;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6181;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL2_VBPEN_MASK	rtl8370_reg.h	6188;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6187;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL2_VBPRI_MASK	rtl8370_reg.h	6186;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6185;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL3_MASK	rtl8370_reg.h	6194;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION5_CTRL3_OFFSET	rtl8370_reg.h	6193;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL1_FID_MASK	rtl8370_reg.h	6202;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL1_FID_OFFSET	rtl8370_reg.h	6201;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL1_MSTI_MASK	rtl8370_reg.h	6200;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6199;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6208;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6207;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL2_LUREP_MASK	rtl8370_reg.h	6214;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6213;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL2_METERIDX_MASK	rtl8370_reg.h	6206;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6205;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL2_VBPEN_MASK	rtl8370_reg.h	6212;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6211;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL2_VBPRI_MASK	rtl8370_reg.h	6210;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6209;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL3_MASK	rtl8370_reg.h	6218;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION6_CTRL3_OFFSET	rtl8370_reg.h	6217;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL1_FID_MASK	rtl8370_reg.h	6226;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL1_FID_OFFSET	rtl8370_reg.h	6225;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL1_MSTI_MASK	rtl8370_reg.h	6224;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6223;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6232;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6231;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL2_LUREP_MASK	rtl8370_reg.h	6238;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6237;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL2_METERIDX_MASK	rtl8370_reg.h	6230;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6229;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL2_VBPEN_MASK	rtl8370_reg.h	6236;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6235;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL2_VBPRI_MASK	rtl8370_reg.h	6234;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6233;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL3_MASK	rtl8370_reg.h	6242;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION7_CTRL3_OFFSET	rtl8370_reg.h	6241;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL1_FID_MASK	rtl8370_reg.h	6250;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL1_FID_OFFSET	rtl8370_reg.h	6249;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL1_MSTI_MASK	rtl8370_reg.h	6248;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6247;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6256;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6255;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL2_LUREP_MASK	rtl8370_reg.h	6262;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6261;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL2_METERIDX_MASK	rtl8370_reg.h	6254;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6253;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL2_VBPEN_MASK	rtl8370_reg.h	6260;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6259;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL2_VBPRI_MASK	rtl8370_reg.h	6258;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6257;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL3_MASK	rtl8370_reg.h	6266;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION8_CTRL3_OFFSET	rtl8370_reg.h	6265;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL1_FID_MASK	rtl8370_reg.h	6274;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL1_FID_OFFSET	rtl8370_reg.h	6273;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL1_MSTI_MASK	rtl8370_reg.h	6272;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL1_MSTI_OFFSET	rtl8370_reg.h	6271;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL2_ENVLANPOL_MASK	rtl8370_reg.h	6280;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL2_ENVLANPOL_OFFSET	rtl8370_reg.h	6279;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL2_LUREP_MASK	rtl8370_reg.h	6286;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL2_LUREP_OFFSET	rtl8370_reg.h	6285;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL2_METERIDX_MASK	rtl8370_reg.h	6278;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL2_METERIDX_OFFSET	rtl8370_reg.h	6277;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL2_VBPEN_MASK	rtl8370_reg.h	6284;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL2_VBPEN_OFFSET	rtl8370_reg.h	6283;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL2_VBPRI_MASK	rtl8370_reg.h	6282;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL2_VBPRI_OFFSET	rtl8370_reg.h	6281;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL3_MASK	rtl8370_reg.h	6290;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION9_CTRL3_OFFSET	rtl8370_reg.h	6289;"	d
RTL8370_VLAN_MEMBER_CONFIGURATION_BASE	rtl8370_base.h	162;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	8692;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	8691;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	8690;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	8689;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	8688;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	8687;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	8686;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	8685;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	8684;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	8683;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	8682;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	8681;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	8680;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	8679;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	8678;"	d
RTL8370_VLAN_MSTI0_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	8677;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	8706;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	8705;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	8704;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	8703;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	8702;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	8701;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	8700;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	8699;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	8698;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	8697;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	8696;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	8695;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	8710;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	8709;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	8708;"	d
RTL8370_VLAN_MSTI0_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	8707;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	9052;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	9051;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	9050;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	9049;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	9048;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	9047;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	9046;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	9045;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	9044;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	9043;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	9042;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	9041;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	9040;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	9039;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	9038;"	d
RTL8370_VLAN_MSTI10_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	9037;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	9066;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	9065;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	9064;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	9063;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	9062;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	9061;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	9060;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	9059;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	9058;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	9057;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	9056;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	9055;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	9070;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	9069;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	9068;"	d
RTL8370_VLAN_MSTI10_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	9067;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	9088;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	9087;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	9086;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	9085;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	9084;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	9083;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	9082;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	9081;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	9080;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	9079;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	9078;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	9077;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	9076;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	9075;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	9074;"	d
RTL8370_VLAN_MSTI11_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	9073;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	9102;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	9101;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	9100;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	9099;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	9098;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	9097;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	9096;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	9095;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	9094;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	9093;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	9092;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	9091;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	9106;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	9105;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	9104;"	d
RTL8370_VLAN_MSTI11_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	9103;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	9124;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	9123;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	9122;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	9121;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	9120;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	9119;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	9118;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	9117;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	9116;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	9115;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	9114;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	9113;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	9112;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	9111;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	9110;"	d
RTL8370_VLAN_MSTI12_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	9109;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	9138;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	9137;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	9136;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	9135;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	9134;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	9133;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	9132;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	9131;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	9130;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	9129;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	9128;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	9127;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	9142;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	9141;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	9140;"	d
RTL8370_VLAN_MSTI12_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	9139;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	9160;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	9159;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	9158;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	9157;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	9156;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	9155;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	9154;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	9153;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	9152;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	9151;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	9150;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	9149;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	9148;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	9147;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	9146;"	d
RTL8370_VLAN_MSTI13_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	9145;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	9174;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	9173;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	9172;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	9171;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	9170;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	9169;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	9168;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	9167;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	9166;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	9165;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	9164;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	9163;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	9178;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	9177;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	9176;"	d
RTL8370_VLAN_MSTI13_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	9175;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	9196;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	9195;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	9194;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	9193;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	9192;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	9191;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	9190;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	9189;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	9188;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	9187;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	9186;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	9185;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	9184;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	9183;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	9182;"	d
RTL8370_VLAN_MSTI14_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	9181;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	9210;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	9209;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	9208;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	9207;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	9206;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	9205;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	9204;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	9203;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	9202;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	9201;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	9200;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	9199;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	9214;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	9213;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	9212;"	d
RTL8370_VLAN_MSTI14_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	9211;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	9232;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	9231;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	9230;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	9229;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	9228;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	9227;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	9226;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	9225;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	9224;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	9223;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	9222;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	9221;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	9220;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	9219;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	9218;"	d
RTL8370_VLAN_MSTI15_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	9217;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	9246;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	9245;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	9244;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	9243;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	9242;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	9241;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	9240;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	9239;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	9238;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	9237;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	9236;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	9235;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	9250;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	9249;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	9248;"	d
RTL8370_VLAN_MSTI15_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	9247;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	8728;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	8727;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	8726;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	8725;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	8724;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	8723;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	8722;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	8721;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	8720;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	8719;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	8718;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	8717;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	8716;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	8715;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	8714;"	d
RTL8370_VLAN_MSTI1_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	8713;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	8742;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	8741;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	8740;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	8739;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	8738;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	8737;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	8736;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	8735;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	8734;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	8733;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	8732;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	8731;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	8746;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	8745;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	8744;"	d
RTL8370_VLAN_MSTI1_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	8743;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	8764;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	8763;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	8762;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	8761;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	8760;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	8759;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	8758;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	8757;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	8756;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	8755;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	8754;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	8753;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	8752;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	8751;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	8750;"	d
RTL8370_VLAN_MSTI2_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	8749;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	8778;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	8777;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	8776;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	8775;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	8774;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	8773;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	8772;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	8771;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	8770;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	8769;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	8768;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	8767;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	8782;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	8781;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	8780;"	d
RTL8370_VLAN_MSTI2_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	8779;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	8800;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	8799;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	8798;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	8797;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	8796;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	8795;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	8794;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	8793;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	8792;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	8791;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	8790;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	8789;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	8788;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	8787;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	8786;"	d
RTL8370_VLAN_MSTI3_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	8785;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	8814;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	8813;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	8812;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	8811;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	8810;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	8809;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	8808;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	8807;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	8806;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	8805;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	8804;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	8803;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	8818;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	8817;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	8816;"	d
RTL8370_VLAN_MSTI3_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	8815;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	8836;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	8835;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	8834;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	8833;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	8832;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	8831;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	8830;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	8829;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	8828;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	8827;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	8826;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	8825;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	8824;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	8823;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	8822;"	d
RTL8370_VLAN_MSTI4_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	8821;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	8850;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	8849;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	8848;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	8847;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	8846;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	8845;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	8844;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	8843;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	8842;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	8841;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	8840;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	8839;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	8854;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	8853;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	8852;"	d
RTL8370_VLAN_MSTI4_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	8851;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	8872;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	8871;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	8870;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	8869;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	8868;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	8867;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	8866;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	8865;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	8864;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	8863;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	8862;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	8861;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	8860;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	8859;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	8858;"	d
RTL8370_VLAN_MSTI5_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	8857;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	8886;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	8885;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	8884;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	8883;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	8882;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	8881;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	8880;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	8879;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	8878;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	8877;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	8876;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	8875;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	8890;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	8889;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	8888;"	d
RTL8370_VLAN_MSTI5_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	8887;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	8908;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	8907;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	8906;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	8905;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	8904;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	8903;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	8902;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	8901;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	8900;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	8899;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	8898;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	8897;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	8896;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	8895;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	8894;"	d
RTL8370_VLAN_MSTI6_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	8893;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	8922;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	8921;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	8920;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	8919;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	8918;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	8917;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	8916;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	8915;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	8914;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	8913;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	8912;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	8911;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	8926;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	8925;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	8924;"	d
RTL8370_VLAN_MSTI6_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	8923;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	8944;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	8943;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	8942;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	8941;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	8940;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	8939;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	8938;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	8937;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	8936;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	8935;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	8934;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	8933;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	8932;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	8931;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	8930;"	d
RTL8370_VLAN_MSTI7_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	8929;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	8958;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	8957;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	8956;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	8955;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	8954;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	8953;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	8952;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	8951;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	8950;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	8949;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	8948;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	8947;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	8962;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	8961;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	8960;"	d
RTL8370_VLAN_MSTI7_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	8959;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	8980;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	8979;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	8978;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	8977;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	8976;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	8975;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	8974;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	8973;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	8972;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	8971;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	8970;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	8969;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	8968;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	8967;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	8966;"	d
RTL8370_VLAN_MSTI8_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	8965;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	8994;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	8993;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	8992;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	8991;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	8990;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	8989;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	8988;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	8987;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	8986;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	8985;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	8984;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	8983;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	8998;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	8997;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	8996;"	d
RTL8370_VLAN_MSTI8_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	8995;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT0_STATE_MASK	rtl8370_reg.h	9016;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT0_STATE_OFFSET	rtl8370_reg.h	9015;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT1_STATE_MASK	rtl8370_reg.h	9014;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT1_STATE_OFFSET	rtl8370_reg.h	9013;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT2_STATE_MASK	rtl8370_reg.h	9012;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT2_STATE_OFFSET	rtl8370_reg.h	9011;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT3_STATE_MASK	rtl8370_reg.h	9010;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT3_STATE_OFFSET	rtl8370_reg.h	9009;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT4_STATE_MASK	rtl8370_reg.h	9008;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT4_STATE_OFFSET	rtl8370_reg.h	9007;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT5_STATE_MASK	rtl8370_reg.h	9006;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT5_STATE_OFFSET	rtl8370_reg.h	9005;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT6_STATE_MASK	rtl8370_reg.h	9004;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT6_STATE_OFFSET	rtl8370_reg.h	9003;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT7_STATE_MASK	rtl8370_reg.h	9002;"	d
RTL8370_VLAN_MSTI9_CTRL0_PORT7_STATE_OFFSET	rtl8370_reg.h	9001;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT10_STATE_MASK	rtl8370_reg.h	9030;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT10_STATE_OFFSET	rtl8370_reg.h	9029;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT11_STATE_MASK	rtl8370_reg.h	9028;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT11_STATE_OFFSET	rtl8370_reg.h	9027;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT12_STATE_MASK	rtl8370_reg.h	9026;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT12_STATE_OFFSET	rtl8370_reg.h	9025;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT13_STATE_MASK	rtl8370_reg.h	9024;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT13_STATE_OFFSET	rtl8370_reg.h	9023;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT14_STATE_MASK	rtl8370_reg.h	9022;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT14_STATE_OFFSET	rtl8370_reg.h	9021;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT15_STATE_MASK	rtl8370_reg.h	9020;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT15_STATE_OFFSET	rtl8370_reg.h	9019;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT8_STATE_MASK	rtl8370_reg.h	9034;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT8_STATE_OFFSET	rtl8370_reg.h	9033;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT9_STATE_MASK	rtl8370_reg.h	9032;"	d
RTL8370_VLAN_MSTI9_CTRL1_PORT9_STATE_OFFSET	rtl8370_reg.h	9031;"	d
RTL8370_VLAN_MSTI_BASE	rtl8370_base.h	291;"	d
RTL8370_VLAN_MSTI_MASK	rtl8370_base.h	294;"	d
RTL8370_VLAN_MSTI_OFFSET	rtl8370_base.h	293;"	d
RTL8370_VLAN_MSTI_REG	rtl8370_base.h	292;"	d
RTL8370_VLAN_PORT0_EGRESS_MODE_MASK	rtl8370_reg.h	78;"	d
RTL8370_VLAN_PORT0_EGRESS_MODE_OFFSET	rtl8370_reg.h	77;"	d
RTL8370_VLAN_PORT0_FRAME_TYPE_MASK	rtl8370_reg.h	6842;"	d
RTL8370_VLAN_PORT0_FRAME_TYPE_OFFSET	rtl8370_reg.h	6841;"	d
RTL8370_VLAN_PORT10_EGRESS_MODE_MASK	rtl8370_reg.h	1478;"	d
RTL8370_VLAN_PORT10_EGRESS_MODE_OFFSET	rtl8370_reg.h	1477;"	d
RTL8370_VLAN_PORT10_FRAME_TYPE_MASK	rtl8370_reg.h	6856;"	d
RTL8370_VLAN_PORT10_FRAME_TYPE_OFFSET	rtl8370_reg.h	6855;"	d
RTL8370_VLAN_PORT11_EGRESS_MODE_MASK	rtl8370_reg.h	1618;"	d
RTL8370_VLAN_PORT11_EGRESS_MODE_OFFSET	rtl8370_reg.h	1617;"	d
RTL8370_VLAN_PORT11_FRAME_TYPE_MASK	rtl8370_reg.h	6854;"	d
RTL8370_VLAN_PORT11_FRAME_TYPE_OFFSET	rtl8370_reg.h	6853;"	d
RTL8370_VLAN_PORT12_EGRESS_MODE_MASK	rtl8370_reg.h	1756;"	d
RTL8370_VLAN_PORT12_EGRESS_MODE_OFFSET	rtl8370_reg.h	1755;"	d
RTL8370_VLAN_PORT12_FRAME_TYPE_MASK	rtl8370_reg.h	6852;"	d
RTL8370_VLAN_PORT12_FRAME_TYPE_OFFSET	rtl8370_reg.h	6851;"	d
RTL8370_VLAN_PORT13_EGRESS_MODE_MASK	rtl8370_reg.h	1896;"	d
RTL8370_VLAN_PORT13_EGRESS_MODE_OFFSET	rtl8370_reg.h	1895;"	d
RTL8370_VLAN_PORT13_FRAME_TYPE_MASK	rtl8370_reg.h	6850;"	d
RTL8370_VLAN_PORT13_FRAME_TYPE_OFFSET	rtl8370_reg.h	6849;"	d
RTL8370_VLAN_PORT14_EGRESS_MODE_MASK	rtl8370_reg.h	2036;"	d
RTL8370_VLAN_PORT14_EGRESS_MODE_OFFSET	rtl8370_reg.h	2035;"	d
RTL8370_VLAN_PORT14_FRAME_TYPE_MASK	rtl8370_reg.h	6848;"	d
RTL8370_VLAN_PORT14_FRAME_TYPE_OFFSET	rtl8370_reg.h	6847;"	d
RTL8370_VLAN_PORT15_EGRESS_MODE_MASK	rtl8370_reg.h	2176;"	d
RTL8370_VLAN_PORT15_EGRESS_MODE_OFFSET	rtl8370_reg.h	2175;"	d
RTL8370_VLAN_PORT15_FRAME_TYPE_MASK	rtl8370_reg.h	6846;"	d
RTL8370_VLAN_PORT15_FRAME_TYPE_OFFSET	rtl8370_reg.h	6845;"	d
RTL8370_VLAN_PORT1_EGRESS_MODE_MASK	rtl8370_reg.h	218;"	d
RTL8370_VLAN_PORT1_EGRESS_MODE_OFFSET	rtl8370_reg.h	217;"	d
RTL8370_VLAN_PORT1_FRAME_TYPE_MASK	rtl8370_reg.h	6840;"	d
RTL8370_VLAN_PORT1_FRAME_TYPE_OFFSET	rtl8370_reg.h	6839;"	d
RTL8370_VLAN_PORT2_EGRESS_MODE_MASK	rtl8370_reg.h	358;"	d
RTL8370_VLAN_PORT2_EGRESS_MODE_OFFSET	rtl8370_reg.h	357;"	d
RTL8370_VLAN_PORT2_FRAME_TYPE_MASK	rtl8370_reg.h	6838;"	d
RTL8370_VLAN_PORT2_FRAME_TYPE_OFFSET	rtl8370_reg.h	6837;"	d
RTL8370_VLAN_PORT3_EGRESS_MODE_MASK	rtl8370_reg.h	498;"	d
RTL8370_VLAN_PORT3_EGRESS_MODE_OFFSET	rtl8370_reg.h	497;"	d
RTL8370_VLAN_PORT3_FRAME_TYPE_MASK	rtl8370_reg.h	6836;"	d
RTL8370_VLAN_PORT3_FRAME_TYPE_OFFSET	rtl8370_reg.h	6835;"	d
RTL8370_VLAN_PORT4_EGRESS_MODE_MASK	rtl8370_reg.h	638;"	d
RTL8370_VLAN_PORT4_EGRESS_MODE_OFFSET	rtl8370_reg.h	637;"	d
RTL8370_VLAN_PORT4_FRAME_TYPE_MASK	rtl8370_reg.h	6834;"	d
RTL8370_VLAN_PORT4_FRAME_TYPE_OFFSET	rtl8370_reg.h	6833;"	d
RTL8370_VLAN_PORT5_EGRESS_MODE_MASK	rtl8370_reg.h	778;"	d
RTL8370_VLAN_PORT5_EGRESS_MODE_OFFSET	rtl8370_reg.h	777;"	d
RTL8370_VLAN_PORT5_FRAME_TYPE_MASK	rtl8370_reg.h	6832;"	d
RTL8370_VLAN_PORT5_FRAME_TYPE_OFFSET	rtl8370_reg.h	6831;"	d
RTL8370_VLAN_PORT6_EGRESS_MODE_MASK	rtl8370_reg.h	918;"	d
RTL8370_VLAN_PORT6_EGRESS_MODE_OFFSET	rtl8370_reg.h	917;"	d
RTL8370_VLAN_PORT6_FRAME_TYPE_MASK	rtl8370_reg.h	6830;"	d
RTL8370_VLAN_PORT6_FRAME_TYPE_OFFSET	rtl8370_reg.h	6829;"	d
RTL8370_VLAN_PORT7_EGRESS_MODE_MASK	rtl8370_reg.h	1058;"	d
RTL8370_VLAN_PORT7_EGRESS_MODE_OFFSET	rtl8370_reg.h	1057;"	d
RTL8370_VLAN_PORT7_FRAME_TYPE_MASK	rtl8370_reg.h	6828;"	d
RTL8370_VLAN_PORT7_FRAME_TYPE_OFFSET	rtl8370_reg.h	6827;"	d
RTL8370_VLAN_PORT8_EGRESS_MODE_MASK	rtl8370_reg.h	1198;"	d
RTL8370_VLAN_PORT8_EGRESS_MODE_OFFSET	rtl8370_reg.h	1197;"	d
RTL8370_VLAN_PORT8_FRAME_TYPE_MASK	rtl8370_reg.h	6860;"	d
RTL8370_VLAN_PORT8_FRAME_TYPE_OFFSET	rtl8370_reg.h	6859;"	d
RTL8370_VLAN_PORT9_EGRESS_MODE_MASK	rtl8370_reg.h	1338;"	d
RTL8370_VLAN_PORT9_EGRESS_MODE_OFFSET	rtl8370_reg.h	1337;"	d
RTL8370_VLAN_PORT9_FRAME_TYPE_MASK	rtl8370_reg.h	6858;"	d
RTL8370_VLAN_PORT9_FRAME_TYPE_OFFSET	rtl8370_reg.h	6857;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_BASE	rtl8370_base.h	192;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL0_PORT0_PRIORITY_MASK	rtl8370_reg.h	7628;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL0_PORT0_PRIORITY_OFFSET	rtl8370_reg.h	7627;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL0_PORT1_PRIORITY_MASK	rtl8370_reg.h	7626;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL0_PORT1_PRIORITY_OFFSET	rtl8370_reg.h	7625;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL0_PORT2_PRIORITY_MASK	rtl8370_reg.h	7624;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL0_PORT2_PRIORITY_OFFSET	rtl8370_reg.h	7623;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL0_PORT3_PRIORITY_MASK	rtl8370_reg.h	7622;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL0_PORT3_PRIORITY_OFFSET	rtl8370_reg.h	7621;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL1_PORT4_PRIORITY_MASK	rtl8370_reg.h	7638;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL1_PORT4_PRIORITY_OFFSET	rtl8370_reg.h	7637;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL1_PORT5_PRIORITY_MASK	rtl8370_reg.h	7636;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL1_PORT5_PRIORITY_OFFSET	rtl8370_reg.h	7635;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL1_PORT6_PRIORITY_MASK	rtl8370_reg.h	7634;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL1_PORT6_PRIORITY_OFFSET	rtl8370_reg.h	7633;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL1_PORT7_PRIORITY_MASK	rtl8370_reg.h	7632;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL1_PORT7_PRIORITY_OFFSET	rtl8370_reg.h	7631;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL2_PORT10_PRIORITY_MASK	rtl8370_reg.h	7644;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL2_PORT10_PRIORITY_OFFSET	rtl8370_reg.h	7643;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL2_PORT11_PRIORITY_MASK	rtl8370_reg.h	7642;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL2_PORT11_PRIORITY_OFFSET	rtl8370_reg.h	7641;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL2_PORT8_PRIORITY_MASK	rtl8370_reg.h	7648;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL2_PORT8_PRIORITY_OFFSET	rtl8370_reg.h	7647;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL2_PORT9_PRIORITY_MASK	rtl8370_reg.h	7646;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL2_PORT9_PRIORITY_OFFSET	rtl8370_reg.h	7645;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL3_PORT12_PRIORITY_MASK	rtl8370_reg.h	7658;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL3_PORT12_PRIORITY_OFFSET	rtl8370_reg.h	7657;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL3_PORT13_PRIORITY_MASK	rtl8370_reg.h	7656;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL3_PORT13_PRIORITY_OFFSET	rtl8370_reg.h	7655;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL3_PORT14_PRIORITY_MASK	rtl8370_reg.h	7654;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL3_PORT14_PRIORITY_OFFSET	rtl8370_reg.h	7653;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL3_PORT15_PRIORITY_MASK	rtl8370_reg.h	7652;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_CTRL3_PORT15_PRIORITY_OFFSET	rtl8370_reg.h	7651;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_MASK	rtl8370_base.h	195;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_OFFSET	rtl8370_base.h	194;"	d
RTL8370_VLAN_PORTBASED_PRIORITY_REG	rtl8370_base.h	193;"	d
RTL8370_VLAN_PPB_CTRL_BASE	rtl8370_base.h	149;"	d
RTL8370_VLAN_PPB_CTRL_MASK	rtl8370_base.h	152;"	d
RTL8370_VLAN_PPB_CTRL_OFFSET	rtl8370_base.h	151;"	d
RTL8370_VLAN_PPB_CTRL_REG	rtl8370_base.h	150;"	d
RTL8370_VLAN_PPB_ETHERTYPR_BASE	rtl8370_base.h	159;"	d
RTL8370_VLAN_PPB_ETHERTYPR_REG	rtl8370_base.h	160;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL0_PORT0_PRIORITY_MASK	rtl8370_reg.h	7668;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL0_PORT0_PRIORITY_OFFSET	rtl8370_reg.h	7667;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL0_PORT1_PRIORITY_MASK	rtl8370_reg.h	7666;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL0_PORT1_PRIORITY_OFFSET	rtl8370_reg.h	7665;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL0_PORT2_PRIORITY_MASK	rtl8370_reg.h	7664;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL0_PORT2_PRIORITY_OFFSET	rtl8370_reg.h	7663;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL0_PORT3_PRIORITY_MASK	rtl8370_reg.h	7662;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL0_PORT3_PRIORITY_OFFSET	rtl8370_reg.h	7661;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL1_PORT4_PRIORITY_MASK	rtl8370_reg.h	7678;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL1_PORT4_PRIORITY_OFFSET	rtl8370_reg.h	7677;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL1_PORT5_PRIORITY_MASK	rtl8370_reg.h	7676;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL1_PORT5_PRIORITY_OFFSET	rtl8370_reg.h	7675;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL1_PORT6_PRIORITY_MASK	rtl8370_reg.h	7674;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL1_PORT6_PRIORITY_OFFSET	rtl8370_reg.h	7673;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL1_PORT7_PRIORITY_MASK	rtl8370_reg.h	7672;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL1_PORT7_PRIORITY_OFFSET	rtl8370_reg.h	7671;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL2_PORT10_PRIORITY_MASK	rtl8370_reg.h	7684;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL2_PORT10_PRIORITY_OFFSET	rtl8370_reg.h	7683;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL2_PORT11_PRIORITY_MASK	rtl8370_reg.h	7682;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL2_PORT11_PRIORITY_OFFSET	rtl8370_reg.h	7681;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL2_PORT8_PRIORITY_MASK	rtl8370_reg.h	7688;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL2_PORT8_PRIORITY_OFFSET	rtl8370_reg.h	7687;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL2_PORT9_PRIORITY_MASK	rtl8370_reg.h	7686;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL2_PORT9_PRIORITY_OFFSET	rtl8370_reg.h	7685;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL3_PORT12_PRIORITY_MASK	rtl8370_reg.h	7698;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL3_PORT12_PRIORITY_OFFSET	rtl8370_reg.h	7697;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL3_PORT13_PRIORITY_MASK	rtl8370_reg.h	7696;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL3_PORT13_PRIORITY_OFFSET	rtl8370_reg.h	7695;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL3_PORT14_PRIORITY_MASK	rtl8370_reg.h	7694;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL3_PORT14_PRIORITY_OFFSET	rtl8370_reg.h	7693;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL3_PORT15_PRIORITY_MASK	rtl8370_reg.h	7692;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM0_CTRL3_PORT15_PRIORITY_OFFSET	rtl8370_reg.h	7691;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL0_PORT0_PRIORITY_MASK	rtl8370_reg.h	7708;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL0_PORT0_PRIORITY_OFFSET	rtl8370_reg.h	7707;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL0_PORT1_PRIORITY_MASK	rtl8370_reg.h	7706;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL0_PORT1_PRIORITY_OFFSET	rtl8370_reg.h	7705;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL0_PORT2_PRIORITY_MASK	rtl8370_reg.h	7704;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL0_PORT2_PRIORITY_OFFSET	rtl8370_reg.h	7703;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL0_PORT3_PRIORITY_MASK	rtl8370_reg.h	7702;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL0_PORT3_PRIORITY_OFFSET	rtl8370_reg.h	7701;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL1_PORT4_PRIORITY_MASK	rtl8370_reg.h	7718;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL1_PORT4_PRIORITY_OFFSET	rtl8370_reg.h	7717;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL1_PORT5_PRIORITY_MASK	rtl8370_reg.h	7716;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL1_PORT5_PRIORITY_OFFSET	rtl8370_reg.h	7715;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL1_PORT6_PRIORITY_MASK	rtl8370_reg.h	7714;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL1_PORT6_PRIORITY_OFFSET	rtl8370_reg.h	7713;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL1_PORT7_PRIORITY_MASK	rtl8370_reg.h	7712;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL1_PORT7_PRIORITY_OFFSET	rtl8370_reg.h	7711;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL2_PORT10_PRIORITY_MASK	rtl8370_reg.h	7724;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL2_PORT10_PRIORITY_OFFSET	rtl8370_reg.h	7723;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL2_PORT11_PRIORITY_MASK	rtl8370_reg.h	7722;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL2_PORT11_PRIORITY_OFFSET	rtl8370_reg.h	7721;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL2_PORT8_PRIORITY_MASK	rtl8370_reg.h	7728;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL2_PORT8_PRIORITY_OFFSET	rtl8370_reg.h	7727;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL2_PORT9_PRIORITY_MASK	rtl8370_reg.h	7726;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL2_PORT9_PRIORITY_OFFSET	rtl8370_reg.h	7725;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL3_PORT12_PRIORITY_MASK	rtl8370_reg.h	7738;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL3_PORT12_PRIORITY_OFFSET	rtl8370_reg.h	7737;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL3_PORT13_PRIORITY_MASK	rtl8370_reg.h	7736;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL3_PORT13_PRIORITY_OFFSET	rtl8370_reg.h	7735;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL3_PORT14_PRIORITY_MASK	rtl8370_reg.h	7734;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL3_PORT14_PRIORITY_OFFSET	rtl8370_reg.h	7733;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL3_PORT15_PRIORITY_MASK	rtl8370_reg.h	7732;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM1_CTRL3_PORT15_PRIORITY_OFFSET	rtl8370_reg.h	7731;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL0_PORT0_PRIORITY_MASK	rtl8370_reg.h	7748;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL0_PORT0_PRIORITY_OFFSET	rtl8370_reg.h	7747;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL0_PORT1_PRIORITY_MASK	rtl8370_reg.h	7746;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL0_PORT1_PRIORITY_OFFSET	rtl8370_reg.h	7745;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL0_PORT2_PRIORITY_MASK	rtl8370_reg.h	7744;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL0_PORT2_PRIORITY_OFFSET	rtl8370_reg.h	7743;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL0_PORT3_PRIORITY_MASK	rtl8370_reg.h	7742;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL0_PORT3_PRIORITY_OFFSET	rtl8370_reg.h	7741;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL1_PORT4_PRIORITY_MASK	rtl8370_reg.h	7758;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL1_PORT4_PRIORITY_OFFSET	rtl8370_reg.h	7757;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL1_PORT5_PRIORITY_MASK	rtl8370_reg.h	7756;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL1_PORT5_PRIORITY_OFFSET	rtl8370_reg.h	7755;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL1_PORT6_PRIORITY_MASK	rtl8370_reg.h	7754;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL1_PORT6_PRIORITY_OFFSET	rtl8370_reg.h	7753;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL1_PORT7_PRIORITY_MASK	rtl8370_reg.h	7752;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL1_PORT7_PRIORITY_OFFSET	rtl8370_reg.h	7751;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL2_PORT10_PRIORITY_MASK	rtl8370_reg.h	7764;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL2_PORT10_PRIORITY_OFFSET	rtl8370_reg.h	7763;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL2_PORT11_PRIORITY_MASK	rtl8370_reg.h	7762;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL2_PORT11_PRIORITY_OFFSET	rtl8370_reg.h	7761;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL2_PORT8_PRIORITY_MASK	rtl8370_reg.h	7768;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL2_PORT8_PRIORITY_OFFSET	rtl8370_reg.h	7767;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL2_PORT9_PRIORITY_MASK	rtl8370_reg.h	7766;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL2_PORT9_PRIORITY_OFFSET	rtl8370_reg.h	7765;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL3_PORT12_PRIORITY_MASK	rtl8370_reg.h	7778;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL3_PORT12_PRIORITY_OFFSET	rtl8370_reg.h	7777;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL3_PORT13_PRIORITY_MASK	rtl8370_reg.h	7776;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL3_PORT13_PRIORITY_OFFSET	rtl8370_reg.h	7775;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL3_PORT14_PRIORITY_MASK	rtl8370_reg.h	7774;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL3_PORT14_PRIORITY_OFFSET	rtl8370_reg.h	7773;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL3_PORT15_PRIORITY_MASK	rtl8370_reg.h	7772;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM2_CTRL3_PORT15_PRIORITY_OFFSET	rtl8370_reg.h	7771;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL0_PORT0_PRIORITY_MASK	rtl8370_reg.h	7788;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL0_PORT0_PRIORITY_OFFSET	rtl8370_reg.h	7787;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL0_PORT1_PRIORITY_MASK	rtl8370_reg.h	7786;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL0_PORT1_PRIORITY_OFFSET	rtl8370_reg.h	7785;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL0_PORT2_PRIORITY_MASK	rtl8370_reg.h	7784;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL0_PORT2_PRIORITY_OFFSET	rtl8370_reg.h	7783;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL0_PORT3_PRIORITY_MASK	rtl8370_reg.h	7782;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL0_PORT3_PRIORITY_OFFSET	rtl8370_reg.h	7781;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL1_PORT4_PRIORITY_MASK	rtl8370_reg.h	7798;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL1_PORT4_PRIORITY_OFFSET	rtl8370_reg.h	7797;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL1_PORT5_PRIORITY_MASK	rtl8370_reg.h	7796;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL1_PORT5_PRIORITY_OFFSET	rtl8370_reg.h	7795;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL1_PORT6_PRIORITY_MASK	rtl8370_reg.h	7794;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL1_PORT6_PRIORITY_OFFSET	rtl8370_reg.h	7793;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL1_PORT7_PRIORITY_MASK	rtl8370_reg.h	7792;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL1_PORT7_PRIORITY_OFFSET	rtl8370_reg.h	7791;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL2_PORT10_PRIORITY_MASK	rtl8370_reg.h	7804;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL2_PORT10_PRIORITY_OFFSET	rtl8370_reg.h	7803;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL2_PORT11_PRIORITY_MASK	rtl8370_reg.h	7802;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL2_PORT11_PRIORITY_OFFSET	rtl8370_reg.h	7801;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL2_PORT8_PRIORITY_MASK	rtl8370_reg.h	7808;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL2_PORT8_PRIORITY_OFFSET	rtl8370_reg.h	7807;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL2_PORT9_PRIORITY_MASK	rtl8370_reg.h	7806;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL2_PORT9_PRIORITY_OFFSET	rtl8370_reg.h	7805;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL3_PORT12_PRIORITY_MASK	rtl8370_reg.h	7818;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL3_PORT12_PRIORITY_OFFSET	rtl8370_reg.h	7817;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL3_PORT13_PRIORITY_MASK	rtl8370_reg.h	7816;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL3_PORT13_PRIORITY_OFFSET	rtl8370_reg.h	7815;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL3_PORT14_PRIORITY_MASK	rtl8370_reg.h	7814;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL3_PORT14_PRIORITY_OFFSET	rtl8370_reg.h	7813;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL3_PORT15_PRIORITY_MASK	rtl8370_reg.h	7812;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM3_CTRL3_PORT15_PRIORITY_OFFSET	rtl8370_reg.h	7811;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM_BASE	rtl8370_base.h	197;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM_MASK	rtl8370_base.h	200;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM_OFFSET	rtl8370_base.h	199;"	d
RTL8370_VLAN_PPB_PRIORITY_ITEM_REG	rtl8370_base.h	198;"	d
RTL8370_VLAN_PPB_VALID_BASE	rtl8370_base.h	146;"	d
RTL8370_VLAN_PPB_VALID_REG	rtl8370_base.h	147;"	d
RTL8370_VLAN_PVID_CTRL_BASE	rtl8370_base.h	141;"	d
RTL8370_VLAN_PVID_CTRL_REG	rtl8370_base.h	142;"	d
RTL8370_VS_CPSVIDX_MASK	rtl8370_reg.h	12980;"	d
RTL8370_VS_CPSVIDX_OFFSET	rtl8370_reg.h	12979;"	d
RTL8370_VS_SPRISEL_MASK	rtl8370_reg.h	12978;"	d
RTL8370_VS_SPRISEL_OFFSET	rtl8370_reg.h	12977;"	d
RTL8370_VS_TPID_REG	rtl8370_base.h	413;"	d
RTL8370_VS_UIFSEG_MASK	rtl8370_reg.h	12972;"	d
RTL8370_VS_UIFSEG_OFFSET	rtl8370_reg.h	12971;"	d
RTL8370_VS_UNMAT_MASK	rtl8370_reg.h	12974;"	d
RTL8370_VS_UNMAT_OFFSET	rtl8370_reg.h	12973;"	d
RTL8370_VS_UNTAG_MASK	rtl8370_reg.h	12976;"	d
RTL8370_VS_UNTAG_OFFSET	rtl8370_reg.h	12975;"	d
RTL8370_WATER_LEVEL_MASK	rtl8370_reg.h	15742;"	d
RTL8370_WATER_LEVEL_OFFSET	rtl8370_reg.h	15741;"	d
RTL8370_WFQ_IFG_MASK	rtl8370_reg.h	2502;"	d
RTL8370_WFQ_IFG_OFFSET	rtl8370_reg.h	2501;"	d
RTL8370_XTAL_DOWN_MASK	rtl8370_reg.h	16624;"	d
RTL8370_XTAL_DOWN_OFFSET	rtl8370_reg.h	16623;"	d
RTL8370_cfg_afe_rst_biterr_MASK	rtl8370_reg.h	18867;"	d
RTL8370_cfg_afe_rst_biterr_OFFSET	rtl8370_reg.h	18866;"	d
RTL8370_cfg_afe_spd5g_MASK	rtl8370_reg.h	18863;"	d
RTL8370_cfg_afe_spd5g_OFFSET	rtl8370_reg.h	18862;"	d
RTL8370_reg_inb_timeout_MASK	rtl8370_reg.h	18917;"	d
RTL8370_reg_inb_timeout_OFFSET	rtl8370_reg.h	18916;"	d
RTL83XX_DBG	rtl8370_vb.h	17;"	d
RTL83XX_DRIVER_NAME	rtl8370_vb.h	12;"	d
RT_ERR_ACLRL_HTHR	rtk_error.h	/^    RT_ERR_ACLRL_HTHR = 0x00080000,                 \/* 0x00080000, invalid high threshold                                               *\/$/;"	e	enum:rt_error_code_e
RT_ERR_ACLRL_RATE	rtk_error.h	/^    RT_ERR_ACLRL_RATE,                              \/* 0x00080003, invalid rate                                                         *\/$/;"	e	enum:rt_error_code_e
RT_ERR_ACLRL_TIMESLOT	rtk_error.h	/^    RT_ERR_ACLRL_TIMESLOT,                          \/* 0x00080001, invalid time slot                                                    *\/$/;"	e	enum:rt_error_code_e
RT_ERR_ACLRL_TOKEN	rtk_error.h	/^    RT_ERR_ACLRL_TOKEN,                             \/* 0x00080002, invalid token amount                                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_BUSYWAIT_TIMEOUT	rtk_error.h	/^    RT_ERR_BUSYWAIT_TIMEOUT,                        \/* 0x0000000a, busy watting time out                                                *\/$/;"	e	enum:rt_error_code_e
RT_ERR_CHIP_NOT_FOUND	rtk_error.h	/^    RT_ERR_CHIP_NOT_FOUND,                          \/* 0x00000010, The chip can not found                                               *\/$/;"	e	enum:rt_error_code_e
RT_ERR_CHIP_NOT_SUPPORTED	rtk_error.h	/^    RT_ERR_CHIP_NOT_SUPPORTED,                      \/* 0x0000000d, functions not supported by this chip model                           *\/$/;"	e	enum:rt_error_code_e
RT_ERR_DOT1X_GVLANIDX	rtk_error.h	/^    RT_ERR_DOT1X_GVLANIDX,                          \/* 0x00110007, guest vlan index error                                               *\/$/;"	e	enum:rt_error_code_e
RT_ERR_DOT1X_GVLANTALK	rtk_error.h	/^    RT_ERR_DOT1X_GVLANTALK,                         \/* 0x00110008, guest vlan OPDIR error                                               *\/$/;"	e	enum:rt_error_code_e
RT_ERR_DOT1X_INVALID_DIRECTION	rtk_error.h	/^    RT_ERR_DOT1X_INVALID_DIRECTION = 0x00110000,    \/* 0x00110000, Invalid Authentication Direction                                     *\/$/;"	e	enum:rt_error_code_e
RT_ERR_DOT1X_MACBASEDOPDIR	rtk_error.h	/^    RT_ERR_DOT1X_MACBASEDOPDIR,                     \/* 0x00110005, MAC-based opdir error                                                *\/$/;"	e	enum:rt_error_code_e
RT_ERR_DOT1X_MACBASEDPNEN	rtk_error.h	/^    RT_ERR_DOT1X_MACBASEDPNEN,                      \/* 0x00110004, MAC-based enable port error                                          *\/$/;"	e	enum:rt_error_code_e
RT_ERR_DOT1X_MAC_PORT_MISMATCH	rtk_error.h	/^    RT_ERR_DOT1X_MAC_PORT_MISMATCH,                 \/* 0x00110009, Auth MAC and port mismatch eror                                      *\/$/;"	e	enum:rt_error_code_e
RT_ERR_DOT1X_PORTBASEDAUTH	rtk_error.h	/^    RT_ERR_DOT1X_PORTBASEDAUTH,                     \/* 0x00110002, Port-based auth port error                                           *\/$/;"	e	enum:rt_error_code_e
RT_ERR_DOT1X_PORTBASEDOPDIR	rtk_error.h	/^    RT_ERR_DOT1X_PORTBASEDOPDIR,                    \/* 0x00110003, Port-based opdir error                                               *\/$/;"	e	enum:rt_error_code_e
RT_ERR_DOT1X_PORTBASEDPNEN	rtk_error.h	/^    RT_ERR_DOT1X_PORTBASEDPNEN,                     \/* 0x00110001, Port-based enable port error                                         *\/$/;"	e	enum:rt_error_code_e
RT_ERR_DOT1X_PROC	rtk_error.h	/^    RT_ERR_DOT1X_PROC,                              \/* 0x00110006, unauthorized behavior error                                          *\/$/;"	e	enum:rt_error_code_e
RT_ERR_DRIVER_NOT_FOUND	rtk_error.h	/^    RT_ERR_DRIVER_NOT_FOUND,                        \/* 0x00000012, The driver can not found                                             *\/$/;"	e	enum:rt_error_code_e
RT_ERR_ENABLE	rtk_error.h	/^    RT_ERR_ENABLE,                                  \/* 0x00000015, invalid enable parameter                                             *\/$/;"	e	enum:rt_error_code_e
RT_ERR_END	rtk_error.h	/^    RT_ERR_END                                       \/* The symbol is the latest symbol                                                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_ENTRY_INDEX	rtk_error.h	/^    RT_ERR_ENTRY_INDEX,                             \/* 0x00000006, invalid entry index                                                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FAILED	rtk_error.h	/^    RT_ERR_FAILED = -1,                             \/* General Error                                                                    *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_ACTION	rtk_error.h	/^    RT_ERR_FILTER_ACTION,                           \/* 0x00070005, action doesn't consist to entry type                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_BLOCKNUM	rtk_error.h	/^    RT_ERR_FILTER_BLOCKNUM = 0x00070000,            \/* 0x00070000, invalid block number                                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_CUTLINE	rtk_error.h	/^    RT_ERR_FILTER_CUTLINE,                          \/* 0x00070002, invalid cutline value                                                *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_ENTRYIDX	rtk_error.h	/^    RT_ERR_FILTER_ENTRYIDX,                         \/* 0x00070001, invalid entry index                                                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_FLOWTBLBLOCK	rtk_error.h	/^    RT_ERR_FILTER_FLOWTBLBLOCK,                     \/* 0x00070003, block belongs to flow table                                          *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_FLOWTBL_EMPTY	rtk_error.h	/^    RT_ERR_FILTER_FLOWTBL_EMPTY,                    \/* 0x0007000c, flow table entry is empty                                            *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_FLOWTBL_EXIST	rtk_error.h	/^    RT_ERR_FILTER_FLOWTBL_EXIST,                    \/* 0x0007000d, flow table entry is already exist                                    *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_FLOWTBL_RULENUM	rtk_error.h	/^    RT_ERR_FILTER_FLOWTBL_RULENUM,                  \/* 0x0007000b, invalid flow table rulenum                                           *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_FLOWTBL_TYPE	rtk_error.h	/^    RT_ERR_FILTER_FLOWTBL_TYPE,                     \/* 0x0007000a, entry type isn't an flow table rule                                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_INACLBLOCK	rtk_error.h	/^    RT_ERR_FILTER_INACLBLOCK,                       \/* 0x00070004, block belongs to ingress ACL                                         *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_INACL_ACT_NOT_SUPPORT	rtk_error.h	/^    RT_ERR_FILTER_INACL_ACT_NOT_SUPPORT,            \/* 0x00070010, action not support                                                    *\/        $/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_INACL_EMPTY	rtk_error.h	/^    RT_ERR_FILTER_INACL_EMPTY,                      \/* 0x00070009, ACL entry is empty                                                   *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_INACL_EXIST	rtk_error.h	/^    RT_ERR_FILTER_INACL_EXIST,                      \/* 0x00070008, ACL entry is already exit                                            *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_INACL_RULENUM	rtk_error.h	/^    RT_ERR_FILTER_INACL_RULENUM,                    \/* 0x00070006, invalid ACL rulenum                                                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_INACL_RULE_NOT_SUPPORT	rtk_error.h	/^    RT_ERR_FILTER_INACL_RULE_NOT_SUPPORT,           \/* 0x00070011, rule not support                                                   *\/    $/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_INACL_TYPE	rtk_error.h	/^    RT_ERR_FILTER_INACL_TYPE,                       \/* 0x00070007, entry type isn't an ingress ACL rule                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_LOG_ID	rtk_error.h	/^    RT_ERR_FILTER_LOG_ID,                           \/* 0x0007000f, invalid log id                                                       *\/$/;"	e	enum:rt_error_code_e
RT_ERR_FILTER_METER_ID	rtk_error.h	/^    RT_ERR_FILTER_METER_ID,                         \/* 0x0007000e, invalid metering id                                                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_INBW_FCOFF_VALUE	rtk_error.h	/^    RT_ERR_INBW_FCOFF_VALUE,                        \/* 0x000c0003, invalid flow control OFF threshold value for input bandwidth control *\/$/;"	e	enum:rt_error_code_e
RT_ERR_INBW_FCON_VALUE	rtk_error.h	/^    RT_ERR_INBW_FCON_VALUE,                         \/* 0x000c0002, invalid flow control ON threshold value for input bandwidth control  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_INBW_FC_ALLOWANCE	rtk_error.h	/^    RT_ERR_INBW_FC_ALLOWANCE,                       \/* 0x000c0004, invalid allowance of incomming packet for input bandwidth control    *\/$/;"	e	enum:rt_error_code_e
RT_ERR_INBW_RATE	rtk_error.h	/^    RT_ERR_INBW_RATE,                               \/* 0x000c0005, invalid input bandwidth                                              *\/$/;"	e	enum:rt_error_code_e
RT_ERR_INBW_TICK_PERIOD	rtk_error.h	/^    RT_ERR_INBW_TICK_PERIOD = 0x000c0000,           \/* 0x000c0000, invalid tick period for input bandwidth control                      *\/$/;"	e	enum:rt_error_code_e
RT_ERR_INBW_TOKEN_AMOUNT	rtk_error.h	/^    RT_ERR_INBW_TOKEN_AMOUNT,                       \/* 0x000c0001, invalid amount of token for input bandwidth control                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_INPUT	rtk_error.h	/^    RT_ERR_INPUT,                                   \/* 0x00000001, invalid input parameter                                              *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_AGGREG_PORT	rtk_error.h	/^    RT_ERR_L2_AGGREG_PORT,                          \/* 0x00060006, this aggregated port is not the lowest physical$/;"	e	enum:rt_error_code_e
RT_ERR_L2_CAM_INDEX	rtk_error.h	/^    RT_ERR_L2_CAM_INDEX,                            \/* 0x00060002, invalid L2 CAM index                                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_EMPTY_ENTRY	rtk_error.h	/^    RT_ERR_L2_EMPTY_ENTRY,                          \/* 0x00060011, the entry is empty(invalid)                                          *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_ENRTYSEL	rtk_error.h	/^    RT_ERR_L2_ENRTYSEL,                             \/* 0x00060003, invalid EntrySel                                                     *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_ENTRY_NOTFOUND	rtk_error.h	/^    RT_ERR_L2_ENTRY_NOTFOUND,                       \/* 0x0006000a, specified entry not found                                            *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_FID	rtk_error.h	/^    RT_ERR_L2_FID,                                  \/* 0x00060007, invalid fid                                                          *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_FLUSH_TYPE	rtk_error.h	/^    RT_ERR_L2_FLUSH_TYPE,                           \/* 0x00060012, the flush type is invalid                                            *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_HASH_INDEX	rtk_error.h	/^    RT_ERR_L2_HASH_INDEX,                           \/* 0x00060001, invalid L2 Hash index                                                *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_HASH_KEY	rtk_error.h	/^    RT_ERR_L2_HASH_KEY = 0x00060000,                \/* 0x00060000, invalid L2 Hash key                                                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_INDEXTABLE_INDEX	rtk_error.h	/^    RT_ERR_L2_INDEXTABLE_INDEX,                     \/* 0x00060004, invalid L2 index table(=portMask table) index                        *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_INDEXTBL_FULL	rtk_error.h	/^    RT_ERR_L2_INDEXTBL_FULL,                        \/* 0x0006000b, the L2 index table is full                                           *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_INVALID_FLOWTYPE	rtk_error.h	/^    RT_ERR_L2_INVALID_FLOWTYPE,                     \/* 0x0006000c, invalid L2 flow type                                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_IPMULTI_PARAM	rtk_error.h	/^    RT_ERR_L2_IPMULTI_PARAM,                        \/* 0x0006000f, invalid L2 ip multicast parameter                                    *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_L2MULTI_PARAM	rtk_error.h	/^    RT_ERR_L2_L2MULTI_PARAM,                        \/* 0x0006000e, invalid L2 multicast parameter                                       *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_L2UNI_PARAM	rtk_error.h	/^    RT_ERR_L2_L2UNI_PARAM,                          \/* 0x0006000d, invalid L2 unicast parameter                                         *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_NO_CPU_PORT	rtk_error.h	/^    RT_ERR_L2_NO_CPU_PORT,                          \/* 0x00060013, CPU port not exist                                                   *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_NO_EMPTY_ENTRY	rtk_error.h	/^    RT_ERR_L2_NO_EMPTY_ENTRY,                       \/* 0x00060009, no empty entry in L2 table                                           *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_PARTIAL_HASH_KEY	rtk_error.h	/^    RT_ERR_L2_PARTIAL_HASH_KEY,                     \/* 0x00060010, invalid L2 partial Hash key                                          *\/$/;"	e	enum:rt_error_code_e
RT_ERR_L2_RVID	rtk_error.h	/^    RT_ERR_L2_RVID,                                 \/* 0x00060008, invalid cvid                                                         *\/$/;"	e	enum:rt_error_code_e
RT_ERR_LA_CPUPORT	rtk_error.h	/^    RT_ERR_LA_CPUPORT = 0x00090000,                 \/* 0x00090000, CPU port can not be aggregated port                                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_LA_DUMB	rtk_error.h	/^    RT_ERR_LA_DUMB,                                 \/* 0x00090004, this API should be used in 802.1ad dumb mode                         *\/$/;"	e	enum:rt_error_code_e
RT_ERR_LA_HASHMASK	rtk_error.h	/^    RT_ERR_LA_HASHMASK,                             \/* 0x00090003, invalid hash mask                                                    *\/$/;"	e	enum:rt_error_code_e
RT_ERR_LA_MEMBER_OVERLAP	rtk_error.h	/^    RT_ERR_LA_MEMBER_OVERLAP,                       \/* 0x00090007, the specified port mask is overlapped with other group               *\/$/;"	e	enum:rt_error_code_e
RT_ERR_LA_NOT_MEMBER_PORT	rtk_error.h	/^    RT_ERR_LA_NOT_MEMBER_PORT,                      \/* 0x00090008, the port is not a member port of the trunk                           *\/$/;"	e	enum:rt_error_code_e
RT_ERR_LA_PORTMASK	rtk_error.h	/^    RT_ERR_LA_PORTMASK,                             \/* 0x00090002, invalid port mask                                                    *\/$/;"	e	enum:rt_error_code_e
RT_ERR_LA_PORTNUM_DUMB	rtk_error.h	/^    RT_ERR_LA_PORTNUM_DUMB,                         \/* 0x00090005, it can only aggregate at most four ports when 802.1ad dumb mode      *\/$/;"	e	enum:rt_error_code_e
RT_ERR_LA_PORTNUM_NORMAL	rtk_error.h	/^    RT_ERR_LA_PORTNUM_NORMAL,                       \/* 0x00090006, it can only aggregate at most eight ports when 802.1ad normal mode   *\/$/;"	e	enum:rt_error_code_e
RT_ERR_LA_TRUNK_ID	rtk_error.h	/^    RT_ERR_LA_TRUNK_ID,                             \/* 0x00090001, invalid trunk id                                                     *\/$/;"	e	enum:rt_error_code_e
RT_ERR_LA_TRUNK_NOT_EXIST	rtk_error.h	/^    RT_ERR_LA_TRUNK_NOT_EXIST,                      \/* 0x00090009, the trunk doesn't exist                                              *\/$/;"	e	enum:rt_error_code_e
RT_ERR_LIMITED_L2ENTRY_NUM	rtk_error.h	/^    RT_ERR_LIMITED_L2ENTRY_NUM,                     \/* 0x00060005, invalid limited L2 entry number                                      *\/$/;"	e	enum:rt_error_code_e
RT_ERR_MAC	rtk_error.h	/^    RT_ERR_MAC,                                     \/* 0x0000000b, invalid mac address                                                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_MIRROR_DIRECTION	rtk_error.h	/^    RT_ERR_MIRROR_DIRECTION = 0x000f0000,           \/* 0x000f0000, invalid error mirror direction                                       *\/$/;"	e	enum:rt_error_code_e
RT_ERR_MIRROR_PORT_EXIST	rtk_error.h	/^    RT_ERR_MIRROR_PORT_EXIST,                       \/* 0x000f0003, mirroring port already exists                                        *\/$/;"	e	enum:rt_error_code_e
RT_ERR_MIRROR_PORT_FULL	rtk_error.h	/^    RT_ERR_MIRROR_PORT_FULL,                        \/* 0x000f0005, Exceeds maximum number of supported mirroring port                   *\/$/;"	e	enum:rt_error_code_e
RT_ERR_MIRROR_PORT_NOT_EXIST	rtk_error.h	/^    RT_ERR_MIRROR_PORT_NOT_EXIST,                   \/* 0x000f0004, mirroring port does not exists                                       *\/$/;"	e	enum:rt_error_code_e
RT_ERR_MIRROR_SESSION_FULL	rtk_error.h	/^    RT_ERR_MIRROR_SESSION_FULL,                     \/* 0x000f0001, mirroring session is full                                            *\/$/;"	e	enum:rt_error_code_e
RT_ERR_MIRROR_SESSION_NOEXIST	rtk_error.h	/^    RT_ERR_MIRROR_SESSION_NOEXIST,                  \/* 0x000f0002, mirroring session not exist                                          *\/$/;"	e	enum:rt_error_code_e
RT_ERR_MSTI	rtk_error.h	/^    RT_ERR_MSTI = 0x00030000,                       \/* 0x00030000, invalid msti                                                         *\/$/;"	e	enum:rt_error_code_e
RT_ERR_MSTI_EXIST	rtk_error.h	/^    RT_ERR_MSTI_EXIST,                              \/* 0x00030002, MSTI exist                                                           *\/$/;"	e	enum:rt_error_code_e
RT_ERR_MSTI_NOT_EXIST	rtk_error.h	/^    RT_ERR_MSTI_NOT_EXIST,                          \/* 0x00030003, MSTI not exist                                                       *\/$/;"	e	enum:rt_error_code_e
RT_ERR_MSTP_STATE	rtk_error.h	/^    RT_ERR_MSTP_STATE,                              \/* 0x00030001, invalid spanning tree status                                         *\/$/;"	e	enum:rt_error_code_e
RT_ERR_NOT_ALLOWED	rtk_error.h	/^    RT_ERR_NOT_ALLOWED,                             \/* 0x00000011, actions not allowed by the function                                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_NOT_INIT	rtk_error.h	/^    RT_ERR_NOT_INIT,                                \/* 0x0000000f, The module is not initial                                            *\/$/;"	e	enum:rt_error_code_e
RT_ERR_NULL_POINTER	rtk_error.h	/^    RT_ERR_NULL_POINTER,                            \/* 0x00000007, input parameter is null pointer                                      *\/$/;"	e	enum:rt_error_code_e
RT_ERR_OK	rtk_error.h	/^    RT_ERR_OK = 0,                                  \/* 0x00000000, OK                                                                   *\/$/;"	e	enum:rt_error_code_e
RT_ERR_OUT_OF_RANGE	rtk_error.h	/^    RT_ERR_OUT_OF_RANGE,                            \/* 0x0000000c, input parameter out of range                                         *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PHY_AUTO_NEGO_MODE	rtk_error.h	/^    RT_ERR_PHY_AUTO_NEGO_MODE,                      \/* 0x000e0003, invalid PHY auto-negotiation mode*\/$/;"	e	enum:rt_error_code_e
RT_ERR_PHY_DATAMASK	rtk_error.h	/^    RT_ERR_PHY_DATAMASK,                            \/* 0x000e0002, invalid PHY data mask                                                *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PHY_DUPLEX	rtk_error.h	/^    RT_ERR_PHY_DUPLEX,                              \/* 0x000e0005, invalid PHY duplex setting                                           *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PHY_FORCE_1000	rtk_error.h	/^    RT_ERR_PHY_FORCE_1000,                          \/* 0x000e0007, invalid PHY force mode 1G speed setting                              *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PHY_FORCE_ABILITY	rtk_error.h	/^    RT_ERR_PHY_FORCE_ABILITY,                       \/* 0x000e0006, invalid PHY force mode ability parameter                             *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PHY_PAGE_ID	rtk_error.h	/^    RT_ERR_PHY_PAGE_ID = 0x000e0000,                \/* 0x000e0000, invalid PHY page id                                                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PHY_REG_ID	rtk_error.h	/^    RT_ERR_PHY_REG_ID,                              \/* 0x000e0001, invalid PHY reg id                                                   *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PHY_RTCT_NOT_FINISH	rtk_error.h	/^    RT_ERR_PHY_RTCT_NOT_FINISH,                     \/* 0x000e0009, PHY RTCT in progress                                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PHY_SPEED	rtk_error.h	/^    RT_ERR_PHY_SPEED,                               \/* 0x000e0004, invalid PHY speed setting                                            *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PHY_TXRX	rtk_error.h	/^    RT_ERR_PHY_TXRX,                                \/* 0x000e0008, invalid PHY tx\/rx                                                    *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PM_LENGTH	rtk_error.h	/^    RT_ERR_PM_LENGTH,                               \/* 0x000b0001, invalid pattern match mask, first byte must care                     *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PM_MASK	rtk_error.h	/^    RT_ERR_PM_MASK = 0x000b0000,                    \/* 0x000b0000, invalid pattern length. Pattern length should be 8                   *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PM_MODE	rtk_error.h	/^    RT_ERR_PM_MODE,                                 \/* 0x000b0002, invalid pattern match mode                                           *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PORT_ID	rtk_error.h	/^    RT_ERR_PORT_ID,                                 \/* 0x00000003, invalid port id                                                      *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PORT_LINKDOWN	rtk_error.h	/^    RT_ERR_PORT_LINKDOWN,                           \/* 0x00000005, link down port status                                                *\/$/;"	e	enum:rt_error_code_e
RT_ERR_PORT_MASK	rtk_error.h	/^    RT_ERR_PORT_MASK,                               \/* 0x00000004, invalid port mask                                                    *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QOS_1P_PRIORITY	rtk_error.h	/^    RT_ERR_QOS_1P_PRIORITY = 0x000d0000,            \/* 0x000d0000, invalid 802.1P priority                                              *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QOS_DSCP_VALUE	rtk_error.h	/^    RT_ERR_QOS_DSCP_VALUE,                          \/* 0x000d0001, invalid DSCP value                                                   *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QOS_EBW_RATE	rtk_error.h	/^    RT_ERR_QOS_EBW_RATE,                            \/* 0x000d0007, invalid egress bandwidth rate                                        *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QOS_INT_PRIORITY	rtk_error.h	/^    RT_ERR_QOS_INT_PRIORITY,                        \/* 0x000d0002, invalid internal priority                                            *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QOS_QUEUE_WEIGHT	rtk_error.h	/^    RT_ERR_QOS_QUEUE_WEIGHT,                        \/* 0x000d0009, invalid Queue weight                                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QOS_SCHE_TYPE	rtk_error.h	/^    RT_ERR_QOS_SCHE_TYPE,                           \/* 0x000d0008, invalid QoS scheduling type                                          *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QOS_SEL_CLASS_PRI	rtk_error.h	/^    RT_ERR_QOS_SEL_CLASS_PRI,                       \/* 0x000d0006, invalid classifier selection priority                                *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QOS_SEL_DSCP_PRI	rtk_error.h	/^    RT_ERR_QOS_SEL_DSCP_PRI,                        \/* 0x000d0003, invalid DSCP selection priority                                      *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QOS_SEL_IN_ACL_PRI	rtk_error.h	/^    RT_ERR_QOS_SEL_IN_ACL_PRI,                      \/* 0x000d0005, invalid ingress ACL selection priority                               *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QOS_SEL_PORT_PRI	rtk_error.h	/^    RT_ERR_QOS_SEL_PORT_PRI,                        \/* 0x000d0004, invalid port selection priority                                      *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QOS_SEL_PRI_SOURCE	rtk_error.h	/^    RT_ERR_QOS_SEL_PRI_SOURCE,                      \/* 0x000d000a, invalid selection of priority source                                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QUEUE_ID	rtk_error.h	/^    RT_ERR_QUEUE_ID,                                \/* 0x00000008, invalid queue id                                                     *\/$/;"	e	enum:rt_error_code_e
RT_ERR_QUEUE_NUM	rtk_error.h	/^    RT_ERR_QUEUE_NUM,                               \/* 0x00000009, invalid queue number                                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_RATE	rtk_error.h	/^    RT_ERR_RATE,                                    \/* 0x00040002, invalid rate                                                         *\/$/;"	e	enum:rt_error_code_e
RT_ERR_RMA_ACTION	rtk_error.h	/^    RT_ERR_RMA_ACTION,                              \/* 0x00050001, invalid rma action                                                   *\/$/;"	e	enum:rt_error_code_e
RT_ERR_RMA_ADDR	rtk_error.h	/^    RT_ERR_RMA_ADDR = 0x00050000,                   \/* 0x00050000, invalid rma mac address                                              *\/$/;"	e	enum:rt_error_code_e
RT_ERR_SEM_LOCK_FAILED	rtk_error.h	/^    RT_ERR_SEM_LOCK_FAILED,                         \/* 0x00000013, Failed to lock semaphore                                             *\/$/;"	e	enum:rt_error_code_e
RT_ERR_SEM_UNLOCK_FAILED	rtk_error.h	/^    RT_ERR_SEM_UNLOCK_FAILED,                       \/* 0x00000014, Failed to unlock semaphore                                           *\/$/;"	e	enum:rt_error_code_e
RT_ERR_SFC_TICK_PERIOD	rtk_error.h	/^    RT_ERR_SFC_TICK_PERIOD = 0x000a0000,            \/* 0x000a0000, invalid SFC tick period                                              *\/$/;"	e	enum:rt_error_code_e
RT_ERR_SFC_UNKNOWN_GROUP	rtk_error.h	/^    RT_ERR_SFC_UNKNOWN_GROUP,                       \/* 0x000a0001, Unknown Storm filter group                                           *\/$/;"	e	enum:rt_error_code_e
RT_ERR_SMI	rtk_error.h	/^    RT_ERR_SMI,                                     \/* 0x0000000e, SMI error                                                            *\/$/;"	e	enum:rt_error_code_e
RT_ERR_STAT_GLOBAL_CNTR_FAIL	rtk_error.h	/^    RT_ERR_STAT_GLOBAL_CNTR_FAIL,                   \/* 0x00100002, Could not retrieve\/reset Global Counter                              *\/$/;"	e	enum:rt_error_code_e
RT_ERR_STAT_INVALID_GLOBAL_CNTR	rtk_error.h	/^    RT_ERR_STAT_INVALID_GLOBAL_CNTR = 0x00100000,   \/* 0x00100000, Invalid Global Counter                                               *\/$/;"	e	enum:rt_error_code_e
RT_ERR_STAT_INVALID_PORT_CNTR	rtk_error.h	/^    RT_ERR_STAT_INVALID_PORT_CNTR,                  \/* 0x00100001, Invalid Port Counter                                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_STAT_PORT_CNTR_FAIL	rtk_error.h	/^    RT_ERR_STAT_PORT_CNTR_FAIL,                     \/* 0x00100003, Could not retrieve\/reset Port Counter                                *\/$/;"	e	enum:rt_error_code_e
RT_ERR_SVLAN_ENTRY_INDEX	rtk_error.h	/^    RT_ERR_SVLAN_ENTRY_INDEX = 0x00020000,          \/* 0x00020000, invalid svid entry no                                                *\/$/;"	e	enum:rt_error_code_e
RT_ERR_SVLAN_ENTRY_NOT_FOUND	rtk_error.h	/^    RT_ERR_SVLAN_ENTRY_NOT_FOUND,                   \/* 0x00020003, specified svlan entry not found                                      *\/$/;"	e	enum:rt_error_code_e
RT_ERR_SVLAN_ETHER_TYPE	rtk_error.h	/^    RT_ERR_SVLAN_ETHER_TYPE,                        \/* 0x00020001, invalid SVLAN ether type                                             *\/$/;"	e	enum:rt_error_code_e
RT_ERR_SVLAN_EXIST	rtk_error.h	/^    RT_ERR_SVLAN_EXIST,                             \/* 0x00020004, SVLAN entry is exist                                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_SVLAN_TABLE_FULL	rtk_error.h	/^    RT_ERR_SVLAN_TABLE_FULL,                        \/* 0x00020002, no empty entry in SVLAN table                                        *\/$/;"	e	enum:rt_error_code_e
RT_ERR_SVLAN_VID	rtk_error.h	/^    RT_ERR_SVLAN_VID,                               \/* 0x00020005, invalid svid                                                         *\/$/;"	e	enum:rt_error_code_e
RT_ERR_TBL_FULL	rtk_error.h	/^    RT_ERR_TBL_FULL,                                \/* 0x00000016, input table full                                                     *\/$/;"	e	enum:rt_error_code_e
RT_ERR_TICK	rtk_error.h	/^    RT_ERR_TICK,                                    \/* 0x00040003, invalid tick                                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_TIMESLOT	rtk_error.h	/^    RT_ERR_TIMESLOT = 0x00040000,                   \/* 0x00040000, invalid time slot                                                    *\/$/;"	e	enum:rt_error_code_e
RT_ERR_TOKEN	rtk_error.h	/^    RT_ERR_TOKEN,                                   \/* 0x00040001, invalid token amount                                                 *\/$/;"	e	enum:rt_error_code_e
RT_ERR_UNIT_ID	rtk_error.h	/^    RT_ERR_UNIT_ID,                                 \/* 0x00000002, invalid unit id                                                      *\/$/;"	e	enum:rt_error_code_e
RT_ERR_VLAN_ACCEPT_FRAME_TYPE	rtk_error.h	/^    RT_ERR_VLAN_ACCEPT_FRAME_TYPE,                  \/* 0x00010003, invalid accept frame type                                            *\/$/;"	e	enum:rt_error_code_e
RT_ERR_VLAN_EMPTY_ENTRY	rtk_error.h	/^    RT_ERR_VLAN_EMPTY_ENTRY,                        \/* 0x00010002, emtpy entry of vlan table                                            *\/$/;"	e	enum:rt_error_code_e
RT_ERR_VLAN_ENTRY_NOT_FOUND	rtk_error.h	/^    RT_ERR_VLAN_ENTRY_NOT_FOUND,                    \/* 0x00010005, specified vlan entry not found                                       *\/$/;"	e	enum:rt_error_code_e
RT_ERR_VLAN_EXIST	rtk_error.h	/^    RT_ERR_VLAN_EXIST,                              \/* 0x00010004, vlan is exist                                                        *\/$/;"	e	enum:rt_error_code_e
RT_ERR_VLAN_PORT_MBR_EXIST	rtk_error.h	/^    RT_ERR_VLAN_PORT_MBR_EXIST,                     \/* 0x00010006, member port exist in the specified vlan                              *\/$/;"	e	enum:rt_error_code_e
RT_ERR_VLAN_PRIORITY	rtk_error.h	/^    RT_ERR_VLAN_PRIORITY,                           \/* 0x00010001, invalid 1p priority                                                  *\/$/;"	e	enum:rt_error_code_e
RT_ERR_VLAN_PROTO_AND_PORT	rtk_error.h	/^    RT_ERR_VLAN_PROTO_AND_PORT,                     \/* 0x00010008, invalid protocol and port based vlan                              *\/$/;"	e	enum:rt_error_code_e
RT_ERR_VLAN_VID	rtk_error.h	/^    RT_ERR_VLAN_VID = 0x00010000,                   \/* 0x00010000, invalid vid                                                          *\/$/;"	e	enum:rt_error_code_e
Rtl8370sVirtualAclActTable	rtl8370_asicdrv_acl.c	/^rtl8370_acl_act_smi_t Rtl8370sVirtualAclActTable[RTL8370_ACLRULENO]; $/;"	v
Rtl8370sVirtualAclRuleTable	rtl8370_asicdrv_acl.c	/^rtl8370_acl_rule_smi_t Rtl8370sVirtualAclRuleTable[RTL8370_ACLRULENO];$/;"	v
Rtl8370sVirtualFdbTb	rtl8370_asicdrv_lut.c	/^rtl8370_fdbtb Rtl8370sVirtualFdbTb;$/;"	v
Rtl8370sVirtualReg	rtl8370_asicdrv.c	/^uint16 Rtl8370sVirtualReg[RTL8370_VIRTUAL_REG_SIZE];$/;"	v
Rtl8370sVirtualVlanTable	rtl8370_asicdrv_vlan.c	/^rtl8370_vlan4kentrysmi Rtl8370sVirtualVlanTable[RTL8370_VIDMAX + 1];$/;"	v
SCHEDULING_TYPE_END	rtk_api.h	/^    SCHEDULING_TYPE_END$/;"	e	enum:rtk_qos_scheduling_type_e
SLAVE_MODE	rtl8370_asicdrv_port.h	/^	SLAVE_MODE= 0,$/;"	e	enum:MSTMODE
SMAC0	rtl8370_asicdrv_acl.h	/^    SMAC0,$/;"	e	enum:ACLFIELDTYPES
SMAC1	rtl8370_asicdrv_acl.h	/^    SMAC1,$/;"	e	enum:ACLFIELDTYPES
SMAC2	rtl8370_asicdrv_acl.h	/^    SMAC2,$/;"	e	enum:ACLFIELDTYPES
SPD_1000M	rtl8370_asicdrv_port.h	/^	SPD_1000M$/;"	e	enum:SPEEDMODE
SPD_100M	rtl8370_asicdrv_port.h	/^	SPD_100M,$/;"	e	enum:SPEEDMODE
SPD_10M	rtl8370_asicdrv_port.h	/^	SPD_10M = 0,$/;"	e	enum:SPEEDMODE
SPEEDMODE	rtl8370_asicdrv_port.h	/^enum SPEEDMODE$/;"	g
SPRISEL_CTAGPRI	rtl8370_asicdrv_svlan.h	/^    SPRISEL_CTAGPRI,$/;"	e	enum:RTL8370_SPRISEL
SPRISEL_INTERNALPRI	rtl8370_asicdrv_svlan.h	/^    SPRISEL_INTERNALPRI =  0,$/;"	e	enum:RTL8370_SPRISEL
SPRISEL_MAX	rtl8370_asicdrv_svlan.h	/^    SPRISEL_MAX$/;"	e	enum:RTL8370_SPRISEL
SPRISEL_VSPRI	rtl8370_asicdrv_svlan.h	/^    SPRISEL_VSPRI,$/;"	e	enum:RTL8370_SPRISEL
STAG	rtl8370_asicdrv_acl.h	/^    STAG,$/;"	e	enum:ACLFIELDTYPES
STAT_Dot1dBasePortDelayExceededDiscards	rtk_api.h	/^    STAT_Dot1dBasePortDelayExceededDiscards,$/;"	e	enum:rtk_stat_port_type_e
STAT_Dot1dTpPortInDiscards	rtk_api.h	/^    STAT_Dot1dTpPortInDiscards,$/;"	e	enum:rtk_stat_port_type_e
STAT_Dot3ControlInUnknownOpcodes	rtk_api.h	/^    STAT_Dot3ControlInUnknownOpcodes,        $/;"	e	enum:rtk_stat_port_type_e
STAT_Dot3InPauseFrames	rtk_api.h	/^    STAT_Dot3InPauseFrames,$/;"	e	enum:rtk_stat_port_type_e
STAT_Dot3OutPauseFrames	rtk_api.h	/^    STAT_Dot3OutPauseFrames,$/;"	e	enum:rtk_stat_port_type_e
STAT_Dot3StatsDeferredTransmissions	rtk_api.h	/^    STAT_Dot3StatsDeferredTransmissions,$/;"	e	enum:rtk_stat_port_type_e
STAT_Dot3StatsExcessiveCollisions	rtk_api.h	/^    STAT_Dot3StatsExcessiveCollisions,$/;"	e	enum:rtk_stat_port_type_e
STAT_Dot3StatsFCSErrors	rtk_api.h	/^    STAT_Dot3StatsFCSErrors,$/;"	e	enum:rtk_stat_port_type_e
STAT_Dot3StatsLateCollisions	rtk_api.h	/^    STAT_Dot3StatsLateCollisions,$/;"	e	enum:rtk_stat_port_type_e
STAT_Dot3StatsMultipleCollisionFrames	rtk_api.h	/^    STAT_Dot3StatsMultipleCollisionFrames,$/;"	e	enum:rtk_stat_port_type_e
STAT_Dot3StatsSingleCollisionFrames	rtk_api.h	/^    STAT_Dot3StatsSingleCollisionFrames,$/;"	e	enum:rtk_stat_port_type_e
STAT_Dot3StatsSymbolErrors	rtk_api.h	/^    STAT_Dot3StatsSymbolErrors,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherOversizeStats	rtk_api.h	/^    STAT_EtherOversizeStats,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsBroadcastPkts	rtk_api.h	/^    STAT_EtherStatsBroadcastPkts,    $/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsCollisions	rtk_api.h	/^    STAT_EtherStatsCollisions,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsDropEvents	rtk_api.h	/^    STAT_EtherStatsDropEvents,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsFragments	rtk_api.h	/^    STAT_EtherStatsFragments,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsJabbers	rtk_api.h	/^    STAT_EtherStatsJabbers,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsMulticastPkts	rtk_api.h	/^    STAT_EtherStatsMulticastPkts,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsOctets	rtk_api.h	/^    STAT_EtherStatsOctets,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsPkts1024to1518Octets	rtk_api.h	/^    STAT_EtherStatsPkts1024to1518Octets,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsPkts128to255Octets	rtk_api.h	/^    STAT_EtherStatsPkts128to255Octets,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsPkts256to511Octets	rtk_api.h	/^    STAT_EtherStatsPkts256to511Octets,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsPkts512to1023Octets	rtk_api.h	/^    STAT_EtherStatsPkts512to1023Octets,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsPkts64Octets	rtk_api.h	/^    STAT_EtherStatsPkts64Octets,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsPkts65to127Octets	rtk_api.h	/^    STAT_EtherStatsPkts65to127Octets,$/;"	e	enum:rtk_stat_port_type_e
STAT_EtherStatsUnderSizePkts	rtk_api.h	/^    STAT_EtherStatsUnderSizePkts,$/;"	e	enum:rtk_stat_port_type_e
STAT_IfInOctets	rtk_api.h	/^    STAT_IfInOctets = 0,$/;"	e	enum:rtk_stat_port_type_e
STAT_IfInUcastPkts	rtk_api.h	/^    STAT_IfInUcastPkts,$/;"	e	enum:rtk_stat_port_type_e
STAT_IfOutBroadcastPkts	rtk_api.h	/^    STAT_IfOutBroadcastPkts,$/;"	e	enum:rtk_stat_port_type_e
STAT_IfOutMulticastPkts	rtk_api.h	/^    STAT_IfOutMulticastPkts,$/;"	e	enum:rtk_stat_port_type_e
STAT_IfOutOctets	rtk_api.h	/^    STAT_IfOutOctets,$/;"	e	enum:rtk_stat_port_type_e
STAT_IfOutUcastPkts	rtk_api.h	/^    STAT_IfOutUcastPkts,$/;"	e	enum:rtk_stat_port_type_e
STAT_InOampduPkts	rtk_api.h	/^    STAT_InOampduPkts,$/;"	e	enum:rtk_stat_port_type_e
STAT_OutOampduPkts	rtk_api.h	/^    STAT_OutOampduPkts,$/;"	e	enum:rtk_stat_port_type_e
STAT_PORT_CNTR_END	rtk_api.h	/^    STAT_PORT_CNTR_END$/;"	e	enum:rtk_stat_port_type_e
STAT_PktgenPkts	rtk_api.h	/^    STAT_PktgenPkts,$/;"	e	enum:rtk_stat_port_type_e
STORM_BC_INDEX	rtk_api.h	89;"	d
STORM_GROUP_BROADCAST	rtk_api.h	/^    STORM_GROUP_BROADCAST,$/;"	e	enum:rtk_rate_storm_group_e
STORM_GROUP_END	rtk_api.h	/^    STORM_GROUP_END$/;"	e	enum:rtk_rate_storm_group_e
STORM_GROUP_MULTICAST	rtk_api.h	/^    STORM_GROUP_MULTICAST,$/;"	e	enum:rtk_rate_storm_group_e
STORM_GROUP_UNKNOWN_MULTICAST	rtk_api.h	/^    STORM_GROUP_UNKNOWN_MULTICAST,$/;"	e	enum:rtk_rate_storm_group_e
STORM_GROUP_UNKNOWN_UNICAST	rtk_api.h	/^    STORM_GROUP_UNKNOWN_UNICAST = 0,$/;"	e	enum:rtk_rate_storm_group_e
STORM_MC_INDEX	rtk_api.h	88;"	d
STORM_UNMC_INDEX	rtk_api.h	87;"	d
STORM_UNUC_INDEX	rtk_api.h	86;"	d
STPST_BLOCKING	rtl8370_asicdrv_vlan.h	/^	STPST_BLOCKING,$/;"	e	enum:RTL8370_STPST
STPST_DISABLED	rtl8370_asicdrv_vlan.h	/^	STPST_DISABLED = 0,$/;"	e	enum:RTL8370_STPST
STPST_FORWARDING	rtl8370_asicdrv_vlan.h	/^	STPST_FORWARDING$/;"	e	enum:RTL8370_STPST
STPST_LEARNING	rtl8370_asicdrv_vlan.h	/^	STPST_LEARNING,$/;"	e	enum:RTL8370_STPST
STP_STATE_BLOCKING	rtk_api.h	/^    STP_STATE_BLOCKING,$/;"	e	enum:rtk_stp_state_e
STP_STATE_DISABLED	rtk_api.h	/^    STP_STATE_DISABLED = 0,$/;"	e	enum:rtk_stp_state_e
STP_STATE_END	rtk_api.h	/^    STP_STATE_END$/;"	e	enum:rtk_stp_state_e
STP_STATE_FORWARDING	rtk_api.h	/^    STP_STATE_FORWARDING,$/;"	e	enum:rtk_stp_state_e
STP_STATE_LEARNING	rtk_api.h	/^    STP_STATE_LEARNING,$/;"	e	enum:rtk_stp_state_e
SUCCESS	rtk_types.h	103;"	d
SVID_START	rtl8370_main.c	338;"	d	file:
SVID_START	rtl8370_main.c	349;"	d	file:
SWITCH_CPU_PORT	rtl8370_vb.h	16;"	d
SWITCH_DEVICE_NAME	rtl8370_vb.h	13;"	d
SWITCH_PHY_ADDR	rtl8370_vb.h	15;"	d
SWITCH_REG_READ	rtl8370_ioctl.h	/^	SWITCH_REG_READ,$/;"	e	enum:__anon19
SWITCH_REG_WRITE	rtl8370_ioctl.h	/^	SWITCH_REG_WRITE$/;"	e	enum:__anon19
SW_PORT_NUM	rtl8370_main.c	339;"	d	file:
SW_PORT_NUM	rtl8370_main.c	353;"	d	file:
TB_OP_READ	rtl8370_asicdrv.h	/^    TB_OP_READ = 0,$/;"	e	enum:RTL8370_TABLE_ACCESS_OP
TB_OP_WRITE	rtl8370_asicdrv.h	/^    TB_OP_WRITE$/;"	e	enum:RTL8370_TABLE_ACCESS_OP
TB_TARGET_ACLACT	rtl8370_asicdrv.h	/^    TB_TARGET_ACLACT,$/;"	e	enum:RTL8370_TABLE_ACCESS_TARGET
TB_TARGET_ACLRULE	rtl8370_asicdrv.h	/^    TB_TARGET_ACLRULE = 1,$/;"	e	enum:RTL8370_TABLE_ACCESS_TARGET
TB_TARGET_CVLAN	rtl8370_asicdrv.h	/^    TB_TARGET_CVLAN,$/;"	e	enum:RTL8370_TABLE_ACCESS_TARGET
TB_TARGET_L2	rtl8370_asicdrv.h	/^    TB_TARGET_L2$/;"	e	enum:RTL8370_TABLE_ACCESS_TARGET
TCPDPORT	rtl8370_asicdrv_acl.h	/^    TCPDPORT,$/;"	e	enum:ACLFIELDTYPES
TCPFLAG	rtl8370_asicdrv_acl.h	/^    TCPFLAG,$/;"	e	enum:ACLFIELDTYPES
TCPSPORT	rtl8370_asicdrv_acl.h	/^    TCPSPORT,$/;"	e	enum:ACLFIELDTYPES
TOSNH	rtl8370_asicdrv_acl.h	/^    TOSNH,$/;"	e	enum:ACLFIELDTYPES
TRAP_REASON_1XEAPOL	rtk_api.h	/^    TRAP_REASON_1XEAPOL,$/;"	e	enum:rtk_trap_reason_type_e
TRAP_REASON_1XUNAUTH	rtk_api.h	/^    TRAP_REASON_1XUNAUTH,$/;"	e	enum:rtk_trap_reason_type_e
TRAP_REASON_CFI	rtk_api.h	/^    TRAP_REASON_CFI,$/;"	e	enum:rtk_trap_reason_type_e
TRAP_REASON_END	rtk_api.h	/^    TRAP_REASON_END,$/;"	e	enum:rtk_trap_reason_type_e
TRAP_REASON_IPV4IGMP	rtk_api.h	/^    TRAP_REASON_IPV4IGMP,$/;"	e	enum:rtk_trap_reason_type_e
TRAP_REASON_IPV6MLD	rtk_api.h	/^    TRAP_REASON_IPV6MLD,$/;"	e	enum:rtk_trap_reason_type_e
TRAP_REASON_MULTICASTDLF	rtk_api.h	/^    TRAP_REASON_MULTICASTDLF,$/;"	e	enum:rtk_trap_reason_type_e
TRAP_REASON_RMA	rtk_api.h	/^    TRAP_REASON_RMA = 0,$/;"	e	enum:rtk_trap_reason_type_e
TRAP_REASON_SLPCHANGE	rtk_api.h	/^    TRAP_REASON_SLPCHANGE,$/;"	e	enum:rtk_trap_reason_type_e
TRAP_REASON_VLANERR	rtk_api.h	/^    TRAP_REASON_VLANERR,$/;"	e	enum:rtk_trap_reason_type_e
TRUE	rtk_types.h	95;"	d
TRUNK_GROUP0	rtk_api.h	/^    TRUNK_GROUP0 = 0,$/;"	e	enum:rtk_trunk_group_e
TRUNK_GROUP1	rtk_api.h	/^    TRUNK_GROUP1,$/;"	e	enum:rtk_trunk_group_e
TRUNK_GROUP2	rtk_api.h	/^    TRUNK_GROUP2,$/;"	e	enum:rtk_trunk_group_e
TRUNK_GROUP3	rtk_api.h	/^    TRUNK_GROUP3,$/;"	e	enum:rtk_trunk_group_e
TRUNK_GROUP_END	rtk_api.h	/^    TRUNK_GROUP_END$/;"	e	enum:rtk_trunk_group_e
TYPE_MAX	rtl8370_asicdrv_acl.h	/^    TYPE_MAX$/;"	e	enum:ACLFIELDTYPES
UCAST_ACTION_DROP	rtk_api.h	/^    UCAST_ACTION_DROP,$/;"	e	enum:rtk_trap_ucast_action_e
UCAST_ACTION_END	rtk_api.h	/^    UCAST_ACTION_END$/;"	e	enum:rtk_trap_ucast_action_e
UCAST_ACTION_FORWARD	rtk_api.h	/^    UCAST_ACTION_FORWARD = 0,$/;"	e	enum:rtk_trap_ucast_action_e
UCAST_ACTION_TRAP2CPU	rtk_api.h	/^    UCAST_ACTION_TRAP2CPU,$/;"	e	enum:rtk_trap_ucast_action_e
UCAST_END	rtk_api.h	/^    UCAST_END$/;"	e	enum:rtk_trap_ucast_type_e
UCAST_UNKNOWNDA	rtk_api.h	/^    UCAST_UNKNOWNDA = 0,$/;"	e	enum:rtk_trap_ucast_type_e
UCAST_UNKNOWNSA	rtk_api.h	/^    UCAST_UNKNOWNSA,$/;"	e	enum:rtk_trap_ucast_type_e
UCAST_UNMATCHSA	rtk_api.h	/^    UCAST_UNMATCHSA,$/;"	e	enum:rtk_trap_ucast_type_e
UDPDPORT	rtl8370_asicdrv_acl.h	/^    UDPDPORT,$/;"	e	enum:ACLFIELDTYPES
UDPSPORT	rtl8370_asicdrv_acl.h	/^    UDPSPORT,$/;"	e	enum:ACLFIELDTYPES
UNAUTH	rtk_api.h	/^    UNAUTH = 0,$/;"	e	enum:rtk_dot1x_auth_status_e
USER_VLANTABLE	rtl8370_asicdrv_vlan.h	/^typedef struct  USER_VLANTABLE{$/;"	s
VLANCONFIGSMI	rtl8370_asicdrv_vlan.h	/^typedef struct  VLANCONFIGSMI$/;"	s
VLANCONFIGUSER	rtl8370_asicdrv_vlan.h	/^typedef struct  VLANCONFIGUSER$/;"	s
VLANTABLE	rtl8370_asicdrv_vlan.h	/^typedef struct  VLANTABLE$/;"	s
VLAN_TAG_MODE_END	rtk_api.h	/^    VLAN_TAG_MODE_END$/;"	e	enum:rtk_vlan_tagMode_e
VLAN_TAG_MODE_KEEP_FORMAT	rtk_api.h	/^    VLAN_TAG_MODE_KEEP_FORMAT,$/;"	e	enum:rtk_vlan_tagMode_e
VLAN_TAG_MODE_ORIGINAL	rtk_api.h	/^    VLAN_TAG_MODE_ORIGINAL = 0,$/;"	e	enum:rtk_vlan_tagMode_e
VLAN_TAG_MODE_PRI	rtk_api.h	/^    VLAN_TAG_MODE_PRI,$/;"	e	enum:rtk_vlan_tagMode_e
VLAN_TAG_MODE_REAL_KEEP_FORMAT	rtk_api.h	/^    VLAN_TAG_MODE_REAL_KEEP_FORMAT,$/;"	e	enum:rtk_vlan_tagMode_e
WFQ	rtk_api.h	/^    WFQ = 0,        \/* Weighted-Fair-Queue *\/$/;"	e	enum:rtk_qos_scheduling_type_e
WRR	rtk_api.h	/^    WRR,            \/* Weighted-Round-Robin *\/$/;"	e	enum:rtk_qos_scheduling_type_e
_MASK	rtk_api.h	/^    ADV_METER32_47,_MASK,$/;"	e	enum:rtk_int_advType_e
_RTK_TYPES_H_	rtk_types.h	2;"	d
_RTL8370M_VB_H_	rtl8370_vb.h	9;"	d
_RTL8370_ASICDRV_ACL_H_	rtl8370_asicdrv_acl.h	2;"	d
_RTL8370_ASICDRV_CPUTAG_H_	rtl8370_asicdrv_cputag.h	2;"	d
_RTL8370_ASICDRV_DOT1X_H_	rtl8370_asicdrv_dot1x.h	2;"	d
_RTL8370_ASICDRV_EEELLDP_H_	rtl8370_asicdrv_eeelldp.h	2;"	d
_RTL8370_ASICDRV_EEE_H_	rtl8370_asicdrv_eee.h	2;"	d
_RTL8370_ASICDRV_FC_H_	rtl8370_asicdrv_meter.h	2;"	d
_RTL8370_ASICDRV_GREEN_H_	rtl8370_asicdrv_green.h	2;"	d
_RTL8370_ASICDRV_H_	rtl8370_asicdrv.h	2;"	d
_RTL8370_ASICDRV_IGMP_H_	rtl8370_asicdrv_igmp.h	2;"	d
_RTL8370_ASICDRV_INBWCTRL_H_	rtl8370_asicdrv_inbwctrl.h	2;"	d
_RTL8370_ASICDRV_INTERRUPT_H_	rtl8370_asicdrv_interrupt.h	2;"	d
_RTL8370_ASICDRV_LED_H_	rtl8370_asicdrv_led.h	2;"	d
_RTL8370_ASICDRV_LUT_H_	rtl8370_asicdrv_lut.h	2;"	d
_RTL8370_ASICDRV_METER_H_	rtl8370_asicdrv_fc.h	2;"	d
_RTL8370_ASICDRV_MIB_H_	rtl8370_asicdrv_mib.h	2;"	d
_RTL8370_ASICDRV_MIRROR_H_	rtl8370_asicdrv_mirror.h	2;"	d
_RTL8370_ASICDRV_MISC_H_	rtl8370_asicdrv_misc.h	2;"	d
_RTL8370_ASICDRV_OAM_H_	rtl8370_asicdrv_oam.h	2;"	d
_RTL8370_ASICDRV_PHY_H_	rtl8370_asicdrv_phy.h	2;"	d
_RTL8370_ASICDRV_PORTISOLATION_H_	rtl8370_asicdrv_portIsolation.h	2;"	d
_RTL8370_ASICDRV_PORTSECURITY_H_	rtl8370_asicdrv_port.h	2;"	d
_RTL8370_ASICDRV_QOS_H_	rtl8370_asicdrv_qos.h	2;"	d
_RTL8370_ASICDRV_RLDP_H_	rtl8370_asicdrv_rldp.h	2;"	d
_RTL8370_ASICDRV_RMA_H_	rtl8370_asicdrv_rma.h	2;"	d
_RTL8370_ASICDRV_RRCP_H_	rtl8370_asicdrv_rrcp.h	2;"	d
_RTL8370_ASICDRV_SCHEDULING_H_	rtl8370_asicdrv_scheduling.h	2;"	d
_RTL8370_ASICDRV_SPECIALCONGEST_H_	rtl8370_asicdrv_specialCongest.h	2;"	d
_RTL8370_ASICDRV_STORM_H_	rtl8370_asicdrv_storm.h	2;"	d
_RTL8370_ASICDRV_SVLAN_H_	rtl8370_asicdrv_svlan.h	2;"	d
_RTL8370_ASICDRV_TRUNKING_H_	rtl8370_asicdrv_trunking.h	2;"	d
_RTL8370_ASICDRV_UNKNOWNMULTICAST_H_	rtl8370_asicdrv_unknownMulticast.h	2;"	d
_RTL8370_ASICDRV_VLAN_H_	rtl8370_asicdrv_vlan.h	2;"	d
_RTL8370_BASE_H_	rtl8370_base.h	2;"	d
_RTL8370_REG_H_	rtl8370_reg.h	2;"	d
_SMI_ACK_RESPONSE	smi.c	64;"	d	file:
__COMMON_RT_ERROR_H__	rtk_error.h	15;"	d
__RTK_API_EXT_H__	rtk_api_ext.h	15;"	d
__RTK_API_H__	rtk_api.h	15;"	d
__RTL83XX_IOCTL_H_	rtl8370_ioctl.h	2;"	d
__SMI_H__	smi.h	3;"	d
__this_module	rtl8370.mod.c	/^struct module __this_module$/;"	v	typeref:struct:module
__this_module	rtl83xx.mod.c	/^struct module __this_module$/;"	v	typeref:struct:module
__used	rtl8370.mod.c	/^__used$/;"	v	file:
__used	rtl83xx.mod.c	/^__used$/;"	v	file:
_rtk_filter_igrAcl_writeDataField	rtk_api.c	/^static rtk_api_ret_t _rtk_filter_igrAcl_writeDataField(rtl8370_acl_rule_t *aclRule, uint32 *tempIdx, uint32 *fieldIdx, rtk_filter_field_t *fieldPtr, rtk_filter_data_type_t type)$/;"	f	file:
_rtk_switch_init0	rtk_api.c	/^static rtk_api_ret_t _rtk_switch_init0(void)$/;"	f	file:
_rtk_switch_init1	rtk_api.c	/^static rtk_api_ret_t _rtk_switch_init1(void)$/;"	f	file:
_rtk_switch_init2	rtk_api.c	/^static rtk_api_ret_t _rtk_switch_init2(void)$/;"	f	file:
_rtl8370_Vlan4kStSmi2User	rtl8370_asicdrv_vlan.c	/^void _rtl8370_Vlan4kStSmi2User(rtl8370_vlan4kentrysmi *ptr_smi_vlan4kEntry, rtl8370_user_vlan4kentry *ptr_user_vlan4kEntry)$/;"	f
_rtl8370_Vlan4kStUser2Smi	rtl8370_asicdrv_vlan.c	/^void _rtl8370_Vlan4kStUser2Smi(rtl8370_user_vlan4kentry *ptr_user_vlan4kEntry, rtl8370_vlan4kentrysmi *ptr_smi_vlan4kEntry)$/;"	f
_rtl8370_VlanMCStSmi2User	rtl8370_asicdrv_vlan.c	/^void _rtl8370_VlanMCStSmi2User(rtl8370_vlanconfigsmi *ptr_smi_vlancfg, rtl8370_vlanconfiguser *ptr_vlancfg)$/;"	f
_rtl8370_VlanMCStUser2Smi	rtl8370_asicdrv_vlan.c	/^void _rtl8370_VlanMCStUser2Smi(rtl8370_vlanconfiguser *ptr_vlancfg, rtl8370_vlanconfigsmi *ptr_smi_vlancfg)$/;"	f
_rtl8370_aclActStSmi2User	rtl8370_asicdrv_acl.c	/^void _rtl8370_aclActStSmi2User( rtl8370_acl_act_t *aclUser, rtl8370_acl_act_smi_t *aclSmi)$/;"	f
_rtl8370_aclActStUser2Smi	rtl8370_asicdrv_acl.c	/^void _rtl8370_aclActStUser2Smi( rtl8370_acl_act_t *aclUser, rtl8370_acl_act_smi_t *aclSmi)$/;"	f
_rtl8370_aclRuleStSmi2User	rtl8370_asicdrv_acl.c	/^void _rtl8370_aclRuleStSmi2User( rtl8370_acl_rule_t *aclUser, rtl8370_acl_rule_smi_t *aclSmi)$/;"	f
_rtl8370_aclRuleStUser2Smi	rtl8370_asicdrv_acl.c	/^void _rtl8370_aclRuleStUser2Smi( rtl8370_acl_rule_t *aclUser, rtl8370_acl_rule_smi_t *aclSmi)$/;"	f
_rtl8370_fdbStSmi2User	rtl8370_asicdrv_lut.c	/^void _rtl8370_fdbStSmi2User( rtl8370_luttb *lut, rtl8370_fdbtb *fdbSmi)$/;"	f
_rtl8370_fdbStUser2Smi	rtl8370_asicdrv_lut.c	/^void _rtl8370_fdbStUser2Smi( rtl8370_luttb *lut, rtl8370_fdbtb *fdbSmi)$/;"	f
_rtl8370_getAsicEeelldpFrameDataReg	rtl8370_asicdrv_eeelldp.c	/^ret_t _rtl8370_getAsicEeelldpFrameDataReg(uint32 regAddr, uint32 dataLength, int8 *readDataPtr)$/;"	f
_rtl8370_ip_hash_algorithm	rtl8370_asicdrv_lut.c	/^void _rtl8370_ip_hash_algorithm(ipaddr_t *sip, ipaddr_t *dip, uint16 *result)$/;"	f
_rtl8370_mac_hash_algorithm	rtl8370_asicdrv_lut.c	/^void _rtl8370_mac_hash_algorithm(ether_addr_t *mac_addr, uint16 fid, uint16 efid, uint16 *result)$/;"	f
_rtl8370_setAsicEeelldpFrameDataReg	rtl8370_asicdrv_eeelldp.c	/^ret_t _rtl8370_setAsicEeelldpFrameDataReg(uint32 regAddr, uint32 dataLength, int8 *writeDataPtr)$/;"	f
_rtl8370_svlanConfStSmi2User	rtl8370_asicdrv_svlan.c	/^void _rtl8370_svlanConfStSmi2User( rtl8370_svlan_memconf_t *stUser, rtl8370_svlan_memconf_smi_t *stSmi)$/;"	f
_rtl8370_svlanConfStUser2Smi	rtl8370_asicdrv_svlan.c	/^void _rtl8370_svlanConfStUser2Smi( rtl8370_svlan_memconf_t *stUser, rtl8370_svlan_memconf_smi_t *stSmi)$/;"	f
_rtl8370_svlanMc2sStSmi2User	rtl8370_asicdrv_svlan.c	/^void _rtl8370_svlanMc2sStSmi2User( rtl8370_svlan_mc2s_t *stUser, rtl8370_svlan_mc2s_smi_t *stSmi)$/;"	f
_rtl8370_svlanMc2sStUser2Smi	rtl8370_asicdrv_svlan.c	/^void _rtl8370_svlanMc2sStUser2Smi( rtl8370_svlan_mc2s_t *stUser, rtl8370_svlan_mc2s_smi_t *stSmi)$/;"	f
_rtl8370_svlanSp2cStSmi2User	rtl8370_asicdrv_svlan.c	/^void _rtl8370_svlanSp2cStSmi2User( rtl8370_svlan_s2c_t *stUser, rtl8370_svlan_s2c_smi_t *stSmi)$/;"	f
_rtl8370_svlanSp2cStUser2Smi	rtl8370_asicdrv_svlan.c	/^void _rtl8370_svlanSp2cStUser2Smi( rtl8370_svlan_s2c_t *stUser, rtl8370_svlan_s2c_smi_t *stSmi)$/;"	f
_smi_readBit	smi.c	/^void _smi_readBit(uint32 bitLen, uint32 *rData) $/;"	f
_smi_start	smi.c	/^void _smi_start(void)$/;"	f
_smi_stop	smi.c	/^void _smi_stop(void)$/;"	f
_smi_writeBit	smi.c	/^void _smi_writeBit(uint16 signal, uint32 bitLen)$/;"	f
ability	rtl8370_vb.h	/^			rtk_port_mac_ability_t ability; \/* struct rtk_port_mac_ability_s *\/$/;"	m	struct:__anon1::__anon2::rtk_port_mac_force_link_ext_para
ability	rtl8370_vb.h	/^			rtk_port_phy_ability_t ability; \/* struct rtk_port_phy_ability_s *\/$/;"	m	struct:__anon1::__anon2::rtk_port_phy_ability_para
accept_frame_type	rtl8370_vb.h	/^			rtk_vlan_acceptFrameType_t accept_frame_type;$/;"	m	struct:__anon1::__anon2::rtk_vlan_port_aft_para
ack	rtk_api.h	/^    rtk_filter_flag_t ack;$/;"	m	struct:__anon13
ack	rtl8370_asicdrv_acl.h	/^    uint32 ack;$/;"	m	struct:__anon30
ack_timer	smi.c	72;"	d	file:
aclAct	rtl8370_asicdrv_acl.h	/^    rtl8370_acl_act_t  aclAct;$/;"	m	struct:__anon39
aclActCtrl	rtl8370_asicdrv_acl.h	/^    uint32              aclActCtrl;$/;"	m	struct:__anon39
aclFwdAct	rtl8370_asicdrv_acl.h	/^typedef enum aclFwdAct$/;"	g
aclNot	rtl8370_asicdrv_acl.h	/^    uint32              aclNot;$/;"	m	struct:__anon39
aclRule	rtl8370_asicdrv_acl.h	/^    rtl8370_acl_rule_t aclRule; $/;"	m	struct:__anon39
acl_cfg	rtl8370_vb.h	/^		} acl_cfg;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_acl_cfg_para
acl_field	rtl8370_vb.h	/^		} acl_field;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_acl_field_para
acl_field_type_union	rtl8370_asicdrv_acl.h	/^    } acl_field_type_union;$/;"	m	struct:__anon32	typeref:union:__anon32::__anon33
acl_pri	rtk_api.h	/^    uint32 acl_pri;$/;"	m	struct:rtk_priority_select_s
acl_state	rtl8370_vb.h	/^		} acl_state;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_acl_state_para
acl_umaction	rtl8370_vb.h	/^		} acl_umaction;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_acl_umaction_para
aclcvid	rtl8370_asicdrv_acl.h	/^    uint16 aclcvid:12;$/;"	m	struct:__anon37
aclcvid	rtl8370_asicdrv_acl.h	/^    uint32 aclcvid;$/;"	m	struct:__anon38
aclmeteridx	rtl8370_asicdrv_acl.h	/^    uint16 aclmeteridx:8;$/;"	m	struct:__anon37
aclmeteridx	rtl8370_asicdrv_acl.h	/^    uint32 aclmeteridx;$/;"	m	struct:__anon38
aclpri	rtl8370_asicdrv_acl.h	/^    uint32 aclpri;$/;"	m	struct:__anon38
aclsvidx	rtl8370_asicdrv_acl.h	/^    uint16 aclsvidx:6;    $/;"	m	struct:__anon37
aclsvidx	rtl8370_asicdrv_acl.h	/^    uint32 aclsvidx;$/;"	m	struct:__anon38
actEnable	rtk_api.h	/^    rtk_filter_act_enable_t actEnable[FILTER_ENACT_MAX];$/;"	m	struct:__anon4
action	rtl8370_vb.h	/^			rtk_filter_action_t action; \/* struct rtk_filter_action_t *\/$/;"	m	struct:__anon1::__anon2::rtk_acl_cfg_para
action	rtl8370_vb.h	/^			rtk_filter_unmatch_action_t action;$/;"	m	struct:__anon1::__anon2::rtk_acl_umaction_para
action	rtl8370_vb.h	/^			rtk_l2_limitLearnCntAction_t action;$/;"	m	struct:__anon1::__anon2::rtk_l2_lrn_action_para
action	rtl8370_vb.h	/^			rtk_trap_igmp_action_t action;$/;"	m	struct:__anon1::__anon2::rtk_igmp_protocol_para
active_portmsk	rtl8370_asicdrv_acl.h	/^    uint16 active_portmsk;$/;"	m	struct:__anon25
active_portmsk	rtl8370_asicdrv_acl.h	/^    uint32 active_portmsk;$/;"	m	struct:__anon34
activeport	rtk_api.h	/^    rtk_filter_value_t          activeport;	$/;"	m	struct:__anon16
activeport	rtk_api.h	/^    rtk_filter_value_t      activeport;$/;"	m	struct:__anon15
addr	rtk_api.h	/^    uint32 addr[RTK_IPV6_ADDR_WORD_LENGTH];$/;"	m	struct:__anon10
address	rtl8370_asicdrv_lut.h	/^	uint16 	address:14;$/;"	m	struct:LUTTABLE
address	rtl8370_vb.h	/^			rtk_uint32 address;$/;"	m	struct:__anon1::__anon2::rtk_l2_addr_para
address	rtl8370_vb.h	/^			rtk_uint32 address;$/;"	m	struct:__anon1::__anon2::rtk_l2_ipmcaddr_para
address	rtl8370_vb.h	/^			rtk_uint32 address;$/;"	m	struct:__anon1::__anon2::rtk_l2_mcaddr_para
age	rtk_api.h	/^	uint32 	age;$/;"	m	struct:rtk_l2_addr_table_s
age	rtl8370_asicdrv_lut.h	/^	uint16 	age:3;$/;"	m	struct:LUTTABLE
age	rtl8370_asicdrv_lut.h	/^	uint16 	age:3;$/;"	m	struct:fdb_maclearn_st
aging_time	rtl8370_vb.h	/^			rtk_l2_age_time_t aging_time;$/;"	m	struct:__anon1::__anon2::rtk_l2_aging_para
arpmsk	rtl8370_asicdrv_acl.h	/^    uint32 arpmsk;$/;"	m	struct:__anon38
arpmsk_1	rtl8370_asicdrv_acl.h	/^    uint16 arpmsk_1:1;$/;"	m	struct:__anon37
arpmsk_2	rtl8370_asicdrv_acl.h	/^    uint16 arpmsk_2:15;$/;"	m	struct:__anon37
auth	rtk_api.h	/^	uint32 	auth;$/;"	m	struct:rtk_l2_addr_table_s
auth	rtk_api.h	/^    uint32      auth;$/;"	m	struct:rtk_l2_ucastAddr_s
auth	rtl8370_asicdrv_lut.h	/^	uint16 	auth:1;$/;"	m	struct:LUTTABLE
auth	rtl8370_asicdrv_lut.h	/^	uint16 	auth:1;$/;"	m	struct:fdb_l2multicast_st
auth	rtl8370_asicdrv_lut.h	/^	uint16 	auth:1;$/;"	m	struct:fdb_maclearn_st
bits	rtk_api.h	/^    uint32  bits[RTK_TOTAL_NUM_OF_WORD_FOR_1BIT_PORT_LIST];$/;"	m	struct:rtk_portmask_s
block	rtl8370_asicdrv_lut.h	/^	uint16 	block:1;$/;"	m	struct:LUTTABLE
block	rtl8370_asicdrv_lut.h	/^	uint16 	block:1;$/;"	m	struct:fdb_l2multicast_st
block	rtl8370_asicdrv_lut.h	/^	uint16 	block:1;$/;"	m	struct:fdb_maclearn_st
c2senPmsk	rtl8370_asicdrv_svlan.h	/^    uint16 c2senPmsk;$/;"	m	struct:rtl8370_svlan_c2s_smi_s
careFieldRaw	rtk_api.h	/^    rtk_filter_field_raw_t      careFieldRaw[RTK_MAX_NUM_OF_FILTER_FIELD];     	$/;"	m	struct:__anon16
careTag	rtk_api.h	/^    rtk_filter_care_tag_t       careTag;$/;"	m	struct:__anon16
careTag	rtk_api.h	/^    rtk_filter_care_tag_t   careTag;$/;"	m	struct:__anon15
care_bits	rtl8370_asicdrv_acl.h	/^    rtl8370_acl_pattern_smi_t  care_bits;$/;"	m	struct:__anon26
care_bits	rtl8370_asicdrv_acl.h	/^    rtl8370_acl_pattern_t    care_bits;$/;"	m	struct:__anon35
cfi	rtk_api.h	/^    rtk_filter_flag_t cfi;$/;"	m	struct:rtk_filter_tag_s
cfi	rtl8370_asicdrv_acl.h	/^    uint32 cfi;$/;"	m	struct:__anon27
channelALen	rtk_api.h	/^            uint32      channelALen;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelALen	rtl8370_asicdrv_port.h	/^    uint32      channelALen;$/;"	m	struct:rtct_result_s
channelALinedriver	rtk_api.h	/^            uint32      channelALinedriver;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelALinedriver	rtl8370_asicdrv_port.h	/^    uint32      channelALinedriver;$/;"	m	struct:rtct_result_s
channelAMismatch	rtk_api.h	/^            uint32      channelAMismatch;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelAMismatch	rtl8370_asicdrv_port.h	/^    uint32      channelAMismatch;$/;"	m	struct:rtct_result_s
channelAOpen	rtk_api.h	/^            uint32      channelAOpen;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelAOpen	rtl8370_asicdrv_port.h	/^    uint32      channelAOpen;$/;"	m	struct:rtct_result_s
channelAShort	rtk_api.h	/^            uint32      channelAShort;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelAShort	rtl8370_asicdrv_port.h	/^    uint32      channelAShort;$/;"	m	struct:rtct_result_s
channelBLen	rtk_api.h	/^            uint32      channelBLen;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelBLen	rtl8370_asicdrv_port.h	/^    uint32      channelBLen;$/;"	m	struct:rtct_result_s
channelBLinedriver	rtk_api.h	/^            uint32      channelBLinedriver;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelBLinedriver	rtl8370_asicdrv_port.h	/^    uint32      channelBLinedriver;$/;"	m	struct:rtct_result_s
channelBMismatch	rtk_api.h	/^            uint32      channelBMismatch;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelBMismatch	rtl8370_asicdrv_port.h	/^    uint32      channelBMismatch;$/;"	m	struct:rtct_result_s
channelBOpen	rtk_api.h	/^            uint32      channelBOpen;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelBOpen	rtl8370_asicdrv_port.h	/^    uint32      channelBOpen;$/;"	m	struct:rtct_result_s
channelBShort	rtk_api.h	/^            uint32      channelBShort;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelBShort	rtl8370_asicdrv_port.h	/^    uint32      channelBShort;$/;"	m	struct:rtct_result_s
channelCLen	rtk_api.h	/^            uint32      channelCLen;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelCLen	rtl8370_asicdrv_port.h	/^    uint32      channelCLen;$/;"	m	struct:rtct_result_s
channelCLinedriver	rtk_api.h	/^            uint32      channelCLinedriver;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelCLinedriver	rtl8370_asicdrv_port.h	/^    uint32      channelCLinedriver;$/;"	m	struct:rtct_result_s
channelCMismatch	rtk_api.h	/^            uint32      channelCMismatch;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelCMismatch	rtl8370_asicdrv_port.h	/^    uint32      channelCMismatch;$/;"	m	struct:rtct_result_s
channelCOpen	rtk_api.h	/^            uint32      channelCOpen;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelCOpen	rtl8370_asicdrv_port.h	/^    uint32      channelCOpen;$/;"	m	struct:rtct_result_s
channelCShort	rtk_api.h	/^            uint32      channelCShort;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelCShort	rtl8370_asicdrv_port.h	/^    uint32      channelCShort;$/;"	m	struct:rtct_result_s
channelDLen	rtk_api.h	/^            uint32      channelDLen;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelDLen	rtl8370_asicdrv_port.h	/^    uint32      channelDLen;$/;"	m	struct:rtct_result_s
channelDLinedriver	rtk_api.h	/^            uint32      channelDLinedriver;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelDLinedriver	rtl8370_asicdrv_port.h	/^    uint32      channelDLinedriver;$/;"	m	struct:rtct_result_s
channelDMismatch	rtk_api.h	/^            uint32      channelDMismatch;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelDMismatch	rtl8370_asicdrv_port.h	/^    uint32      channelDMismatch;$/;"	m	struct:rtct_result_s
channelDOpen	rtk_api.h	/^            uint32      channelDOpen;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelDOpen	rtl8370_asicdrv_port.h	/^    uint32      channelDOpen;$/;"	m	struct:rtct_result_s
channelDShort	rtk_api.h	/^            uint32      channelDShort;$/;"	m	struct:rtk_rtctResult_s::__anon18::ge_result_s
channelDShort	rtl8370_asicdrv_port.h	/^    uint32      channelDShort;$/;"	m	struct:rtct_result_s
char2decimal_1	phy_test/phy_reg_rw.c	/^u_int32_t char2decimal_1(u_int8_t c)$/;"	f
char2decimal_1	sw_test/sw_reg_rw.c	/^u_int32_t char2decimal_1(u_int8_t c)$/;"	f
char2hex_1	phy_test/phy_reg_rw.c	/^u_int32_t char2hex_1(u_int8_t c)$/;"	f
char2hex_1	sw_test/sw_reg_rw.c	/^u_int32_t char2hex_1(u_int8_t c)$/;"	f
cleDebuggingDisplay	rtl8370_asicdrv.c	/^uint32 cleDebuggingDisplay;$/;"	v
cmd	rtl8370_vb.h	/^	unsigned short cmd;         \/\/ refer to RTK_COMMAND_DEF$/;"	m	struct:__anon1
cntr	rtl8370_vb.h	/^			rtk_stat_counter_t cntr;$/;"	m	struct:__anon1::__anon2::rtk_stat_global_para
cntr	rtl8370_vb.h	/^			rtk_stat_counter_t cntr;$/;"	m	struct:__anon1::__anon2::rtk_stat_port_para
cntr_idx	rtl8370_vb.h	/^			rtk_stat_global_type_t cntr_idx;$/;"	m	struct:__anon1::__anon2::rtk_stat_global_para
cntr_idx	rtl8370_vb.h	/^			rtk_stat_port_type_t cntr_idx;$/;"	m	struct:__anon1::__anon2::rtk_stat_port_para
code_value	rtl8370_asicdrv_acl.h	/^    uint32 code_value;$/;"	m	struct:__anon31
cpri	rtk_api.h	/^    rtk_pri_t                     cpri;$/;"	m	struct:rtk_vlan_protoAndPortInfo_s
cpu_tag	rtl8370_vb.h	/^		} cpu_tag;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_cpu_tag_para
cpu_tag_port	rtl8370_vb.h	/^		} cpu_tag_port;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_cpu_tag_port_para
cpu_tag_position	rtl8370_vb.h	/^		} cpu_tag_position;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_cpu_tag_position_para
ct	rtl8370_asicdrv_acl.h	/^    uint16 ct:1;$/;"	m	struct:__anon37
ct	rtl8370_asicdrv_acl.h	/^    uint32 ct;    $/;"	m	struct:__anon38
ctag	rtk_api.h	/^        rtk_filter_tag_t       ctag;$/;"	m	union:rtk_filter_field::__anon14
ctag	rtl8370_asicdrv_acl.h	/^        tag_t               ctag;$/;"	m	union:__anon32::__anon33
cvid	rtk_api.h	/^    rtk_vlan_t                     cvid;$/;"	m	struct:rtk_vlan_protoAndPortInfo_s
cvid	rtl8370_vb.h	/^			rtk_vlan_t cvid;$/;"	m	struct:__anon1::__anon2::rtk_svlan_sp2c_para
cvid_fid	rtl8370_vb.h	/^			rtk_data_t cvid_fid;$/;"	m	struct:__anon1::__anon2::rtk_l2_mcaddr_para
cvlan_pri	rtk_api.h	/^    uint32 cvlan_pri;$/;"	m	struct:rtk_priority_select_s
cwr	rtk_api.h	/^    rtk_filter_flag_t cwr;$/;"	m	struct:__anon13
da_en	rtl8370_asicdrv_lut.h	/^	uint16 	da_en:1;$/;"	m	struct:LUTTABLE
da_en	rtl8370_asicdrv_lut.h	/^	uint16 	da_en:1;$/;"	m	struct:fdb_ipmulticast_st
da_en	rtl8370_asicdrv_lut.h	/^	uint16 	da_en:1;$/;"	m	struct:fdb_l2multicast_st
da_en	rtl8370_asicdrv_lut.h	/^	uint16 	da_en:1;$/;"	m	struct:fdb_maclearn_st
data	rtl8370_vb.h	/^			rtk_port_phy_data_t data;$/;"	m	struct:__anon1::__anon2::rtk_port_phy_reg_para
data	rtl8370_vb.h	/^			unsigned int data;$/;"	m	struct:__anon1::__anon2::mdio_para
data0	rtl8370_asicdrv_svlan.h	/^    uint16 data0:8;$/;"	m	struct:rtl8370_svlan_mc2s_smi_s
data1	rtl8370_asicdrv_svlan.h	/^    uint16 data1:8;$/;"	m	struct:rtl8370_svlan_mc2s_smi_s
data2	rtl8370_asicdrv_svlan.h	/^    uint16 data2:8;$/;"	m	struct:rtl8370_svlan_mc2s_smi_s
data3	rtl8370_asicdrv_svlan.h	/^    uint16 data3:8;	$/;"	m	struct:rtl8370_svlan_mc2s_smi_s
dataFieldRaw	rtk_api.h	/^    rtk_filter_field_raw_t      dataFieldRaw[RTK_MAX_NUM_OF_FILTER_FIELD];     $/;"	m	struct:__anon16
dataType	rtk_api.h	/^    uint32 dataType;$/;"	m	struct:__anon11
dataType	rtk_api.h	/^    uint32 dataType;$/;"	m	struct:__anon7
dataType	rtk_api.h	/^    uint32 dataType;$/;"	m	struct:__anon8
dataType	rtk_api.h	/^    uint32 dataType;$/;"	m	struct:rtk_filter_value_s
data_bits	rtl8370_asicdrv_acl.h	/^    rtl8370_acl_pattern_smi_t  data_bits;$/;"	m	struct:__anon26
data_bits	rtl8370_asicdrv_acl.h	/^    rtl8370_acl_pattern_t    data_bits;$/;"	m	struct:__anon35
df	rtk_api.h	/^    rtk_filter_flag_t df;$/;"	m	struct:__anon9
df	rtl8370_asicdrv_acl.h	/^    uint32 df;$/;"	m	struct:__anon29
dip	rtk_api.h	/^	ipaddr_t dip;$/;"	m	struct:rtk_l2_addr_table_s
dip	rtk_api.h	/^        rtk_filter_ip_t      dip;$/;"	m	union:rtk_filter_field::__anon14
dip	rtl8370_asicdrv_acl.h	/^        ipaddr_t            dip;$/;"	m	union:__anon32::__anon33
dip	rtl8370_asicdrv_lut.h	/^	ipaddr_t dip;$/;"	m	struct:LUTTABLE
dip	rtl8370_vb.h	/^			ipaddr_t dip;$/;"	m	struct:__anon1::__anon2::rtk_l2_ipmcaddr_para
dip0	rtl8370_asicdrv_lut.h	/^	uint16 	dip0:8;$/;"	m	struct:fdb_ipmulticast_st
dip1	rtl8370_asicdrv_lut.h	/^	uint16 	dip1:8;$/;"	m	struct:fdb_ipmulticast_st
dip2	rtl8370_asicdrv_lut.h	/^	uint16 	dip2:8;$/;"	m	struct:fdb_ipmulticast_st
dip3	rtl8370_asicdrv_lut.h	/^	uint16 	dip3:4;$/;"	m	struct:fdb_ipmulticast_st
dipv6	rtk_api.h	/^        rtk_filter_ip6_t     dipv6;$/;"	m	union:rtk_filter_field::__anon14
disable_phy_addr0_response	rtl8370_main.c	/^static void disable_phy_addr0_response(unsigned phy_addr)$/;"	f	file:
discard_storm_filter	rtl8370_asicdrv_igmp.h	/^    uint16 discard_storm_filter:1;$/;"	m	struct:rtl8370_igmp_s
discard_storm_filter	rtl8370_asicdrv_rma.h	/^    uint16 discard_storm_filter:1;$/;"	m	struct:rtl8370_rma_s
dmac	rtk_api.h	/^        rtk_filter_mac_t       dmac;$/;"	m	union:rtk_filter_field::__anon14
dmac	rtl8370_asicdrv_acl.h	/^        ether_addr_t        dmac;$/;"	m	union:__anon32::__anon33
dmac_pri	rtk_api.h	/^    uint32 dmac_pri;$/;"	m	struct:rtk_priority_select_s
dot1asTimeStamp	rtk_api.h	/^        rtk_filter_dot1as_timestamp_t dot1asTimeStamp;$/;"	m	union:rtk_filter_field::__anon14
dot1dBasePortDelayExceededDiscards	rtk_api.h	/^    uint32 dot1dBasePortDelayExceededDiscards;$/;"	m	struct:rtk_stat_port_cntr_s
dot1dTpLearnedEntryDiscards	rtk_api.h	/^    uint64 dot1dTpLearnedEntryDiscards;$/;"	m	struct:rtk_stat_global_cntr_s
dot1dTpPortInDiscards	rtk_api.h	/^    uint32 dot1dTpPortInDiscards;$/;"	m	struct:rtk_stat_port_cntr_s
dot1p_pri	rtl8370_vb.h	/^			rtk_pri_t dot1p_pri;$/;"	m	struct:__anon1::__anon2::rtk_qos_dot1p_pri_remap_para
dot1p_pri	rtl8370_vb.h	/^			rtk_pri_t dot1p_pri;$/;"	m	struct:__anon1::__anon2::rtk_qos_dot1p_remark_para
dot1q_pri	rtk_api.h	/^    uint32 dot1q_pri;$/;"	m	struct:rtk_priority_select_s
dot3ControlInUnknownOpcodes	rtk_api.h	/^    uint32 dot3ControlInUnknownOpcodes;$/;"	m	struct:rtk_stat_port_cntr_s
dot3InPauseFrames	rtk_api.h	/^    uint32 dot3InPauseFrames;$/;"	m	struct:rtk_stat_port_cntr_s
dot3OutPauseFrames	rtk_api.h	/^    uint32 dot3OutPauseFrames;$/;"	m	struct:rtk_stat_port_cntr_s
dot3StatsDeferredTransmissions	rtk_api.h	/^    uint32 dot3StatsDeferredTransmissions;$/;"	m	struct:rtk_stat_port_cntr_s
dot3StatsExcessiveCollisions	rtk_api.h	/^    uint32 dot3StatsExcessiveCollisions;$/;"	m	struct:rtk_stat_port_cntr_s
dot3StatsFCSErrors	rtk_api.h	/^    uint32 dot3StatsFCSErrors;$/;"	m	struct:rtk_stat_port_cntr_s
dot3StatsLateCollisions	rtk_api.h	/^    uint32 dot3StatsLateCollisions;$/;"	m	struct:rtk_stat_port_cntr_s
dot3StatsMultipleCollisionFrames	rtk_api.h	/^    uint32 dot3StatsMultipleCollisionFrames;$/;"	m	struct:rtk_stat_port_cntr_s
dot3StatsSingleCollisionFrames	rtk_api.h	/^    uint32 dot3StatsSingleCollisionFrames;$/;"	m	struct:rtk_stat_port_cntr_s
dot3StatsSymbolErrors	rtk_api.h	/^    uint32 dot3StatsSymbolErrors;$/;"	m	struct:rtk_stat_port_cntr_s
dscp	rtl8370_vb.h	/^			rtk_dscp_t dscp;$/;"	m	struct:__anon1::__anon2::rtk_qos_dscp_pri_remap_para
dscp	rtl8370_vb.h	/^			rtk_dscp_t dscp;$/;"	m	struct:__anon1::__anon2::rtk_qos_dscp_remark_para
dscp_pri	rtk_api.h	/^    uint32 dscp_pri;$/;"	m	struct:rtk_priority_select_s
dst_port	rtl8370_vb.h	/^			rtk_port_t dst_port;$/;"	m	struct:__anon1::__anon2::rtk_svlan_sp2c_para
dstport	rtl8370_asicdrv_svlan.h	/^    uint16 dstport:4;$/;"	m	struct:rtl8370_svlan_s2c_s
dstport	rtl8370_asicdrv_svlan.h	/^    uint16 dstport:4;$/;"	m	struct:rtl8370_svlan_s2c_smi_s
duplex	rtk_api.h	/^    uint32 duplex;$/;"	m	struct:rtk_port_mac_ability_s
duplex	rtl8370_asicdrv_port.h	/^    uint16 duplex:1;$/;"	m	struct:rtl8370_port_ability_s
duplex	rtl8370_asicdrv_port.h	/^    uint16 duplex:1;$/;"	m	struct:rtl8370_port_status_s
duplex	rtl8370_vb.h	/^			rtk_port_duplex_t duplex;$/;"	m	struct:__anon1::__anon2::rtk_port_phy_status_para
ece	rtk_api.h	/^    rtk_filter_flag_t ece;    $/;"	m	struct:__anon13
eee_lpi	rtl8370_asicdrv_eee.h	/^	uint16 eee_lpi:1;$/;"	m	struct:rtl8370_eee_status_s
eee_pause_flag	rtl8370_asicdrv_eee.h	/^    uint16 eee_pause_flag:1;$/;"	m	struct:rtl8370_eee_status_s
eee_porten	rtl8370_vb.h	/^		} eee_porten;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_eee_porten_para
eee_rx	rtl8370_asicdrv_eee.h	/^    uint16 eee_rx:1;	$/;"	m	struct:rtl8370_eee_status_s
eee_tx	rtl8370_asicdrv_eee.h	/^    uint16 eee_tx:1;   $/;"	m	struct:rtl8370_eee_status_s
eeep_sleep_req	rtl8370_asicdrv_eee.h	/^	uint16 eeep_sleep_req:1;$/;"	m	struct:rtl8370_eee_status_s
eeep_wake_req	rtl8370_asicdrv_eee.h	/^	uint16 eeep_wake_req:1;$/;"	m	struct:rtl8370_eee_status_s
efid	rtk_api.h	/^    uint32 efid;     $/;"	m	struct:rtk_svlan_memberCfg_s
efid	rtl8370_asicdrv_lut.h	/^	uint16 	efid:3;$/;"	m	struct:LUTTABLE
efid	rtl8370_asicdrv_lut.h	/^	uint16 	efid:3;$/;"	m	struct:fdb_l2multicast_st
efid	rtl8370_asicdrv_lut.h	/^	uint16 	efid:3;$/;"	m	struct:fdb_maclearn_st
efiden	rtk_api.h	/^    uint32 efiden; $/;"	m	struct:rtk_svlan_memberCfg_s
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_cpu_tag_para
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_eee_porten_para
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_igmp_state_para
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_l2_aging_en_para
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_l2_flush_lkdn_para
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_mirror_portiso_para
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_port_admin_state_para
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_port_enable_all_para
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_qos_dot1p_remark_en_para
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_qos_dscp_remark_en_para
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_rate_egr_qbw_en_para
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_storm_bypass_para
enable	rtl8370_vb.h	/^			rtk_enable_t enable;$/;"	m	struct:__anon1::__anon2::rtk_switch_green_ethernet_para
enable	rtl8370_vb.h	/^			rtk_uint32 enable;$/;"	m	struct:__anon1::__anon2::rtk_vlan_mbr_filter_para
envlanpol	rtl8370_asicdrv_vlan.h	/^	uint16	envlanpol:1;$/;"	m	struct:VLANCONFIGSMI
envlanpol	rtl8370_asicdrv_vlan.h	/^	uint16	envlanpol:1;$/;"	m	struct:VLANTABLE
envlanpol	rtl8370_asicdrv_vlan.h	/^    uint16  envlanpol;$/;"	m	struct:USER_VLANTABLE
envlanpol	rtl8370_asicdrv_vlan.h	/^    uint16  envlanpol;$/;"	m	struct:VLANCONFIGUSER
etherStatsBcastPkts	rtk_api.h	/^    uint32 etherStatsBcastPkts;	$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsCollisions	rtk_api.h	/^    uint32 etherStatsCollisions;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsDropEvents	rtk_api.h	/^    uint32 etherStatsDropEvents;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsFragments	rtk_api.h	/^    uint32 etherStatsFragments;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsJabbers	rtk_api.h	/^    uint32 etherStatsJabbers;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsMcastPkts	rtk_api.h	/^    uint32 etherStatsMcastPkts;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsOctets	rtk_api.h	/^    uint64 etherStatsOctets;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsOversizePkts	rtk_api.h	/^    uint32 etherStatsOversizePkts;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsPkts1024toMaxOctets	rtk_api.h	/^    uint32 etherStatsPkts1024toMaxOctets;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsPkts128to255Octets	rtk_api.h	/^    uint32 etherStatsPkts128to255Octets;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsPkts256to511Octets	rtk_api.h	/^    uint32 etherStatsPkts256to511Octets;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsPkts512to1023Octets	rtk_api.h	/^    uint32 etherStatsPkts512to1023Octets;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsPkts64Octets	rtk_api.h	/^    uint32 etherStatsPkts64Octets;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsPkts65to127Octets	rtk_api.h	/^    uint32 etherStatsPkts65to127Octets;$/;"	m	struct:rtk_stat_port_cntr_s
etherStatsUndersizePkts	rtk_api.h	/^    uint32 etherStatsUndersizePkts;$/;"	m	struct:rtk_stat_port_cntr_s
etherType	rtk_api.h	/^        rtk_filter_value_t     etherType;$/;"	m	union:rtk_filter_field::__anon14
etherType	rtl8370_asicdrv_acl.h	/^        uint32              etherType;$/;"	m	union:__anon32::__anon33
ether_addr_s	rtk_types.h	/^typedef struct ether_addr_s {$/;"	s
ether_addr_t	rtk_types.h	/^} ether_addr_t;$/;"	t	typeref:struct:ether_addr_s
ether_type	rtl8370_asicdrv_vlan.h	/^    uint32                      ether_type;$/;"	m	struct:__anon23
evid	rtl8370_asicdrv_svlan.h	/^    uint16 evid:13; $/;"	m	struct:rtl8370_svlan_s2c_smi_s
evid	rtl8370_asicdrv_svlan.h	/^    uint16 evid:13;$/;"	m	struct:rtl8370_svlan_c2s_smi_s
evid	rtl8370_asicdrv_svlan.h	/^    uint32 evid:13;$/;"	m	struct:rtl8370_svlan_s2c_s
evid	rtl8370_asicdrv_vlan.h	/^	uint16	evid:13;$/;"	m	struct:VLANCONFIGSMI
evid	rtl8370_asicdrv_vlan.h	/^    uint16 	evid;$/;"	m	struct:VLANCONFIGUSER
fc_enable	rtl8370_vb.h	/^			rtk_enable_t fc_enable;$/;"	m	struct:__anon1::__anon2::rtk_rate_igr_bw_para
fdb_ipmulticast_st	rtl8370_asicdrv_lut.h	/^struct fdb_ipmulticast_st{$/;"	s
fdb_l2multicast_st	rtl8370_asicdrv_lut.h	/^struct fdb_l2multicast_st{$/;"	s
fdb_maclearn_st	rtl8370_asicdrv_lut.h	/^struct fdb_maclearn_st{$/;"	s
fe_result	rtk_api.h	/^        } fe_result;$/;"	m	union:rtk_rtctResult_s::__anon18	typeref:struct:rtk_rtctResult_s::__anon18::fe_result_s
fe_result_s	rtk_api.h	/^        struct fe_result_s$/;"	s	union:rtk_rtctResult_s::__anon18
fid	rtk_api.h	/^	uint32 	fid;$/;"	m	struct:rtk_l2_addr_table_s
fid	rtk_api.h	/^    uint32      fid;$/;"	m	struct:rtk_l2_ucastAddr_s
fid	rtk_api.h	/^    uint32 fid;$/;"	m	struct:rtk_svlan_memberCfg_s
fid	rtl8370_asicdrv_lut.h	/^	uint16 	fid:12;$/;"	m	struct:LUTTABLE
fid	rtl8370_asicdrv_vlan.h	/^	uint16	fid:12;$/;"	m	struct:VLANCONFIGSMI
fid	rtl8370_asicdrv_vlan.h	/^ 	uint16 	fid:12;$/;"	m	struct:VLANTABLE
fid	rtl8370_asicdrv_vlan.h	/^    uint16  fid;$/;"	m	struct:USER_VLANTABLE
fid	rtl8370_asicdrv_vlan.h	/^    uint16  fid;$/;"	m	struct:VLANCONFIGUSER
fid	rtl8370_vb.h	/^			rtk_fid_t fid;$/;"	m	struct:__anon1::__anon2::rtk_vlan_para
fid1	rtl8370_asicdrv_lut.h	/^	uint16 	fid1:8;$/;"	m	struct:fdb_l2multicast_st
fid1	rtl8370_asicdrv_lut.h	/^	uint16 	fid1:8;$/;"	m	struct:fdb_maclearn_st
fid2	rtl8370_asicdrv_lut.h	/^	uint16 	fid2:4;$/;"	m	struct:fdb_l2multicast_st
fid2	rtl8370_asicdrv_lut.h	/^	uint16 	fid2:4;$/;"	m	struct:fdb_maclearn_st
field	rtl8370_asicdrv_acl.h	/^    uint16 field[RTL8370_ACLTYPEFIELDMAX];$/;"	m	struct:__anon25
field	rtl8370_asicdrv_acl.h	/^    uint32                 field[RTL8370_ACLTYPEFIELDMAX];$/;"	m	struct:__anon34
field	rtl8370_asicdrv_acl.h	/^    uint32 field[7];$/;"	m	struct:__anon36
fieldHead	rtk_api.h	/^    rtk_filter_field_t      *fieldHead;$/;"	m	struct:__anon15
fieldRawType	rtk_api.h	/^	rtk_filter_field_type_raw_t fieldRawType[RTK_MAX_NUM_OF_FILTER_FIELD];$/;"	m	struct:__anon16
fieldType	rtk_api.h	/^    rtk_filter_field_type_raw_t fieldType[RTK_MAX_NUM_OF_FILTER_FIELD];$/;"	m	struct:__anon17
fieldType	rtk_api.h	/^    uint32 fieldType;$/;"	m	struct:rtk_filter_field
field_num	rtl8370_vb.h	/^			rtk_uint32 field_num;$/;"	m	struct:__anon1::__anon2::rtk_acl_cfg_para
filterAddDstPortmask	rtk_api.h	/^    uint32        filterAddDstPortmask;  $/;"	m	struct:__anon4
filterEgressSvlanIdx	rtk_api.h	/^	 uint32        filterEgressSvlanIdx;	 $/;"	m	struct:__anon4
filterEgressSvlanVid	rtk_api.h	/^	 uint32        filterEgressSvlanVid;$/;"	m	struct:__anon4
filterIngressCvlanIdx	rtk_api.h	/^	 uint32        filterIngressCvlanIdx;$/;"	m	struct:__anon4
filterIngressCvlanVid	rtk_api.h	/^	 uint32        filterIngressCvlanVid;$/;"	m	struct:__anon4
filterPolicingIdx	rtk_api.h	/^	 uint32        filterPolicingIdx[FILTER_POLICING_MAX];$/;"	m	struct:__anon4
filterPriority	rtk_api.h	/^    uint32        filterPriority;$/;"	m	struct:__anon4
filterRedirectPortmask	rtk_api.h	/^    uint32        filterRedirectPortmask;$/;"	m	struct:__anon4
filter_cfg	rtl8370_vb.h	/^			rtk_filter_cfg_t filter_cfg; \/* struct rtk_filter_cfg_t *\/$/;"	m	struct:__anon1::__anon2::rtk_acl_cfg_para
filter_cfg	rtl8370_vb.h	/^			rtk_filter_cfg_t filter_cfg; \/* struct rtk_filter_cfg_t *\/$/;"	m	struct:__anon1::__anon2::rtk_acl_field_para
filter_cfg_raw	rtl8370_vb.h	/^			rtk_filter_cfg_raw_t filter_cfg_raw; \/* struct rtk_filter_cfg_raw_t *\/$/;"	m	struct:__anon1::__anon2::rtk_acl_cfg_para
filter_field	rtl8370_vb.h	/^			rtk_filter_field_t filter_field; \/* struct rtk_filter_field *\/$/;"	m	struct:__anon1::__anon2::rtk_acl_field_para
filter_field	rtl8370_vb.h	/^			rtk_filter_field_t filter_field[RTK_MAX_NUM_OF_FILTER_FIELD]; \/* struct rtk_filter_field *\/$/;"	m	struct:__anon1::__anon2::rtk_acl_cfg_para
filter_id	rtl8370_vb.h	/^			rtk_filter_id_t filter_id;$/;"	m	struct:__anon1::__anon2::rtk_acl_cfg_para
filter_pattern_union	rtk_api.h	/^    } filter_pattern_union;$/;"	m	struct:rtk_filter_field	typeref:union:rtk_filter_field::__anon14
filter_templateField	rtk_api.c	/^CONST_T uint32 filter_templateField[RTK_MAX_NUM_OF_FILTER_TYPE][RTK_MAX_NUM_OF_FILTER_FIELD] = {$/;"	v
fin	rtk_api.h	/^    rtk_filter_flag_t fin;$/;"	m	struct:__anon13
fin	rtl8370_asicdrv_acl.h	/^    uint32 fin;$/;"	m	struct:__anon30
flood_portmask	rtl8370_vb.h	/^			rtk_portmask_t flood_portmask; \/* struct rtk_portmask_s *\/$/;"	m	struct:__anon1::__anon2::rtk_l2_flood_ports_para
flood_type	rtl8370_vb.h	/^			rtk_l2_flood_type_t flood_type;$/;"	m	struct:__anon1::__anon2::rtk_l2_flood_ports_para
flowLabel	rtk_api.h	/^        rtk_filter_value_t   flowLabel;$/;"	m	union:rtk_filter_field::__anon14
forcemode	rtk_api.h	/^    uint32 forcemode;$/;"	m	struct:rtk_port_mac_ability_s
forcemode	rtl8370_asicdrv_port.h	/^    uint16 forcemode:1;$/;"	m	struct:rtl8370_port_ability_s
format	rtl8370_asicdrv_svlan.h	/^    uint16 format:1;$/;"	m	struct:rtl8370_svlan_mc2s_s
format	rtl8370_asicdrv_svlan.h	/^    uint16 format:1;$/;"	m	struct:rtl8370_svlan_mc2s_smi_s
frame_type	rtk_api.h	/^    rtk_vlan_protoVlan_frameType_t frame_type;$/;"	m	struct:rtk_vlan_protoAndPortInfo_s
frame_type	rtl8370_asicdrv_vlan.h	/^    rtl8370_provlan_frametype  frame_type;$/;"	m	struct:__anon23
frame_type	rtl8370_vb.h	/^			rtk_vlan_protoVlan_frameType_t frame_type;$/;"	m	struct:__anon1::__anon2::rtk_vlan_ppbased_vlan_para
ge_result	rtk_api.h	/^        } ge_result;$/;"	m	union:rtk_rtctResult_s::__anon18	typeref:struct:rtk_rtctResult_s::__anon18::ge_result_s
ge_result_s	rtk_api.h	/^        struct ge_result_s$/;"	s	union:rtk_rtctResult_s::__anon18
global_cntrs	rtl8370_vb.h	/^			rtk_stat_global_cntr_t global_cntrs; \/* struct rtk_stat_global_cntr_s *\/$/;"	m	struct:__anon1::__anon2::rtk_stat_global_para
htonl	rtk_types.h	60;"	d
htonl	rtk_types.h	65;"	d
htons	rtk_types.h	59;"	d
htons	rtk_types.h	64;"	d
icmp	rtl8370_asicdrv_acl.h	/^        icmp_code_type_t    icmp;$/;"	m	union:__anon32::__anon33
icmpCode	rtk_api.h	/^        rtk_filter_value_t   icmpCode;$/;"	m	union:rtk_filter_field::__anon14
icmpType	rtk_api.h	/^        rtk_filter_value_t   icmpType;$/;"	m	union:rtk_filter_field::__anon14
icmp_code_type_t	rtl8370_asicdrv_acl.h	/^} icmp_code_type_t;$/;"	t	typeref:struct:__anon31
ifInOctets	rtk_api.h	/^    uint64 ifInOctets;$/;"	m	struct:rtk_stat_port_cntr_s
ifInUcastPkts	rtk_api.h	/^    uint32 ifInUcastPkts;$/;"	m	struct:rtk_stat_port_cntr_s
ifOutBrocastPkts	rtk_api.h	/^    uint32 ifOutBrocastPkts;$/;"	m	struct:rtk_stat_port_cntr_s
ifOutMulticastPkts	rtk_api.h	/^    uint32 ifOutMulticastPkts;$/;"	m	struct:rtk_stat_port_cntr_s
ifOutOctets	rtk_api.h	/^    uint64 ifOutOctets;$/;"	m	struct:rtk_stat_port_cntr_s
ifOutUcastPkts	rtk_api.h	/^    uint32 ifOutUcastPkts;$/;"	m	struct:rtk_stat_port_cntr_s
ifg_include	rtl8370_vb.h	/^			rtk_enable_t ifg_include;$/;"	m	struct:__anon1::__anon2::rtk_rate_egr_bw_para
ifg_include	rtl8370_vb.h	/^			rtk_enable_t ifg_include;$/;"	m	struct:__anon1::__anon2::rtk_rate_igr_bw_para
ifg_include	rtl8370_vb.h	/^			rtk_enable_t ifg_include;$/;"	m	struct:__anon1::__anon2::rtk_rate_sharemeter_para
ifg_include	rtl8370_vb.h	/^			rtk_enable_t ifg_include;$/;"	m	struct:__anon1::__anon2::rtk_storm_ctrl_rate_para
igmpType	rtk_api.h	/^        rtk_filter_value_t   igmpType;$/;"	m	union:rtk_filter_field::__anon14
igmp_protocol	rtl8370_vb.h	/^		} igmp_protocol;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_igmp_protocol_para
igmp_router_port	rtl8370_vb.h	/^		} igmp_router_port;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_igmp_router_port_para
igmp_state	rtl8370_vb.h	/^		} igmp_state;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_igmp_state_para
igmp_trap	rtl8370_asicdrv_igmp.h	/^    uint16 igmp_trap:2;$/;"	m	struct:rtl8370_igmp_s
igmp_type	rtl8370_asicdrv_acl.h	/^        uint32              igmp_type;$/;"	m	union:__anon32::__anon33
igr_filter	rtl8370_vb.h	/^			rtk_enable_t igr_filter;$/;"	m	struct:__anon1::__anon2::rtk_vlan_port_igrfilter_en_para
inOampduPkts	rtk_api.h	/^    uint32 inOampduPkts;$/;"	m	struct:rtk_stat_port_cntr_s
index	rtk_api.h	/^	int32 	index;$/;"	m	struct:rtk_l2_addr_table_s
index	rtk_api.h	/^    uint32 index;$/;"	m	struct:__anon17
index	rtl8370_vb.h	/^			rtk_meter_id_t index;$/;"	m	struct:__anon1::__anon2::rtk_rate_egr_qbw_para
index	rtl8370_vb.h	/^			rtk_meter_id_t index;$/;"	m	struct:__anon1::__anon2::rtk_rate_sharemeter_para
info	rtl8370_vb.h	/^			rtk_vlan_protoAndPortInfo_t info; \/* struct rtk_vlan_protoAndPortInfo_s *\/$/;"	m	struct:__anon1::__anon2::rtk_vlan_ppbased_vlan_para
int16	rtk_types.h	/^typedef short                 int16;$/;"	t
int32	rtk_types.h	/^typedef int                   int32;$/;"	t
int64	rtk_types.h	/^typedef long long			      int64;$/;"	t
int8	rtk_types.h	/^typedef char                  int8;$/;"	t
int_pri	rtl8370_vb.h	/^			rtk_pri_t int_pri;$/;"	m	struct:__anon1::__anon2::rtk_qos_dot1p_pri_remap_para
int_pri	rtl8370_vb.h	/^			rtk_pri_t int_pri;$/;"	m	struct:__anon1::__anon2::rtk_qos_dot1p_remark_para
int_pri	rtl8370_vb.h	/^			rtk_pri_t int_pri;$/;"	m	struct:__anon1::__anon2::rtk_qos_dscp_pri_remap_para
int_pri	rtl8370_vb.h	/^			rtk_pri_t int_pri;$/;"	m	struct:__anon1::__anon2::rtk_qos_dscp_remark_para
int_pri	rtl8370_vb.h	/^			rtk_pri_t int_pri;$/;"	m	struct:__anon1::__anon2::rtk_qos_port_pri_para
invert	rtk_api.h	/^    rtk_filter_invert_t         invert;$/;"	m	struct:__anon16
invert	rtk_api.h	/^    rtk_filter_invert_t     invert;$/;"	m	struct:__anon15
ip4TosPro	rtl8370_asicdrv_acl.h	/^        ip4_tos_proto_t     ip4TosPro;$/;"	m	union:__anon32::__anon33
ip4_flag_off_t	rtl8370_asicdrv_acl.h	/^}  ip4_flag_off_t;$/;"	t	typeref:struct:__anon29
ip4_tos_proto_t	rtl8370_asicdrv_acl.h	/^}  ip4_tos_proto_t;$/;"	t	typeref:struct:__anon28
ipFlag	rtk_api.h	/^        rtk_filter_ipFlag_t  ipFlag;$/;"	m	union:rtk_filter_field::__anon14
ipOffset	rtk_api.h	/^        rtk_filter_value_t   ipOffset;$/;"	m	union:rtk_filter_field::__anon14
ipTos	rtk_api.h	/^        rtk_filter_value_t   ipTos;$/;"	m	union:rtk_filter_field::__anon14
ipaddr_t	rtk_types.h	/^typedef uint32               ipaddr_t;$/;"	t
ipmc	rtl8370_vb.h	/^			ipaddr_t ipmc;$/;"	m	struct:__anon1::__anon2::rtk_svlan_ipmc2s_para
ipmul	rtl8370_asicdrv_lut.h	/^	uint16 	ipmul:1;$/;"	m	struct:LUTTABLE
ipmul	rtl8370_asicdrv_lut.h	/^	uint16 	ipmul:1;$/;"	m	struct:fdb_l2multicast_st
ipmul	rtl8370_asicdrv_lut.h	/^  	uint16 	ipmul:1;$/;"	m	struct:fdb_maclearn_st
ipmul	rtl8370_asicdrv_lut.h	/^    uint16 	ipmul:1;$/;"	m	struct:fdb_ipmulticast_st
ipv6NextHeader	rtk_api.h	/^        rtk_filter_value_t   ipv6NextHeader;$/;"	m	union:rtk_filter_field::__anon14
ipv6TrafficClass	rtk_api.h	/^        rtk_filter_value_t   ipv6TrafficClass;        $/;"	m	union:rtk_filter_field::__anon14
isRxLinedriver	rtk_api.h	/^            uint32      isRxLinedriver;$/;"	m	struct:rtk_rtctResult_s::__anon18::fe_result_s
isRxMismatch	rtk_api.h	/^            uint32      isRxMismatch;$/;"	m	struct:rtk_rtctResult_s::__anon18::fe_result_s
isRxOpen	rtk_api.h	/^            uint32      isRxOpen;$/;"	m	struct:rtk_rtctResult_s::__anon18::fe_result_s
isRxShort	rtk_api.h	/^            uint32      isRxShort;$/;"	m	struct:rtk_rtctResult_s::__anon18::fe_result_s
isTxLinedriver	rtk_api.h	/^            uint32      isTxLinedriver;$/;"	m	struct:rtk_rtctResult_s::__anon18::fe_result_s
isTxMismatch	rtk_api.h	/^            uint32      isTxMismatch;$/;"	m	struct:rtk_rtctResult_s::__anon18::fe_result_s
isTxOpen	rtk_api.h	/^            uint32      isTxOpen;$/;"	m	struct:rtk_rtctResult_s::__anon18::fe_result_s
isTxShort	rtk_api.h	/^            uint32      isTxShort;$/;"	m	struct:rtk_rtctResult_s::__anon18::fe_result_s
is_ipmul	rtk_api.h	/^	uint32 	is_ipmul;$/;"	m	struct:rtk_l2_addr_table_s
is_static	rtk_api.h	/^	uint32 	is_static;    $/;"	m	struct:rtk_l2_addr_table_s
is_static	rtk_api.h	/^    uint32      is_static;$/;"	m	struct:rtk_l2_ucastAddr_s
isdigit_1	phy_test/phy_reg_rw.c	36;"	d	file:
isdigit_1	sw_test/sw_reg_rw.c	36;"	d	file:
ishex_1	phy_test/phy_reg_rw.c	37;"	d	file:
ishex_1	sw_test/sw_reg_rw.c	37;"	d	file:
ivl	rtl8370_vb.h	/^			rtk_data_t ivl;$/;"	m	struct:__anon1::__anon2::rtk_l2_mcaddr_para
keep_format	rtl8370_asicdrv_rma.h	/^    uint16 keep_format:1;$/;"	m	struct:rtl8370_rma_s
l2_addr	rtl8370_vb.h	/^		} l2_addr;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_addr_para
l2_aging	rtl8370_vb.h	/^		} l2_aging;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_aging_para
l2_aging_en	rtl8370_vb.h	/^		} l2_aging_en;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_aging_en_para
l2_data	rtl8370_vb.h	/^			rtk_l2_ucastAddr_t l2_data; \/* struct rtk_l2_ucastAddr_s *\/$/;"	m	struct:__anon1::__anon2::rtk_l2_addr_para
l2_entry	rtl8370_vb.h	/^			rtk_l2_addr_table_t l2_entry; \/* struct rtk_l2_addr_table_s *\/$/;"	m	struct:__anon1::__anon2::rtk_l2_entry_para
l2_entry	rtl8370_vb.h	/^		} l2_entry;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_entry_para
l2_flood_ports	rtl8370_vb.h	/^		} l2_flood_ports;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_flood_ports_para
l2_flush_lkdn	rtl8370_vb.h	/^		} l2_flush_lkdn;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_flush_lkdn_para
l2_flush_type	rtl8370_vb.h	/^		} l2_flush_type;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_flush_type_para
l2_ipmcaddr	rtl8370_vb.h	/^		} l2_ipmcaddr;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_ipmcaddr_para
l2_ipmcaddr_lkup	rtl8370_vb.h	/^		} l2_ipmcaddr_lkup;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_ipmcaddr_lkup_para
l2_localpkt_pmt	rtl8370_vb.h	/^		} l2_localpkt_pmt;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_localpkt_pmt_para
l2_lrn_action	rtl8370_vb.h	/^		} l2_lrn_action;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_lrn_action_para
l2_lrn_cnt	rtl8370_vb.h	/^		} l2_lrn_cnt;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_lrn_cnt_para
l2_lrn_lmt	rtl8370_vb.h	/^		} l2_lrn_lmt;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_lrn_lmt_para
l2_mcaddr	rtl8370_vb.h	/^		} l2_mcaddr;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_l2_mcaddr_para
len	rtl8370_vb.h	/^			rtk_switch_maxPktLen_t len;$/;"	m	struct:__anon1::__anon2::rtk_switch_max_pktlen_para
link	rtk_api.h	/^    uint32 link;    $/;"	m	struct:rtk_port_mac_ability_s
link	rtl8370_asicdrv_port.h	/^    uint16 link:1;$/;"	m	struct:rtl8370_port_ability_s
link	rtl8370_asicdrv_port.h	/^    uint16 link:1;$/;"	m	struct:rtl8370_port_status_s
linkStatus	rtl8370_vb.h	/^			rtk_port_linkStatus_t linkStatus;$/;"	m	struct:__anon1::__anon2::rtk_port_phy_status_para
linkType	rtk_api.h	/^    rtk_port_speed_t    linkType;$/;"	m	struct:rtk_rtctResult_s
lookup_hit	rtl8370_asicdrv_lut.h	/^	uint16 	lookup_hit:1;$/;"	m	struct:LUTTABLE
lpi100	rtk_api.h	/^    uint32 lpi100;$/;"	m	struct:rtk_port_mac_ability_s
lpi100	rtl8370_asicdrv_port.h	/^    uint16 lpi100:1;$/;"	m	struct:rtl8370_port_ability_s
lpi100	rtl8370_asicdrv_port.h	/^    uint16 lpi100:1;$/;"	m	struct:rtl8370_port_status_s
lpi1000	rtk_api.h	/^    uint32 lpi1000;   $/;"	m	struct:rtk_port_mac_ability_s
lpi1000	rtl8370_asicdrv_port.h	/^    uint16 lpi1000:1;$/;"	m	struct:rtl8370_port_ability_s
lpi1000	rtl8370_asicdrv_port.h	/^    uint16 lpi1000:1;$/;"	m	struct:rtl8370_port_status_s
lurep	rtl8370_asicdrv_vlan.h	/^	uint16	lurep:1;$/;"	m	struct:VLANCONFIGSMI
lurep	rtl8370_asicdrv_vlan.h	/^ 	uint16 	lurep:1;$/;"	m	struct:VLANTABLE
lurep	rtl8370_asicdrv_vlan.h	/^    uint16  lurep;$/;"	m	struct:USER_VLANTABLE
lurep	rtl8370_asicdrv_vlan.h	/^    uint16  lurep;$/;"	m	struct:VLANCONFIGUSER
mac	rtk_api.h	/^	rtk_mac_t mac;	$/;"	m	struct:rtk_l2_addr_table_s
mac	rtk_api.h	/^    rtk_mac_t   mac;$/;"	m	struct:rtk_l2_ucastAddr_s
mac	rtl8370_asicdrv_lut.h	/^	ether_addr_t mac;$/;"	m	struct:LUTTABLE
mac	rtl8370_vb.h	/^			rtk_mac_t mac; \/* struct rtk_mac_s *\/$/;"	m	struct:__anon1::__anon2::rtk_l2_addr_para
mac	rtl8370_vb.h	/^			rtk_mac_t mac; \/* struct rtk_mac_s *\/$/;"	m	struct:__anon1::__anon2::rtk_l2_mcaddr_para
mac	rtl8370_vb.h	/^			rtk_mac_t mac; \/* struct rtk_mac_s *\/$/;"	m	struct:__anon1::__anon2::rtk_svlan_l2mc2s_para
mac0	rtl8370_asicdrv.h	/^    uint16  mac0:8;$/;"	m	struct:smi_ether_addr_s
mac0	rtl8370_asicdrv_lut.h	/^	uint16	mac0:8;$/;"	m	struct:fdb_maclearn_st
mac0	rtl8370_asicdrv_lut.h	/^    uint16	mac0:8;$/;"	m	struct:fdb_l2multicast_st
mac1	rtl8370_asicdrv.h	/^    uint16  mac1:8;$/;"	m	struct:smi_ether_addr_s
mac1	rtl8370_asicdrv_lut.h	/^	uint16	mac1:8;$/;"	m	struct:fdb_l2multicast_st
mac1	rtl8370_asicdrv_lut.h	/^	uint16	mac1:8;$/;"	m	struct:fdb_maclearn_st
mac2	rtl8370_asicdrv.h	/^    uint16  mac2:8;$/;"	m	struct:smi_ether_addr_s
mac2	rtl8370_asicdrv_lut.h	/^	uint16	mac2:8;$/;"	m	struct:fdb_maclearn_st
mac2	rtl8370_asicdrv_lut.h	/^    uint16	mac2:8;$/;"	m	struct:fdb_l2multicast_st
mac3	rtl8370_asicdrv.h	/^    uint16  mac3:8;$/;"	m	struct:smi_ether_addr_s
mac3	rtl8370_asicdrv_lut.h	/^	uint16	mac3:8;$/;"	m	struct:fdb_l2multicast_st
mac3	rtl8370_asicdrv_lut.h	/^	uint16	mac3:8;$/;"	m	struct:fdb_maclearn_st
mac4	rtl8370_asicdrv.h	/^    uint16  mac4:8;$/;"	m	struct:smi_ether_addr_s
mac4	rtl8370_asicdrv_lut.h	/^	uint16	mac4:8;$/;"	m	struct:fdb_maclearn_st
mac4	rtl8370_asicdrv_lut.h	/^    uint16	mac4:8;$/;"	m	struct:fdb_l2multicast_st
mac5	rtl8370_asicdrv.h	/^    uint16  mac5:8;$/;"	m	struct:smi_ether_addr_s
mac5	rtl8370_asicdrv_lut.h	/^	uint16	mac5:8;$/;"	m	struct:fdb_maclearn_st
mac5	rtl8370_asicdrv_lut.h	/^    uint16	mac5:8;$/;"	m	struct:fdb_l2multicast_st
mac_cnt	rtl8370_vb.h	/^			rtk_mac_cnt_t mac_cnt;$/;"	m	struct:__anon1::__anon2::rtk_l2_lrn_cnt_para
mac_cnt	rtl8370_vb.h	/^			rtk_mac_cnt_t mac_cnt;$/;"	m	struct:__anon1::__anon2::rtk_l2_lrn_lmt_para
macpri	rtl8370_asicdrv_lut.h	/^	uint16 	macpri:3;$/;"	m	struct:LUTTABLE
macpri	rtl8370_asicdrv_lut.h	/^	uint16 	macpri:3;$/;"	m	struct:fdb_ipmulticast_st
macpri	rtl8370_asicdrv_lut.h	/^	uint16 	macpri:3;$/;"	m	struct:fdb_l2multicast_st
macpri	rtl8370_asicdrv_lut.h	/^	uint16 	macpri:3;$/;"	m	struct:fdb_maclearn_st
main	phy_test/phy_reg_rw.c	/^int main(int argc, char **argv)$/;"	f
main	sw_test/sw_reg_rw.c	/^int main(int argc, char **argv)$/;"	f
mask	rtk_api.h	/^    rtk_filter_ip6_addr_t mask;	$/;"	m	struct:__anon11
mask	rtk_api.h	/^    rtk_mac_t mask;$/;"	m	struct:__anon8
mask	rtk_api.h	/^    uint32 mask;	$/;"	m	struct:rtk_filter_value_s
mask	rtk_api.h	/^    uint32 mask;$/;"	m	struct:__anon5
mask	rtk_api.h	/^    uint32 mask;$/;"	m	struct:__anon7
mask	rtk_api.h	/^    uint32 mask[FILTER_PATTERN_MAX];$/;"	m	struct:__anon12
mask	rtl8370_asicdrv_svlan.h	/^    uint32 mask;$/;"	m	struct:rtl8370_svlan_mc2s_s
mask0	rtl8370_asicdrv_svlan.h	/^    uint16 mask0:8;$/;"	m	struct:rtl8370_svlan_mc2s_smi_s
mask1	rtl8370_asicdrv_svlan.h	/^    uint16 mask1:8;$/;"	m	struct:rtl8370_svlan_mc2s_smi_s
mask2	rtl8370_asicdrv_svlan.h	/^    uint16 mask2:8;$/;"	m	struct:rtl8370_svlan_mc2s_smi_s
mask3	rtl8370_asicdrv_svlan.h	/^    uint16 mask3:8;$/;"	m	struct:rtl8370_svlan_mc2s_smi_s
max_register	smi.c	73;"	d	file:
mbr	rtl8370_asicdrv_vlan.h	/^	uint16	mbr:16;$/;"	m	struct:VLANCONFIGSMI
mbr	rtl8370_asicdrv_vlan.h	/^	uint16 	mbr;$/;"	m	struct:USER_VLANTABLE
mbr	rtl8370_asicdrv_vlan.h	/^	uint16 	mbr;$/;"	m	struct:VLANCONFIGUSER
mbr	rtl8370_asicdrv_vlan.h	/^	uint16 	mbr;$/;"	m	struct:VLANTABLE
mbrmsk	rtl8370_vb.h	/^			rtk_portmask_t mbrmsk;   \/* struct rtk_portmask_s *\/$/;"	m	struct:__anon1::__anon2::rtk_vlan_para
mdio	rtl8370_vb.h	/^		} mdio;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::mdio_para
mdio_para	rtl8370_vb.h	/^		struct mdio_para {$/;"	s	union:__anon1::__anon2
memaddr	rtk_types.h	/^typedef uint32				 memaddr;	$/;"	t
memberport	rtk_api.h	/^    uint32 memberport;$/;"	m	struct:rtk_svlan_memberCfg_s
meteridx	rtl8370_asicdrv_vlan.h	/^	uint16	meteridx:8;$/;"	m	struct:VLANCONFIGSMI
meteridx	rtl8370_asicdrv_vlan.h	/^	uint16	meteridx:8;$/;"	m	struct:VLANTABLE
meteridx	rtl8370_asicdrv_vlan.h	/^    uint16  meteridx;$/;"	m	struct:USER_VLANTABLE
meteridx	rtl8370_asicdrv_vlan.h	/^    uint16  meteridx;$/;"	m	struct:VLANCONFIGUSER
mf	rtk_api.h	/^    rtk_filter_flag_t mf;$/;"	m	struct:__anon9
mf	rtl8370_asicdrv_acl.h	/^    uint32 mf;$/;"	m	struct:__anon29
mirror_portbased	rtl8370_vb.h	/^		} mirror_portbased;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_mirror_portbased_para
mirror_portiso	rtl8370_vb.h	/^		} mirror_portiso;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_mirror_portiso_para
mirrored_rx_portmask	rtl8370_vb.h	/^			rtk_portmask_t mirrored_rx_portmask; \/* struct rtk_portmask_s *\/$/;"	m	struct:__anon1::__anon2::rtk_mirror_portbased_para
mirrored_tx_portmask	rtl8370_vb.h	/^			rtk_portmask_t mirrored_tx_portmask; \/* struct rtk_portmask_s *\/$/;"	m	struct:__anon1::__anon2::rtk_mirror_portbased_para
mirroring_port	rtl8370_vb.h	/^			rtk_port_t mirroring_port;$/;"	m	struct:__anon1::__anon2::rtk_mirror_portbased_para
mld_trap	rtl8370_asicdrv_igmp.h	/^    uint16 mld_trap:2;$/;"	m	struct:rtl8370_igmp_s
mode	rtl8370_vb.h	/^			rtk_cpu_insert_t mode;$/;"	m	struct:__anon1::__anon2::rtk_cpu_tag_port_para
mode	rtl8370_vb.h	/^			rtk_mode_ext_t mode;$/;"	m	struct:__anon1::__anon2::rtk_port_mac_force_link_ext_para
mode	rtl8370_vb.h	/^			rtk_uint32 mode;$/;"	m	struct:__anon1::__anon2::rtk_storm_ctrl_rate_para
mrat	rtl8370_asicdrv_acl.h	/^    uint16 mrat:2;$/;"	m	struct:__anon37
mrat	rtl8370_asicdrv_acl.h	/^    uint32 mrat;$/;"	m	struct:__anon38
mstfault	rtl8370_asicdrv_port.h	/^    uint16 mstfault:1;	$/;"	m	struct:rtl8370_port_ability_s
mstfault	rtl8370_asicdrv_port.h	/^    uint16 mstfault:1;	$/;"	m	struct:rtl8370_port_status_s
msti	rtl8370_asicdrv_vlan.h	/^	uint16	msti:4;$/;"	m	struct:VLANCONFIGSMI
msti	rtl8370_asicdrv_vlan.h	/^	uint16 	msti:4;$/;"	m	struct:VLANTABLE
msti	rtl8370_asicdrv_vlan.h	/^    uint16  msti;$/;"	m	struct:USER_VLANTABLE
msti	rtl8370_asicdrv_vlan.h	/^    uint16  msti;$/;"	m	struct:VLANCONFIGUSER
msti	rtl8370_vb.h	/^			rtk_stp_msti_id_t msti;$/;"	m	struct:__anon1::__anon2::rtk_stp_mstp_state_para
mstmode	rtl8370_asicdrv_port.h	/^    uint16 mstmode:1;$/;"	m	struct:rtl8370_port_ability_s
mstmode	rtl8370_asicdrv_port.h	/^    uint16 mstmode:1;$/;"	m	struct:rtl8370_port_status_s
next	rtk_api.h	/^    struct rtk_filter_field *next;$/;"	m	struct:rtk_filter_field	typeref:struct:rtk_filter_field::rtk_filter_field
ni_driver_state	rtl8370_main.c	/^int *ni_driver_state; \/* 1: ready, 0: initializing *\/$/;"	v
ns	rtk_api.h	/^    rtk_filter_flag_t ns;$/;"	m	struct:__anon13
ntohl	rtk_types.h	58;"	d
ntohl	rtk_types.h	63;"	d
ntohs	rtk_types.h	57;"	d
ntohs	rtk_types.h	62;"	d
nway	rtk_api.h	/^    uint32 nway;    $/;"	m	struct:rtk_port_mac_ability_s
nway	rtl8370_asicdrv_port.h	/^    uint16 nway:1;	$/;"	m	struct:rtl8370_port_ability_s
nway	rtl8370_asicdrv_port.h	/^    uint16 nway:1;	$/;"	m	struct:rtl8370_port_status_s
octet	rtk_api.h	/^    uint8 octet[ETHER_ADDR_LEN];$/;"	m	struct:rtk_mac_s
octet	rtk_types.h	/^	uint8 octet[ETHER_ADDR_LEN];$/;"	m	struct:ether_addr_s
offset	rtl8370_asicdrv_acl.h	/^    uint32 offset;$/;"	m	struct:__anon29
operation	rtl8370_asicdrv_rma.h	/^    uint16 operation:2;$/;"	m	struct:rtl8370_rma_s
outOampduPkts	rtk_api.h	/^    uint32 outOampduPkts;$/;"	m	struct:rtk_stat_port_cntr_s
para	rtl8370_vb.h	/^	} para;$/;"	m	struct:__anon1	typeref:union:__anon1::__anon2
pattern	rtk_api.h	/^        rtk_filter_pattern_t pattern;$/;"	m	union:rtk_filter_field::__anon14
permit	rtl8370_vb.h	/^			rtk_enable_t permit;$/;"	m	struct:__anon1::__anon2::rtk_l2_localpkt_pmt_para
phy_addr	rtl8370_vb.h	/^			unsigned int phy_addr; \/* only valid for PHY MDIO CMD *\/$/;"	m	struct:__anon1::__anon2::mdio_para
pktgenPkts	rtk_api.h	/^    uint32 pktgenPkts;$/;"	m	struct:rtk_stat_port_cntr_s
port	rtk_api.h	/^    uint32      port;$/;"	m	struct:rtk_l2_ucastAddr_s
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_acl_state_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_acl_umaction_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_cpu_tag_port_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_eee_porten_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_igmp_protocol_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_l2_addr_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_l2_aging_en_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_l2_flush_lkdn_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_l2_localpkt_pmt_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_l2_lrn_action_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_l2_lrn_cnt_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_l2_lrn_lmt_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_port_admin_state_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_port_isolation_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_port_mac_status_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_port_phy_ability_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_port_phy_reg_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_port_phy_status_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_qos_dot1p_remark_en_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_qos_dscp_remark_en_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_qos_port_pri_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_qos_que_num_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_qos_sche_que_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_rate_egr_bw_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_rate_egr_qbw_en_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_rate_egr_qbw_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_rate_igr_bw_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_stat_port_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_storm_ctrl_rate_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_stp_mstp_state_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_svlan_def_svid_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_svlan_svc_port_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_vlan_port_aft_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_vlan_port_igrfilter_en_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_vlan_ppbased_vlan_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_vlan_pvid_para
port	rtl8370_vb.h	/^			rtk_port_t port;$/;"	m	struct:__anon1::__anon2::rtk_vlan_tagmode_para
portOrTid	rtl8370_vb.h	/^			rtk_uint32 portOrTid;$/;"	m	struct:__anon1::__anon2::rtk_l2_flush_type_para
port_admin_state	rtl8370_vb.h	/^		} port_admin_state;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_port_admin_state_para
port_cntrs	rtl8370_vb.h	/^			rtk_stat_port_cntr_t port_cntrs; \/* struct rtk_stat_port_cntr_s *\/$/;"	m	struct:__anon1::__anon2::rtk_stat_port_para
port_enable_all	rtl8370_vb.h	/^		} port_enable_all;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_port_enable_all_para
port_isolation	rtl8370_vb.h	/^		} port_isolation;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_port_isolation_para
port_mac_force_link_ext	rtl8370_vb.h	/^		} port_mac_force_link_ext;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_port_mac_force_link_ext_para
port_mac_status	rtl8370_vb.h	/^		} port_mac_status;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_port_mac_status_para
port_phy_an_ability	rtl8370_vb.h	/^		} port_phy_an_ability;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_port_phy_ability_para
port_phy_force_ability	rtl8370_vb.h	/^		struct rtk_port_phy_ability_para port_phy_force_ability;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_port_phy_ability_para
port_phy_reg	rtl8370_vb.h	/^		} port_phy_reg;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_port_phy_reg_para
port_phy_status	rtl8370_vb.h	/^		} port_phy_status;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_port_phy_status_para
port_pri	rtk_api.h	/^    uint32 port_pri;$/;"	m	struct:rtk_priority_select_s
port_rgmii_delay	rtl8370_vb.h	/^		} port_rgmii_delay;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_port_rgmii_delay_para
portiso_leaky	rtl8370_asicdrv_igmp.h	/^    uint16 portiso_leaky:1; $/;"	m	struct:rtl8370_igmp_s
portiso_leaky	rtl8370_asicdrv_rma.h	/^    uint16 portiso_leaky:1; $/;"	m	struct:rtl8370_rma_s
portmask	rtk_api.h	/^	uint32 	portmask;$/;"	m	struct:rtk_l2_addr_table_s
portmask	rtl8370_asicdrv_lut.h	/^	uint16 	portmask;$/;"	m	struct:LUTTABLE
portmask	rtl8370_vb.h	/^			rtk_portmask_t portmask; \/* struct rtk_portmask_s *\/$/;"	m	struct:__anon1::__anon2::rtk_l2_ipmcaddr_para
portmask	rtl8370_vb.h	/^			rtk_portmask_t portmask; \/* struct rtk_portmask_s *\/$/;"	m	struct:__anon1::__anon2::rtk_l2_mcaddr_para
portmask	rtl8370_vb.h	/^			rtk_portmask_t portmask; \/* struct rtk_portmask_s *\/$/;"	m	struct:__anon1::__anon2::rtk_port_isolation_para
portmask	rtl8370_vb.h	/^			rtk_portmask_t portmask;$/;"	m	struct:__anon1::__anon2::rtk_igmp_router_port_para
portmask1	rtl8370_asicdrv_lut.h	/^	uint16 	portmask1:8;$/;"	m	struct:fdb_ipmulticast_st
portmask1	rtl8370_asicdrv_lut.h	/^	uint16 	portmask1:8;$/;"	m	struct:fdb_l2multicast_st
portmask2	rtl8370_asicdrv_lut.h	/^	uint16 	portmask2:8;$/;"	m	struct:fdb_ipmulticast_st
portmask2	rtl8370_asicdrv_lut.h	/^	uint16 	portmask2:8;$/;"	m	struct:fdb_l2multicast_st
position	rtl8370_vb.h	/^			rtk_uint32 position;$/;"	m	struct:__anon1::__anon2::rtk_cpu_tag_position_para
pppoe_igmp_trap	rtl8370_asicdrv_igmp.h	/^    uint16 pppoe_igmp_trap:2;$/;"	m	struct:rtl8370_igmp_s
pppoe_mld_trap	rtl8370_asicdrv_igmp.h	/^    uint16 pppoe_mld_trap:2;$/;"	m	struct:rtl8370_igmp_s
pri	rtk_api.h	/^    rtk_filter_value_t pri;$/;"	m	struct:rtk_filter_tag_s
pri	rtl8370_asicdrv_acl.h	/^    uint32 pri;$/;"	m	struct:__anon27
pri2qid	rtl8370_vb.h	/^			rtk_qos_pri2queue_t pri2qid; \/* struct rtk_qos_pri2queue_s *\/$/;"	m	struct:__anon1::__anon2::rtk_qos_pri_map_para
pri2queue	rtk_api.h	/^    uint32 pri2queue[RTK_MAX_NUM_OF_PRIORITY];$/;"	m	struct:rtk_qos_pri2queue_s
priDec	rtl8370_vb.h	/^			rtk_priority_select_t priDec; \/* struct rtk_priority_select_s *\/$/;"	m	struct:__anon1::__anon2::rtk_qos_pri_sel_para
pri_1	rtl8370_asicdrv_acl.h	/^    uint16 pri_1:1;$/;"	m	struct:__anon37
pri_2	rtl8370_asicdrv_acl.h	/^    uint16 pri_2:2;$/;"	m	struct:__anon37
priority	rtk_api.h	/^    uint32 priority;$/;"	m	struct:rtk_svlan_memberCfg_s
priority	rtl8370_asicdrv_vlan.h	/^    uint32 priority;$/;"	m	struct:__anon24
priority	rtl8370_vb.h	/^			rtk_pri_t priority;$/;"	m	struct:__anon1::__anon2::rtk_vlan_based_pri_para
priority	rtl8370_vb.h	/^			rtk_pri_t priority;$/;"	m	struct:__anon1::__anon2::rtk_vlan_pvid_para
proto	rtl8370_asicdrv_acl.h	/^    uint32 proto;$/;"	m	struct:__anon28
proto_type	rtk_api.h	/^    uint32                         proto_type;$/;"	m	struct:rtk_vlan_protoAndPortInfo_s
proto_type	rtl8370_vb.h	/^			rtk_vlan_proto_type_t proto_type;$/;"	m	struct:__anon1::__anon2::rtk_vlan_ppbased_vlan_para
protocol	rtk_api.h	/^        rtk_filter_value_t   protocol;$/;"	m	union:rtk_filter_field::__anon14
psh	rtk_api.h	/^    rtk_filter_flag_t psh;$/;"	m	struct:__anon13
psh	rtl8370_asicdrv_acl.h	/^    uint32 psh;$/;"	m	struct:__anon30
pvid	rtl8370_vb.h	/^			rtk_vlan_t pvid;$/;"	m	struct:__anon1::__anon2::rtk_vlan_pvid_para
qos	rtl8370_vb.h	/^		} qos;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_qos_para
qos_dot1p_pri_remap	rtl8370_vb.h	/^		} qos_dot1p_pri_remap;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_qos_dot1p_pri_remap_para
qos_dot1p_remark	rtl8370_vb.h	/^		} qos_dot1p_remark;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_qos_dot1p_remark_para
qos_dot1p_remark_en	rtl8370_vb.h	/^		} qos_dot1p_remark_en;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_qos_dot1p_remark_en_para
qos_dscp_pri_remap	rtl8370_vb.h	/^		} qos_dscp_pri_remap;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_qos_dscp_pri_remap_para
qos_dscp_remark	rtl8370_vb.h	/^		} qos_dscp_remark;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_qos_dscp_remark_para
qos_dscp_remark_en	rtl8370_vb.h	/^		} qos_dscp_remark_en;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_qos_dscp_remark_en_para
qos_port_pri	rtl8370_vb.h	/^		} qos_port_pri;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_qos_port_pri_para
qos_pri_map	rtl8370_vb.h	/^		} qos_pri_map;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_qos_pri_map_para
qos_pri_sel	rtl8370_vb.h	/^		} qos_pri_sel;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_qos_pri_sel_para
qos_que_num	rtl8370_vb.h	/^		} qos_que_num;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_qos_que_num_para
qos_sche_que	rtl8370_vb.h	/^		} qos_sche_que;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_qos_sche_que_para
queue	rtl8370_vb.h	/^			rtk_qid_t queue;$/;"	m	struct:__anon1::__anon2::rtk_rate_egr_qbw_en_para
queue	rtl8370_vb.h	/^			rtk_qid_t queue;$/;"	m	struct:__anon1::__anon2::rtk_rate_egr_qbw_para
queue_num	rtl8370_vb.h	/^			rtk_queue_num_t queue_num;$/;"	m	struct:__anon1::__anon2::rtk_qos_para
queue_num	rtl8370_vb.h	/^			rtk_queue_num_t queue_num;$/;"	m	struct:__anon1::__anon2::rtk_qos_pri_map_para
queue_num	rtl8370_vb.h	/^			rtk_queue_num_t queue_num;$/;"	m	struct:__anon1::__anon2::rtk_qos_que_num_para
qweights	rtl8370_vb.h	/^			rtk_qos_queue_weights_t qweights; \/* struct rtk_qos_queue_weights_s *\/$/;"	m	struct:__anon1::__anon2::rtk_qos_sche_que_para
rangeEnd	rtk_api.h	/^    rtk_filter_ip6_addr_t rangeEnd;$/;"	m	struct:__anon11
rangeEnd	rtk_api.h	/^    rtk_mac_t rangeEnd;$/;"	m	struct:__anon8
rangeEnd	rtk_api.h	/^    uint32 rangeEnd;		$/;"	m	struct:__anon7
rangeEnd	rtk_api.h	/^    uint32 rangeEnd;$/;"	m	struct:rtk_filter_value_s
rangeStart	rtk_api.h	/^    rtk_filter_ip6_addr_t rangeStart;$/;"	m	struct:__anon11
rangeStart	rtk_api.h	/^    rtk_mac_t rangeStart;$/;"	m	struct:__anon8
rangeStart	rtk_api.h	/^    uint32 rangeStart;$/;"	m	struct:__anon7
rangeStart	rtk_api.h	/^    uint32 rangeStart;$/;"	m	struct:rtk_filter_value_s
rate	rtl8370_vb.h	/^			rtk_rate_t rate;$/;"	m	struct:__anon1::__anon2::rtk_rate_egr_bw_para
rate	rtl8370_vb.h	/^			rtk_rate_t rate;$/;"	m	struct:__anon1::__anon2::rtk_rate_igr_bw_para
rate	rtl8370_vb.h	/^			rtk_rate_t rate;$/;"	m	struct:__anon1::__anon2::rtk_rate_sharemeter_para
rate	rtl8370_vb.h	/^			rtk_rate_t rate;$/;"	m	struct:__anon1::__anon2::rtk_storm_ctrl_rate_para
rate_egr_bw	rtl8370_vb.h	/^		} rate_egr_bw;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_rate_egr_bw_para
rate_egr_qbw	rtl8370_vb.h	/^		} rate_egr_qbw;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_rate_egr_qbw_para
rate_egr_qbw_en	rtl8370_vb.h	/^		} rate_egr_qbw_en;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_rate_egr_qbw_en_para
rate_igr_bw	rtl8370_vb.h	/^		} rate_igr_bw;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_rate_igr_bw_para
rate_sharemeter	rtl8370_vb.h	/^		} rate_sharemeter;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_rate_sharemeter_para
ref	rtl8370_vb.h	/^			rtk_svlan_pri_ref_t ref;$/;"	m	struct:__anon1::__anon2::rtk_svlan_pri_ref_para
reg	rtl8370_vb.h	/^			rtk_port_phy_reg_t reg;$/;"	m	struct:__anon1::__anon2::rtk_port_phy_reg_para
reg_addr	rtl8370_vb.h	/^			unsigned int reg_addr;$/;"	m	struct:__anon1::__anon2::mdio_para
relayCtag	rtk_api.h	/^        rtk_filter_tag_t       relayCtag;$/;"	m	union:rtk_filter_field::__anon14
reserve1	rtl8370_asicdrv_port.h	/^    uint16 reserve1:1;$/;"	m	struct:rtl8370_port_ability_s
reserve1	rtl8370_asicdrv_port.h	/^    uint16 reserve1:1;$/;"	m	struct:rtl8370_port_status_s
reserve2	rtl8370_asicdrv_port.h	/^    uint16 reserve2:4;$/;"	m	struct:rtl8370_port_status_s
reserve3	rtl8370_asicdrv_port.h	/^    uint16 reserve3:3;$/;"	m	struct:rtl8370_port_ability_s
reserved	rtl8370_asicdrv_acl.h	/^    uint16 reserved:4;$/;"	m	struct:__anon25
reserved	rtl8370_asicdrv_eee.h	/^	uint16 reserved:10;$/;"	m	struct:rtl8370_eee_status_s
reserved	rtl8370_asicdrv_igmp.h	/^    uint16 reserved:2;    $/;"	m	struct:rtl8370_igmp_s
reserved	rtl8370_asicdrv_rma.h	/^    uint16 reserved:7;$/;"	m	struct:rtl8370_rma_s
reserved	rtl8370_asicdrv_svlan.h	/^    uint16 reserved:10;$/;"	m	struct:rtl8370_svlan_c2s_smi_s
reserved	rtl8370_asicdrv_svlan.h	/^    uint16 reserved:1;$/;"	m	struct:rtl8370_svlan_memconf_smi_s
reserved	rtl8370_asicdrv_svlan.h	/^    uint16 reserved:3;$/;"	m	struct:rtl8370_svlan_s2c_smi_s
reserved	rtl8370_asicdrv_svlan.h	/^    uint16 reserved:8;$/;"	m	struct:rtl8370_svlan_mc2s_smi_s
reserved1	rtl8370_asicdrv_lut.h	/^    uint16 	reserved1:1;$/;"	m	struct:fdb_maclearn_st
reserved1	rtl8370_asicdrv_lut.h	/^    uint16 	reserved1:8;$/;"	m	struct:fdb_l2multicast_st
reserved1	rtl8370_asicdrv_lut.h	/^    uint16  reserved1:2;$/;"	m	struct:fdb_ipmulticast_st
reserved1	rtl8370_asicdrv_vlan.h	/^	uint16	reserved1:2;$/;"	m	struct:VLANCONFIGSMI
reserved1	rtl8370_asicdrv_vlan.h	/^	uint16	reserved1:2;$/;"	m	struct:VLANTABLE
reserved2	rtl8370_asicdrv_lut.h	/^    uint16 	reserved2:15;$/;"	m	struct:fdb_l2multicast_st
reserved2	rtl8370_asicdrv_lut.h	/^    uint16 	reserved2:3;$/;"	m	struct:fdb_ipmulticast_st
reserved2	rtl8370_asicdrv_lut.h	/^    uint16 	reserved2:8;$/;"	m	struct:fdb_maclearn_st
reserved2	rtl8370_asicdrv_svlan.h	/^    uint16 reserved2:3;$/;"	m	struct:rtl8370_svlan_c2s_smi_s
reserved2	rtl8370_asicdrv_vlan.h	/^	uint16  reserved2:3;$/;"	m	struct:VLANCONFIGSMI
reserved3	rtk_api.h	/^    uint32 reserved3; $/;"	m	struct:rtk_svlan_memberCfg_s
reserved3	rtl8370_asicdrv_lut.h	/^    uint16 	reserved3:8;$/;"	m	struct:fdb_ipmulticast_st
reserved3	rtl8370_asicdrv_lut.h	/^    uint16 	reserved3:8;$/;"	m	struct:fdb_maclearn_st
reserved4	rtk_api.h	/^    uint32 reserved4;   $/;"	m	struct:rtk_svlan_memberCfg_s
reserved4	rtl8370_asicdrv_lut.h	/^    uint16 	reserved4:15;$/;"	m	struct:fdb_ipmulticast_st
reserved4	rtl8370_asicdrv_lut.h	/^    uint16 	reserved4:15;$/;"	m	struct:fdb_maclearn_st
ret	rtl8370_vb.h	/^	int ret;$/;"	m	struct:__anon1
ret_t	rtk_types.h	/^typedef int16                   ret_t;$/;"	t
ret_t	rtk_types.h	/^typedef int32                   ret_t;$/;"	t
rst	rtk_api.h	/^    rtk_filter_flag_t rst;$/;"	m	struct:__anon13
rst	rtl8370_asicdrv_acl.h	/^    uint32 rst;$/;"	m	struct:__anon30
rt_error_code_e	rtk_error.h	/^typedef enum rt_error_code_e$/;"	g
rt_error_code_t	rtk_error.h	/^} rt_error_code_t;$/;"	t	typeref:enum:rt_error_code_e
rtct_result_s	rtl8370_asicdrv_port.h	/^typedef struct rtct_result_s$/;"	s
rtk_acl_cfg_para	rtl8370_vb.h	/^		struct rtk_acl_cfg_para {$/;"	s	union:__anon1::__anon2
rtk_acl_field_para	rtl8370_vb.h	/^		struct rtk_acl_field_para {$/;"	s	union:__anon1::__anon2
rtk_acl_state_para	rtl8370_vb.h	/^		struct rtk_acl_state_para {$/;"	s	union:__anon1::__anon2
rtk_acl_umaction_para	rtl8370_vb.h	/^		struct rtk_acl_umaction_para {$/;"	s	union:__anon1::__anon2
rtk_aldp_enable_get	rtk_api.c	/^rtk_api_ret_t rtk_aldp_enable_get(rtk_data_t *pEnable)$/;"	f
rtk_aldp_enable_set	rtk_api.c	/^rtk_api_ret_t rtk_aldp_enable_set(rtk_enable_t enable)$/;"	f
rtk_aldp_init	rtk_api.c	/^rtk_api_ret_t rtk_aldp_init(void)$/;"	f
rtk_api_ret_t	rtk_types.h	/^typedef int16                   rtk_api_ret_t;$/;"	t
rtk_api_ret_t	rtk_types.h	/^typedef int32                   rtk_api_ret_t;$/;"	t
rtk_cpu_enable_get	rtk_api.c	/^rtk_api_ret_t rtk_cpu_enable_get(rtk_data_t *pEnable)$/;"	f
rtk_cpu_enable_set	rtk_api.c	/^rtk_api_ret_t rtk_cpu_enable_set(rtk_enable_t enable)$/;"	f
rtk_cpu_insert_e	rtk_api.h	/^typedef enum rtk_cpu_insert_e$/;"	g
rtk_cpu_insert_t	rtk_api.h	/^}rtk_cpu_insert_t;$/;"	t	typeref:enum:rtk_cpu_insert_e
rtk_cpu_position_e	rtk_api.h	/^typedef enum rtk_cpu_position_e$/;"	g
rtk_cpu_position_t	rtk_api.h	/^}rtk_cpu_position_t;$/;"	t	typeref:enum:rtk_cpu_position_e
rtk_cpu_tagPort_get	rtk_api.c	/^rtk_api_ret_t rtk_cpu_tagPort_get(rtk_port_t *pPort, rtk_data_t *pMode)$/;"	f
rtk_cpu_tagPort_set	rtk_api.c	/^rtk_api_ret_t rtk_cpu_tagPort_set(rtk_port_t port, rtk_cpu_insert_t mode)$/;"	f
rtk_cpu_tag_para	rtl8370_vb.h	/^		struct rtk_cpu_tag_para {$/;"	s	union:__anon1::__anon2
rtk_cpu_tag_port_para	rtl8370_vb.h	/^		struct rtk_cpu_tag_port_para {$/;"	s	union:__anon1::__anon2
rtk_cpu_tag_position_para	rtl8370_vb.h	/^		struct rtk_cpu_tag_position_para {$/;"	s	union:__anon1::__anon2
rtk_data_t	rtk_api.h	/^typedef uint32  rtk_data_t; $/;"	t
rtk_dot1x_auth_status_e	rtk_api.h	/^typedef enum rtk_dot1x_auth_status_e$/;"	g
rtk_dot1x_auth_status_t	rtk_api.h	/^} rtk_dot1x_auth_status_t;$/;"	t	typeref:enum:rtk_dot1x_auth_status_e
rtk_dot1x_direction_e	rtk_api.h	/^typedef enum rtk_dot1x_direction_e$/;"	g
rtk_dot1x_direction_t	rtk_api.h	/^} rtk_dot1x_direction_t;$/;"	t	typeref:enum:rtk_dot1x_direction_e
rtk_dot1x_eapolFrame2CpuEnable_get	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_eapolFrame2CpuEnable_get(rtk_data_t *pEnable)$/;"	f
rtk_dot1x_eapolFrame2CpuEnable_set	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_eapolFrame2CpuEnable_set(rtk_enable_t enable)$/;"	f
rtk_dot1x_guestVlan2Auth_get	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_guestVlan2Auth_get(rtk_data_t *pEnable)$/;"	f
rtk_dot1x_guestVlan2Auth_set	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_guestVlan2Auth_set(rtk_enable_t enable)$/;"	f
rtk_dot1x_guestVlan_get	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_guestVlan_get(rtk_vlan_t *pVid)$/;"	f
rtk_dot1x_guestVlan_set	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_guestVlan_set(rtk_vlan_t vid)$/;"	f
rtk_dot1x_macBasedAuthMac_add	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_macBasedAuthMac_add(rtk_port_t port, rtk_mac_t *pAuth_mac, rtk_fid_t fid)$/;"	f
rtk_dot1x_macBasedAuthMac_del	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_macBasedAuthMac_del(rtk_port_t port, rtk_mac_t *pAuth_mac, rtk_fid_t fid)$/;"	f
rtk_dot1x_macBasedDirection_get	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_macBasedDirection_get(rtk_data_t *pMac_direction)$/;"	f
rtk_dot1x_macBasedDirection_set	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_macBasedDirection_set(rtk_dot1x_direction_t mac_direction)$/;"	f
rtk_dot1x_macBasedEnable_get	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_macBasedEnable_get(rtk_port_t port, rtk_data_t *pEnable)$/;"	f
rtk_dot1x_macBasedEnable_set	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_macBasedEnable_set(rtk_port_t port, rtk_enable_t enable)$/;"	f
rtk_dot1x_portBasedAuthStatus_get	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_portBasedAuthStatus_get(rtk_port_t port, rtk_data_t *pPort_auth)$/;"	f
rtk_dot1x_portBasedAuthStatus_set	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_portBasedAuthStatus_set(rtk_port_t port, rtk_dot1x_auth_status_t port_auth)$/;"	f
rtk_dot1x_portBasedDirection_get	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_portBasedDirection_get(rtk_port_t port, rtk_data_t *pPort_direction)$/;"	f
rtk_dot1x_portBasedDirection_set	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_portBasedDirection_set(rtk_port_t port, rtk_dot1x_direction_t port_direction)$/;"	f
rtk_dot1x_portBasedEnable_get	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_portBasedEnable_get(rtk_port_t port, rtk_data_t *pEnable)$/;"	f
rtk_dot1x_portBasedEnable_set	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_portBasedEnable_set(rtk_port_t port, rtk_enable_t enable)$/;"	f
rtk_dot1x_unauthPacketOper_get	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_unauthPacketOper_get(rtk_port_t port, rtk_data_t *pUnauth_action)$/;"	f
rtk_dot1x_unauthPacketOper_set	rtk_api.c	/^rtk_api_ret_t rtk_dot1x_unauthPacketOper_set(rtk_port_t port, rtk_dot1x_unauth_action_t unauth_action)$/;"	f
rtk_dot1x_unauth_action_e	rtk_api.h	/^typedef enum rtk_dot1x_unauth_action_e$/;"	g
rtk_dot1x_unauth_action_t	rtk_api.h	/^} rtk_dot1x_unauth_action_t;$/;"	t	typeref:enum:rtk_dot1x_unauth_action_e
rtk_dscp_t	rtk_api.h	/^typedef uint32  rtk_dscp_t;         \/* dscp vlaue *\/$/;"	t
rtk_eee_init	rtk_api.c	/^rtk_api_ret_t rtk_eee_init(void)$/;"	f
rtk_eee_portEnable_get	rtk_api.c	/^rtk_api_ret_t rtk_eee_portEnable_get(rtk_port_t port, rtk_data_t *pEnable)$/;"	f
rtk_eee_portEnable_set	rtk_api.c	/^rtk_api_ret_t rtk_eee_portEnable_set(rtk_port_t port, rtk_enable_t enable)$/;"	f
rtk_eee_porten_para	rtl8370_vb.h	/^		struct rtk_eee_porten_para {$/;"	s	union:__anon1::__anon2
rtk_enable_e	rtk_api.h	/^typedef enum rtk_enable_e$/;"	g
rtk_enable_t	rtk_api.h	/^} rtk_enable_t;$/;"	t	typeref:enum:rtk_enable_e
rtk_fid_t	rtk_api.h	/^typedef uint32  rtk_fid_t;        \/* filter id type *\/$/;"	t
rtk_filter_act_enable_e	rtk_api.h	/^typedef enum rtk_filter_act_enable_e$/;"	g
rtk_filter_act_enable_t	rtk_api.h	/^} rtk_filter_act_enable_t;$/;"	t	typeref:enum:rtk_filter_act_enable_e
rtk_filter_action_t	rtk_api.h	/^} rtk_filter_action_t;$/;"	t	typeref:struct:__anon4
rtk_filter_care_tag_index_e	rtk_api.h	/^typedef enum rtk_filter_care_tag_index_e$/;"	g
rtk_filter_care_tag_index_t	rtk_api.h	/^} rtk_filter_care_tag_index_t;$/;"	t	typeref:enum:rtk_filter_care_tag_index_e
rtk_filter_care_tag_t	rtk_api.h	/^} rtk_filter_care_tag_t;$/;"	t	typeref:struct:__anon6
rtk_filter_cfg_raw_t	rtk_api.h	/^} rtk_filter_cfg_raw_t;$/;"	t	typeref:struct:__anon16
rtk_filter_cfg_t	rtk_api.h	/^} rtk_filter_cfg_t;$/;"	t	typeref:struct:__anon15
rtk_filter_data_type_e	rtk_api.c	/^typedef enum rtk_filter_data_type_e$/;"	g	file:
rtk_filter_data_type_t	rtk_api.c	/^} rtk_filter_data_type_t;$/;"	t	typeref:enum:rtk_filter_data_type_e	file:
rtk_filter_dot1as_timestamp_t	rtk_api.h	/^} rtk_filter_dot1as_timestamp_t;$/;"	t	typeref:struct:__anon3
rtk_filter_field	rtk_api.h	/^struct rtk_filter_field$/;"	s
rtk_filter_field_data_type	rtk_api.h	/^} rtk_filter_field_data_type;$/;"	t	typeref:enum:rtk_filter_field_data_type_e
rtk_filter_field_data_type_e	rtk_api.h	/^typedef enum rtk_filter_field_data_type_e$/;"	g
rtk_filter_field_raw_t	rtk_api.h	/^typedef uint32 rtk_filter_field_raw_t;$/;"	t
rtk_filter_field_t	rtk_api.h	/^typedef struct rtk_filter_field rtk_filter_field_t;$/;"	t	typeref:struct:rtk_filter_field
rtk_filter_field_type_e	rtk_api.h	/^typedef enum rtk_filter_field_type_e$/;"	g
rtk_filter_field_type_raw_e	rtk_api.h	/^typedef enum rtk_filter_field_type_raw_e$/;"	g
rtk_filter_field_type_raw_t	rtk_api.h	/^} rtk_filter_field_type_raw_t;$/;"	t	typeref:enum:rtk_filter_field_type_raw_e
rtk_filter_field_type_t	rtk_api.h	/^} rtk_filter_field_type_t;$/;"	t	typeref:enum:rtk_filter_field_type_e
rtk_filter_flag_care_type_e	rtk_api.h	/^typedef enum rtk_filter_flag_care_type_e$/;"	g
rtk_filter_flag_care_type_t	rtk_api.h	/^} rtk_filter_flag_care_type_t;$/;"	t	typeref:enum:rtk_filter_flag_care_type_e
rtk_filter_flag_t	rtk_api.h	/^} rtk_filter_flag_t;$/;"	t	typeref:struct:__anon5
rtk_filter_fwd_act_e	rtk_api.h	/^typedef enum rtk_filter_fwd_act_e$/;"	g
rtk_filter_fwd_act_t	rtk_api.h	/^} rtk_filter_fwd_act_t;$/;"	t	typeref:enum:rtk_filter_fwd_act_e
rtk_filter_id_t	rtk_api.h	/^typedef uint32  rtk_filter_id_t;    \/* filter id type *\/$/;"	t
rtk_filter_igrAcl_cfg_add	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_cfg_add(rtk_filter_id_t filter_id, rtk_filter_cfg_t* pFilter_cfg, rtk_filter_action_t* pFilter_action, rtk_filter_number_t *ruleNum)$/;"	f
rtk_filter_igrAcl_cfg_del	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_cfg_del(rtk_filter_id_t filter_id)$/;"	f
rtk_filter_igrAcl_cfg_delAll	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_cfg_delAll(void)$/;"	f
rtk_filter_igrAcl_cfg_get	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_cfg_get(rtk_filter_id_t filter_id, rtk_filter_cfg_raw_t *pFilter_cfg, rtk_filter_action_t *pAction)$/;"	f
rtk_filter_igrAcl_cfg_set	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_cfg_set(rtk_filter_id_t filter_id, rtk_filter_template_index_t template_index, rtk_filter_cfg_raw_t *pFilter_cfg, rtk_filter_action_t *pFilter_action)$/;"	f
rtk_filter_igrAcl_field_add	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_field_add(rtk_filter_cfg_t* pFilter_cfg, rtk_filter_field_t* pFilter_field)$/;"	f
rtk_filter_igrAcl_init	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_init(void)$/;"	f
rtk_filter_igrAcl_state_get	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_state_get(rtk_port_t port, rtk_filter_state_t* pState)$/;"	f
rtk_filter_igrAcl_state_set	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_state_set(rtk_port_t port, rtk_filter_state_t state)$/;"	f
rtk_filter_igrAcl_template_get	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_template_get(rtk_filter_template_t *aclTemplate)$/;"	f
rtk_filter_igrAcl_template_set	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_template_set(rtk_filter_template_t *aclTemplate)$/;"	f
rtk_filter_igrAcl_unmatchAction_get	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_unmatchAction_get(rtk_port_t port, rtk_filter_unmatch_action_t* pAction)$/;"	f
rtk_filter_igrAcl_unmatchAction_set	rtk_api.c	/^rtk_api_ret_t rtk_filter_igrAcl_unmatchAction_set(rtk_port_t port, rtk_filter_unmatch_action_t action)$/;"	f
rtk_filter_invert_e	rtk_api.h	/^typedef enum rtk_filter_invert_e$/;"	g
rtk_filter_invert_t	rtk_api.h	/^} rtk_filter_invert_t;$/;"	t	typeref:enum:rtk_filter_invert_e
rtk_filter_ip6_addr_t	rtk_api.h	/^} rtk_filter_ip6_addr_t;$/;"	t	typeref:struct:__anon10
rtk_filter_ip6_t	rtk_api.h	/^} rtk_filter_ip6_t;$/;"	t	typeref:struct:__anon11
rtk_filter_ipFlag_t	rtk_api.h	/^} rtk_filter_ipFlag_t;$/;"	t	typeref:struct:__anon9
rtk_filter_ip_t	rtk_api.h	/^} rtk_filter_ip_t;$/;"	t	typeref:struct:__anon7
rtk_filter_mac_t	rtk_api.h	/^} rtk_filter_mac_t;$/;"	t	typeref:struct:__anon8
rtk_filter_number_t	rtk_api.h	/^typedef uint32 rtk_filter_number_t;$/;"	t
rtk_filter_op_t	rtk_api.h	/^typedef uint32 rtk_filter_op_t;$/;"	t
rtk_filter_pattern_t	rtk_api.h	/^} rtk_filter_pattern_t;$/;"	t	typeref:struct:__anon12
rtk_filter_state_t	rtk_api.h	/^typedef uint32 rtk_filter_state_t;$/;"	t
rtk_filter_tag_s	rtk_api.h	/^typedef struct rtk_filter_tag_s$/;"	s
rtk_filter_tag_t	rtk_api.h	/^} rtk_filter_tag_t;$/;"	t	typeref:struct:rtk_filter_tag_s
rtk_filter_tcpFlag_t	rtk_api.h	/^} rtk_filter_tcpFlag_t;$/;"	t	typeref:struct:__anon13
rtk_filter_template_index_t	rtk_api.h	/^typedef uint32  rtk_filter_template_index_t;    $/;"	t
rtk_filter_template_t	rtk_api.h	/^} rtk_filter_template_t;$/;"	t	typeref:struct:__anon17
rtk_filter_unmatch_action_e	rtk_api.h	/^typedef enum rtk_filter_unmatch_action_e$/;"	g
rtk_filter_unmatch_action_t	rtk_api.h	/^typedef uint32 rtk_filter_unmatch_action_t;$/;"	t
rtk_filter_unmatch_action_type_t	rtk_api.h	/^} rtk_filter_unmatch_action_type_t;$/;"	t	typeref:enum:rtk_filter_unmatch_action_e
rtk_filter_value_s	rtk_api.h	/^typedef struct rtk_filter_value_s$/;"	s
rtk_filter_value_t	rtk_api.h	/^} rtk_filter_value_t;$/;"	t	typeref:struct:rtk_filter_value_s
rtk_hash_method_t	rtk_api.h	/^} rtk_hash_method_t;$/;"	t	typeref:enum:rtk_l2_hash_method_e
rtk_igmp_protocol_para	rtl8370_vb.h	/^		struct rtk_igmp_protocol_para {$/;"	s	union:__anon1::__anon2
rtk_igmp_router_port_para	rtl8370_vb.h	/^		struct rtk_igmp_router_port_para {$/;"	s	union:__anon1::__anon2
rtk_igmp_state_para	rtl8370_vb.h	/^		struct rtk_igmp_state_para {$/;"	s	union:__anon1::__anon2
rtk_igmp_type_e	rtk_api.h	/^typedef enum rtk_igmp_type_e$/;"	g
rtk_igmp_type_t	rtk_api.h	/^} rtk_igmp_type_t;$/;"	t	typeref:enum:rtk_igmp_type_e
rtk_int16	rtk_types.h	/^typedef short                 rtk_int16;$/;"	t
rtk_int32	rtk_types.h	/^typedef int                   rtk_int32;$/;"	t
rtk_int64	rtk_types.h	/^typedef long long			      rtk_int64;$/;"	t
rtk_int8	rtk_types.h	/^typedef char                  rtk_int8;$/;"	t
rtk_int_advType_e	rtk_api.h	/^typedef enum rtk_int_advType_e$/;"	g
rtk_int_advType_t	rtk_api.h	/^} rtk_int_advType_t;$/;"	t	typeref:enum:rtk_int_advType_e
rtk_int_advanceInfo_get	rtk_api.c	/^ rtk_api_ret_t rtk_int_advanceInfo_get(rtk_int_advType_t adv_type, rtk_int_info_t* info)$/;"	f
rtk_int_control_get	rtk_api.c	/^rtk_api_ret_t rtk_int_control_get(rtk_int_type_t type, rtk_data_t* pEnable)$/;"	f
rtk_int_control_set	rtk_api.c	/^rtk_api_ret_t rtk_int_control_set(rtk_int_type_t type, rtk_enable_t enable)$/;"	f
rtk_int_info_t	rtk_api.h	/^typedef uint32 rtk_int_info_t;$/;"	t
rtk_int_polarity_e	rtk_api.h	/^typedef enum rtk_int_polarity_e$/;"	g
rtk_int_polarity_get	rtk_api.c	/^rtk_api_ret_t rtk_int_polarity_get(rtk_data_t *pType)$/;"	f
rtk_int_polarity_set	rtk_api.c	/^rtk_api_ret_t rtk_int_polarity_set(rtk_int_polarity_t type)$/;"	f
rtk_int_polarity_t	rtk_api.h	/^} rtk_int_polarity_t;$/;"	t	typeref:enum:rtk_int_polarity_e
rtk_int_status_get	rtk_api.c	/^rtk_api_ret_t rtk_int_status_get(rtk_int_status_t* pStatusMask)$/;"	f
rtk_int_status_s	rtk_api.h	/^typedef struct  rtk_int_status_s$/;"	s
rtk_int_status_set	rtk_api.c	/^rtk_api_ret_t rtk_int_status_set(rtk_int_status_t statusMask)$/;"	f
rtk_int_status_t	rtk_api.h	/^} rtk_int_status_t;$/;"	t	typeref:struct:rtk_int_status_s
rtk_int_type_e	rtk_api.h	/^typedef enum rtk_int_type_e$/;"	g
rtk_int_type_t	rtk_api.h	/^}rtk_int_type_t;$/;"	t	typeref:enum:rtk_int_type_e
rtk_ipaddr_t	rtk_api.h	/^typedef uint32 rtk_ipaddr_t;$/;"	t
rtk_l2_addr_add	rtk_api.c	/^rtk_api_ret_t rtk_l2_addr_add(rtk_mac_t *pMac, rtk_l2_ucastAddr_t *pL2_data)$/;"	f
rtk_l2_addr_del	rtk_api.c	/^rtk_api_ret_t rtk_l2_addr_del(rtk_mac_t *pMac, rtk_l2_ucastAddr_t *pL2_data)$/;"	f
rtk_l2_addr_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_addr_get(rtk_mac_t *pMac, rtk_l2_ucastAddr_t *pL2_data)$/;"	f
rtk_l2_addr_para	rtl8370_vb.h	/^		struct rtk_l2_addr_para {$/;"	s	union:__anon1::__anon2
rtk_l2_addr_table_s	rtk_api.h	/^typedef struct rtk_l2_addr_table_s$/;"	s
rtk_l2_addr_table_t	rtk_api.h	/^}rtk_l2_addr_table_t;$/;"	t	typeref:struct:rtk_l2_addr_table_s
rtk_l2_age_time_e	rtk_api.h	/^typedef enum rtk_l2_age_time_e$/;"	g
rtk_l2_age_time_t	rtk_api.h	/^} rtk_l2_age_time_t;$/;"	t	typeref:enum:rtk_l2_age_time_e
rtk_l2_agingEnable_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_agingEnable_get(rtk_port_t port, rtk_data_t *pEnable)$/;"	f
rtk_l2_agingEnable_set	rtk_api.c	/^rtk_api_ret_t rtk_l2_agingEnable_set(rtk_port_t port, rtk_enable_t enable)$/;"	f
rtk_l2_aging_en_para	rtl8370_vb.h	/^		struct rtk_l2_aging_en_para {$/;"	s	union:__anon1::__anon2
rtk_l2_aging_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_aging_get(rtk_data_t *pAging_time)$/;"	f
rtk_l2_aging_para	rtl8370_vb.h	/^		struct rtk_l2_aging_para {$/;"	s	union:__anon1::__anon2
rtk_l2_aging_set	rtk_api.c	/^rtk_api_ret_t rtk_l2_aging_set(rtk_data_t aging_time) $/;"	f
rtk_l2_entry_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_entry_get(rtk_l2_addr_table_t *pL2_entry)$/;"	f
rtk_l2_entry_para	rtl8370_vb.h	/^		struct rtk_l2_entry_para {$/;"	s	union:__anon1::__anon2
rtk_l2_floodPortMask_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_floodPortMask_get(rtk_l2_flood_type_t floood_type, rtk_portmask_t *pFlood_portmask)$/;"	f
rtk_l2_floodPortMask_set	rtk_api.c	/^rtk_api_ret_t rtk_l2_floodPortMask_set(rtk_l2_flood_type_t floood_type, rtk_portmask_t flood_portmask)$/;"	f
rtk_l2_flood_ports_para	rtl8370_vb.h	/^		struct rtk_l2_flood_ports_para {$/;"	s	union:__anon1::__anon2
rtk_l2_flood_type_e	rtk_api.h	/^typedef enum rtk_l2_flood_type_e$/;"	g
rtk_l2_flood_type_t	rtk_api.h	/^} rtk_l2_flood_type_t;$/;"	t	typeref:enum:rtk_l2_flood_type_e
rtk_l2_flushItem_t	rtk_api.h	/^typedef uint32 rtk_l2_flushItem_t;$/;"	t
rtk_l2_flushLinkDownPortAddrEnable_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_flushLinkDownPortAddrEnable_get(rtk_port_t port, rtk_data_t *pEnable)$/;"	f
rtk_l2_flushLinkDownPortAddrEnable_set	rtk_api.c	/^rtk_api_ret_t rtk_l2_flushLinkDownPortAddrEnable_set(rtk_port_t port, rtk_enable_t enable)$/;"	f
rtk_l2_flushType_e	rtk_api.h	/^typedef enum rtk_l2_flushType_e$/;"	g
rtk_l2_flushType_set	rtk_api.c	/^rtk_api_ret_t rtk_l2_flushType_set(rtk_l2_flushType_t type, rtk_vlan_t vid, rtk_l2_flushItem_t portOrTid)$/;"	f
rtk_l2_flushType_t	rtk_api.h	/^} rtk_l2_flushType_t;$/;"	t	typeref:enum:rtk_l2_flushType_e
rtk_l2_flush_lkdn_para	rtl8370_vb.h	/^		struct rtk_l2_flush_lkdn_para {$/;"	s	union:__anon1::__anon2
rtk_l2_flush_type_para	rtl8370_vb.h	/^		struct rtk_l2_flush_type_para {$/;"	s	union:__anon1::__anon2
rtk_l2_hash_method_e	rtk_api.h	/^typedef enum rtk_l2_hash_method_e$/;"	g
rtk_l2_init	rtk_api.c	/^rtk_api_ret_t rtk_l2_init(void)$/;"	f
rtk_l2_ipMcastAddrLookup_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_ipMcastAddrLookup_get(rtk_data_t *pType)$/;"	f
rtk_l2_ipMcastAddrLookup_set	rtk_api.c	/^rtk_api_ret_t rtk_l2_ipMcastAddrLookup_set(rtk_l2_lookup_type_t type)$/;"	f
rtk_l2_ipMcastAddr_add	rtk_api.c	/^rtk_api_ret_t rtk_l2_ipMcastAddr_add(ipaddr_t sip, ipaddr_t dip, rtk_portmask_t portmask)$/;"	f
rtk_l2_ipMcastAddr_del	rtk_api.c	/^rtk_api_ret_t rtk_l2_ipMcastAddr_del(ipaddr_t sip, ipaddr_t dip)$/;"	f
rtk_l2_ipMcastAddr_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_ipMcastAddr_get(ipaddr_t sip, ipaddr_t dip, rtk_portmask_t *pPortmask)$/;"	f
rtk_l2_ipmcaddr_lkup_para	rtl8370_vb.h	/^		struct rtk_l2_ipmcaddr_lkup_para {$/;"	s	union:__anon1::__anon2
rtk_l2_ipmcaddr_para	rtl8370_vb.h	/^		struct rtk_l2_ipmcaddr_para {$/;"	s	union:__anon1::__anon2
rtk_l2_learningCnt_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_learningCnt_get(rtk_port_t port, rtk_mac_cnt_t *pMac_cnt)$/;"	f
rtk_l2_limitLearnCntAction_e	rtk_api.h	/^typedef enum rtk_l2_limitLearnCntAction_e$/;"	g
rtk_l2_limitLearnCntAction_t	rtk_api.h	/^} rtk_l2_limitLearnCntAction_t;$/;"	t	typeref:enum:rtk_l2_limitLearnCntAction_e
rtk_l2_limitLearningCntAction_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_limitLearningCntAction_get(rtk_port_t port, rtk_data_t *pAction)$/;"	f
rtk_l2_limitLearningCntAction_set	rtk_api.c	/^rtk_api_ret_t rtk_l2_limitLearningCntAction_set(rtk_port_t port, rtk_l2_limitLearnCntAction_t action)$/;"	f
rtk_l2_limitLearningCnt_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_limitLearningCnt_get(rtk_port_t port, rtk_mac_cnt_t *pMac_cnt)$/;"	f
rtk_l2_limitLearningCnt_set	rtk_api.c	/^rtk_api_ret_t rtk_l2_limitLearningCnt_set(rtk_port_t port, rtk_mac_cnt_t mac_cnt)$/;"	f
rtk_l2_localPktPermit_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_localPktPermit_get(rtk_port_t port, rtk_data_t *pPermit)$/;"	f
rtk_l2_localPktPermit_set	rtk_api.c	/^rtk_api_ret_t rtk_l2_localPktPermit_set(rtk_port_t port, rtk_enable_t permit)$/;"	f
rtk_l2_localpkt_pmt_para	rtl8370_vb.h	/^		struct rtk_l2_localpkt_pmt_para {$/;"	s	union:__anon1::__anon2
rtk_l2_lookup_type_e	rtk_api.h	/^typedef enum rtk_l2_lookup_type_e$/;"	g
rtk_l2_lookup_type_t	rtk_api.h	/^} rtk_l2_lookup_type_t;$/;"	t	typeref:enum:rtk_l2_lookup_type_e
rtk_l2_lrn_action_para	rtl8370_vb.h	/^		struct rtk_l2_lrn_action_para {$/;"	s	union:__anon1::__anon2
rtk_l2_lrn_cnt_para	rtl8370_vb.h	/^		struct rtk_l2_lrn_cnt_para {$/;"	s	union:__anon1::__anon2
rtk_l2_lrn_lmt_para	rtl8370_vb.h	/^		struct rtk_l2_lrn_lmt_para {$/;"	s	union:__anon1::__anon2
rtk_l2_mcaddr_para	rtl8370_vb.h	/^		struct rtk_l2_mcaddr_para {$/;"	s	union:__anon1::__anon2
rtk_l2_mcastAddr_add	rtk_api.c	/^rtk_api_ret_t rtk_l2_mcastAddr_add(rtk_mac_t *pMac, rtk_fid_t fid, rtk_portmask_t portmask)$/;"	f
rtk_l2_mcastAddr_del	rtk_api.c	/^rtk_api_ret_t rtk_l2_mcastAddr_del(rtk_mac_t *pMac, rtk_fid_t fid)$/;"	f
rtk_l2_mcastAddr_get	rtk_api.c	/^rtk_api_ret_t rtk_l2_mcastAddr_get(rtk_mac_t *pMac, rtk_fid_t fid, rtk_portmask_t *pPortmask)$/;"	f
rtk_l2_ucastAddr_s	rtk_api.h	/^typedef struct rtk_l2_ucastAddr_s$/;"	s
rtk_l2_ucastAddr_t	rtk_api.h	/^}rtk_l2_ucastAddr_t;$/;"	t	typeref:struct:rtk_l2_ucastAddr_s
rtk_leaky_portIsolation_get	rtk_api.c	/^rtk_api_ret_t rtk_leaky_portIsolation_get(rtk_leaky_type_t type, rtk_data_t *pEnable)$/;"	f
rtk_leaky_portIsolation_set	rtk_api.c	/^rtk_api_ret_t rtk_leaky_portIsolation_set(rtk_leaky_type_t type, rtk_enable_t enable)$/;"	f
rtk_leaky_type_e	rtk_api.h	/^typedef enum rtk_leaky_type_e$/;"	g
rtk_leaky_type_t	rtk_api.h	/^}rtk_leaky_type_t;$/;"	t	typeref:enum:rtk_leaky_type_e
rtk_leaky_vlan_get	rtk_api.c	/^ rtk_api_ret_t rtk_leaky_vlan_get(rtk_leaky_type_t type, rtk_data_t *pEnable)$/;"	f
rtk_leaky_vlan_set	rtk_api.c	/^rtk_api_ret_t rtk_leaky_vlan_set(rtk_leaky_type_t type, rtk_enable_t enable)$/;"	f
rtk_led_active_e	rtk_api.h	/^typedef enum rtk_led_active_e$/;"	g
rtk_led_active_t	rtk_api.h	/^}rtk_led_active_t;$/;"	t	typeref:enum:rtk_led_active_e
rtk_led_blinkRate_get	rtk_api.c	/^rtk_api_ret_t rtk_led_blinkRate_get(rtk_data_t *pBlinkRate)$/;"	f
rtk_led_blinkRate_set	rtk_api.c	/^rtk_api_ret_t rtk_led_blinkRate_set(rtk_led_blink_rate_t blinkRate)$/;"	f
rtk_led_blink_rate_e	rtk_api.h	/^typedef enum rtk_led_blink_rate_e$/;"	g
rtk_led_blink_rate_t	rtk_api.h	/^}rtk_led_blink_rate_t;$/;"	t	typeref:enum:rtk_led_blink_rate_e
rtk_led_config_e	rtk_api.h	/^typedef enum rtk_led_config_e$/;"	g
rtk_led_congig_t	rtk_api.h	/^}rtk_led_congig_t;$/;"	t	typeref:enum:rtk_led_config_e
rtk_led_enable_get	rtk_api.c	/^rtk_api_ret_t rtk_led_enable_get(rtk_led_group_t group, rtk_portmask_t *pPortmask)$/;"	f
rtk_led_enable_set	rtk_api.c	/^rtk_api_ret_t rtk_led_enable_set(rtk_led_group_t group, rtk_portmask_t portmask)$/;"	f
rtk_led_force_mode_e	rtk_api.h	/^typedef enum rtk_led_force_mode_e$/;"	g
rtk_led_force_mode_t	rtk_api.h	/^}rtk_led_force_mode_t;$/;"	t	typeref:enum:rtk_led_force_mode_e
rtk_led_groupConfig_get	rtk_api.c	/^rtk_api_ret_t rtk_led_groupConfig_get(rtk_led_group_t group, rtk_data_t *pConfig)$/;"	f
rtk_led_groupConfig_set	rtk_api.c	/^rtk_api_ret_t rtk_led_groupConfig_set(rtk_led_group_t group, rtk_led_congig_t config)$/;"	f
rtk_led_group_e	rtk_api.h	/^typedef enum rtk_led_group_e$/;"	g
rtk_led_group_t	rtk_api.h	/^}rtk_led_group_t;    $/;"	t	typeref:enum:rtk_led_group_e
rtk_led_modeForce_get	rtk_api.c	/^rtk_api_ret_t rtk_led_modeForce_get(rtk_led_group_t group, rtk_data_t *pMode)$/;"	f
rtk_led_modeForce_set	rtk_api.c	/^rtk_api_ret_t rtk_led_modeForce_set(rtk_led_group_t group, rtk_led_force_mode_t mode)$/;"	f
rtk_led_mode_e	rtk_api.h	/^typedef enum rtk_led_mode_e$/;"	g
rtk_led_mode_get	rtk_api.c	/^rtk_api_ret_t rtk_led_mode_get(rtk_data_t *pMode)$/;"	f
rtk_led_mode_set	rtk_api.c	/^rtk_api_ret_t rtk_led_mode_set(rtk_led_mode_t mode)$/;"	f
rtk_led_mode_t	rtk_api.h	/^}rtk_led_mode_t;    $/;"	t	typeref:enum:rtk_led_mode_e
rtk_led_operation_e	rtk_api.h	/^typedef enum rtk_led_operation_e$/;"	g
rtk_led_operation_get	rtk_api.c	/^rtk_api_ret_t rtk_led_operation_get(rtk_data_t *pMode)$/;"	f
rtk_led_operation_set	rtk_api.c	/^rtk_api_ret_t rtk_led_operation_set(rtk_led_operation_t mode)$/;"	f
rtk_led_operation_t	rtk_api.h	/^}rtk_led_operation_t;$/;"	t	typeref:enum:rtk_led_operation_e
rtk_led_serialMode_get	rtk_api.c	/^rtk_api_ret_t rtk_led_serialMode_get(rtk_data_t *pActive)$/;"	f
rtk_led_serialMode_set	rtk_api.c	/^rtk_api_ret_t rtk_led_serialMode_set(rtk_led_active_t active)$/;"	f
rtk_mac_cnt_t	rtk_api.h	/^typedef uint32  rtk_mac_cnt_t;     \/* meter id type  *\/$/;"	t
rtk_mac_s	rtk_api.h	/^typedef struct  rtk_mac_s$/;"	s
rtk_mac_t	rtk_api.h	/^} rtk_mac_t;$/;"	t	typeref:struct:rtk_mac_s
rtk_mcast_type_e	rtk_api.h	/^typedef enum rtk_mcast_type_e$/;"	g
rtk_mcast_type_t	rtk_api.h	/^} rtk_mcast_type_t;$/;"	t	typeref:enum:rtk_mcast_type_e
rtk_meter_id_t	rtk_api.h	/^typedef uint32  rtk_meter_id_t;     \/* meter id type  *\/$/;"	t
rtk_mirror_portBased_get	rtk_api.c	/^rtk_api_ret_t rtk_mirror_portBased_get(rtk_port_t* pMirroring_port, rtk_portmask_t *pMirrored_rx_portmask, rtk_portmask_t *pMirrored_tx_portmask)$/;"	f
rtk_mirror_portBased_set	rtk_api.c	/^rtk_api_ret_t rtk_mirror_portBased_set(rtk_port_t mirroring_port, rtk_portmask_t *pMirrored_rx_portmask, rtk_portmask_t *pMirrored_tx_portmask)$/;"	f
rtk_mirror_portIso_get	rtk_api.c	/^rtk_api_ret_t rtk_mirror_portIso_get(rtk_data_t *pEnable)$/;"	f
rtk_mirror_portIso_set	rtk_api.c	/^rtk_api_ret_t rtk_mirror_portIso_set(rtk_enable_t enable)$/;"	f
rtk_mirror_portbased_para	rtl8370_vb.h	/^		struct rtk_mirror_portbased_para {$/;"	s	union:__anon1::__anon2
rtk_mirror_portiso_para	rtl8370_vb.h	/^		struct rtk_mirror_portiso_para {$/;"	s	union:__anon1::__anon2
rtk_mode_e	rtk_api.h	/^typedef enum rtk_mode_e$/;"	g
rtk_mode_ext_e	rtk_api.h	/^typedef enum rtk_mode_ext_e$/;"	g
rtk_mode_ext_t	rtk_api.h	/^} rtk_mode_ext_t;$/;"	t	typeref:enum:rtk_mode_ext_e
rtk_mode_t	rtk_api.h	/^} rtk_mode_t;$/;"	t	typeref:enum:rtk_mode_e
rtk_port_adminEnable_get	rtk_api.c	/^rtk_api_ret_t rtk_port_adminEnable_get(rtk_port_t port, rtk_data_t *pEnable)$/;"	f
rtk_port_adminEnable_set	rtk_api.c	/^rtk_api_ret_t rtk_port_adminEnable_set(rtk_port_t port, rtk_enable_t enable)$/;"	f
rtk_port_admin_state_para	rtl8370_vb.h	/^		struct rtk_port_admin_state_para {$/;"	s	union:__anon1::__anon2
rtk_port_backpressureEnable_get	rtk_api.c	/^rtk_api_ret_t rtk_port_backpressureEnable_get(rtk_port_t port, rtk_data_t *pEnable)$/;"	f
rtk_port_backpressureEnable_set	rtk_api.c	/^rtk_api_ret_t rtk_port_backpressureEnable_set(rtk_port_t port, rtk_enable_t enable)$/;"	f
rtk_port_duplex_e	rtk_api.h	/^typedef enum rtk_port_duplex_e$/;"	g
rtk_port_duplex_t	rtk_api.h	/^} rtk_port_duplex_t;$/;"	t	typeref:enum:rtk_port_duplex_e
rtk_port_efid_get	rtk_api.c	/^rtk_api_ret_t rtk_port_efid_get(rtk_port_t port, rtk_data_t *pEfid)$/;"	f
rtk_port_efid_set	rtk_api.c	/^rtk_api_ret_t rtk_port_efid_set(rtk_port_t port, rtk_data_t efid)$/;"	f
rtk_port_enable_all_para	rtl8370_vb.h	/^		struct rtk_port_enable_all_para {$/;"	s	union:__anon1::__anon2
rtk_port_isolation_get	rtk_api.c	/^rtk_api_ret_t rtk_port_isolation_get(rtk_port_t port, rtk_portmask_t *pPortmask)$/;"	f
rtk_port_isolation_para	rtl8370_vb.h	/^		struct rtk_port_isolation_para {$/;"	s	union:__anon1::__anon2
rtk_port_isolation_set	rtk_api.c	/^rtk_api_ret_t rtk_port_isolation_set(rtk_port_t port, rtk_portmask_t portmask)$/;"	f
rtk_port_linkStatus_e	rtk_api.h	/^typedef enum rtk_port_linkStatus_e$/;"	g
rtk_port_linkStatus_t	rtk_api.h	/^} rtk_port_linkStatus_t;$/;"	t	typeref:enum:rtk_port_linkStatus_e
rtk_port_macForceLinkExt0_get	rtk_api.c	/^rtk_api_ret_t rtk_port_macForceLinkExt0_get(rtk_data_t *pMode, rtk_port_mac_ability_t *pPortability)$/;"	f
rtk_port_macForceLinkExt0_set	rtk_api.c	/^rtk_api_ret_t rtk_port_macForceLinkExt0_set(rtk_mode_ext_t mode, rtk_port_mac_ability_t *pPortability)$/;"	f
rtk_port_macForceLinkExt1_get	rtk_api.c	/^rtk_api_ret_t rtk_port_macForceLinkExt1_get(rtk_mode_ext_t *pMode, rtk_port_mac_ability_t *pPortability)$/;"	f
rtk_port_macForceLinkExt1_set	rtk_api.c	/^rtk_api_ret_t rtk_port_macForceLinkExt1_set(rtk_mode_ext_t mode, rtk_port_mac_ability_t *pPortability)$/;"	f
rtk_port_macForceLink_get	rtk_api.c	/^rtk_api_ret_t rtk_port_macForceLink_get(rtk_port_t port, rtk_port_mac_ability_t *pPortability)$/;"	f
rtk_port_macForceLink_set	rtk_api.c	/^rtk_api_ret_t rtk_port_macForceLink_set(rtk_port_t port, rtk_port_mac_ability_t *pPortability)$/;"	f
rtk_port_macStatus_get	rtk_api.c	/^rtk_api_ret_t rtk_port_macStatus_get(rtk_port_t port, rtk_port_mac_ability_t *pPortstatus)$/;"	f
rtk_port_mac_ability_s	rtk_api.h	/^typedef struct  rtk_port_mac_ability_s$/;"	s
rtk_port_mac_ability_t	rtk_api.h	/^}rtk_port_mac_ability_t;$/;"	t	typeref:struct:rtk_port_mac_ability_s
rtk_port_mac_force_link_ext_para	rtl8370_vb.h	/^		struct rtk_port_mac_force_link_ext_para {$/;"	s	union:__anon1::__anon2
rtk_port_mac_status_para	rtl8370_vb.h	/^		struct rtk_port_mac_status_para {$/;"	s	union:__anon1::__anon2
rtk_port_phy1000BaseTMasterSlave_set	rtk_api.c	/^rtk_api_ret_t rtk_port_phy1000BaseTMasterSlave_set(rtk_port_t port, rtk_enable_t enable, rtk_enable_t masterslave)$/;"	f
rtk_port_phyAutoNegoAbility_get	rtk_api.c	/^rtk_api_ret_t rtk_port_phyAutoNegoAbility_get(rtk_port_t port, rtk_port_phy_ability_t *pAbility)$/;"	f
rtk_port_phyAutoNegoAbility_set	rtk_api.c	/^rtk_api_ret_t rtk_port_phyAutoNegoAbility_set(rtk_port_t port, rtk_port_phy_ability_t *pAbility)$/;"	f
rtk_port_phyEnableAll_get	rtk_api.c	/^rtk_api_ret_t rtk_port_phyEnableAll_get(rtk_data_t *pEnable)$/;"	f
rtk_port_phyEnableAll_set	rtk_api.c	/^rtk_api_ret_t rtk_port_phyEnableAll_set(rtk_enable_t enable)$/;"	f
rtk_port_phyForceModeAbility_get	rtk_api.c	/^rtk_api_ret_t rtk_port_phyForceModeAbility_get(rtk_port_t port, rtk_port_phy_ability_t *pAbility)$/;"	f
rtk_port_phyForceModeAbility_set	rtk_api.c	/^rtk_api_ret_t rtk_port_phyForceModeAbility_set(rtk_port_t port, rtk_port_phy_ability_t *pAbility)$/;"	f
rtk_port_phyReg_get	rtk_api.c	/^rtk_api_ret_t rtk_port_phyReg_get(rtk_port_t port, rtk_port_phy_reg_t reg, rtk_port_phy_data_t *pData) $/;"	f
rtk_port_phyReg_set	rtk_api.c	/^rtk_api_ret_t rtk_port_phyReg_set(rtk_port_t port, rtk_port_phy_reg_t reg, rtk_port_phy_data_t regData)$/;"	f
rtk_port_phyStatus_get	rtk_api.c	/^rtk_api_ret_t rtk_port_phyStatus_get(rtk_port_t port, rtk_port_linkStatus_t *pLinkStatus, rtk_data_t *pSpeed, rtk_data_t *pDuplex)$/;"	f
rtk_port_phyTestMode_get	rtk_api.c	/^rtk_api_ret_t rtk_port_phyTestMode_get(rtk_port_t port, rtk_data_t *mode)$/;"	f
rtk_port_phyTestMode_set	rtk_api.c	/^rtk_api_ret_t rtk_port_phyTestMode_set(rtk_port_t port, rtk_port_phy_test_mode_t mode)$/;"	f
rtk_port_phy_ability_para	rtl8370_vb.h	/^		struct rtk_port_phy_ability_para {$/;"	s	union:__anon1::__anon2
rtk_port_phy_ability_s	rtk_api.h	/^typedef struct rtk_port_phy_ability_s$/;"	s
rtk_port_phy_ability_t	rtk_api.h	/^} rtk_port_phy_ability_t;$/;"	t	typeref:struct:rtk_port_phy_ability_s
rtk_port_phy_data_t	rtk_api.h	/^typedef uint32  rtk_port_phy_data_t;     \/* phy page  *\/$/;"	t
rtk_port_phy_page_t	rtk_api.h	/^typedef uint32  rtk_port_phy_page_t;     \/* phy page  *\/$/;"	t
rtk_port_phy_reg_e	rtk_api.h	/^typedef enum rtk_port_phy_reg_e  $/;"	g
rtk_port_phy_reg_para	rtl8370_vb.h	/^		struct rtk_port_phy_reg_para {$/;"	s	union:__anon1::__anon2
rtk_port_phy_reg_t	rtk_api.h	/^} rtk_port_phy_reg_t;$/;"	t	typeref:enum:rtk_port_phy_reg_e
rtk_port_phy_status_para	rtl8370_vb.h	/^		struct rtk_port_phy_status_para {$/;"	s	union:__anon1::__anon2
rtk_port_phy_test_mode_e	rtk_api.h	/^typedef enum rtk_port_phy_test_mode_e  $/;"	g
rtk_port_phy_test_mode_t	rtk_api.h	/^} rtk_port_phy_test_mode_t;$/;"	t	typeref:enum:rtk_port_phy_test_mode_e
rtk_port_rgmiiDelayExt0_get	rtk_api.c	/^rtk_api_ret_t rtk_port_rgmiiDelayExt0_get(rtk_data_t *pTxDelay, rtk_data_t *pRxDelay)$/;"	f
rtk_port_rgmiiDelayExt0_set	rtk_api.c	/^rtk_api_ret_t rtk_port_rgmiiDelayExt0_set(rtk_data_t txDelay, rtk_data_t rxDelay)$/;"	f
rtk_port_rgmiiDelayExt1_get	rtk_api.c	/^rtk_api_ret_t rtk_port_rgmiiDelayExt1_get(rtk_data_t *pTxDelay, rtk_data_t *pRxDelay)$/;"	f
rtk_port_rgmiiDelayExt1_set	rtk_api.c	/^rtk_api_ret_t rtk_port_rgmiiDelayExt1_set(rtk_data_t txDelay, rtk_data_t rxDelay)$/;"	f
rtk_port_rgmii_delay_para	rtl8370_vb.h	/^		struct rtk_port_rgmii_delay_para {$/;"	s	union:__anon1::__anon2
rtk_port_speed_e	rtk_api.h	/^typedef enum rtk_port_speed_e$/;"	g
rtk_port_speed_t	rtk_api.h	/^} rtk_port_speed_t;$/;"	t	typeref:enum:rtk_port_speed_e
rtk_port_t	rtk_api.h	/^typedef uint32  rtk_port_t;        \/* port is type *\/$/;"	t
rtk_portmask_s	rtk_api.h	/^typedef struct rtk_portmask_s$/;"	s
rtk_portmask_t	rtk_api.h	/^} rtk_portmask_t;$/;"	t	typeref:struct:rtk_portmask_s
rtk_pri_t	rtk_api.h	/^typedef uint32  rtk_pri_t;         \/* priority vlaue *\/$/;"	t
rtk_priority_select_s	rtk_api.h	/^typedef struct rtk_priority_select_s$/;"	s
rtk_priority_select_t	rtk_api.h	/^} rtk_priority_select_t;$/;"	t	typeref:struct:rtk_priority_select_s
rtk_qid_t	rtk_api.h	/^typedef uint32  rtk_qid_t;        \/* queue id type *\/$/;"	t
rtk_qos_1pPriRemap_get	rtk_api.c	/^rtk_api_ret_t rtk_qos_1pPriRemap_get(rtk_pri_t dot1p_pri, rtk_pri_t *pInt_pri)$/;"	f
rtk_qos_1pPriRemap_set	rtk_api.c	/^rtk_api_ret_t rtk_qos_1pPriRemap_set(rtk_pri_t dot1p_pri, rtk_pri_t int_pri)$/;"	f
rtk_qos_1pRemarkEnable_get	rtk_api.c	/^rtk_api_ret_t rtk_qos_1pRemarkEnable_get(rtk_port_t port, rtk_data_t *pEnable)$/;"	f
rtk_qos_1pRemarkEnable_set	rtk_api.c	/^rtk_api_ret_t rtk_qos_1pRemarkEnable_set(rtk_port_t port, rtk_enable_t enable)$/;"	f
rtk_qos_1pRemark_get	rtk_api.c	/^rtk_api_ret_t rtk_qos_1pRemark_get(rtk_pri_t int_pri, rtk_pri_t *pDot1p_pri)$/;"	f
rtk_qos_1pRemark_set	rtk_api.c	/^rtk_api_ret_t rtk_qos_1pRemark_set(rtk_pri_t int_pri, rtk_pri_t dot1p_pri)$/;"	f
rtk_qos_dot1p_pri_remap_para	rtl8370_vb.h	/^		struct rtk_qos_dot1p_pri_remap_para {$/;"	s	union:__anon1::__anon2
rtk_qos_dot1p_remark_en_para	rtl8370_vb.h	/^		struct rtk_qos_dot1p_remark_en_para {$/;"	s	union:__anon1::__anon2
rtk_qos_dot1p_remark_para	rtl8370_vb.h	/^		struct rtk_qos_dot1p_remark_para {$/;"	s	union:__anon1::__anon2
rtk_qos_dscpPriRemap_get	rtk_api.c	/^rtk_api_ret_t rtk_qos_dscpPriRemap_get(rtk_dscp_t dscp, rtk_pri_t *pInt_pri)$/;"	f
rtk_qos_dscpPriRemap_set	rtk_api.c	/^rtk_api_ret_t rtk_qos_dscpPriRemap_set(rtk_dscp_t dscp, rtk_pri_t int_pri)$/;"	f
rtk_qos_dscpRemarkEnable_get	rtk_api.c	/^rtk_api_ret_t rtk_qos_dscpRemarkEnable_get(rtk_port_t port, rtk_data_t *pEnable)$/;"	f
rtk_qos_dscpRemarkEnable_set	rtk_api.c	/^rtk_api_ret_t rtk_qos_dscpRemarkEnable_set(rtk_port_t port, rtk_enable_t enable)$/;"	f
rtk_qos_dscpRemark_get	rtk_api.c	/^rtk_api_ret_t rtk_qos_dscpRemark_get(rtk_pri_t int_pri, rtk_dscp_t *pDscp)$/;"	f
rtk_qos_dscpRemark_set	rtk_api.c	/^rtk_api_ret_t rtk_qos_dscpRemark_set(rtk_pri_t int_pri, rtk_dscp_t dscp)$/;"	f
rtk_qos_dscp_pri_remap_para	rtl8370_vb.h	/^		struct rtk_qos_dscp_pri_remap_para {$/;"	s	union:__anon1::__anon2
rtk_qos_dscp_remark_en_para	rtl8370_vb.h	/^		struct rtk_qos_dscp_remark_en_para {$/;"	s	union:__anon1::__anon2
rtk_qos_dscp_remark_para	rtl8370_vb.h	/^		struct rtk_qos_dscp_remark_para {$/;"	s	union:__anon1::__anon2
rtk_qos_init	rtk_api.c	/^rtk_api_ret_t rtk_qos_init(rtk_queue_num_t queueNum)$/;"	f
rtk_qos_para	rtl8370_vb.h	/^		struct rtk_qos_para {$/;"	s	union:__anon1::__anon2
rtk_qos_portPri_get	rtk_api.c	/^rtk_api_ret_t rtk_qos_portPri_get(rtk_port_t port, rtk_pri_t *pInt_pri)$/;"	f
rtk_qos_portPri_set	rtk_api.c	/^rtk_api_ret_t rtk_qos_portPri_set(rtk_port_t port, rtk_pri_t int_pri)$/;"	f
rtk_qos_port_pri_para	rtl8370_vb.h	/^		struct rtk_qos_port_pri_para {$/;"	s	union:__anon1::__anon2
rtk_qos_pri2queue_s	rtk_api.h	/^typedef struct rtk_qos_pri2queue_s$/;"	s
rtk_qos_pri2queue_t	rtk_api.h	/^} rtk_qos_pri2queue_t;$/;"	t	typeref:struct:rtk_qos_pri2queue_s
rtk_qos_priMap_get	rtk_api.c	/^rtk_api_ret_t rtk_qos_priMap_get(rtk_queue_num_t queue_num, rtk_qos_pri2queue_t *pPri2qid)$/;"	f
rtk_qos_priMap_set	rtk_api.c	/^rtk_api_ret_t rtk_qos_priMap_set(rtk_queue_num_t queue_num, rtk_qos_pri2queue_t *pPri2qid)$/;"	f
rtk_qos_priSel_get	rtk_api.c	/^rtk_api_ret_t rtk_qos_priSel_get(rtk_priority_select_t *pPriDec)$/;"	f
rtk_qos_priSel_set	rtk_api.c	/^rtk_api_ret_t rtk_qos_priSel_set(rtk_priority_select_t *pPriDec)$/;"	f
rtk_qos_pri_map_para	rtl8370_vb.h	/^		struct rtk_qos_pri_map_para {$/;"	s	union:__anon1::__anon2
rtk_qos_pri_sel_para	rtl8370_vb.h	/^		struct rtk_qos_pri_sel_para {$/;"	s	union:__anon1::__anon2
rtk_qos_que_num_para	rtl8370_vb.h	/^		struct rtk_qos_que_num_para {$/;"	s	union:__anon1::__anon2
rtk_qos_queueNum_get	rtk_api.c	/^rtk_api_ret_t rtk_qos_queueNum_get(rtk_port_t port, rtk_queue_num_t *pQueue_num)$/;"	f
rtk_qos_queueNum_set	rtk_api.c	/^rtk_api_ret_t rtk_qos_queueNum_set(rtk_port_t port, rtk_queue_num_t queue_num)$/;"	f
rtk_qos_queue_weights_s	rtk_api.h	/^typedef struct rtk_qos_queue_weights_s$/;"	s
rtk_qos_queue_weights_t	rtk_api.h	/^} rtk_qos_queue_weights_t;$/;"	t	typeref:struct:rtk_qos_queue_weights_s
rtk_qos_sche_que_para	rtl8370_vb.h	/^		struct rtk_qos_sche_que_para {$/;"	s	union:__anon1::__anon2
rtk_qos_schedulingQueue_get	rtk_api.c	/^rtk_api_ret_t rtk_qos_schedulingQueue_get(rtk_port_t port, rtk_qos_queue_weights_t *pQweights)$/;"	f
rtk_qos_schedulingQueue_set	rtk_api.c	/^rtk_api_ret_t rtk_qos_schedulingQueue_set(rtk_port_t port,rtk_qos_queue_weights_t *pQweights)$/;"	f
rtk_qos_scheduling_type_e	rtk_api.h	/^typedef enum rtk_qos_scheduling_type_e$/;"	g
rtk_qos_scheduling_type_t	rtk_api.h	/^} rtk_qos_scheduling_type_t;$/;"	t	typeref:enum:rtk_qos_scheduling_type_e
rtk_queue_num_t	rtk_api.h	/^typedef uint32  rtk_queue_num_t;    \/* queue number*\/$/;"	t
rtk_rate_egrBandwidthCtrlRate_get	rtk_api.c	/^rtk_api_ret_t rtk_rate_egrBandwidthCtrlRate_get(rtk_port_t port, rtk_rate_t *pRate, rtk_data_t *pIfg_include)$/;"	f
rtk_rate_egrBandwidthCtrlRate_set	rtk_api.c	/^rtk_api_ret_t rtk_rate_egrBandwidthCtrlRate_set( rtk_port_t port, rtk_rate_t rate,  rtk_enable_t ifg_include)$/;"	f
rtk_rate_egrQueueBwCtrlEnable_get	rtk_api.c	/^rtk_api_ret_t rtk_rate_egrQueueBwCtrlEnable_get(rtk_port_t port, rtk_qid_t queue, rtk_enable_t *pEnable)$/;"	f
rtk_rate_egrQueueBwCtrlEnable_set	rtk_api.c	/^rtk_api_ret_t rtk_rate_egrQueueBwCtrlEnable_set(rtk_port_t port, rtk_qid_t queue, rtk_enable_t enable)$/;"	f
rtk_rate_egrQueueBwCtrlRate_get	rtk_api.c	/^rtk_api_ret_t rtk_rate_egrQueueBwCtrlRate_get(rtk_port_t port, rtk_qid_t queue, rtk_meter_id_t *pIndex)$/;"	f
rtk_rate_egrQueueBwCtrlRate_set	rtk_api.c	/^rtk_api_ret_t rtk_rate_egrQueueBwCtrlRate_set(rtk_port_t port, rtk_qid_t queue, rtk_meter_id_t index)$/;"	f
rtk_rate_egr_bw_para	rtl8370_vb.h	/^		struct rtk_rate_egr_bw_para {$/;"	s	union:__anon1::__anon2
rtk_rate_egr_qbw_en_para	rtl8370_vb.h	/^		struct rtk_rate_egr_qbw_en_para {$/;"	s	union:__anon1::__anon2
rtk_rate_egr_qbw_para	rtl8370_vb.h	/^		struct rtk_rate_egr_qbw_para {$/;"	s	union:__anon1::__anon2
rtk_rate_igrBandwidthCtrlRate_get	rtk_api.c	/^rtk_api_ret_t rtk_rate_igrBandwidthCtrlRate_get(rtk_port_t port, rtk_rate_t *pRate, rtk_data_t *pIfg_include, rtk_data_t *pFc_enable)$/;"	f
rtk_rate_igrBandwidthCtrlRate_set	rtk_api.c	/^rtk_api_ret_t rtk_rate_igrBandwidthCtrlRate_set(rtk_port_t port, rtk_rate_t rate,  rtk_enable_t ifg_include, rtk_enable_t fc_enable)$/;"	f
rtk_rate_igr_bw_para	rtl8370_vb.h	/^		struct rtk_rate_igr_bw_para {$/;"	s	union:__anon1::__anon2
rtk_rate_shareMeter_get	rtk_api.c	/^rtk_api_ret_t rtk_rate_shareMeter_get(rtk_meter_id_t index, rtk_rate_t *pRate ,rtk_data_t *pIfg_include)$/;"	f
rtk_rate_shareMeter_set	rtk_api.c	/^rtk_api_ret_t rtk_rate_shareMeter_set(rtk_meter_id_t index, rtk_rate_t rate, rtk_enable_t ifg_include)$/;"	f
rtk_rate_sharemeter_para	rtl8370_vb.h	/^		struct rtk_rate_sharemeter_para {$/;"	s	union:__anon1::__anon2
rtk_rate_storm_group_e	rtk_api.h	/^typedef enum rtk_rate_storm_group_e$/;"	g
rtk_rate_storm_group_t	rtk_api.h	/^} rtk_rate_storm_group_t;$/;"	t	typeref:enum:rtk_rate_storm_group_e
rtk_rate_t	rtk_api.h	/^typedef uint32  rtk_rate_t;     \/* rate type  *\/$/;"	t
rtk_rldp_transmitMode_e	rtk_api.h	/^typedef enum rtk_rldp_transmitMode_e$/;"	g
rtk_rldp_transmitMode_t	rtk_api.h	/^} rtk_rldp_transmitMode_t;$/;"	t	typeref:enum:rtk_rldp_transmitMode_e
rtk_rtctResult_s	rtk_api.h	/^typedef struct rtk_rtctResult_s$/;"	s
rtk_rtctResult_t	rtk_api.h	/^} rtk_rtctResult_t;$/;"	t	typeref:struct:rtk_rtctResult_s
rtk_stat_counter_t	rtk_api.h	/^typedef rtk_u_long_t rtk_stat_counter_t;$/;"	t
rtk_stat_global_cntr_s	rtk_api.h	/^typedef struct rtk_stat_global_cntr_s$/;"	s
rtk_stat_global_cntr_t	rtk_api.h	/^}rtk_stat_global_cntr_t;$/;"	t	typeref:struct:rtk_stat_global_cntr_s
rtk_stat_global_get	rtk_api.c	/^rtk_api_ret_t rtk_stat_global_get(rtk_stat_global_type_t cntr_idx, rtk_stat_counter_t *pCntr)$/;"	f
rtk_stat_global_get	rtk_api.c	/^rtk_api_ret_t rtk_stat_global_get(rtk_stat_global_type_t cntr_idx, rtk_stat_counter_t *pCntrH, rtk_stat_counter_t *pCntrL)$/;"	f
rtk_stat_global_getAll	rtk_api.c	/^rtk_api_ret_t rtk_stat_global_getAll(rtk_stat_global_cntr_t *pGlobal_cntrs)$/;"	f
rtk_stat_global_para	rtl8370_vb.h	/^		struct rtk_stat_global_para {$/;"	s	union:__anon1::__anon2
rtk_stat_global_reset	rtk_api.c	/^rtk_api_ret_t rtk_stat_global_reset(void)$/;"	f
rtk_stat_global_type_e	rtk_api.h	/^typedef enum rtk_stat_global_type_e$/;"	g
rtk_stat_global_type_t	rtk_api.h	/^}rtk_stat_global_type_t;$/;"	t	typeref:enum:rtk_stat_global_type_e
rtk_stat_port_cntr_s	rtk_api.h	/^typedef struct rtk_stat_port_cntr_s$/;"	s
rtk_stat_port_cntr_t	rtk_api.h	/^}rtk_stat_port_cntr_t;$/;"	t	typeref:struct:rtk_stat_port_cntr_s
rtk_stat_port_get	rtk_api.c	/^rtk_api_ret_t rtk_stat_port_get(rtk_port_t port, rtk_stat_port_type_t cntr_idx, rtk_stat_counter_t *pCntr)$/;"	f
rtk_stat_port_get	rtk_api.c	/^rtk_api_ret_t rtk_stat_port_get(rtk_port_t port, rtk_stat_port_type_t cntr_idx, rtk_stat_counter_t *pCntrH, rtk_stat_counter_t *pCntrL)$/;"	f
rtk_stat_port_getAll	rtk_api.c	/^rtk_api_ret_t rtk_stat_port_getAll(rtk_port_t port, rtk_stat_port_cntr_t *pPort_cntrs)$/;"	f
rtk_stat_port_para	rtl8370_vb.h	/^		struct rtk_stat_port_para {$/;"	s	union:__anon1::__anon2
rtk_stat_port_reset	rtk_api.c	/^rtk_api_ret_t rtk_stat_port_reset(rtk_port_t port)$/;"	f
rtk_stat_port_type_e	rtk_api.h	/^typedef enum rtk_stat_port_type_e$/;"	g
rtk_stat_port_type_t	rtk_api.h	/^}rtk_stat_port_type_t;$/;"	t	typeref:enum:rtk_stat_port_type_e
rtk_stg_t	rtk_api.h	/^typedef uint32  rtk_stg_t;        \/* spanning tree instance id type *\/$/;"	t
rtk_storm_bypass_e	rtk_api.h	/^typedef enum rtk_storm_bypass_e$/;"	g
rtk_storm_bypass_get	rtk_api.c	/^rtk_api_ret_t rtk_storm_bypass_get(rtk_storm_bypass_t type, rtk_data_t *pEnable)$/;"	f
rtk_storm_bypass_para	rtl8370_vb.h	/^		struct rtk_storm_bypass_para {$/;"	s	union:__anon1::__anon2
rtk_storm_bypass_set	rtk_api.c	/^rtk_api_ret_t rtk_storm_bypass_set(rtk_storm_bypass_t type, rtk_enable_t enable)$/;"	f
rtk_storm_bypass_t	rtk_api.h	/^}rtk_storm_bypass_t;$/;"	t	typeref:enum:rtk_storm_bypass_e
rtk_storm_controlRate_get	rtk_api.c	/^rtk_api_ret_t rtk_storm_controlRate_get(rtk_port_t port, rtk_rate_storm_group_t storm_type, rtk_rate_t *pRate, rtk_data_t *pIfg_include, rtk_mode_t mode)$/;"	f
rtk_storm_controlRate_set	rtk_api.c	/^rtk_api_ret_t rtk_storm_controlRate_set(rtk_port_t port, rtk_rate_storm_group_t storm_type, rtk_rate_t rate, rtk_enable_t ifg_include, rtk_mode_t mode)$/;"	f
rtk_storm_ctrl_rate_para	rtl8370_vb.h	/^		struct rtk_storm_ctrl_rate_para {$/;"	s	union:__anon1::__anon2
rtk_stp_init	rtk_api.c	/^rtk_api_ret_t rtk_stp_init(void)$/;"	f
rtk_stp_msti_id_t	rtk_api.h	/^typedef uint32  rtk_stp_msti_id_t;     \/* MSTI ID  *\/$/;"	t
rtk_stp_mstpState_get	rtk_api.c	/^rtk_api_ret_t rtk_stp_mstpState_get(rtk_stp_msti_id_t msti, rtk_port_t port, rtk_data_t *pStp_state)$/;"	f
rtk_stp_mstpState_set	rtk_api.c	/^rtk_api_ret_t rtk_stp_mstpState_set(rtk_stp_msti_id_t msti, rtk_port_t port, rtk_stp_state_t stp_state)$/;"	f
rtk_stp_mstp_state_para	rtl8370_vb.h	/^		struct rtk_stp_mstp_state_para {$/;"	s	union:__anon1::__anon2
rtk_stp_state_e	rtk_api.h	/^typedef enum rtk_stp_state_e$/;"	g
rtk_stp_state_t	rtk_api.h	/^} rtk_stp_state_t;$/;"	t	typeref:enum:rtk_stp_state_e
rtk_svlan_c2s_add	rtk_api.c	/^rtk_api_ret_t rtk_svlan_c2s_add(rtk_vlan_t vid, rtk_port_t port, rtk_vlan_t svid)$/;"	f
rtk_svlan_c2s_del	rtk_api.c	/^rtk_api_ret_t rtk_svlan_c2s_del(rtk_vlan_t vid, rtk_port_t port)$/;"	f
rtk_svlan_c2s_get	rtk_api.c	/^rtk_api_ret_t rtk_svlan_c2s_get(rtk_vlan_t vid, rtk_port_t port, rtk_vlan_t *pSvid)$/;"	f
rtk_svlan_c2s_para	rtl8370_vb.h	/^		struct rtk_svlan_c2s_para {$/;"	s	union:__anon1::__anon2
rtk_svlan_def_svid_para	rtl8370_vb.h	/^		struct rtk_svlan_def_svid_para {$/;"	s	union:__anon1::__anon2
rtk_svlan_defaultSvlan_get	rtk_api.c	/^rtk_api_ret_t rtk_svlan_defaultSvlan_get(rtk_vlan_t *pSvid)$/;"	f
rtk_svlan_defaultSvlan_set	rtk_api.c	/^rtk_api_ret_t rtk_svlan_defaultSvlan_set(rtk_vlan_t svid)$/;"	f
rtk_svlan_index_t	rtk_api.h	/^typedef uint32 rtk_svlan_index_t;$/;"	t
rtk_svlan_init	rtk_api.c	/^rtk_api_ret_t rtk_svlan_init(void)$/;"	f
rtk_svlan_ipmc2s_add	rtk_api.c	/^rtk_api_ret_t rtk_svlan_ipmc2s_add(ipaddr_t ipmc, rtk_vlan_t svid)$/;"	f
rtk_svlan_ipmc2s_del	rtk_api.c	/^rtk_api_ret_t rtk_svlan_ipmc2s_del(ipaddr_t ipmc)$/;"	f
rtk_svlan_ipmc2s_get	rtk_api.c	/^rtk_api_ret_t rtk_svlan_ipmc2s_get(ipaddr_t ipmc, rtk_vlan_t *pSvid)$/;"	f
rtk_svlan_ipmc2s_para	rtl8370_vb.h	/^		struct rtk_svlan_ipmc2s_para {$/;"	s	union:__anon1::__anon2
rtk_svlan_l2mc2s_add	rtk_api.c	/^rtk_api_ret_t rtk_svlan_l2mc2s_add(rtk_vlan_t svid, rtk_mac_t mac)$/;"	f
rtk_svlan_l2mc2s_del	rtk_api.c	/^rtk_api_ret_t rtk_svlan_l2mc2s_del(rtk_mac_t mac)$/;"	f
rtk_svlan_l2mc2s_get	rtk_api.c	/^rtk_api_ret_t rtk_svlan_l2mc2s_get(rtk_mac_t mac, rtk_vlan_t *pSvid)$/;"	f
rtk_svlan_l2mc2s_para	rtl8370_vb.h	/^		struct rtk_svlan_l2mc2s_para {$/;"	s	union:__anon1::__anon2
rtk_svlan_mbrport_entry_para	rtl8370_vb.h	/^		struct rtk_svlan_mbrport_entry_para {$/;"	s	union:__anon1::__anon2
rtk_svlan_memberCfg_s	rtk_api.h	/^typedef struct rtk_svlan_memberCfg_s{$/;"	s
rtk_svlan_memberCfg_t	rtk_api.h	/^}rtk_svlan_memberCfg_t;$/;"	t	typeref:struct:rtk_svlan_memberCfg_s
rtk_svlan_memberPortEntry_get	rtk_api.c	/^rtk_api_ret_t rtk_svlan_memberPortEntry_get(rtk_vlan_t svid, rtk_svlan_memberCfg_t *pSvlan_cfg)$/;"	f
rtk_svlan_memberPortEntry_set	rtk_api.c	/^rtk_api_ret_t rtk_svlan_memberPortEntry_set(rtk_vlan_t svid, rtk_svlan_memberCfg_t *pSvlan_cfg)$/;"	f
rtk_svlan_pri_ref_e	rtk_api.h	/^typedef enum rtk_svlan_pri_ref_e$/;"	g
rtk_svlan_pri_ref_para	rtl8370_vb.h	/^		struct rtk_svlan_pri_ref_para {$/;"	s	union:__anon1::__anon2
rtk_svlan_pri_ref_t	rtk_api.h	/^} rtk_svlan_pri_ref_t;$/;"	t	typeref:enum:rtk_svlan_pri_ref_e
rtk_svlan_priorityRef_get	rtk_api.c	/^rtk_api_ret_t rtk_svlan_priorityRef_get(rtk_data_t *pRef)$/;"	f
rtk_svlan_priorityRef_set	rtk_api.c	/^rtk_api_ret_t rtk_svlan_priorityRef_set(rtk_svlan_pri_ref_t ref)$/;"	f
rtk_svlan_servicePort_add	rtk_api.c	/^rtk_api_ret_t rtk_svlan_servicePort_add(rtk_port_t port)$/;"	f
rtk_svlan_servicePort_del	rtk_api.c	/^rtk_api_ret_t rtk_svlan_servicePort_del(rtk_port_t port)$/;"	f
rtk_svlan_servicePort_get	rtk_api.c	/^rtk_api_ret_t rtk_svlan_servicePort_get(rtk_portmask_t *pSvlan_portmask)$/;"	f
rtk_svlan_sp2c_add	rtk_api.c	/^rtk_api_ret_t rtk_svlan_sp2c_add(rtk_vlan_t svid, rtk_port_t dst_port, rtk_vlan_t cvid)$/;"	f
rtk_svlan_sp2c_del	rtk_api.c	/^rtk_api_ret_t rtk_svlan_sp2c_del(rtk_vlan_t svid, rtk_port_t dst_port)$/;"	f
rtk_svlan_sp2c_get	rtk_api.c	/^rtk_api_ret_t rtk_svlan_sp2c_get(rtk_vlan_t svid, rtk_port_t dst_port, rtk_vlan_t *pCvid)$/;"	f
rtk_svlan_sp2c_para	rtl8370_vb.h	/^		struct rtk_svlan_sp2c_para {$/;"	s	union:__anon1::__anon2
rtk_svlan_svc_port_para	rtl8370_vb.h	/^		struct rtk_svlan_svc_port_para {$/;"	s	union:__anon1::__anon2
rtk_svlan_tpidEntry_get	rtk_api.c	/^rtk_api_ret_t rtk_svlan_tpidEntry_get(rtk_svlan_tpid_t *pSvlan_tag_id)$/;"	f
rtk_svlan_tpidEntry_set	rtk_api.c	/^rtk_api_ret_t rtk_svlan_tpidEntry_set(rtk_svlan_tpid_t svlan_tag_id)$/;"	f
rtk_svlan_tpid_para	rtl8370_vb.h	/^		struct rtk_svlan_tpid_para {$/;"	s	union:__anon1::__anon2
rtk_svlan_tpid_t	rtk_api.h	/^typedef uint32 rtk_svlan_tpid_t;$/;"	t
rtk_svlan_unmatch_act_para	rtl8370_vb.h	/^		struct rtk_svlan_unmatch_act_para {$/;"	s	union:__anon1::__anon2
rtk_switch_greenEthernet_get	rtk_api.c	/^rtk_api_ret_t rtk_switch_greenEthernet_get(rtk_data_t *pEnable)$/;"	f
rtk_switch_greenEthernet_set	rtk_api.c	/^rtk_api_ret_t rtk_switch_greenEthernet_set(rtk_enable_t enable)$/;"	f
rtk_switch_green_ethernet_para	rtl8370_vb.h	/^		struct rtk_switch_green_ethernet_para {$/;"	s	union:__anon1::__anon2
rtk_switch_init	rtk_api.c	/^rtk_api_ret_t rtk_switch_init(void)$/;"	f
rtk_switch_maxPktLen_e	rtk_api.h	/^typedef enum rtk_switch_maxPktLen_e$/;"	g
rtk_switch_maxPktLen_get	rtk_api.c	/^rtk_api_ret_t rtk_switch_maxPktLen_get(rtk_data_t *pLen)$/;"	f
rtk_switch_maxPktLen_set	rtk_api.c	/^rtk_api_ret_t rtk_switch_maxPktLen_set(rtk_switch_maxPktLen_t len)$/;"	f
rtk_switch_maxPktLen_t	rtk_api.h	/^} rtk_switch_maxPktLen_t;$/;"	t	typeref:enum:rtk_switch_maxPktLen_e
rtk_switch_max_pktlen_para	rtl8370_vb.h	/^		struct rtk_switch_max_pktlen_para {$/;"	s	union:__anon1::__anon2
rtk_trap_ethernetAv_get	rtk_api.c	/^rtk_api_ret_t rtk_trap_ethernetAv_get(rtk_data_t *pEnable)$/;"	f
rtk_trap_ethernetAv_set	rtk_api.c	/^rtk_api_ret_t rtk_trap_ethernetAv_set(rtk_enable_t enable)$/;"	f
rtk_trap_igmpCtrlPktAction_get	rtk_api.c	/^rtk_api_ret_t rtk_trap_igmpCtrlPktAction_get(rtk_igmp_type_t type, rtk_data_t *pIgmp_action)$/;"	f
rtk_trap_igmpCtrlPktAction_set	rtk_api.c	/^rtk_api_ret_t rtk_trap_igmpCtrlPktAction_set(rtk_igmp_type_t type, rtk_trap_igmp_action_t igmp_action)$/;"	f
rtk_trap_igmp_action_e	rtk_api.h	/^typedef enum rtk_trap_igmp_action_e$/;"	g
rtk_trap_igmp_action_t	rtk_api.h	/^} rtk_trap_igmp_action_t;$/;"	t	typeref:enum:rtk_trap_igmp_action_e
rtk_trap_mcast_action_e	rtk_api.h	/^typedef enum rtk_trap_mcast_action_e$/;"	g
rtk_trap_mcast_action_t	rtk_api.h	/^} rtk_trap_mcast_action_t;$/;"	t	typeref:enum:rtk_trap_mcast_action_e
rtk_trap_reason_type_e	rtk_api.h	/^typedef enum rtk_trap_reason_type_e$/;"	g
rtk_trap_reason_type_t	rtk_api.h	/^} rtk_trap_reason_type_t;$/;"	t	typeref:enum:rtk_trap_reason_type_e
rtk_trap_rmaAction_get	rtk_api.c	/^rtk_api_ret_t rtk_trap_rmaAction_get(rtk_mac_t *pRma_frame, rtk_data_t *pRma_action)$/;"	f
rtk_trap_rmaAction_set	rtk_api.c	/^rtk_api_ret_t rtk_trap_rmaAction_set(rtk_mac_t *pRma_frame, rtk_trap_rma_action_t rma_action)$/;"	f
rtk_trap_rma_action_e	rtk_api.h	/^typedef enum rtk_trap_rma_action_e$/;"	g
rtk_trap_rma_action_t	rtk_api.h	/^} rtk_trap_rma_action_t;$/;"	t	typeref:enum:rtk_trap_rma_action_e
rtk_trap_ucast_action_e	rtk_api.h	/^typedef enum rtk_trap_ucast_action_e$/;"	g
rtk_trap_ucast_action_t	rtk_api.h	/^} rtk_trap_ucast_action_t;$/;"	t	typeref:enum:rtk_trap_ucast_action_e
rtk_trap_ucast_type_e	rtk_api.h	/^typedef enum rtk_trap_ucast_type_e$/;"	g
rtk_trap_ucast_type_t	rtk_api.h	/^} rtk_trap_ucast_type_t;$/;"	t	typeref:enum:rtk_trap_ucast_type_e
rtk_trap_unknownMcastPktAction_get	rtk_api.c	/^rtk_api_ret_t rtk_trap_unknownMcastPktAction_get(rtk_port_t port, rtk_mcast_type_t type, rtk_data_t *pMcast_action)$/;"	f
rtk_trap_unknownMcastPktAction_set	rtk_api.c	/^rtk_api_ret_t rtk_trap_unknownMcastPktAction_set(rtk_port_t port, rtk_mcast_type_t type, rtk_trap_mcast_action_t mcast_action)$/;"	f
rtk_trap_unknownUnicastPktAction_get	rtk_api.c	/^rtk_api_ret_t rtk_trap_unknownUnicastPktAction_get(rtk_trap_ucast_type_t type, rtk_data_t *pUcast_action)$/;"	f
rtk_trap_unknownUnicastPktAction_set	rtk_api.c	/^rtk_api_ret_t rtk_trap_unknownUnicastPktAction_set(rtk_trap_ucast_type_t type, rtk_trap_ucast_action_t ucast_action)$/;"	f
rtk_trunk_distributionAlgorithm_get	rtk_api.c	/^rtk_api_ret_t rtk_trunk_distributionAlgorithm_get(rtk_trunk_group_t trk_gid, rtk_trunk_hashVal2Port_t *pAlgo_bitmask)$/;"	f
rtk_trunk_distributionAlgorithm_set	rtk_api.c	/^rtk_api_ret_t rtk_trunk_distributionAlgorithm_set(rtk_trunk_group_t trk_gid, rtk_trunk_hashVal2Port_t algo_bitmask)$/;"	f
rtk_trunk_group_e	rtk_api.h	/^typedef enum rtk_trunk_group_e$/;"	g
rtk_trunk_group_t	rtk_api.h	/^} rtk_trunk_group_t;$/;"	t	typeref:enum:rtk_trunk_group_e
rtk_trunk_hashVal2Port_s	rtk_api.h	/^typedef struct  rtk_trunk_hashVal2Port_s$/;"	s
rtk_trunk_hashVal2Port_t	rtk_api.h	/^} rtk_trunk_hashVal2Port_t;$/;"	t	typeref:struct:rtk_trunk_hashVal2Port_s
rtk_trunk_port_get	rtk_api.c	/^rtk_api_ret_t rtk_trunk_port_get(rtk_trunk_group_t trk_gid, rtk_portmask_t *pTrunk_member_portmask)$/;"	f
rtk_trunk_port_set	rtk_api.c	/^rtk_api_ret_t rtk_trunk_port_set(rtk_trunk_group_t trk_gid, rtk_portmask_t trunk_member_portmask)$/;"	f
rtk_trunk_qeueuEmptyStatus_get	rtk_api.c	/^rtk_api_ret_t rtk_trunk_qeueuEmptyStatus_get(rtk_portmask_t *pPortmask)$/;"	f
rtk_u_long_t	rtk_types.h	/^typedef uint32                  rtk_u_long_t;$/;"	t
rtk_u_long_t	rtk_types.h	/^typedef uint64                  rtk_u_long_t;$/;"	t
rtk_uint16	rtk_types.h	/^typedef unsigned short        rtk_uint16;$/;"	t
rtk_uint32	rtk_types.h	/^typedef unsigned int		    rtk_uint32;$/;"	t
rtk_uint64	rtk_types.h	/^typedef unsigned long long    rtk_uint64;$/;"	t
rtk_uint8	rtk_types.h	/^typedef unsigned char         rtk_uint8;$/;"	t
rtk_vlan_acceptFrameType_e	rtk_api.h	/^typedef enum rtk_vlan_acceptFrameType_e$/;"	g
rtk_vlan_acceptFrameType_t	rtk_api.h	/^} rtk_vlan_acceptFrameType_t;$/;"	t	typeref:enum:rtk_vlan_acceptFrameType_e
rtk_vlan_based_pri_para	rtl8370_vb.h	/^		struct rtk_vlan_based_pri_para {$/;"	s	union:__anon1::__anon2
rtk_vlan_get	rtk_api.c	/^rtk_api_ret_t rtk_vlan_get(rtk_vlan_t vid, rtk_portmask_t *pMbrmsk, rtk_portmask_t *pUntagmsk, rtk_fid_t *pFid)$/;"	f
rtk_vlan_init	rtk_api.c	/^rtk_api_ret_t rtk_vlan_init(void)$/;"	f
rtk_vlan_mbr_filter_para	rtl8370_vb.h	/^		struct rtk_vlan_mbr_filter_para {$/;"	s	union:__anon1::__anon2
rtk_vlan_para	rtl8370_vb.h	/^		struct rtk_vlan_para {$/;"	s	union:__anon1::__anon2
rtk_vlan_portAcceptFrameType_get	rtk_api.c	/^rtk_api_ret_t rtk_vlan_portAcceptFrameType_get(rtk_port_t port, rtk_data_t *pAccept_frame_type)$/;"	f
rtk_vlan_portAcceptFrameType_set	rtk_api.c	/^rtk_api_ret_t rtk_vlan_portAcceptFrameType_set(rtk_port_t port, rtk_vlan_acceptFrameType_t accept_frame_type)$/;"	f
rtk_vlan_portFid_get	rtk_api.c	/^rtk_api_ret_t rtk_vlan_portFid_get(rtk_port_t port, rtk_data_t *pEnable, rtk_data_t *pFid)$/;"	f
rtk_vlan_portFid_set	rtk_api.c	/^rtk_api_ret_t rtk_vlan_portFid_set(rtk_port_t port, rtk_enable_t enable, rtk_fid_t fid)$/;"	f
rtk_vlan_portIgrFilterEnable_get	rtk_api.c	/^rtk_api_ret_t rtk_vlan_portIgrFilterEnable_get(rtk_port_t port, rtk_data_t *pIgr_filter)$/;"	f
rtk_vlan_portIgrFilterEnable_set	rtk_api.c	/^rtk_api_ret_t rtk_vlan_portIgrFilterEnable_set(rtk_port_t port, rtk_enable_t igr_filter)$/;"	f
rtk_vlan_portPvid_get	rtk_api.c	/^rtk_api_ret_t rtk_vlan_portPvid_get(rtk_port_t port, rtk_vlan_t *pPvid, rtk_pri_t *pPriority)$/;"	f
rtk_vlan_portPvid_set	rtk_api.c	/^rtk_api_ret_t rtk_vlan_portPvid_set(rtk_port_t port, rtk_vlan_t pvid, rtk_pri_t priority)$/;"	f
rtk_vlan_port_aft_para	rtl8370_vb.h	/^		struct rtk_vlan_port_aft_para {$/;"	s	union:__anon1::__anon2
rtk_vlan_port_igrfilter_en_para	rtl8370_vb.h	/^		struct rtk_vlan_port_igrfilter_en_para {$/;"	s	union:__anon1::__anon2
rtk_vlan_ppbased_vlan_para	rtl8370_vb.h	/^		struct rtk_vlan_ppbased_vlan_para {$/;"	s	union:__anon1::__anon2
rtk_vlan_protoAndPortBasedVlan_add	rtk_api.c	/^rtk_api_ret_t rtk_vlan_protoAndPortBasedVlan_add(rtk_port_t port, rtk_vlan_protoAndPortInfo_t info)$/;"	f
rtk_vlan_protoAndPortBasedVlan_del	rtk_api.c	/^rtk_api_ret_t rtk_vlan_protoAndPortBasedVlan_del(rtk_port_t port, rtk_vlan_proto_type_t proto_type, rtk_vlan_protoVlan_frameType_t frame_type)$/;"	f
rtk_vlan_protoAndPortBasedVlan_delAll	rtk_api.c	/^rtk_api_ret_t rtk_vlan_protoAndPortBasedVlan_delAll(rtk_port_t port)$/;"	f
rtk_vlan_protoAndPortBasedVlan_get	rtk_api.c	/^rtk_api_ret_t rtk_vlan_protoAndPortBasedVlan_get(rtk_port_t port, rtk_vlan_proto_type_t proto_type, rtk_vlan_protoVlan_frameType_t frame_type, rtk_vlan_protoAndPortInfo_t *pInfo)$/;"	f
rtk_vlan_protoAndPortInfo_s	rtk_api.h	/^typedef struct rtk_vlan_protoAndPortInfo_s$/;"	s
rtk_vlan_protoAndPortInfo_t	rtk_api.h	/^}rtk_vlan_protoAndPortInfo_t;$/;"	t	typeref:struct:rtk_vlan_protoAndPortInfo_s
rtk_vlan_protoVlan_frameType_e	rtk_api.h	/^typedef enum rtk_vlan_protoVlan_frameType_e$/;"	g
rtk_vlan_protoVlan_frameType_t	rtk_api.h	/^} rtk_vlan_protoVlan_frameType_t;$/;"	t	typeref:enum:rtk_vlan_protoVlan_frameType_e
rtk_vlan_proto_type_t	rtk_api.h	/^typedef uint32  rtk_vlan_proto_type_t;     \/* protocol and port based VLAN protocol type  *\/$/;"	t
rtk_vlan_pvid_para	rtl8370_vb.h	/^		struct rtk_vlan_pvid_para {$/;"	s	union:__anon1::__anon2
rtk_vlan_set	rtk_api.c	/^rtk_api_ret_t rtk_vlan_set(rtk_vlan_t vid, rtk_portmask_t mbrmsk, rtk_portmask_t untagmsk, rtk_fid_t fid)$/;"	f
rtk_vlan_stg_get	rtk_api.c	/^rtk_api_ret_t rtk_vlan_stg_get(rtk_vlan_t vid, rtk_stg_t *pStg)$/;"	f
rtk_vlan_stg_para	rtl8370_vb.h	/^		struct rtk_vlan_stg_para {$/;"	s	union:__anon1::__anon2
rtk_vlan_stg_set	rtk_api.c	/^rtk_api_ret_t rtk_vlan_stg_set(rtk_vlan_t vid, rtk_stg_t stg)$/;"	f
rtk_vlan_t	rtk_api.h	/^typedef uint32  rtk_vlan_t;        \/* vlan id type *\/$/;"	t
rtk_vlan_tagMode_e	rtk_api.h	/^typedef enum rtk_vlan_tagMode_e$/;"	g
rtk_vlan_tagMode_get	rtk_api.c	/^rtk_api_ret_t rtk_vlan_tagMode_get(rtk_port_t port, rtk_data_t *pTag_mode)$/;"	f
rtk_vlan_tagMode_set	rtk_api.c	/^rtk_api_ret_t rtk_vlan_tagMode_set(rtk_port_t port, rtk_vlan_tagMode_t tag_mode)$/;"	f
rtk_vlan_tagMode_t	rtk_api.h	/^} rtk_vlan_tagMode_t;$/;"	t	typeref:enum:rtk_vlan_tagMode_e
rtk_vlan_tagmode_para	rtl8370_vb.h	/^		struct rtk_vlan_tagmode_para {$/;"	s	union:__anon1::__anon2
rtk_vlan_vlanBasedPriority_get	rtk_api.c	/^rtk_api_ret_t rtk_vlan_vlanBasedPriority_get(rtk_vlan_t vid, rtk_pri_t *pPriority)$/;"	f
rtk_vlan_vlanBasedPriority_set	rtk_api.c	/^rtk_api_ret_t rtk_vlan_vlanBasedPriority_set(rtk_vlan_t vid, rtk_pri_t priority)$/;"	f
rtl8370_accframetype	rtl8370_asicdrv_vlan.h	/^} rtl8370_accframetype;$/;"	t	typeref:enum:__anon20
rtl8370_aclFwd_t	rtl8370_asicdrv_acl.h	/^} rtl8370_aclFwd_t;$/;"	t	typeref:enum:aclFwdAct
rtl8370_acl_act_smi_t	rtl8370_asicdrv_acl.h	/^} rtl8370_acl_act_smi_t;$/;"	t	typeref:struct:__anon37
rtl8370_acl_act_t	rtl8370_asicdrv_acl.h	/^} rtl8370_acl_act_t;$/;"	t	typeref:struct:__anon38
rtl8370_acl_pattern_api_t	rtl8370_asicdrv_acl.h	/^} rtl8370_acl_pattern_api_t;$/;"	t	typeref:struct:__anon32
rtl8370_acl_pattern_smi_t	rtl8370_asicdrv_acl.h	/^} rtl8370_acl_pattern_smi_t;  $/;"	t	typeref:struct:__anon25
rtl8370_acl_pattern_t	rtl8370_asicdrv_acl.h	/^} rtl8370_acl_pattern_t;$/;"	t	typeref:struct:__anon34
rtl8370_acl_rule_smi_t	rtl8370_asicdrv_acl.h	/^} rtl8370_acl_rule_smi_t;$/;"	t	typeref:struct:__anon26
rtl8370_acl_rule_t	rtl8370_asicdrv_acl.h	/^} rtl8370_acl_rule_t;$/;"	t	typeref:struct:__anon35
rtl8370_acl_rule_union_t	rtl8370_asicdrv_acl.h	/^} rtl8370_acl_rule_union_t;$/;"	t	typeref:struct:__anon39
rtl8370_acl_template_t	rtl8370_asicdrv_acl.h	/^} rtl8370_acl_template_t;$/;"	t	typeref:struct:__anon36
rtl8370_eee_status_s	rtl8370_asicdrv_eee.h	/^typedef struct  rtl8370_eee_status_s$/;"	s
rtl8370_eee_status_t	rtl8370_asicdrv_eee.h	/^}rtl8370_eee_status_t;$/;"	t	typeref:struct:rtl8370_eee_status_s
rtl8370_egtagmode	rtl8370_asicdrv_vlan.h	/^} rtl8370_egtagmode;$/;"	t	typeref:enum:__anon21
rtl8370_fdbtb	rtl8370_asicdrv_lut.h	/^}rtl8370_fdbtb;$/;"	t	typeref:union:FDBSMITABLE
rtl8370_getAsic1xGVOpdir	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_getAsic1xGVOpdir(uint32 *enabled)$/;"	f
rtl8370_getAsic1xGuestVidx	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_getAsic1xGuestVidx(uint32 *index)$/;"	f
rtl8370_getAsic1xMBEnConfig	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_getAsic1xMBEnConfig(uint32 port,uint32 *enabled)$/;"	f
rtl8370_getAsic1xMBOpdirConfig	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_getAsic1xMBOpdirConfig(uint32 *opdir)$/;"	f
rtl8370_getAsic1xPBAuthConfig	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_getAsic1xPBAuthConfig(uint32 port,uint32 *auth)$/;"	f
rtl8370_getAsic1xPBEnConfig	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_getAsic1xPBEnConfig(uint32 port,uint32 *enabled)$/;"	f
rtl8370_getAsic1xPBOpdirConfig	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_getAsic1xPBOpdirConfig(uint32 port,uint32* opdir)$/;"	f
rtl8370_getAsic1xProcConfig	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_getAsic1xProcConfig(uint32 port, uint32* proc)$/;"	f
rtl8370_getAsic1xTrapPriority	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_getAsic1xTrapPriority(uint32 *priority)$/;"	f
rtl8370_getAsicAcl	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_getAsicAcl(uint32 port, uint32* enabled)$/;"	f
rtl8370_getAsicAclAct	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_getAsicAclAct( uint32 index, rtl8370_acl_act_t *aclAct)$/;"	f
rtl8370_getAsicAclActCtrl	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_getAsicAclActCtrl( uint32 index, uint32 *aclActCtrl)$/;"	f
rtl8370_getAsicAclNot	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_getAsicAclNot(uint32 index, uint32* not)$/;"	f
rtl8370_getAsicAclRule	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_getAsicAclRule( uint32 index, rtl8370_acl_rule_t *aclRule)$/;"	f
rtl8370_getAsicAclType	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_getAsicAclType(uint32 index, rtl8370_acl_template_t *aclType)$/;"	f
rtl8370_getAsicAclUnmatchedPermit	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_getAsicAclUnmatchedPermit(uint32 port, uint32* enabled)$/;"	f
rtl8370_getAsicAprEnable	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_getAsicAprEnable(uint32 port, uint32 *aprEnable)$/;"	f
rtl8370_getAsicAprMeter	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_getAsicAprMeter(uint32 port, uint32 qid, uint32 *apridx)$/;"	f
rtl8370_getAsicCputagEnable	rtl8370_asicdrv_cputag.c	/^ret_t rtl8370_getAsicCputagEnable(uint32 *enable)$/;"	f
rtl8370_getAsicCputagInsertMode	rtl8370_asicdrv_cputag.c	/^ret_t rtl8370_getAsicCputagInsertMode(uint32 *mode)$/;"	f
rtl8370_getAsicCputagPortmask	rtl8370_asicdrv_cputag.c	/^ret_t rtl8370_getAsicCputagPortmask(uint32 *pmsk)$/;"	f
rtl8370_getAsicCputagPriorityRemapping	rtl8370_asicdrv_cputag.c	/^ret_t rtl8370_getAsicCputagPriorityRemapping(uint32 srcPri, uint32 *newPri)$/;"	f
rtl8370_getAsicCputagTrapPort	rtl8370_asicdrv_cputag.c	/^ret_t rtl8370_getAsicCputagTrapPort(uint32 *port)$/;"	f
rtl8370_getAsicDebugInfo	rtl8370_asicdrv_misc.c	/^ret_t rtl8370_getAsicDebugInfo(uint32 port,uint32 *debugifo)$/;"	f
rtl8370_getAsicEee100M	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_getAsicEee100M(uint32 port, uint32 *enable)$/;"	f
rtl8370_getAsicEeeForceMode	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_getAsicEeeForceMode(uint32 port, uint32 *enable)$/;"	f
rtl8370_getAsicEeeGiga	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_getAsicEeeGiga(uint32 port, uint32 *enable)$/;"	f
rtl8370_getAsicEeeRxEnable	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_getAsicEeeRxEnable(uint32 port, uint32 *enable)$/;"	f
rtl8370_getAsicEeeRxMeter	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_getAsicEeeRxMeter(uint32 port, uint32 *cnt)$/;"	f
rtl8370_getAsicEeeStatus	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_getAsicEeeStatus(uint32 port, rtl8370_eee_status_t *status)$/;"	f
rtl8370_getAsicEeeTxEnable	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_getAsicEeeTxEnable(uint32 port, uint32 *enable)$/;"	f
rtl8370_getAsicEeeTxMeter	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_getAsicEeeTxMeter(uint32 port, uint32 *cnt)$/;"	f
rtl8370_getAsicEeelldp	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_getAsicEeelldp(uint32 *enable)$/;"	f
rtl8370_getAsicEeelldpInterrupt8051	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_getAsicEeelldpInterrupt8051(uint32 *interrupt_en)$/;"	f
rtl8370_getAsicEeelldpRxFrameLower	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_getAsicEeelldpRxFrameLower(uint32 port, int8 *frameLPtr)$/;"	f
rtl8370_getAsicEeelldpRxPortmask	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_getAsicEeelldpRxPortmask(uint32 *pmsk)$/;"	f
rtl8370_getAsicEeelldpSubtype	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_getAsicEeelldpSubtype(uint32 *subtype)$/;"	f
rtl8370_getAsicEeelldpTrap8051	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_getAsicEeelldpTrap8051(uint32 *trap)$/;"	f
rtl8370_getAsicEeelldpTrapCpu	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_getAsicEeelldpTrapCpu(uint32 *trap)$/;"	f
rtl8370_getAsicEeelldpTrapCpuPri	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_getAsicEeelldpTrapCpuPri(uint32 *priority)$/;"	f
rtl8370_getAsicEeelldpTxAckFrameLower	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_getAsicEeelldpTxAckFrameLower(int8 *frameLPtr)$/;"	f
rtl8370_getAsicEeelldpTxCapFrameLower	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_getAsicEeelldpTxCapFrameLower(int8 *frameLPtr)$/;"	f
rtl8370_getAsicEeelldpTxFrameUpper	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_getAsicEeelldpTxFrameUpper(int8 *frameUPtr)$/;"	f
rtl8370_getAsicEgressFlowControlPortDropGap	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicEgressFlowControlPortDropGap(uint32 *gap)$/;"	f
rtl8370_getAsicEgressFlowControlPortDropThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicEgressFlowControlPortDropThreshold(uint32 port, uint32 *threshold)$/;"	f
rtl8370_getAsicEgressFlowControlQueueDropGap	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicEgressFlowControlQueueDropGap(uint32 *gap)$/;"	f
rtl8370_getAsicEgressFlowControlQueueDropThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicEgressFlowControlQueueDropThreshold(uint32 qid, uint32 *threshold)$/;"	f
rtl8370_getAsicEgressQueueEmptyPortMask	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicEgressQueueEmptyPortMask(uint32 *pmsk)$/;"	f
rtl8370_getAsicEthernetAv	rtl8370_asicdrv_misc.c	/^ret_t rtl8370_getAsicEthernetAv(uint32* enable)$/;"	f
rtl8370_getAsicFlowControlDropAll	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlDropAll(uint32* dropall)$/;"	f
rtl8370_getAsicFlowControlPauseAllThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlPauseAllThreshold(uint32 *threshold)$/;"	f
rtl8370_getAsicFlowControlPortDropThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlPortDropThreshold(uint32 *onThreshold, uint32 *offThreshold)$/;"	f
rtl8370_getAsicFlowControlPortEgressEnable	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlPortEgressEnable(uint32 port,uint32* enable)$/;"	f
rtl8370_getAsicFlowControlPortPrivateDropThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlPortPrivateDropThreshold(uint32 *onThreshold, uint32 *offThreshold)$/;"	f
rtl8370_getAsicFlowControlPortPrivateThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlPortPrivateThreshold(uint32 *onThreshold, uint32 *offThreshold)$/;"	f
rtl8370_getAsicFlowControlPortThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlPortThreshold(uint32 *onThreshold, uint32 *offThreshold)$/;"	f
rtl8370_getAsicFlowControlQueueEgressEnable	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlQueueEgressEnable(uint32 port,uint32 qid, uint32* enabled)$/;"	f
rtl8370_getAsicFlowControlSelect	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlSelect(uint32 *select)$/;"	f
rtl8370_getAsicFlowControlSharedDropThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlSharedDropThreshold(uint32 *onThreshold, uint32 *offThreshold)$/;"	f
rtl8370_getAsicFlowControlSharedThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlSharedThreshold(uint32 *onThreshold, uint32 *offThreshold)$/;"	f
rtl8370_getAsicFlowControlSystemDropThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlSystemDropThreshold(uint32 *onThreshold, uint32 *offThreshold)$/;"	f
rtl8370_getAsicFlowControlSystemThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicFlowControlSystemThreshold(uint32 *onThreshold, uint32 *offThreshold)$/;"	f
rtl8370_getAsicForceGroupLed	rtl8370_asicdrv_led.c	/^ret_t rtl8370_getAsicForceGroupLed(uint32 group, uint32* mode)$/;"	f
rtl8370_getAsicForceLed	rtl8370_asicdrv_led.c	/^ret_t rtl8370_getAsicForceLed(uint32 port, uint32 group, uint32* mode)$/;"	f
rtl8370_getAsicGreenEthernet	rtl8370_asicdrv_green.c	/^ret_t rtl8370_getAsicGreenEthernet(uint32* green)$/;"	f
rtl8370_getAsicGreenHighPriorityTraffic	rtl8370_asicdrv_green.c	/^ret_t rtl8370_getAsicGreenHighPriorityTraffic(uint32 port, uint32* indicator)$/;"	f
rtl8370_getAsicGreenPortPage	rtl8370_asicdrv_green.c	/^ret_t rtl8370_getAsicGreenPortPage(uint32 port, uint32* page)$/;"	f
rtl8370_getAsicGreenTrafficType	rtl8370_asicdrv_green.c	/^ret_t rtl8370_getAsicGreenTrafficType(uint32 priority, uint32* traffictype)$/;"	f
rtl8370_getAsicIgmp	rtl8370_asicdrv_igmp.c	/^ret_t rtl8370_getAsicIgmp( rtl8370_igmp_t* igmpcfg)$/;"	f
rtl8370_getAsicInterruptMask	rtl8370_asicdrv_interrupt.c	/^ret_t rtl8370_getAsicInterruptMask(uint32* imr)$/;"	f
rtl8370_getAsicInterruptPolarity	rtl8370_asicdrv_interrupt.c	/^ret_t rtl8370_getAsicInterruptPolarity(uint32* polarity)$/;"	f
rtl8370_getAsicInterruptRelatedStatus	rtl8370_asicdrv_interrupt.c	/^ret_t rtl8370_getAsicInterruptRelatedStatus(uint32 type,uint32* status)$/;"	f
rtl8370_getAsicInterruptStatus	rtl8370_asicdrv_interrupt.c	/^ret_t rtl8370_getAsicInterruptStatus(uint32* ims)$/;"	f
rtl8370_getAsicIpMulticastPortIsoLeaky	rtl8370_asicdrv_igmp.c	/^ret_t rtl8370_getAsicIpMulticastPortIsoLeaky( uint32 port, uint32* enabled )$/;"	f
rtl8370_getAsicIpMulticastVlanLeaky	rtl8370_asicdrv_igmp.c	/^ret_t rtl8370_getAsicIpMulticastVlanLeaky( uint32 port, uint32 *ptr_enabled )$/;"	f
rtl8370_getAsicL2LookupTb	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_getAsicL2LookupTb(enum RTL8370_LUTREADMETHOD method, rtl8370_luttb *l2Table)$/;"	f
rtl8370_getAsicLeakyBucketParameter	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_getAsicLeakyBucketParameter(uint32 *tick, uint32 *token)$/;"	f
rtl8370_getAsicLedBlinkRate	rtl8370_asicdrv_led.c	/^ret_t rtl8370_getAsicLedBlinkRate(enum RTL8370_LEDBLINKRATE* blinkRate)$/;"	f
rtl8370_getAsicLedForceBlinkRate	rtl8370_asicdrv_led.c	/^ret_t rtl8370_getAsicLedForceBlinkRate(enum RTL8370_LEDFORCERATE* blinkRate)$/;"	f
rtl8370_getAsicLedGroupEnable	rtl8370_asicdrv_led.c	/^ret_t rtl8370_getAsicLedGroupEnable(uint32 group, uint32 *portmask)$/;"	f
rtl8370_getAsicLedGroupMode	rtl8370_asicdrv_led.c	/^ret_t rtl8370_getAsicLedGroupMode(uint32* mode)$/;"	f
rtl8370_getAsicLedIndicateInfoConfig	rtl8370_asicdrv_led.c	/^ret_t rtl8370_getAsicLedIndicateInfoConfig(uint32 ledno, enum RTL8370_LEDCONF* config)$/;"	f
rtl8370_getAsicLedOperationMode	rtl8370_asicdrv_led.c	/^ret_t rtl8370_getAsicLedOperationMode(uint32 *mode)$/;"	f
rtl8370_getAsicLedSerialEnable	rtl8370_asicdrv_led.c	/^ret_t rtl8370_getAsicLedSerialEnable(uint32 *enable)$/;"	f
rtl8370_getAsicLedSerialModeConfig	rtl8370_asicdrv_led.c	/^ret_t rtl8370_getAsicLedSerialModeConfig(uint32 *active, uint32 *serimode)$/;"	f
rtl8370_getAsicLedSystemEnable	rtl8370_asicdrv_led.c	/^ret_t rtl8370_getAsicLedSystemEnable(uint32 *enable)$/;"	f
rtl8370_getAsicLutAgeTimerSpeed	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_getAsicLutAgeTimerSpeed( uint32* timer, uint32* speed)$/;"	f
rtl8370_getAsicLutCamTbUsage	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_getAsicLutCamTbUsage(uint32* disabled)$/;"	f
rtl8370_getAsicLutCamType	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_getAsicLutCamType(uint32* type)$/;"	f
rtl8370_getAsicLutIpMulticastLookup	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_getAsicLutIpMulticastLookup(uint32* enabled)$/;"	f
rtl8370_getAsicLutLearnLimitNo	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_getAsicLutLearnLimitNo(uint32 port,uint32* number)$/;"	f
rtl8370_getAsicLutLearnNo	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_getAsicLutLearnNo(uint32 port,uint32* number)$/;"	f
rtl8370_getAsicLutLearnOverAct	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_getAsicLutLearnOverAct(uint32* action)$/;"	f
rtl8370_getAsicLutLinkDownForceAging	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_getAsicLutLinkDownForceAging(uint32* enable)$/;"	f
rtl8370_getAsicMIBsControl	rtl8370_asicdrv_mib.c	/^ret_t rtl8370_getAsicMIBsControl(uint32* mask)$/;"	f
rtl8370_getAsicMIBsCounter	rtl8370_asicdrv_mib.c	/^ret_t rtl8370_getAsicMIBsCounter(uint32 port,enum RTL8370_MIBCOUNTER mibIdx,uint64* counter)$/;"	f
rtl8370_getAsicMIBsCounter	rtl8370_asicdrv_mib.c	/^ret_t rtl8370_getAsicMIBsCounter(uint8 port,enum RTL8370_MIBCOUNTER mibIdx,uint32* counterH, uint32* counterL)$/;"	f
rtl8370_getAsicMacAddress	rtl8370_asicdrv_misc.c	/^ret_t rtl8370_getAsicMacAddress(ether_addr_t *mac)$/;"	f
rtl8370_getAsicMaxLengthInRx	rtl8370_asicdrv_misc.c	/^ret_t rtl8370_getAsicMaxLengthInRx(uint32* maxLength)$/;"	f
rtl8370_getAsicMaxPulbicPage	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicMaxPulbicPage(uint32 *pageCount)$/;"	f
rtl8370_getAsicMaxTotalPage	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicMaxTotalPage(uint32 *pageCount)$/;"	f
rtl8370_getAsicMeterState	rtl8370_asicdrv_meter.c	/^ret_t rtl8370_getAsicMeterState(uint32 index, uint32* state)$/;"	f
rtl8370_getAsicOamCpuPri	rtl8370_asicdrv_oam.c	/^ret_t rtl8370_getAsicOamCpuPri(uint32 *priority)$/;"	f
rtl8370_getAsicOamEnable	rtl8370_asicdrv_oam.c	/^ret_t rtl8370_getAsicOamEnable(uint32 *enabled)$/;"	f
rtl8370_getAsicOamMultiplexer	rtl8370_asicdrv_oam.c	/^ret_t rtl8370_getAsicOamMultiplexer(uint32 port, uint32* multiplexer)$/;"	f
rtl8370_getAsicOamParser	rtl8370_asicdrv_oam.c	/^ret_t rtl8370_getAsicOamParser(uint32 port, uint32* parser)$/;"	f
rtl8370_getAsicOutputQueueMappingIndex	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_getAsicOutputQueueMappingIndex( uint32 port, uint32 *index )$/;"	f
rtl8370_getAsicPHYReg	rtl8370_asicdrv_phy.c	/^ret_t rtl8370_getAsicPHYReg( uint32 phyNo, uint32 phyAddr, uint32 *data )$/;"	f
rtl8370_getAsicPHYReg	rtl8370_asicdrv_phy.c	/^ret_t rtl8370_getAsicPHYReg( uint32 phyNo, uint32 phyAddr, uint32 *value)$/;"	f
rtl8370_getAsicPortBasedFid	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_getAsicPortBasedFid(uint32 port, uint32* fid)$/;"	f
rtl8370_getAsicPortBasedFidEn	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_getAsicPortBasedFidEn(uint32 port, uint32* enabled)$/;"	f
rtl8370_getAsicPortBcastFloodingPortmask	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortBcastFloodingPortmask(uint32 *pmsk)$/;"	f
rtl8370_getAsicPortBlockSpa	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortBlockSpa(uint32 port,uint32* permit)$/;"	f
rtl8370_getAsicPortDisableAging	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortDisableAging(uint32 port, uint32 *disable)$/;"	f
rtl8370_getAsicPortEgressRate	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_getAsicPortEgressRate(uint32 port, uint32 *rate)$/;"	f
rtl8370_getAsicPortEgressRateIfg	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_getAsicPortEgressRateIfg(uint32 *ifg)$/;"	f
rtl8370_getAsicPortEnableAll	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortEnableAll(uint32 *enable)$/;"	f
rtl8370_getAsicPortExtMode	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortExtMode(uint32 id, uint32 *mode)$/;"	f
rtl8370_getAsicPortForceFlush	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortForceFlush(uint32 *pmsk)$/;"	f
rtl8370_getAsicPortForceLink	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortForceLink(uint32 port, rtl8370_port_ability_t *portability)$/;"	f
rtl8370_getAsicPortForceLinkExt	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortForceLinkExt(uint32 id, rtl8370_port_ability_t *portability)$/;"	f
rtl8370_getAsicPortIngressBandwidth	rtl8370_asicdrv_inbwctrl.c	/^ret_t rtl8370_getAsicPortIngressBandwidth( uint32 port, uint32* pBandwidth, uint32* pPreifg, uint32* pEnableFC )$/;"	f
rtl8370_getAsicPortIsolationEfid	rtl8370_asicdrv_portIsolation.c	/^ret_t rtl8370_getAsicPortIsolationEfid(uint32 port, uint32 *efid)$/;"	f
rtl8370_getAsicPortIsolationPermittedPortmask	rtl8370_asicdrv_portIsolation.c	/^ret_t rtl8370_getAsicPortIsolationPermittedPortmask(uint32 port, uint32 *permitPortmask)$/;"	f
rtl8370_getAsicPortJamMode	rtl8370_asicdrv_misc.c	/^ret_t rtl8370_getAsicPortJamMode(uint32* mode)$/;"	f
rtl8370_getAsicPortMirror	rtl8370_asicdrv_mirror.c	/^ret_t rtl8370_getAsicPortMirror(uint32 *source, uint32 *monitor)$/;"	f
rtl8370_getAsicPortMirrorIsolation	rtl8370_asicdrv_mirror.c	/^ret_t rtl8370_getAsicPortMirrorIsolation(uint32* enabled)$/;"	f
rtl8370_getAsicPortMirrorRxFunction	rtl8370_asicdrv_mirror.c	/^ret_t rtl8370_getAsicPortMirrorRxFunction(uint32* enabled)$/;"	f
rtl8370_getAsicPortMirrorTxFunction	rtl8370_asicdrv_mirror.c	/^ret_t rtl8370_getAsicPortMirrorTxFunction(uint32* enabled)$/;"	f
rtl8370_getAsicPortPage	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicPortPage(uint32 port, uint32 *pageCount)$/;"	f
rtl8370_getAsicPortPageMax	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicPortPageMax(uint32 port, uint32 *pageCount)$/;"	f
rtl8370_getAsicPortRTCTResult	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortRTCTResult(uint32 port, rtl8370_port_rtct_result_t *pResult)$/;"	f
rtl8370_getAsicPortStatus	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortStatus(uint32 port, rtl8370_port_status_t *portstatus)$/;"	f
rtl8370_getAsicPortUnknownDaBehavior	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortUnknownDaBehavior(uint32 *behavior)$/;"	f
rtl8370_getAsicPortUnknownDaFloodingPortmask	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortUnknownDaFloodingPortmask(uint32 *pmsk)$/;"	f
rtl8370_getAsicPortUnknownMulticastFloodingPortmask	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortUnknownMulticastFloodingPortmask(uint32 *pmsk)$/;"	f
rtl8370_getAsicPortUnknownSaBehavior	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortUnknownSaBehavior(uint32 *behavior)$/;"	f
rtl8370_getAsicPortUnmatchedSaBehavior	rtl8370_asicdrv_port.c	/^ret_t rtl8370_getAsicPortUnmatchedSaBehavior(uint32 *behavior)$/;"	f
rtl8370_getAsicPowerSaving	rtl8370_asicdrv_green.c	/^ret_t rtl8370_getAsicPowerSaving(uint32 phy, uint32* enable)$/;"	f
rtl8370_getAsicPriorityDecision	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_getAsicPriorityDecision( enum PRIDECISION prisrc, uint32* decisionpri)$/;"	f
rtl8370_getAsicPriorityDot1qRemapping	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_getAsicPriorityDot1qRemapping( uint32 srcpriority, uint32 *priority )$/;"	f
rtl8370_getAsicPriorityDscpBased	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_getAsicPriorityDscpBased( uint32 dscp, uint32 *priority )$/;"	f
rtl8370_getAsicPriorityPortBased	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_getAsicPriorityPortBased( uint32 port, uint32 *priority )$/;"	f
rtl8370_getAsicPriorityToQIDMappingTable	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_getAsicPriorityToQIDMappingTable(uint32 index, uint32 priority, uint32* qid)$/;"	f
rtl8370_getAsicPulbicPage	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicPulbicPage(uint32 *pageCount)$/;"	f
rtl8370_getAsicQeueuEmptyStatus	rtl8370_asicdrv_trunking.c	/^ret_t rtl8370_getAsicQeueuEmptyStatus(uint32* portmask)$/;"	f
rtl8370_getAsicQueueType	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_getAsicQueueType(uint32 port, uint32 qid, uint32 *queueType)$/;"	f
rtl8370_getAsicReg	rtl8370_asicdrv.c	/^ret_t rtl8370_getAsicReg(uint32 reg, uint32 *value)$/;"	f
rtl8370_getAsicRegBit	rtl8370_asicdrv.c	/^ret_t rtl8370_getAsicRegBit(uint32 reg, uint32 bit, uint32 *value)$/;"	f
rtl8370_getAsicRegBit	rtl8370_asicdrv.c	/^ret_t rtl8370_getAsicRegBit(uint32 reg, uint32 bitIdx, uint32 *value)$/;"	f
rtl8370_getAsicRegBits	rtl8370_asicdrv.c	/^ret_t rtl8370_getAsicRegBits(uint32 reg, uint32 bits, uint32 *value)$/;"	f
rtl8370_getAsicRemarkingDot1pAbility	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_getAsicRemarkingDot1pAbility(uint32* enabled)$/;"	f
rtl8370_getAsicRemarkingDot1pParameter	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_getAsicRemarkingDot1pParameter( uint32 priority, uint32 *newpriority )$/;"	f
rtl8370_getAsicRemarkingDscpAbility	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_getAsicRemarkingDscpAbility( uint32* enabled)$/;"	f
rtl8370_getAsicRemarkingDscpParameter	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_getAsicRemarkingDscpParameter( uint32 priority, uint32* newdscp )$/;"	f
rtl8370_getAsicRldp	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_getAsicRldp(uint32 *enable)$/;"	f
rtl8370_getAsicRldpCheckingStatePara	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_getAsicRldpCheckingStatePara(uint32 *retryCount, uint32 *retryPeriod)$/;"	f
rtl8370_getAsicRldpCompareRandomNumber	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_getAsicRldpCompareRandomNumber(uint32 *enable)$/;"	f
rtl8370_getAsicRldpEnable8051	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_getAsicRldpEnable8051(uint32 *enable)$/;"	f
rtl8370_getAsicRldpIndicatorSource	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_getAsicRldpIndicatorSource(uint32 *src)$/;"	f
rtl8370_getAsicRldpLoopStatePara	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_getAsicRldpLoopStatePara(uint32 *retryCount, uint32 *retryPeriod)$/;"	f
rtl8370_getAsicRldpLoopedPortPair	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_getAsicRldpLoopedPortPair(uint32 port, uint32 *loopedPair)$/;"	f
rtl8370_getAsicRldpLoopedPortmask	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_getAsicRldpLoopedPortmask(uint32 *pmsk)$/;"	f
rtl8370_getAsicRldpRandomNumber	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_getAsicRldpRandomNumber(ether_addr_t *randNumber)$/;"	f
rtl8370_getAsicRldpRandomSeed	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_getAsicRldpRandomSeed(ether_addr_t *seed)$/;"	f
rtl8370_getAsicRldpTxPortmask	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_getAsicRldpTxPortmask(uint32 *pmsk)$/;"	f
rtl8370_getAsicRma	rtl8370_asicdrv_rma.c	/^ret_t rtl8370_getAsicRma(uint32 index, rtl8370_rma_t* rmacfg)$/;"	f
rtl8370_getAsicRrcp	rtl8370_asicdrv_rrcp.c	/^ret_t rtl8370_getAsicRrcp(uint32 *vOneEnable, uint32 *vTwoEnable)$/;"	f
rtl8370_getAsicRrcpAuthenticationKey	rtl8370_asicdrv_rrcp.c	/^ret_t rtl8370_getAsicRrcpAuthenticationKey(uint32 *authKey)$/;"	f
rtl8370_getAsicRrcpPrivateKey	rtl8370_asicdrv_rrcp.c	/^ret_t rtl8370_getAsicRrcpPrivateKey(uint32 *privateKey)$/;"	f
rtl8370_getAsicRrcpTrustPortmask	rtl8370_asicdrv_rrcp.c	/^ret_t rtl8370_getAsicRrcpTrustPortmask(uint32 *pmsk)$/;"	f
rtl8370_getAsicRrcpV2Trap8051	rtl8370_asicdrv_rrcp.c	/^ret_t rtl8370_getAsicRrcpV2Trap8051(uint32 *trap)$/;"	f
rtl8370_getAsicShareMeter	rtl8370_asicdrv_meter.c	/^ret_t rtl8370_getAsicShareMeter(uint32 index, uint32 *rate ,uint32 *ifg)$/;"	f
rtl8370_getAsicShareMeterBucketSize	rtl8370_asicdrv_meter.c	/^ret_t rtl8370_getAsicShareMeterBucketSize(uint32 index, uint32 *lbthreshold)$/;"	f
rtl8370_getAsicSpanningTreeStatus	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_getAsicSpanningTreeStatus(uint32 port, uint32 msti, uint32* state)$/;"	f
rtl8370_getAsicSpecialCongestModeConfig	rtl8370_asicdrv_specialCongest.c	/^ret_t rtl8370_getAsicSpecialCongestModeConfig(uint32 port, uint32 *sustain)$/;"	f
rtl8370_getAsicSpecialCongestModeTimer	rtl8370_asicdrv_specialCongest.c	/^ret_t rtl8370_getAsicSpecialCongestModeTimer(uint32 port, uint32* timer)$/;"	f
rtl8370_getAsicStormFilterBroadcastEnable	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_getAsicStormFilterBroadcastEnable(uint32 port, uint32 *enable)$/;"	f
rtl8370_getAsicStormFilterBroadcastMeter	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_getAsicStormFilterBroadcastMeter(uint32 port, uint32 *meter)$/;"	f
rtl8370_getAsicStormFilterMulticastEnable	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_getAsicStormFilterMulticastEnable(uint32 port, uint32 *enable)$/;"	f
rtl8370_getAsicStormFilterMulticastMeter	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_getAsicStormFilterMulticastMeter(uint32 port, uint32 *meter)$/;"	f
rtl8370_getAsicStormFilterUnknownMulticastEnable	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_getAsicStormFilterUnknownMulticastEnable(uint32 port, uint32 *enable)$/;"	f
rtl8370_getAsicStormFilterUnknownMulticastMeter	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_getAsicStormFilterUnknownMulticastMeter(uint32 port, uint32 *meter)$/;"	f
rtl8370_getAsicStormFilterUnknownUnicastEnable	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_getAsicStormFilterUnknownUnicastEnable(uint32 port, uint32 *enable)$/;"	f
rtl8370_getAsicStormFilterUnknownUnicastMeter	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_getAsicStormFilterUnknownUnicastMeter(uint32 port, uint32 *meter)$/;"	f
rtl8370_getAsicSvlanC2SConf	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_getAsicSvlanC2SConf(uint32 index,uint32* evid, uint32* pmsk, uint32* svidx)$/;"	f
rtl8370_getAsicSvlanDefaultVlan	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_getAsicSvlanDefaultVlan(uint32* index)$/;"	f
rtl8370_getAsicSvlanEgressUnassign	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_getAsicSvlanEgressUnassign(uint32* enabled)$/;"	f
rtl8370_getAsicSvlanIngressUnmatch	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_getAsicSvlanIngressUnmatch(uint32* enabled)$/;"	f
rtl8370_getAsicSvlanIngressUntag	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_getAsicSvlanIngressUntag(uint32* enabled)$/;"	f
rtl8370_getAsicSvlanMC2SConf	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_getAsicSvlanMC2SConf(uint32 index,rtl8370_svlan_mc2s_t* svlanMC2SConf)$/;"	f
rtl8370_getAsicSvlanMemberConfiguration	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_getAsicSvlanMemberConfiguration(uint32 index,rtl8370_svlan_memconf_t* svlanMemConf)$/;"	f
rtl8370_getAsicSvlanPrioritySel	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_getAsicSvlanPrioritySel(uint32* prisel)$/;"	f
rtl8370_getAsicSvlanSP2CConf	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_getAsicSvlanSP2CConf(uint32 index,rtl8370_svlan_s2c_t* svlanSP2CConf)$/;"	f
rtl8370_getAsicSvlanTpid	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_getAsicSvlanTpid(uint32* protocolType)$/;"	f
rtl8370_getAsicSvlanTrapPriority	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_getAsicSvlanTrapPriority(uint32* priority)$/;"	f
rtl8370_getAsicSvlanUplinkPortMask	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_getAsicSvlanUplinkPortMask(uint32* portMask)$/;"	f
rtl8370_getAsicTotalPage	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_getAsicTotalPage(uint32 *pageCount)$/;"	f
rtl8370_getAsicTrunkingFlood	rtl8370_asicdrv_trunking.c	/^ret_t rtl8370_getAsicTrunkingFlood(uint32* enabled)$/;"	f
rtl8370_getAsicTrunkingGroup	rtl8370_asicdrv_trunking.c	/^ret_t rtl8370_getAsicTrunkingGroup(uint32 group,uint32* portmask)$/;"	f
rtl8370_getAsicTrunkingHashSelect	rtl8370_asicdrv_trunking.c	/^ret_t rtl8370_getAsicTrunkingHashSelect(uint32* hashsel)$/;"	f
rtl8370_getAsicUnknownIPv4MulticastBehavior	rtl8370_asicdrv_unknownMulticast.c	/^ret_t rtl8370_getAsicUnknownIPv4MulticastBehavior(uint32 port, uint32 *behav)$/;"	f
rtl8370_getAsicUnknownIPv6MulticastBehavior	rtl8370_asicdrv_unknownMulticast.c	/^ret_t rtl8370_getAsicUnknownIPv6MulticastBehavior(uint32 port, uint32 *behav)$/;"	f
rtl8370_getAsicUnknownL2MulticastBehavior	rtl8370_asicdrv_unknownMulticast.c	/^ret_t rtl8370_getAsicUnknownL2MulticastBehavior(uint32 port, uint32 *behav)$/;"	f
rtl8370_getAsicUnknownMulticastTrapPriority	rtl8370_asicdrv_unknownMulticast.c	/^ret_t rtl8370_getAsicUnknownMulticastTrapPriority(uint32 *priority)$/;"	f
rtl8370_getAsicVlan4kEntry	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_getAsicVlan4kEntry(rtl8370_user_vlan4kentry *ptr_vlan4kEntry )$/;"	f
rtl8370_getAsicVlanAccpetFrameType	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_getAsicVlanAccpetFrameType(uint32 port, rtl8370_accframetype *ptr_frame_type)$/;"	f
rtl8370_getAsicVlanEgressTagMode	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_getAsicVlanEgressTagMode( uint32 port, rtl8370_egtagmode *ptr_tag_mode)$/;"	f
rtl8370_getAsicVlanFilter	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_getAsicVlanFilter(uint32* enabled)$/;"	f
rtl8370_getAsicVlanIngressFilter	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_getAsicVlanIngressFilter(uint32 port, uint32 *ptr_enabled)$/;"	f
rtl8370_getAsicVlanMemberConfig	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_getAsicVlanMemberConfig(uint32 index, rtl8370_vlanconfiguser *ptr_vlancfg)$/;"	f
rtl8370_getAsicVlanPortAndProtocolBased	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_getAsicVlanPortAndProtocolBased(uint32 port, uint32 index, rtl8370_protocolvlancfg *ptr_ppbcfg)$/;"	f
rtl8370_getAsicVlanPortBasedVID	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_getAsicVlanPortBasedVID(uint32 port, uint32 *ptr_index, uint32 *ptr_pri)$/;"	f
rtl8370_getAsicVlanProtocolBasedGroupData	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_getAsicVlanProtocolBasedGroupData(uint32 index, rtl8370_protocolgdatacfg *ptr_pbcfg)$/;"	f
rtl8370_getAsicWFQBurstSize	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_getAsicWFQBurstSize(uint32 *burstsize)$/;"	f
rtl8370_getAsicWFQWeight	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_getAsicWFQWeight(uint32 port, uint32 qid, uint32 *qWeight)$/;"	f
rtl8370_igmp_s	rtl8370_asicdrv_igmp.h	/^typedef struct  rtl8370_igmp_s{$/;"	s
rtl8370_igmp_t	rtl8370_asicdrv_igmp.h	/^}rtl8370_igmp_t;$/;"	t	typeref:struct:rtl8370_igmp_s
rtl8370_luttb	rtl8370_asicdrv_lut.h	/^}rtl8370_luttb;$/;"	t	typeref:struct:LUTTABLE
rtl8370_port_ability_s	rtl8370_asicdrv_port.h	/^typedef struct  rtl8370_port_ability_s{$/;"	s
rtl8370_port_ability_t	rtl8370_asicdrv_port.h	/^}rtl8370_port_ability_t;$/;"	t	typeref:struct:rtl8370_port_ability_s
rtl8370_port_rtct_result_t	rtl8370_asicdrv_port.h	/^} rtl8370_port_rtct_result_t;$/;"	t	typeref:struct:rtct_result_s
rtl8370_port_status_s	rtl8370_asicdrv_port.h	/^typedef struct  rtl8370_port_status_s{$/;"	s
rtl8370_port_status_t	rtl8370_asicdrv_port.h	/^}rtl8370_port_status_t;$/;"	t	typeref:struct:rtl8370_port_status_s
rtl8370_protocolgdatacfg	rtl8370_asicdrv_vlan.h	/^} rtl8370_protocolgdatacfg;$/;"	t	typeref:struct:__anon23
rtl8370_protocolvlancfg	rtl8370_asicdrv_vlan.h	/^} rtl8370_protocolvlancfg;$/;"	t	typeref:struct:__anon24
rtl8370_provlan_frametype	rtl8370_asicdrv_vlan.h	/^} rtl8370_provlan_frametype;$/;"	t	typeref:enum:__anon22
rtl8370_rma_s	rtl8370_asicdrv_rma.h	/^typedef struct  rtl8370_rma_s{$/;"	s
rtl8370_rma_t	rtl8370_asicdrv_rma.h	/^}rtl8370_rma_t;$/;"	t	typeref:struct:rtl8370_rma_s
rtl8370_setAsic1xGVOpdir	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_setAsic1xGVOpdir(uint32 enabled)$/;"	f
rtl8370_setAsic1xGuestVidx	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_setAsic1xGuestVidx(uint32 index)$/;"	f
rtl8370_setAsic1xMBEnConfig	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_setAsic1xMBEnConfig(uint32 port,uint32 enabled)$/;"	f
rtl8370_setAsic1xMBOpdirConfig	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_setAsic1xMBOpdirConfig(uint32 opdir)$/;"	f
rtl8370_setAsic1xPBAuthConfig	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_setAsic1xPBAuthConfig(uint32 port,uint32 auth)$/;"	f
rtl8370_setAsic1xPBEnConfig	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_setAsic1xPBEnConfig(uint32 port,uint32 enabled)$/;"	f
rtl8370_setAsic1xPBOpdirConfig	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_setAsic1xPBOpdirConfig(uint32 port,uint32 opdir)$/;"	f
rtl8370_setAsic1xProcConfig	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_setAsic1xProcConfig(uint32 port, uint32 proc)$/;"	f
rtl8370_setAsic1xTrapPriority	rtl8370_asicdrv_dot1x.c	/^ret_t rtl8370_setAsic1xTrapPriority(uint32 priority)$/;"	f
rtl8370_setAsicAcl	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_setAsicAcl(uint32 port, uint32 enabled)$/;"	f
rtl8370_setAsicAclAct	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_setAsicAclAct(uint32 index, rtl8370_acl_act_t aclAct)$/;"	f
rtl8370_setAsicAclActCtrl	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_setAsicAclActCtrl(uint32 index, uint32 aclActCtrl)$/;"	f
rtl8370_setAsicAclNot	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_setAsicAclNot(uint32 index, uint32 not)$/;"	f
rtl8370_setAsicAclRule	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_setAsicAclRule(uint32 index, rtl8370_acl_rule_t *aclRule)$/;"	f
rtl8370_setAsicAclType	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_setAsicAclType(uint32 index, rtl8370_acl_template_t aclType)$/;"	f
rtl8370_setAsicAclUnmatchedPermit	rtl8370_asicdrv_acl.c	/^ret_t rtl8370_setAsicAclUnmatchedPermit(uint32 port, uint32 enabled)$/;"	f
rtl8370_setAsicAprEnable	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_setAsicAprEnable(uint32 port, uint32 aprEnable)$/;"	f
rtl8370_setAsicAprMeter	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_setAsicAprMeter(uint32 port, uint32 qid, uint32 apridx)$/;"	f
rtl8370_setAsicCputagEnable	rtl8370_asicdrv_cputag.c	/^ret_t rtl8370_setAsicCputagEnable(uint32 enable)$/;"	f
rtl8370_setAsicCputagInsertMode	rtl8370_asicdrv_cputag.c	/^ret_t rtl8370_setAsicCputagInsertMode(uint32 mode)$/;"	f
rtl8370_setAsicCputagPortmask	rtl8370_asicdrv_cputag.c	/^ret_t rtl8370_setAsicCputagPortmask(uint32 pmsk)$/;"	f
rtl8370_setAsicCputagPriorityRemapping	rtl8370_asicdrv_cputag.c	/^ret_t rtl8370_setAsicCputagPriorityRemapping(uint32 srcPri, uint32 newPri)$/;"	f
rtl8370_setAsicCputagTrapPort	rtl8370_asicdrv_cputag.c	/^ret_t rtl8370_setAsicCputagTrapPort(uint32 port)$/;"	f
rtl8370_setAsicEee100M	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_setAsicEee100M(uint32 port, uint32 enable)$/;"	f
rtl8370_setAsicEeeForceMode	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_setAsicEeeForceMode(uint32 port, uint32 enable)$/;"	f
rtl8370_setAsicEeeGiga	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_setAsicEeeGiga(uint32 port, uint32 enable)$/;"	f
rtl8370_setAsicEeeRxEnable	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_setAsicEeeRxEnable(uint32 port, uint32 enable)$/;"	f
rtl8370_setAsicEeeTxEnable	rtl8370_asicdrv_eee.c	/^ret_t rtl8370_setAsicEeeTxEnable(uint32 port, uint32 enable)$/;"	f
rtl8370_setAsicEeelldp	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_setAsicEeelldp(uint32 enable)$/;"	f
rtl8370_setAsicEeelldpInterrupt8051	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_setAsicEeelldpInterrupt8051(uint32 interrupt_en)$/;"	f
rtl8370_setAsicEeelldpRxPortmask	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_setAsicEeelldpRxPortmask(uint32 pmsk)$/;"	f
rtl8370_setAsicEeelldpSubtype	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_setAsicEeelldpSubtype(uint32 subtype)$/;"	f
rtl8370_setAsicEeelldpTrap8051	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_setAsicEeelldpTrap8051(uint32 trap)$/;"	f
rtl8370_setAsicEeelldpTrapCpu	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_setAsicEeelldpTrapCpu(uint32 trap)$/;"	f
rtl8370_setAsicEeelldpTrapCpuPri	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_setAsicEeelldpTrapCpuPri(uint32 priority)$/;"	f
rtl8370_setAsicEeelldpTxAckFrameLower	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_setAsicEeelldpTxAckFrameLower(int8 *frameLPtr)$/;"	f
rtl8370_setAsicEeelldpTxCapFrameLower	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_setAsicEeelldpTxCapFrameLower(int8 *frameLPtr)$/;"	f
rtl8370_setAsicEeelldpTxFrameUpper	rtl8370_asicdrv_eeelldp.c	/^ret_t rtl8370_setAsicEeelldpTxFrameUpper(int8 *frameUPtr)$/;"	f
rtl8370_setAsicEgressFlowControlPortDropGap	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicEgressFlowControlPortDropGap(uint32 gap)$/;"	f
rtl8370_setAsicEgressFlowControlPortDropThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicEgressFlowControlPortDropThreshold(uint32 port, uint32 threshold)$/;"	f
rtl8370_setAsicEgressFlowControlQueueDropGap	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicEgressFlowControlQueueDropGap(uint32 gap)$/;"	f
rtl8370_setAsicEgressFlowControlQueueDropThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicEgressFlowControlQueueDropThreshold(uint32 qid, uint32 threshold)$/;"	f
rtl8370_setAsicEthernetAv	rtl8370_asicdrv_misc.c	/^ret_t rtl8370_setAsicEthernetAv(uint32 enable)$/;"	f
rtl8370_setAsicFlowControlDropAll	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlDropAll(uint32 dropall)$/;"	f
rtl8370_setAsicFlowControlPauseAllThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlPauseAllThreshold(uint32 threshold)$/;"	f
rtl8370_setAsicFlowControlPortDropThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlPortDropThreshold(uint32 onThreshold, uint32 offThreshold)$/;"	f
rtl8370_setAsicFlowControlPortEgressEnable	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlPortEgressEnable(uint32 port,uint32 enable)$/;"	f
rtl8370_setAsicFlowControlPortPrivateDropThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlPortPrivateDropThreshold(uint32 onThreshold, uint32 offThreshold)$/;"	f
rtl8370_setAsicFlowControlPortPrivateThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlPortPrivateThreshold(uint32 onThreshold, uint32 offThreshold)$/;"	f
rtl8370_setAsicFlowControlPortThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlPortThreshold(uint32 onThreshold, uint32 offThreshold)$/;"	f
rtl8370_setAsicFlowControlQueueEgressEnable	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlQueueEgressEnable(uint32 port,uint32 qid, uint32 enabled)$/;"	f
rtl8370_setAsicFlowControlSelect	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlSelect(uint32 select)$/;"	f
rtl8370_setAsicFlowControlSharedDropThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlSharedDropThreshold(uint32 onThreshold, uint32 offThreshold)$/;"	f
rtl8370_setAsicFlowControlSharedThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlSharedThreshold(uint32 onThreshold, uint32 offThreshold)$/;"	f
rtl8370_setAsicFlowControlSystemDropThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlSystemDropThreshold(uint32 onThreshold, uint32 offThreshold)$/;"	f
rtl8370_setAsicFlowControlSystemThreshold	rtl8370_asicdrv_fc.c	/^ret_t rtl8370_setAsicFlowControlSystemThreshold(uint32 onThreshold, uint32 offThreshold)$/;"	f
rtl8370_setAsicForceGroupLed	rtl8370_asicdrv_led.c	/^ret_t rtl8370_setAsicForceGroupLed(uint32 groupmask, uint32 mode)$/;"	f
rtl8370_setAsicForceLed	rtl8370_asicdrv_led.c	/^ret_t rtl8370_setAsicForceLed(uint32 port, uint32 group, uint32 mode)$/;"	f
rtl8370_setAsicGreenEthernet	rtl8370_asicdrv_green.c	/^ret_t rtl8370_setAsicGreenEthernet(uint32 green)$/;"	f
rtl8370_setAsicGreenTrafficType	rtl8370_asicdrv_green.c	/^ret_t rtl8370_setAsicGreenTrafficType(uint32 priority, uint32 traffictype)$/;"	f
rtl8370_setAsicIgmp	rtl8370_asicdrv_igmp.c	/^ret_t rtl8370_setAsicIgmp( rtl8370_igmp_t* igmpcfg)$/;"	f
rtl8370_setAsicInterruptMask	rtl8370_asicdrv_interrupt.c	/^ret_t rtl8370_setAsicInterruptMask(uint32 imr)$/;"	f
rtl8370_setAsicInterruptPolarity	rtl8370_asicdrv_interrupt.c	/^ret_t rtl8370_setAsicInterruptPolarity(uint32 polarity)$/;"	f
rtl8370_setAsicInterruptRelatedStatus	rtl8370_asicdrv_interrupt.c	/^ret_t rtl8370_setAsicInterruptRelatedStatus(uint32 type, uint32 status)$/;"	f
rtl8370_setAsicInterruptStatus	rtl8370_asicdrv_interrupt.c	/^ret_t rtl8370_setAsicInterruptStatus(uint32 ims)$/;"	f
rtl8370_setAsicIpMulticastPortIsoLeaky	rtl8370_asicdrv_igmp.c	/^ret_t rtl8370_setAsicIpMulticastPortIsoLeaky( uint32 port, uint32 enabled )$/;"	f
rtl8370_setAsicIpMulticastVlanLeaky	rtl8370_asicdrv_igmp.c	/^ret_t rtl8370_setAsicIpMulticastVlanLeaky( uint32 port, uint32 enabled )$/;"	f
rtl8370_setAsicL2LookupTb	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_setAsicL2LookupTb(rtl8370_luttb *l2Table)$/;"	f
rtl8370_setAsicLeakyBucketParameter	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_setAsicLeakyBucketParameter(uint32 tick, uint32 token)$/;"	f
rtl8370_setAsicLedBlinkRate	rtl8370_asicdrv_led.c	/^ret_t rtl8370_setAsicLedBlinkRate(enum RTL8370_LEDBLINKRATE blinkRate)$/;"	f
rtl8370_setAsicLedForceBlinkRate	rtl8370_asicdrv_led.c	/^ret_t rtl8370_setAsicLedForceBlinkRate(enum RTL8370_LEDFORCERATE blinkRate)$/;"	f
rtl8370_setAsicLedGroupEnable	rtl8370_asicdrv_led.c	/^ret_t rtl8370_setAsicLedGroupEnable(uint32 group, uint32 portmask)$/;"	f
rtl8370_setAsicLedGroupMode	rtl8370_asicdrv_led.c	/^ret_t rtl8370_setAsicLedGroupMode(uint32 mode)$/;"	f
rtl8370_setAsicLedIndicateInfoConfig	rtl8370_asicdrv_led.c	/^ret_t rtl8370_setAsicLedIndicateInfoConfig(uint32 ledno, enum RTL8370_LEDCONF config)$/;"	f
rtl8370_setAsicLedOperationMode	rtl8370_asicdrv_led.c	/^ret_t rtl8370_setAsicLedOperationMode(uint32 mode)$/;"	f
rtl8370_setAsicLedSerialEnable	rtl8370_asicdrv_led.c	/^ret_t rtl8370_setAsicLedSerialEnable(uint32 enable)$/;"	f
rtl8370_setAsicLedSerialModeConfig	rtl8370_asicdrv_led.c	/^ret_t rtl8370_setAsicLedSerialModeConfig(uint32 active, uint32 serimode)$/;"	f
rtl8370_setAsicLedSystemEnable	rtl8370_asicdrv_led.c	/^ret_t rtl8370_setAsicLedSystemEnable(uint32 enable)$/;"	f
rtl8370_setAsicLutAgeTimerSpeed	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_setAsicLutAgeTimerSpeed( uint32 timer, uint32 speed)$/;"	f
rtl8370_setAsicLutCamTbUsage	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_setAsicLutCamTbUsage(uint32 disabled)$/;"	f
rtl8370_setAsicLutCamType	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_setAsicLutCamType(uint32 type)$/;"	f
rtl8370_setAsicLutIpMulticastLookup	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_setAsicLutIpMulticastLookup(uint32 enabled)$/;"	f
rtl8370_setAsicLutLearnLimitNo	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_setAsicLutLearnLimitNo(uint32 port,uint32 number)$/;"	f
rtl8370_setAsicLutLearnOverAct	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_setAsicLutLearnOverAct(uint32 action)$/;"	f
rtl8370_setAsicLutLinkDownForceAging	rtl8370_asicdrv_lut.c	/^ret_t rtl8370_setAsicLutLinkDownForceAging(uint32 enable)$/;"	f
rtl8370_setAsicMIBsCounterReset	rtl8370_asicdrv_mib.c	/^ret_t rtl8370_setAsicMIBsCounterReset(uint32 greset, uint32 qmreset, uint32 pmask)$/;"	f
rtl8370_setAsicMacAddress	rtl8370_asicdrv_misc.c	/^ret_t rtl8370_setAsicMacAddress(ether_addr_t mac)$/;"	f
rtl8370_setAsicMaxLengthInRx	rtl8370_asicdrv_misc.c	/^ret_t rtl8370_setAsicMaxLengthInRx(uint32 maxLength)$/;"	f
rtl8370_setAsicMeterState	rtl8370_asicdrv_meter.c	/^ret_t rtl8370_setAsicMeterState(uint32 index)$/;"	f
rtl8370_setAsicOamCpuPri	rtl8370_asicdrv_oam.c	/^ret_t rtl8370_setAsicOamCpuPri(uint32 priority)$/;"	f
rtl8370_setAsicOamEnable	rtl8370_asicdrv_oam.c	/^ret_t rtl8370_setAsicOamEnable(uint32 enabled)$/;"	f
rtl8370_setAsicOamMultiplexer	rtl8370_asicdrv_oam.c	/^ret_t rtl8370_setAsicOamMultiplexer(uint32 port, uint32 multiplexer)$/;"	f
rtl8370_setAsicOamParser	rtl8370_asicdrv_oam.c	/^ ret_t rtl8370_setAsicOamParser(uint32 port, uint32 parser)$/;"	f
rtl8370_setAsicOutputQueueMappingIndex	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_setAsicOutputQueueMappingIndex(uint32 port, uint32 index )$/;"	f
rtl8370_setAsicPHYReg	rtl8370_asicdrv_phy.c	/^ret_t rtl8370_setAsicPHYReg( uint32 phyNo, uint32 phyAddr, uint32 data )$/;"	f
rtl8370_setAsicPHYReg	rtl8370_asicdrv_phy.c	/^ret_t rtl8370_setAsicPHYReg( uint32 phyNo, uint32 phyAddr, uint32 value)$/;"	f
rtl8370_setAsicPortBasedFid	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_setAsicPortBasedFid(uint32 port, uint32 fid)$/;"	f
rtl8370_setAsicPortBasedFidEn	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_setAsicPortBasedFidEn(uint32 port, uint32 enabled)$/;"	f
rtl8370_setAsicPortBcastFloodingPortmask	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortBcastFloodingPortmask(uint32 pmsk)$/;"	f
rtl8370_setAsicPortBlockSpa	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortBlockSpa(uint32 port,uint32 permit)$/;"	f
rtl8370_setAsicPortDisableAging	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortDisableAging(uint32 port, uint32 disable)$/;"	f
rtl8370_setAsicPortEgressRate	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_setAsicPortEgressRate(uint32 port, uint32 rate)$/;"	f
rtl8370_setAsicPortEgressRateIfg	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_setAsicPortEgressRateIfg(uint32 ifg)$/;"	f
rtl8370_setAsicPortEnableAll	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortEnableAll(uint32 enable)$/;"	f
rtl8370_setAsicPortExtMode	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortExtMode(uint32 id, uint32 mode)$/;"	f
rtl8370_setAsicPortForceFlush	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortForceFlush(uint32 pmsk)$/;"	f
rtl8370_setAsicPortForceLink	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortForceLink(uint32 port, rtl8370_port_ability_t *portability)$/;"	f
rtl8370_setAsicPortForceLinkExt	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortForceLinkExt(uint32 id, rtl8370_port_ability_t *portability)$/;"	f
rtl8370_setAsicPortIngressBandwidth	rtl8370_asicdrv_inbwctrl.c	/^ret_t rtl8370_setAsicPortIngressBandwidth( uint32 port, uint32 bandwidth, uint32 preifg, uint32 enableFC)$/;"	f
rtl8370_setAsicPortIsolationEfid	rtl8370_asicdrv_portIsolation.c	/^ret_t rtl8370_setAsicPortIsolationEfid(uint32 port, uint32 efid)$/;"	f
rtl8370_setAsicPortIsolationPermittedPortmask	rtl8370_asicdrv_portIsolation.c	/^ret_t rtl8370_setAsicPortIsolationPermittedPortmask(uint32 port, uint32 permitPortmask)$/;"	f
rtl8370_setAsicPortJamMode	rtl8370_asicdrv_misc.c	/^ret_t rtl8370_setAsicPortJamMode(uint32 mode)$/;"	f
rtl8370_setAsicPortMirror	rtl8370_asicdrv_mirror.c	/^ret_t rtl8370_setAsicPortMirror(uint32 source, uint32 monitor)$/;"	f
rtl8370_setAsicPortMirrorIsolation	rtl8370_asicdrv_mirror.c	/^ret_t rtl8370_setAsicPortMirrorIsolation(uint32 enabled)$/;"	f
rtl8370_setAsicPortMirrorRxFunction	rtl8370_asicdrv_mirror.c	/^ret_t rtl8370_setAsicPortMirrorRxFunction(uint32 enabled)$/;"	f
rtl8370_setAsicPortMirrorTxFunction	rtl8370_asicdrv_mirror.c	/^ret_t rtl8370_setAsicPortMirrorTxFunction(uint32 enabled)$/;"	f
rtl8370_setAsicPortRTCT	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortRTCT(uint32 portmask)$/;"	f
rtl8370_setAsicPortUnknownDaBehavior	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortUnknownDaBehavior(uint32 behavior)$/;"	f
rtl8370_setAsicPortUnknownDaFloodingPortmask	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortUnknownDaFloodingPortmask(uint32 pmsk)$/;"	f
rtl8370_setAsicPortUnknownMulticastFloodingPortmask	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortUnknownMulticastFloodingPortmask(uint32 pmsk)$/;"	f
rtl8370_setAsicPortUnknownSaBehavior	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortUnknownSaBehavior(uint32 behavior)$/;"	f
rtl8370_setAsicPortUnmatchedSaBehavior	rtl8370_asicdrv_port.c	/^ret_t rtl8370_setAsicPortUnmatchedSaBehavior(uint32 behavior)$/;"	f
rtl8370_setAsicPowerSaving	rtl8370_asicdrv_green.c	/^ret_t rtl8370_setAsicPowerSaving(uint32 phy, uint32 enable)$/;"	f
rtl8370_setAsicPriorityDecision	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_setAsicPriorityDecision( enum PRIDECISION prisrc, uint32 decisionpri)$/;"	f
rtl8370_setAsicPriorityDot1qRemapping	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_setAsicPriorityDot1qRemapping( uint32 srcpriority, uint32 priority )$/;"	f
rtl8370_setAsicPriorityDscpBased	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_setAsicPriorityDscpBased( uint32 dscp, uint32 priority )$/;"	f
rtl8370_setAsicPriorityPortBased	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_setAsicPriorityPortBased( uint32 port, uint32 priority )$/;"	f
rtl8370_setAsicPriorityToQIDMappingTable	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_setAsicPriorityToQIDMappingTable( uint32 index, uint32 priority, uint32 qid )$/;"	f
rtl8370_setAsicQueueType	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_setAsicQueueType(uint32 port, uint32 qid, uint32 queueType)$/;"	f
rtl8370_setAsicReg	rtl8370_asicdrv.c	/^ret_t rtl8370_setAsicReg(uint32 reg, uint32 value)$/;"	f
rtl8370_setAsicRegBit	rtl8370_asicdrv.c	/^ret_t rtl8370_setAsicRegBit(uint32 reg, uint32 bit, uint32 value)$/;"	f
rtl8370_setAsicRegBit	rtl8370_asicdrv.c	/^ret_t rtl8370_setAsicRegBit(uint32 reg, uint32 bitIdx, uint32 value)$/;"	f
rtl8370_setAsicRegBits	rtl8370_asicdrv.c	/^ret_t rtl8370_setAsicRegBits(uint32 reg, uint32 bits, uint32 value)$/;"	f
rtl8370_setAsicRemarkingDot1pAbility	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_setAsicRemarkingDot1pAbility(uint32 enabled)$/;"	f
rtl8370_setAsicRemarkingDot1pParameter	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_setAsicRemarkingDot1pParameter( uint32 priority, uint32 newpriority )$/;"	f
rtl8370_setAsicRemarkingDscpAbility	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_setAsicRemarkingDscpAbility(uint32 enabled)$/;"	f
rtl8370_setAsicRemarkingDscpParameter	rtl8370_asicdrv_qos.c	/^ret_t rtl8370_setAsicRemarkingDscpParameter( uint32 priority, uint32 newdscp )$/;"	f
rtl8370_setAsicRldp	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_setAsicRldp(uint32 enable)$/;"	f
rtl8370_setAsicRldpCheckingStatePara	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_setAsicRldpCheckingStatePara(uint32 retryCount, uint32 retryPeriod)$/;"	f
rtl8370_setAsicRldpCompareRandomNumber	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_setAsicRldpCompareRandomNumber(uint32 enable)$/;"	f
rtl8370_setAsicRldpEnable8051	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_setAsicRldpEnable8051(uint32 enable)$/;"	f
rtl8370_setAsicRldpIndicatorSource	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_setAsicRldpIndicatorSource(uint32 src)$/;"	f
rtl8370_setAsicRldpLoopStatePara	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_setAsicRldpLoopStatePara(uint32 retryCount, uint32 retryPeriod)$/;"	f
rtl8370_setAsicRldpLoopedPortmask	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_setAsicRldpLoopedPortmask(uint32 pmsk)$/;"	f
rtl8370_setAsicRldpRandomSeed	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_setAsicRldpRandomSeed(ether_addr_t seed)$/;"	f
rtl8370_setAsicRldpTxPortmask	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_setAsicRldpTxPortmask(uint32 pmsk)$/;"	f
rtl8370_setAsicRldp_mode	rtl8370_asicdrv_rldp.c	/^ret_t rtl8370_setAsicRldp_mode(uint32 mode)$/;"	f
rtl8370_setAsicRma	rtl8370_asicdrv_rma.c	/^ret_t rtl8370_setAsicRma(uint32 index, rtl8370_rma_t* rmacfg)$/;"	f
rtl8370_setAsicRrcp	rtl8370_asicdrv_rrcp.c	/^ret_t rtl8370_setAsicRrcp(uint32 vOneEnable, uint32 vTwoEnable)$/;"	f
rtl8370_setAsicRrcpAuthenticationKey	rtl8370_asicdrv_rrcp.c	/^ret_t rtl8370_setAsicRrcpAuthenticationKey(uint32 authKey)$/;"	f
rtl8370_setAsicRrcpPrivateKey	rtl8370_asicdrv_rrcp.c	/^ret_t rtl8370_setAsicRrcpPrivateKey(uint32 privateKey)$/;"	f
rtl8370_setAsicRrcpTrustPortmask	rtl8370_asicdrv_rrcp.c	/^ret_t rtl8370_setAsicRrcpTrustPortmask(uint32 pmsk)$/;"	f
rtl8370_setAsicRrcpV2Trap8051	rtl8370_asicdrv_rrcp.c	/^ret_t rtl8370_setAsicRrcpV2Trap8051(uint32 trap)$/;"	f
rtl8370_setAsicShareMeter	rtl8370_asicdrv_meter.c	/^ret_t rtl8370_setAsicShareMeter(uint32 index, uint32 rate ,uint32 ifg)$/;"	f
rtl8370_setAsicShareMeterBucketSize	rtl8370_asicdrv_meter.c	/^ret_t rtl8370_setAsicShareMeterBucketSize(uint32 index, uint32 lbthreshold)$/;"	f
rtl8370_setAsicSpanningTreeStatus	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_setAsicSpanningTreeStatus(uint32 port, uint32 msti, uint32 state)$/;"	f
rtl8370_setAsicSpecialCongestModeConfig	rtl8370_asicdrv_specialCongest.c	/^ret_t rtl8370_setAsicSpecialCongestModeConfig(uint32 port, uint32 sustain)$/;"	f
rtl8370_setAsicStormFilterBroadcastEnable	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_setAsicStormFilterBroadcastEnable(uint32 port, uint32 enable)$/;"	f
rtl8370_setAsicStormFilterBroadcastMeter	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_setAsicStormFilterBroadcastMeter(uint32 port, uint32 meter)$/;"	f
rtl8370_setAsicStormFilterMulticastEnable	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_setAsicStormFilterMulticastEnable(uint32 port, uint32 enable)$/;"	f
rtl8370_setAsicStormFilterMulticastMeter	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_setAsicStormFilterMulticastMeter(uint32 port, uint32 meter)$/;"	f
rtl8370_setAsicStormFilterUnknownMulticastEnable	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_setAsicStormFilterUnknownMulticastEnable(uint32 port, uint32 enable)$/;"	f
rtl8370_setAsicStormFilterUnknownMulticastMeter	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_setAsicStormFilterUnknownMulticastMeter(uint32 port, uint32 meter)$/;"	f
rtl8370_setAsicStormFilterUnknownUnicastEnable	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_setAsicStormFilterUnknownUnicastEnable(uint32 port, uint32 enable)$/;"	f
rtl8370_setAsicStormFilterUnknownUnicastMeter	rtl8370_asicdrv_storm.c	/^ret_t rtl8370_setAsicStormFilterUnknownUnicastMeter(uint32 port, uint32 meter)$/;"	f
rtl8370_setAsicSvlanC2SConf	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_setAsicSvlanC2SConf(uint32 index,uint32 evid, uint32 pmsk, uint32 svidx)$/;"	f
rtl8370_setAsicSvlanDefaultVlan	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_setAsicSvlanDefaultVlan(uint32 index)$/;"	f
rtl8370_setAsicSvlanEgressUnassign	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_setAsicSvlanEgressUnassign(uint32 enabled)$/;"	f
rtl8370_setAsicSvlanIngressUnmatch	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_setAsicSvlanIngressUnmatch(uint32 enabled)$/;"	f
rtl8370_setAsicSvlanIngressUntag	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_setAsicSvlanIngressUntag(uint32 enabled)$/;"	f
rtl8370_setAsicSvlanMC2SConf	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_setAsicSvlanMC2SConf(uint32 index,rtl8370_svlan_mc2s_t* svlanMC2SConf)$/;"	f
rtl8370_setAsicSvlanMemberConfiguration	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_setAsicSvlanMemberConfiguration(uint32 index,rtl8370_svlan_memconf_t* svlanMemConf)$/;"	f
rtl8370_setAsicSvlanPrioritySel	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_setAsicSvlanPrioritySel(uint32 prisel)$/;"	f
rtl8370_setAsicSvlanSP2CConf	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_setAsicSvlanSP2CConf(uint32 index,rtl8370_svlan_s2c_t* svlanSP2CConf)$/;"	f
rtl8370_setAsicSvlanTpid	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_setAsicSvlanTpid(uint32 protocolType)$/;"	f
rtl8370_setAsicSvlanTrapPriority	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_setAsicSvlanTrapPriority(uint32 priority)$/;"	f
rtl8370_setAsicSvlanUplinkPortMask	rtl8370_asicdrv_svlan.c	/^ret_t rtl8370_setAsicSvlanUplinkPortMask(uint32 portMask)$/;"	f
rtl8370_setAsicTrunkingFlood	rtl8370_asicdrv_trunking.c	/^ret_t rtl8370_setAsicTrunkingFlood(uint32 enabled)$/;"	f
rtl8370_setAsicTrunkingGroup	rtl8370_asicdrv_trunking.c	/^ret_t rtl8370_setAsicTrunkingGroup(uint32 group,uint32 portmask)$/;"	f
rtl8370_setAsicTrunkingHashSelect	rtl8370_asicdrv_trunking.c	/^ret_t rtl8370_setAsicTrunkingHashSelect(uint32 hashsel)$/;"	f
rtl8370_setAsicUnknownIPv4MulticastBehavior	rtl8370_asicdrv_unknownMulticast.c	/^ret_t rtl8370_setAsicUnknownIPv4MulticastBehavior(uint32 port, uint32 behav)$/;"	f
rtl8370_setAsicUnknownIPv6MulticastBehavior	rtl8370_asicdrv_unknownMulticast.c	/^ret_t rtl8370_setAsicUnknownIPv6MulticastBehavior(uint32 port, uint32 behav)$/;"	f
rtl8370_setAsicUnknownL2MulticastBehavior	rtl8370_asicdrv_unknownMulticast.c	/^ret_t rtl8370_setAsicUnknownL2MulticastBehavior(uint32 port, uint32 behav)$/;"	f
rtl8370_setAsicUnknownMulticastTrapPriority	rtl8370_asicdrv_unknownMulticast.c	/^ret_t rtl8370_setAsicUnknownMulticastTrapPriority(uint32 priority)$/;"	f
rtl8370_setAsicVlan4kEntry	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_setAsicVlan4kEntry(rtl8370_user_vlan4kentry *ptr_vlan4kEntry )$/;"	f
rtl8370_setAsicVlanAccpetFrameType	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_setAsicVlanAccpetFrameType(uint32 port, rtl8370_accframetype frame_type)$/;"	f
rtl8370_setAsicVlanEgressTagMode	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_setAsicVlanEgressTagMode( uint32 port, rtl8370_egtagmode tag_mode)$/;"	f
rtl8370_setAsicVlanFilter	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_setAsicVlanFilter(uint32 enabled)$/;"	f
rtl8370_setAsicVlanIngressFilter	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_setAsicVlanIngressFilter(uint32 port, uint32 enabled)$/;"	f
rtl8370_setAsicVlanMemberConfig	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_setAsicVlanMemberConfig(uint32 index, rtl8370_vlanconfiguser *ptr_vlancfg)$/;"	f
rtl8370_setAsicVlanPortAndProtocolBased	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_setAsicVlanPortAndProtocolBased(uint32 port, uint32 index, rtl8370_protocolvlancfg *ptr_ppbcfg)$/;"	f
rtl8370_setAsicVlanPortBasedVID	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_setAsicVlanPortBasedVID(uint32 port, uint32 index, uint32 pri)$/;"	f
rtl8370_setAsicVlanProtocolBasedGroupData	rtl8370_asicdrv_vlan.c	/^ret_t rtl8370_setAsicVlanProtocolBasedGroupData(uint32 index, rtl8370_protocolgdatacfg *ptr_pbcfg)$/;"	f
rtl8370_setAsicWFQBurstSize	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_setAsicWFQBurstSize(uint32 burstsize)$/;"	f
rtl8370_setAsicWFQWeight	rtl8370_asicdrv_scheduling.c	/^ret_t rtl8370_setAsicWFQWeight(uint32 port, uint32 qid, uint32 qWeight)$/;"	f
rtl8370_svlan_c2s_smi_s	rtl8370_asicdrv_svlan.h	/^typedef struct  rtl8370_svlan_c2s_smi_s{$/;"	s
rtl8370_svlan_c2s_smi_t	rtl8370_asicdrv_svlan.h	/^}rtl8370_svlan_c2s_smi_t;$/;"	t	typeref:struct:rtl8370_svlan_c2s_smi_s
rtl8370_svlan_mc2s_s	rtl8370_asicdrv_svlan.h	/^typedef struct  rtl8370_svlan_mc2s_s{$/;"	s
rtl8370_svlan_mc2s_smi_s	rtl8370_asicdrv_svlan.h	/^typedef struct  rtl8370_svlan_mc2s_smi_s{$/;"	s
rtl8370_svlan_mc2s_smi_t	rtl8370_asicdrv_svlan.h	/^}rtl8370_svlan_mc2s_smi_t;$/;"	t	typeref:struct:rtl8370_svlan_mc2s_smi_s
rtl8370_svlan_mc2s_t	rtl8370_asicdrv_svlan.h	/^}rtl8370_svlan_mc2s_t;$/;"	t	typeref:struct:rtl8370_svlan_mc2s_s
rtl8370_svlan_memconf_s	rtl8370_asicdrv_svlan.h	/^typedef struct  rtl8370_svlan_memconf_s{$/;"	s
rtl8370_svlan_memconf_smi_s	rtl8370_asicdrv_svlan.h	/^typedef struct  rtl8370_svlan_memconf_smi_s{$/;"	s
rtl8370_svlan_memconf_smi_t	rtl8370_asicdrv_svlan.h	/^}rtl8370_svlan_memconf_smi_t;$/;"	t	typeref:struct:rtl8370_svlan_memconf_smi_s
rtl8370_svlan_memconf_t	rtl8370_asicdrv_svlan.h	/^}rtl8370_svlan_memconf_t;$/;"	t	typeref:struct:rtl8370_svlan_memconf_s
rtl8370_svlan_s2c_s	rtl8370_asicdrv_svlan.h	/^typedef struct  rtl8370_svlan_s2c_s{$/;"	s
rtl8370_svlan_s2c_smi_s	rtl8370_asicdrv_svlan.h	/^typedef struct  rtl8370_svlan_s2c_smi_s{$/;"	s
rtl8370_svlan_s2c_smi_t	rtl8370_asicdrv_svlan.h	/^}rtl8370_svlan_s2c_smi_t;$/;"	t	typeref:struct:rtl8370_svlan_s2c_smi_s
rtl8370_svlan_s2c_t	rtl8370_asicdrv_svlan.h	/^}rtl8370_svlan_s2c_t;$/;"	t	typeref:struct:rtl8370_svlan_s2c_s
rtl8370_user_vlan4kentry	rtl8370_asicdrv_vlan.h	/^}rtl8370_user_vlan4kentry;$/;"	t	typeref:struct:USER_VLANTABLE
rtl8370_vlan4kentrysmi	rtl8370_asicdrv_vlan.h	/^}rtl8370_vlan4kentrysmi;$/;"	t	typeref:struct:VLANTABLE
rtl8370_vlanconfigsmi	rtl8370_asicdrv_vlan.h	/^}rtl8370_vlanconfigsmi;$/;"	t	typeref:struct:VLANCONFIGSMI
rtl8370_vlanconfiguser	rtl8370_asicdrv_vlan.h	/^}rtl8370_vlanconfiguser;$/;"	t	typeref:struct:VLANCONFIGUSER
rtl83xx-objs	Makefile	/^rtl83xx-objs := rtl8370_main.o \\$/;"	m
rtl83xx_add_cpu_mac	rtl8370_main.c	/^static int rtl83xx_add_cpu_mac(void)$/;"	f	file:
rtl83xx_fops	rtl8370_main.c	/^static struct file_operations rtl83xx_fops = {$/;"	v	typeref:struct:file_operations	file:
rtl83xx_hw_init	rtl8370_main.c	/^static int rtl83xx_hw_init(void)$/;"	f	file:
rtl83xx_init_cpu_port	rtl8370_main.c	/^static int rtl83xx_init_cpu_port(void)$/;"	f	file:
rtl83xx_ioctl	rtl8370_main.c	/^static long rtl83xx_ioctl(struct file *file,$/;"	f	file:
rtl83xx_miscdev	rtl8370_main.c	/^static struct miscdevice rtl83xx_miscdev = {$/;"	v	typeref:struct:miscdevice	file:
rtl83xx_module_exit	rtl8370_main.c	/^module_exit(rtl83xx_module_exit);$/;"	v
rtl83xx_module_exit	rtl8370_main.c	/^static void __exit rtl83xx_module_exit(void)$/;"	f	file:
rtl83xx_module_init	rtl8370_main.c	/^module_init(rtl83xx_module_init);$/;"	v
rtl83xx_module_init	rtl8370_main.c	/^static int __init rtl83xx_module_init(void)$/;"	f	file:
rtl83xx_open	rtl8370_main.c	/^static int rtl83xx_open(struct inode *inode, struct file *file)$/;"	f	file:
rtl83xx_release	rtl8370_main.c	/^static int rtl83xx_release(struct inode *inode, struct file *file)$/;"	f	file:
rtl83xx_sw_init	rtl8370_main.c	/^static int rtl83xx_sw_init(void)$/;"	f	file:
rtlglue_printf	rtk_types.h	111;"	d
rtlglue_printf	rtk_types.h	113;"	d
ruleNum	rtl8370_vb.h	/^			rtk_filter_number_t ruleNum;$/;"	m	struct:__anon1::__anon2::rtk_acl_cfg_para
rxDelay	rtl8370_vb.h	/^			rtk_data_t rxDelay;$/;"	m	struct:__anon1::__anon2::rtk_port_rgmii_delay_para
rxLen	rtk_api.h	/^            uint32      rxLen;$/;"	m	struct:rtk_rtctResult_s::__anon18::fe_result_s
rxpause	rtk_api.h	/^    uint32 rxpause;      $/;"	m	struct:rtk_port_mac_ability_s
rxpause	rtl8370_asicdrv_port.h	/^    uint16 rxpause:1;$/;"	m	struct:rtl8370_port_ability_s
rxpause	rtl8370_asicdrv_port.h	/^    uint16 rxpause:1;$/;"	m	struct:rtl8370_port_status_s
sa_block	rtk_api.h	/^	uint32 	sa_block;$/;"	m	struct:rtk_l2_addr_table_s
sa_block	rtk_api.h	/^    uint32      sa_block;$/;"	m	struct:rtk_l2_ucastAddr_s
sa_en	rtl8370_asicdrv_lut.h	/^	uint16 	sa_en:1;$/;"	m	struct:LUTTABLE
sa_en	rtl8370_asicdrv_lut.h	/^	uint16 	sa_en:1;$/;"	m	struct:fdb_ipmulticast_st
sa_en	rtl8370_asicdrv_lut.h	/^	uint16 	sa_en:1;$/;"	m	struct:fdb_l2multicast_st
sa_en	rtl8370_asicdrv_lut.h	/^	uint16 	sa_en:1;$/;"	m	struct:fdb_maclearn_st
sip	rtk_api.h	/^	      rtk_filter_ip_t      sip;$/;"	m	union:rtk_filter_field::__anon14
sip	rtk_api.h	/^	ipaddr_t sip;$/;"	m	struct:rtk_l2_addr_table_s
sip	rtl8370_asicdrv_acl.h	/^        ipaddr_t            sip;$/;"	m	union:__anon32::__anon33
sip	rtl8370_asicdrv_lut.h	/^	ipaddr_t sip;$/;"	m	struct:LUTTABLE
sip	rtl8370_vb.h	/^			ipaddr_t sip;$/;"	m	struct:__anon1::__anon2::rtk_l2_ipmcaddr_para
sip0	rtl8370_asicdrv_lut.h	/^    uint16 	sip0:8;$/;"	m	struct:fdb_ipmulticast_st
sip1	rtl8370_asicdrv_lut.h	/^	uint16 	sip1:8;$/;"	m	struct:fdb_ipmulticast_st
sip2	rtl8370_asicdrv_lut.h	/^	uint16 	sip2:8;$/;"	m	struct:fdb_ipmulticast_st
sip3	rtl8370_asicdrv_lut.h	/^	uint16 	sip3:8;$/;"	m	struct:fdb_ipmulticast_st
sipv6	rtk_api.h	/^	      rtk_filter_ip6_t     sipv6;$/;"	m	union:rtk_filter_field::__anon14
smac	rtk_api.h	/^        rtk_filter_mac_t       smac;$/;"	m	union:rtk_filter_field::__anon14
smac	rtl8370_asicdrv_acl.h	/^        ether_addr_t        smac;        $/;"	m	union:__anon32::__anon33
smac_pri	rtk_api.h	/^    uint32 smac_pri;$/;"	m	struct:rtk_priority_select_s
smi_auto	rtl8370_asicdrv_lut.h	/^	struct fdb_maclearn_st		smi_auto;$/;"	m	union:FDBSMITABLE	typeref:struct:FDBSMITABLE::fdb_maclearn_st
smi_ether_addr_s	rtl8370_asicdrv.h	/^typedef struct   smi_ether_addr_s{$/;"	s
smi_ether_addr_t	rtl8370_asicdrv.h	/^}smi_ether_addr_t;$/;"	t	typeref:struct:smi_ether_addr_s
smi_init	smi.c	/^int32 smi_init(uint32 port, uint32 pinSCK, uint32 pinSDA)$/;"	f
smi_ipmul	rtl8370_asicdrv_lut.h	/^	struct fdb_ipmulticast_st	smi_ipmul;$/;"	m	union:FDBSMITABLE	typeref:struct:FDBSMITABLE::fdb_ipmulticast_st
smi_l2mul	rtl8370_asicdrv_lut.h	/^	struct fdb_l2multicast_st   smi_l2mul;$/;"	m	union:FDBSMITABLE	typeref:struct:FDBSMITABLE::fdb_l2multicast_st
smi_read	smi.c	/^int32 smi_read(uint32 mAddrs, uint32 *rData)$/;"	f
smi_reset	smi.c	/^int32 smi_reset(uint32 port, uint32 pinRST)$/;"	f
smi_write	smi.c	/^int32 smi_write(uint32 mAddrs, uint32 rData)$/;"	f
spa	rtl8370_asicdrv_lut.h	/^	uint16 	spa:4;$/;"	m	struct:LUTTABLE
spa	rtl8370_asicdrv_lut.h	/^	uint16 	spa:4;$/;"	m	struct:fdb_maclearn_st
speed	rtk_api.h	/^    uint32 speed;$/;"	m	struct:rtk_port_mac_ability_s
speed	rtl8370_asicdrv_port.h	/^    uint16 speed:2;$/;"	m	struct:rtl8370_port_ability_s
speed	rtl8370_asicdrv_port.h	/^    uint16 speed:2;$/;"	m	struct:rtl8370_port_status_s
speed	rtl8370_vb.h	/^			rtk_port_speed_t speed;$/;"	m	struct:__anon1::__anon2::rtk_port_phy_status_para
src_port	rtl8370_vb.h	/^			rtk_port_t src_port;$/;"	m	struct:__anon1::__anon2::rtk_svlan_c2s_para
stag	rtk_api.h	/^        rtk_filter_tag_t       stag;$/;"	m	union:rtk_filter_field::__anon14
stag	rtl8370_asicdrv_acl.h	/^        tag_t               stag;$/;"	m	union:__anon32::__anon33
stat_global	rtl8370_vb.h	/^		} stat_global;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_stat_global_para
stat_port	rtl8370_vb.h	/^		} stat_port;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_stat_port_para
state	rtl8370_vb.h	/^			rtk_filter_state_t state;$/;"	m	struct:__anon1::__anon2::rtk_acl_state_para
static_bit	rtl8370_asicdrv_lut.h	/^	uint16 	static_bit:1;$/;"	m	struct:LUTTABLE
static_bit	rtl8370_asicdrv_lut.h	/^	uint16 	static_bit:1;$/;"	m	struct:fdb_ipmulticast_st
static_bit	rtl8370_asicdrv_lut.h	/^	uint16 	static_bit:1;$/;"	m	struct:fdb_l2multicast_st
static_bit	rtl8370_asicdrv_lut.h	/^	uint16 	static_bit:1;$/;"	m	struct:fdb_maclearn_st
status	rtl8370_vb.h	/^			rtk_port_mac_ability_t status; \/* struct rtk_port_mac_ability_s *\/$/;"	m	struct:__anon1::__anon2::rtk_port_mac_status_para
stg	rtl8370_vb.h	/^			rtk_stg_t stg;$/;"	m	struct:__anon1::__anon2::rtk_vlan_stg_para
storm_bypass	rtl8370_vb.h	/^		} storm_bypass;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_storm_bypass_para
storm_ctrl_rate	rtl8370_vb.h	/^		} storm_ctrl_rate;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_storm_ctrl_rate_para
storm_type	rtl8370_vb.h	/^			rtk_rate_storm_group_t storm_type;$/;"	m	struct:__anon1::__anon2::rtk_storm_ctrl_rate_para
stp_mstp_state	rtl8370_vb.h	/^		} stp_mstp_state;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_stp_mstp_state_para
stp_state	rtl8370_vb.h	/^			rtk_stp_state_t stp_state;$/;"	m	struct:__anon1::__anon2::rtk_stp_mstp_state_para
str2decimal_1	phy_test/phy_reg_rw.c	/^u_int32_t str2decimal_1(u_int8_t *cp)$/;"	f
str2decimal_1	sw_test/sw_reg_rw.c	/^u_int32_t str2decimal_1(u_int8_t *cp)$/;"	f
str2hex_1	phy_test/phy_reg_rw.c	/^u_int32_t str2hex_1(u_int8_t *cp)$/;"	f
str2hex_1	sw_test/sw_reg_rw.c	/^u_int32_t str2hex_1(u_int8_t *cp)$/;"	f
str2value_1	phy_test/phy_reg_rw.c	/^u_int32_t str2value_1(u_int8_t *strp)$/;"	f
str2value_1	sw_test/sw_reg_rw.c	/^u_int32_t str2value_1(u_int8_t *strp)$/;"	f
svid	rtk_api.h	/^    uint32 svid;   $/;"	m	struct:rtk_svlan_memberCfg_s
svid	rtl8370_asicdrv_svlan.h	/^    uint16 svid:12; $/;"	m	struct:rtl8370_svlan_s2c_s
svid	rtl8370_asicdrv_svlan.h	/^    uint16 svid:12;$/;"	m	struct:rtl8370_svlan_s2c_smi_s
svid	rtl8370_vb.h	/^			rtk_vlan_t svid;$/;"	m	struct:__anon1::__anon2::rtk_svlan_c2s_para
svid	rtl8370_vb.h	/^			rtk_vlan_t svid;$/;"	m	struct:__anon1::__anon2::rtk_svlan_def_svid_para
svid	rtl8370_vb.h	/^			rtk_vlan_t svid;$/;"	m	struct:__anon1::__anon2::rtk_svlan_ipmc2s_para
svid	rtl8370_vb.h	/^			rtk_vlan_t svid;$/;"	m	struct:__anon1::__anon2::rtk_svlan_l2mc2s_para
svid	rtl8370_vb.h	/^			rtk_vlan_t svid;$/;"	m	struct:__anon1::__anon2::rtk_svlan_sp2c_para
svid	rtl8370_vb.h	/^			rtk_vlan_t svid;$/;"	m	struct:__anon1::__anon2::rtk_svlan_unmatch_act_para
svid_idx	rtl8370_vb.h	/^			rtk_uint32 svid_idx;$/;"	m	struct:__anon1::__anon2::rtk_svlan_mbrport_entry_para
svidx	rtl8370_asicdrv_svlan.h	/^    uint16 svidx:6;	$/;"	m	struct:rtl8370_svlan_mc2s_s
svidx	rtl8370_asicdrv_svlan.h	/^    uint16 svidx:6;$/;"	m	struct:rtl8370_svlan_c2s_smi_s
svidx	rtl8370_asicdrv_svlan.h	/^    uint16 svidx:6;$/;"	m	struct:rtl8370_svlan_mc2s_smi_s
svlan_c2s	rtl8370_vb.h	/^		} svlan_c2s;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_svlan_c2s_para
svlan_cfg	rtl8370_vb.h	/^			rtk_svlan_memberCfg_t svlan_cfg; \/* struct rtk_svlan_memberCfg_s *\/$/;"	m	struct:__anon1::__anon2::rtk_svlan_mbrport_entry_para
svlan_def_svid	rtl8370_vb.h	/^		} svlan_def_svid;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_svlan_def_svid_para
svlan_ipmc2s	rtl8370_vb.h	/^		} svlan_ipmc2s;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_svlan_ipmc2s_para
svlan_l2mc2s	rtl8370_vb.h	/^		} svlan_l2mc2s;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_svlan_l2mc2s_para
svlan_mbrport_entry	rtl8370_vb.h	/^		} svlan_mbrport_entry;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_svlan_mbrport_entry_para
svlan_portmask	rtl8370_vb.h	/^			rtk_portmask_t svlan_portmask; \/* struct rtk_portmask_s *\/$/;"	m	struct:__anon1::__anon2::rtk_svlan_svc_port_para
svlan_pri	rtk_api.h	/^    uint32 svlan_pri;$/;"	m	struct:rtk_priority_select_s
svlan_pri_ref	rtl8370_vb.h	/^		} svlan_pri_ref;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_svlan_pri_ref_para
svlan_sp2c	rtl8370_vb.h	/^		} svlan_sp2c;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_svlan_sp2c_para
svlan_svc_port	rtl8370_vb.h	/^		} svlan_svc_port;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_svlan_svc_port_para
svlan_tag_id	rtl8370_vb.h	/^			rtk_uint32 svlan_tag_id;$/;"	m	struct:__anon1::__anon2::rtk_svlan_tpid_para
svlan_tpid	rtl8370_vb.h	/^		} svlan_tpid;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_svlan_tpid_para
svlan_unmatch_act	rtl8370_vb.h	/^		} svlan_unmatch_act;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_svlan_unmatch_act_para
sw_lock	rtl8370_main.c	/^spinlock_t *sw_lock;$/;"	v
swapl32	rtk_types.h	46;"	d
swaps16	rtk_types.h	51;"	d
switch_green_ethernet	rtl8370_vb.h	/^		} switch_green_ethernet;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_switch_green_ethernet_para
switch_max_pktlen	rtl8370_vb.h	/^		} switch_max_pktlen;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_switch_max_pktlen_para
syn	rtk_api.h	/^    rtk_filter_flag_t syn;$/;"	m	struct:__anon13
syn	rtl8370_asicdrv_acl.h	/^    uint32 syn;$/;"	m	struct:__anon30
tagType	rtk_api.h	/^    rtk_filter_flag_t tagType[CARE_TAG_MAX];$/;"	m	struct:__anon6
tag_exist	rtl8370_asicdrv_acl.h	/^    uint16 tag_exist:9;$/;"	m	struct:__anon25
tag_exist	rtl8370_asicdrv_acl.h	/^    uint32 tag_exist;$/;"	m	struct:__anon34
tag_mode	rtl8370_vb.h	/^			rtk_vlan_tagMode_t tag_mode;$/;"	m	struct:__anon1::__anon2::rtk_vlan_tagmode_para
tag_t	rtl8370_asicdrv_acl.h	/^}  tag_t;$/;"	t	typeref:struct:__anon27
tcpAckNumber	rtk_api.h	/^        rtk_filter_value_t   tcpAckNumber;$/;"	m	union:rtk_filter_field::__anon14
tcpDstPort	rtk_api.h	/^        rtk_filter_value_t   tcpDstPort;$/;"	m	union:rtk_filter_field::__anon14
tcpDstPort	rtl8370_asicdrv_acl.h	/^        uint32              tcpDstPort;$/;"	m	union:__anon32::__anon33
tcpFlag	rtk_api.h	/^        rtk_filter_tcpFlag_t tcpFlag;$/;"	m	union:rtk_filter_field::__anon14
tcpFlag	rtl8370_asicdrv_acl.h	/^        tcp_flag_t          tcpFlag;$/;"	m	union:__anon32::__anon33
tcpSeqNumber	rtk_api.h	/^        rtk_filter_value_t   tcpSeqNumber;$/;"	m	union:rtk_filter_field::__anon14
tcpSrcPort	rtk_api.h	/^        rtk_filter_value_t   tcpSrcPort;$/;"	m	union:rtk_filter_field::__anon14
tcpSrcPort	rtl8370_asicdrv_acl.h	/^        uint32              tcpSrcPort;$/;"	m	union:__anon32::__anon33
tcp_flag_t	rtl8370_asicdrv_acl.h	/^} tcp_flag_t;$/;"	t	typeref:struct:__anon30
tos	rtl8370_asicdrv_acl.h	/^    uint32 tos;$/;"	m	struct:__anon28
trap_priority	rtl8370_asicdrv_igmp.h	/^    uint16 trap_priority:3;$/;"	m	struct:rtl8370_igmp_s
trap_priority	rtl8370_asicdrv_rma.h	/^    uint16 trap_priority:3;$/;"	m	struct:rtl8370_rma_s
txDelay	rtl8370_vb.h	/^			rtk_data_t txDelay;$/;"	m	struct:__anon1::__anon2::rtk_port_rgmii_delay_para
txLen	rtk_api.h	/^            uint32      txLen;$/;"	m	struct:rtk_rtctResult_s::__anon18::fe_result_s
txpause	rtk_api.h	/^    uint32 txpause;$/;"	m	struct:rtk_port_mac_ability_s
txpause	rtl8370_asicdrv_port.h	/^    uint16 txpause:1;$/;"	m	struct:rtl8370_port_ability_s
txpause	rtl8370_asicdrv_port.h	/^    uint16 txpause:1;$/;"	m	struct:rtl8370_port_status_s
type	rtl8370_asicdrv_acl.h	/^    uint16 type:3;$/;"	m	struct:__anon25
type	rtl8370_asicdrv_acl.h	/^    uint32 type;$/;"	m	struct:__anon31
type	rtl8370_asicdrv_acl.h	/^    uint32 type;$/;"	m	struct:__anon32
type	rtl8370_asicdrv_acl.h	/^    uint32 type;$/;"	m	struct:__anon34
type	rtl8370_vb.h	/^			rtk_l2_flushType_t type;$/;"	m	struct:__anon1::__anon2::rtk_l2_flush_type_para
type	rtl8370_vb.h	/^			rtk_l2_lookup_type_t type;$/;"	m	struct:__anon1::__anon2::rtk_l2_ipmcaddr_lkup_para
type	rtl8370_vb.h	/^			rtk_storm_bypass_t type;$/;"	m	struct:__anon1::__anon2::rtk_storm_bypass_para
udpDatcPort	rtk_api.h	/^        rtk_filter_value_t   udpDatcPort;$/;"	m	union:rtk_filter_field::__anon14
udpDstPort	rtl8370_asicdrv_acl.h	/^        uint32              udpDstPort;$/;"	m	union:__anon32::__anon33
udpSrcPort	rtk_api.h	/^        rtk_filter_value_t   udpSrcPort;$/;"	m	union:rtk_filter_field::__anon14
udpSrcPort	rtl8370_asicdrv_acl.h	/^        uint32              udpSrcPort;$/;"	m	union:__anon32::__anon33
uint16	rtk_types.h	/^typedef unsigned short        uint16;$/;"	t
uint32	rtk_types.h	/^typedef unsigned int		    uint32;$/;"	t
uint64	rtk_types.h	/^typedef unsigned long long    uint64;$/;"	t
uint8	rtk_types.h	/^typedef unsigned char         uint8;$/;"	t
untag	rtl8370_asicdrv_vlan.h	/^ 	uint16 	untag;$/;"	m	struct:USER_VLANTABLE
untag1	rtl8370_asicdrv_vlan.h	/^	uint16	untag1:2;$/;"	m	struct:VLANTABLE
untag2	rtl8370_asicdrv_vlan.h	/^	uint16	untag2:14;$/;"	m	struct:VLANTABLE
untagmsk	rtl8370_vb.h	/^			rtk_portmask_t untagmsk; \/* struct rtk_portmask_s *\/$/;"	m	struct:__anon1::__anon2::rtk_vlan_para
urg	rtk_api.h	/^    rtk_filter_flag_t urg;$/;"	m	struct:__anon13
urg	rtl8370_asicdrv_acl.h	/^    uint32 urg;$/;"	m	struct:__anon30
valid	rtk_api.h	/^	rtk_enable_t                valid;$/;"	m	struct:__anon16
valid	rtl8370_asicdrv_acl.h	/^    uint32                   valid;$/;"	m	struct:__anon35
valid	rtl8370_asicdrv_acl.h	/^    uint32        valid;$/;"	m	struct:__anon26
valid	rtl8370_asicdrv_lut.h	/^	uint16 	valid:1;$/;"	m	struct:fdb_ipmulticast_st
valid	rtl8370_asicdrv_lut.h	/^	uint16 	valid:1;$/;"	m	struct:fdb_l2multicast_st
valid	rtl8370_asicdrv_lut.h	/^	uint16 	valid:1;$/;"	m	struct:fdb_maclearn_st
valid	rtl8370_asicdrv_lut.h	/^    uint16  valid:1;    $/;"	m	struct:LUTTABLE
valid	rtl8370_asicdrv_svlan.h	/^    uint16 valid:1; $/;"	m	struct:rtl8370_svlan_mc2s_s
valid	rtl8370_asicdrv_svlan.h	/^    uint16 valid:1; $/;"	m	struct:rtl8370_svlan_mc2s_smi_s
valid	rtl8370_asicdrv_vlan.h	/^    uint32 valid;$/;"	m	struct:__anon24
value	rtk_api.h	/^    rtk_filter_ip6_addr_t value;$/;"	m	struct:__anon11
value	rtk_api.h	/^    rtk_mac_t value;$/;"	m	struct:__anon8
value	rtk_api.h	/^    uint32 value;$/;"	m	struct:__anon5
value	rtk_api.h	/^    uint32 value;$/;"	m	struct:__anon7
value	rtk_api.h	/^    uint32 value;$/;"	m	struct:rtk_filter_value_s
value	rtk_api.h	/^    uint32 value[FILTER_PATTERN_MAX];$/;"	m	struct:__anon12
value	rtk_api.h	/^    uint32 value[RTK_DOT_1AS_TIMESTAMP_UNIT_IN_WORD_LENGTH];$/;"	m	struct:__anon3
value	rtk_api.h	/^    uint8 value[RTK_MAX_NUM_OF_INTERRUPT_TYPE];$/;"	m	struct:rtk_int_status_s
value	rtk_api.h	/^    uint8 value[RTK_MAX_NUM_OF_TRUNK_HASH_VAL];$/;"	m	struct:rtk_trunk_hashVal2Port_s
value	rtl8370_asicdrv_svlan.h	/^    uint32 value;$/;"	m	struct:rtl8370_svlan_mc2s_s
vbpen	rtl8370_asicdrv_vlan.h	/^	uint16	vbpen:1;$/;"	m	struct:VLANCONFIGSMI
vbpen	rtl8370_asicdrv_vlan.h	/^ 	uint16 	vbpen:1;$/;"	m	struct:VLANTABLE
vbpen	rtl8370_asicdrv_vlan.h	/^    uint16  vbpen;$/;"	m	struct:USER_VLANTABLE
vbpen	rtl8370_asicdrv_vlan.h	/^    uint16  vbpen;$/;"	m	struct:VLANCONFIGUSER
vbpri	rtl8370_asicdrv_vlan.h	/^	uint16	vbpri:3;$/;"	m	struct:VLANCONFIGSMI
vbpri	rtl8370_asicdrv_vlan.h	/^	uint16	vbpri:3;$/;"	m	struct:VLANTABLE
vbpri	rtl8370_asicdrv_vlan.h	/^    uint16  vbpri;$/;"	m	struct:USER_VLANTABLE
vbpri	rtl8370_asicdrv_vlan.h	/^    uint16  vbpri;$/;"	m	struct:VLANCONFIGUSER
vid	rtk_api.h	/^    rtk_filter_value_t vid;$/;"	m	struct:rtk_filter_tag_s
vid	rtl8370_asicdrv_acl.h	/^    uint32 vid;$/;"	m	struct:__anon27
vid	rtl8370_asicdrv_vlan.h	/^	uint16 	vid;$/;"	m	struct:USER_VLANTABLE
vid	rtl8370_vb.h	/^			rtk_vlan_t vid;$/;"	m	struct:__anon1::__anon2::rtk_l2_flush_type_para
vid	rtl8370_vb.h	/^			rtk_vlan_t vid;$/;"	m	struct:__anon1::__anon2::rtk_svlan_c2s_para
vid	rtl8370_vb.h	/^			rtk_vlan_t vid;$/;"	m	struct:__anon1::__anon2::rtk_vlan_based_pri_para
vid	rtl8370_vb.h	/^			rtk_vlan_t vid;$/;"	m	struct:__anon1::__anon2::rtk_vlan_para
vid	rtl8370_vb.h	/^			rtk_vlan_t vid;$/;"	m	struct:__anon1::__anon2::rtk_vlan_stg_para
vlan	rtl8370_vb.h	/^ 		} vlan;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_vlan_para
vlan_based_pri	rtl8370_vb.h	/^		} vlan_based_pri;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_vlan_based_pri_para
vlan_idx	rtl8370_asicdrv_vlan.h	/^    uint32 vlan_idx;$/;"	m	struct:__anon24
vlan_leaky	rtl8370_asicdrv_igmp.h	/^    uint16 vlan_leaky:1;$/;"	m	struct:rtl8370_igmp_s
vlan_leaky	rtl8370_asicdrv_rma.h	/^    uint16 vlan_leaky:1;$/;"	m	struct:rtl8370_rma_s
vlan_mbr_filter	rtl8370_vb.h	/^		} vlan_mbr_filter;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_vlan_mbr_filter_para
vlan_port_aft	rtl8370_vb.h	/^		} vlan_port_aft;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_vlan_port_aft_para
vlan_port_igrfilter_en	rtl8370_vb.h	/^		} vlan_port_igrfilter_en;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_vlan_port_igrfilter_en_para
vlan_ppbased_vlan	rtl8370_vb.h	/^		} vlan_ppbased_vlan;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_vlan_ppbased_vlan_para
vlan_pvid	rtl8370_vb.h	/^		} vlan_pvid;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_vlan_pvid_para
vlan_stg	rtl8370_vb.h	/^		} vlan_stg;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_vlan_stg_para
vlan_tagmode	rtl8370_vb.h	/^		} vlan_tagmode;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::rtk_vlan_tagmode_para
vs_efid	rtl8370_asicdrv_svlan.h	/^    uint16 vs_efid:3;   $/;"	m	struct:rtl8370_svlan_memconf_s
vs_efid	rtl8370_asicdrv_svlan.h	/^    uint16 vs_efid:3;   $/;"	m	struct:rtl8370_svlan_memconf_smi_s
vs_efiden	rtl8370_asicdrv_svlan.h	/^    uint16 vs_efiden:1; $/;"	m	struct:rtl8370_svlan_memconf_s
vs_efiden	rtl8370_asicdrv_svlan.h	/^    uint16 vs_efiden:1; $/;"	m	struct:rtl8370_svlan_memconf_smi_s
vs_fid	rtl8370_asicdrv_svlan.h	/^    uint16 vs_fid:12;$/;"	m	struct:rtl8370_svlan_memconf_s
vs_fid	rtl8370_asicdrv_svlan.h	/^    uint16 vs_fid:12;$/;"	m	struct:rtl8370_svlan_memconf_smi_s
vs_member	rtl8370_asicdrv_svlan.h	/^    uint16 vs_member;$/;"	m	struct:rtl8370_svlan_memconf_s
vs_member	rtl8370_asicdrv_svlan.h	/^    uint16 vs_member;$/;"	m	struct:rtl8370_svlan_memconf_smi_s
vs_msti	rtl8370_asicdrv_svlan.h	/^    uint16 vs_msti:4;$/;"	m	struct:rtl8370_svlan_memconf_s
vs_msti	rtl8370_asicdrv_svlan.h	/^    uint16 vs_msti:4;$/;"	m	struct:rtl8370_svlan_memconf_smi_s
vs_priority	rtl8370_asicdrv_svlan.h	/^    uint16 vs_priority:3;$/;"	m	struct:rtl8370_svlan_memconf_s
vs_priority	rtl8370_asicdrv_svlan.h	/^    uint16 vs_priority:3;$/;"	m	struct:rtl8370_svlan_memconf_smi_s
vs_relaysvid	rtl8370_asicdrv_svlan.h	/^    uint16 vs_relaysvid:12;$/;"	m	struct:rtl8370_svlan_memconf_s
vs_relaysvid	rtl8370_asicdrv_svlan.h	/^    uint16 vs_relaysvid:12;$/;"	m	struct:rtl8370_svlan_memconf_smi_s
vs_svid	rtl8370_asicdrv_svlan.h	/^    uint16 vs_svid:12;  $/;"	m	struct:rtl8370_svlan_memconf_s
vs_svid	rtl8370_asicdrv_svlan.h	/^    uint16 vs_svid:12;  $/;"	m	struct:rtl8370_svlan_memconf_smi_s
weights	rtk_api.h	/^    uint32 weights[RTK_MAX_NUM_OF_QUEUE];$/;"	m	struct:rtk_qos_queue_weights_s
