
…
v++_compile_kernel$e2e0629f-37d6-4eca-9e5b-3cfda2791591›v++  -g --target sw_emu --platform /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --save-temps --temp_dir temp_dir --config design.cfg -o kernel.xo kernel/kernel.cpp -c -k wide_krnl -I./include *m"i/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/reports/kernel/v++_compile_kernel_guidance.html2\"X/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/v++_compile_kernel_guidance.pbB^

design.cfgPdebug=1
profile_kernel=data:all:all:all

[connectivity]
nk=wide_krnl:1:wide_krnl