{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 11:54:44 2018 " "Info: Processing started: Fri May 04 11:54:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hardware -c hardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hardware -c hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlador.sv(117) " "Warning (10268): Verilog HDL information at controlador.sv(117): always construct contains both blocking and non-blocking assignments" {  } { { "controlador.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/controlador.sv" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Info: Found entity 1: controlador" {  } { { "controlador.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/controlador.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2entradas32bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2entradas32bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2entradas32bits " "Info: Found entity 1: mux2entradas32bits" {  } { { "mux2entradas32bits.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/mux2entradas32bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4entradas32bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4entradas32bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4entradas32bits " "Info: Found entity 1: mux4entradas32bits" {  } { { "mux4entradas32bits.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/mux4entradas32bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2entradas32bits_real.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2entradas32bits_real.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2entradas32bits_real " "Info: Found entity 1: mux2entradas32bits_real" {  } { { "mux2entradas32bits_real.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/mux2entradas32bits_real.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Info: Found entity 1: AluControl" {  } { { "AluControl.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/AluControl.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor16to32bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file extensor16to32bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extensor16to32bits " "Info: Found entity 1: extensor16to32bits" {  } { { "extensor16to32bits.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/extensor16to32bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2bits " "Info: Found entity 1: shiftLeft2bits" {  } { { "shiftLeft2bits.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/shiftLeft2bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2bits26.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2bits26.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2bits26 " "Info: Found entity 1: shiftLeft2bits26" {  } { { "shiftLeft2bits26.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/shiftLeft2bits26.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4entradas5bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4entradas5bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4entradas5bits " "Info: Found entity 1: mux4entradas5bits" {  } { { "mux4entradas5bits.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/mux4entradas5bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mul.sv(13) " "Warning (10268): Verilog HDL information at mul.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "mul.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/mul.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Info: Found entity 1: mul" {  } { { "mul.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/mul.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getbyteorhw.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file getbyteorhw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getByteOrHw " "Info: Found entity 1: getByteOrHw" {  } { { "getByteOrHw.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/getByteOrHw.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8entradas32bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8entradas32bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8entradas32bits " "Info: Found entity 1: mux8entradas32bits" {  } { { "mux8entradas32bits.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/mux8entradas32bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LoadEPC cpu.sv(74) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(74): created implicit net for \"LoadEPC\"" {  } { { "cpu.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/cpu.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TratamentoExcecaoEspera1 controlador.sv(1036) " "Error (10161): Verilog HDL error at controlador.sv(1036): object \"TratamentoExcecaoEspera1\" is not declared" {  } { { "controlador.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/controlador.sv" 1036 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TratamentoExcecaoEspera1 controlador.sv(1041) " "Error (10161): Verilog HDL error at controlador.sv(1041): object \"TratamentoExcecaoEspera1\" is not declared" {  } { { "controlador.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/controlador.sv" 1041 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TratamentoExcecaoEspera2 controlador.sv(1069) " "Error (10161): Verilog HDL error at controlador.sv(1069): object \"TratamentoExcecaoEspera2\" is not declared" {  } { { "controlador.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/controlador.sv" 1069 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TratamentoExcecaoEspera2 controlador.sv(1072) " "Error (10161): Verilog HDL error at controlador.sv(1072): object \"TratamentoExcecaoEspera2\" is not declared" {  } { { "controlador.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/controlador.sv" 1072 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TratamentoExcecaoFinish controlador.sv(1099) " "Error (10161): Verilog HDL error at controlador.sv(1099): object \"TratamentoExcecaoFinish\" is not declared" {  } { { "controlador.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/controlador.sv" 1099 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TratamentoExcecaoFinish controlador.sv(1102) " "Error (10161): Verilog HDL error at controlador.sv(1102): object \"TratamentoExcecaoFinish\" is not declared" {  } { { "controlador.sv" "" { Text "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/controlador.sv" 1102 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/hardware.map.smsg " "Info: Generated suppressed messages file C:/Users/sgfl/Desktop/HardwareProject_MIPS/projeto/hardware.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Error: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 04 11:54:47 2018 " "Error: Processing ended: Fri May 04 11:54:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
