Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 14 07:28:28 2022
| Host         : Muhammads running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           30 |
| No           | No                    | Yes                    |              54 |           16 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              33 |           10 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |              28 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------+-------------------+------------------+----------------+--------------+
|         Clock Signal         |        Enable Signal        |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-----------------------------+-------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG         | XLXI_7/drdy_out             |                   |                1 |              1 |         1.00 |
|  segment1/XLXI_47/CLK        |                             |                   |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG         | XLXI_7/drdy_out             | LED[7]_i_1_n_0    |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG         | XLXI_7/drdy_out             | LED[15]_i_1_n_0   |                5 |              7 |         1.40 |
|  game/vc/r_25MHz_reg[1]_0[0] |                             | rst_IBUF          |                4 |             10 |         2.50 |
|  game/vc/r_25MHz_reg[1]_0[0] | game/vc/v_count_next_1      | rst_IBUF          |                3 |             10 |         3.33 |
|  CLK100MHZ_IBUF_BUFG         | game/vc/E[0]                |                   |                4 |             10 |         2.50 |
|  CLK100MHZ_IBUF_BUFG         | game/vc/up_reg[0]           |                   |                3 |             10 |         3.33 |
|  CLK100MHZ_IBUF_BUFG         | game/vc/r_25MHz_reg[1]_0[0] |                   |                2 |             12 |         6.00 |
|  CLK100MHZ_IBUF_BUFG         | dig3[3]_i_2_n_0             | dig3              |                8 |             14 |         1.75 |
|  CLK100MHZ_IBUF_BUFG         |                             | delay[32]_i_1_n_0 |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG         |                             | rst_IBUF          |               12 |             44 |         3.67 |
|  CLK100MHZ_IBUF_BUFG         |                             |                   |               29 |             81 |         2.79 |
+------------------------------+-----------------------------+-------------------+------------------+----------------+--------------+


