
*** Running vivado
    with args -log system_top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top_wrapper.tcl


*** Running vivado
    with args -log system_top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/vivado2019/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.cache/ip 
Command: synth_design -top system_top_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 845.238 ; gain = 178.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_top_wrapper' [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'system_top' declared at 'E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/synth/system_top.vhd:989' bound to instance 'system_top_i' of component 'system_top' [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'system_top' [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/synth/system_top.vhd:1019]
INFO: [Synth 8-3491] module 'system_top_Subsystem_ip_0_0' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_Subsystem_ip_0_0/synth/system_top_Subsystem_ip_0_0.vhd:56' bound to instance 'Subsystem_ip_0' of component 'system_top_Subsystem_ip_0_0' [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/synth/system_top.vhd:1306]
INFO: [Synth 8-638] synthesizing module 'system_top_Subsystem_ip_0_0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_Subsystem_ip_0_0/synth/system_top_Subsystem_ip_0_0.vhd:82]
INFO: [Synth 8-3491] module 'Subsystem_ip' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip.vhd:29' bound to instance 'U0' of component 'Subsystem_ip' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_Subsystem_ip_0_0/synth/system_top_Subsystem_ip_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip.vhd:55]
INFO: [Synth 8-3491] module 'Subsystem_ip_reset_sync' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_reset_sync.vhd:22' bound to instance 'u_Subsystem_ip_reset_sync_inst' of component 'Subsystem_ip_reset_sync' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_reset_sync' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_reset_sync.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_reset_sync' (1#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_reset_sync.vhd:30]
INFO: [Synth 8-3491] module 'Subsystem_ip_dut' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_dut.vhd:22' bound to instance 'u_Subsystem_ip_dut_inst' of component 'Subsystem_ip_dut' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_dut' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_dut.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_Subsystem' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem.vhd:43' bound to instance 'u_Subsystem_ip_src_Subsystem' of component 'Subsystem_ip_src_Subsystem' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_dut.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Subsystem' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem.vhd:57]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_Subsystem_tc' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem_tc.vhd:28' bound to instance 'u_Subsystem_tc' of component 'Subsystem_ip_src_Subsystem_tc' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem.vhd:115]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Subsystem_tc' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem_tc.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Subsystem_tc' (2#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem_tc.vhd:39]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_Subsystem_block' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem_block.vhd:23' bound to instance 'u_Subsystem' of component 'Subsystem_ip_src_Subsystem_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Subsystem_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem_block.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_Channelizer' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Channelizer.vhd:25' bound to instance 'u_Channelizer' of component 'Subsystem_ip_src_Channelizer' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem_block.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Channelizer' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Channelizer.vhd:38]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterBank' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:23' bound to instance 'u_FilterBank' of component 'Subsystem_ip_src_FilterBank' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Channelizer.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterBank' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:37]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef.vhd:23' bound to instance 'u_CoefTable_1' of component 'Subsystem_ip_src_FilterCoef' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef' (3#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter.vhd:23' bound to instance 'u_subFilter_1_re' of component 'Subsystem_ip_src_subFilter' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1016]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn' (4#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter' (5#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block.vhd:23' bound to instance 'u_CoefTable_2' of component 'Subsystem_ip_src_FilterCoef_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1027]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block' (6#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block.vhd:23' bound to instance 'u_subFilter_2_re' of component 'Subsystem_ip_src_subFilter_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block' (7#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block' (8#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block1' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block1.vhd:23' bound to instance 'u_CoefTable_3' of component 'Subsystem_ip_src_FilterCoef_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1042]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block1' (9#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block1.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block1' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block1.vhd:23' bound to instance 'u_subFilter_3_re' of component 'Subsystem_ip_src_subFilter_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1046]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block1.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block1' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block1.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block1' (10#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block1.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block1' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block1.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block1.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block1' (11#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block1.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block2' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block2.vhd:23' bound to instance 'u_CoefTable_4' of component 'Subsystem_ip_src_FilterCoef_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1057]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block2.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block2' (12#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block2.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block2' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block2.vhd:23' bound to instance 'u_subFilter_4_re' of component 'Subsystem_ip_src_subFilter_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block2.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block2' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block2.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block2.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block2.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block2' (13#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block2.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block2' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block2.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block2.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block2' (14#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block2.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block3' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block3.vhd:23' bound to instance 'u_CoefTable_5' of component 'Subsystem_ip_src_FilterCoef_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1072]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block3.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block3' (15#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block3.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block3' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block3.vhd:23' bound to instance 'u_subFilter_5_re' of component 'Subsystem_ip_src_subFilter_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1076]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block3.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block3' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block3.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block3.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block3.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block3' (16#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block3.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block3' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block3.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block3.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block3' (17#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block3.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block4' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block4.vhd:23' bound to instance 'u_CoefTable_6' of component 'Subsystem_ip_src_FilterCoef_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1087]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block4.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block4' (18#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block4.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block4' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block4.vhd:23' bound to instance 'u_subFilter_6_re' of component 'Subsystem_ip_src_subFilter_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block4.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block4' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block4.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block4.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block4.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block4' (19#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block4.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block4' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block4.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block4.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block4' (20#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block4.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block5' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block5.vhd:23' bound to instance 'u_CoefTable_7' of component 'Subsystem_ip_src_FilterCoef_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1102]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block5.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block5' (21#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block5.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block5' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block5.vhd:23' bound to instance 'u_subFilter_7_re' of component 'Subsystem_ip_src_subFilter_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1106]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block5.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block5' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block5.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block5.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block5.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block5' (22#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block5.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block5' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block5.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block5.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block5' (23#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block5.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block6' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block6.vhd:23' bound to instance 'u_CoefTable_8' of component 'Subsystem_ip_src_FilterCoef_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1117]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block6.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block6' (24#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block6.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block6' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block6.vhd:23' bound to instance 'u_subFilter_8_re' of component 'Subsystem_ip_src_subFilter_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1121]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block6.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block6' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block6.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block6.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block6.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block6' (25#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block6.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block6' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block6.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block6.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block6' (26#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block6.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block7' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block7.vhd:23' bound to instance 'u_CoefTable_9' of component 'Subsystem_ip_src_FilterCoef_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1132]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block7.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block7' (27#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block7.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block7' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block7.vhd:23' bound to instance 'u_subFilter_9_re' of component 'Subsystem_ip_src_subFilter_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1136]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block7.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block7' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block7.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block7.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block7.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block7' (28#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block7.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block7' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block7.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block7.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block7' (29#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block7.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block8' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block8.vhd:23' bound to instance 'u_CoefTable_10' of component 'Subsystem_ip_src_FilterCoef_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block8.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block8' (30#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block8.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block8' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block8.vhd:23' bound to instance 'u_subFilter_10_re' of component 'Subsystem_ip_src_subFilter_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1151]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block8.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block8' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block8.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block8.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block8.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block8' (31#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block8.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block8' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block8.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block8.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block8' (32#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block8.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block9' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block9.vhd:23' bound to instance 'u_CoefTable_11' of component 'Subsystem_ip_src_FilterCoef_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1162]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block9.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block9' (33#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block9.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block9' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block9.vhd:23' bound to instance 'u_subFilter_11_re' of component 'Subsystem_ip_src_subFilter_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1166]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block9.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block9' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block9.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block9.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block9.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block9' (34#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block9.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block9' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block9.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block9.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block9' (35#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block9.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block10' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block10.vhd:23' bound to instance 'u_CoefTable_12' of component 'Subsystem_ip_src_FilterCoef_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1177]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block10.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block10' (36#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block10.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block10' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block10.vhd:23' bound to instance 'u_subFilter_12_re' of component 'Subsystem_ip_src_subFilter_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1181]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block10.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block10' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block10.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block10.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block10.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block10' (37#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block10.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block10' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block10.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block10.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block10' (38#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block10.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block11' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block11.vhd:23' bound to instance 'u_CoefTable_13' of component 'Subsystem_ip_src_FilterCoef_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1192]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block11.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block11' (39#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block11.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block11' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block11.vhd:23' bound to instance 'u_subFilter_13_re' of component 'Subsystem_ip_src_subFilter_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1196]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block11.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block11' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block11.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block11.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block11.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block11' (40#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block11.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block11' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block11.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block11.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block11' (41#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block11.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block12' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block12.vhd:23' bound to instance 'u_CoefTable_14' of component 'Subsystem_ip_src_FilterCoef_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1207]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block12.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block12' (42#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block12.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block12' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block12.vhd:23' bound to instance 'u_subFilter_14_re' of component 'Subsystem_ip_src_subFilter_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1211]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block12.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block12' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block12.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block12.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block12.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block12' (43#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block12.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block12' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block12.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block12.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block12' (44#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block12.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block13' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block13.vhd:23' bound to instance 'u_CoefTable_15' of component 'Subsystem_ip_src_FilterCoef_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1222]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block13.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block13' (45#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block13.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block13' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block13.vhd:23' bound to instance 'u_subFilter_15_re' of component 'Subsystem_ip_src_subFilter_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1226]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block13.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block13' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block13.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block13.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block13.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block13' (46#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block13.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block13' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block13.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block13.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block13' (47#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block13.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block14' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block14.vhd:23' bound to instance 'u_CoefTable_16' of component 'Subsystem_ip_src_FilterCoef_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1237]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block14.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block14' (48#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block14.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block14' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block14.vhd:23' bound to instance 'u_subFilter_16_re' of component 'Subsystem_ip_src_subFilter_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1241]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block14.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block14' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block14.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block14.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block14.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block14' (49#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block14.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block14' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block14.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block14.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block14' (50#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block14.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block15' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block15.vhd:23' bound to instance 'u_CoefTable_17' of component 'Subsystem_ip_src_FilterCoef_block15' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1252]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block15' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block15.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block15' (51#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block15.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block15' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block15.vhd:23' bound to instance 'u_subFilter_17_re' of component 'Subsystem_ip_src_subFilter_block15' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1256]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block15' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block15.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block15' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block15.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block15' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block15.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block15' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block15.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block15' (52#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block15.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block15' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block15.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block15' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block15.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block15' (53#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block15.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block16' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block16.vhd:23' bound to instance 'u_CoefTable_18' of component 'Subsystem_ip_src_FilterCoef_block16' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1267]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block16' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block16.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block16' (54#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block16.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block16' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block16.vhd:23' bound to instance 'u_subFilter_18_re' of component 'Subsystem_ip_src_subFilter_block16' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1271]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block16' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block16.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block16' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block16.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block16' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block16.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block16' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block16.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block16' (55#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block16.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block16' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block16.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block16' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block16.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block16' (56#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block16.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block17' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block17.vhd:23' bound to instance 'u_CoefTable_19' of component 'Subsystem_ip_src_FilterCoef_block17' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1282]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block17' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block17.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block17' (57#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block17.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block17' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block17.vhd:23' bound to instance 'u_subFilter_19_re' of component 'Subsystem_ip_src_subFilter_block17' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1286]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block17' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block17.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block17' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block17.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block17' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block17.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block17' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block17.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block17' (58#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block17.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block17' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block17.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block17' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block17.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block17' (59#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block17.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block18' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block18.vhd:23' bound to instance 'u_CoefTable_20' of component 'Subsystem_ip_src_FilterCoef_block18' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1297]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block18' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block18.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block18' (60#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block18.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block18' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block18.vhd:23' bound to instance 'u_subFilter_20_re' of component 'Subsystem_ip_src_subFilter_block18' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1301]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block18' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block18.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block18' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block18.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block18' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block18.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block18' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block18.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block18' (61#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block18.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block18' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block18.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block18' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block18.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block18' (62#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block18.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block19' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block19.vhd:23' bound to instance 'u_CoefTable_21' of component 'Subsystem_ip_src_FilterCoef_block19' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1312]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block19' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block19.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block19' (63#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block19.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block19' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block19.vhd:23' bound to instance 'u_subFilter_21_re' of component 'Subsystem_ip_src_subFilter_block19' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1316]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block19' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block19.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block19' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block19.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block19' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block19.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block19' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block19.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block19' (64#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block19.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block19' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block19.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block19' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block19.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block19' (65#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block19.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block20' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block20.vhd:23' bound to instance 'u_CoefTable_22' of component 'Subsystem_ip_src_FilterCoef_block20' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1327]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block20' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block20.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block20' (66#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block20.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block20' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block20.vhd:23' bound to instance 'u_subFilter_22_re' of component 'Subsystem_ip_src_subFilter_block20' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1331]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block20' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block20.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block20' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block20.vhd:22' bound to instance 'u_FilterTap_1' of component 'Subsystem_ip_src_FilterTapWvldIn_block20' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block20.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block20' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block20.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block20' (67#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block20.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterTapWvldIn_block20' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block20.vhd:22' bound to instance 'u_FilterTap_2' of component 'Subsystem_ip_src_FilterTapWvldIn_block20' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block20.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block20' (68#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block20.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_FilterCoef_block21' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block21.vhd:23' bound to instance 'u_CoefTable_23' of component 'Subsystem_ip_src_FilterCoef_block21' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1342]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block21' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block21.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block21' (69#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block21.vhd:29]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_subFilter_block21' declared at 'e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block21.vhd:23' bound to instance 'u_subFilter_23_re' of component 'Subsystem_ip_src_subFilter_block21' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:1346]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block21' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block21.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block21' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block21.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block21' (70#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block21.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block21' (71#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block21.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block22' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block22.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block22' (72#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block22.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block22' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block22.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block22' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block22.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block22' (73#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block22.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block22' (74#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block22.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block23' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block23.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block23' (75#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block23.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block23' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block23.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block23' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block23.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block23' (76#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block23.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block23' (77#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block23.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block24' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block24.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block24' (78#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block24.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block24' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block24.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block24' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block24.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block24' (79#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block24.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block24' (80#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block24.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block25' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block25.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block25' (81#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block25.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block25' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block25.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block25' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block25.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block25' (82#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block25.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block25' (83#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block25.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block26' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block26.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block26' (84#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block26.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block26' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block26.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block26' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block26.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block26' (85#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block26.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block26' (86#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block26.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block27' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block27.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block27' (87#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block27.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block27' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block27.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block27' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block27.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block27' (88#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block27.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block27' (89#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block27.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block28' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block28.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block28' (90#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block28.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block28' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block28.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block28' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block28.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block28' (91#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block28.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block28' (92#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block28.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block29' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block29.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block29' (93#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block29.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block29' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block29.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block29' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block29.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block29' (94#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block29.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block29' (95#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block29.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterCoef_block30' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block30.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterCoef_block30' (96#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterCoef_block30.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_subFilter_block30' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block30.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block30' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block30.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldIn_block30' (97#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block30.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FilterTapWvldInC0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldInC0.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterTapWvldInC0' (98#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldInC0.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_subFilter_block30' (99#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_subFilter_block30.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FilterBank' (100#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterBank.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_FFT' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FFT.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1' (101#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block7.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block7.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block7' (102#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block7.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2' (103#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block' (104#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block8.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block8.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block8' (105#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block8.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG2_NF_din_vld_dly_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block' (106#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_2.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_2.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_2' (107#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_2.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply' (108#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3' (109#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block3.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block3.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block3' (110#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block3.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block11.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block11.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block11' (111#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block11.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG2_NF_din_vld_dly_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3' (112#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block4.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block4.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block4' (113#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block4.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block12.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block12.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block12' (114#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block12.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG2_NF_din_vld_dly_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4' (115#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_5.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_5.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_5.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_5' (116#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_5.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_6.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_6.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_6.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_6' (117#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_6.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block1.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block2.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block2.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block2.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly3_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block2.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element prod_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block2.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element twdlXdin1_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block2.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element Complex4Add_prod_vld_reg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block2.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block2' (118#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block2.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block3.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block3.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block3.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly3_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block3.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element prod_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block3.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element twdlXdin2_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block3.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element Complex4Add_prod_vld_reg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block3.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block3' (119#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block3.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block1' (120#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block1.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3' (121#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block1.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block1.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block1' (122#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block1.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block9.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block9.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block9' (123#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block9.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG2_NF_din_vld_dly_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1' (124#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block2.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block2.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block2' (125#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block10.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block10.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block10' (126#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block10.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG2_NF_din_vld_dly_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2' (127#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_3.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_3.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_3' (128#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_3.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_4.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_4.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_4.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_4' (129#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_4.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly3_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element prod_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element twdlXdin1_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element Complex4Add_prod_vld_reg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block' (130#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block1.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block1.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block1.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly3_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block1.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element prod_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block1.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element twdlXdin2_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block1.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element Complex4Add_prod_vld_reg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block1.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block1' (131#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block' (132#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block5.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block5.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block5' (133#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block5.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block13.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block13.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block13' (134#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block13.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG2_NF_din_vld_dly_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5' (135#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block6.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block6.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block6' (136#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block6.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block14.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block14.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_1_block14' (137#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_1_block14.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG2_NF_din_vld_dly_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6' (138#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_7.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_7.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_7.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_7' (139#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_7.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_8.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_8.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_8.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_8' (140#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_8.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block2.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block4.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block4.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block4.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly3_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block4.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element prod_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block4.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element twdlXdin1_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block4.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element Complex4Add_prod_vld_reg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block4.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block4' (141#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block4.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block5.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block5.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block5.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly3_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block5.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element prod_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block5.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element twdlXdin2_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block5.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element Complex4Add_prod_vld_reg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block5.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block5' (142#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block5.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block2' (143#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block2.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block1.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block1.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block1' (144#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block1.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4' (145#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block' (146#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block2.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block2.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block2' (147#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG2_NF_din_vld_dly_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block' (148#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_2.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_2.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_2' (149#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_2.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block27' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly3_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element prod_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly9_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element Complex4Add_prod_vld_reg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block27' (150#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5.vhd:589]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5' (151#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG2_NF_din_vld_dly_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7' (152#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG2_NF_din_vld_dly_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8' (153#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_18' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_18.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_18.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_18.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_18' (154#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_18.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block7.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element din_vld_dly3_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element prod_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element twdlXdin2_vld_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element Complex4Add_prod_vld_reg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block13' (155#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block7' (156#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block7.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG2_NF_din_vld_dly_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11' (157#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Radix22ButterflyG2_NF_din_vld_dly_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12' (158#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_21' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_21.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_21.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_21.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_21' (159#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_21.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_22' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_22.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_22.vhd:81]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_22' (160#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_22.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block9.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block16' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block16' (161#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block17' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block17' (162#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block9' (163#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block9.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block7' (164#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block7.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9' (165#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10' (166#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_19' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_19.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_19' (167#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_19.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_20' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_20.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_20' (168#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_20.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block8.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block14.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block14' (169#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block14.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block15' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block15.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block15' (170#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block15.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block8' (171#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block8.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13' (172#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14' (173#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_23' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_23.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_23' (174#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_23.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_24' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_24.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_24' (175#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_24.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block10.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block18' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block18.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block18' (176#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block18.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block19' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block19.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block19' (177#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block19.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block10' (178#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block10.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block9.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block9' (179#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block9.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7' (180#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block8' (181#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block8.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block10.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block10' (182#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block10.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8' (183#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_18' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_18.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_18' (184#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_18.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block35' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block35.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block35' (185#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block35.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7' (186#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_10.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_10' (187#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_10.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block3.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block6.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block6' (188#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block6.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block3' (189#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block3.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_13.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_13' (190#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_13.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_14.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_14' (191#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_14.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block5.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block9' (192#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block10.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block10' (193#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block10.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block5' (194#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block5.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block3.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block3' (195#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block3.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_11.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_11' (196#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_11.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_12.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_12' (197#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_12.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block4.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block7' (198#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block8.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block8' (199#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block8.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block4' (200#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block4.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_15' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_15.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_15' (201#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_15.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_16' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_16.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_16' (202#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_16.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block6.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block11' (203#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block12.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block12' (204#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block12.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block6' (205#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block6.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block5.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block5' (206#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block5.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3' (207#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block4' (208#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block4.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block6.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block6' (209#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block6.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4' (210#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_10.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_10' (211#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_10.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block31' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block31.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block31' (212#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block31.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3' (213#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_26' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_26.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_26' (214#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_26.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block11.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block20' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block20.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block20' (215#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block20.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block11' (216#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block11.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_29' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_29.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_29' (217#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_29.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_30' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_30.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_30' (218#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_30.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block13.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block23' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block23' (219#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block24' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block24' (220#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block13' (221#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block13.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block11.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block11' (222#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block11.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_27' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_27.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_27' (223#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_27.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_28' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_28.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_28' (224#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_28.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block12.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block21' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block21.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block21' (225#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block21.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block22' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block22.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block22' (226#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block22.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block12' (227#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block12.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_31' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_31.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_31' (228#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_31.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_3_32' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_32.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_3_32' (229#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_3_32.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block14.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block25' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block25.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block25' (230#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block25.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block26' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block26.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block26' (231#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block26.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLMULT_SDNF1_3_block14' (232#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block14.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block13.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block13' (233#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block13.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11' (234#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block12.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block12' (235#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block12.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block14.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_3_block14' (236#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_3_block14.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12' (237#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_26' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_26.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_26' (238#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_26.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block39' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block39.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block39' (239#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block39.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11' (240#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1' (241#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block2' (242#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_6.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_6' (243#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_6.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block29' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block29.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block29' (244#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block29.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1' (245#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block9.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block9' (246#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block9.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block10.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block10' (247#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block10.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_22' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_22.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_22' (248#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_22.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block37' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block37' (249#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9' (250#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block5.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block5' (251#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block5.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block6.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block6' (252#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block6.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_14.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_14' (253#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_14.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block33' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block33.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block33' (254#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block33.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5' (255#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block13.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block13' (256#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block13.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block14.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF2_4_block14' (257#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block14.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_30' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_30.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_30' (258#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_30.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block41' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block41.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block41' (259#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block41.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13' (260#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_4.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_4' (261#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_4.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block28' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block28.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block28' (262#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block28.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block' (263#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_20' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_20.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_20' (264#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_20.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block36' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block36.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block36' (265#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block36.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8' (266#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_12.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_12' (267#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_12.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block32' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block32.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block32' (268#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block32.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4' (269#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_28' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_28.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_28' (270#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_28.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block40' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block40.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block40' (271#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block40.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12' (272#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_8.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_8' (273#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_8.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block30' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block30.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block30' (274#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block30.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2' (275#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_24' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_24.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_24' (276#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_24.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block38' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block38.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block38' (277#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block38.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10' (278#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_16' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_16.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_16' (279#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_16.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block34' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block34.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block34' (280#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block34.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6' (281#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_TWDLROM_5_32' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_32.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_TWDLROM_5_32' (282#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLROM_5_32.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Complex4Multiply_block42' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block42.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Complex4Multiply_block42' (283#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block42.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14' (284#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_FFT' (285#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FFT.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Channelizer' (286#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Channelizer.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Subsystem_block' (287#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem_block.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Subsystem1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem1.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_HDL_CMA_core' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_HDL_CMA_core.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Quadrant_Mapper' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Quadrant_Mapper.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'abs_y_reg' and it is trimmed from '18' to '17' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Quadrant_Mapper.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'abs_y_1_reg' and it is trimmed from '18' to '17' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Quadrant_Mapper.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Quadrant_Mapper' (288#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Quadrant_Mapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_CordicKernelMag' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_CordicKernelMag.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_CordicKernelMag' (289#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_CordicKernelMag.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Quadrant_Correction' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Quadrant_Correction.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Quadrant_Correction' (290#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Quadrant_Correction.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_HDL_CMA_core' (291#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_HDL_CMA_core.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Subsystem1' (292#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Subsystem' (293#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Subsystem.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_dut' (294#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_dut.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_axi_lite' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_axi_lite.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_addr_decoder' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_addr_decoder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_addr_decoder' (295#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_addr_decoder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_axi_lite_module' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_axi_lite_module' (296#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_axi_lite' (297#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_axi_lite.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip' (298#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'system_top_Subsystem_ip_0_0' (299#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_Subsystem_ip_0_0/synth/system_top_Subsystem_ip_0_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'system_top_axi_cpu_interconnect_0' [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/synth/system_top.vhd:802]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1EYJ01U' [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/synth/system_top.vhd:78]
INFO: [Synth 8-6157] synthesizing module 'system_top_auto_cc_0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_0/synth/system_top_auto_cc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_18_axi_clock_converter' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:654]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 4 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 7 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 11 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 13 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 15 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 18 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 22 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 54 - type: integer 
	Parameter C_AWID_WIDTH bound to: 12 - type: integer 
	Parameter C_AW_WIDTH bound to: 66 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 70 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_WIDTH bound to: 12 - type: integer 
	Parameter C_W_WIDTH bound to: 49 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 49 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 12 - type: integer 
	Parameter C_B_WIDTH bound to: 14 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 14 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 4 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 7 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 11 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 13 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 15 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 18 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 22 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 54 - type: integer 
	Parameter C_ARID_WIDTH bound to: 12 - type: integer 
	Parameter C_AR_WIDTH bound to: 66 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 70 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_WIDTH bound to: 12 - type: integer 
	Parameter C_R_WIDTH bound to: 47 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:690]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:691]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:749]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:750]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (300#1) [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (301#1) [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized1' [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized1' (301#1) [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (306#1) [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_18_axi_clock_converter' (321#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'system_top_auto_cc_0' (322#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_0/synth/system_top_auto_cc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_top_auto_pc_0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (323#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (324#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (325#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (326#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (327#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (328#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (328#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (329#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (330#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (331#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (331#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (331#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (332#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 50 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 50 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 50 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (333#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (333#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (333#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (333#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 50 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 50 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 50 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 50 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (334#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 50 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 50 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 50 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 50 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (335#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (336#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (336#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (336#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (336#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (336#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (336#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (336#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (336#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (337#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (338#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_top_auto_pc_0' (339#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_top_s00_regslice_0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_0/synth/system_top_s00_regslice_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (339#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized8' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized8' (339#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized9' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized9' (339#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized10' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized10' (339#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (339#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (339#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized1' (339#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
INFO: [Synth 8-6155] done synthesizing module 'system_top_s00_regslice_0' (340#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_0/synth/system_top_s00_regslice_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1EYJ01U' (341#1) [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/synth/system_top.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'system_top_axi_cpu_interconnect_0' (342#1) [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/synth/system_top.vhd:802]
INFO: [Synth 8-6157] synthesizing module 'system_top_const_intr_concat_gnd_0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_const_intr_concat_gnd_0/synth/system_top_const_intr_concat_gnd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (343#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_top_const_intr_concat_gnd_0' (344#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_const_intr_concat_gnd_0/synth/system_top_const_intr_concat_gnd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_top_core_clkwiz_0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_core_clkwiz_0/system_top_core_clkwiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_top_core_clkwiz_0_clk_wiz' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_core_clkwiz_0/system_top_core_clkwiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (345#1) [D:/Xilinx/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Xilinx/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (346#1) [D:/Xilinx/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6155] done synthesizing module 'system_top_core_clkwiz_0_clk_wiz' (347#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_core_clkwiz_0/system_top_core_clkwiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_top_core_clkwiz_0' (348#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_core_clkwiz_0/system_top_core_clkwiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_top_intr_concat_0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_intr_concat_0/synth/system_top_intr_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (349#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_top_intr_concat_0' (350#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_intr_concat_0/synth/system_top_intr_concat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_top_sys_100m_rstgen_0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_100m_rstgen_0/synth/system_top_sys_100m_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (351#1) [D:/Xilinx/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (352#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (353#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (354#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (355#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (356#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_top_sys_100m_rstgen_0' (357#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_100m_rstgen_0/synth/system_top_sys_100m_rstgen_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'system_top_sys_core_rstgen_0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_core_rstgen_0/synth/system_top_sys_core_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_top_sys_core_rstgen_0' (358#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_core_rstgen_0/synth/system_top_sys_core_rstgen_0.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'system_top_sys_cpu_0' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_cpu_0/synth/system_top_sys_cpu_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_cpu_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_cpu_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_cpu_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/Xilinx/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (359#1) [D:/Xilinx/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/Xilinx/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (360#1) [D:/Xilinx/vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (361#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_cpu_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_cpu_0/synth/system_top_sys_cpu_0.v:344]
INFO: [Synth 8-6155] done synthesizing module 'system_top_sys_cpu_0' (362#1) [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_cpu_0/synth/system_top_sys_cpu_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'system_top' (363#1) [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/synth/system_top.vhd:1019]
INFO: [Synth 8-256] done synthesizing module 'system_top_wrapper' (364#1) [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd:40]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 1232.074 ; gain = 565.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1232.074 ; gain = 565.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1232.074 ; gain = 565.008
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_core_clkwiz_0/system_top_core_clkwiz_0_board.xdc] for cell 'system_top_i/core_clkwiz/inst'
Finished Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_core_clkwiz_0/system_top_core_clkwiz_0_board.xdc] for cell 'system_top_i/core_clkwiz/inst'
Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_core_clkwiz_0/system_top_core_clkwiz_0.xdc] for cell 'system_top_i/core_clkwiz/inst'
Finished Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_core_clkwiz_0/system_top_core_clkwiz_0.xdc] for cell 'system_top_i/core_clkwiz/inst'
Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_100m_rstgen_0/system_top_sys_100m_rstgen_0_board.xdc] for cell 'system_top_i/sys_100m_rstgen/U0'
Finished Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_100m_rstgen_0/system_top_sys_100m_rstgen_0_board.xdc] for cell 'system_top_i/sys_100m_rstgen/U0'
Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_100m_rstgen_0/system_top_sys_100m_rstgen_0.xdc] for cell 'system_top_i/sys_100m_rstgen/U0'
Finished Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_100m_rstgen_0/system_top_sys_100m_rstgen_0.xdc] for cell 'system_top_i/sys_100m_rstgen/U0'
Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_core_rstgen_0/system_top_sys_core_rstgen_0_board.xdc] for cell 'system_top_i/sys_core_rstgen/U0'
Finished Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_core_rstgen_0/system_top_sys_core_rstgen_0_board.xdc] for cell 'system_top_i/sys_core_rstgen/U0'
Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_core_rstgen_0/system_top_sys_core_rstgen_0.xdc] for cell 'system_top_i/sys_core_rstgen/U0'
Finished Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_core_rstgen_0/system_top_sys_core_rstgen_0.xdc] for cell 'system_top_i/sys_core_rstgen/U0'
Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_cpu_0/system_top_sys_cpu_0.xdc] for cell 'system_top_i/sys_cpu/inst'
Finished Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_cpu_0/system_top_sys_cpu_0.xdc] for cell 'system_top_i/sys_cpu/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_sys_cpu_0/system_top_sys_cpu_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_0/system_top_s00_regslice_0_clocks.xdc] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_0/system_top_s00_regslice_0_clocks.xdc] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1404.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 1404.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1404.672 ; gain = 737.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1404.672 ; gain = 737.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_top_i/core_clkwiz/inst. (constraint file  E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for system_top_i/sys_100m_rstgen/U0. (constraint file  E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for system_top_i/sys_core_rstgen/U0. (constraint file  E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for system_top_i/sys_cpu/inst. (constraint file  E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst. (constraint file  E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst. (constraint file  E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 69).
Applied set_property DONT_TOUCH = true for system_top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/const_intr_concat_gnd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/core_clkwiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/sys_100m_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/sys_core_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/sys_cpu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/Subsystem_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1404.672 ; gain = 737.605
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block.vhd:138]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4.vhd:138]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'di2_vld_dly1_reg' into 'din1_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block1.vhd:327]
INFO: [Synth 8-4471] merging register 'di2_vld_dly2_reg' into 'din1_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block1.vhd:339]
INFO: [Synth 8-4471] merging register 'di2_vld_dly3_reg' into 'din1_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block1.vhd:129]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2.vhd:138]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'di2_vld_dly1_reg' into 'din1_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block.vhd:327]
INFO: [Synth 8-4471] merging register 'di2_vld_dly2_reg' into 'din1_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block.vhd:339]
INFO: [Synth 8-4471] merging register 'di2_vld_dly3_reg' into 'din1_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block.vhd:129]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6.vhd:138]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'di2_vld_dly1_reg' into 'din1_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block2.vhd:327]
INFO: [Synth 8-4471] merging register 'di2_vld_dly2_reg' into 'din1_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block2.vhd:339]
INFO: [Synth 8-4471] merging register 'di2_vld_dly3_reg' into 'din1_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block2.vhd:129]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block.vhd:138]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5.vhd:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8.vhd:138]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12.vhd:138]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'di2_vld_dly1_reg' into 'din1_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block9.vhd:327]
INFO: [Synth 8-4471] merging register 'di2_vld_dly2_reg' into 'din1_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block9.vhd:339]
INFO: [Synth 8-4471] merging register 'di2_vld_dly3_reg' into 'din1_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block9.vhd:129]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10.vhd:138]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'di2_vld_dly1_reg' into 'din1_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block8.vhd:327]
INFO: [Synth 8-4471] merging register 'di2_vld_dly2_reg' into 'din1_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block8.vhd:339]
INFO: [Synth 8-4471] merging register 'di2_vld_dly3_reg' into 'din1_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block8.vhd:129]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14.vhd:138]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'di2_vld_dly1_reg' into 'din1_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block10.vhd:327]
INFO: [Synth 8-4471] merging register 'di2_vld_dly2_reg' into 'din1_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block10.vhd:339]
INFO: [Synth 8-4471] merging register 'di2_vld_dly3_reg' into 'din1_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block10.vhd:129]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8.vhd:138]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'di2_vld_dly1_reg' into 'din1_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block5.vhd:327]
INFO: [Synth 8-4471] merging register 'di2_vld_dly2_reg' into 'din1_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block5.vhd:339]
INFO: [Synth 8-4471] merging register 'di2_vld_dly3_reg' into 'din1_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block5.vhd:129]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'di2_vld_dly1_reg' into 'din1_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block4.vhd:327]
INFO: [Synth 8-4471] merging register 'di2_vld_dly2_reg' into 'din1_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block4.vhd:339]
INFO: [Synth 8-4471] merging register 'di2_vld_dly3_reg' into 'din1_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block4.vhd:129]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'di2_vld_dly1_reg' into 'din1_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block6.vhd:327]
INFO: [Synth 8-4471] merging register 'di2_vld_dly2_reg' into 'din1_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block6.vhd:339]
INFO: [Synth 8-4471] merging register 'di2_vld_dly3_reg' into 'din1_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block6.vhd:129]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4.vhd:138]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'di2_vld_dly1_reg' into 'din1_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block13.vhd:327]
INFO: [Synth 8-4471] merging register 'di2_vld_dly2_reg' into 'din1_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block13.vhd:339]
INFO: [Synth 8-4471] merging register 'di2_vld_dly3_reg' into 'din1_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block13.vhd:129]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'di2_vld_dly1_reg' into 'din1_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block12.vhd:327]
INFO: [Synth 8-4471] merging register 'di2_vld_dly2_reg' into 'din1_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block12.vhd:339]
INFO: [Synth 8-4471] merging register 'di2_vld_dly3_reg' into 'din1_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block12.vhd:129]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'di2_vld_dly1_reg' into 'din1_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block14.vhd:327]
INFO: [Synth 8-4471] merging register 'di2_vld_dly2_reg' into 'din1_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block14.vhd:339]
INFO: [Synth 8-4471] merging register 'di2_vld_dly3_reg' into 'din1_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_TWDLMULT_SDNF1_3_block14.vhd:129]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12.vhd:138]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11.vhd:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1.vhd:138]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1.vhd:138]
INFO: [Common 17-14] Message 'Synth 8-5818' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6.vhd:500]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'din_vld_dly1_reg' into 'di2_vld_dly1_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14.vhd:476]
INFO: [Synth 8-4471] merging register 'din_vld_dly2_reg' into 'di2_vld_dly2_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14.vhd:488]
INFO: [Synth 8-4471] merging register 'din_vld_dly3_reg' into 'di2_vld_dly3_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14.vhd:500]
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_wstate_reg' in module 'Subsystem_ip_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_rstate_reg' in module 'Subsystem_ip_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                         00000000
                 iSTATE0 |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_rstate_reg' using encoding 'sequential' in module 'Subsystem_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                         00000000
                  iSTATE |                              010 |                         00000001
                 iSTATE0 |                              100 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_wstate_reg' using encoding 'one-hot' in module 'Subsystem_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:01:08 . Memory (MB): peak = 1404.672 ; gain = 737.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |Subsystem_ip_src_FFT__GB0             |           1|     20479|
|2     |Subsystem_ip_src_FFT__GB1             |           1|      8156|
|3     |Subsystem_ip_src_FFT__GB2             |           1|     11973|
|4     |Subsystem_ip_src_FFT__GB3             |           1|     13556|
|5     |Subsystem_ip_src_FFT__GB4             |           1|     14705|
|6     |Subsystem_ip_src_FFT__GB5             |           1|     16557|
|7     |Subsystem_ip_src_FilterBank           |           1|      6054|
|8     |Subsystem_ip_src_Subsystem_block__GC0 |           1|      4108|
|9     |Subsystem_ip_src_Subsystem__GC0       |           1|     10778|
|10    |Subsystem_ip__GC0                     |           1|       506|
|11    |system_top__GC0                       |           1|      4809|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 44    
	   2 Input     33 Bit       Adders := 44    
	   7 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 130   
	   3 Input     17 Bit       Adders := 237   
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 50    
	   2 Input      4 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 46    
+---XORs : 
	   2 Input      4 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 110   
+---Registers : 
	               70 Bit    Registers := 4     
	               66 Bit    Registers := 2     
	               50 Bit    Registers := 4     
	               49 Bit    Registers := 4     
	               48 Bit    Registers := 2     
	               47 Bit    Registers := 6     
	               33 Bit    Registers := 88    
	               32 Bit    Registers := 179   
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 374   
	               16 Bit    Registers := 1573  
	               14 Bit    Registers := 5     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 60    
	                4 Bit    Registers := 89    
	                3 Bit    Registers := 218   
	                2 Bit    Registers := 185   
	                1 Bit    Registers := 439   
+---Muxes : 
	   2 Input     50 Bit        Muxes := 4     
	   2 Input     49 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 178   
	   2 Input     16 Bit        Muxes := 198   
	   4 Input     16 Bit        Muxes := 88    
	   5 Input     16 Bit        Muxes := 88    
	   4 Input     15 Bit        Muxes := 44    
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 93    
	   2 Input      4 Bit        Muxes := 62    
	   2 Input      3 Bit        Muxes := 67    
	   6 Input      3 Bit        Muxes := 44    
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 44    
	   2 Input      2 Bit        Muxes := 34    
	   5 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 44    
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Subsystem_ip_src_FilterTapWvldIn__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block2__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block2__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block3__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block4__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block4__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block5__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block5__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block5__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block6__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block6__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block6__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block7__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block7__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block7__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block8__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block8__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block8__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block9__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block9__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block10__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block10__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block10__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block11__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block11__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block11__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block12__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block12__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block12__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block13__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block13__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block13__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block14__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block14__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block14__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block15__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block15__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block15__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block16__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block16__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block16__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block17__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block17__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block17__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block18__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block18__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block18__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block19__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block19__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block19__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block20__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block20__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block20__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block21__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block21__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block21__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block22__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block22__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block22__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block23__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block23__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block23__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block24__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block24__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block24__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block25__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block25__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block25__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block26__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block26__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block26__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block27__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block27__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block27__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block28__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block28__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block28__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block29__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block29__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block29__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block30__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldInC0__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block30__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block5__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block6__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block7__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block8__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block10__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block11__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block12__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block13__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block14__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block15__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block16__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block17__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block18__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block19__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block20__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block21__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block22__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block23__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block24__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block25__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block26__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block27__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block28__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block29__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterTapWvldIn_block30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Subsystem_ip_src_FilterTapWvldInC0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module Subsystem_ip_src_subFilter_block30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module Subsystem_ip_src_FilterBank 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 128   
	                1 Bit    Registers := 2     
Module Subsystem_ip_src_Complex4Multiply_block39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_Complex4Multiply_block42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_Complex4Multiply_block40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_TWDLROM_5_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_Complex4Multiply_block31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_Complex4Multiply_block41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_TWDLROM_3_26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_Complex4Multiply_block33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_Complex4Multiply_block20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_TWDLROM_5_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_Complex4Multiply_block13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_Complex4Multiply_block6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_TWDLROM_3_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_TWDLROM_3_22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_TWDLROM_5_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_Complex4Multiply_block17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_TWDLROM_3_30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_Complex4Multiply_block24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_Complex4Multiply_block37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_Complex4Multiply_block27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_TWDLROM_5_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_TWDLROM_3_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_5_22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_5_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_5_30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_5_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_Complex4Multiply_block11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_Complex4Multiply_block12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_Complex4Multiply_block28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_TWDLROM_5_28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_5_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_TWDLROM_5_26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_4_block2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_Complex4Multiply_block29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_3_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_TWDLROM_3_27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_Complex4Multiply_block10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_TWDLROM_3_28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_Complex4Multiply_block8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_Complex4Multiply_block21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_Complex4Multiply_block22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_TWDLROM_3_31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_Complex4Multiply_block26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_Complex4Multiply 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 6     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_TWDLROM_3_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_Complex4Multiply_block19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_TWDLROM_3_24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_Complex4Multiply_block15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_TWDLROM_3_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_Complex4Multiply_block4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_Complex4Multiply_block5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_TWDLROM_3_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_Complex4Multiply_block1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_TWDLROM_3_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_Complex4Multiply_block3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_TWDLMULT_SDNF1_3_block1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module Subsystem_ip_src_TWDLROM_3_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_TWDLROM_3_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_TWDLROM_5_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_TWDLROM_5_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_TWDLROM_5_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_TWDLROM_5_24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_TWDLROM_5_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Complex4Multiply_block34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	                1 Bit    Registers := 9     
Module Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_RADIX22FFT_SDNF1_1_block11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
Module Subsystem_ip_src_Subsystem_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 188   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 62    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Subsystem_ip_src_Subsystem_tc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_src_Quadrant_Mapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module Subsystem_ip_src_CordicKernelMag__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_CordicKernelMag 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module Subsystem_ip_src_Quadrant_Correction 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 5     
Module Subsystem_ip_src_HDL_CMA_core 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     32 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 49    
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
Module Subsystem_ip_reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Subsystem_ip_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module Subsystem_ip_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_async_rst__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
Module xpm_cdc_gray__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_single__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_async_rst__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
Module xpm_cdc_gray__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module xpm_cdc_gray__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_async_rst__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__2 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
Module memory__2 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
Module xpm_cdc_gray__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
Module xpm_cdc_gray__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block1.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block2.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block3.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block4.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block5.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block6.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block7.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block8.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block9.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block10.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block11.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block12.vhd:62]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_FilterTap_2/fTap_din_reg_reg[15:0]' into 'u_FilterTap_1/fTap_din_reg_reg[15:0]' [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldIn_block13.vhd:62]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_FilterTap_2/fTap_addout_reg_reg' and it is trimmed from '48' to '35' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldInC0.vhd:48]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_FilterTap_2/fTap_addout_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_FilterTap_2/fTap_addout_reg_reg' and it is trimmed from '48' to '35' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_FilterTapWvldInC0.vhd:48]
DSP Report: Generating DSP u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '50' to '46' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '50' to '46' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_32_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_31_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_32_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_31_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_31_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_30_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_31_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_30_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_30_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_29_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_30_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_29_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_29_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_28_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_29_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_28_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_28_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_27_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_28_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_27_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_27_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_26_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_27_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_26_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_26_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_25_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_26_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_25_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_25_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_24_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_25_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_24_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_24_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_23_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_24_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_23_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_23_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_22_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_23_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_22_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_22_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_21_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_22_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_21_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_21_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_20_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_21_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_20_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_20_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_19_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_20_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_19_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_19_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_18_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_19_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_18_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_18_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_17_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_18_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_17_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_17_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_16_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_17_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_16_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_16_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_15_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_16_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_15_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_15_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_14_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_15_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_14_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_14_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_13_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_14_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_13_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_13_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_12_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_13_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_12_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_12_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_11_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_12_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_11_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_11_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_10_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_11_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_10_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_10_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_9_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_10_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_9_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_9_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_8_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_9_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_8_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_8_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_7_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_8_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_7_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_7_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_6_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_7_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_6_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_6_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_5_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_6_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_5_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_5_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_4_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_5_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_4_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_4_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_3_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_4_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_3_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_3_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_2_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_3_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_2_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_2_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_2_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_32_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_1_im/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_32_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_32_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_31_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_32_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_31_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_31_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_30_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_31_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_30_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_30_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_29_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_30_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_29_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_29_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_28_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_29_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_28_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_28_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_27_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_28_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_27_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_27_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_26_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_27_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_26_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_26_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_25_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_26_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_25_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_25_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_24_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_25_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_24_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_24_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_23_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_24_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_23_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_23_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_22_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_23_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_22_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_22_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_21_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_22_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_21_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_21_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_20_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_21_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_20_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_20_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_19_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_20_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_19_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_19_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_18_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_19_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_18_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_18_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_17_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_18_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_17_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_17_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_16_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_17_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_16_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_16_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_15_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_16_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_15_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_15_re/intdelay_reg_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_14_re/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_15_re/intdelay_reg_1_reg[0]' (FDCE) to 'system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_14_re/intdelay_reg_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_5_18/Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_5_18/Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_5_18/Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_5_18/Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_5_18/Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_30/Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_30/Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_30/Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_30/Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_30/Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_29/Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_29/Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_29/Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_29/Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_29/Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_22/Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_22/Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_22/Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_22/Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_22/Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_21/Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_21/Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_21/Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_21/Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_21/Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_5_18/twiddleReg_im_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_5_18/twiddleReg_im_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_5_18/twiddleReg_re_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_5_18/twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_30/twiddleReg_im_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_30/twiddleReg_im_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_30/twiddleReg_re_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_30/twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_29/twiddleReg_im_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_29/twiddleReg_im_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_29/twiddleReg_re_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_29/twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_22/twiddleReg_im_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_22/twiddleReg_im_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_22/twiddleReg_re_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_22/twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_21/twiddleReg_im_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_21/twiddleReg_im_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_21/twiddleReg_re_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/u_FFTi_1/\u_twdlROM_3_21/twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/Subsystem_ip_0/U0i_8/\u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30] )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_3_26/\Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_3_26/\Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_twdlROM_3_26/\twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_3_18/\Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_5_10/\Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_twdlROM_3_18/\twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_twdlROM_5_10/\twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_5_6/\Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_twdlROM_5_6/\twiddleReg_re_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_5_4/\Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_5_2/\Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_3_16/\Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_3_16/\Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_3_15/\Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_twdlROM_5_4/\twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_twdlROM_5_2/\twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_twdlROM_3_16/\twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_twdlROM_3_15/\twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_5_26/\Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_5_32/\Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_5_32/\Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_5_28/\Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_5_30/\Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_5_14/\Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_twdlROM_5_22/\Radix22TwdlMapping_phase_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_2/Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_twdlROM_3_2/Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_twdlROM_3_2/Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_twdlROM_3_2/Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_twdlROM_3_2/Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_32/Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_32/Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_32/Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_32/Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_32/Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_twdlROM_3_31/Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_31/Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_31/Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_31/Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_31/Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_28/Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_twdlROM_3_28/Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_28/Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_28/Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_28/Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_twdlROM_3_27/Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_twdlROM_3_27/Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_27/Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_27/Radix22TwdlMapping_phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_27/Radix22TwdlMapping_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_12/Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_twdlROM_3_12/Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_12/Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_twdlROM_3_12/Radix22TwdlMapping_phase_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/prod2_re_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/prod2_im_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:42 . Memory (MB): peak = 1404.672 ; gain = 737.605
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 302, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x11)')'.
DSP Report: register u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x3fbd)')')'.
DSP Report: register u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x31)')'.
DSP Report: register u_subFilter_2_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_2_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x3ef5)')')'.
DSP Report: register u_subFilter_2_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_2_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x67)')'.
DSP Report: register u_subFilter_3_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_3_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x3dac)')')'.
DSP Report: register u_subFilter_3_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_3_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_4_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0xb8)')'.
DSP Report: register u_subFilter_4_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_4_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_4_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_4_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_4_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_4_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_4_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_4_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_4_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_4_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x3be9)')')'.
DSP Report: register u_subFilter_4_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_4_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_4_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_4_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_4_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_4_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_4_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_4_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_4_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_5_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x12a)')'.
DSP Report: register u_subFilter_5_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_5_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_5_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_5_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_5_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_5_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_5_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_5_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_5_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_5_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x39b7)')')'.
DSP Report: register u_subFilter_5_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_5_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_5_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_5_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_5_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_5_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_5_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_5_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_5_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_6_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x1c4)')'.
DSP Report: register u_subFilter_6_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_6_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_6_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_6_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_6_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_6_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_6_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_6_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_6_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_6_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x3720)')')'.
DSP Report: register u_subFilter_6_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_6_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_6_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_6_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_6_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_6_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_6_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_6_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_6_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_7_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x28d)')'.
DSP Report: register u_subFilter_7_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_7_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_7_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_7_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_7_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_7_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_7_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_7_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_7_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_7_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x3432)')')'.
DSP Report: register u_subFilter_7_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_7_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_7_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_7_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_7_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_7_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_7_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_7_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_7_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_8_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x38a)')'.
DSP Report: register u_subFilter_8_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_8_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_8_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_8_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_8_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_8_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_8_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_8_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_8_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_8_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x30fb)')')'.
DSP Report: register u_subFilter_8_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_8_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_8_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_8_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_8_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_8_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_8_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_8_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_8_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_9_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x4c2)')'.
DSP Report: register u_subFilter_9_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_9_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_9_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_9_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_9_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_9_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_9_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_9_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_9_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_9_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x2d8d)')')'.
DSP Report: register u_subFilter_9_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_9_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_9_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_9_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_9_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_9_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_9_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_9_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_9_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_10_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x639)')'.
DSP Report: register u_subFilter_10_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_10_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_10_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_10_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_10_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_10_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_10_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_10_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_10_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_10_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x29f7)')')'.
DSP Report: register u_subFilter_10_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_10_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_10_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_10_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_10_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_10_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_10_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_10_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_10_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_11_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x7f2)')'.
DSP Report: register u_subFilter_11_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_11_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_11_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_11_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_11_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_11_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_11_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_11_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_11_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_11_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x264a)')')'.
DSP Report: register u_subFilter_11_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_11_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_11_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_11_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_11_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_11_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_11_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_11_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_11_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_12_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x9f2)')'.
DSP Report: register u_subFilter_12_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_12_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_12_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_12_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_12_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_12_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_12_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_12_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_12_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_12_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x2296)')')'.
DSP Report: register u_subFilter_12_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_12_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_12_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_12_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_12_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_12_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_12_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_12_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_12_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_13_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0xc38)')'.
DSP Report: register u_subFilter_13_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_13_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_13_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_13_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_13_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_13_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_13_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_13_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_13_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_13_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x1eea)')')'.
DSP Report: register u_subFilter_13_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_13_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_13_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_13_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_13_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_13_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_13_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_13_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_13_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_14_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0xec4)')'.
DSP Report: register u_subFilter_14_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_14_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_14_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_14_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_14_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_14_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_14_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_14_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_14_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_14_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x1b55)')')'.
DSP Report: register u_subFilter_14_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_14_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_14_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_14_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_14_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_14_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_14_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_14_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_14_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_15_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x1193)')'.
DSP Report: register u_subFilter_15_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_15_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_15_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_15_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_15_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_15_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_15_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_15_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_15_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_15_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x17e3)')')'.
DSP Report: register u_subFilter_15_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_15_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_15_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_15_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_15_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_15_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_15_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_15_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_15_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_16_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x14a0)')'.
DSP Report: register u_subFilter_16_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_16_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_16_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_16_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_16_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_16_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_16_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_16_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_16_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_16_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_16_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_16_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_16_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x14a0)')')'.
DSP Report: register u_subFilter_16_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_16_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_16_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_16_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_16_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_16_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_16_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_16_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_16_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_16_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_16_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_16_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_17_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x17e3)')'.
DSP Report: register u_subFilter_15_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_17_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_17_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_17_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_17_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_17_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_17_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_17_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_17_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_17_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_17_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_17_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_17_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x1193)')')'.
DSP Report: register u_subFilter_15_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_17_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_17_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_17_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_17_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_17_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_17_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_17_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_17_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_17_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_17_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_17_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_18_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x1b55)')'.
DSP Report: register u_subFilter_14_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_18_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_18_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_18_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_18_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_18_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_18_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_18_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_18_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_18_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_18_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_18_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_18_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0xec4)')')'.
DSP Report: register u_subFilter_14_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_18_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_18_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_18_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_18_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_18_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_18_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_18_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_18_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_18_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_18_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_18_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_19_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x1eea)')'.
DSP Report: register u_subFilter_13_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_19_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_19_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_19_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_19_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_19_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_19_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_19_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_19_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_19_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_19_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_19_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_19_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0xc38)')')'.
DSP Report: register u_subFilter_13_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_19_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_19_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_19_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_19_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_19_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_19_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_19_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_19_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_19_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_19_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_19_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_20_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x2296)')'.
DSP Report: register u_subFilter_12_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_20_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_20_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_20_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_20_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_20_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_20_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_20_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_20_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_20_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_20_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_20_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_20_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x9f2)')')'.
DSP Report: register u_subFilter_12_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_20_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_20_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_20_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_20_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_20_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_20_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_20_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_20_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_20_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_20_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_20_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_21_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x264a)')'.
DSP Report: register u_subFilter_11_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_21_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_21_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_21_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_21_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_21_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_21_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_21_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_21_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_21_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_21_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_21_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_21_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x7f2)')')'.
DSP Report: register u_subFilter_11_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_21_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_21_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_21_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_21_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_21_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_21_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_21_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_21_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_21_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_21_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_21_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_22_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x29f7)')'.
DSP Report: register u_subFilter_10_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_22_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_22_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_22_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_22_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_22_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_22_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_22_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_22_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_22_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_22_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_22_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_22_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x639)')')'.
DSP Report: register u_subFilter_10_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_22_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_22_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_22_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_22_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_22_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_22_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_22_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_22_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_22_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_22_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_22_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_23_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x2d8d)')'.
DSP Report: register u_subFilter_9_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_23_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_23_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_23_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_23_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_23_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_23_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_23_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_23_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_23_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_23_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_23_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_23_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x4c2)')')'.
DSP Report: register u_subFilter_9_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_23_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_23_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_23_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_23_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_23_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_23_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_23_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_23_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_23_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_23_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_23_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_24_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x30fb)')'.
DSP Report: register u_subFilter_8_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_24_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_24_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_24_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_24_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_24_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_24_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_24_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_24_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_24_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_24_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_24_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_24_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x38a)')')'.
DSP Report: register u_subFilter_8_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_24_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_24_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_24_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_24_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_24_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_24_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_24_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_24_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_24_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_24_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_24_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_25_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x3432)')'.
DSP Report: register u_subFilter_7_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_25_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_25_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_25_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_25_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_25_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_25_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_25_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_25_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_25_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_25_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_25_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_25_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x28d)')')'.
DSP Report: register u_subFilter_7_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_25_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_25_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_25_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_25_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_25_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_25_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_25_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_25_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_25_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_25_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_25_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_26_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x3720)')'.
DSP Report: register u_subFilter_6_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_26_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_26_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_26_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_26_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_26_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_26_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_26_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_26_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_26_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_26_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_26_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_26_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x1c4)')')'.
DSP Report: register u_subFilter_6_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_26_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_26_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_26_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_26_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_26_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_26_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_26_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_26_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_26_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_26_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_26_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_27_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x39b7)')'.
DSP Report: register u_subFilter_5_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_27_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_27_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_27_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_27_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_27_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_27_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_27_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_27_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_27_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_27_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_27_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_27_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x12a)')')'.
DSP Report: register u_subFilter_5_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_27_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_27_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_27_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_27_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_27_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_27_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_27_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_27_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_27_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_27_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_27_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_28_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x3be9)')'.
DSP Report: register u_subFilter_4_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_28_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_28_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_28_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_28_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_28_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_28_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_28_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_28_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_28_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_28_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_28_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_28_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0xb8)')')'.
DSP Report: register u_subFilter_4_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_28_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_28_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_28_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_28_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_28_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_28_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_28_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_28_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_28_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_28_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_28_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_29_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x3dac)')'.
DSP Report: register u_subFilter_3_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_29_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_29_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_29_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_29_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_29_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_29_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_29_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_29_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_29_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_29_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_29_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_29_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x67)')')'.
DSP Report: register u_subFilter_3_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_29_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_29_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_29_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_29_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_29_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_29_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_29_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_29_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_29_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_29_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_29_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_30_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x3ef5)')'.
DSP Report: register u_subFilter_2_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_30_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_30_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_30_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_30_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_30_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_30_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_30_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_30_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_30_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_30_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_30_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_30_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x31)')')'.
DSP Report: register u_subFilter_2_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_30_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_30_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_30_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_30_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_30_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_30_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_30_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_30_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_30_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_30_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_30_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_31_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x3fbd)')'.
DSP Report: register u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_31_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_31_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_31_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_31_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_31_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_31_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_31_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_31_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_31_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_31_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_31_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_31_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x11)')')'.
DSP Report: register u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_31_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_31_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_31_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_31_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_31_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_31_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_31_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_31_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_31_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_31_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_31_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_32_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x4000)')'.
DSP Report: register u_subFilter_32_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_32_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_32_re/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_32_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_32_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_32_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_32_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_32_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_32_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_32_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_32_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_32_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x11)')'.
DSP Report: register u_subFilter_1_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x3fbd)')')'.
DSP Report: register u_subFilter_1_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x31)')'.
DSP Report: register u_subFilter_2_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_2_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x3ef5)')')'.
DSP Report: register u_subFilter_2_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_2_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x67)')'.
DSP Report: register u_subFilter_3_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_3_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x3dac)')')'.
DSP Report: register u_subFilter_3_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_3_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_4_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0xb8)')'.
DSP Report: register u_subFilter_4_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_4_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_4_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_4_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_4_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_4_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_4_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_4_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_4_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_4_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x3be9)')')'.
DSP Report: register u_subFilter_4_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_4_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_4_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_4_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_4_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_4_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_4_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_4_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_4_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_5_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x12a)')'.
DSP Report: register u_subFilter_5_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_5_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_5_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_5_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_5_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_5_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_5_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_5_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_5_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_5_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x39b7)')')'.
DSP Report: register u_subFilter_5_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_5_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_5_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_5_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_5_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_5_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_5_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_5_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_5_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_6_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x1c4)')'.
DSP Report: register u_subFilter_6_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_6_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_6_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_6_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_6_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_6_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_6_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_6_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_6_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_6_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x3720)')')'.
DSP Report: register u_subFilter_6_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_6_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_6_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_6_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_6_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_6_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_6_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_6_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_6_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_7_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x28d)')'.
DSP Report: register u_subFilter_7_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_7_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_7_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_7_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_7_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_7_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_7_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_7_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_7_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_7_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x3432)')')'.
DSP Report: register u_subFilter_7_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_7_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_7_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_7_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_7_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_7_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_7_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_7_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_7_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_8_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x38a)')'.
DSP Report: register u_subFilter_8_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_8_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_8_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_8_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_8_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_8_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_8_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_8_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_8_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_8_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x30fb)')')'.
DSP Report: register u_subFilter_8_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_8_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_8_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_8_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_8_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_8_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_8_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_8_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_8_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_9_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x4c2)')'.
DSP Report: register u_subFilter_9_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_9_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_9_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_9_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_9_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_9_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_9_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_9_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_9_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_9_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x2d8d)')')'.
DSP Report: register u_subFilter_9_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_9_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_9_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_9_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_9_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_9_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_9_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_9_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_9_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_10_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x639)')'.
DSP Report: register u_subFilter_10_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_10_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_10_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_10_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_10_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_10_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_10_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_10_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_10_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_10_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x29f7)')')'.
DSP Report: register u_subFilter_10_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_10_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_10_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_10_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_10_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_10_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_10_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_10_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_10_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_11_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x7f2)')'.
DSP Report: register u_subFilter_11_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_11_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_11_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_11_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_11_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_11_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_11_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_11_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_11_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_11_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x264a)')')'.
DSP Report: register u_subFilter_11_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_11_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_11_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_11_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_11_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_11_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_11_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_11_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_11_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_12_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x9f2)')'.
DSP Report: register u_subFilter_12_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_12_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_12_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_12_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_12_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_12_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_12_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_12_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_12_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_12_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x2296)')')'.
DSP Report: register u_subFilter_12_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_12_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_12_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_12_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_12_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_12_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_12_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_12_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_12_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_13_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0xc38)')'.
DSP Report: register u_subFilter_13_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_13_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_13_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_13_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_13_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_13_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_13_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_13_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_13_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_13_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x1eea)')')'.
DSP Report: register u_subFilter_13_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_13_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_13_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_13_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_13_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_13_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_13_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_13_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_13_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_14_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0xec4)')'.
DSP Report: register u_subFilter_14_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_14_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_14_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_14_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_14_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_14_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_14_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_14_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_14_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_14_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x1b55)')')'.
DSP Report: register u_subFilter_14_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_14_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_14_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_14_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_14_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_14_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_14_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_14_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_14_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_15_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x1193)')'.
DSP Report: register u_subFilter_15_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_15_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_15_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_15_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_15_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_15_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_15_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_15_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_15_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_15_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x17e3)')')'.
DSP Report: register u_subFilter_15_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_15_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_15_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_15_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_15_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_15_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_15_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_15_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_15_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_16_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x14a0)')'.
DSP Report: register u_subFilter_16_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_16_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_16_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_16_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_16_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_16_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_16_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_16_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_16_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_16_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_16_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_16_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_16_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x14a0)')')'.
DSP Report: register u_subFilter_16_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_16_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_16_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_16_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_16_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_16_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_16_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_16_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_16_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_16_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_16_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_16_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_17_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x17e3)')'.
DSP Report: register u_subFilter_17_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_17_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_17_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_17_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_17_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_17_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_17_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_17_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_17_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_17_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_17_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_17_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x1193)')')'.
DSP Report: register u_subFilter_17_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_17_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_15_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_17_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_17_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_17_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_17_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_17_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_17_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_17_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_17_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_17_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_18_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x1b55)')'.
DSP Report: register u_subFilter_18_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_18_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_18_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_18_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_18_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_18_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_18_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_18_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_18_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_18_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_18_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_18_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0xec4)')')'.
DSP Report: register u_subFilter_18_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_18_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_14_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_18_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_18_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_18_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_18_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_18_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_18_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_18_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_18_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_18_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_19_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x1eea)')'.
DSP Report: register u_subFilter_19_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_19_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_19_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_19_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_19_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_19_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_19_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_19_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_19_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_19_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_19_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_19_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0xc38)')')'.
DSP Report: register u_subFilter_19_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_19_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_13_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_19_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_19_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_19_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_19_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_19_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_19_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_19_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_19_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_19_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_20_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x2296)')'.
DSP Report: register u_subFilter_20_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_20_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_20_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_20_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_20_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_20_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_20_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_20_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_20_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_20_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_20_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_20_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x9f2)')')'.
DSP Report: register u_subFilter_20_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_20_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_12_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_20_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_20_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_20_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_20_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_20_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_20_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_20_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_20_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_20_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_21_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x264a)')'.
DSP Report: register u_subFilter_21_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_21_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_21_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_21_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_21_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_21_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_21_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_21_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_21_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_21_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_21_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_21_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x7f2)')')'.
DSP Report: register u_subFilter_21_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_21_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_11_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_21_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_21_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_21_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_21_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_21_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_21_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_21_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_21_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_21_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_22_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x29f7)')'.
DSP Report: register u_subFilter_22_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_22_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_22_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_22_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_22_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_22_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_22_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_22_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_22_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_22_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_22_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_22_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x639)')')'.
DSP Report: register u_subFilter_22_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_22_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_10_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_22_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_22_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_22_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_22_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_22_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_22_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_22_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_22_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_22_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_23_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x2d8d)')'.
DSP Report: register u_subFilter_23_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_23_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_23_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_23_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_23_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_23_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_23_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_23_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_23_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_23_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_23_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_23_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x4c2)')')'.
DSP Report: register u_subFilter_23_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_23_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_9_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_23_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_23_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_23_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_23_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_23_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_23_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_23_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_23_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_23_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_24_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x30fb)')'.
DSP Report: register u_subFilter_24_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_24_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_24_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_24_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_24_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_24_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_24_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_24_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_24_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_24_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_24_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_24_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x38a)')')'.
DSP Report: register u_subFilter_24_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_24_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_8_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_24_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_24_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_24_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_24_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_24_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_24_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_24_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_24_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_24_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_25_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x3432)')'.
DSP Report: register u_subFilter_25_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_25_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_25_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_25_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_25_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_25_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_25_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_25_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_25_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_25_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_25_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_25_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x28d)')')'.
DSP Report: register u_subFilter_25_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_25_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_7_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_25_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_25_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_25_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_25_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_25_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_25_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_25_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_25_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_25_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_26_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x3720)')'.
DSP Report: register u_subFilter_26_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_26_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_26_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_26_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_26_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_26_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_26_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_26_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_26_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_26_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_26_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_26_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x1c4)')')'.
DSP Report: register u_subFilter_26_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_26_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_6_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_26_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_26_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_26_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_26_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_26_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_26_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_26_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_26_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_26_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_27_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x39b7)')'.
DSP Report: register u_subFilter_27_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_27_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_27_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_27_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_27_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_27_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_27_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_27_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_27_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_27_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_27_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_27_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x12a)')')'.
DSP Report: register u_subFilter_27_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_27_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_5_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_27_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_27_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_27_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_27_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_27_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_27_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_27_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_27_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_27_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_28_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x3be9)')'.
DSP Report: register u_subFilter_28_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_28_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_28_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_28_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_28_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_28_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_28_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_28_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_28_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_28_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_28_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_28_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0xb8)')')'.
DSP Report: register u_subFilter_28_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_28_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_4_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_28_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_28_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_28_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_28_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_28_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_28_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_28_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_28_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_28_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_29_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x3dac)')'.
DSP Report: register u_subFilter_29_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_29_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_29_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_29_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_29_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_29_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_29_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_29_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_29_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_29_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_29_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_29_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x67)')')'.
DSP Report: register u_subFilter_29_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_29_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_3_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_29_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_29_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_29_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_29_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_29_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_29_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_29_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_29_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_29_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_30_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x3ef5)')'.
DSP Report: register u_subFilter_30_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_30_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_30_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_30_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_30_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_30_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_30_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_30_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_30_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_30_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_30_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_30_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x31)')')'.
DSP Report: register u_subFilter_30_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_30_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_2_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_30_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_30_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_30_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_30_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_30_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_30_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_30_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_30_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_30_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_31_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x3fbd)')'.
DSP Report: register u_subFilter_31_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_31_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg_reg is absorbed into DSP u_subFilter_31_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_31_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_31_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_31_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_31_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_31_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_31_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_31_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_31_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_31_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is (post resource management): (PCIN+(A2*(B:0x11)')')'.
DSP Report: register u_subFilter_31_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_31_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_31_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_31_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_subFilter_31_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_subFilter_31_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_subFilter_31_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_31_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_subFilter_31_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_31_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_subFilter_31_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_subFilter_32_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is (post resource management): (A2*(B:0x4000)')'.
DSP Report: register u_subFilter_32_re/u_FilterTap_1/fTap_coef_reg_reg is absorbed into DSP u_subFilter_32_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_32_im/u_FilterTap_1/fTap_din_reg_reg is absorbed into DSP u_subFilter_32_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_32_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_subFilter_32_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_subFilter_32_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_subFilter_32_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_32_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_subFilter_32_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_subFilter_32_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_subFilter_32_im/u_FilterTap_1/fTap_addout_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block39.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block39.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block39.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block39.vhd:145]
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block42.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block42.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block42.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block42.vhd:145]
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block40.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block40.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block40.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block40.vhd:145]
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block31.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block31.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block31.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block31.vhd:145]
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block41.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block41.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block41.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block41.vhd:145]
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block33.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block33.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block33.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block33.vhd:145]
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block20.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block20.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block20.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block20.vhd:145]
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:145]
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block6.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block6.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block6.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block6.vhd:145]
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_SDNF1_5_17/u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block35.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_SDNF1_5_17/u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block35.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_SDNF1_5_17/u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block35.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_SDNF1_5_17/u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block35.vhd:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_SDNF1_5_21/u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_SDNF1_5_21/u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_SDNF1_5_21/u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_SDNF1_5_21/u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:145]
DSP Report: Generating DSP u_SDNF1_5_17/u_MUL4_2/prod2_re_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod2_re_reg.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod2_re_reg.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/prod2_re_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod2_re_reg.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod2_re_reg.
DSP Report: operator u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_SDNF1_5_17/u_MUL4_2/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod1_re_reg.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod1_re_reg.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/prod1_re_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod1_re_reg.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod1_re_reg.
DSP Report: operator u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_SDNF1_5_17/u_MUL4_2/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod2_im_reg.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod2_im_reg.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/prod2_im_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod2_im_reg.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod2_im_reg.
DSP Report: operator u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_SDNF1_5_17/u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod1_im_reg.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod1_im_reg.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/prod1_im_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod1_im_reg.
DSP Report: register u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod1_im_reg.
DSP Report: operator u_SDNF1_5_17/u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_SDNF1_5_17/u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_21/u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_21/u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_29/u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_29/u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_SDNF1_5_21/u_MUL4_2/prod2_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod2_re_reg.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod2_re_reg.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/prod2_re_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod2_re_reg.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod2_re_reg.
DSP Report: operator u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod2_re_reg.
DSP Report: Generating DSP u_SDNF1_5_21/u_MUL4_2/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod1_re_reg.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod1_re_reg.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/prod1_re_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod1_re_reg.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod1_re_reg.
DSP Report: operator u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_SDNF1_5_21/u_MUL4_2/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod2_im_reg.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod2_im_reg.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/prod2_im_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod2_im_reg.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod2_im_reg.
DSP Report: operator u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod2_im_reg.
DSP Report: Generating DSP u_SDNF1_5_21/u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod1_im_reg.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod1_im_reg.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/prod1_im_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod1_im_reg.
DSP Report: register u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod1_im_reg.
DSP Report: operator u_SDNF1_5_21/u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_SDNF1_5_21/u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:145]
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_1/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_1/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_1/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_1/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block12.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block12.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block12.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block12.vhd:145]
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block28.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block28.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block28.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block28.vhd:145]
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_SDNF1_5_5/u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block29.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_SDNF1_5_5/u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block29.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_SDNF1_5_5/u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block29.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_SDNF1_5_5/u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block29.vhd:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_13/u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block10.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_13/u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block10.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_13/u_MUL4_2/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block10.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_13/u_MUL4_2/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block10.vhd:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_11/u_MUL4_2/prod2_re_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block8.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_TWDLMULT_SDNF1_3_11/u_MUL4_2/prod2_im_reg' and it is trimmed from '32' to '30' bits. [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block8.vhd:148]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP u_SDNF1_5_5/u_MUL4_2/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_SDNF1_5_5/u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_SDNF1_5_5/u_MUL4_2/prod1_re_reg.
DSP Report: register u_SDNF1_5_5/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_SDNF1_5_5/u_MUL4_2/prod1_re_reg.
DSP Report: register u_SDNF1_5_5/u_MUL4_2/prod1_re_reg is absorbed into DSP u_SDNF1_5_5/u_MUL4_2/prod1_re_reg.
DSP Report: register u_SDNF1_5_5/u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_SDNF1_5_5/u_MUL4_2/prod1_re_reg.
DSP Report: operator u_SDNF1_5_5/u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_SDNF1_5_5/u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_SDNF1_5_5/u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_SDNF1_5_5/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_SDNF1_5_5/u_MUL4_2/prod1_im_reg.
DSP Report: register u_SDNF1_5_5/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_SDNF1_5_5/u_MUL4_2/prod1_im_reg.
DSP Report: register u_SDNF1_5_5/u_MUL4_2/prod1_im_reg is absorbed into DSP u_SDNF1_5_5/u_MUL4_2/prod1_im_reg.
DSP Report: register u_SDNF1_5_5/u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_SDNF1_5_5/u_MUL4_2/prod1_im_reg.
DSP Report: operator u_SDNF1_5_5/u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_SDNF1_5_5/u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_13/u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_2/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_13/u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_2/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_13/u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_13/u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_11/u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_2/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_11/u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_2/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_11/u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_11/u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_27/u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_2/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_27/u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_2/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_27/u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_27/u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_re_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_re_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_re_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_31/u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_2/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_31/u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_2/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_31/u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_31/u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_TWDLMULT_SDNF1_3_1/u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_TWDLMULT_SDNF1_3_1/u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_1/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_1/u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_1/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_1/u_MUL4_2/prod1_im_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_1/u_MUL4_2/prod1_im_reg.
DSP Report: register u_TWDLMULT_SDNF1_3_1/u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_TWDLMULT_SDNF1_3_1/u_MUL4_2/prod1_im_reg.
DSP Report: operator u_TWDLMULT_SDNF1_3_1/u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_TWDLMULT_SDNF1_3_1/u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_re_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/prod2_re_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4_1/prod2_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/prod1_re_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_1/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_1/prod2_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/prod2_im_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4_1/prod2_im_reg.
DSP Report: Generating DSP u_MUL4_1/prod1_im_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/prod1_im_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: operator u_MUL4_1/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_1/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*(B:0x0)')'.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_1/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_re_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/prod1_re_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4_2/prod1_re_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: Generating DSP u_MUL4_2/prod1_im_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register u_MUL4_2/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/prod1_im_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: register u_MUL4_2/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4_2/prod1_im_reg.
DSP Report: operator u_MUL4_2/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4_2/prod1_im_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                     | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|system_top_i/i_0/axi_cpu_interconnect/\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 70              | RAM32M x 12   | 
|system_top_i/i_0/axi_cpu_interconnect/\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 49              | RAM32M x 9    | 
|system_top_i/i_0/axi_cpu_interconnect/\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 14              | RAM32M x 3    | 
|system_top_i/i_0/axi_cpu_interconnect/\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 70              | RAM32M x 12   | 
|system_top_i/i_0/axi_cpu_interconnect/\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 47              | RAM32M x 8    | 
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                               | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Subsystem_ip_src_FilterTapWvldIn          | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn          | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block    | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block    | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block1   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block1   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block2   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block2   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block3   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block3   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block4   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block4   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block5   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block5   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block6   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block6   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block7   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block7   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block8   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block8   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block9   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block9   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block10  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block10  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block11  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block11  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block12  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block12  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block13  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block13  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block14  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block14  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block15  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block15  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block16  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block16  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block17  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block17  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block18  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block18  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block19  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block19  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block20  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block20  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block21  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block21  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block22  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block22  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block23  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block23  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block24  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block24  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block25  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block25  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block26  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block26  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block27  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block27  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block28  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block28  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block29  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block29  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block30  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn          | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn          | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block    | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block    | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block1   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block1   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block2   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block2   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block3   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block3   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block4   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block4   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block5   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block5   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block6   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block6   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block7   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block7   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block8   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block8   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block9   | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block9   | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block10  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block10  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block11  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block11  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block12  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block12  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block13  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block13  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block14  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block14  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block15  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block15  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block16  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block16  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block17  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block17  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block18  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block18  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block19  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block19  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block20  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block20  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block21  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block21  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block22  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block22  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block23  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block23  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block24  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block24  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block25  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block25  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block26  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block26  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block27  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block27  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block28  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block28  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block29  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block29  | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_FilterTapWvldIn_block30  | (A2*B2)'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block35 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block35 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block35 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block35 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block16 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block16 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block16 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block16 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block17 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block17 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block17 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block17 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block23 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block23 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block23 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block23 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block24 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block24 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block24 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block24 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block37 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block37 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block37 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block37 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block39 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block39 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block39 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block39 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block42 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block42 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block42 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block42 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block40 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block40 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block40 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block40 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block31 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block31 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block31 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block31 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block41 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block41 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block41 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block41 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block33 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block33 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block33 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block33 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block20 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block20 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block20 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block20 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block13 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block13 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block13 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block13 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block6  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block6  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block6  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block6  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block27 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block27 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block27 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block27 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block11 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block11 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block11 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block11 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block12 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block12 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block12 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block12 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block28 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block28 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block28 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block28 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block29 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block29 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block29 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block29 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block9  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block9  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block9  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block9  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block10 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block10 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block10 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block10 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block7  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block7  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block7  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block7  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block8  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block8  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block8  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block8  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block21 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block21 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block21 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block21 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block22 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block22 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block22 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block22 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block25 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block25 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block25 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block25 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block26 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block26 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block26 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block26 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply         | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply         | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply         | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply         | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block18 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block18 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block18 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block18 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block19 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block19 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block19 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block19 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block14 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block14 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block14 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block14 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block15 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block15 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block15 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block15 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block4  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block4  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block4  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block4  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block5  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block5  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block5  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block5  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block   | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block   | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block   | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block   | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block1  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block1  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block1  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block1  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block2  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block2  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block2  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block2  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block3  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block3  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block3  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block3  | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block36 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block36 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block36 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block36 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block32 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block32 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block32 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block32 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block30 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block30 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block30 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block30 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block38 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block38 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block38 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block38 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block34 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block34 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block34 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Subsystem_ip_src_Complex4Multiply_block34 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |Subsystem_ip_src_FFT__GB0             |           1|     59563|
|2     |Subsystem_ip_src_FFT__GB1             |           1|      4050|
|3     |Subsystem_ip_src_FFT__GB2             |           1|     19484|
|4     |Subsystem_ip_src_FFT__GB3             |           1|     36698|
|5     |Subsystem_ip_src_FFT__GB4             |           1|     32044|
|6     |Subsystem_ip_src_FFT__GB5             |           1|     33236|
|7     |Subsystem_ip_src_FilterBank           |           1|      4262|
|8     |Subsystem_ip_src_Subsystem_block__GC0 |           1|      6032|
|9     |Subsystem_ip_src_Subsystem__GC0       |           1|      2952|
|10    |Subsystem_ip__GC0                     |           1|       299|
|11    |system_top__GC0                       |           1|      4512|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:02:00 . Memory (MB): peak = 1407.086 ; gain = 740.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:02:10 . Memory (MB): peak = 1466.766 ; gain = 799.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                     | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|system_top_i/i_0/axi_cpu_interconnect/\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 70              | RAM32M x 12   | 
|system_top_i/i_0/axi_cpu_interconnect/\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 49              | RAM32M x 9    | 
|system_top_i/i_0/axi_cpu_interconnect/\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 14              | RAM32M x 3    | 
|system_top_i/i_0/axi_cpu_interconnect/\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 70              | RAM32M x 12   | 
|system_top_i/i_0/axi_cpu_interconnect/\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 47              | RAM32M x 8    | 
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |Subsystem_ip_src_FFT__GB0             |           1|     36303|
|2     |Subsystem_ip_src_FFT__GB1             |           1|      4010|
|3     |Subsystem_ip_src_FFT__GB2             |           1|     12164|
|4     |Subsystem_ip_src_FFT__GB3             |           1|     30698|
|5     |Subsystem_ip_src_FFT__GB4             |           1|     32044|
|6     |Subsystem_ip_src_FFT__GB5             |           1|     33236|
|7     |Subsystem_ip_src_FilterBank           |           1|      4262|
|8     |Subsystem_ip_src_Subsystem_block__GC0 |           1|      6032|
|9     |Subsystem_ip_src_Subsystem__GC0       |           1|      2952|
|10    |Subsystem_ip__GC0                     |           1|       299|
|11    |system_top__GC0                       |           1|      4512|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block35.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block35.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block35.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block35.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block35.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block35.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block16.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block17.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block23.vhd:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block24.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block37.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block39.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block42.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block42.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block40.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block40.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block31.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block41.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block41.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block33.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block33.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block20.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block20.vhd:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block13.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block6.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block6.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block27.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block11.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block12.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block12.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block28.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block28.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block29.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block29.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block29.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block29.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block9.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block10.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block10.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:103]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block7.vhd:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block8.vhd:89]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block8.vhd:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/51ae/hdl/Subsystem_ip_src_Complex4Multiply_block21.vhd:103]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:02:31 . Memory (MB): peak = 1487.277 ; gain = 820.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |Subsystem_ip_src_FFT__GB0             |           1|     17920|
|2     |Subsystem_ip_src_FFT__GB1             |           1|      3503|
|3     |Subsystem_ip_src_FFT__GB2             |           1|      5469|
|4     |Subsystem_ip_src_FFT__GB3             |           1|     12185|
|5     |Subsystem_ip_src_FFT__GB4             |           1|      8887|
|6     |Subsystem_ip_src_FFT__GB5             |           1|     11314|
|7     |Subsystem_ip_src_FilterBank           |           1|      4262|
|8     |Subsystem_ip_src_Subsystem_block__GC0 |           1|      4023|
|9     |Subsystem_ip_src_Subsystem__GC0       |           1|      2098|
|10    |Subsystem_ip__GC0                     |           1|       192|
|11    |system_top__GC0                       |           1|      3081|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg  is driving 126 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/vivado2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:02:40 . Memory (MB): peak = 1519.039 ; gain = 851.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:02:40 . Memory (MB): peak = 1519.039 ; gain = 851.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:02:51 . Memory (MB): peak = 1557.953 ; gain = 890.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:02:52 . Memory (MB): peak = 1557.953 ; gain = 890.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:02:52 . Memory (MB): peak = 1557.953 ; gain = 890.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:02:52 . Memory (MB): peak = 1557.953 ; gain = 890.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/din_im_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/din_re_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/din1_re_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/din1_im_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_31/u_MUL4_2/din_im_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_31/u_MUL4_2/din_re_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_31/din1_re_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_31/din1_im_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_27/u_MUL4_2/din_im_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_27/u_MUL4_2/din_re_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_27/din1_re_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_27/din1_im_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_9/u_MUL4_2/din_im_reg_reg[15]           | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_9/u_MUL4_2/din_re_reg_reg[15]           | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_9/din1_re_dly9_reg[15]                  | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_9/din1_im_dly9_reg[15]                  | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_29/u_MUL4_2/din_im_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_29/u_MUL4_2/din_re_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_29/din1_re_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_29/din1_im_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_13/u_MUL4_2/din_im_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_13/u_MUL4_2/din_re_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_13/din1_re_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_13/din1_im_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/din1_re_dly9_reg[15]        | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/din1_im_dly9_reg[15]        | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/u_MUL4_2/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/u_MUL4_2/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_17/din1_re_dly9_reg[15]        | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_17/din1_im_dly9_reg[15]        | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_17/u_MUL4_2/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_17/u_MUL4_2/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/din1_re_dly9_reg[15]         | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/din1_im_dly9_reg[15]         | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/din_im_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/din_re_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_17/u_MUL4_2/din_im_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_17/u_MUL4_2/din_re_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_17/din1_re_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_17/din1_im_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_1/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_1/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_2/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_2/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_21/u_MUL4_2/din_im_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_21/u_MUL4_2/din_re_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_21/din1_re_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_21/din1_im_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_1/u_MUL4_2/din_im_reg_reg[15]           | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_1/u_MUL4_2/din_re_reg_reg[15]           | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_1/din1_re_dly9_reg[15]                  | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_1/din1_im_dly9_reg[15]                  | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_1/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_1/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_3/u_MUL4_2/din_im_reg_reg[15]           | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_3/u_MUL4_2/din_re_reg_reg[15]           | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_3/din1_re_dly9_reg[15]                  | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_3/din1_im_dly9_reg[15]                  | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_1/din_vld_dly9_reg                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_5/u_MUL4_2/din_im_reg_reg[15]           | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_5/u_MUL4_2/din_re_reg_reg[15]           | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_5/din1_re_dly9_reg[15]                  | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_5/din1_im_dly9_reg[15]                  | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_13/u_MUL4_1/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_13/u_MUL4_1/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_13/u_MUL4_2/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_13/u_MUL4_2/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_11/u_MUL4_1/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_11/u_MUL4_1/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_11/u_MUL4_2/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_11/u_MUL4_2/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_27/u_MUL4_1/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_27/u_MUL4_1/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_27/u_MUL4_2/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_27/u_MUL4_2/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_31/u_MUL4_1/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_31/u_MUL4_1/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_31/u_MUL4_2/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_31/u_MUL4_2/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_1/din1_re_dly9_reg[15]         | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_1/din1_im_dly9_reg[15]         | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_1/u_MUL4_2/din_im_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_1/u_MUL4_2/din_re_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_1/u_MUL4_2/twdlXdin2_vld_reg   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_1/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_1/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_19/u_MUL4_1/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_19/u_MUL4_1/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_19/u_MUL4_2/din_im_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_19/u_MUL4_2/din_re_reg_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_7/u_MUL4_1/din_im_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_7/u_MUL4_1/din_re_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_7/u_MUL4_2/din_im_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_7/u_MUL4_2/din_re_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_3/u_MUL4_1/din_im_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_3/u_MUL4_1/din_re_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_3/u_MUL4_2/din_im_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_3/u_MUL4_2/din_re_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_5/u_MUL4_1/din_im_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_5/u_MUL4_1/din_re_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_5/u_MUL4_2/din_im_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_5/u_MUL4_2/din_re_reg_reg[15]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/din_im_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/din_re_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/din1_re_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/din1_im_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_11/u_MUL4_2/din_im_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_11/u_MUL4_2/din_re_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_11/din1_re_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_11/din1_im_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_7/u_MUL4_2/din_im_reg_reg[15]           | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_7/u_MUL4_2/din_re_reg_reg[15]           | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_7/din1_re_dly9_reg[15]                  | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_7/din1_im_dly9_reg[15]                  | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/u_MUL4_2/din_im_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/u_MUL4_2/din_re_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/din1_re_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/din1_im_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_15/u_MUL4_2/din_im_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_15/u_MUL4_2/din_re_reg_reg[15]          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_15/din1_re_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_15/din1_im_dly9_reg[15]                 | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem1/u_Complex_to_Magnitude_Angle1/Delay_ValidIn_reg_reg[17]              | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem1/u_Complex_to_Magnitude_Angle1/DelayQC_Control_reg_reg[15][2]         | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_top_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem1/u_Complex_to_Magnitude_Angle1/DelayQC_Control_reg_reg[15][1]         | 17     | 2     | YES          | NO                 | YES               | 2      | 0       | 
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     5|
|3     |CARRY4     |  5846|
|4     |DSP48E1    |    94|
|5     |DSP48E1_1  |   124|
|6     |DSP48E1_2  |     2|
|7     |LUT1       |   894|
|8     |LUT2       | 15795|
|9     |LUT3       |  5794|
|10    |LUT4       |  3907|
|11    |LUT5       |  1400|
|12    |LUT6       |  3111|
|13    |MMCME2_ADV |     1|
|14    |PS7        |     1|
|15    |RAM32M     |    44|
|16    |SRL16      |     2|
|17    |SRL16E     |  2072|
|18    |SRLC32E    |    47|
|19    |FDCE       | 21284|
|20    |FDPE       |   115|
|21    |FDR        |    16|
|22    |FDRE       |  8982|
|23    |FDSE       |    23|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------+
|      |Instance                                                                                       |Module                                                           |Cells |
+------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------+
|1     |top                                                                                            |                                                                 | 69689|
|2     |  system_top_i                                                                                 |system_top                                                       | 69689|
|3     |    Subsystem_ip_0                                                                             |system_top_Subsystem_ip_0_0                                      | 66589|
|4     |      U0                                                                                       |Subsystem_ip                                                     | 63026|
|5     |        u_Subsystem_ip_axi_lite_inst                                                           |Subsystem_ip_axi_lite                                            |   190|
|6     |          u_Subsystem_ip_addr_decoder_inst                                                     |Subsystem_ip_addr_decoder                                        |    82|
|7     |          u_Subsystem_ip_axi_lite_module_inst                                                  |Subsystem_ip_axi_lite_module                                     |   108|
|8     |        u_Subsystem_ip_dut_inst                                                                |Subsystem_ip_dut                                                 | 62834|
|9     |          u_Subsystem_ip_src_Subsystem                                                         |Subsystem_ip_src_Subsystem                                       | 62834|
|10    |            u_Subsystem                                                                        |Subsystem_ip_src_Subsystem_block                                 | 60747|
|11    |              u_Channelizer                                                                    |Subsystem_ip_src_Channelizer                                     | 57709|
|12    |                u_FFT                                                                          |Subsystem_ip_src_FFT                                             | 52073|
|13    |                  u_SDNF1_1_1                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_1                              |   101|
|14    |                  u_SDNF1_1_11                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block4                       |   100|
|15    |                  u_SDNF1_1_13                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block5                       |   100|
|16    |                  u_SDNF1_1_15                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block6                       |   100|
|17    |                  u_SDNF1_1_17                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block7                       |   200|
|18    |                  u_SDNF1_1_19                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block8                       |   200|
|19    |                  u_SDNF1_1_21                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block9                       |   200|
|20    |                  u_SDNF1_1_23                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block10                      |   200|
|21    |                  u_SDNF1_1_25                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block11                      |   190|
|22    |                  u_SDNF1_1_27                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block12                      |   200|
|23    |                  u_SDNF1_1_29                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block13                      |   200|
|24    |                  u_SDNF1_1_3                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block                        |   100|
|25    |                  u_SDNF1_1_31                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block14                      |   200|
|26    |                  u_SDNF1_1_5                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block1                       |   100|
|27    |                  u_SDNF1_1_7                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block2                       |   100|
|28    |                  u_SDNF1_1_9                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_1_block3                       |    90|
|29    |                  u_SDNF1_3_1                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_3                              |   101|
|30    |                  u_SDNF1_3_11                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block4                       |   100|
|31    |                  u_SDNF1_3_13                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block5                       |   200|
|32    |                  u_SDNF1_3_15                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block6                       |   200|
|33    |                  u_SDNF1_3_17                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block7                       |   100|
|34    |                  u_SDNF1_3_19                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block8                       |   100|
|35    |                  u_SDNF1_3_21                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block9                       |   200|
|36    |                  u_SDNF1_3_23                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block10                      |   200|
|37    |                  u_SDNF1_3_25                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block11                      |   100|
|38    |                  u_SDNF1_3_27                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block12                      |   100|
|39    |                  u_SDNF1_3_29                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block13                      |   200|
|40    |                  u_SDNF1_3_3                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block                        |   110|
|41    |                  u_SDNF1_3_31                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block14                      |   200|
|42    |                  u_SDNF1_3_5                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block1                       |   220|
|43    |                  u_SDNF1_3_7                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block2                       |   210|
|44    |                  u_SDNF1_3_9                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_3_block3                       |   100|
|45    |                  u_SDNF1_5_1                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_5                              |   991|
|46    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block27                        |   611|
|47    |                  u_SDNF1_5_11                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4                       |  1021|
|48    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block32                        |   667|
|49    |                  u_SDNF1_5_13                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5                       |  1612|
|50    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block33                        |  1258|
|51    |                  u_SDNF1_5_15                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6                       |  1715|
|52    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block34                        |  1361|
|53    |                  u_SDNF1_5_17                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7                       |   703|
|54    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block35                        |   329|
|55    |                  u_SDNF1_5_19                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8                       |   929|
|56    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block36                        |   575|
|57    |                  u_SDNF1_5_21                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9                       |   704|
|58    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block37                        |   330|
|59    |                  u_SDNF1_5_23                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10                      |  1715|
|60    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block38                        |  1361|
|61    |                  u_SDNF1_5_25                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11                      |   965|
|62    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block39                        |   611|
|63    |                  u_SDNF1_5_27                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12                      |  1021|
|64    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block40                        |   667|
|65    |                  u_SDNF1_5_29                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13                      |  1612|
|66    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block41                        |  1258|
|67    |                  u_SDNF1_5_3                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block                        |  1021|
|68    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block28                        |   667|
|69    |                  u_SDNF1_5_31                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14                      |  1682|
|70    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block42                        |  1360|
|71    |                  u_SDNF1_5_5                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1                       |  1321|
|72    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block29                        |   947|
|73    |                  u_SDNF1_5_7                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2                       |  1715|
|74    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block30                        |  1361|
|75    |                  u_SDNF1_5_9                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3                       |   965|
|76    |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block31                        |   611|
|77    |                  u_SDNF2_2_1                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF2_2                              |    64|
|78    |                  u_SDNF2_2_11                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4                       |    64|
|79    |                  u_SDNF2_2_13                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5                       |    64|
|80    |                  u_SDNF2_2_15                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6                       |    64|
|81    |                  u_SDNF2_2_17                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7                       |    64|
|82    |                  u_SDNF2_2_19                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8                       |    64|
|83    |                  u_SDNF2_2_21                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9                       |    64|
|84    |                  u_SDNF2_2_23                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10                      |    64|
|85    |                  u_SDNF2_2_25                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11                      |    84|
|86    |                  u_SDNF2_2_27                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12                      |    64|
|87    |                  u_SDNF2_2_29                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13                      |    64|
|88    |                  u_SDNF2_2_3                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block                        |    64|
|89    |                  u_SDNF2_2_31                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14                      |    64|
|90    |                  u_SDNF2_2_5                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1                       |    64|
|91    |                  u_SDNF2_2_7                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2                       |    64|
|92    |                  u_SDNF2_2_9                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3                       |    64|
|93    |                  u_SDNF2_4_1                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF2_4                              |    65|
|94    |                  u_SDNF2_4_11                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4                       |    64|
|95    |                  u_SDNF2_4_13                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block5                       |    64|
|96    |                  u_SDNF2_4_15                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block6                       |    64|
|97    |                  u_SDNF2_4_17                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7                       |    64|
|98    |                  u_SDNF2_4_19                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8                       |    64|
|99    |                  u_SDNF2_4_21                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block9                       |    64|
|100   |                  u_SDNF2_4_23                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block10                      |    64|
|101   |                  u_SDNF2_4_25                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11                      |    64|
|102   |                  u_SDNF2_4_27                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12                      |    64|
|103   |                  u_SDNF2_4_29                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block13                      |    64|
|104   |                  u_SDNF2_4_3                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block                        |    64|
|105   |                  u_SDNF2_4_31                                                                 |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block14                      |    64|
|106   |                  u_SDNF2_4_5                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1                       |    64|
|107   |                  u_SDNF2_4_7                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block2                       |    84|
|108   |                  u_SDNF2_4_9                                                                  |Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3                       |    64|
|109   |                  u_TWDLMULT_SDNF1_3_1                                                         |Subsystem_ip_src_TWDLMULT_SDNF1_3                                |   907|
|110   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply                                |   597|
|111   |                  u_TWDLMULT_SDNF1_3_11                                                        |Subsystem_ip_src_TWDLMULT_SDNF1_3_block4                         |  2212|
|112   |                    u_MUL4_1                                                                   |Subsystem_ip_src_Complex4Multiply_block7                         |   352|
|113   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block8                         |  1668|
|114   |                  u_TWDLMULT_SDNF1_3_13                                                        |Subsystem_ip_src_TWDLMULT_SDNF1_3_block5                         |  2041|
|115   |                    u_MUL4_1                                                                   |Subsystem_ip_src_Complex4Multiply_block9                         |   267|
|116   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block10                        |  1582|
|117   |                  u_TWDLMULT_SDNF1_3_15                                                        |Subsystem_ip_src_TWDLMULT_SDNF1_3_block6                         |  1836|
|118   |                    u_MUL4_1                                                                   |Subsystem_ip_src_Complex4Multiply_block11                        |   266|
|119   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block12                        |  1378|
|120   |                  u_TWDLMULT_SDNF1_3_17                                                        |Subsystem_ip_src_TWDLMULT_SDNF1_3_block7                         |  1563|
|121   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block13                        |  1253|
|122   |                  u_TWDLMULT_SDNF1_3_19                                                        |Subsystem_ip_src_TWDLMULT_SDNF1_3_block8                         |  1852|
|123   |                    u_MUL4_1                                                                   |Subsystem_ip_src_Complex4Multiply_block14                        |   352|
|124   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block15                        |  1308|
|125   |                  u_TWDLMULT_SDNF1_3_21                                                        |Subsystem_ip_src_TWDLMULT_SDNF1_3_block9                         |   754|
|126   |                    u_MUL4_1                                                                   |Subsystem_ip_src_Complex4Multiply_block16                        |   266|
|127   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block17                        |   296|
|128   |                  u_TWDLMULT_SDNF1_3_23                                                        |Subsystem_ip_src_TWDLMULT_SDNF1_3_block10                        |  1955|
|129   |                    u_MUL4_1                                                                   |Subsystem_ip_src_Complex4Multiply_block18                        |   285|
|130   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block19                        |  1478|
|131   |                  u_TWDLMULT_SDNF1_3_25                                                        |Subsystem_ip_src_TWDLMULT_SDNF1_3_block11                        |  1617|
|132   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block20                        |  1307|
|133   |                  u_TWDLMULT_SDNF1_3_27                                                        |Subsystem_ip_src_TWDLMULT_SDNF1_3_block12                        |  2285|
|134   |                    u_MUL4_1                                                                   |Subsystem_ip_src_Complex4Multiply_block21                        |   378|
|135   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block22                        |  1715|
|136   |                  u_TWDLMULT_SDNF1_3_29                                                        |Subsystem_ip_src_TWDLMULT_SDNF1_3_block13                        |   759|
|137   |                    u_MUL4_1                                                                   |Subsystem_ip_src_Complex4Multiply_block23                        |   271|
|138   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block24                        |   296|
|139   |                  u_TWDLMULT_SDNF1_3_3                                                         |Subsystem_ip_src_TWDLMULT_SDNF1_3_block                          |  1116|
|140   |                    u_MUL4_1                                                                   |Subsystem_ip_src_Complex4Multiply_block                          |   331|
|141   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block1                         |   593|
|142   |                  u_TWDLMULT_SDNF1_3_31                                                        |Subsystem_ip_src_TWDLMULT_SDNF1_3_block14                        |  2111|
|143   |                    u_MUL4_1                                                                   |Subsystem_ip_src_Complex4Multiply_block25                        |   290|
|144   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block26                        |  1629|
|145   |                  u_TWDLMULT_SDNF1_3_5                                                         |Subsystem_ip_src_TWDLMULT_SDNF1_3_block1                         |   984|
|146   |                    u_MUL4_1                                                                   |Subsystem_ip_src_Complex4Multiply_block2                         |   265|
|147   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block3                         |   527|
|148   |                  u_TWDLMULT_SDNF1_3_7                                                         |Subsystem_ip_src_TWDLMULT_SDNF1_3_block2                         |   984|
|149   |                    u_MUL4_1                                                                   |Subsystem_ip_src_Complex4Multiply_block4                         |   265|
|150   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block5                         |   527|
|151   |                  u_TWDLMULT_SDNF1_3_9                                                         |Subsystem_ip_src_TWDLMULT_SDNF1_3_block3                         |  1563|
|152   |                    u_MUL4_2                                                                   |Subsystem_ip_src_Complex4Multiply_block6                         |  1253|
|153   |                  u_twdlROM_3_10                                                               |Subsystem_ip_src_TWDLROM_3_10                                    |     5|
|154   |                  u_twdlROM_3_11                                                               |Subsystem_ip_src_TWDLROM_3_11                                    |     5|
|155   |                  u_twdlROM_3_12                                                               |Subsystem_ip_src_TWDLROM_3_12                                    |    62|
|156   |                  u_twdlROM_3_13                                                               |Subsystem_ip_src_TWDLROM_3_13                                    |     9|
|157   |                  u_twdlROM_3_14                                                               |Subsystem_ip_src_TWDLROM_3_14                                    |    62|
|158   |                  u_twdlROM_3_15                                                               |Subsystem_ip_src_TWDLROM_3_15                                    |     4|
|159   |                  u_twdlROM_3_16                                                               |Subsystem_ip_src_TWDLROM_3_16                                    |    27|
|160   |                  u_twdlROM_3_18                                                               |Subsystem_ip_src_TWDLROM_3_18                                    |     5|
|161   |                  u_twdlROM_3_19                                                               |Subsystem_ip_src_TWDLROM_3_19                                    |     5|
|162   |                  u_twdlROM_3_2                                                                |Subsystem_ip_src_TWDLROM_3_2                                     |     1|
|163   |                  u_twdlROM_3_20                                                               |Subsystem_ip_src_TWDLROM_3_20                                    |     5|
|164   |                  u_twdlROM_3_21                                                               |Subsystem_ip_src_TWDLROM_3_21                                    |     5|
|165   |                  u_twdlROM_3_22                                                               |Subsystem_ip_src_TWDLROM_3_22                                    |    92|
|166   |                  u_twdlROM_3_23                                                               |Subsystem_ip_src_TWDLROM_3_23                                    |    49|
|167   |                  u_twdlROM_3_24                                                               |Subsystem_ip_src_TWDLROM_3_24                                    |    54|
|168   |                  u_twdlROM_3_26                                                               |Subsystem_ip_src_TWDLROM_3_26                                    |     5|
|169   |                  u_twdlROM_3_27                                                               |Subsystem_ip_src_TWDLROM_3_27                                    |    62|
|170   |                  u_twdlROM_3_28                                                               |Subsystem_ip_src_TWDLROM_3_28                                    |    71|
|171   |                  u_twdlROM_3_29                                                               |Subsystem_ip_src_TWDLROM_3_29                                    |    19|
|172   |                  u_twdlROM_3_3                                                                |Subsystem_ip_src_TWDLROM_3_3                                     |     1|
|173   |                  u_twdlROM_3_30                                                               |Subsystem_ip_src_TWDLROM_3_30                                    |   111|
|174   |                  u_twdlROM_3_31                                                               |Subsystem_ip_src_TWDLROM_3_31                                    |    59|
|175   |                  u_twdlROM_3_32                                                               |Subsystem_ip_src_TWDLROM_3_32                                    |   140|
|176   |                  u_twdlROM_3_4                                                                |Subsystem_ip_src_TWDLROM_3_4                                     |     1|
|177   |                  u_twdlROM_3_5                                                                |Subsystem_ip_src_TWDLROM_3_5                                     |     1|
|178   |                  u_twdlROM_3_6                                                                |Subsystem_ip_src_TWDLROM_3_6                                     |     1|
|179   |                  u_twdlROM_3_7                                                                |Subsystem_ip_src_TWDLROM_3_7                                     |     1|
|180   |                  u_twdlROM_3_8                                                                |Subsystem_ip_src_TWDLROM_3_8                                     |     1|
|181   |                  u_twdlROM_5_10                                                               |Subsystem_ip_src_TWDLROM_5_10                                    |     1|
|182   |                  u_twdlROM_5_12                                                               |Subsystem_ip_src_TWDLROM_5_12                                    |     8|
|183   |                  u_twdlROM_5_14                                                               |Subsystem_ip_src_TWDLROM_5_14                                    |     4|
|184   |                  u_twdlROM_5_16                                                               |Subsystem_ip_src_TWDLROM_5_16                                    |     4|
|185   |                  u_twdlROM_5_18                                                               |Subsystem_ip_src_TWDLROM_5_18                                    |     1|
|186   |                  u_twdlROM_5_2                                                                |Subsystem_ip_src_TWDLROM_5_2                                     |     1|
|187   |                  u_twdlROM_5_20                                                               |Subsystem_ip_src_TWDLROM_5_20                                    |     8|
|188   |                  u_twdlROM_5_22                                                               |Subsystem_ip_src_TWDLROM_5_22                                    |     4|
|189   |                  u_twdlROM_5_24                                                               |Subsystem_ip_src_TWDLROM_5_24                                    |     4|
|190   |                  u_twdlROM_5_26                                                               |Subsystem_ip_src_TWDLROM_5_26                                    |     1|
|191   |                  u_twdlROM_5_28                                                               |Subsystem_ip_src_TWDLROM_5_28                                    |     8|
|192   |                  u_twdlROM_5_30                                                               |Subsystem_ip_src_TWDLROM_5_30                                    |     4|
|193   |                  u_twdlROM_5_32                                                               |Subsystem_ip_src_TWDLROM_5_32                                    |     4|
|194   |                  u_twdlROM_5_4                                                                |Subsystem_ip_src_TWDLROM_5_4                                     |     8|
|195   |                  u_twdlROM_5_6                                                                |Subsystem_ip_src_TWDLROM_5_6                                     |     4|
|196   |                  u_twdlROM_5_8                                                                |Subsystem_ip_src_TWDLROM_5_8                                     |     4|
|197   |                u_FilterBank                                                                   |Subsystem_ip_src_FilterBank                                      |  5636|
|198   |                  u_subFilter_10_im                                                            |Subsystem_ip_src_subFilter_block8                                |    77|
|199   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block8_166                      |     1|
|200   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block8_167                      |     1|
|201   |                  u_subFilter_10_re                                                            |Subsystem_ip_src_subFilter_block8_41                             |    77|
|202   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block8                          |     1|
|203   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block8_165                      |     1|
|204   |                  u_subFilter_11_im                                                            |Subsystem_ip_src_subFilter_block9                                |    77|
|205   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block9_163                      |     1|
|206   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block9_164                      |     1|
|207   |                  u_subFilter_11_re                                                            |Subsystem_ip_src_subFilter_block9_42                             |    77|
|208   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block9                          |     1|
|209   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block9_162                      |     1|
|210   |                  u_subFilter_12_im                                                            |Subsystem_ip_src_subFilter_block10                               |    77|
|211   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block10_160                     |     1|
|212   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block10_161                     |     1|
|213   |                  u_subFilter_12_re                                                            |Subsystem_ip_src_subFilter_block10_43                            |    77|
|214   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block10                         |     1|
|215   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block10_159                     |     1|
|216   |                  u_subFilter_13_im                                                            |Subsystem_ip_src_subFilter_block11                               |    77|
|217   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block11_157                     |     1|
|218   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block11_158                     |     1|
|219   |                  u_subFilter_13_re                                                            |Subsystem_ip_src_subFilter_block11_44                            |    77|
|220   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block11                         |     1|
|221   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block11_156                     |     1|
|222   |                  u_subFilter_14_im                                                            |Subsystem_ip_src_subFilter_block12                               |    77|
|223   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block12_154                     |     1|
|224   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block12_155                     |     1|
|225   |                  u_subFilter_14_re                                                            |Subsystem_ip_src_subFilter_block12_45                            |    77|
|226   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block12                         |     1|
|227   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block12_153                     |     1|
|228   |                  u_subFilter_15_im                                                            |Subsystem_ip_src_subFilter_block13                               |    77|
|229   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block13_151                     |     1|
|230   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block13_152                     |     1|
|231   |                  u_subFilter_15_re                                                            |Subsystem_ip_src_subFilter_block13_46                            |    77|
|232   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block13                         |     1|
|233   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block13_150                     |     1|
|234   |                  u_subFilter_16_im                                                            |Subsystem_ip_src_subFilter_block14                               |    77|
|235   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block14_148                     |     1|
|236   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block14_149                     |     1|
|237   |                  u_subFilter_16_re                                                            |Subsystem_ip_src_subFilter_block14_47                            |    77|
|238   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block14                         |     1|
|239   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block14_147                     |     1|
|240   |                  u_subFilter_17_im                                                            |Subsystem_ip_src_subFilter_block15                               |    34|
|241   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block15_145                     |     1|
|242   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block15_146                     |     1|
|243   |                  u_subFilter_17_re                                                            |Subsystem_ip_src_subFilter_block15_48                            |    34|
|244   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block15                         |     1|
|245   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block15_144                     |     1|
|246   |                  u_subFilter_18_im                                                            |Subsystem_ip_src_subFilter_block16                               |    34|
|247   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block16_142                     |     1|
|248   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block16_143                     |     1|
|249   |                  u_subFilter_18_re                                                            |Subsystem_ip_src_subFilter_block16_49                            |    34|
|250   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block16                         |     1|
|251   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block16_141                     |     1|
|252   |                  u_subFilter_19_im                                                            |Subsystem_ip_src_subFilter_block17                               |    34|
|253   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block17_139                     |     1|
|254   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block17_140                     |     1|
|255   |                  u_subFilter_19_re                                                            |Subsystem_ip_src_subFilter_block17_50                            |    34|
|256   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block17                         |     1|
|257   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block17_138                     |     1|
|258   |                  u_subFilter_1_im                                                             |Subsystem_ip_src_subFilter                                       |    77|
|259   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_136                             |     1|
|260   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_137                             |     1|
|261   |                  u_subFilter_1_re                                                             |Subsystem_ip_src_subFilter_51                                    |    80|
|262   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn                                 |     1|
|263   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_135                             |     1|
|264   |                  u_subFilter_20_im                                                            |Subsystem_ip_src_subFilter_block18                               |    34|
|265   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block18_133                     |     1|
|266   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block18_134                     |     1|
|267   |                  u_subFilter_20_re                                                            |Subsystem_ip_src_subFilter_block18_52                            |    34|
|268   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block18                         |     1|
|269   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block18_132                     |     1|
|270   |                  u_subFilter_21_im                                                            |Subsystem_ip_src_subFilter_block19                               |    34|
|271   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block19_130                     |     1|
|272   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block19_131                     |     1|
|273   |                  u_subFilter_21_re                                                            |Subsystem_ip_src_subFilter_block19_53                            |    34|
|274   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block19                         |     1|
|275   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block19_129                     |     1|
|276   |                  u_subFilter_22_im                                                            |Subsystem_ip_src_subFilter_block20                               |    34|
|277   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block20_127                     |     1|
|278   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block20_128                     |     1|
|279   |                  u_subFilter_22_re                                                            |Subsystem_ip_src_subFilter_block20_54                            |    34|
|280   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block20                         |     1|
|281   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block20_126                     |     1|
|282   |                  u_subFilter_23_im                                                            |Subsystem_ip_src_subFilter_block21                               |    34|
|283   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block21_124                     |     1|
|284   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block21_125                     |     1|
|285   |                  u_subFilter_23_re                                                            |Subsystem_ip_src_subFilter_block21_55                            |    34|
|286   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block21                         |     1|
|287   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block21_123                     |     1|
|288   |                  u_subFilter_24_im                                                            |Subsystem_ip_src_subFilter_block22                               |    34|
|289   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block22_121                     |     1|
|290   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block22_122                     |     1|
|291   |                  u_subFilter_24_re                                                            |Subsystem_ip_src_subFilter_block22_56                            |    34|
|292   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block22                         |     1|
|293   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block22_120                     |     1|
|294   |                  u_subFilter_25_im                                                            |Subsystem_ip_src_subFilter_block23                               |    34|
|295   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block23_118                     |     1|
|296   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block23_119                     |     1|
|297   |                  u_subFilter_25_re                                                            |Subsystem_ip_src_subFilter_block23_57                            |    34|
|298   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block23                         |     1|
|299   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block23_117                     |     1|
|300   |                  u_subFilter_26_im                                                            |Subsystem_ip_src_subFilter_block24                               |    34|
|301   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block24_115                     |     1|
|302   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block24_116                     |     1|
|303   |                  u_subFilter_26_re                                                            |Subsystem_ip_src_subFilter_block24_58                            |    34|
|304   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block24                         |     1|
|305   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block24_114                     |     1|
|306   |                  u_subFilter_27_im                                                            |Subsystem_ip_src_subFilter_block25                               |    34|
|307   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block25_112                     |     1|
|308   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block25_113                     |     1|
|309   |                  u_subFilter_27_re                                                            |Subsystem_ip_src_subFilter_block25_59                            |    34|
|310   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block25                         |     1|
|311   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block25_111                     |     1|
|312   |                  u_subFilter_28_im                                                            |Subsystem_ip_src_subFilter_block26                               |    34|
|313   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block26_109                     |     1|
|314   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block26_110                     |     1|
|315   |                  u_subFilter_28_re                                                            |Subsystem_ip_src_subFilter_block26_60                            |    34|
|316   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block26                         |     1|
|317   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block26_108                     |     1|
|318   |                  u_subFilter_29_im                                                            |Subsystem_ip_src_subFilter_block27                               |    34|
|319   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block27_106                     |     1|
|320   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block27_107                     |     1|
|321   |                  u_subFilter_29_re                                                            |Subsystem_ip_src_subFilter_block27_61                            |    34|
|322   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block27                         |     1|
|323   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block27_105                     |     1|
|324   |                  u_subFilter_2_im                                                             |Subsystem_ip_src_subFilter_block                                 |    77|
|325   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block_103                       |     1|
|326   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block_104                       |     1|
|327   |                  u_subFilter_2_re                                                             |Subsystem_ip_src_subFilter_block_62                              |    77|
|328   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block                           |     1|
|329   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block_102                       |     1|
|330   |                  u_subFilter_30_im                                                            |Subsystem_ip_src_subFilter_block28                               |    34|
|331   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block28_100                     |     1|
|332   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block28_101                     |     1|
|333   |                  u_subFilter_30_re                                                            |Subsystem_ip_src_subFilter_block28_63                            |    34|
|334   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block28                         |     1|
|335   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block28_99                      |     1|
|336   |                  u_subFilter_31_im                                                            |Subsystem_ip_src_subFilter_block29                               |    34|
|337   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block29_97                      |     1|
|338   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block29_98                      |     1|
|339   |                  u_subFilter_31_re                                                            |Subsystem_ip_src_subFilter_block29_64                            |    34|
|340   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block29                         |     1|
|341   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block29_96                      |     1|
|342   |                  u_subFilter_32_im                                                            |Subsystem_ip_src_subFilter_block30                               |    49|
|343   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block30_94                      |     1|
|344   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldInC0_95                            |    16|
|345   |                  u_subFilter_32_re                                                            |Subsystem_ip_src_subFilter_block30_65                            |    50|
|346   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block30                         |     1|
|347   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldInC0                               |    16|
|348   |                  u_subFilter_3_im                                                             |Subsystem_ip_src_subFilter_block1                                |    77|
|349   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block1_92                       |     1|
|350   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block1_93                       |     1|
|351   |                  u_subFilter_3_re                                                             |Subsystem_ip_src_subFilter_block1_66                             |    77|
|352   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block1                          |     1|
|353   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block1_91                       |     1|
|354   |                  u_subFilter_4_im                                                             |Subsystem_ip_src_subFilter_block2                                |    77|
|355   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block2_89                       |     1|
|356   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block2_90                       |     1|
|357   |                  u_subFilter_4_re                                                             |Subsystem_ip_src_subFilter_block2_67                             |    77|
|358   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block2                          |     1|
|359   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block2_88                       |     1|
|360   |                  u_subFilter_5_im                                                             |Subsystem_ip_src_subFilter_block3                                |    77|
|361   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block3_86                       |     1|
|362   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block3_87                       |     1|
|363   |                  u_subFilter_5_re                                                             |Subsystem_ip_src_subFilter_block3_68                             |    77|
|364   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block3                          |     1|
|365   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block3_85                       |     1|
|366   |                  u_subFilter_6_im                                                             |Subsystem_ip_src_subFilter_block4                                |    77|
|367   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block4_83                       |     1|
|368   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block4_84                       |     1|
|369   |                  u_subFilter_6_re                                                             |Subsystem_ip_src_subFilter_block4_69                             |    77|
|370   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block4                          |     1|
|371   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block4_82                       |     1|
|372   |                  u_subFilter_7_im                                                             |Subsystem_ip_src_subFilter_block5                                |    77|
|373   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block5_80                       |     1|
|374   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block5_81                       |     1|
|375   |                  u_subFilter_7_re                                                             |Subsystem_ip_src_subFilter_block5_70                             |    77|
|376   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block5                          |     1|
|377   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block5_79                       |     1|
|378   |                  u_subFilter_8_im                                                             |Subsystem_ip_src_subFilter_block6                                |    77|
|379   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block6_77                       |     1|
|380   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block6_78                       |     1|
|381   |                  u_subFilter_8_re                                                             |Subsystem_ip_src_subFilter_block6_71                             |    77|
|382   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block6                          |     1|
|383   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block6_76                       |     1|
|384   |                  u_subFilter_9_im                                                             |Subsystem_ip_src_subFilter_block7                                |    77|
|385   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block7_74                       |     1|
|386   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block7_75                       |     1|
|387   |                  u_subFilter_9_re                                                             |Subsystem_ip_src_subFilter_block7_72                             |    77|
|388   |                    u_FilterTap_1                                                              |Subsystem_ip_src_FilterTapWvldIn_block7                          |     1|
|389   |                    u_FilterTap_2                                                              |Subsystem_ip_src_FilterTapWvldIn_block7_73                       |     1|
|390   |            u_Subsystem1                                                                       |Subsystem_ip_src_Subsystem1                                      |  2046|
|391   |              u_Complex_to_Magnitude_Angle1                                                    |Subsystem_ip_src_HDL_CMA_core                                    |  2046|
|392   |                u_QuadrantMapper                                                               |Subsystem_ip_src_Quadrant_Mapper                                 |   118|
|393   |            u_Subsystem_tc                                                                     |Subsystem_ip_src_Subsystem_tc                                    |    41|
|394   |        u_Subsystem_ip_reset_sync_inst                                                         |Subsystem_ip_reset_sync                                          |     2|
|395   |    axi_cpu_interconnect                                                                       |system_top_axi_cpu_interconnect_0                                |  2758|
|396   |      s00_couplers                                                                             |s00_couplers_imp_1EYJ01U                                         |  2758|
|397   |        auto_cc                                                                                |system_top_auto_cc_0                                             |  1250|
|398   |          inst                                                                                 |axi_clock_converter_v2_1_18_axi_clock_converter                  |  1250|
|399   |            \gen_clock_conv.gen_async_conv.asyncfifo_axi                                       |fifo_generator_v13_2_4                                           |  1249|
|400   |              inst_fifo_gen                                                                    |fifo_generator_v13_2_4_synth                                     |  1249|
|401   |                \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1                          |xpm_cdc_single__3                                                |     5|
|402   |                \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2                          |xpm_cdc_single__4                                                |     5|
|403   |                \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3                           |xpm_cdc_single                                                   |     5|
|404   |                \gaxi_full_lite.gread_ch.grach2.axi_rach                                       |fifo_generator_top                                               |   285|
|405   |                  \grf.rf                                                                      |fifo_generator_ramfifo                                           |   285|
|406   |                    \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__4                                           |    54|
|407   |                      wr_pntr_cdc_inst                                                         |xpm_cdc_gray__12                                                 |    26|
|408   |                      rd_pntr_cdc_inst                                                         |xpm_cdc_gray__13                                                 |    26|
|409   |                    \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_32                                                      |    34|
|410   |                      \gr1.gr1_int.rfwft                                                       |rd_fwft_38                                                       |    17|
|411   |                      \gras.rsts                                                               |rd_status_flags_as_39                                            |     2|
|412   |                      rpntr                                                                    |rd_bin_cntr_40                                                   |    15|
|413   |                    \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_33                                                      |    23|
|414   |                      \gwas.wsts                                                               |wr_status_flags_as_36                                            |     5|
|415   |                      wpntr                                                                    |wr_bin_cntr_37                                                   |    18|
|416   |                    \gntv_or_sync_fifo.mem                                                     |memory_34                                                        |   144|
|417   |                      \gdm.dm_gen.dm                                                           |dmem_35                                                          |    78|
|418   |                    rstblk                                                                     |reset_blk_ramfifo__xdcDup__4                                     |    30|
|419   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__7                                             |     2|
|420   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__8                                             |     2|
|421   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__12                               |     5|
|422   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__13                               |     5|
|423   |                \gaxi_full_lite.gread_ch.grdch2.axi_rdch                                       |fifo_generator_top__parameterized2                               |   244|
|424   |                  \grf.rf                                                                      |fifo_generator_ramfifo__parameterized2                           |   244|
|425   |                    \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs                                                      |    54|
|426   |                      wr_pntr_cdc_inst                                                         |xpm_cdc_gray__10                                                 |    26|
|427   |                      rd_pntr_cdc_inst                                                         |xpm_cdc_gray__11                                                 |    26|
|428   |                    \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_25                                                      |    34|
|429   |                      \gr1.gr1_int.rfwft                                                       |rd_fwft_29                                                       |    17|
|430   |                      \gras.rsts                                                               |rd_status_flags_as_30                                            |     2|
|431   |                      rpntr                                                                    |rd_bin_cntr_31                                                   |    15|
|432   |                    \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_26                                                      |    23|
|433   |                      \gwas.wsts                                                               |wr_status_flags_as_27                                            |     5|
|434   |                      wpntr                                                                    |wr_bin_cntr_28                                                   |    18|
|435   |                    \gntv_or_sync_fifo.mem                                                     |memory__parameterized2                                           |   102|
|436   |                      \gdm.dm_gen.dm                                                           |dmem__parameterized2                                             |    55|
|437   |                    rstblk                                                                     |reset_blk_ramfifo                                                |    31|
|438   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__5                                             |     2|
|439   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__6                                             |     2|
|440   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__10                               |     5|
|441   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__11                               |     5|
|442   |                \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |fifo_generator_top__xdcDup__1                                    |   285|
|443   |                  \grf.rf                                                                      |fifo_generator_ramfifo__xdcDup__1                                |   285|
|444   |                    \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__1                                           |    54|
|445   |                      wr_pntr_cdc_inst                                                         |xpm_cdc_gray__18                                                 |    26|
|446   |                      rd_pntr_cdc_inst                                                         |xpm_cdc_gray                                                     |    26|
|447   |                    \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_18                                                      |    34|
|448   |                      \gr1.gr1_int.rfwft                                                       |rd_fwft_22                                                       |    17|
|449   |                      \gras.rsts                                                               |rd_status_flags_as_23                                            |     2|
|450   |                      rpntr                                                                    |rd_bin_cntr_24                                                   |    15|
|451   |                    \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_19                                                      |    23|
|452   |                      \gwas.wsts                                                               |wr_status_flags_as_20                                            |     5|
|453   |                      wpntr                                                                    |wr_bin_cntr_21                                                   |    18|
|454   |                    \gntv_or_sync_fifo.mem                                                     |memory                                                           |   144|
|455   |                      \gdm.dm_gen.dm                                                           |dmem                                                             |    78|
|456   |                    rstblk                                                                     |reset_blk_ramfifo__xdcDup__1                                     |    30|
|457   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__13                                            |     2|
|458   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst                                                |     2|
|459   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__18                               |     5|
|460   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1                                   |     5|
|461   |                \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                      |fifo_generator_top__parameterized0                               |   248|
|462   |                  \grf.rf                                                                      |fifo_generator_ramfifo__parameterized0                           |   248|
|463   |                    \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__2                                           |    54|
|464   |                      wr_pntr_cdc_inst                                                         |xpm_cdc_gray__16                                                 |    26|
|465   |                      rd_pntr_cdc_inst                                                         |xpm_cdc_gray__17                                                 |    26|
|466   |                    \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_11                                                      |    34|
|467   |                      \gr1.gr1_int.rfwft                                                       |rd_fwft_15                                                       |    17|
|468   |                      \gras.rsts                                                               |rd_status_flags_as_16                                            |     2|
|469   |                      rpntr                                                                    |rd_bin_cntr_17                                                   |    15|
|470   |                    \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_12                                                      |    23|
|471   |                      \gwas.wsts                                                               |wr_status_flags_as_13                                            |     5|
|472   |                      wpntr                                                                    |wr_bin_cntr_14                                                   |    18|
|473   |                    \gntv_or_sync_fifo.mem                                                     |memory__parameterized0                                           |   107|
|474   |                      \gdm.dm_gen.dm                                                           |dmem__parameterized0                                             |    58|
|475   |                    rstblk                                                                     |reset_blk_ramfifo__xdcDup__2                                     |    30|
|476   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__11                                            |     2|
|477   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__12                                            |     2|
|478   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__16                               |     5|
|479   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__17                               |     5|
|480   |                \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                      |fifo_generator_top__parameterized1                               |   172|
|481   |                  \grf.rf                                                                      |fifo_generator_ramfifo__parameterized1                           |   172|
|482   |                    \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__3                                           |    54|
|483   |                      wr_pntr_cdc_inst                                                         |xpm_cdc_gray__14                                                 |    26|
|484   |                      rd_pntr_cdc_inst                                                         |xpm_cdc_gray__15                                                 |    26|
|485   |                    \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic                                                         |    34|
|486   |                      \gr1.gr1_int.rfwft                                                       |rd_fwft                                                          |    17|
|487   |                      \gras.rsts                                                               |rd_status_flags_as                                               |     2|
|488   |                      rpntr                                                                    |rd_bin_cntr                                                      |    15|
|489   |                    \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic                                                         |    23|
|490   |                      \gwas.wsts                                                               |wr_status_flags_as                                               |     5|
|491   |                      wpntr                                                                    |wr_bin_cntr                                                      |    18|
|492   |                    \gntv_or_sync_fifo.mem                                                     |memory__parameterized1                                           |    31|
|493   |                      \gdm.dm_gen.dm                                                           |dmem__parameterized1                                             |    17|
|494   |                    rstblk                                                                     |reset_blk_ramfifo__xdcDup__3                                     |    30|
|495   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__9                                             |     2|
|496   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__10                                            |     2|
|497   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__14                               |     5|
|498   |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__15                               |     5|
|499   |        auto_pc                                                                                |system_top_auto_pc_0                                             |  1044|
|500   |          inst                                                                                 |axi_protocol_converter_v2_1_19_axi_protocol_converter            |  1044|
|501   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_19_b2s                               |  1044|
|502   |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_19_b2s_ar_channel                    |   177|
|503   |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                    |    32|
|504   |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_19_b2s_cmd_translator_8              |   133|
|505   |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_19_b2s_incr_cmd_9                    |    67|
|506   |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_10                   |    61|
|507   |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_19_b2s_r_channel                     |    92|
|508   |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1   |    50|
|509   |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2   |    28|
|510   |              SI_REG                                                                           |axi_register_slice_v2_1_19_axi_register_slice                    |   540|
|511   |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_19_axic_register_slice                   |   171|
|512   |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_19_axic_register_slice_7                 |   175|
|513   |                \b.b_pipe                                                                      |axi_register_slice_v2_1_19_axic_register_slice__parameterized1   |    48|
|514   |                \r.r_pipe                                                                      |axi_register_slice_v2_1_19_axic_register_slice__parameterized2   |   146|
|515   |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_19_b2s_aw_channel                    |   173|
|516   |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                    |    16|
|517   |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_19_b2s_cmd_translator                |   141|
|518   |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_19_b2s_incr_cmd                      |    64|
|519   |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                      |    73|
|520   |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_19_b2s_b_channel                     |    60|
|521   |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo                   |    26|
|522   |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0   |    10|
|523   |        s00_regslice                                                                           |system_top_s00_regslice_0                                        |   464|
|524   |          inst                                                                                 |axi_register_slice_v2_1_19_axi_register_slice__parameterized1    |   464|
|525   |            \ar.ar_pipe                                                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized7   |    71|
|526   |            \aw.aw_pipe                                                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized7_6 |    74|
|527   |            \b.b_pipe                                                                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized9   |    19|
|528   |            \r.r_pipe                                                                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized10  |   146|
|529   |            \w.w_pipe                                                                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized8   |   154|
|530   |    const_intr_concat_gnd                                                                      |system_top_const_intr_concat_gnd_0                               |     0|
|531   |    core_clkwiz                                                                                |system_top_core_clkwiz_0                                         |     5|
|532   |      inst                                                                                     |system_top_core_clkwiz_0_clk_wiz                                 |     5|
|533   |    intr_concat                                                                                |system_top_intr_concat_0                                         |     0|
|534   |    sys_100m_rstgen                                                                            |system_top_sys_100m_rstgen_0                                     |    62|
|535   |      U0                                                                                       |proc_sys_reset                                                   |    62|
|536   |        EXT_LPF                                                                                |lpf_1                                                            |    19|
|537   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |cdc_sync_4                                                       |     6|
|538   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                           |cdc_sync_5                                                       |     5|
|539   |        SEQ                                                                                    |sequence_psr_2                                                   |    38|
|540   |          SEQ_COUNTER                                                                          |upcnt_n_3                                                        |    13|
|541   |    sys_core_rstgen                                                                            |system_top_sys_core_rstgen_0                                     |    62|
|542   |      U0                                                                                       |proc_sys_reset__1                                                |    62|
|543   |        EXT_LPF                                                                                |lpf                                                              |    19|
|544   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |cdc_sync                                                         |     6|
|545   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                           |cdc_sync_0                                                       |     5|
|546   |        SEQ                                                                                    |sequence_psr                                                     |    38|
|547   |          SEQ_COUNTER                                                                          |upcnt_n                                                          |    13|
|548   |    sys_cpu                                                                                    |system_top_sys_cpu_0                                             |   213|
|549   |      inst                                                                                     |processing_system7_v5_5_processing_system7                       |   213|
+------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:02:52 . Memory (MB): peak = 1557.953 ; gain = 890.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 524 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:02:53 . Memory (MB): peak = 1557.953 ; gain = 718.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:03:11 . Memory (MB): peak = 1557.953 ; gain = 890.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1669.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  FDR => FDRE: 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 44 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1493 Infos, 411 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:03:33 . Memory (MB): peak = 1669.797 ; gain = 1282.031
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1669.797 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Desktop/ingProject/Simulink_prj/RWR_to_zynq/channel_cordict_par_test_4_24/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/system_top_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1669.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_wrapper_utilization_synth.rpt -pb system_top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 13:28:08 2023...
