$date
	Sat Oct 22 22:33:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#586784
b101 !
1"
#586786
b101 &
b101 %
1$
#586787
0"
#586790
b10000 &
b10000 %
#586794
b1000 &
b1000 %
#586798
b100 &
b100 %
#586802
b10 &
b10 %
#586806
b1 &
1#
b1 %
#586810
b0 &
b0 %
0#
0$
#1668024
b10100 !
1"
#1668026
b10100 &
b10100 %
1$
#1668027
0"
#1668030
b1010 &
b1010 %
#1668034
b101 &
b101 %
#1668038
b10000 &
b10000 %
#1668042
b1000 &
b1000 %
#1668046
b100 &
b100 %
#1668050
b10 &
b10 %
#1668054
b1 &
1#
b1 %
#1668058
b0 &
b0 %
0#
0$
#2601433
b1001 !
1"
#2601434
b1001 &
b1001 %
1$
#2601435
0"
#2601438
b11100 &
b11100 %
#2601442
b1110 &
b1110 %
#2601446
b111 &
b111 %
#2601450
b10110 &
b10110 %
#2601454
b1011 &
b1011 %
#2601458
b100010 &
b100010 %
#2601462
b10001 &
b10001 %
#2601466
b110100 &
b110100 %
#2601470
b11010 &
b11010 %
#2601474
b1101 &
b1101 %
#2601478
b101000 &
b101000 %
#2601482
b10100 &
b10100 %
#2601486
b1010 &
b1010 %
#2601490
b101 &
b101 %
#2601494
b10000 &
b10000 %
#2601498
b1000 &
b1000 %
#2601502
b100 &
b100 %
#2601506
b10 &
b10 %
#2601510
b1 &
1#
b1 %
#2601514
b0 &
b0 %
0#
0$
#4500012
