\hypertarget{group___u_s_a_r_t___clock___phase}{}\section{U\+S\+A\+RT Clock Phase}
\label{group___u_s_a_r_t___clock___phase}\index{U\+S\+A\+R\+T Clock Phase@{U\+S\+A\+R\+T Clock Phase}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+P\+H\+A\+S\+E\+\_\+1\+E\+D\+GE}~((uint32\+\_\+t)0x00000000)\hypertarget{group___u_s_a_r_t___clock___phase_gab050873df3eb3844f973e61681e02e6a}{}\label{group___u_s_a_r_t___clock___phase_gab050873df3eb3844f973e61681e02e6a}

\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+P\+H\+A\+S\+E\+\_\+2\+E\+D\+GE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+HA})\hypertarget{group___u_s_a_r_t___clock___phase_ga080cff411c6cefbb511162fcc91c43ec}{}\label{group___u_s_a_r_t___clock___phase_ga080cff411c6cefbb511162fcc91c43ec}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
