/**
 * @file lr1121_driver.c
 * @brief Minimal LR1121 driver implementation for SIW917
 *
 * This is a minimal standalone implementation to test SPI communication
 * with the LR1121 radio transceiver via the SIW917 GSPI peripheral.
 *
 * Key Implementation Notes:
 * - Uses Silicon Labs SDK GSPI driver (sl_si91x_gspi)
 * - Manual CS control via GPIO for LR1121's two-phase SPI protocol
 * - Direct register access for GPIO/pad configuration
 *
 * LR1121 SPI Protocol (Citation: UserManual_LR1121_v1_2.pdf):
 * The LR1121 uses a two-phase SPI protocol:
 *
 * WRITE COMMAND (sending opcode + parameters):
 *   1. Wait for BUSY LOW
 *   2. Assert NSS (LOW)
 *   3. Send 16-bit opcode (MSB first) + any parameters
 *   4. Deassert NSS (HIGH)
 *   5. LR1121 pulls BUSY HIGH while processing
 *
 * READ RESPONSE (getting data back):
 *   1. Wait for BUSY LOW (processing complete)
 *   2. Assert NSS (LOW)
 *   3. Send NOP bytes (0x00) to clock out response data
 *   4. Deassert NSS (HIGH)
 *
 * Documentation Citations:
 * - UserManual_LR1121_v1_2.pdf "SPI Communication" section
 * - siw917x-family-rm.pdf Section 20 "Generic SPI Primary (GSPI)"
 * - siw917x-family-rm.pdf Section 11 "GPIO"
 */

#include "lr1121_driver.h"

#include "rsi_debug.h"
#include "rsi_egpio.h"
#include "rsi_rom_egpio.h"
#include "hw_timer.h"
#include "siw917_elrs_timing.h"
#include "sl_si91x_gspi.h"

extern uint32_t micros(void);

/* SDK GPIO driver for UULP GPIO interrupt support */
#include "sl_gpio_board.h"
#include "sl_si91x_driver_gpio.h"

/* SL_STATUS_EMPTY may not be defined in older SDK versions.
 * The GSPI SDK can return it for short FIFO-mode transfers.
 */
#ifndef SL_STATUS_EMPTY
#define SL_STATUS_EMPTY ((sl_status_t)0x0022)
#endif

/* USE_SOFT_SPI: Bit-bang SPI implementation (debug fallback only).
 *
 * Uncomment to use software bit-bang SPI. Otherwise the hardware GSPI
 * peripheral is used in interrupt-driven FIFO mode with DMA disabled (see
 * SL_GSPI_DMA_CONFIG_ENABLE in sl_si91x_gspi_common_config.h).
 */
// #define USE_SOFT_SPI

/* Downstream ELRS ESP32 drives LR1121 SPI at 16 MHz. Keep the SiW917 GSPI
 * hot path aligned so packet reads and FHSS retunes fit the RX timing budget.
 */
#define LR1121_GSPI_BITRATE_HZ 16000000U

/*
 * Slower edge timing for SiW917 GPIO-driven SPI fallback paths. The hardware
 * GSPI bitrate above is exact; this loop-based path is intentionally
 * conservative to make logic-analyzer captures cleaner.
 */
#define LR1121_SOFT_SPI_EDGE_DELAY_LOOPS 48
#define LR1121_DIAG_GET_PACKET_VERBOSE 0
/*
 * GET_PACKET SPI backend:
 *   0 = SDK hardware GSPI transfer path (default, same path as normal commands)
 *   1 = soft/bit-banged SPI fallback for debugging
 *   2 = pumped SDK GSPI transfer with the GSPI IRQ serviced synchronously
 *   3 = direct/bare-metal GSPI register FIFO transfer
 */
#if SIW917_ELRS_RAW_GSPI_GET_PACKET
#define LR1121_GET_PACKET_SPI_BACKEND 3
#else
#define LR1121_GET_PACKET_SPI_BACKEND 2
#endif

/*
 * SET_FREQ_SET_RX is issued on every FHSS hop while continuous RX is active.
 * Backend 2 keeps the ELRS fused retune helper on the raw polled GSPI path
 * instead of falling back to bit-banged GPIO SPI in the timing window.
 */
#if SIW917_ELRS_RAW_GSPI_SET_FREQ_RX
#define LR1121_SET_FREQ_RX_SPI_BACKEND 3
#else
#define LR1121_SET_FREQ_RX_SPI_BACKEND 2
#endif

#if SIW917_ELRS_FAST_GET_PACKET && SIW917_ELRS_RAW_GSPI_GET_PACKET
#define LR1121_GET_PACKET_BACKEND_NAME "fast-register"
#elif LR1121_GET_PACKET_SPI_BACKEND == 3
#define LR1121_GET_PACKET_BACKEND_NAME "raw-register"
#elif LR1121_GET_PACKET_SPI_BACKEND == 2
#define LR1121_GET_PACKET_BACKEND_NAME "pumped-sdk"
#elif LR1121_GET_PACKET_SPI_BACKEND == 1
#define LR1121_GET_PACKET_BACKEND_NAME "soft-spi"
#else
#define LR1121_GET_PACKET_BACKEND_NAME "sdk"
#endif

#if SIW917_ELRS_FAST_HOT_COMMANDS && SIW917_ELRS_RAW_GSPI_SET_FREQ_RX
#define LR1121_SET_FREQ_RX_BACKEND_NAME "fast-register"
#elif LR1121_SET_FREQ_RX_SPI_BACKEND == 3
#define LR1121_SET_FREQ_RX_BACKEND_NAME "raw-register"
#elif LR1121_SET_FREQ_RX_SPI_BACKEND == 2
#define LR1121_SET_FREQ_RX_BACKEND_NAME "pumped-sdk"
#elif LR1121_SET_FREQ_RX_SPI_BACKEND == 1
#define LR1121_SET_FREQ_RX_BACKEND_NAME "soft-spi"
#else
#define LR1121_SET_FREQ_RX_BACKEND_NAME "sdk"
#endif

#if SIW917_ELRS_POLLED_HOT_SPI
#define LR1121_HOT_SPI_SYNC_NAME "pumped-sdk"
#else
#define LR1121_HOT_SPI_SYNC_NAME "irq-sdk"
#endif

#if SIW917_ELRS_FAST_CLEAR_IRQ
#define LR1121_CLEAR_IRQ_BACKEND_NAME "fast-register"
#elif SIW917_ELRS_RAW_GSPI_CLEAR_IRQ
#define LR1121_CLEAR_IRQ_BACKEND_NAME "raw-register"
#else
#define LR1121_CLEAR_IRQ_BACKEND_NAME LR1121_HOT_SPI_SYNC_NAME
#endif

#if SIW917_ELRS_FAST_HOT_COMMANDS && SIW917_ELRS_RAW_GSPI_SET_FREQ
#define LR1121_SET_FREQ_BACKEND_NAME "fast-register"
#elif SIW917_ELRS_RAW_GSPI_SET_FREQ
#define LR1121_SET_FREQ_BACKEND_NAME "raw-register"
#else
#define LR1121_SET_FREQ_BACKEND_NAME LR1121_HOT_SPI_SYNC_NAME
#endif

#if SIW917_ELRS_FAST_HOT_COMMANDS && SIW917_ELRS_RAW_GSPI_TX
#define LR1121_TX_BACKEND_NAME "fast-register"
#elif SIW917_ELRS_RAW_GSPI_TX
#define LR1121_TX_BACKEND_NAME "raw-register"
#else
#define LR1121_TX_BACKEND_NAME LR1121_HOT_SPI_SYNC_NAME
#endif

#if SIW917_ELRS_FAST_HOT_COMMANDS && SIW917_ELRS_RAW_GSPI_SET_RX
#define LR1121_SET_RX_BACKEND_NAME "fast-register"
#elif SIW917_ELRS_RAW_GSPI_SET_RX
#define LR1121_SET_RX_BACKEND_NAME "raw-register"
#else
#define LR1121_SET_RX_BACKEND_NAME LR1121_HOT_SPI_SYNC_NAME
#endif

#include <stdbool.h>
#include <stdint.h>
#include <string.h>


/* Soft SPI function removed - Logic inlined in spi_transfer */

/*******************************************************************************
 * Direct Register Definitions for GPIO and Pad Configuration
 *
 * These registers must be configured BEFORE using GSPI to ensure the GPIO
 * pins are properly muxed for the GSPI peripheral function.
 *
 * Citation: siw917x-family-rm.pdf Section 11.4.1 MEM_GPIO_ACCESS_CTRL_SET
 * Citation: siw917x-family-rm.pdf Section 24.5.15 MCR_GENERIC_CTRL_1_REG
 ******************************************************************************/

/* GPIO PAD Control - Take MCU control of GPIO_25-30 from NWP */
#define GPIO_PAD_CTRL_BASE 0x41300000UL
#define MEM_GPIO_ACCESS_CTRL_SET                                               \
  (*(volatile uint32_t *)(GPIO_PAD_CTRL_BASE + 0x000))
#define NWP_MCUHP_GPIO_CTRL2_BIT (1UL << 5)

/* MCU Configuration Register - HOST_PADS_GPIO_MODE */
#define MCR_BASE 0x46008000UL
#define MCR_GENERIC_CTRL_1_REG (*(volatile uint32_t *)(MCR_BASE + 0x044))

/*******************************************************************************
 * EGPIO Clock Enable Registers - CRITICAL!
 *
 * Citation: siw917x-family-rm.pdf Rev 1.2, Section 6.13.18.3, p.98
 *   CLK_ENABLE_SET_REG2 at offset 0x008:
 *   - Bit 21 (EGPIO_PCLK_ENABLE): EGPIO APB Clock Enable
 *
 * Citation: siw917x-family-rm.pdf Rev 1.2, Section 6.13.18.5, p.102
 *   CLK_ENABLE_SET_REG3 at offset 0x010:
 *   - Bit 16 (EGPIO_CLK_ENABLE): EGPIO Controller Clock Enable (reset=0!)
 *
 * IMPORTANT: Both clocks are DISABLED at reset! Must enable before GPIO works.
 ******************************************************************************/
#define M4CLK_BASE 0x46000000UL
#define CLK_ENABLE_SET_REG2 (*(volatile uint32_t *)(M4CLK_BASE + 0x008))
#define CLK_ENABLE_SET_REG3 (*(volatile uint32_t *)(M4CLK_BASE + 0x010))
#define EGPIO_PCLK_ENABLE_BIT (1UL << 21) /* CLK_ENABLE_SET_REG2 bit 21 */
#define EGPIO_CLK_ENABLE_BIT (1UL << 16)  /* CLK_ENABLE_SET_REG3 bit 16 */

/* HOST_PADS_GPIO_MODE bit positions for GPIO_26-30
 * Citation: siw917x-family-rm.pdf Rev 1.2, Section 24.5.15
 * MCR_GENERIC_CTRL_1_REG, p.612 Bits 18:14 - HOST_PADS_GPIO_MODE "Control bits
 * for GPIO_26 to GPIO_30 to use either as host interface pins or GPIO pins."
 *   "One bit per pin. 0 = Host Interface, 1 = GPIO."
 *
 * CRITICAL: At reset, these bits are 0 (Host Interface / SDIO mode), NOT GPIO
 * mode! We MUST set these bits to 1 to use the pins as GPIO!
 */
#define HOST_PADS_GPIO26_BIT (1UL << 14) /* GPIO_26 (MISO) */
#define HOST_PADS_GPIO27_BIT (1UL << 15) /* GPIO_27 (MOSI) */
#define HOST_PADS_GPIO28_BIT (1UL << 16) /* GPIO_28 (CS) */
#define HOST_PADS_GPIO29_BIT (1UL << 17) /* GPIO_29 (BUSY) */
#define HOST_PADS_GPIO30_BIT (1UL << 18) /* GPIO_30 (RST) */
#define HOST_PADS_GPIO_MODE_ALL                                                \
  (HOST_PADS_GPIO26_BIT | HOST_PADS_GPIO27_BIT | HOST_PADS_GPIO28_BIT |        \
   HOST_PADS_GPIO29_BIT | HOST_PADS_GPIO30_BIT)

/* HP GPIO Direct Register Access (Pins 25-30)
 *
 * CRITICAL FIX: GPIO_25-30 are on EGPIO PORT 1, NOT PORT 0!
 *
 * Citation: siw917x-family-rm.pdf Rev 1.2, Section 11.11, p.320
 *   "Base address for EGPIO instance: 0x4613_0000"
 *
 * Citation: siw917x-family-rm.pdf Rev 1.2, Table 11.4 "EGPIO Port Register
 * Mapping", p.292 EGPIO PORT 1 (SL_GPIO_PORT_B) bit mapping: Bit 15 = GPIO_31
 *     Bit 14 = GPIO_30  (RST)
 *     Bit 13 = GPIO_29  (BUSY)
 *     Bit 12 = GPIO_28  (CS)
 *     Bit 11 = GPIO_27  (MOSI)
 *     Bit 10 = GPIO_26  (MISO)
 *     Bit 9  = GPIO_25  (SCK)
 *     Bits 0-8 = Not present
 *
 * Citation: siw917x-family-rm.pdf Rev 1.2, Section 11.12.1, p.321
 *   GPIO_CONFIG_REG_x: Offset = 0x000 + (0x10 * pin_number)
 *   - DIRECTION bit (bit 0): 0 = Output, 1 = Input
 *
 * Citation: siw917x-family-rm.pdf Rev 1.2, Section 11.12.4-11.12.9, p.324-326
 *   PORT registers use offset 0x1000 + (0x40 * port_number)
 *   - PORT 1 offset: 0x1000 + 0x40 = 0x1040
 */
#define EGPIO_BASE 0x46130000UL

/* Per-Pin GPIO_CONFIG_REG for direction control
 * Offset = 0x000 + (0x10 * pin_number)
 * Bit 0 = DIRECTION (0=output, 1=input)
 *
 * Citation: siw917x-family-rm.pdf Rev 1.2, Section 11.11, p.320
 */
#define EGPIO_GPIO_CONFIG_REG(pin)                                             \
  (*(volatile uint32_t *)(EGPIO_BASE + (0x10 * (pin))))

/* Per-Pin BIT_LOAD_REG for individual pin read/write
 * Offset = 0x004 + (0x10 * pin_number)
 *
 * Citation: siw917x-family-rm.pdf Rev 1.2, Section 11.12.2 BIT_LOAD_REG_x,
 * p.323 "Reading BIT_LOAD reads the logic level present at the pin." "Sets pin
 * value on write."
 */
#define EGPIO_BIT_LOAD_REG(pin)                                                \
  (*(volatile uint32_t *)(EGPIO_BASE + 0x004 + (0x10 * (pin))))

/* PORT 1 registers for GPIO_25-30
 * Port 1 base offset = 0x1000 + (0x40 * 1) = 0x1040
 */
#define EGPIO_PORT1_BASE (EGPIO_BASE + 0x1040)
#define EGPIO_PORT1_LOAD_REG                                                   \
  (*(volatile uint32_t *)(EGPIO_PORT1_BASE + 0x00)) /* 0x1040 */
#define EGPIO_PORT1_SET_REG                                                    \
  (*(volatile uint32_t *)(EGPIO_PORT1_BASE + 0x04)) /* 0x1044 */
#define EGPIO_PORT1_CLR_REG                                                    \
  (*(volatile uint32_t *)(EGPIO_PORT1_BASE + 0x08)) /* 0x1048 */
#define EGPIO_PORT1_READ_REG                                                   \
  (*(volatile uint32_t *)(EGPIO_PORT1_BASE + 0x14)) /* 0x1054 */

/* Bit position in PORT 1 for each GPIO pin
 * GPIO_25 = bit 9, GPIO_26 = bit 10, ..., GPIO_30 = bit 14
 */
#define HP_GPIO_PORT1_BIT(pin) (1UL << ((pin) - 25 + 9))

/* Direction control via per-pin GPIO_CONFIG_REG */
#define HP_GPIO_SET_OUTPUT(pin)                                                \
  (EGPIO_GPIO_CONFIG_REG(pin) &= ~(1UL << 0)) /* DIRECTION=0 */
#define HP_GPIO_SET_INPUT(pin)                                                 \
  (EGPIO_GPIO_CONFIG_REG(pin) |= (1UL << 0)) /* DIRECTION=1 */

/* Output control via PORT 1 SET/CLR registers (ORIGINAL - keeping for
 * reference) #define HP_GPIO_SET_HIGH(pin) (EGPIO_PORT1_SET_REG =
 * HP_GPIO_PORT1_BIT(pin)) #define HP_GPIO_SET_LOW(pin)  (EGPIO_PORT1_CLR_REG =
 * HP_GPIO_PORT1_BIT(pin))
 */

/* Output control via BIT_LOAD_REG (per-pin register - RECOMMENDED by datasheet)
 * Citation: siw917x-family-rm.pdf Rev 1.2, Section 11.12.2 BIT_LOAD_REG_x,
 * p.323 "Writing BIT_LOAD will set or clear the pin output." "Reading BIT_LOAD
 * reads the logic level present at the pin."
 *
 * This method directly writes to the individual pin's register instead of
 * using the PORT-wide SET/CLR registers, which may have additional
 * requirements.
 */
#define HP_GPIO_SET_HIGH(pin) (EGPIO_BIT_LOAD_REG(pin) = 1)
#define HP_GPIO_SET_LOW(pin) (EGPIO_BIT_LOAD_REG(pin) = 0)

/* Input read via BIT_LOAD_REG (individual pin read - recommended method)
 * Citation: siw917x-family-rm.pdf Rev 1.2, Section 11.12.2, p.323
 * "Reading BIT_LOAD reads the logic level present at the pin."
 */
#define HP_GPIO_READ(pin) (EGPIO_BIT_LOAD_REG(pin) & 1)

/* Alternative: Input read via PORT 1 READ register (for bulk reads) */
#define HP_GPIO_READ_PORT1(pin) ((EGPIO_PORT1_READ_REG >> ((pin) - 25 + 9)) & 1)

/* PAD Configuration - Enable receiver for MISO (GPIO_26) */
#define PAD_CONFIG_BASE 0x46004000UL
/* Note: PAD_CONFIG_REG is already defined in rsi_egpio.h, using it directly */
#define PADCONFIG_REN_BIT (1UL << 4) /* Receiver Enable */
#define PADCONFIG_SMT_BIT (1UL << 3) /* Schmitt Trigger */
#define PADCONFIG_SR_BIT (1UL << 5)  /* Slew Rate */
#define PADCONFIG_DRIVE_MASK 0x3UL
#define PADCONFIG_DRIVE_4MA 0x1UL

/* GSPI Peripheral Registers for Full-Duplex Mode
 * Citation: siw917x-family-rm.pdf Section 20.4 "GSPI Primary Register Map"
 * Base address: 0x4503_0000
 */
#define GSPI_BASE 0x45030000UL
#define GSPI_CLK_CONFIG_REG (*(volatile uint32_t *)(GSPI_BASE + 0x000))
#define GSPI_BUS_MODE_REG (*(volatile uint32_t *)(GSPI_BASE + 0x004))
#define GSPI_CONFIG1_REG (*(volatile uint32_t *)(GSPI_BASE + 0x010))
#define GSPI_CONFIG2_REG (*(volatile uint32_t *)(GSPI_BASE + 0x014))
#define GSPI_WRITE_DATA2_REG (*(volatile uint32_t *)(GSPI_BASE + 0x018))
#define GSPI_FIFO_THRLD_REG (*(volatile uint32_t *)(GSPI_BASE + 0x01C))
#define GSPI_STATUS_REG (*(volatile uint32_t *)(GSPI_BASE + 0x020))
#define GSPI_WRITE_FIFO (*(volatile uint32_t *)(GSPI_BASE + 0x080))
#define GSPI_READ_FIFO (*(volatile uint32_t *)(GSPI_BASE + 0x080))
#define GSPI_INTR_MASK_REG (*(volatile uint32_t *)(GSPI_BASE + 0x024))
#define GSPI_INTR_UNMASK_REG (*(volatile uint32_t *)(GSPI_BASE + 0x028))
#define GSPI_INTR_ACK_REG (*(volatile uint32_t *)(GSPI_BASE + 0x030))

/* GSPI Register bit definitions */
#define GSPI_CONFIG1_MANUAL_CSN (1UL << 0)
#define GSPI_CONFIG1_MANUAL_WR (1UL << 1)
#define GSPI_CONFIG1_MANUAL_RD (1UL << 2)
#define GSPI_CONFIG1_FULL_DUPLEX_EN (1UL << 15)
#define GSPI_WRITE_DATA2_USE_PREV_LENGTH (1UL << 7)
#define GSPI_CONFIG2_WR_DATA_SWAP_ALL ((1UL << 0) | (1UL << 1) | (1UL << 2))
#define GSPI_CONFIG2_MANUAL_SIZE_FRM_REG (1UL << 8)
#define GSPI_CONFIG2_TAKE_MANUAL_WR_SIZE (1UL << 10)
#define GSPI_BUS_MODE_GPIO_MODE_EN (0x3FUL << 5)
#define GSPI_CLK_CONFIG_CLK_EN (1UL << 1)
#define GSPI_CONFIG2_RD_DATA_SWAP_ALL ((1UL << 4) | (1UL << 5) | (1UL << 6))
#define GSPI_FIFO_THRLD_WFIFO_RESET (1UL << 8)
#define GSPI_FIFO_THRLD_RFIFO_RESET (1UL << 9)
#define GSPI_INTR_ACK_BIT (1UL << 0)
#ifndef GSPI_INTR_MASK_BIT
#define GSPI_INTR_MASK_BIT (1UL << 0)
#endif
#ifndef GSPI_INTR_UNMASK_BIT
#define GSPI_INTR_UNMASK_BIT (1UL << 0)
#endif
#define GSPI_STATUS_BUSY (1UL << 0)
#define GSPI_STATUS_WFIFO_FULL (1UL << 1)
#define GSPI_STATUS_WFIFO_AFULL (1UL << 2)
#define GSPI_STATUS_RFIFO_EMPTY (1UL << 7)
#define GSPI_STATUS_MANUAL_CSN (1UL << 10)

typedef uint32_t __attribute__((__may_alias__)) aliased_uint32_t;

/*******************************************************************************
 * Static Variables
 ******************************************************************************/

static sl_gspi_handle_t gspi_handle = NULL;
static volatile bool gspi_transfer_complete = false;
extern void IRQ046_Handler(void);
static bool driver_initialized = false;
static uint8_t selected_radio = LR1121_RADIO_1;

static inline bool radio2_available(void) { return LR1121_HAS_RADIO2 != 0; }

void lr1121_select_radio(uint8_t radio_mask) {
  if ((radio_mask & LR1121_RADIO_2) && radio2_available()) {
    selected_radio = LR1121_RADIO_2;
  } else {
    selected_radio = LR1121_RADIO_1;
  }
}

uint8_t lr1121_get_selected_radio(void) { return selected_radio; }

static inline uint8_t selected_nss_pin(void) {
  return (selected_radio == LR1121_RADIO_2 && radio2_available())
             ? (uint8_t)LR1121_PIN_NSS_2
             : (uint8_t)LR1121_PIN_NSS;
}

static inline uint8_t selected_busy_pin(void) {
  return (selected_radio == LR1121_RADIO_2 && radio2_available())
             ? (uint8_t)LR1121_PIN_BUSY_2
             : (uint8_t)LR1121_PIN_BUSY;
}

static inline uint8_t selected_rst_pin(void) {
  return (selected_radio == LR1121_RADIO_2 && radio2_available())
             ? (uint8_t)LR1121_PIN_RST_2
             : (uint8_t)LR1121_PIN_RST;
}

static void configure_output_pad_slow(uint8_t pin) {
  uint32_t pad = PAD_CONFIG_REG(pin);

  /* Output pins only: disable input receiver, use 4mA drive, low slew. */
  pad &= ~(PADCONFIG_DRIVE_MASK | PADCONFIG_REN_BIT | PADCONFIG_SR_BIT);
  pad |= PADCONFIG_DRIVE_4MA;
  PAD_CONFIG_REG(pin) = pad;
}

static void configure_lr1121_output_pads_slow(void) {
  configure_output_pad_slow(LR1121_PIN_SCK);
  configure_output_pad_slow(LR1121_PIN_MOSI);
  configure_output_pad_slow(LR1121_PIN_NSS);
  configure_output_pad_slow(LR1121_PIN_RST);
#if LR1121_HAS_RADIO2
  configure_output_pad_slow(LR1121_PIN_NSS_2);
  configure_output_pad_slow(LR1121_PIN_RST_2);
#endif
}

/*******************************************************************************
 * GSPI Callback
 ******************************************************************************/

static void gspi_callback_event(uint32_t event) {
  switch (event) {
  case SL_GSPI_TRANSFER_COMPLETE:
    gspi_transfer_complete = true;
    break;
  case SL_GSPI_DATA_LOST:
    DEBUGOUT("LR1121: GSPI data lost!\n");
    gspi_transfer_complete = true; /* Set to avoid infinite wait */
    break;
  case SL_GSPI_MODE_FAULT:
    DEBUGOUT("LR1121: GSPI mode fault!\n");
    gspi_transfer_complete = true; /* Set to avoid infinite wait */
    break;
  }
}

/*******************************************************************************
 * Static Helper Functions
 ******************************************************************************/

/**
 * @brief Configure GPIO pads for GSPI peripheral use
 */
static void configure_gpio_pads(void) {
#ifdef USE_SOFT_SPI
  DEBUGOUT("=== LR1121 Driver Initial GPIO pads ===\n");
  DEBUGOUT("LR1121: Configuring GPIO pads (Soft SPI)...\n");

  /*******************************************************************************
   * CRITICAL: Enable EGPIO peripheral clocks FIRST!
   *
   * Citation: siw917x-family-rm.pdf Rev 1.2, Section 6.13.18.3, p.98
   *   CLK_ENABLE_SET_REG2: Bit 21 = EGPIO_PCLK_ENABLE (APB clock)
   *
   * Citation: siw917x-family-rm.pdf Rev 1.2, Section 6.13.18.5, p.102
   *   CLK_ENABLE_SET_REG3: Bit 16 = EGPIO_CLK_ENABLE (controller clock)
   *   Reset value = 0x0 (DISABLED!) - Must enable for GPIO to work!
   ******************************************************************************/
  DEBUGOUT("Enabling EGPIO clocks (CRITICAL - disabled at reset!)...\n");
  DEBUGOUT("  CLK_ENABLE_SET_REG2 BEFORE: 0x%08lX\n",
           (unsigned long)CLK_ENABLE_SET_REG2);
  DEBUGOUT("  CLK_ENABLE_SET_REG3 BEFORE: 0x%08lX\n",
           (unsigned long)CLK_ENABLE_SET_REG3);

  CLK_ENABLE_SET_REG2 = EGPIO_PCLK_ENABLE_BIT; /* Enable EGPIO APB clock */
  CLK_ENABLE_SET_REG3 =
      EGPIO_CLK_ENABLE_BIT; /* Enable EGPIO controller clock */

  /* Wait for clocks to stabilize */
  for (volatile int i = 0; i < 1000; i++) {
  }

  DEBUGOUT("  CLK_ENABLE_SET_REG2 AFTER:  0x%08lX (expect bit21=1)\n",
           (unsigned long)CLK_ENABLE_SET_REG2);
  DEBUGOUT("  CLK_ENABLE_SET_REG3 AFTER:  0x%08lX (expect bit16=1)\n",
           (unsigned long)CLK_ENABLE_SET_REG3);

  /* Step 1: Take MCU control of GPIO_25-30 from NWP
   * Citation: siw917x-family-rm.pdf Rev 1.2, Section 11.4.1, p.309
   * MEM_GPIO_ACCESS_CTRL_SET at 0x4130_0000: Write bit 5 = 1 to enable MCU
   * control
   */
  MEM_GPIO_ACCESS_CTRL_SET = NWP_MCUHP_GPIO_CTRL2_BIT;
  for (volatile int i = 0; i < 100; i++) {
  }
  DEBUGOUT("Step 1: MEM_GPIO_ACCESS_CTRL_SET = MCU control of GPIO_25-30\n");

  /* Step 2: CRITICAL - Enable GPIO mode for GPIO_26-30 via
   * MCR_GENERIC_CTRL_1_REG
   *
   * Citation: siw917x-family-rm.pdf Rev 1.2, Section 24.5.15, p.612
   *   MCR_GENERIC_CTRL_1_REG at 0x46008044
   *   Bits 18:14 - HOST_PADS_GPIO_MODE
   *   "Control bits for GPIO_26 to GPIO_30 to use either as host interface pins
   * or GPIO pins." "One bit per pin. 0 = Host Interface, 1 = GPIO."
   *
   * Citation: siw917x-family-rm.pdf Rev 1.2, Section 11.2.5.1, p.294
   *   "Note: To use GPIO_26 through GPIO_30 as GPIO or route to peripherals,
   *    the corresponding bits in MCR_GENERIC_CTRL_1_REG.HOST_PADS_GPIO_MODE
   *    field must be configured for GPIO mode."
   *
   * At reset, bits 14-18 are ALL ZERO = Host Interface (SDIO) mode
   * We MUST set them to 1 for GPIO mode - THIS IS THE ROOT CAUSE OF GPIO NOT
   * WORKING!
   */
  DEBUGOUT(
      "Step 2: MCR_GENERIC_CTRL_1_REG - Enable GPIO mode for GPIO_26-30\n");
  DEBUGOUT("  MCR_GENERIC_CTRL_1 BEFORE: 0x%08lX\n",
           (unsigned long)MCR_GENERIC_CTRL_1_REG);

  /* Set bits 14-18 to enable GPIO mode for GPIO_26-30 */
  MCR_GENERIC_CTRL_1_REG |= HOST_PADS_GPIO_MODE_ALL;
  for (volatile int i = 0; i < 100; i++) {
  }

  DEBUGOUT("  MCR_GENERIC_CTRL_1 AFTER:  0x%08lX (expect bits 14-18 = 1)\n",
           (unsigned long)MCR_GENERIC_CTRL_1_REG);
  DEBUGOUT(
      "  Verify: HOST_PADS_GPIO_MODE = 0x%lX (should be 0x1F for all 5 pins)\n",
      (unsigned long)((MCR_GENERIC_CTRL_1_REG >> 14) & 0x1F));

  /* Enable receiver on GPIO_26 (MISO) - CRITICAL for reads
   * Citation: siw917x-family-rm.pdf Section 11.6.1
   * PAD_CONFIG_REG bits:
   *   Bit 4 (REN): Receiver Enable - MUST be 1 for input
   *   Bit 3 (SMT): Schmitt Trigger - improves noise immunity
   */
  DEBUGOUT("  PAD_CONFIG_REG(26) BEFORE = 0x%08lX\n",
           (unsigned long)PAD_CONFIG_REG(26));
  PAD_CONFIG_REG(26) |= (PADCONFIG_REN_BIT | PADCONFIG_SMT_BIT);
  for (volatile int i = 0; i < 100; i++) {
  }
  DEBUGOUT("  PAD_CONFIG_REG(26) AFTER  = 0x%08lX\n",
           (unsigned long)PAD_CONFIG_REG(26));

  /* Configure GPIO_25 (SCK) and GPIO_27 (MOSI) for output */
  /* Clear REN (Receiver Enable) to ensure output mode */
  configure_lr1121_output_pads_slow();

  /* Enable receiver on GPIO_29 (BUSY) - input pin
   * Per Table 11.3, GPIO_26-29 have REN=1 at reset, but enable explicitly
   */
  PAD_CONFIG_REG(29) |= (PADCONFIG_REN_BIT | PADCONFIG_SMT_BIT);
  for (volatile int i = 0; i < 100; i++) {
  }

  DEBUGOUT("LR1121: PAD_CONFIG summary:\n");
  DEBUGOUT("  GPIO_25 (CLK)  = 0x%08lX\n", (unsigned long)PAD_CONFIG_REG(25));
  DEBUGOUT("  GPIO_26 (MISO) = 0x%08lX (REN bit=%d)\n",
           (unsigned long)PAD_CONFIG_REG(26),
           (PAD_CONFIG_REG(26) & PADCONFIG_REN_BIT) ? 1 : 0);
  DEBUGOUT("  GPIO_27 (MOSI) = 0x%08lX\n", (unsigned long)PAD_CONFIG_REG(27));
  DEBUGOUT("  GPIO_28 (CS)   = 0x%08lX\n", (unsigned long)PAD_CONFIG_REG(28));
  DEBUGOUT("  GPIO_29 (BUSY) = 0x%08lX\n", (unsigned long)PAD_CONFIG_REG(29));
  DEBUGOUT("  GPIO_30 (RST)  = 0x%08lX\n", (unsigned long)PAD_CONFIG_REG(30));
#else
  /* Hardware GSPI mode - SDK handles pin mux, but we MUST configure:
   * 1. MCR_GENERIC_CTRL_1_REG to enable GPIO mode for GPIO_26-30
   * 2. PAD_CONFIG_REG for MISO receiver enable
   * Without these, the pins stay in Host Interface (SDIO) mode!
   */
  DEBUGOUT("LR1121: Configuring GPIO pads for Hardware GSPI...\n");

  /* Enable EGPIO clocks */
  CLK_ENABLE_SET_REG2 = EGPIO_PCLK_ENABLE_BIT;
  CLK_ENABLE_SET_REG3 = EGPIO_CLK_ENABLE_BIT;
  for (volatile int i = 0; i < 1000; i++) {
  }

  /* Take MCU control of GPIO_25-30 from NWP */
  MEM_GPIO_ACCESS_CTRL_SET = NWP_MCUHP_GPIO_CTRL2_BIT;
  for (volatile int i = 0; i < 100; i++) {
  }

  /* CRITICAL: Enable GPIO mode for GPIO_26-30
   * At reset, bits 14-18 are 0 = Host Interface (SDIO) mode
   * Must set to 1 for GPIO/peripheral mode
   */
  DEBUGOUT("  MCR_GENERIC_CTRL_1 BEFORE: 0x%08lX\n",
           (unsigned long)MCR_GENERIC_CTRL_1_REG);
  MCR_GENERIC_CTRL_1_REG |= HOST_PADS_GPIO_MODE_ALL;
  for (volatile int i = 0; i < 100; i++) {
  }
  DEBUGOUT("  MCR_GENERIC_CTRL_1 AFTER:  0x%08lX\n",
           (unsigned long)MCR_GENERIC_CTRL_1_REG);

  /* Enable receiver on MISO (GPIO_26) - CRITICAL for reads! */
  PAD_CONFIG_REG(26) |= (PADCONFIG_REN_BIT | PADCONFIG_SMT_BIT);

  /* Enable receiver on BUSY (GPIO_29) */
  PAD_CONFIG_REG(29) |= (PADCONFIG_REN_BIT | PADCONFIG_SMT_BIT);

#if LR1121_HAS_RADIO2
  /* Radio 2 prototype controls live on BRD2708A breakout HP GPIOs. */
  PAD_CONFIG_REG(LR1121_PIN_BUSY_2) |= (PADCONFIG_REN_BIT | PADCONFIG_SMT_BIT);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_NSS_2) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_BUSY_2) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_RST_2) &= ~(0xF << 2);
  HP_GPIO_SET_OUTPUT(LR1121_PIN_NSS_2);
  HP_GPIO_SET_INPUT(LR1121_PIN_BUSY_2);
  HP_GPIO_SET_OUTPUT(LR1121_PIN_RST_2);
  HP_GPIO_SET_HIGH(LR1121_PIN_NSS_2);
  HP_GPIO_SET_HIGH(LR1121_PIN_RST_2);
#endif

  /* Reduce SiW917 output drive and slew for cleaner SPI captures. */
  configure_lr1121_output_pads_slow();

  DEBUGOUT("  PAD_CONFIG_REG(26/MISO) = 0x%08lX (REN=%d)\n",
           (unsigned long)PAD_CONFIG_REG(26),
           (PAD_CONFIG_REG(26) & PADCONFIG_REN_BIT) ? 1 : 0);
#if LR1121_HAS_RADIO2
  DEBUGOUT("  Radio2 pins: NSS=GPIO_%u BUSY=GPIO_%u RST=GPIO_%u\n",
           (unsigned)LR1121_PIN_NSS_2, (unsigned)LR1121_PIN_BUSY_2,
           (unsigned)LR1121_PIN_RST_2);
#endif
  DEBUGOUT("  SPI output pads: 4mA drive, low slew (SCK/MOSI/NSS/RST)\n");
#endif
  DEBUGOUT("LR1121: GPIO pads configured\n");
}

/* configure_gspi_peripheral() REMOVED - not used in working example
 * The SDK handles all GSPI peripheral configuration internally.
 * Direct register manipulation was causing issues.
 */

/**
 * @brief Simple delay in milliseconds
 */
static void delay_ms(uint32_t ms) {
  /* Simple busy-wait delay - approximately 1ms per loop at ~40MHz */
  for (uint32_t i = 0; i < ms; i++) {
    for (volatile uint32_t j = 0; j < 10000; j++) {
    }
  }
}

/**
 * @brief Simple delay in microseconds
 */
static void delay_us(uint32_t us) {
  /* Simple busy-wait delay */
  for (uint32_t i = 0; i < us; i++) {
    for (volatile uint32_t j = 0; j < 10; j++) {
    }
  }
}

/**
 * @brief Read BUSY pin state using direct EGPIO register access
 *
 * Citation: siw917x-family-rm.pdf Rev 1.2, Table 11.4, p.292
 * GPIO_29 (BUSY) is bit 13 of PORT 1. Timing mode reads the port register
 * directly so hot-path BUSY checks are one raw APB load and a shift.
 */
#if SIW917_ELRS_BUSY_PORT_READ
#define LR1121_BUSY_READ_BACKEND_NAME "port1-read"
#else
#define LR1121_BUSY_READ_BACKEND_NAME "bit-load"
#endif

static volatile uint32_t lr1121_raw_gspi_max_us = 0;
static volatile uint32_t lr1121_raw_gspi_count = 0;
static volatile uint32_t lr1121_raw_gspi_fail_count = 0;

#if SIW917_ELRS_HOTPATH_TIMING_DIAG
static inline void lr1121_diag_update_max(volatile uint32_t *max_value,
                                          uint32_t value) {
  if (value > *max_value) {
    *max_value = value;
  }
}

static inline void lr1121_diag_update_elapsed_us(volatile uint32_t *max_value,
                                                 uint32_t start_us) {
  const uint32_t elapsed_us = hw_timer_get_micros() - start_us;
  if (elapsed_us < 1000000U) {
    lr1121_diag_update_max(max_value, elapsed_us);
  }
}
#endif

static volatile uint32_t lr1121_busy_fast_max_iterations = 0;
static volatile uint32_t lr1121_busy_fast_fail_count = 0;

enum {
  LR1121_OP_SET_RX = 0x0209,
};

static inline void lr1121_busy_fast_record(uint32_t iterations, bool ready) {
  if (iterations > lr1121_busy_fast_max_iterations) {
    lr1121_busy_fast_max_iterations = iterations;
  }
  if (!ready) {
    lr1121_busy_fast_fail_count++;
  }
}

static inline uint32_t lr1121_fast_busy_timeout_us(uint16_t opcode) {
  return opcode == LR1121_OP_SET_RX ? SIW917_ELRS_SET_RX_BUSY_FAST_US
                                    : SIW917_ELRS_BUSY_FAST_US;
}

static inline int read_busy_pin(void) {
  const uint8_t busy_pin = selected_busy_pin();
#if SIW917_ELRS_BUSY_PORT_READ
  if (busy_pin == LR1121_PIN_BUSY) {
    return (int)HP_GPIO_READ_PORT1(LR1121_PIN_BUSY);
  }
#else
#endif
  return (int)HP_GPIO_READ(busy_pin);
}

/**
 * @brief Assert CS (drive LOW) using direct PORT 1 register access
 *
 * Citation: UserManual_LR1121_v1_2.pdf - NSS setup time
 * Citation: siw917x-family-rm.pdf Rev 1.2, Table 11.4, p.292
 * GPIO_28 (CS) is bit 12 of PORT 1
 */
static void cs_assert(void) {
  HP_GPIO_SET_LOW(selected_nss_pin());
  delay_us(1); /* NSS setup time */
}

/**
 * @brief Deassert CS (drive HIGH) using direct PORT 1 register access
 *
 * Citation: UserManual_LR1121_v1_2.pdf - NSS hold time
 */
static void cs_deassert(void) {
  delay_us(1); /* NSS hold time */
  HP_GPIO_SET_HIGH(selected_nss_pin());
  delay_us(1); /* Inter-transaction gap */
}

/**
 * @brief Wait for GSPI to become idle
 */
static bool wait_gspi_idle_timeout(uint32_t timeout) {
  while ((GSPI_STATUS_REG & GSPI_STATUS_BUSY) && timeout > 0) {
    timeout--;
  }
  return timeout > 0;
}

__attribute__((unused)) static void gspi_reset_fifos(void) {
  const uint32_t fifo_thrld = GSPI_FIFO_THRLD_REG;
  GSPI_FIFO_THRLD_REG =
      fifo_thrld | GSPI_FIFO_THRLD_WFIFO_RESET | GSPI_FIFO_THRLD_RFIFO_RESET;
  for (volatile int i = 0; i < 32; i++) {
  }
  GSPI_FIFO_THRLD_REG = fifo_thrld;
}

static inline uint32_t lr1121_enter_critical(void) {
  uint32_t primask;
  __asm volatile("mrs %0, primask" : "=r"(primask));
  __asm volatile("cpsid i" ::: "memory");
  return primask;
}

static inline void lr1121_exit_critical(uint32_t primask) {
  __asm volatile("msr primask, %0" ::"r"(primask) : "memory");
}

static inline void gspi_fifo_write8(uint8_t data) {
  *(volatile aliased_uint32_t *)(GSPI_BASE + 0x080) = (uint32_t)data;
}

static inline uint8_t gspi_fifo_read8(void) {
  return (uint8_t)(*(volatile aliased_uint32_t *)(GSPI_BASE + 0x080));
}

static bool spi_transfer_raw_gspi(const uint8_t *tx_data, uint8_t *rx_data,
                                  uint16_t length) {
#ifdef USE_SOFT_SPI
  return spi_transfer(tx_data, rx_data, length);
#else
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
  const uint32_t diag_start_us = hw_timer_get_micros();
#endif
  if (length == 0) {
    return true;
  }

  if (!wait_gspi_idle_timeout(100000U)) {
    lr1121_raw_gspi_fail_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
    lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif
    DEBUGOUT("LR1121: raw GSPI busy before transfer\n");
    return false;
  }

  const uint32_t primask = lr1121_enter_critical();
  const uint32_t gspi_irq_was_enabled = NVIC_GetEnableIRQ(GSPI0_IRQn);
  const uint32_t saved_config1 = GSPI_CONFIG1_REG;
  const uint32_t saved_write_data2 = GSPI_WRITE_DATA2_REG;
  const uint32_t saved_fifo_thrld = GSPI_FIFO_THRLD_REG;

  NVIC_DisableIRQ(GSPI0_IRQn);
  NVIC_ClearPendingIRQ(GSPI0_IRQn);
  GSPI_INTR_MASK_REG |= GSPI_INTR_MASK_BIT;
  GSPI_INTR_ACK_REG = GSPI_INTR_ACK_BIT;
  gspi_reset_fifos();

  GSPI_FIFO_THRLD_REG = (GSPI_FIFO_THRLD_REG & ~0xFFUL) | 0xC1UL;
  GSPI_WRITE_DATA2_REG =
      (saved_write_data2 & ~0x0FUL) | 8U | GSPI_WRITE_DATA2_USE_PREV_LENGTH;
  GSPI_CONFIG1_REG =
      (saved_config1 | GSPI_CONFIG1_MANUAL_WR | GSPI_CONFIG1_FULL_DUPLEX_EN) &
      ~(GSPI_CONFIG1_MANUAL_RD | GSPI_CONFIG1_MANUAL_CSN);
  uint32_t cs_timeout = 100000U;
  while ((GSPI_STATUS_REG & GSPI_STATUS_MANUAL_CSN) && cs_timeout > 0U) {
    cs_timeout--;
  }
  GSPI_INTR_UNMASK_REG |= GSPI_INTR_UNMASK_BIT;

  bool ok = true;
  uint16_t tx_index = 0;
  uint16_t rx_index = 0;
  uint32_t timeout = 1000000U;
  bool log_raw_timeout = false;
  uint16_t log_tx_index = 0;
  uint16_t log_rx_index = 0;
  uint32_t log_status = 0;
  uint32_t log_config1 = 0;
  uint32_t log_write_data2 = 0;
  uint32_t log_fifo_thrld = 0;
  bool log_cs_timeout = (cs_timeout == 0U);

  while (!log_cs_timeout && rx_index < length && timeout > 0U) {
    bool made_progress = false;

    while (rx_index < length &&
           ((GSPI_STATUS_REG & GSPI_STATUS_RFIFO_EMPTY) == 0U)) {
      const uint8_t rx = gspi_fifo_read8();
      if (rx_data != NULL) {
        rx_data[rx_index] = rx;
      }
      rx_index++;
      made_progress = true;
    }

    if (tx_index < length &&
        ((GSPI_STATUS_REG & GSPI_STATUS_WFIFO_AFULL) == 0U)) {
      gspi_fifo_write8((tx_data != NULL) ? tx_data[tx_index] : 0x00U);
      tx_index++;
      while (GSPI_STATUS_REG & GSPI_STATUS_BUSY) {
      }
      made_progress = true;
    }

    if (!made_progress) {
      timeout--;
    } else {
      timeout = 1000000U;
    }
  }

  if (log_cs_timeout || rx_index < length || !wait_gspi_idle_timeout(100000U)) {
    log_raw_timeout = true;
    log_tx_index = tx_index;
    log_rx_index = rx_index;
    log_status = GSPI_STATUS_REG;
    log_config1 = GSPI_CONFIG1_REG;
    log_write_data2 = GSPI_WRITE_DATA2_REG;
    log_fifo_thrld = GSPI_FIFO_THRLD_REG;
    ok = false;
  }

  GSPI_CONFIG1_REG = saved_config1;
  GSPI_WRITE_DATA2_REG = saved_write_data2;
  GSPI_FIFO_THRLD_REG = saved_fifo_thrld;
  GSPI_INTR_MASK_REG |= GSPI_INTR_MASK_BIT;
  GSPI_INTR_ACK_REG = GSPI_INTR_ACK_BIT;

  if (!ok) {
    gspi_reset_fifos();
  }

  if (gspi_irq_was_enabled) {
    NVIC_ClearPendingIRQ(GSPI0_IRQn);
    NVIC_EnableIRQ(GSPI0_IRQn);
  }
  lr1121_exit_critical(primask);

  if (log_raw_timeout) {
    lr1121_raw_gspi_fail_count++;
    static uint32_t raw_timeout_count = 0;
    if (raw_timeout_count < 16) {
      raw_timeout_count++;
      DEBUGOUT("LR1121: raw GSPI timeout cs=%u tx=%u/%u rx=%u/%u stat=0x%08lX "
               "cfg1=0x%08lX wd2=0x%08lX fifo=0x%08lX\n",
               log_cs_timeout ? 1U : 0U, log_tx_index, length, log_rx_index,
               length,
               (unsigned long)log_status, (unsigned long)log_config1,
               (unsigned long)log_write_data2, (unsigned long)log_fifo_thrld);
    }
  }

  lr1121_raw_gspi_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
  lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif

  return ok;
#endif
}

bool lr1121_clear_irq_status_fast(uint32_t clear_mask, uint32_t *irq_status) {
#ifdef USE_SOFT_SPI
  (void)clear_mask;
  if (irq_status != NULL) {
    *irq_status = 0U;
  }
  return false;
#else
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
  const uint32_t diag_start_us = hw_timer_get_micros();
#endif
  uint8_t rx[6] = {0};
  const uint8_t tx[6] = {
      0x01U,
      0x14U,
      (uint8_t)(clear_mask >> 24),
      (uint8_t)(clear_mask >> 16),
      (uint8_t)(clear_mask >> 8),
      (uint8_t)clear_mask,
  };

  if (irq_status != NULL) {
    *irq_status = 0U;
  }

  const uint32_t busy_start_us = micros();
  uint32_t busy_iterations = 0U;
  while (read_busy_pin() != 0 &&
         (uint32_t)(micros() - busy_start_us) <= SIW917_ELRS_BUSY_FAST_US) {
    busy_iterations++;
    __asm volatile("nop");
  }

  const bool busy_ready = read_busy_pin() == 0;
  lr1121_busy_fast_record(busy_iterations, busy_ready);
  if (!busy_ready && !SIW917_ELRS_CONTINUE_AFTER_BUSY_TIMEOUT) {
    lr1121_raw_gspi_fail_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
    lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif
    return false;
  }

  if (!wait_gspi_idle_timeout(10000U)) {
    lr1121_raw_gspi_fail_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
    lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif
    return false;
  }

  const uint32_t primask = lr1121_enter_critical();
  const uint32_t gspi_irq_was_enabled = NVIC_GetEnableIRQ(GSPI0_IRQn);
  const uint32_t saved_config1 = GSPI_CONFIG1_REG;
  const uint32_t saved_write_data2 = GSPI_WRITE_DATA2_REG;
  const uint32_t saved_fifo_thrld = GSPI_FIFO_THRLD_REG;
  NVIC_DisableIRQ(GSPI0_IRQn);
  NVIC_ClearPendingIRQ(GSPI0_IRQn);

  GSPI_INTR_MASK_REG |= GSPI_INTR_MASK_BIT;
  GSPI_INTR_ACK_REG = GSPI_INTR_ACK_BIT;
  gspi_reset_fifos();

  GSPI_FIFO_THRLD_REG = (GSPI_FIFO_THRLD_REG & ~0xFFUL) | 0xC1UL;
  GSPI_WRITE_DATA2_REG =
      (GSPI_WRITE_DATA2_REG & ~0x0FUL) | 8U |
      GSPI_WRITE_DATA2_USE_PREV_LENGTH;
  GSPI_CONFIG1_REG =
      (GSPI_CONFIG1_REG | GSPI_CONFIG1_MANUAL_WR |
       GSPI_CONFIG1_FULL_DUPLEX_EN) &
      ~(GSPI_CONFIG1_MANUAL_RD | GSPI_CONFIG1_MANUAL_CSN);
  GSPI_INTR_UNMASK_REG |= GSPI_INTR_UNMASK_BIT;

  HP_GPIO_SET_LOW(selected_nss_pin());
  __asm volatile("nop");

  bool ok = true;
  for (uint16_t i = 0; i < sizeof(tx); i++) {
    uint32_t timeout = 10000U;
    while ((GSPI_STATUS_REG & GSPI_STATUS_WFIFO_AFULL) != 0U &&
           timeout-- > 0U) {
    }
    if (timeout == 0U) {
      ok = false;
      break;
    }

    gspi_fifo_write8(tx[i]);

    timeout = 10000U;
    while ((GSPI_STATUS_REG & GSPI_STATUS_BUSY) != 0U && timeout-- > 0U) {
    }
    if (timeout == 0U) {
      ok = false;
      break;
    }

    timeout = 10000U;
    while ((GSPI_STATUS_REG & GSPI_STATUS_RFIFO_EMPTY) != 0U &&
           timeout-- > 0U) {
    }
    if (timeout == 0U) {
      ok = false;
      break;
    }

    rx[i] = gspi_fifo_read8();
  }

  if (!wait_gspi_idle_timeout(10000U)) {
    ok = false;
  }

  __asm volatile("nop");
  HP_GPIO_SET_HIGH(selected_nss_pin());

  GSPI_CONFIG1_REG = saved_config1;
  GSPI_WRITE_DATA2_REG = saved_write_data2;
  GSPI_FIFO_THRLD_REG = saved_fifo_thrld;
  GSPI_INTR_MASK_REG |= GSPI_INTR_MASK_BIT;
  GSPI_INTR_ACK_REG = GSPI_INTR_ACK_BIT;

  if (!ok) {
    gspi_reset_fifos();
  }

  if (gspi_irq_was_enabled) {
    NVIC_ClearPendingIRQ(GSPI0_IRQn);
    NVIC_EnableIRQ(GSPI0_IRQn);
  }
  lr1121_exit_critical(primask);

  lr1121_raw_gspi_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
  lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif
  if (!ok) {
    lr1121_raw_gspi_fail_count++;
  }

  if (!ok) {
    return false;
  }

  if (irq_status != NULL) {
    *irq_status = ((uint32_t)rx[2] << 24) | ((uint32_t)rx[3] << 16) |
                  ((uint32_t)rx[4] << 8) | (uint32_t)rx[5];
  }
  return true;
#endif
}

bool lr1121_send_command_fast(uint16_t opcode, const uint8_t *params,
                              uint16_t param_len) {
#ifdef USE_SOFT_SPI
  return lr1121_send_command_raw_pub(opcode, params, param_len);
#else
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
  const uint32_t diag_start_us = hw_timer_get_micros();
#endif
  enum { LR1121_FAST_COMMAND_MAX = 64 };
  uint8_t tx[LR1121_FAST_COMMAND_MAX];
  const uint16_t total_len = (uint16_t)(2U + param_len);

  if (total_len > sizeof(tx) || (param_len > 0U && params == NULL)) {
    lr1121_raw_gspi_fail_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
    lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif
    return false;
  }

  tx[0] = (uint8_t)(opcode >> 8);
  tx[1] = (uint8_t)opcode;
  if (param_len > 0U) {
    memcpy(&tx[2], params, param_len);
  }

  const uint32_t busy_timeout_us = lr1121_fast_busy_timeout_us(opcode);
  const uint32_t busy_start_us = micros();
  uint32_t busy_iterations = 0U;
  while (read_busy_pin() != 0 &&
         (uint32_t)(micros() - busy_start_us) <= busy_timeout_us) {
    busy_iterations++;
    __asm volatile("nop");
  }

  const bool busy_ready = read_busy_pin() == 0;
  lr1121_busy_fast_record(busy_iterations, busy_ready);
  if (!busy_ready && !SIW917_ELRS_CONTINUE_AFTER_BUSY_TIMEOUT) {
    lr1121_raw_gspi_fail_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
    lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif
    return false;
  }

  if (!wait_gspi_idle_timeout(10000U)) {
    lr1121_raw_gspi_fail_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
    lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif
    return false;
  }

  const uint32_t primask = lr1121_enter_critical();
  const uint32_t gspi_irq_was_enabled = NVIC_GetEnableIRQ(GSPI0_IRQn);
  const uint32_t saved_config1 = GSPI_CONFIG1_REG;
  const uint32_t saved_write_data2 = GSPI_WRITE_DATA2_REG;
  const uint32_t saved_fifo_thrld = GSPI_FIFO_THRLD_REG;
  NVIC_DisableIRQ(GSPI0_IRQn);
  NVIC_ClearPendingIRQ(GSPI0_IRQn);

  GSPI_INTR_MASK_REG |= GSPI_INTR_MASK_BIT;
  GSPI_INTR_ACK_REG = GSPI_INTR_ACK_BIT;
  gspi_reset_fifos();

  GSPI_FIFO_THRLD_REG = (GSPI_FIFO_THRLD_REG & ~0xFFUL) | 0xC1UL;
  GSPI_WRITE_DATA2_REG =
      (GSPI_WRITE_DATA2_REG & ~0x0FUL) | 8U |
      GSPI_WRITE_DATA2_USE_PREV_LENGTH;
  GSPI_CONFIG1_REG =
      (GSPI_CONFIG1_REG | GSPI_CONFIG1_MANUAL_WR |
       GSPI_CONFIG1_FULL_DUPLEX_EN) &
      ~(GSPI_CONFIG1_MANUAL_RD | GSPI_CONFIG1_MANUAL_CSN);
  GSPI_INTR_UNMASK_REG |= GSPI_INTR_UNMASK_BIT;

  HP_GPIO_SET_LOW(selected_nss_pin());
  __asm volatile("nop");

  bool ok = true;
  for (uint16_t i = 0; i < total_len; i++) {
    uint32_t timeout = 10000U;
    while ((GSPI_STATUS_REG & GSPI_STATUS_WFIFO_AFULL) != 0U &&
           timeout-- > 0U) {
    }
    if (timeout == 0U) {
      ok = false;
      break;
    }

    gspi_fifo_write8(tx[i]);

    timeout = 10000U;
    while ((GSPI_STATUS_REG & GSPI_STATUS_BUSY) != 0U && timeout-- > 0U) {
    }
    if (timeout == 0U) {
      ok = false;
      break;
    }

    while ((GSPI_STATUS_REG & GSPI_STATUS_RFIFO_EMPTY) == 0U) {
      (void)gspi_fifo_read8();
    }
  }

  if (!wait_gspi_idle_timeout(10000U)) {
    ok = false;
  }

  while ((GSPI_STATUS_REG & GSPI_STATUS_RFIFO_EMPTY) == 0U) {
    (void)gspi_fifo_read8();
  }

  __asm volatile("nop");
  HP_GPIO_SET_HIGH(selected_nss_pin());

  GSPI_CONFIG1_REG = saved_config1;
  GSPI_WRITE_DATA2_REG = saved_write_data2;
  GSPI_FIFO_THRLD_REG = saved_fifo_thrld;
  GSPI_INTR_MASK_REG |= GSPI_INTR_MASK_BIT;
  GSPI_INTR_ACK_REG = GSPI_INTR_ACK_BIT;

  if (!ok) {
    gspi_reset_fifos();
  }

  if (gspi_irq_was_enabled) {
    NVIC_ClearPendingIRQ(GSPI0_IRQn);
    NVIC_EnableIRQ(GSPI0_IRQn);
  }
  lr1121_exit_critical(primask);

  lr1121_raw_gspi_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
  lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif
  if (!ok) {
    lr1121_raw_gspi_fail_count++;
  }

  return ok;
#endif
}

static bool lr1121_read_response_fast(uint8_t *response,
                                      uint16_t response_len) {
#ifdef USE_SOFT_SPI
  return lr1121_read_response_soft(response, response_len);
#else
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
  const uint32_t diag_start_us = hw_timer_get_micros();
#endif
  if (response == NULL || response_len == 0U || response_len > 64U) {
    lr1121_raw_gspi_fail_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
    lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif
    return false;
  }

  memset(response, 0xBB, response_len);

  const uint32_t busy_start_us = micros();
  uint32_t busy_iterations = 0U;
  while (read_busy_pin() != 0 &&
         (uint32_t)(micros() - busy_start_us) <= SIW917_ELRS_BUSY_FAST_US) {
    busy_iterations++;
    __asm volatile("nop");
  }

  const bool busy_ready = read_busy_pin() == 0;
  lr1121_busy_fast_record(busy_iterations, busy_ready);
  if (!busy_ready && !SIW917_ELRS_CONTINUE_AFTER_BUSY_TIMEOUT) {
    lr1121_raw_gspi_fail_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
    lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif
    return false;
  }

  if (!wait_gspi_idle_timeout(10000U)) {
    lr1121_raw_gspi_fail_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
    lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif
    return false;
  }

  const uint32_t primask = lr1121_enter_critical();
  const uint32_t gspi_irq_was_enabled = NVIC_GetEnableIRQ(GSPI0_IRQn);
  const uint32_t saved_config1 = GSPI_CONFIG1_REG;
  const uint32_t saved_write_data2 = GSPI_WRITE_DATA2_REG;
  const uint32_t saved_fifo_thrld = GSPI_FIFO_THRLD_REG;
  NVIC_DisableIRQ(GSPI0_IRQn);
  NVIC_ClearPendingIRQ(GSPI0_IRQn);

  GSPI_INTR_MASK_REG |= GSPI_INTR_MASK_BIT;
  GSPI_INTR_ACK_REG = GSPI_INTR_ACK_BIT;
  gspi_reset_fifos();

  GSPI_FIFO_THRLD_REG = (GSPI_FIFO_THRLD_REG & ~0xFFUL) | 0xC1UL;
  GSPI_WRITE_DATA2_REG =
      (GSPI_WRITE_DATA2_REG & ~0x0FUL) | 8U |
      GSPI_WRITE_DATA2_USE_PREV_LENGTH;
  GSPI_CONFIG1_REG =
      (GSPI_CONFIG1_REG | GSPI_CONFIG1_MANUAL_WR |
       GSPI_CONFIG1_FULL_DUPLEX_EN) &
      ~(GSPI_CONFIG1_MANUAL_RD | GSPI_CONFIG1_MANUAL_CSN);
  GSPI_INTR_UNMASK_REG |= GSPI_INTR_UNMASK_BIT;

  HP_GPIO_SET_LOW(selected_nss_pin());
  __asm volatile("nop");

  bool ok = true;
  for (uint16_t i = 0; i < response_len; i++) {
    uint32_t timeout = 10000U;
    while ((GSPI_STATUS_REG & GSPI_STATUS_WFIFO_AFULL) != 0U &&
           timeout-- > 0U) {
    }
    if (timeout == 0U) {
      ok = false;
      break;
    }

    gspi_fifo_write8(0x00U);

    timeout = 10000U;
    while ((GSPI_STATUS_REG & GSPI_STATUS_BUSY) != 0U && timeout-- > 0U) {
    }
    if (timeout == 0U) {
      ok = false;
      break;
    }

    timeout = 10000U;
    while ((GSPI_STATUS_REG & GSPI_STATUS_RFIFO_EMPTY) != 0U &&
           timeout-- > 0U) {
    }
    if (timeout == 0U) {
      ok = false;
      break;
    }

    response[i] = gspi_fifo_read8();
  }

  if (!wait_gspi_idle_timeout(10000U)) {
    ok = false;
  }

  __asm volatile("nop");
  HP_GPIO_SET_HIGH(selected_nss_pin());

  GSPI_CONFIG1_REG = saved_config1;
  GSPI_WRITE_DATA2_REG = saved_write_data2;
  GSPI_FIFO_THRLD_REG = saved_fifo_thrld;
  GSPI_INTR_MASK_REG |= GSPI_INTR_MASK_BIT;
  GSPI_INTR_ACK_REG = GSPI_INTR_ACK_BIT;

  if (!ok) {
    gspi_reset_fifos();
  }

  if (gspi_irq_was_enabled) {
    NVIC_ClearPendingIRQ(GSPI0_IRQn);
    NVIC_EnableIRQ(GSPI0_IRQn);
  }
  lr1121_exit_critical(primask);

  lr1121_raw_gspi_count++;
#if SIW917_ELRS_HOTPATH_TIMING_DIAG
  lr1121_diag_update_elapsed_us(&lr1121_raw_gspi_max_us, diag_start_us);
#endif
  if (!ok) {
    lr1121_raw_gspi_fail_count++;
  }

  return ok;
#endif
}

/**
 * @brief Transfer bytes through GSPI without the Silicon Labs interrupt driver.
 *
 * This is intentionally separate from spi_transfer(): normal LR1121 setup keeps
 * using the SDK path that is already proven on this board. The ELRS custom
 * GET_PACKET opcode is latency-sensitive and previously wedged inside the SDK
 * interrupt transaction, so this helper masks the GSPI IRQ and drains the FIFO
 * synchronously.
 */
static bool spi_transfer_polled(const uint8_t *tx_data, uint8_t *rx_data,
                                uint16_t length) {
#ifdef USE_SOFT_SPI
  return spi_transfer(tx_data, rx_data, length);
#else
  enum { LR1121_SPI_TRANSFER_MAX = 512 };
  static uint8_t tx_scratch[LR1121_SPI_TRANSFER_MAX];
  static uint8_t rx_scratch[LR1121_SPI_TRANSFER_MAX];
  const uint8_t *tx_ptr;
  uint8_t *rx_ptr;

  if (length == 0) {
    return true;
  }

  if (length > sizeof(tx_scratch)) {
    DEBUGOUT("LR1121: pumped GSPI transfer too long (%u > %u)\n", length,
             (unsigned)sizeof(tx_scratch));
    return false;
  }

  if (tx_data != NULL) {
    tx_ptr = tx_data;
  } else {
    memset(tx_scratch, 0x00, length);
    tx_ptr = tx_scratch;
  }
  rx_ptr = (rx_data != NULL) ? rx_data : rx_scratch;

  if (!wait_gspi_idle_timeout(100000U)) {
    DEBUGOUT("LR1121: pumped GSPI busy before transfer\n");
    ARM_DRIVER_SPI *drv = (ARM_DRIVER_SPI *)gspi_handle;
    drv->Control(ARM_SPI_ABORT_TRANSFER, 0);
    return false;
  }

  const uint32_t gspi_irq_was_enabled = NVIC_GetEnableIRQ(GSPI0_IRQn);
  NVIC_DisableIRQ(GSPI0_IRQn);
  NVIC_ClearPendingIRQ(GSPI0_IRQn);
  sl_si91x_gspi_set_slave_number(GSPI_SLAVE_0);
  gspi_transfer_complete = false;

  sl_status_t status = sl_si91x_gspi_transfer_data(
      gspi_handle, (uint8_t *)tx_ptr, rx_ptr, length);

  if (status != SL_STATUS_OK && status != SL_STATUS_EMPTY) {
    DEBUGOUT("LR1121: pumped GSPI xfer fail: 0x%04lX\n",
             (unsigned long)status);
    ARM_DRIVER_SPI *drv = (ARM_DRIVER_SPI *)gspi_handle;
    drv->Control(ARM_SPI_ABORT_TRANSFER, 0);
    if (gspi_irq_was_enabled) {
      NVIC_EnableIRQ(GSPI0_IRQn);
    }
    return false;
  }

  bool ok = true;
  uint32_t timeout = 100000U;
  while (!gspi_transfer_complete) {
    if (timeout-- == 0U) {
      static uint32_t pumped_timeout_count = 0;
      if (pumped_timeout_count < 16) {
        pumped_timeout_count++;
        DEBUGOUT("LR1121: pumped GSPI timeout len=%u stat=0x%08lX "
                 "cfg1=0x%08lX wd2=0x%08lX fifo=0x%08lX\n",
                 length, (unsigned long)GSPI_STATUS_REG,
                 (unsigned long)GSPI_CONFIG1_REG,
                 (unsigned long)GSPI_WRITE_DATA2_REG,
                 (unsigned long)GSPI_FIFO_THRLD_REG);
      }
      ok = false;
      break;
    }

    IRQ046_Handler();
  }

  if (!ok || !wait_gspi_idle_timeout(100000U)) {
    if (ok) {
      DEBUGOUT("LR1121: pumped GSPI busy after transfer\n");
    }
    ARM_DRIVER_SPI *drv = (ARM_DRIVER_SPI *)gspi_handle;
    drv->Control(ARM_SPI_ABORT_TRANSFER, 0);
    ok = false;
  }

  if (gspi_irq_was_enabled) {
    NVIC_ClearPendingIRQ(GSPI0_IRQn);
    NVIC_EnableIRQ(GSPI0_IRQn);
  }

  if (!ok) {
    gspi_reset_fifos();
  }

  return ok;
#endif
}

/**
 * @brief Transfer data buffer via GSPI using direct register access
 * (full-duplex)
 *
 * This function bypasses the SDK's sl_si91x_gspi_transfer_data() to avoid
 * conflicts with manual CS control. The SDK function internally tries to
 * control CS via ARM_SPI_CONTROL_SS, which fails when GPIO_28 is configured
 * as a GPIO output for manual CS control.
 *
 * Citation: siw917x-family-rm.pdf Section 20.3.1 "Programming Sequence"
 * - Write Operation: Write data to GSPI_WRITE_FIFO, set GSPI_MANUAL_WR
 * - Read Operation: Read from GSPI_READ_FIFO when not empty
 * - Full Duplex: SPI_FULL_DUPLEX_EN enables simultaneous read while writing
 *
 * @param tx_data Data to send (can be NULL for receive-only)
 * @param rx_data Buffer to receive data (can be NULL for send-only)
 * @param length Number of bytes to transfer
 * @return true on success, false on error
 */
static bool spi_transfer(const uint8_t *tx_data, uint8_t *rx_data,
                         uint16_t length) {
#ifdef USE_SOFT_SPI
  /* Soft SPI (Bit-Bang) Transfer using Direct HP GPIO Register Access */
  DEBUGOUT("SPI TX:");
  for (uint16_t i = 0; i < length; i++) {
    uint8_t tx_byte = (tx_data != NULL) ? tx_data[i] : 0x00;
    uint8_t rx_byte = 0;
    DEBUGOUT(" %02X", tx_byte);

    for (int bit = 7; bit >= 0; bit--) {
      /* 1. Setup MOSI Data */
      if ((tx_byte >> bit) & 0x01) {
        HP_GPIO_SET_HIGH(LR1121_PIN_MOSI);
      } else {
        HP_GPIO_SET_LOW(LR1121_PIN_MOSI);
      }

      /* Delay */
      for (volatile int d = 0; d < 50; d++)
        ;

      /* 2. Clock High (Rising Edge - Sample) */
      HP_GPIO_SET_HIGH(LR1121_PIN_SCK);

      /* Delay & Sample MISO */
      for (volatile int d = 0; d < 25; d++)
        ;
      if (HP_GPIO_READ(LR1121_PIN_MISO)) {
        rx_byte |= (1 << bit);
      }

      /* Delay */
      for (volatile int d = 0; d < 25; d++)
        ;

      /* 3. Clock Low (Falling Edge) */
      HP_GPIO_SET_LOW(LR1121_PIN_SCK);
    }

    if (rx_data != NULL) {
      rx_data[i] = rx_byte;
    }
  }
  DEBUGOUT("\n");

  /* Print received data */
  if (rx_data != NULL) {
    DEBUGOUT("SPI RX:");
    for (uint16_t i = 0; i < length; i++) {
      DEBUGOUT(" %02X", rx_data[i]);
    }
    DEBUGOUT("\n");
  }
  return true;
#else
  /* Hardware GSPI transfer (interrupt-driven FIFO mode, no DMA).
   *
   * With SL_GSPI_DMA_CONFIG_ENABLE=0 the SDK's GSPI_Transfer() primes the
   * first byte into GSPI_WRITE_FIFO, enables the GSPI IRQ, and drains the
   * FIFOs byte-by-byte from GSPI_IRQHandler. Transfer-complete still fires
   * ARM_SPI_EVENT_TRANSFER_COMPLETE via gspi_callback_event().
   *
   * The SDK requires both data_out and data_in to be non-NULL; give it
   * shared scratch buffers when the caller only cares about one direction.
   */
  enum { LR1121_SPI_TRANSFER_MAX = 512 };
  static uint8_t tx_scratch[LR1121_SPI_TRANSFER_MAX];
  static uint8_t rx_scratch[LR1121_SPI_TRANSFER_MAX];
  const uint8_t *tx_ptr;
  uint8_t *rx_ptr;

  if (length > sizeof(tx_scratch)) {
    DEBUGOUT("LR1121: SPI transfer too long (%d > %d)\n", length,
             (int)sizeof(tx_scratch));
    return false;
  }

  if (tx_data != NULL) {
    tx_ptr = tx_data;
  } else {
    memset(tx_scratch, 0x00, length);
    tx_ptr = tx_scratch;
  }
  rx_ptr = (rx_data != NULL) ? rx_data : rx_scratch;

  if (!wait_gspi_idle_timeout(100000)) {
    DEBUGOUT("LR1121: GSPI busy before transfer\n");
    ARM_DRIVER_SPI *drv = (ARM_DRIVER_SPI *)gspi_handle;
    drv->Control(ARM_SPI_ABORT_TRANSFER, 0);
    return false;
  }

  sl_si91x_gspi_set_slave_number(GSPI_SLAVE_0);
  gspi_transfer_complete = false;

  sl_status_t status = sl_si91x_gspi_transfer_data(
      gspi_handle, (uint8_t *)tx_ptr, rx_ptr, length);

  if (status != SL_STATUS_OK && status != SL_STATUS_EMPTY) {
    DEBUGOUT("LR1121: SPI xfer fail: 0x%04lX\n", (unsigned long)status);
    ARM_DRIVER_SPI *drv = (ARM_DRIVER_SPI *)gspi_handle;
    drv->Control(ARM_SPI_ABORT_TRANSFER, 0);
    return false;
  }

  uint32_t timeout = 100000;
  while (!gspi_transfer_complete && timeout > 0) {
    timeout--;
  }
  if (timeout == 0) {
    DEBUGOUT("LR1121: SPI transfer timeout (status was 0x%04lX)\n",
             (unsigned long)status);
    ARM_DRIVER_SPI *drv = (ARM_DRIVER_SPI *)gspi_handle;
    drv->Control(ARM_SPI_ABORT_TRANSFER, 0);
    return false;
  }

  return true;
#endif /* USE_SOFT_SPI */
}

/**
 * @brief Send command to LR1121 (Phase 1 of SPI protocol)
 *
 * Citation: UserManual_LR1121_v1_2.pdf - Write Command
 *
 * During the write command process, the controller first sends a 16-bit
 * opcode and then sends the required parameters. When there is a falling
 * edge on the NSS pin, the LR1121 will automatically pull up the BUSY
 * signal to indicate that the command is being processed.
 *
 * @param opcode 16-bit command opcode
 * @param params Parameter bytes (can be NULL if no parameters)
 * @param param_len Number of parameter bytes
 * @return true on success, false on error
 */
static bool lr1121_send_command_internal(uint16_t opcode, const uint8_t *params,
                                         uint16_t param_len) {
  uint8_t tx_buf[16]; /* Command buffer: 2 bytes opcode + up to 14 params */
  uint8_t rx_buf[16]; /* Receive buffer (we ignore this for command phase) */
  uint16_t total_len = 2 + param_len;

  if (total_len > sizeof(tx_buf)) {
    DEBUGOUT("LR1121: Command too long!\n");
    return false;
  }

  /* Build command buffer: opcode MSB first, then parameters */
  tx_buf[0] = (opcode >> 8) & 0xFF; /* Opcode MSB */
  tx_buf[1] = opcode & 0xFF;        /* Opcode LSB */

  if (params != NULL && param_len > 0) {
    memcpy(&tx_buf[2], params, param_len);
  }

  /* NOTE: Debug hex dump removed - caused SPI failures by adding
   * massive printf delays between every SPI command when hwTimer
   * ISR was running (Gemini 3.1 debugging artifact).
   */

  /* Assert CS, send command, deassert CS */
  cs_assert();
  bool result = spi_transfer(tx_buf, rx_buf, total_len);
  cs_deassert();

  return result;
}

/**
 * @brief Read response from LR1121 (Phase 2 of SPI protocol)
 *
 * Citation: UserManual_LR1121_v1_2.pdf - Read Command
 *
 * Once the data is ready (BUSY LOW), the controller removes (reads) the
 * returned data from SPI by continuously sending NOP (0x00 bytes).
 *
 * @param rx_data Buffer to store received data
 * @param length Number of bytes to read
 * @return true on success, false on error
 */
static bool lr1121_read_response_internal(uint8_t *rx_data, uint16_t length) {
  uint8_t tx_buf[16]; /* NOP bytes to clock out data */

  if (length > sizeof(tx_buf)) {
    DEBUGOUT("LR1121: Response too long!\n");
    return false;
  }

  /* Fill TX buffer with NOP (0x00) bytes */
  memset(tx_buf, 0x00, length);

  /* Assert CS, clock out data with NOPs, deassert CS */
  cs_assert();
  bool result = spi_transfer(tx_buf, rx_data, length);
  cs_deassert();

  return result;
}

/*******************************************************************************
 * Public API Implementation
 ******************************************************************************/

bool lr1121_wait_busy(void) {
  uint32_t timeout_us = LR1121_BUSY_TIMEOUT_US;
  uint32_t loop_count = 0;

  while (timeout_us > 0) {
    if (read_busy_pin() == 0) {
      return true; /* BUSY is LOW = ready */
    }

    /* Small delay between checks */
    delay_us(10);
    timeout_us -= 10;
    loop_count++;

    /* Periodic progress indicator */
    if (loop_count % 10000 == 0) {
      DEBUGOUT(".");
    }
  }

  DEBUGOUT("\nLR1121: BUSY timeout!\n");
  return false;
}

lr1121_status_t lr1121_init(void) {
  sl_status_t status;

  if (driver_initialized) {
    return LR1121_OK;
  }

  DEBUGOUT("\n=== LR1121 Driver Initialization ===\n");

  /* Step 1: Configure GPIO pads for GSPI */
  DEBUGOUT("\n=== LR1121 Driver Initial GPIO pads ===\n");
  configure_gpio_pads();

#ifdef USE_SOFT_SPI
  /* Step 2-4: Configure all GPIO pins using Direct Register Access for Soft SPI
   *
   * Citation: siw917x-family-rm.pdf Rev 1.2, Section 11.12.1, p.321
   * GPIO_CONFIG_REG_x DIRECTION bit: 0 = Output, 1 = Input
   * GPIO_CONFIG_REG_x MODE bits[5:2]: 0 = GPIO mode (not peripheral)
   */
  DEBUGOUT("LR1121: Initializing Soft SPI (Bit-Bang) with direct register "
           "access...\n");

  /* Set all pins to GPIO mode (MODE=0) by clearing bits 5:2 */
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_SCK) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_MISO) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_MOSI) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_NSS) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_BUSY) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_RST) &= ~(0xF << 2);

  /* Configure outputs: SCK (25), MOSI (27), CS (28), RST (30) */
  HP_GPIO_SET_OUTPUT(LR1121_PIN_SCK);
  HP_GPIO_SET_OUTPUT(LR1121_PIN_MOSI);
  HP_GPIO_SET_OUTPUT(LR1121_PIN_NSS);
  HP_GPIO_SET_OUTPUT(LR1121_PIN_RST);

  /* Configure inputs: MISO (26), BUSY (29) */
  HP_GPIO_SET_INPUT(LR1121_PIN_MISO);
  HP_GPIO_SET_INPUT(LR1121_PIN_BUSY);

  /* Set Idle State (SPI Mode 0: SCK Low, MOSI Low, CS High, RST High) */
  HP_GPIO_SET_LOW(LR1121_PIN_SCK);
  HP_GPIO_SET_LOW(LR1121_PIN_MOSI);
  HP_GPIO_SET_HIGH(LR1121_PIN_NSS); /* CS idle HIGH */
  HP_GPIO_SET_HIGH(LR1121_PIN_RST); /* RST idle HIGH (not in reset) */
#else
  /* Step 2: Configure BUSY pin (GPIO_29) as input */
  DEBUGOUT("LR1121: Configuring BUSY pin (GPIO-%d) as input\n",
           LR1121_PIN_BUSY);
  RSI_EGPIO_SetPinMux(EGPIO, 0, LR1121_PIN_BUSY, EGPIO_PIN_MUX_MODE0);
  RSI_EGPIO_SetDir(EGPIO, 0, LR1121_PIN_BUSY, EGPIO_CONFIG_DIR_INPUT);

  /* Enable receiver on BUSY pin */
  PAD_CONFIG_REG(LR1121_PIN_BUSY) |= (PADCONFIG_REN_BIT | PADCONFIG_SMT_BIT);

#if LR1121_HAS_RADIO2
  DEBUGOUT("LR1121: Configuring BUSY2 pin (GPIO-%d) as input\n",
           LR1121_PIN_BUSY_2);
  RSI_EGPIO_SetPinMux(EGPIO, 0, LR1121_PIN_BUSY_2, EGPIO_PIN_MUX_MODE0);
  RSI_EGPIO_SetDir(EGPIO, 0, LR1121_PIN_BUSY_2, EGPIO_CONFIG_DIR_INPUT);
  PAD_CONFIG_REG(LR1121_PIN_BUSY_2) |=
      (PADCONFIG_REN_BIT | PADCONFIG_SMT_BIT);
#endif

  /* Step 3: Configure RST pin (GPIO_30) as output, drive HIGH (not reset) */
  DEBUGOUT("LR1121: Configuring RST pin (GPIO-%d) as output\n", LR1121_PIN_RST);
  RSI_EGPIO_SetPinMux(EGPIO, 0, LR1121_PIN_RST, EGPIO_PIN_MUX_MODE0);
  RSI_EGPIO_SetDir(EGPIO, 0, LR1121_PIN_RST, EGPIO_CONFIG_DIR_OUTPUT);
  RSI_EGPIO_SetPin(EGPIO, 0, LR1121_PIN_RST, 1); /* RST HIGH (not reset) */

#if LR1121_HAS_RADIO2
  DEBUGOUT("LR1121: Configuring RST2 pin (GPIO-%d) as output\n",
           LR1121_PIN_RST_2);
  RSI_EGPIO_SetPinMux(EGPIO, 0, LR1121_PIN_RST_2, EGPIO_PIN_MUX_MODE0);
  RSI_EGPIO_SetDir(EGPIO, 0, LR1121_PIN_RST_2, EGPIO_CONFIG_DIR_OUTPUT);
  RSI_EGPIO_SetPin(EGPIO, 0, LR1121_PIN_RST_2, 1);
#endif
#endif

#ifdef USE_SOFT_SPI

  DEBUGOUT("LR1121: GPIO_CONFIG_REG direction configured\n");

  /* ========== GPIO DIAGNOSTIC TEST ========== */
  DEBUGOUT("\n=== GPIO Pin Diagnostic (WITH CLOCK ENABLE FIX) ===\n");
  DEBUGOUT("Direction: 0=output, 1=input\n");

  /* Check direction configuration */
  uint32_t dir25 = EGPIO_GPIO_CONFIG_REG(25) & 1;
  uint32_t dir26 = EGPIO_GPIO_CONFIG_REG(26) & 1;
  uint32_t dir27 = EGPIO_GPIO_CONFIG_REG(27) & 1;
  uint32_t dir28 = EGPIO_GPIO_CONFIG_REG(28) & 1;
  uint32_t dir29 = EGPIO_GPIO_CONFIG_REG(29) & 1;
  uint32_t dir30 = EGPIO_GPIO_CONFIG_REG(30) & 1;

  DEBUGOUT("GPIO_CONFIG_REG direction check:\n");
  DEBUGOUT("  GPIO_25 (SCK):  dir=%lu %s\n", (unsigned long)dir25,
           dir25 == 0 ? "OK" : "FAIL");
  DEBUGOUT("  GPIO_26 (MISO): dir=%lu %s\n", (unsigned long)dir26,
           dir26 == 1 ? "OK" : "FAIL");
  DEBUGOUT("  GPIO_27 (MOSI): dir=%lu %s\n", (unsigned long)dir27,
           dir27 == 0 ? "OK" : "FAIL");
  DEBUGOUT("  GPIO_28 (CS):   dir=%lu %s\n", (unsigned long)dir28,
           dir28 == 0 ? "OK" : "FAIL");
  DEBUGOUT("  GPIO_29 (BUSY): dir=%lu %s\n", (unsigned long)dir29,
           dir29 == 1 ? "OK" : "FAIL");
  DEBUGOUT("  GPIO_30 (RST):  dir=%lu %s\n", (unsigned long)dir30,
           dir30 == 0 ? "OK" : "FAIL");

  /* Test BIT_LOAD_REG reads (individual pin read - recommended) */
  DEBUGOUT("\nBIT_LOAD_REG reads (recommended for individual pins):\n");
  DEBUGOUT("  BIT_LOAD_REG(26/MISO) = %lu\n",
           (unsigned long)(EGPIO_BIT_LOAD_REG(26) & 1));
  DEBUGOUT("  BIT_LOAD_REG(29/BUSY) = %lu\n",
           (unsigned long)(EGPIO_BIT_LOAD_REG(29) & 1));

  /* Test PORT1_READ_REG (bulk read) */
  DEBUGOUT("\nPORT1_READ_REG = 0x%08lX\n", (unsigned long)EGPIO_PORT1_READ_REG);
  DEBUGOUT("  bit9  (GPIO_25/SCK)  = %lu\n",
           (unsigned long)HP_GPIO_READ_PORT1(25));
  DEBUGOUT("  bit10 (GPIO_26/MISO) = %lu\n",
           (unsigned long)HP_GPIO_READ_PORT1(26));
  DEBUGOUT("  bit11 (GPIO_27/MOSI) = %lu\n",
           (unsigned long)HP_GPIO_READ_PORT1(27));
  DEBUGOUT("  bit12 (GPIO_28/CS)   = %lu\n",
           (unsigned long)HP_GPIO_READ_PORT1(28));
  DEBUGOUT("  bit13 (GPIO_29/BUSY) = %lu\n",
           (unsigned long)HP_GPIO_READ_PORT1(29));
  DEBUGOUT("  bit14 (GPIO_30/RST)  = %lu\n",
           (unsigned long)HP_GPIO_READ_PORT1(30));

  /* Test HP_GPIO_READ macro (using BIT_LOAD_REG) */
  DEBUGOUT("\nHP_GPIO_READ macro (uses BIT_LOAD_REG):\n");
  DEBUGOUT("  HP_GPIO_READ(26/MISO) = %lu\n",
           (unsigned long)HP_GPIO_READ(LR1121_PIN_MISO));
  DEBUGOUT("  HP_GPIO_READ(29/BUSY) = %lu\n",
           (unsigned long)HP_GPIO_READ(LR1121_PIN_BUSY));

  /* Test: Read MISO 10 times in a row */
  DEBUGOUT("\nMISO 10-sample test: ");
  for (int i = 0; i < 10; i++) {
    DEBUGOUT("%lu", (unsigned long)HP_GPIO_READ(LR1121_PIN_MISO));
    for (volatile int d = 0; d < 1000; d++)
      ;
  }
  DEBUGOUT("\n");

  /* Test: Toggle CLK and read MISO (should stay stable if no device) */
  DEBUGOUT("MISO while toggling CLK: ");
  for (int i = 0; i < 8; i++) {
    HP_GPIO_SET_HIGH(LR1121_PIN_SCK);
    for (volatile int d = 0; d < 100; d++)
      ;
    DEBUGOUT("%lu", (unsigned long)HP_GPIO_READ(LR1121_PIN_MISO));
    HP_GPIO_SET_LOW(LR1121_PIN_SCK);
    for (volatile int d = 0; d < 100; d++)
      ;
  }
  DEBUGOUT("\n");

  /* NOTE: Hardware verification test MOVED to lr1121_hw_verification_test()
   * The test should be run AFTER reset, not during init, because
   * the LR1121 won't respond correctly until it's been reset.
   */
  DEBUGOUT("=== End GPIO Diagnostic ===\n\n");
  /* ========================================== */

  driver_initialized = true;
  /* Skip SDK GSPI Init */
  goto skip_gspi_init;
#endif

  /* =========================================================================
   * SIMPLIFIED GSPI INIT - Matching working sl_si91x_gspi example
   *
   * The working example uses only these SDK calls:
   *   1. sl_si91x_gspi_init()
   *   2. sl_si91x_gspi_set_configuration()
   *   3. sl_si91x_gspi_register_event_callback()
   *
   * REMOVED (not in working example):
   *   - sl_si91x_gspi_configure_clock()
   *   - sl_si91x_gspi_set_slave_number() during init (moved to before transfer)
   *   - sl_si91x_gspi_set_master_state()
   *   - configure_gspi_peripheral() direct register writes
   * =========================================================================
   */

  /* Step 1: Initialize GSPI peripheral via SDK */
  DEBUGOUT("LR1121: Initializing GSPI via SDK...\n");
  status = sl_si91x_gspi_init(SL_GSPI_MASTER, &gspi_handle);

  if (status == SL_STATUS_BUSY) {
    DEBUGOUT("LR1121: GSPI busy - deinitializing first...\n");
    extern sl_gspi_driver_t Driver_GSPI_MASTER;
    sl_si91x_gspi_deinit((sl_gspi_handle_t)&Driver_GSPI_MASTER);
    delay_ms(10);
    status = sl_si91x_gspi_init(SL_GSPI_MASTER, &gspi_handle);
  }

  if (status != SL_STATUS_OK) {
    DEBUGOUT("LR1121: GSPI init failed: 0x%04lX\n", status);
    return LR1121_ERROR_SPI_INIT;
  }
  DEBUGOUT("LR1121: GSPI init OK\n");

  /* Step 2: Configure GSPI parameters
   * NOTE: swap_read = 1 matches Silicon Labs gspi_example.c
   * (GSPI_SWAP_READ_DATA = 1)
   */
  sl_gspi_control_config_t gspi_config = {
      .bit_width = 8,
      .clock_mode = SL_GSPI_MODE_0,
      .slave_select_mode = SL_GSPI_MASTER_HW_OUTPUT,
      .bitrate = LR1121_GSPI_BITRATE_HZ,
      .swap_read =
          0, /* FIXED: Disable read swap - was corrupting packet data */
      .swap_write = 0,
  };

  status = sl_si91x_gspi_set_configuration(gspi_handle, &gspi_config);
  if (status != SL_STATUS_OK) {
    DEBUGOUT("LR1121: GSPI config failed: 0x%04lX\n", status);
    return LR1121_ERROR_SPI_INIT;
  }
  DEBUGOUT("LR1121: GSPI configured: %lu Hz, Mode 0, 8-bit, div=%lu\n",
           (unsigned long)gspi_config.bitrate,
           (unsigned long)sl_si91x_gspi_get_clock_division_factor(gspi_handle));
  DEBUGOUT("LR1121: ELRS hot-path SPI get_packet=%s set_freq=%s "
           "set_freq_rx=%s clear_irq=%s tx=%s set_rx=%s\n",
           LR1121_GET_PACKET_BACKEND_NAME, LR1121_SET_FREQ_BACKEND_NAME,
           LR1121_SET_FREQ_RX_BACKEND_NAME, LR1121_CLEAR_IRQ_BACKEND_NAME,
           LR1121_TX_BACKEND_NAME, LR1121_SET_RX_BACKEND_NAME);
  DEBUGOUT("LR1121: BUSY read backend=%s fast_connected=%u fast_us=%lu\n",
           LR1121_BUSY_READ_BACKEND_NAME,
           (unsigned)SIW917_ELRS_BUSY_FAST_ONLY_WHEN_CONNECTED,
           (unsigned long)SIW917_ELRS_BUSY_FAST_US);
  DEBUGOUT("LR1121: BUSY SetRx fast_us=%lu\n",
           (unsigned long)SIW917_ELRS_SET_RX_BUSY_FAST_US);

  /* The SDK pin setup may rewrite PAD_CONFIG, so enforce the SI-friendly
   * output settings again after GSPI configuration. */
  configure_lr1121_output_pads_slow();

  /* Step 3: Register callback */
  status =
      sl_si91x_gspi_register_event_callback(gspi_handle, gspi_callback_event);
  if (status != SL_STATUS_OK && status != SL_STATUS_BUSY) {
    DEBUGOUT("LR1121: GSPI callback registration failed: 0x%04lX\n", status);
    return LR1121_ERROR_SPI_INIT;
  }
  DEBUGOUT("LR1121: GSPI callback registered\n");

  driver_initialized = true;

#ifdef USE_SOFT_SPI
skip_gspi_init:
#endif

  /* Step 9: Configure CS pin for manual control
   * Required for LR1121's two-phase SPI protocol where CS must stay
   * asserted across multiple bytes within each phase.
   */
  RSI_EGPIO_SetPinMux(EGPIO, 0, LR1121_PIN_NSS, EGPIO_PIN_MUX_MODE0);
  RSI_EGPIO_SetDir(EGPIO, 0, LR1121_PIN_NSS, EGPIO_CONFIG_DIR_OUTPUT);
  RSI_EGPIO_SetPin(EGPIO, 0, LR1121_PIN_NSS, 1);
#if LR1121_HAS_RADIO2
  RSI_EGPIO_SetPinMux(EGPIO, 0, LR1121_PIN_NSS_2, EGPIO_PIN_MUX_MODE0);
  RSI_EGPIO_SetDir(EGPIO, 0, LR1121_PIN_NSS_2, EGPIO_CONFIG_DIR_OUTPUT);
  RSI_EGPIO_SetPin(EGPIO, 0, LR1121_PIN_NSS_2, 1);
#endif

  DEBUGOUT("LR1121: Driver initialization complete\n");
  driver_initialized = true;

  return LR1121_OK;
}

void lr1121_deinit(void) {
  if (!driver_initialized) {
    return;
  }

  DEBUGOUT("LR1121: Deinitializing...\n");

  if (gspi_handle != NULL) {
    sl_si91x_gspi_deinit(gspi_handle);
    gspi_handle = NULL;
  }

  driver_initialized = false;
  DEBUGOUT("LR1121: Deinitialized\n");
}

lr1121_status_t lr1121_reset(void) {
  const uint8_t rst_pin = selected_rst_pin();
  DEBUGOUT("\nPerforming hardware reset on radio %u (RST GPIO_%u)...\n",
           (unsigned)selected_radio, (unsigned)rst_pin);

  /* Drive RST LOW */
  RSI_EGPIO_SetPin(EGPIO, 0, rst_pin, 0);
  delay_ms(LR1121_RESET_PULSE_MS);

  /* Drive RST HIGH */
  RSI_EGPIO_SetPin(EGPIO, 0, rst_pin, 1);
  DEBUGOUT("LR1121: Hardware reset performed\n");

  /* Wait for recovery (BUSY is HIGH for ~230ms after reset) */
  DEBUGOUT("LR1121: Waiting for reset recovery (%d ms)...\n",
           LR1121_RESET_RECOVERY_MS);
  delay_ms(LR1121_RESET_RECOVERY_MS);

  /* Wait for BUSY to go LOW */
  DEBUGOUT("LR1121: Waiting for BUSY LOW...");
  if (!lr1121_wait_busy()) {
    DEBUGOUT(" TIMEOUT!\n");
    return LR1121_ERROR_BUSY_TIMEOUT;
  }
  DEBUGOUT(" OK\n");

  return LR1121_OK;
}

lr1121_status_t lr1121_get_version(lr1121_version_t *version) {
  /*
   * LR1121 SPI Read Response Format:
   * Citation: LR11xx User Manual Section "SPI Interface"
   *
   * During read phase, the FIRST NOP byte clocked returns a dummy/status byte
   * (stat1), then subsequent bytes contain the actual response data.
   *
   * For GetVersion (0x0101), the response is:
   *   Byte 0: stat1 (dummy status byte - discard)
   *   Byte 1: Status from command
   *   Byte 2: Hardware version
   *   Byte 3: Firmware type (use code)
   *   Byte 4: Firmware version MSB
   *   Byte 5: Firmware version LSB
   *
   * Total: 6 bytes (1 dummy + 5 data)
   */
  uint8_t response[6]; /* stat1(dummy) + Status + HW + Type + VerMSB + VerLSB */

  if (version == NULL) {
    return LR1121_ERROR_SPI_INIT;
  }

  DEBUGOUT("\n=== Getting version ===\n");

  /*
   * LR1121 GetVersion Protocol:
   * Citation: UserManual_LR1121_v1_2.pdf - Read Command
   *
   * Phase 1: Send Command
   * - Wait for BUSY LOW
   * - Assert NSS, send opcode 0x0101, deassert NSS
   * - LR1121 pulls BUSY HIGH while processing
   *
   * Phase 2: Read Response
   * - Wait for BUSY LOW (processing complete)
   * - Assert NSS, send NOP bytes, receive response, deassert NSS
   * - First byte is dummy stat1, actual data starts at byte 1
   */

  /* Phase 1: Wait for BUSY LOW before sending command */
  DEBUGOUT("Phase 1: Waiting for BUSY LOW...");
  if (!lr1121_wait_busy()) {
    DEBUGOUT(" TIMEOUT!\n");
    return LR1121_ERROR_BUSY_TIMEOUT;
  }
  DEBUGOUT(" OK\n");

  /* Phase 1: Send GetVersion command (opcode 0x0101, no parameters) */
  DEBUGOUT("Phase 1: Sending command 0x%04X\n", LR1121_CMD_GET_VERSION);
  if (!lr1121_send_command_internal(LR1121_CMD_GET_VERSION, NULL, 0)) {
    DEBUGOUT("Phase 1: Command send failed!\n");
    return LR1121_ERROR_SPI_INIT;
  }

  /* Phase 2: Wait for BUSY LOW (command processing complete) */
  DEBUGOUT("Phase 2: Waiting for BUSY LOW (processing)...");
  if (!lr1121_wait_busy()) {
    DEBUGOUT(" TIMEOUT!\n");
    return LR1121_ERROR_BUSY_TIMEOUT;
  }
  DEBUGOUT(" OK\n");

  /* Phase 2: Read response (6 bytes: stat1(dummy) + Status + HW + Type +
   * Version[2]) Citation: LR11xx protocol requires reading 1 extra dummy byte
   * at start
   */
  DEBUGOUT("Phase 2: Reading response (6 bytes: 1 dummy + 5 data)...\n");
  if (!lr1121_read_response_internal(response, sizeof(response))) {
    DEBUGOUT("Phase 2: Response read failed!\n");
    return LR1121_ERROR_SPI_INIT;
  }

  /* Parse response according to Semtech LR11xx User Manual Section 2.3.1
   *
   * GetVersion (0x0101) Response Format:
   *   Byte 0: stat1 (status byte returned during read phase)
   *   Byte 1: HW version (0x22 = LR1121)
   *   Byte 2: Use/Type (0x01 = LR1121 modem, 0x03 = Production)
   *   Byte 3: FW Major version
   *   Byte 4: FW Minor version
   *   Byte 5: (extra/padding)
   *
   * Note: There is NO separate "stat2" - stat1 already contains the status!
   */
  uint8_t stat1 = response[0];      /* Status byte (stat1) - check for errors */
  uint8_t hw_version = response[1]; /* Hardware version (0x22 = LR1121) */
  uint8_t fw_use = response[2];     /* Firmware use/type */
  uint8_t fw_major = response[3];   /* Firmware major version */
  uint8_t fw_minor = response[4];   /* Firmware minor version */

  DEBUGOUT("\nResponse (raw): %02X %02X %02X %02X %02X %02X\n", response[0],
           response[1], response[2], response[3], response[4], response[5]);
  DEBUGOUT("  stat1=0x%02X (status during read)\n", stat1);
  DEBUGOUT("  HW=0x%02X   Use=0x%02X   FW=%d.%d\n", hw_version, fw_use,
           fw_major, fw_minor);

  /* Fill version structure */
  version->hardware = hw_version;
  version->type = fw_use;
  version->version = ((uint16_t)fw_major << 8) | fw_minor;

  return LR1121_OK;
}

void lr1121_test_communication(void) {
  lr1121_status_t status;
  lr1121_version_t version;

  DEBUGOUT("\n");
  DEBUGOUT("========================================\n");
  DEBUGOUT("  GSPI Example: LR1121 Test Mode\n");
  DEBUGOUT("  (WITH SPI RE-INIT + TCXO FIX)\n");
  DEBUGOUT("========================================\n");

  /* Initialize driver */
  status = lr1121_init();
  if (status != LR1121_OK) {
    DEBUGOUT("FAILED: Initialization error %d\n", status);
    return;
  }

  /*************************************************************************
   * FIX 1: Extended Hardware Reset (100ms pulse)
   *
   * Citation: LR1121 Datasheet Section 4.2.1 "Reset Timing"
   * - Minimum reset pulse is 100µs, but longer reset (100ms) recommended
   *   for recovering from stuck states
   * - Reset pulse increased from 1ms to 100ms in lr1121_driver.h
   *************************************************************************/
  DEBUGOUT("\n--- FIX 1: Extended Hardware Reset ---\n");
  DEBUGOUT("Reset pulse: %d ms (increased from 1ms for stuck recovery)\n",
           LR1121_RESET_PULSE_MS);

  status = lr1121_reset();
  if (status != LR1121_OK) {
    DEBUGOUT("FAILED: Reset error %d\n", status);
    /* Continue anyway to try other fixes */
  }

  /*************************************************************************
   * NEW: Post-Reset Hardware Verification
   *
   * Run hardware verification AFTER reset when LR1121 should be responding.
   * This helps diagnose whether the issue is GPIO configuration or
   * physical connectivity.
   *************************************************************************/
  DEBUGOUT("\n--- Hardware Verification (POST-RESET) ---\n");
  lr1121_hw_verification_test();

  /*************************************************************************
   * FIX 2: SPI Peripheral Re-initialization
   *
   * Citation: siw917x-family-rm.pdf Section 20 "Generic SPI Primary (GSPI)"
   * - Reset GSPI FIFOs and clear any hung state before communication
   * - This clears stuck transfers from prior failed attempts
   *************************************************************************/
  DEBUGOUT("\n--- FIX 2: GSPI Re-initialization ---\n");
  lr1121_reinit_spi();

  /*************************************************************************
   * FIX 3: SetTcxoMode Wake-Up Command
   *
   * Citation: LR1121 Datasheet Section 11.2.5 "SetTcxoMode"
   * - TCXO modules (Core1121-HF) require explicit TCXO configuration
   * - Without this, oscillator may not start and PLL won't lock
   * - BUSY stays HIGH if PLL not locked
   *************************************************************************/
  DEBUGOUT("\n--- FIX 3: SetTcxoMode Wake-Up ---\n");
  status = lr1121_set_tcxo_mode();
  if (status != LR1121_OK) {
    DEBUGOUT("WARNING: SetTcxoMode failed (error %d)\n", status);
    DEBUGOUT("Continuing with GetVersion attempt...\n");
  }

  /* Get version */
  DEBUGOUT("\n--- Attempting GetVersion ---\n");
  status = lr1121_get_version(&version);
  if (status != LR1121_OK) {
    DEBUGOUT("FAILED: GetVersion error %d\n", status);
    DEBUGOUT("\n");
    DEBUGOUT("========================================\n");
    DEBUGOUT("  TROUBLESHOOTING CHECKLIST\n");
    DEBUGOUT("========================================\n");
    DEBUGOUT("1. Power Supply:\n");
    DEBUGOUT("   - Is VDDIO (1.8-3.6V) connected?\n");
    DEBUGOUT("   - Is VDDRF connected?\n");
    DEBUGOUT("   - Check with multimeter for stable voltage\n");
    DEBUGOUT("\n");
    DEBUGOUT("2. Pin Connections (mikroBUS socket):\n");
    DEBUGOUT("   - GPIO_25 (SCK)  -> LR1121 SCK\n");
    DEBUGOUT("   - GPIO_26 (MISO) -> LR1121 MISO\n");
    DEBUGOUT("   - GPIO_27 (MOSI) -> LR1121 MOSI\n");
    DEBUGOUT("   - GPIO_28 (CS)   -> LR1121 NSS\n");
    DEBUGOUT("   - GPIO_29 (BUSY) -> LR1121 BUSY\n");
    DEBUGOUT("   - GPIO_30 (RST)  -> LR1121 NRESET\n");
    DEBUGOUT("\n");
    DEBUGOUT("3. BUSY Pin Behavior:\n");
    DEBUGOUT("   - Run BUSY monitor test (TEST_MODE_BUSY_MONITOR)\n");
    DEBUGOUT("   - BUSY should go HIGH for ~230ms after reset\n");
    DEBUGOUT("   - If BUSY never goes HIGH: power or reset issue\n");
    DEBUGOUT("   - If BUSY stays HIGH: oscillator not starting\n");
    DEBUGOUT("\n");
    DEBUGOUT("4. Crystal/TCXO:\n");
    DEBUGOUT("   - For TCXO modules: SetTcxoMode is required\n");
    DEBUGOUT("   - Check crystal connections and load capacitors\n");
    DEBUGOUT("========================================\n");
    return;
  }

  /* Print results
   * Citation: LR1121 User Manual Section 2.3.1 "GetVersion"
   *   HW values: 0x01=LR1110, 0x02=LR1120, 0x22=LR1121
   *   Use values: 0x01=LR1121 transceiver, 0x03=Production firmware
   */
  DEBUGOUT("\n");
  DEBUGOUT("=====================================\n");
  DEBUGOUT("      LR1121 Version Information\n");
  DEBUGOUT("=====================================\n");
  DEBUGOUT("Hardware Version:     0x%02X", version.hardware);
  if (version.hardware == 0x22) {
    DEBUGOUT(" (LR1121) ✓\n");
  } else if (version.hardware == 0x02) {
    DEBUGOUT(" (LR1120)\n");
  } else if (version.hardware == 0x01) {
    DEBUGOUT(" (LR1110)\n");
  } else {
    DEBUGOUT(" (Unknown)\n");
  }

  DEBUGOUT("Firmware Use/Type:    0x%02X", version.type);
  if (version.type == 0x01) {
    DEBUGOUT(" (LR1121 Transceiver)\n");
  } else if (version.type == 0x03) {
    DEBUGOUT(" (Production Firmware) ✓\n");
  } else {
    DEBUGOUT(" (Unknown type)\n");
  }

  DEBUGOUT("Firmware Version:     %d.%d (0x%04X)\n",
           (version.version >> 8) & 0xFF, version.version & 0xFF,
           version.version);

  /* Success check based on correct hardware ID */
  if (version.hardware == 0x22) {
    DEBUGOUT("\n*** SUCCESS: LR1121 communication verified! ***\n");
  } else if (version.hardware == 0x01 || version.hardware == 0x02) {
    DEBUGOUT("\nNOTE: Detected LR11%d0, not LR1121\n",
             version.hardware == 0x01 ? 1 : 2);
  } else {
    DEBUGOUT("\nWARNING: Unexpected hardware version 0x%02X\n",
             version.hardware);
    DEBUGOUT("This may indicate SPI communication issues.\n");
  }
  DEBUGOUT("\n");
}

/*******************************************************************************
 * NEW: SetTcxoMode Implementation
 *
 * Citation: LR1121 Datasheet Section 11.2.5 "SetTcxoMode"
 *
 * Sends the SetTcxoMode command to initialize the TCXO oscillator.
 * This is REQUIRED for TCXO-based modules (Core1121-HF) to start the
 * oscillator and lock the PLL. Without this, the chip may never respond.
 *
 * Command format:
 *   Opcode: 0x0117 (2 bytes) - FIX: Was incorrectly documented as 0x0097
 *   Param1: Voltage Trim (1 byte) - configured via LR1121_TCXO_VOLTAGE_TRIM
 *   Param2: Delay (3 bytes, MSB first) - 50ms startup delay
 *
 * CRITICAL: The voltage trim must match the actual TCXO voltage:
 * - For internally-powered TCXO: Use the LR1121's VTCXO regulator setting
 * - For externally-powered TCXO: Use the voltage actually applied to TCXO
 *
 * Core1121-HF has 3.3V externally-powered TCXO, so use 0x07 (3.3V).
 ******************************************************************************/
lr1121_status_t lr1121_set_tcxo_mode(void) {
#if LR1121_TCXO_EXTERNAL_POWER
  /***************************************************************************
   * EXTERNALLY POWERED TCXO - SKIP SetTcxoMode!
   *
   * Citation: ExpressLRS GitHub Discussion #3045
   * "Most manufactured devices directly connect the TCXO to a separate
   * power source."
   *
   * The Core1121-HF module has its 32MHz TCXO powered directly from the
   * module's 3.3V supply rail, NOT from the LR1121's internal VTCXO
   * regulator pin. This means:
   *
   * 1. The TCXO is already running as soon as VDD is applied
   * 2. SetTcxoMode is NOT needed and may cause PERR (parameter error)
   * 3. SetStandby(XOSC) can be called directly after reset
   *
   * Return success immediately without sending the command.
   ***************************************************************************/
  DEBUGOUT("\n=== SetTcxoMode SKIPPED ===\n");
  DEBUGOUT("Citation: Core1121-HF has externally-powered TCXO\n");
  DEBUGOUT("  The 32MHz TCXO is powered from module's 3.3V rail\n");
  DEBUGOUT("  NOT from LR1121's internal VTCXO regulator\n");
  DEBUGOUT("  SetTcxoMode is NOT needed - TCXO already running!\n");
  DEBUGOUT("  (Set LR1121_TCXO_EXTERNAL_POWER=0 to enable SetTcxoMode)\n");

  return LR1121_OK;
#else
  /***************************************************************************
   * INTERNALLY POWERED TCXO - Send SetTcxoMode command
   *
   * Citation: LR1121 Datasheet Section 11.2.5 "SetTcxoMode"
   *
   * For modules where TCXO is powered from LR1121's internal VTCXO
   * regulator, this command must be sent to enable the regulator and
   * configure the voltage.
   ***************************************************************************/
  uint8_t params[4];

  /* Voltage trim to actual voltage mapping (LR1121 User Manual Section 6.3.2)
   */
  static const char *voltage_names[] = {"1.6V", "1.7V", "1.8V", "2.2V",
                                        "2.4V", "2.7V", "3.0V", "3.3V"};
  const char *voltage_str = (LR1121_TCXO_VOLTAGE_TRIM <= 7)
                                ? voltage_names[LR1121_TCXO_VOLTAGE_TRIM]
                                : "INVALID";

  DEBUGOUT("\n=== Sending SetTcxoMode command ===\n");
  DEBUGOUT("Citation: LR1121 User Manual Section 6.3.2\n");
  DEBUGOUT("  Voltage Trim: 0x%02X (%s)\n", LR1121_TCXO_VOLTAGE_TRIM,
           voltage_str);
  DEBUGOUT("  Delay: 0x%06X (~50ms startup)\n", LR1121_TCXO_DELAY);

  /* Wait for BUSY LOW before sending command */
  DEBUGOUT("Waiting for BUSY LOW...");
  if (!lr1121_wait_busy()) {
    DEBUGOUT(" TIMEOUT!\n");
    return LR1121_ERROR_BUSY_TIMEOUT;
  }
  DEBUGOUT(" OK\n");

  /* Build parameter buffer:
   * [0] = Voltage trim (1 byte)
   * [1-3] = Delay in 30.52µs steps (3 bytes, MSB first)
   *
   * Citation: LR1121 User Manual Section 6.3.2 "SetTcxoMode"
   * Total command: [Opcode 2 bytes][Voltage 1 byte][Delay 3 bytes] = 6 bytes
   */
  uint32_t delay_value = LR1121_TCXO_DELAY; /* Force evaluation */
  params[0] = LR1121_TCXO_VOLTAGE_TRIM;
  params[1] = (uint8_t)((delay_value >> 16) & 0xFF); /* Delay MSB */
  params[2] = (uint8_t)((delay_value >> 8) & 0xFF);  /* Delay middle */
  params[3] = (uint8_t)(delay_value & 0xFF);         /* Delay LSB */

  /* DEBUG: Verify params array contents */
  DEBUGOUT("  params[0] (voltage) = 0x%02X\n", params[0]);
  DEBUGOUT("  params[1] (delay MSB) = 0x%02X\n", params[1]);
  DEBUGOUT("  params[2] (delay MID) = 0x%02X\n", params[2]);
  DEBUGOUT("  params[3] (delay LSB) = 0x%02X\n", params[3]);

  /* Send SetTcxoMode command */
  DEBUGOUT("Sending opcode 0x%04X...\n", LR1121_CMD_SET_TCXO_MODE);
  if (!lr1121_send_command_internal(LR1121_CMD_SET_TCXO_MODE, params,
                                    sizeof(params))) {
    DEBUGOUT("FAILED: SetTcxoMode command send failed!\n");
    return LR1121_ERROR_SPI_INIT;
  }

  /* Wait for command to complete (PLL to lock) */
  DEBUGOUT("Waiting for PLL lock (BUSY LOW)...");
  if (!lr1121_wait_busy()) {
    DEBUGOUT(" TIMEOUT!\n");
    return LR1121_ERROR_BUSY_TIMEOUT;
  }
  DEBUGOUT(" OK - TCXO configured, PLL locked\n");

  return LR1121_OK;
#endif
}

/*******************************************************************************
 * NEW: Hardware Verification Test
 *
 * This test should be run AFTER lr1121_reset() to verify GPIO connectivity
 * and LR1121 response. The LR1121 won't drive MISO correctly until it's been
 * properly reset.
 *
 * Citation: BRD2708A User Guide - mikroBUS Socket Pinout
 *   - GPIO_25 = SCK, GPIO_26 = MISO, GPIO_27 = MOSI
 *   - GPIO_28 = CS, GPIO_29 = BUSY (AN), GPIO_30 = RST
 ******************************************************************************/
void lr1121_hw_verification_test(void) {
#ifdef USE_SOFT_SPI
  DEBUGOUT("\n=== POST-RESET HARDWARE VERIFICATION TEST ===\n");
  DEBUGOUT("This test runs AFTER reset to verify LR1121 response.\n\n");

  /* Test BUSY pin - should be LOW after successful reset */
  DEBUGOUT("1. BUSY Pin Test (should be LOW after reset):\n");
  DEBUGOUT("   BUSY reads (10 samples, 100ms apart): ");
  int busy_high_count = 0;
  for (int i = 0; i < 10; i++) {
    int busy_val = HP_GPIO_READ(LR1121_PIN_BUSY);
    DEBUGOUT("%d", busy_val);
    if (busy_val)
      busy_high_count++;
    delay_ms(100);
  }
  DEBUGOUT("\n");
  DEBUGOUT("   BUSY HIGH count: %d/10 ", busy_high_count);
  if (busy_high_count == 0) {
    DEBUGOUT("(GOOD - LR1121 is ready)\n");
  } else if (busy_high_count == 10) {
    DEBUGOUT("(BAD - LR1121 stuck BUSY, may need power cycle)\n");
  } else {
    DEBUGOUT("(MIXED - LR1121 may be processing)\n");
  }

  /* Test MISO with CS asserted after reset */
  DEBUGOUT("\n2. MISO Test with CS Asserted:\n");
  HP_GPIO_SET_LOW(selected_nss_pin()); /* Assert CS */
  delay_ms(1);

  DEBUGOUT("   MISO reads with CS=LOW (10 samples, 50ms apart): ");
  int miso_high_count = 0;
  for (int i = 0; i < 10; i++) {
    int miso_val = HP_GPIO_READ(LR1121_PIN_MISO);
    DEBUGOUT("%d", miso_val);
    if (miso_val)
      miso_high_count++;
    delay_ms(50);
  }
  DEBUGOUT("\n");

  HP_GPIO_SET_HIGH(selected_nss_pin()); /* Deassert CS */

  DEBUGOUT("   MISO HIGH count: %d/10 ", miso_high_count);
  if (miso_high_count > 0 && miso_high_count < 10) {
    DEBUGOUT("(LR1121 is responding - GOOD)\n");
  } else if (miso_high_count == 0) {
    DEBUGOUT("(All LOW - LR1121 may not be connected or powered)\n");
  } else {
    DEBUGOUT("(All HIGH - MISO may have pull-up)\n");
  }

  /* Quick SPI test - send GetStatus command and check for non-zero response */
  DEBUGOUT("\n3. Quick SPI Response Test:\n");
  DEBUGOUT("   Sending GetStatus (0x0100) and reading response...\n");

  /* Wait for BUSY LOW */
  if (!lr1121_wait_busy()) {
    DEBUGOUT("   BUSY timeout - cannot test SPI\n");
    goto test_end;
  }

  /* Send GetStatus command (0x0100) */
  uint8_t cmd[2] = {0x01, 0x00};
  uint8_t rx[2];
  HP_GPIO_SET_LOW(selected_nss_pin());
  spi_transfer(cmd, rx, 2);
  HP_GPIO_SET_HIGH(selected_nss_pin());

  delay_ms(1); /* Wait for processing */

  /* Wait for BUSY LOW */
  if (!lr1121_wait_busy()) {
    DEBUGOUT("   BUSY timeout after command\n");
    goto test_end;
  }

  /* Read response */
  uint8_t nop[3] = {0x00, 0x00, 0x00};
  uint8_t resp[3];
  HP_GPIO_SET_LOW(selected_nss_pin());
  spi_transfer(nop, resp, 3);
  HP_GPIO_SET_HIGH(selected_nss_pin());

  DEBUGOUT("   Response: %02X %02X %02X\n", resp[0], resp[1], resp[2]);

  if (resp[0] == 0x00 && resp[1] == 0x00 && resp[2] == 0x00) {
    DEBUGOUT("   Result: All zeros - LR1121 NOT RESPONDING\n");
    DEBUGOUT("   Check: Physical connections, power supply, module presence\n");
  } else {
    DEBUGOUT("   Result: Non-zero response - LR1121 IS RESPONDING!\n");
    DEBUGOUT("   Status byte: 0x%02X\n", resp[1]);
  }

test_end:
  DEBUGOUT("\n=== End Post-Reset Hardware Verification ===\n\n");
#endif
}

/*******************************************************************************
 * NEW: GSPI Re-initialization
 *
 * Citation: siw917x-family-rm.pdf Section 20.5.6 GSPI_FIFO_THRLD
 *   - WFIFO_RESET (bit 8): Write FIFO Reset
 *   - RFIFO_RESET (bit 9): Read FIFO Reset
 *
 * This function resets the GSPI FIFOs and peripheral to clear any hung state
 * from prior failed SPI operations.
 ******************************************************************************/
void lr1121_reinit_spi(void) {
  DEBUGOUT("\n=== Re-initializing GSPI peripheral ===\n");
  DEBUGOUT("Citation: siw917x-family-rm.pdf Section 20\n");

  /* Reset both TX and RX FIFOs
   * Citation: siw917x-family-rm.pdf Section 20.5.6 GSPI_FIFO_THRLD
   */
  DEBUGOUT("Resetting GSPI FIFOs...\n");
  uint32_t fifo_thrld = GSPI_FIFO_THRLD_REG;
  GSPI_FIFO_THRLD_REG = fifo_thrld | (1UL << 9) | (1UL << 8);
  for (volatile int i = 0; i < 1000; i++) {
  }
  GSPI_FIFO_THRLD_REG = fifo_thrld;

  /* Clear any pending manual operations
   * Citation: siw917x-family-rm.pdf Section 20.5.3 GSPI_CONFIG1
   */
  DEBUGOUT("Clearing GSPI manual mode bits...\n");
  GSPI_CONFIG1_REG &= ~((1UL << 1) | (1UL << 2)); /* Clear GSPI_MANUAL_WR/RD */
  for (volatile int i = 0; i < 100; i++) {
  }

  /* Wait for GSPI not busy */
  uint32_t timeout = 10000;
  while ((GSPI_STATUS_REG & GSPI_STATUS_BUSY) && timeout > 0) {
    timeout--;
  }

  if (timeout == 0) {
    DEBUGOUT("WARNING: GSPI still busy after reset!\n");
  } else {
    DEBUGOUT("GSPI re-initialized successfully\n");
  }

  /* Ensure proper idle state for Soft SPI */
#ifdef USE_SOFT_SPI
  DEBUGOUT("Setting SPI idle state (Mode 0)...\n");
  HP_GPIO_SET_LOW(LR1121_PIN_SCK);  /* SCK idle LOW for Mode 0 */
  HP_GPIO_SET_LOW(LR1121_PIN_MOSI); /* MOSI idle LOW */
  HP_GPIO_SET_HIGH(LR1121_PIN_NSS); /* CS idle HIGH (deasserted) */
#endif

  DEBUGOUT("GSPI ready for communication\n\n");
}

/*******************************************************************************
 * GPIO Toggle Test for Multimeter Verification
 *
 * This test slowly toggles each SPI output pin so you can verify with a
 * multimeter that the SiWx917 is actually outputting voltage.
 *
 * Citation: ug590-brd2708a-user-guide.pdf Table 3.3 "mikroBUS Socket Pinout"
 *   - GPIO_25: SCK  (SPI Clock)      - mikroBUS pin 4 (SCK)
 *   - GPIO_26: MISO (SPI Data In)    - mikroBUS pin 5 (MISO) - INPUT
 *   - GPIO_27: MOSI (SPI Data Out)   - mikroBUS pin 6 (MOSI)
 *   - GPIO_28: CS   (Chip Select)    - mikroBUS pin 3 (CS)
 *   - GPIO_29: BUSY (Status Input)   - mikroBUS pin 15 (INT) - INPUT
 *   - GPIO_30: RST  (Reset Output)   - mikroBUS pin 16 (RST)
 ******************************************************************************/
void lr1121_gpio_toggle_test(uint32_t cycles) {
#ifdef USE_SOFT_SPI
  DEBUGOUT("\n");
  DEBUGOUT("=============================================================\n");
  DEBUGOUT("  GPIO TOGGLE TEST - Verify with Multimeter\n");
  DEBUGOUT("=============================================================\n");
  DEBUGOUT("\n");
  DEBUGOUT("This test toggles each SPI OUTPUT pin slowly so you can\n");
  DEBUGOUT("measure voltage with a multimeter.\n");
  DEBUGOUT("\n");
  DEBUGOUT("Expected readings when pin is HIGH: ~3.3V\n");
  DEBUGOUT("Expected readings when pin is LOW:  ~0V\n");
  DEBUGOUT("\n");
  DEBUGOUT("mikroBUS Socket Pin Mapping:\n");
  DEBUGOUT("  GPIO_25 (SCK)  = mikroBUS pin 4  (SCK)\n");
  DEBUGOUT("  GPIO_27 (MOSI) = mikroBUS pin 6  (MOSI)\n");
  DEBUGOUT("  GPIO_28 (CS)   = mikroBUS pin 3  (CS)\n");
  DEBUGOUT("  GPIO_30 (RST)  = mikroBUS pin 16 (RST)\n");
  DEBUGOUT("\n");
  DEBUGOUT("INPUT pins (read only, not toggled):\n");
  DEBUGOUT("  GPIO_26 (MISO) = mikroBUS pin 5  (MISO)\n");
  DEBUGOUT("  GPIO_29 (BUSY) = mikroBUS pin 15 (INT)\n");
  DEBUGOUT("\n");

  if (cycles == 0) {
    DEBUGOUT("Running in INFINITE loop - reset MCU to exit\n");
  } else {
    DEBUGOUT("Running %lu cycles per pin\n", (unsigned long)cycles);
  }
  DEBUGOUT("\n");

  /* Ensure GPIO configuration is correct */
  DEBUGOUT("Configuring GPIO pins...\n");

  /* Enable EGPIO clocks */
  CLK_ENABLE_SET_REG2 = EGPIO_PCLK_ENABLE_BIT;
  CLK_ENABLE_SET_REG3 = EGPIO_CLK_ENABLE_BIT;
  for (volatile int i = 0; i < 1000; i++) {
  }

  /* Take MCU control of GPIO_25-30 */
  MEM_GPIO_ACCESS_CTRL_SET = NWP_MCUHP_GPIO_CTRL2_BIT;
  for (volatile int i = 0; i < 100; i++) {
  }

  /* Set GPIO mode for all pins */
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_SCK) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_MISO) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_MOSI) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_NSS) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_BUSY) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_RST) &= ~(0xF << 2);

  /* Configure outputs */
  HP_GPIO_SET_OUTPUT(LR1121_PIN_SCK);
  HP_GPIO_SET_OUTPUT(LR1121_PIN_MOSI);
  HP_GPIO_SET_OUTPUT(LR1121_PIN_NSS);
  HP_GPIO_SET_OUTPUT(LR1121_PIN_RST);

  /* Configure inputs */
  HP_GPIO_SET_INPUT(LR1121_PIN_MISO);
  HP_GPIO_SET_INPUT(LR1121_PIN_BUSY);

  /* Enable receiver on input pins */
  PAD_CONFIG_REG(LR1121_PIN_MISO) |= (PADCONFIG_REN_BIT | PADCONFIG_SMT_BIT);
  PAD_CONFIG_REG(LR1121_PIN_BUSY) |= (PADCONFIG_REN_BIT | PADCONFIG_SMT_BIT);

  DEBUGOUT("GPIO pins configured\n\n");

  /* CRITICAL: Enable GPIO mode for GPIO_26-30 via HOST_PADS_GPIO_MODE
   * Citation: siw917x-family-rm.pdf Rev 1.2, Section 24.5.15, p.612
   * At reset, these bits are 0 (Host Interface / SDIO mode), NOT GPIO mode!
   */
  DEBUGOUT("Setting HOST_PADS_GPIO_MODE for GPIO_26-30...\n");
  DEBUGOUT("  MCR_GENERIC_CTRL_1 BEFORE: 0x%08lX\n",
           (unsigned long)MCR_GENERIC_CTRL_1_REG);
  MCR_GENERIC_CTRL_1_REG |= HOST_PADS_GPIO_MODE_ALL;
  for (volatile int i = 0; i < 100; i++) {
  }
  DEBUGOUT("  MCR_GENERIC_CTRL_1 AFTER:  0x%08lX\n",
           (unsigned long)MCR_GENERIC_CTRL_1_REG);
  DEBUGOUT("  HOST_PADS_GPIO_MODE bits[18:14] = 0x%lX (should be 0x1F)\n",
           (unsigned long)((MCR_GENERIC_CTRL_1_REG >> 14) & 0x1F));

  /* Match normal LR1121 init: 4mA drive, low slew for output pins. */
  DEBUGOUT("\nSetting PAD_CONFIG drive strength (4mA, low slew) for outputs...\n");
  configure_lr1121_output_pads_slow();

  /* Dump all GPIO configuration registers for debugging */
  DEBUGOUT("\n=== Complete GPIO Register Dump ===\n");

  DEBUGOUT("Register base addresses (verify these are correct!):\n");
  DEBUGOUT("  EGPIO_BASE           = 0x%08lX (expect 0x46130000)\n",
           (unsigned long)EGPIO_BASE);
  DEBUGOUT("  EGPIO_PORT1_BASE     = 0x%08lX (expect 0x46131040)\n",
           (unsigned long)EGPIO_PORT1_BASE);
  DEBUGOUT("  BIT_LOAD_REG(25) addr= 0x%08lX\n",
           (unsigned long)(EGPIO_BASE + 0x004 + (0x10 * 25)));
  DEBUGOUT("  BIT_LOAD_REG(27) addr= 0x%08lX\n",
           (unsigned long)(EGPIO_BASE + 0x004 + (0x10 * 27)));
  DEBUGOUT("  BIT_LOAD_REG(28) addr= 0x%08lX\n",
           (unsigned long)(EGPIO_BASE + 0x004 + (0x10 * 28)));
  DEBUGOUT("  BIT_LOAD_REG(30) addr= 0x%08lX\n",
           (unsigned long)(EGPIO_BASE + 0x004 + (0x10 * 30)));

  DEBUGOUT("\nClock registers:\n");
  DEBUGOUT("  CLK_ENABLE_SET_REG2 = 0x%08lX (bit21 EGPIO_PCLK)\n",
           (unsigned long)CLK_ENABLE_SET_REG2);
  DEBUGOUT("  CLK_ENABLE_SET_REG3 = 0x%08lX (bit16 EGPIO_CLK)\n",
           (unsigned long)CLK_ENABLE_SET_REG3);
  DEBUGOUT("\nControl registers:\n");
  DEBUGOUT("  MEM_GPIO_ACCESS_CTRL_SET = 0x%08lX (bit5 MCU ctrl)\n",
           (unsigned long)MEM_GPIO_ACCESS_CTRL_SET);
  DEBUGOUT("  MCR_GENERIC_CTRL_1_REG   = 0x%08lX (bits14-18 GPIO mode)\n",
           (unsigned long)MCR_GENERIC_CTRL_1_REG);
  DEBUGOUT("\nGPIO_CONFIG_REG (DIRECTION bit0: 0=out, 1=in; MODE bits5:2):\n");
  DEBUGOUT("  GPIO_25 (SCK):  0x%08lX (dir=%lu, mode=%lu)\n",
           (unsigned long)EGPIO_GPIO_CONFIG_REG(25),
           (unsigned long)(EGPIO_GPIO_CONFIG_REG(25) & 1),
           (unsigned long)((EGPIO_GPIO_CONFIG_REG(25) >> 2) & 0xF));
  DEBUGOUT("  GPIO_26 (MISO): 0x%08lX (dir=%lu, mode=%lu)\n",
           (unsigned long)EGPIO_GPIO_CONFIG_REG(26),
           (unsigned long)(EGPIO_GPIO_CONFIG_REG(26) & 1),
           (unsigned long)((EGPIO_GPIO_CONFIG_REG(26) >> 2) & 0xF));
  DEBUGOUT("  GPIO_27 (MOSI): 0x%08lX (dir=%lu, mode=%lu)\n",
           (unsigned long)EGPIO_GPIO_CONFIG_REG(27),
           (unsigned long)(EGPIO_GPIO_CONFIG_REG(27) & 1),
           (unsigned long)((EGPIO_GPIO_CONFIG_REG(27) >> 2) & 0xF));
  DEBUGOUT("  GPIO_28 (CS):   0x%08lX (dir=%lu, mode=%lu)\n",
           (unsigned long)EGPIO_GPIO_CONFIG_REG(28),
           (unsigned long)(EGPIO_GPIO_CONFIG_REG(28) & 1),
           (unsigned long)((EGPIO_GPIO_CONFIG_REG(28) >> 2) & 0xF));
  DEBUGOUT("  GPIO_29 (BUSY): 0x%08lX (dir=%lu, mode=%lu)\n",
           (unsigned long)EGPIO_GPIO_CONFIG_REG(29),
           (unsigned long)(EGPIO_GPIO_CONFIG_REG(29) & 1),
           (unsigned long)((EGPIO_GPIO_CONFIG_REG(29) >> 2) & 0xF));
  DEBUGOUT("  GPIO_30 (RST):  0x%08lX (dir=%lu, mode=%lu)\n",
           (unsigned long)EGPIO_GPIO_CONFIG_REG(30),
           (unsigned long)(EGPIO_GPIO_CONFIG_REG(30) & 1),
           (unsigned long)((EGPIO_GPIO_CONFIG_REG(30) >> 2) & 0xF));
  DEBUGOUT("\nPAD_CONFIG_REG (E bits1:0, POS bit2, SMT bit3, REN bit4, SR "
           "bit5, P bits7:6):\n");
  DEBUGOUT("  GPIO_25 (SCK):  0x%08lX (E=%lu, REN=%lu)\n",
           (unsigned long)PAD_CONFIG_REG(25),
           (unsigned long)(PAD_CONFIG_REG(25) & 0x3),
           (unsigned long)((PAD_CONFIG_REG(25) >> 4) & 1));
  DEBUGOUT("  GPIO_26 (MISO): 0x%08lX (E=%lu, REN=%lu)\n",
           (unsigned long)PAD_CONFIG_REG(26),
           (unsigned long)(PAD_CONFIG_REG(26) & 0x3),
           (unsigned long)((PAD_CONFIG_REG(26) >> 4) & 1));
  DEBUGOUT("  GPIO_27 (MOSI): 0x%08lX (E=%lu, REN=%lu)\n",
           (unsigned long)PAD_CONFIG_REG(27),
           (unsigned long)(PAD_CONFIG_REG(27) & 0x3),
           (unsigned long)((PAD_CONFIG_REG(27) >> 4) & 1));
  DEBUGOUT("  GPIO_28 (CS):   0x%08lX (E=%lu, REN=%lu)\n",
           (unsigned long)PAD_CONFIG_REG(28),
           (unsigned long)(PAD_CONFIG_REG(28) & 0x3),
           (unsigned long)((PAD_CONFIG_REG(28) >> 4) & 1));
  DEBUGOUT("  GPIO_29 (BUSY): 0x%08lX (E=%lu, REN=%lu)\n",
           (unsigned long)PAD_CONFIG_REG(29),
           (unsigned long)(PAD_CONFIG_REG(29) & 0x3),
           (unsigned long)((PAD_CONFIG_REG(29) >> 4) & 1));
  DEBUGOUT("  GPIO_30 (RST):  0x%08lX (E=%lu, REN=%lu)\n",
           (unsigned long)PAD_CONFIG_REG(30),
           (unsigned long)(PAD_CONFIG_REG(30) & 0x3),
           (unsigned long)((PAD_CONFIG_REG(30) >> 4) & 1));
  DEBUGOUT("=== End Register Dump ===\n\n");

  /* Start toggle test */
  uint32_t cycle_count = 0;

  while (cycles == 0 || cycle_count < cycles) {
    cycle_count++;

    DEBUGOUT("=== Cycle %lu ===\n", (unsigned long)cycle_count);

    /* Read and display input pins */
    DEBUGOUT("INPUT pins: MISO(26)=%lu  BUSY(29)=%lu\n",
             (unsigned long)HP_GPIO_READ(LR1121_PIN_MISO),
             (unsigned long)HP_GPIO_READ(LR1121_PIN_BUSY));

    /* Test GPIO_25 (SCK) */
    DEBUGOUT("\nGPIO_25 (SCK) -> HIGH (expect ~3.3V on mikroBUS pin 4)\n");
    HP_GPIO_SET_HIGH(LR1121_PIN_SCK);
    DEBUGOUT("  BIT_LOAD_REG(25) readback = %lu (expect 1)\n",
             (unsigned long)HP_GPIO_READ(LR1121_PIN_SCK));
    delay_ms(500);

    DEBUGOUT("GPIO_25 (SCK) -> LOW (expect ~0V on mikroBUS pin 4)\n");
    HP_GPIO_SET_LOW(LR1121_PIN_SCK);
    DEBUGOUT("  BIT_LOAD_REG(25) readback = %lu (expect 0)\n",
             (unsigned long)HP_GPIO_READ(LR1121_PIN_SCK));
    delay_ms(500);

    /* Test GPIO_27 (MOSI) */
    DEBUGOUT("\nGPIO_27 (MOSI) -> HIGH (expect ~3.3V on mikroBUS pin 6)\n");
    HP_GPIO_SET_HIGH(LR1121_PIN_MOSI);
    DEBUGOUT("  BIT_LOAD_REG(27) readback = %lu (expect 1)\n",
             (unsigned long)HP_GPIO_READ(LR1121_PIN_MOSI));
    delay_ms(500);

    DEBUGOUT("GPIO_27 (MOSI) -> LOW (expect ~0V on mikroBUS pin 6)\n");
    HP_GPIO_SET_LOW(LR1121_PIN_MOSI);
    DEBUGOUT("  BIT_LOAD_REG(27) readback = %lu (expect 0)\n",
             (unsigned long)HP_GPIO_READ(LR1121_PIN_MOSI));
    delay_ms(500);

    /* Test GPIO_28 (CS) */
    DEBUGOUT("\nGPIO_28 (CS) -> HIGH (expect ~3.3V on mikroBUS pin 3)\n");
    HP_GPIO_SET_HIGH(selected_nss_pin());
    DEBUGOUT("  BIT_LOAD_REG(28) readback = %lu (expect 1)\n",
             (unsigned long)HP_GPIO_READ(LR1121_PIN_NSS));
    delay_ms(500);

    DEBUGOUT("GPIO_28 (CS) -> LOW (expect ~0V on mikroBUS pin 3)\n");
    HP_GPIO_SET_LOW(selected_nss_pin());
    DEBUGOUT("  BIT_LOAD_REG(28) readback = %lu (expect 0)\n",
             (unsigned long)HP_GPIO_READ(LR1121_PIN_NSS));
    delay_ms(500);

    /* Test GPIO_30 (RST) */
    DEBUGOUT("\nGPIO_30 (RST) -> HIGH (expect ~3.3V on mikroBUS pin 16)\n");
    HP_GPIO_SET_HIGH(LR1121_PIN_RST);
    DEBUGOUT("  BIT_LOAD_REG(30) readback = %lu (expect 1)\n",
             (unsigned long)HP_GPIO_READ(LR1121_PIN_RST));
    delay_ms(500);

    DEBUGOUT("GPIO_30 (RST) -> LOW (expect ~0V on mikroBUS pin 16)\n");
    HP_GPIO_SET_LOW(LR1121_PIN_RST);
    DEBUGOUT("  BIT_LOAD_REG(30) readback = %lu (expect 0)\n",
             (unsigned long)HP_GPIO_READ(LR1121_PIN_RST));
    delay_ms(500);

    /* Re-read input pins */
    DEBUGOUT("\nINPUT pins after toggle: MISO(26)=%lu  BUSY(29)=%lu\n",
             (unsigned long)HP_GPIO_READ(LR1121_PIN_MISO),
             (unsigned long)HP_GPIO_READ(LR1121_PIN_BUSY));

    DEBUGOUT("\n--- End Cycle %lu ---\n\n", (unsigned long)cycle_count);

    /* Small delay between cycles */
    delay_ms(1000);
  }

  /* Restore idle state */
  DEBUGOUT("Test complete. Restoring idle state...\n");
  HP_GPIO_SET_LOW(LR1121_PIN_SCK);
  HP_GPIO_SET_LOW(LR1121_PIN_MOSI);
  HP_GPIO_SET_HIGH(selected_nss_pin());
  HP_GPIO_SET_HIGH(LR1121_PIN_RST);

  DEBUGOUT("Idle state: SCK=LOW, MOSI=LOW, CS=HIGH, RST=HIGH\n");
  DEBUGOUT("\n=== GPIO Toggle Test Complete ===\n\n");

#else
  DEBUGOUT("GPIO Toggle Test requires USE_SOFT_SPI to be defined\n");
  (void)cycles;
#endif
}

/*******************************************************************************
 * Additional Public Functions for Standalone Test Suite
 ******************************************************************************/

/**
 * @brief Wait for BUSY pin to go LOW with configurable timeout
 */
bool lr1121_wait_busy_timeout(uint32_t timeout_ms) {
  uint32_t timeout_count =
      timeout_ms * 10; /* 10 iterations per ms approximately */

  while (timeout_count > 0) {
    if (read_busy_pin() == 0) {
      return true;
    }
    delay_us(100);
    timeout_count--;
  }

  return false;
}

bool lr1121_wait_busy_fast(uint32_t max_iterations) {
  const uint32_t original_iterations = max_iterations;
  while (max_iterations-- > 0U) {
    if (read_busy_pin() == 0) {
      const uint32_t used_iterations = original_iterations - max_iterations - 1U;
      lr1121_busy_fast_record(used_iterations, true);
      return true;
    }
    __asm volatile("nop");
  }

  const bool ready = read_busy_pin() == 0;
  lr1121_busy_fast_record(original_iterations, ready);
  return ready;
}

bool lr1121_wait_busy_fast_us(uint32_t timeout_us) {
  const uint32_t start_us = micros();
  uint32_t iterations = 0;

  while ((uint32_t)(micros() - start_us) <= timeout_us) {
    if (read_busy_pin() == 0) {
      lr1121_busy_fast_record(iterations, true);
      return true;
    }
    iterations++;
    __asm volatile("nop");
  }

  const bool ready = read_busy_pin() == 0;
  lr1121_busy_fast_record(iterations, ready);
  return ready;
}

uint32_t lr1121_get_raw_gspi_max_us(void) {
  return lr1121_raw_gspi_max_us;
}

uint32_t lr1121_get_raw_gspi_count(void) {
  return lr1121_raw_gspi_count;
}

uint32_t lr1121_get_raw_gspi_fail_count(void) {
  return lr1121_raw_gspi_fail_count;
}

uint32_t lr1121_get_busy_fast_max_iterations(void) {
  return lr1121_busy_fast_max_iterations;
}

uint32_t lr1121_get_busy_fast_fail_count(void) {
  return lr1121_busy_fast_fail_count;
}

/**
 * @brief Wrapper to make lr1121_send_command public
 * Note: The static version is used internally, this wraps it for external use
 */
bool lr1121_send_command_pub(uint16_t opcode, const uint8_t *params,
                             uint16_t param_len) {
  enum { LR1121_COMMAND_BUFFER_MAX = 512 };
  static uint8_t tx_buf[LR1121_COMMAND_BUFFER_MAX];
  static uint8_t rx_buf[LR1121_COMMAND_BUFFER_MAX];
  uint16_t total_len = 2 + param_len;

  if (total_len > sizeof(tx_buf)) {
    return false;
  }

  tx_buf[0] = (opcode >> 8) & 0xFF;
  tx_buf[1] = opcode & 0xFF;

  if (params != NULL && param_len > 0) {
    memcpy(&tx_buf[2], params, param_len);
  }

  cs_assert();
  bool result = spi_transfer(tx_buf, rx_buf, total_len);
  cs_deassert();

  return result;
}

/* Alias for external linkage */
bool lr1121_send_command(uint16_t opcode, const uint8_t *params,
                         uint16_t param_len) {
  return lr1121_send_command_pub(opcode, params, param_len);
}

/**
 * @brief Wrapper to make lr1121_read_response public
 */
bool lr1121_read_response(uint8_t *response, uint16_t response_len) {
  enum { LR1121_RESPONSE_BUFFER_MAX = 512 };
  static uint8_t tx_buf[LR1121_RESPONSE_BUFFER_MAX];

  if (response_len > sizeof(tx_buf)) {
    return false;
  }

  memset(tx_buf, 0x00, response_len);
  memset(response, 0xBB,
         response_len); /* Pre-fill to detect if SPI writes anything */

  cs_assert();
  bool result = spi_transfer(tx_buf, response, response_len);
  cs_deassert();

  /* NOTE: Debug hex dump removed - caused SPI failures by adding
   * massive printf delays when hwTimer ISR was running
   * (Gemini 3.1 debugging artifact).
   */

  return result;
}

static bool soft_spi_transfer_with_cs(const uint8_t *tx_data, uint8_t *rx_data,
                                      uint16_t length) {
  if (length == 0) {
    return true;
  }

  const uint32_t cfg_sck = EGPIO_GPIO_CONFIG_REG(LR1121_PIN_SCK);
  const uint32_t cfg_miso = EGPIO_GPIO_CONFIG_REG(LR1121_PIN_MISO);
  const uint32_t cfg_mosi = EGPIO_GPIO_CONFIG_REG(LR1121_PIN_MOSI);
  const uint8_t nss_pin = selected_nss_pin();
  const uint32_t cfg_nss = EGPIO_GPIO_CONFIG_REG(nss_pin);

  // Temporarily take the SPI pins out of peripheral mode for a pure GPIO
  // transaction. Restore the SDK/GSPI pin config before returning.
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_SCK) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_MISO) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_MOSI) &= ~(0xF << 2);
  EGPIO_GPIO_CONFIG_REG(nss_pin) &= ~(0xF << 2);

  HP_GPIO_SET_OUTPUT(LR1121_PIN_SCK);
  HP_GPIO_SET_OUTPUT(LR1121_PIN_MOSI);
  HP_GPIO_SET_OUTPUT(nss_pin);
  HP_GPIO_SET_INPUT(LR1121_PIN_MISO);

  HP_GPIO_SET_LOW(LR1121_PIN_SCK);
  HP_GPIO_SET_LOW(LR1121_PIN_MOSI);

  HP_GPIO_SET_LOW(selected_nss_pin());
  for (volatile int d = 0; d < 100; d++) {
  }

  for (uint16_t i = 0; i < length; i++) {
    const uint8_t tx_byte = (tx_data != NULL) ? tx_data[i] : 0x00U;
    uint8_t rx_byte = 0;

    for (int bit = 7; bit >= 0; bit--) {
      if ((tx_byte >> bit) & 0x01U) {
        HP_GPIO_SET_HIGH(LR1121_PIN_MOSI);
      } else {
        HP_GPIO_SET_LOW(LR1121_PIN_MOSI);
      }
      for (volatile int d = 0; d < LR1121_SOFT_SPI_EDGE_DELAY_LOOPS; d++) {
      }

      HP_GPIO_SET_HIGH(LR1121_PIN_SCK);
      for (volatile int d = 0; d < LR1121_SOFT_SPI_EDGE_DELAY_LOOPS; d++) {
      }
      if (HP_GPIO_READ(LR1121_PIN_MISO)) {
        rx_byte |= (uint8_t)(1U << bit);
      }

      for (volatile int d = 0; d < LR1121_SOFT_SPI_EDGE_DELAY_LOOPS; d++) {
      }
      HP_GPIO_SET_LOW(LR1121_PIN_SCK);
      for (volatile int d = 0; d < LR1121_SOFT_SPI_EDGE_DELAY_LOOPS; d++) {
      }
    }

    if (rx_data != NULL) {
      rx_data[i] = rx_byte;
    }
  }

  for (volatile int d = 0; d < 100; d++) {
  }
  HP_GPIO_SET_HIGH(selected_nss_pin());
  for (volatile int d = 0; d < 100; d++) {
  }

  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_SCK) = cfg_sck;
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_MISO) = cfg_miso;
  EGPIO_GPIO_CONFIG_REG(LR1121_PIN_MOSI) = cfg_mosi;
  EGPIO_GPIO_CONFIG_REG(nss_pin) = cfg_nss;

  return true;
}

bool lr1121_read_response_soft(uint8_t *response, uint16_t response_len) {
  if (response == NULL) {
    return false;
  }

  enum { LR1121_SOFT_RESPONSE_MAX = 64 };
  static uint8_t soft_response[LR1121_SOFT_RESPONSE_MAX];

  if (response_len > sizeof(soft_response)) {
    return false;
  }

  memset(soft_response, 0xBB, response_len);
  const bool ok = soft_spi_transfer_with_cs(NULL, soft_response, response_len);
  if (!ok) {
    return false;
  }

  memcpy(response, soft_response, response_len);
  return true;
}

__attribute__((unused)) static bool
lr1121_send_command_polled(uint16_t opcode, const uint8_t *params,
                           uint16_t param_len) {
  enum { LR1121_COMMAND_BUFFER_MAX = 512 };
  static uint8_t tx_buf[LR1121_COMMAND_BUFFER_MAX];
  static uint8_t rx_buf[LR1121_COMMAND_BUFFER_MAX];
  const uint16_t total_len = 2 + param_len;

  if (total_len > sizeof(tx_buf)) {
    return false;
  }

  tx_buf[0] = (uint8_t)((opcode >> 8) & 0xFF);
  tx_buf[1] = (uint8_t)(opcode & 0xFF);
  if (params != NULL && param_len > 0) {
    memcpy(&tx_buf[2], params, param_len);
  }

#if LR1121_DIAG_GET_PACKET_VERBOSE
  DEBUGOUT("[GP] cmd 0x%04X begin\n", opcode);
#endif
  cs_assert();
  const bool result = spi_transfer_polled(tx_buf, rx_buf, total_len);
  cs_deassert();
#if LR1121_DIAG_GET_PACKET_VERBOSE
  DEBUGOUT("[GP] cmd 0x%04X end ok=%u\n", opcode, result ? 1U : 0U);
#endif

  return result;
}

bool lr1121_send_command_polled_pub(uint16_t opcode, const uint8_t *params,
                                    uint16_t param_len) {
  return lr1121_send_command_polled(opcode, params, param_len);
}

__attribute__((unused)) static bool
lr1121_send_command_raw_gspi(uint16_t opcode, const uint8_t *params,
                             uint16_t param_len) {
  enum { LR1121_COMMAND_BUFFER_MAX = 64 };
  uint8_t tx_buf[LR1121_COMMAND_BUFFER_MAX];
  const uint16_t total_len = 2 + param_len;

  if (total_len > sizeof(tx_buf)) {
    return false;
  }

  tx_buf[0] = (uint8_t)((opcode >> 8) & 0xFF);
  tx_buf[1] = (uint8_t)(opcode & 0xFF);
  if (params != NULL && param_len > 0) {
    memcpy(&tx_buf[2], params, param_len);
  }

  cs_assert();
  const bool result = spi_transfer_raw_gspi(tx_buf, NULL, total_len);
  cs_deassert();
  return result;
}

bool lr1121_send_command_raw_pub(uint16_t opcode, const uint8_t *params,
                                 uint16_t param_len) {
  return lr1121_send_command_raw_gspi(opcode, params, param_len);
}

__attribute__((unused)) static bool
lr1121_send_command_soft(uint16_t opcode, const uint8_t *params,
                         uint16_t param_len) {
  enum { LR1121_COMMAND_BUFFER_MAX = 512 };
  static uint8_t tx_buf[LR1121_COMMAND_BUFFER_MAX];
  const uint16_t total_len = 2 + param_len;

  if (total_len > sizeof(tx_buf)) {
    return false;
  }

  tx_buf[0] = (uint8_t)((opcode >> 8) & 0xFF);
  tx_buf[1] = (uint8_t)(opcode & 0xFF);
  if (params != NULL && param_len > 0) {
    memcpy(&tx_buf[2], params, param_len);
  }

  return soft_spi_transfer_with_cs(tx_buf, NULL, total_len);
}

__attribute__((unused)) static bool
lr1121_read_response_polled(uint8_t *response, uint16_t response_len) {
  enum { LR1121_RESPONSE_BUFFER_MAX = 512 };
  static uint8_t tx_buf[LR1121_RESPONSE_BUFFER_MAX];

  if (response == NULL || response_len > sizeof(tx_buf)) {
    return false;
  }

  memset(tx_buf, 0x00, response_len);
  memset(response, 0xBB, response_len);

#if LR1121_DIAG_GET_PACKET_VERBOSE
  DEBUGOUT("[GP] resp-polled begin len=%u\n", response_len);
#endif
  cs_assert();
  const bool result = spi_transfer_polled(tx_buf, response, response_len);
  cs_deassert();
#if LR1121_DIAG_GET_PACKET_VERBOSE
  DEBUGOUT("[GP] resp-polled end ok=%u b0=%02X b1=%02X\n", result ? 1U : 0U,
           response_len > 0 ? response[0] : 0U,
           response_len > 1 ? response[1] : 0U);
#endif

  return result;
}

__attribute__((unused)) static bool
lr1121_read_response_raw_gspi(uint8_t *response, uint16_t response_len) {
  if (response == NULL) {
    return false;
  }

  memset(response, 0xBB, response_len);
  cs_assert();
  const bool result = spi_transfer_raw_gspi(NULL, response, response_len);
  cs_deassert();
  return result;
}

bool lr1121_elrs_get_packet(uint8_t *response, uint16_t response_len,
                            bool use_soft_response) {
  if (response == NULL || response_len == 0) {
    return false;
  }

#if SIW917_ELRS_FAST_GET_PACKET && SIW917_ELRS_RAW_GSPI_GET_PACKET
  if (!use_soft_response && lr1121_send_command_fast(0x0700, NULL, 0)) {
    return lr1121_read_response_fast(response, response_len);
  }
#if SIW917_ELRS_STRICT_BARE_METAL_HOTPATH
  if (!use_soft_response) {
    return false;
  }
#endif
#endif

  /*
   * Use the ELRS GET_PACKET command. The soft response path is kept as a debug
   * fallback, but the normal RX hot path should use polled hardware GSPI so a
   * packet read does not consume multiple milliseconds bit-banging GPIO.
   */
  if (!lr1121_wait_busy_timeout(100)) {
    return false;
  }

#if LR1121_GET_PACKET_SPI_BACKEND == 1
  (void)use_soft_response;
  const bool command_ok = lr1121_send_command_soft(0x0700, NULL, 0);
#elif LR1121_GET_PACKET_SPI_BACKEND == 2
  (void)use_soft_response;
  const bool command_ok = lr1121_send_command_polled(0x0700, NULL, 0);
#elif LR1121_GET_PACKET_SPI_BACKEND == 3
  (void)use_soft_response;
  const bool command_ok = lr1121_send_command_raw_gspi(0x0700, NULL, 0);
#else
  (void)use_soft_response;
  const bool command_ok = lr1121_send_command_pub(0x0700, NULL, 0);
#endif

  if (!command_ok) {
    return false;
  }

  if (!lr1121_wait_busy_timeout(100)) {
    return false;
  }

#if LR1121_GET_PACKET_SPI_BACKEND == 1
  return lr1121_read_response_soft(response, response_len);
#elif LR1121_GET_PACKET_SPI_BACKEND == 2
  return lr1121_read_response_polled(response, response_len);
#elif LR1121_GET_PACKET_SPI_BACKEND == 3
  return lr1121_read_response_raw_gspi(response, response_len);
#else
  return lr1121_read_response(response, response_len);
#endif
}

bool lr1121_elrs_set_freq_set_rx(uint32_t freq_hz, bool use_soft_command) {
  const uint8_t params[7] = {
      (uint8_t)(freq_hz >> 24),
      (uint8_t)(freq_hz >> 16),
      (uint8_t)(freq_hz >> 8),
      (uint8_t)freq_hz,
      0xFF,
      0xFF,
      0xFF,
  };

  if (!lr1121_wait_busy_timeout(100)) {
    return false;
  }

  const bool command_ok =
#if LR1121_SET_FREQ_RX_SPI_BACKEND == 1
      lr1121_send_command_soft(0x0701, params, sizeof(params));
#elif LR1121_SET_FREQ_RX_SPI_BACKEND == 2
      lr1121_send_command_polled(0x0701, params, sizeof(params));
#elif LR1121_SET_FREQ_RX_SPI_BACKEND == 3
      lr1121_send_command_raw_gspi(0x0701, params, sizeof(params));
#else
      use_soft_command ? lr1121_send_command_soft(0x0701, params, sizeof(params))
                       : lr1121_send_command(0x0701, params, sizeof(params));
#endif
#if LR1121_SET_FREQ_RX_SPI_BACKEND != 0
  (void)use_soft_command;
#endif
  if (!command_ok) {
    return false;
  }

  return lr1121_wait_busy_timeout(100);
}

/**
 * @brief Get LR1121 status bytes
 *
 * Citation: LR1121 User Manual Section 2.1 (GetStatus)
 * GetStatus returns status in the response bytes during command phase.
 */
bool lr1121_get_status(uint8_t *stat1, uint8_t *stat2, uint8_t *irq_status) {
  uint8_t tx_buf[4] = {0x01, 0x00, 0x00, 0x00}; /* GetStatus opcode + 2 NOP */
  uint8_t rx_buf[4];

  if (!lr1121_wait_busy_timeout(100)) {
    return false;
  }

  cs_assert();
  bool result = spi_transfer(tx_buf, rx_buf, 4);
  cs_deassert();

  if (result) {
    /*
     * GetStatus is an immediate-response command. The first returned byte is
     * stat1, not a dummy. This matches the TCXO init check, which sees raw
     * bytes like [04 05 ...] and decodes stat2 from byte 1.
     */
    if (stat1)
      *stat1 = rx_buf[0];
    if (stat2)
      *stat2 = rx_buf[1];
    if (irq_status)
      *irq_status = rx_buf[2];
  }

  return result;
}

/* Note: lr1121_wait_busy(void) is defined earlier in this file for internal
 * use. Use lr1121_wait_busy_timeout() for external calls that need configurable
 * timeout. */

/*******************************************************************************
 * Public Raw SPI Functions for Single-Phase Commands
 *
 * These wrapper functions expose the internal static SPI functions for
 * commands like GetTemperature (0x011A) and GetRandomNumber (0x0120) that
 * require single-phase SPI transactions where the response is returned
 * DURING the command transaction, not in a separate Phase 2 NOP read.
 *
 * Citation: LR1121 User Manual - Instant commands return data during the
 * command phase itself (opcode + NOPs in a single CS assertion).
 ******************************************************************************/

/**
 * @brief Public wrapper: Assert CS (drive LOW) for SPI transaction
 *
 * Citation: LR1121 Datasheet Section 3 "SPI Interface"
 * NSS must be driven LOW to select the LR1121 for SPI communication.
 */
void lr1121_cs_assert(void) { cs_assert(); }

/**
 * @brief Public wrapper: Deassert CS (drive HIGH) after SPI transaction
 *
 * Citation: LR1121 Datasheet Section 3 "SPI Interface"
 * NSS rising edge triggers command processing in the LR1121.
 */
void lr1121_cs_deassert(void) { cs_deassert(); }

/**
 * @brief Public wrapper: Raw SPI transfer (full-duplex)
 *
 * Performs a full-duplex SPI transfer without CS control.
 * Caller must handle CS assertion/deassertion using lr1121_cs_assert()
 * and lr1121_cs_deassert().
 *
 * Citation: siw917x-family-rm.pdf Section 20 "Generic SPI Primary (GSPI)"
 * Full-duplex mode transfers data in both directions simultaneously.
 *
 * @param tx_data Data to transmit (can be NULL for receive-only)
 * @param rx_data Buffer for received data (can be NULL for transmit-only)
 * @param length Number of bytes to transfer
 * @return true on success, false on error
 */
bool lr1121_spi_transfer(const uint8_t *tx_data, uint8_t *rx_data,
                         uint16_t length) {
  return spi_transfer(tx_data, rx_data, length);
}

bool lr1121_spi_transfer_polled(const uint8_t *tx_data, uint8_t *rx_data,
                                uint16_t length) {
  return spi_transfer_polled(tx_data, rx_data, length);
}

bool lr1121_spi_transfer_raw(const uint8_t *tx_data, uint8_t *rx_data,
                             uint16_t length) {
  return spi_transfer_raw_gspi(tx_data, rx_data, length);
}

/*******************************************************************************
 * FIRMWARE UPDATE SUPPORT
 *
 * Citation: ExpressLRS LR1121.cpp - Firmware update implementation
 ******************************************************************************/

/* Additional bootloader opcodes needed for firmware update */
#define LR11XX_SYSTEM_REBOOT_OC 0x0118 /* Reboot command */

/* Firmware update state structure */
typedef struct {
  uint32_t expected_size; /**< Expected firmware size from X-FileSize header */
  uint32_t total_size;    /**< Total bytes written to flash */
  uint32_t left_over;     /**< Bytes remaining in buffer (< 256) */
  uint8_t buffer[256];    /**< Write buffer (256 bytes per flash write) */
  bool in_progress;       /**< Update is in progress */
} lr1121_update_state_t;

/* Static update state (single update at a time) */
static lr1121_update_state_t lr1121_update_state = {0};

/**
 * @brief Write buffered data to LR1121 flash (internal helper)
 */
static bool lr1121_write_flash_chunk(const uint8_t *data, uint32_t data_size) {
  static uint8_t packet[262]; /* 2B opcode + 4B address + 256B data */
  uint32_t write_size;
  uint32_t flash_address = lr1121_update_state.total_size;

  /* Build command header */
  packet[0] = (uint8_t)(LR1121_OPCODE_BL_WRITE_FLASH >> 8);   /* 0x80 */
  packet[1] = (uint8_t)(LR1121_OPCODE_BL_WRITE_FLASH & 0xFF); /* 0x03 */
  packet[2] = (uint8_t)(flash_address >> 24);                 /* Address MSB */
  packet[3] = (uint8_t)(flash_address >> 16);
  packet[4] = (uint8_t)(flash_address >> 8);
  packet[5] = (uint8_t)(flash_address); /* Address LSB */

  /* Calculate write size */
  write_size = lr1121_update_state.left_over;
  if (data != NULL) {
    memcpy(lr1121_update_state.buffer + lr1121_update_state.left_over, data,
           data_size);
    write_size += data_size;
  }

  /* Copy buffer to packet */
  memcpy(&packet[6], lr1121_update_state.buffer, write_size);

  DEBUGOUT("LR1121 OTA: Write 0x%08lX (%lu bytes)\n",
           (unsigned long)flash_address, (unsigned long)write_size);

  /* Wait for BUSY LOW before sending */
  if (!lr1121_wait_busy_timeout(1000)) {
    DEBUGOUT("LR1121 OTA: ERROR - BUSY timeout before flash write\n");
    return false;
  }

  /* Send write command */
  cs_assert();
  bool spi_ok = spi_transfer(packet, NULL, 6 + write_size);
  cs_deassert();

  if (!spi_ok) {
    DEBUGOUT("LR1121 OTA: ERROR - SPI transfer failed\n");
    return false;
  }

  /* Wait for flash write to complete */
  if (!lr1121_wait_busy_timeout(5000)) {
    DEBUGOUT("LR1121 OTA: ERROR - BUSY timeout after flash write\n");
    return false;
  }

  /* Update state */
  lr1121_update_state.total_size += write_size;
  lr1121_update_state.left_over = 0;

  return true;
}

/**
 * @brief Get LR1121 firmware version using specified command opcode
 */
bool lr1121_get_firmware_version(lr1121_firmware_version_t *version,
                                 uint16_t opcode) {
  uint8_t response[5]; /* stat1 + HW + Type + VerMSB + VerLSB */

  if (version == NULL) {
    return false;
  }

  /* Phase 1: Send GetVersion command */
  if (!lr1121_wait_busy_timeout(100)) {
    DEBUGOUT("LR1121 OTA: BUSY timeout before GetVersion\n");
    return false;
  }

  if (!lr1121_send_command(opcode, NULL, 0)) {
    DEBUGOUT("LR1121 OTA: Failed to send GetVersion command\n");
    return false;
  }

  /* Phase 2: Wait for command processing and read response */
  if (!lr1121_wait_busy_timeout(100)) {
    DEBUGOUT("LR1121 OTA: BUSY timeout after GetVersion\n");
    return false;
  }

  if (!lr1121_read_response(response, 5)) {
    DEBUGOUT("LR1121 OTA: Failed to read GetVersion response\n");
    return false;
  }

  /* Parse response: [stat1][HW][Type][VerMSB][VerLSB] */
  version->hardware = response[1];
  version->type = response[2];
  version->version = (uint16_t)((response[3] << 8) | response[4]);

  DEBUGOUT("LR1121 OTA: Version HW=0x%02X Type=0x%02X FW=0x%04X\n",
           version->hardware, version->type, version->version);

  return true;
}

/**
 * @brief Begin LR1121 firmware update
 */
int lr1121_begin_update(uint32_t expected_size) {
  lr1121_firmware_version_t version;
  uint8_t mode;

  DEBUGOUT("\n=== LR1121 OTA: Beginning firmware update ===\n");
  DEBUGOUT("LR1121 OTA: Expected size: %lu bytes\n",
           (unsigned long)expected_size);

  /* Initialize update state */
  memset(&lr1121_update_state, 0, sizeof(lr1121_update_state));
  lr1121_update_state.expected_size = expected_size;
  lr1121_update_state.in_progress = true;

  /* Step 1: Reboot LR1121 to bootloader mode */
  DEBUGOUT("LR1121 OTA: Rebooting to bootloader mode...\n");
  mode = 3; /* Bootloader mode */
  if (!lr1121_send_command(LR11XX_SYSTEM_REBOOT_OC, &mode, 1)) {
    DEBUGOUT("LR1121 OTA: Failed to send reboot command\n");
    lr1121_update_state.in_progress = false;
    return -1;
  }

  /* Wait for reboot to complete */
  if (!lr1121_wait_busy_timeout(1000)) {
    DEBUGOUT("LR1121 OTA: Timeout waiting for bootloader\n");
    lr1121_update_state.in_progress = false;
    return -1;
  }

  /* Step 2: Verify we're in bootloader mode */
  DEBUGOUT("LR1121 OTA: Verifying bootloader mode...\n");
  if (!lr1121_get_firmware_version(&version, LR1121_OPCODE_BL_GET_VERSION)) {
    DEBUGOUT("LR1121 OTA: Failed to get bootloader version\n");
    lr1121_update_state.in_progress = false;
    return -1;
  }

  if (version.type != 0xDF) {
    DEBUGOUT("LR1121 OTA: Not in bootloader! type=0x%02X (expected 0xDF)\n",
             version.type);
    lr1121_update_state.in_progress = false;
    return -1;
  }
  DEBUGOUT("LR1121 OTA: Bootloader confirmed (type=0xDF)\n");

  /* Step 3: Erase flash */
  DEBUGOUT("LR1121 OTA: Erasing flash (this takes ~3 seconds)...\n");

  const uint8_t erase_tx[2] = {
      (uint8_t)(LR1121_OPCODE_BL_ERASE_FLASH >> 8),
      (uint8_t)(LR1121_OPCODE_BL_ERASE_FLASH & 0xFF)};
  DEBUGOUT("LR1121 OTA: Sending erase opcode 0x%04X\n",
           LR1121_OPCODE_BL_ERASE_FLASH);
  cs_assert();
  bool result = spi_transfer(erase_tx, NULL, 2);
  cs_deassert();

  if (!result) {
    DEBUGOUT("LR1121 OTA: Failed to send erase command\n");
    lr1121_update_state.in_progress = false;
    return -1;
  }

  /* Wait for erase to complete with polling */
  uint32_t elapsed_ms = 0;
  while (elapsed_ms < 10000) {
    int busy = read_busy_pin();
    if (busy == 0) {
      DEBUGOUT("LR1121 OTA: Erase complete after %lu ms\n",
               (unsigned long)elapsed_ms);
      break;
    }
    delay_ms(100);
    elapsed_ms += 100;
  }

  if (elapsed_ms >= 10000) {
    DEBUGOUT("LR1121 OTA: TIMEOUT waiting for flash erase!\n");
    lr1121_update_state.in_progress = false;
    return -1;
  }

  /* Add settling time */
  delay_ms(100);

  DEBUGOUT("LR1121 OTA: Ready for firmware upload\n");
  return 0;
}

/**
 * @brief Write firmware data chunk to LR1121
 */
int lr1121_write_update_bytes(const uint8_t *data, uint32_t size) {
  if (!lr1121_update_state.in_progress) {
    DEBUGOUT("LR1121 OTA: No update in progress!\n");
    return -1;
  }

  /* Process data in 256-byte chunks */
  while (size >= 256 - lr1121_update_state.left_over) {
    uint32_t chunk_size = 256 - lr1121_update_state.left_over;
    if (chunk_size > size) {
      chunk_size = size;
    }

    if (!lr1121_write_flash_chunk(data, chunk_size)) {
      DEBUGOUT("LR1121 OTA: Flash write failed!\n");
      lr1121_update_state.in_progress = false;
      return -1;
    }

    size -= chunk_size;
    data += chunk_size;
  }

  /* Store remaining data in buffer */
  if (size > 0) {
    memcpy(lr1121_update_state.buffer + lr1121_update_state.left_over, data,
           size);
    lr1121_update_state.left_over += size;
  }

  return 0;
}

/**
 * @brief Complete LR1121 firmware update
 */
int lr1121_end_update(void) {
  lr1121_firmware_version_t version;
  uint8_t param;

  if (!lr1121_update_state.in_progress) {
    DEBUGOUT("LR1121 OTA: No update in progress!\n");
    return -1;
  }

  DEBUGOUT("\n=== LR1121 OTA: Completing firmware update ===\n");

  /* Step 1: Flush remaining buffered data */
  if (lr1121_update_state.left_over > 0) {
    DEBUGOUT("LR1121 OTA: Flushing %lu remaining bytes\n",
             (unsigned long)lr1121_update_state.left_over);
    if (!lr1121_write_flash_chunk(NULL, 0)) {
      DEBUGOUT("LR1121 OTA: Final flush failed!\n");
      lr1121_update_state.in_progress = false;
      return -1;
    }
  }

  /* Verify size match */
  if (lr1121_update_state.total_size != lr1121_update_state.expected_size) {
    DEBUGOUT("LR1121 OTA: Size mismatch! Expected %lu, got %lu\n",
             (unsigned long)lr1121_update_state.expected_size,
             (unsigned long)lr1121_update_state.total_size);
    lr1121_update_state.in_progress = false;
    return -1;
  }

  /* Step 2: Reboot from bootloader to application */
  DEBUGOUT("LR1121 OTA: Rebooting to application...\n");
  param = 0;
  if (!lr1121_send_command(LR1121_OPCODE_BL_REBOOT, &param, 1)) {
    DEBUGOUT("LR1121 OTA: Failed to send reboot command\n");
    lr1121_update_state.in_progress = false;
    return -2;
  }

  /* Wait for reboot */
  delay_ms(300);

  if (!lr1121_wait_busy_timeout(2000)) {
    DEBUGOUT("LR1121 OTA: Timeout waiting for application boot\n");
    lr1121_update_state.in_progress = false;
    return -2;
  }

  /* Step 3: Verify no longer in bootloader mode */
  DEBUGOUT("LR1121 OTA: Verifying application mode...\n");
  if (!lr1121_get_firmware_version(&version, LR1121_OPCODE_GET_VERSION)) {
    DEBUGOUT("LR1121 OTA: Failed to get application version\n");
    lr1121_update_state.in_progress = false;
    return -2;
  }

  if (version.type == 0xDF) {
    DEBUGOUT("LR1121 OTA: Still in bootloader mode! Update FAILED.\n");
    lr1121_update_state.in_progress = false;
    return -3;
  }

  DEBUGOUT("LR1121 OTA: Firmware update complete!\n");
  lr1121_update_state.in_progress = false;
  return 0;
}

/*******************************************************************************
 * LR1121 DIO9 INTERRUPT SUPPORT using HP GPIO Pin Interrupt
 *
 * CRITICAL: LR1121 uses DIO9 for interrupts, NOT DIO1!
 *   - LR1121 DIO1 is hardwired internally to SPI NSS (chip select)
 *   - LR1121 DIO9 is the "generic IRQ line" for TX/RX done interrupts
 *
 * The code uses "DIO1" variable naming for ELRS legacy compatibility,
 * but the PHYSICAL wire must connect LR1121 DIO9 to SiW917 GPIO_46.
 *
 * HARDWARE WIRING: Connect LR1121 DIO9 to GPIO_46 on the SiW917.
 *
 * HP GPIO Pin Interrupts:
 *   - 8 independent pin interrupt channels (0-7)
 *   - Each channel can be assigned to any HP GPIO pin
 *   - Rising/falling edge or level triggered
 *   - IRQ52 (EGPIO_PIN_0_IRQn) through IRQ59 (EGPIO_PIN_7_IRQn)
 ******************************************************************************/

/* DIO9 pin configuration - GPIO_46 (HP domain, available on breakout pad)
 * NOTE: Variable named "DIO1" for ELRS compatibility, but this is LR1121 DIO9!
 *
 * HP GPIO Port mapping:
 *   SL_GPIO_PORT_A = GPIO 0-15
 *   SL_GPIO_PORT_B = GPIO 16-31
 *   SL_GPIO_PORT_C = GPIO 32-47
 *   SL_GPIO_PORT_D = GPIO 48-63
 *
 * GPIO_46 is on Port C (32-47), pin number within port = 46-32 = 14
 */
#define DIO1_HP_GPIO 46             /* SiW917 GPIO connected to LR1121 DIO9 */
#define DIO1_HP_PORT SL_GPIO_PORT_C /* Port C for GPIO 32-47 */
#define DIO1_HP_PIN (DIO1_HP_GPIO - 32) /* Pin 14 within Port C */
#define DIO1_INT_CHANNEL                                                       \
  2 /* Try channel 2 in case 0 conflicts with GSPI DMA                         \
     */
#define DIO2_HP_GPIO LR1121_PIN_DIO_2
#define DIO2_HP_PORT SL_GPIO_PORT_C
#define DIO2_HP_PIN (DIO2_HP_GPIO - 32)
#define DIO2_INT_CHANNEL 3
/* Static pin config - needed for SDK calls */
static sl_si91x_gpio_pin_config_t dio1_pin_config;
#if LR1121_HAS_RADIO2
static sl_si91x_gpio_pin_config_t dio2_pin_config;
#endif

/* Static callback storage */
static lr1121_dio1_callback_t dio1_callback = NULL;
static bool dio1_initialized = false;
static volatile bool dio1_callback_enabled =
    false; /* Don't call callback until system ready */
static volatile uint32_t dio1_isr_count = 0; /* Debug: count ISR entries */
#if LR1121_HAS_RADIO2
static lr1121_dio1_callback_t dio2_callback = NULL;
static bool dio2_initialized = false;
static volatile bool dio2_callback_enabled = false;
static volatile uint32_t dio2_isr_count = 0;
#endif
#if SIW917_ELRS_DIRECT_DIO_VECTOR
static volatile uint32_t dio1_direct_vector_count = 0;
#endif

/* Forward declaration of SDK callback */
static void dio1_gpio_interrupt_callback(uint32_t pin_intr);
#if LR1121_HAS_RADIO2
static void dio2_gpio_interrupt_callback(uint32_t pin_intr);
#endif

static void SIW917_ELRS_RAMFUNC_ATTR lr1121_dio1_invoke_callback(void) {
  dio1_isr_count++;
  if (dio1_callback_enabled && dio1_callback != NULL) {
    dio1_callback();
  }
}

static inline void lr1121_dio1_clear_interrupt(void) {
#if SIW917_ELRS_DIRECT_DIO_GPIO_REGS
  GPIO->INTR[DIO1_INT_CHANNEL].GPIO_INTR_STATUS = INTR_CLR;
#else
  sl_gpio_driver_clear_interrupts(DIO1_INT_CHANNEL);
#endif
}

static inline uint8_t lr1121_dio1_read_level(void) {
#if SIW917_ELRS_DIRECT_DIO_GPIO_REGS
  return (uint8_t)(EGPIO_BIT_LOAD_REG(DIO1_HP_GPIO) & 1U);
#else
  uint8_t pin_val = 0;
  sl_gpio_driver_get_pin(&dio1_pin_config.port_pin, &pin_val);
  return pin_val;
#endif
}

#if LR1121_HAS_RADIO2
static void SIW917_ELRS_RAMFUNC_ATTR lr1121_dio2_invoke_callback(void) {
  dio2_isr_count++;
  if (dio2_callback_enabled && dio2_callback != NULL) {
    dio2_callback();
  }
}

static inline void lr1121_dio2_clear_interrupt(void) {
#if SIW917_ELRS_DIRECT_DIO_GPIO_REGS
  GPIO->INTR[DIO2_INT_CHANNEL].GPIO_INTR_STATUS = INTR_CLR;
#else
  sl_gpio_driver_clear_interrupts(DIO2_INT_CHANNEL);
#endif
}

static inline uint8_t lr1121_dio2_read_level(void) {
#if SIW917_ELRS_DIRECT_DIO_GPIO_REGS
  return (uint8_t)(EGPIO_BIT_LOAD_REG(DIO2_HP_GPIO) & 1U);
#else
  uint8_t pin_val = 0;
  sl_gpio_driver_get_pin(&dio2_pin_config.port_pin, &pin_val);
  return pin_val;
#endif
}
#endif

#if SIW917_ELRS_DIRECT_DIO_VECTOR
#define LR1121_DIO_VECTOR_RESERVED_ENTRIES 16U
#define LR1121_DIO_VECTOR_INDEX                                                \
  (LR1121_DIO_VECTOR_RESERVED_ENTRIES +                                       \
   (uint32_t)(EGPIO_PIN_0_IRQn + DIO1_INT_CHANNEL))

static uint32_t lr1121_dio_ram_vector_table[SI91X_VECTOR_TABLE_ENTRIES]
    __attribute__((aligned(512)));

static void SIW917_ELRS_RAMFUNC_ATTR lr1121_dio1_direct_irq(void) {
  /*
   * sl_gpio_clear_interrupts() takes the pin-interrupt channel index, not a
   * bitmask. This mirrors PIN_IRQ2_Handler() in the Silicon Labs GPIO driver.
   */
  lr1121_dio1_clear_interrupt();
  dio1_direct_vector_count++;
  lr1121_dio1_invoke_callback();
}

static bool lr1121_dio1_install_direct_vector(void) {
  if (LR1121_DIO_VECTOR_INDEX >= SI91X_VECTOR_TABLE_ENTRIES) {
    DEBUGOUT("  DIO1 vector index %lu outside table size %lu\n",
             (unsigned long)LR1121_DIO_VECTOR_INDEX,
             (unsigned long)SI91X_VECTOR_TABLE_ENTRIES);
    return false;
  }

  const uint32_t new_vtor =
      (uint32_t)(uintptr_t)&lr1121_dio_ram_vector_table[0];
  uint32_t old_vtor;
  uint32_t old_dio_vector;
  const uint32_t primask = lr1121_enter_critical();

  old_vtor = SCB->VTOR;
  if (old_vtor != new_vtor) {
    memcpy(lr1121_dio_ram_vector_table, (const void *)(uintptr_t)old_vtor,
           sizeof(lr1121_dio_ram_vector_table));
  }

  old_dio_vector = lr1121_dio_ram_vector_table[LR1121_DIO_VECTOR_INDEX];
  lr1121_dio_ram_vector_table[LR1121_DIO_VECTOR_INDEX] =
      (uint32_t)(uintptr_t)lr1121_dio1_direct_irq;

  __DSB();
  __ISB();
  SCB->VTOR = new_vtor;
  __DSB();
  __ISB();
  lr1121_exit_critical(primask);

  DEBUGOUT("  DIO1 direct vector installed oldVTOR=0x%08lX newVTOR=0x%08lX "
           "oldDIO=0x%08lX newDIO=0x%08lX\n",
           (unsigned long)old_vtor, (unsigned long)new_vtor,
           (unsigned long)old_dio_vector,
           (unsigned long)(uintptr_t)lr1121_dio1_direct_irq);
  return true;
}
#endif

/**
 * @brief Initialize DIO1 interrupt support using HP GPIO pin interrupt
 *
 * Uses GPIO_46 with HP GPIO pin interrupt channel 2.
 *
 * CRITICAL: Must configure:
 *   1. EGPIO clocks enabled
 *   2. PAD_CONFIG for receiver enable (REN) and schmitt trigger (SMT)
 *   3. GPIO_CONFIG_REG for direction (input) and mode (GPIO)
 *   4. Pin interrupt configuration
 */
lr1121_status_t lr1121_dio1_init(void) {
  sl_status_t status;

  DEBUGOUT("LR1121: Initializing DIO1 interrupt on GPIO_%d (HP domain)...\n",
           DIO1_HP_GPIO);

  /* Step 1: Ensure EGPIO clocks are enabled
   * Citation: siw917x-family-rm.pdf Section 11.6.1
   * These may already be enabled by lr1121_init(), but ensure they are.
   */
  CLK_ENABLE_SET_REG2 = EGPIO_PCLK_ENABLE_BIT; /* Enable EGPIO APB clock */
  CLK_ENABLE_SET_REG3 =
      EGPIO_CLK_ENABLE_BIT; /* Enable EGPIO controller clock */
  DEBUGOUT("  EGPIO clocks enabled\n");

  /* Step 2: Initialize GPIO driver (for interrupt support & clocks) */
  status = sl_gpio_driver_init();
  if (status != SL_STATUS_OK && status != SL_STATUS_ALREADY_INITIALIZED) {
    DEBUGOUT("  sl_gpio_driver_init failed: 0x%04lX\n", (unsigned long)status);
    return LR1121_ERROR_GPIO_INIT;
  }
  DEBUGOUT("  GPIO driver initialized\n");

  /* Step 3: Configure SDK pin structure */
  dio1_pin_config.port_pin.port = DIO1_HP_PORT;
  dio1_pin_config.port_pin.pin = DIO1_HP_PIN;
  dio1_pin_config.direction = GPIO_INPUT;

  /* Step 4: Configure pin using SiWx917 Unified API */
  status = sl_gpio_set_configuration(dio1_pin_config);
  if (status != SL_STATUS_OK) {
    DEBUGOUT("  sl_gpio_set_configuration failed: 0x%04lX\n",
             (unsigned long)status);
    return LR1121_ERROR_GPIO_INIT;
  }

  /* Step 5: Explicitly enable an internal PULL-DOWN resistor.
   * If the LR1121 DIO9 output is floating or open-drain, this ensures
   * it stays 0V unless driven HIGH.
   * (sl_si91x_gpio_driver_disable_state_t)2 corresponds to PULLDOWN.
   */
  sl_si91x_gpio_driver_select_pad_driver_disable_state(
      DIO1_HP_GPIO, (sl_si91x_gpio_driver_disable_state_t)2);

  /* Step 7: Configure rising-edge interrupt using SDK
   *
   * Note: Using rising-edge (not level-high) because:
   * - LR1121 holds DIO1 HIGH until IRQ flags are read
   * - Level-high would cause infinite ISR loop
   * - Rising-edge fires once per LOW→HIGH transition
   */
  status = sl_gpio_driver_configure_interrupt(
      &dio1_pin_config.port_pin, DIO1_INT_CHANNEL,
      (sl_gpio_interrupt_flag_t)SL_GPIO_INTERRUPT_RISE_EDGE,
      (sl_gpio_irq_callback_t)&dio1_gpio_interrupt_callback, (uint32_t *)NULL);
  if (status != SL_STATUS_OK) {
    DEBUGOUT("  sl_gpio_driver_configure_interrupt failed: 0x%04lX\n",
             (unsigned long)status);
    return LR1121_ERROR_GPIO_INIT;
  }
  DEBUGOUT("  Rising-edge interrupt configured on channel %d\n",
           DIO1_INT_CHANNEL);

#if SIW917_ELRS_DIRECT_DIO_VECTOR
  (void)lr1121_dio1_install_direct_vector();
#endif

  dio1_initialized = true;

  /* Final verification read using SDK */
  uint8_t sdk_pin_value = 0;
  sl_gpio_driver_get_pin(&dio1_pin_config.port_pin, &sdk_pin_value);
  DEBUGOUT("  SDK pin read: GPIO_%d = %d\n", DIO1_HP_GPIO, sdk_pin_value);

  DEBUGOUT("LR1121: DIO1 interrupt initialized (currently %s)\n",
           sdk_pin_value ? "HIGH" : "LOW");

  return LR1121_OK;
}

/**
 * @brief Enable DIO1 interrupt and allow callbacks
 *
 * This should be called AFTER the LR1121 is initialized and its IRQs cleared.
 * At that point, DIO1 should be LOW, and subsequent IRQs will trigger rising
 * edges.
 */
void lr1121_dio1_enable(void) {
  if (!dio1_initialized) {
    DEBUGOUT("LR1121: DIO1 not initialized, call lr1121_dio1_init() first\n");
    return;
  }

  /* Clear any pending interrupt first */
  lr1121_dio1_clear_interrupt();

  /* Enable the pin interrupt with highest priority for ELRS timing */
  uint32_t irqn = EGPIO_PIN_0_IRQn + DIO1_INT_CHANNEL;

  /* Set DIO1 interrupt to safe priority (5) for FreeRTOS compatibility
   *
   * CRITICAL: ELRS RX requires immediate response to DIO1 (packet received).
   * However, FreeRTOS prohibits calling OS APIs from ISRs with priority <
   * configMAX_SYSCALL_INTERRUPT_PRIORITY (5). If the SDK's GPIO interrupt
   * dispatcher makes any OS calls, priority 0 will cause a hard fault. Both
   * CT_IRQn (hwTimer) and DIO1 must be at priority 5.
   */
  NVIC_SetPriority((IRQn_Type)irqn, SIW917_ELRS_DIO_IRQ_PRIORITY);
  NVIC_EnableIRQ((IRQn_Type)irqn);

  /* Now allow callbacks to be invoked */
  dio1_callback_enabled = true;

  DEBUGOUT("LR1121: DIO1 interrupt enabled on GPIO_%d (IRQ channel %d, "
           "priority %u)\n",
           DIO1_HP_GPIO, DIO1_INT_CHANNEL,
           (unsigned)SIW917_ELRS_DIO_IRQ_PRIORITY);
}

/**
 * @brief Disable DIO1 interrupt
 */
void lr1121_dio1_disable(void) {
  if (!dio1_initialized) {
    return;
  }

  /* Disable the pin interrupt */
  uint32_t irqn = EGPIO_PIN_0_IRQn + DIO1_INT_CHANNEL;
  NVIC_DisableIRQ((IRQn_Type)irqn);

  dio1_callback_enabled = false;

  DEBUGOUT("LR1121: DIO1 interrupt disabled\n");
}

/**
 * @brief Pause DIO1 NVIC interrupt (for SPI re-entrancy)
 */
void lr1121_dio1_pause_isr(void) {
  if (!dio1_initialized) {
    return;
  }
  uint32_t irqn = EGPIO_PIN_0_IRQn + DIO1_INT_CHANNEL;
  NVIC_DisableIRQ((IRQn_Type)irqn);
}

/**
 * @brief Resume DIO1 NVIC interrupt (for SPI re-entrancy)
 */
void lr1121_dio1_resume_isr(void) {
  if (!dio1_initialized) {
    return;
  }
  uint32_t irqn = EGPIO_PIN_0_IRQn + DIO1_INT_CHANNEL;
  NVIC_EnableIRQ((IRQn_Type)irqn);
}

/**
 * @brief Read current state of DIO1 pin
 *
 * Uses direct register access for reliable reading.
 *
 * @return 1 if DIO1 is HIGH, 0 if LOW
 */
int lr1121_dio1_read(void) {
  return dio1_initialized ? lr1121_dio1_read_level() : 0;
}

uint32_t lr1121_dio1_irq_enabled(void) {
  if (!dio1_initialized) {
    return 0;
  }
  const uint32_t irqn = EGPIO_PIN_0_IRQn + DIO1_INT_CHANNEL;
  return NVIC_GetEnableIRQ((IRQn_Type)irqn) ? 1U : 0U;
}

uint32_t lr1121_dio1_irq_pending(void) {
  if (!dio1_initialized) {
    return 0;
  }
  const uint32_t irqn = EGPIO_PIN_0_IRQn + DIO1_INT_CHANNEL;
  return NVIC_GetPendingIRQ((IRQn_Type)irqn) ? 1U : 0U;
}

uint32_t lr1121_dio1_gpio_intr_status(void) {
  if (!dio1_initialized) {
    return 0;
  }
#if SIW917_ELRS_DIRECT_DIO_GPIO_REGS
  return GPIO->INTR[DIO1_INT_CHANNEL].GPIO_INTR_STATUS;
#else
  return 0;
#endif
}

/**
 * @brief Register a callback function for DIO1 interrupts
 */
void lr1121_dio1_set_callback(lr1121_dio1_callback_t callback) {
  dio1_callback = callback;
  DEBUGOUT("LR1121: DIO1 callback %s\n",
           callback ? "registered" : "unregistered");
}

/**
 * @brief SDK GPIO interrupt callback - called by SDK interrupt handler
 *
 * For HP GPIO pin interrupts, the flag parameter indicates which interrupt
 * channel fired (bitmask).
 */
static void dio1_gpio_interrupt_callback(uint32_t flag) {
  /* Check if this is our interrupt channel
   * Note: Some SDKs pass the channel index (e.g., 2), others pass a bitmask (1
   * << 2). We check for both to be safe against SDK variations.
   */
  if ((flag == DIO1_INT_CHANNEL) || (flag & (1 << DIO1_INT_CHANNEL))) {
    /* Only call callback if enabled (after LR1121 init clears IRQs) */
    lr1121_dio1_invoke_callback();
  }
}

/**
 * @brief Get DIO1 ISR count for debugging
 * @return Number of times the DIO1 ISR callback was entered
 */
uint32_t lr1121_dio1_get_isr_count(void) { return dio1_isr_count; }

lr1121_status_t lr1121_dio2_init(void) {
#if LR1121_HAS_RADIO2
  sl_status_t status;

  DEBUGOUT("LR1121: Initializing DIO2 interrupt on GPIO_%d (HP domain)...\n",
           DIO2_HP_GPIO);

  CLK_ENABLE_SET_REG2 = EGPIO_PCLK_ENABLE_BIT;
  CLK_ENABLE_SET_REG3 = EGPIO_CLK_ENABLE_BIT;
  DEBUGOUT("  EGPIO clocks enabled\n");

  status = sl_gpio_driver_init();
  if (status != SL_STATUS_OK && status != SL_STATUS_ALREADY_INITIALIZED) {
    DEBUGOUT("  sl_gpio_driver_init failed: 0x%04lX\n", (unsigned long)status);
    return LR1121_ERROR_GPIO_INIT;
  }
  DEBUGOUT("  GPIO driver initialized\n");

  dio2_pin_config.port_pin.port = DIO2_HP_PORT;
  dio2_pin_config.port_pin.pin = DIO2_HP_PIN;
  dio2_pin_config.direction = GPIO_INPUT;

  status = sl_gpio_set_configuration(dio2_pin_config);
  if (status != SL_STATUS_OK) {
    DEBUGOUT("  sl_gpio_set_configuration failed: 0x%04lX\n",
             (unsigned long)status);
    return LR1121_ERROR_GPIO_INIT;
  }

  sl_si91x_gpio_driver_select_pad_driver_disable_state(
      DIO2_HP_GPIO, (sl_si91x_gpio_driver_disable_state_t)2);

  status = sl_gpio_driver_configure_interrupt(
      &dio2_pin_config.port_pin, DIO2_INT_CHANNEL,
      (sl_gpio_interrupt_flag_t)SL_GPIO_INTERRUPT_RISE_EDGE,
      (sl_gpio_irq_callback_t)&dio2_gpio_interrupt_callback, (uint32_t *)NULL);
  if (status != SL_STATUS_OK) {
    DEBUGOUT("  sl_gpio_driver_configure_interrupt failed: 0x%04lX\n",
             (unsigned long)status);
    return LR1121_ERROR_GPIO_INIT;
  }
  DEBUGOUT("  Rising-edge interrupt configured on channel %d\n",
           DIO2_INT_CHANNEL);

  dio2_initialized = true;

  uint8_t sdk_pin_value = 0;
  sl_gpio_driver_get_pin(&dio2_pin_config.port_pin, &sdk_pin_value);
  DEBUGOUT("  SDK pin read: GPIO_%d = %d\n", DIO2_HP_GPIO, sdk_pin_value);
  DEBUGOUT("LR1121: DIO2 interrupt initialized (currently %s)\n",
           sdk_pin_value ? "HIGH" : "LOW");

  return LR1121_OK;
#else
  return LR1121_OK;
#endif
}

void lr1121_dio2_enable(void) {
#if LR1121_HAS_RADIO2
  if (!dio2_initialized) {
    DEBUGOUT("LR1121: DIO2 not initialized, call lr1121_dio2_init() first\n");
    return;
  }

  lr1121_dio2_clear_interrupt();

  uint32_t irqn = EGPIO_PIN_0_IRQn + DIO2_INT_CHANNEL;
  NVIC_SetPriority((IRQn_Type)irqn, SIW917_ELRS_DIO_IRQ_PRIORITY);
  NVIC_EnableIRQ((IRQn_Type)irqn);

  dio2_callback_enabled = true;

  DEBUGOUT("LR1121: DIO2 interrupt enabled on GPIO_%d (IRQ channel %d, "
           "priority %u)\n",
           DIO2_HP_GPIO, DIO2_INT_CHANNEL,
           (unsigned)SIW917_ELRS_DIO_IRQ_PRIORITY);
#endif
}

void lr1121_dio2_disable(void) {
#if LR1121_HAS_RADIO2
  if (!dio2_initialized) {
    return;
  }

  uint32_t irqn = EGPIO_PIN_0_IRQn + DIO2_INT_CHANNEL;
  NVIC_DisableIRQ((IRQn_Type)irqn);

  dio2_callback_enabled = false;

  DEBUGOUT("LR1121: DIO2 interrupt disabled\n");
#endif
}

void lr1121_dio2_pause_isr(void) {
#if LR1121_HAS_RADIO2
  if (!dio2_initialized) {
    return;
  }
  uint32_t irqn = EGPIO_PIN_0_IRQn + DIO2_INT_CHANNEL;
  NVIC_DisableIRQ((IRQn_Type)irqn);
#endif
}

void lr1121_dio2_resume_isr(void) {
#if LR1121_HAS_RADIO2
  if (!dio2_initialized) {
    return;
  }
  uint32_t irqn = EGPIO_PIN_0_IRQn + DIO2_INT_CHANNEL;
  NVIC_EnableIRQ((IRQn_Type)irqn);
#endif
}

int lr1121_dio2_read(void) {
#if LR1121_HAS_RADIO2
  return dio2_initialized ? lr1121_dio2_read_level() : 0;
#else
  return 0;
#endif
}

void lr1121_dio2_set_callback(lr1121_dio1_callback_t callback) {
#if LR1121_HAS_RADIO2
  dio2_callback = callback;
  DEBUGOUT("LR1121: DIO2 callback %s\n",
           callback ? "registered" : "unregistered");
#else
  (void)callback;
#endif
}

#if LR1121_HAS_RADIO2
static void dio2_gpio_interrupt_callback(uint32_t flag) {
  if ((flag == DIO2_INT_CHANNEL) || (flag & (1 << DIO2_INT_CHANNEL))) {
    lr1121_dio2_invoke_callback();
  }
}
#endif

uint32_t lr1121_dio2_get_isr_count(void) {
#if LR1121_HAS_RADIO2
  return dio2_isr_count;
#else
  return 0;
#endif
}

/**
 * @brief Flash ELRS firmware to LR1121 (stub)
 *
 * This is a stub function that assumes the ELRS firmware is already
 * flashed on the LR1121. The actual firmware flashing code was in
 * lr1121_driver_backup.c but is not needed if firmware is pre-flashed.
 *
 * The ELRS firmware provides custom opcodes for optimized packet handling:
 *   - 0x0700 GetPacket - Combined packet retrieval
 *   - 0x0701 SetFreqSetRx - Combined frequency set and RX entry
 *
 * @return 0 on success (always returns success as firmware assumed present)
 */
int lr1121_flash_elrs_firmware(void) {
  DEBUGOUT("[LR1121] ELRS firmware flash skipped (assuming pre-flashed)\n");
  return 0; /* Success - firmware already flashed */
}

#ifndef SL_SI91X_GSPI_DMA
/**
 * @brief Stub for missing SDK function
 *
 * The SiWx917 SDK unified GSPI driver has a bug where
 * `sl_si91x_gspi_set_configuration` calls `GSPI_WriteDummyByte()`
 * unconditionally, but the CMSIS `GSPI.c` driver only defines it if
 * `SL_SI91X_GSPI_DMA` is defined. This stub resolves the linker error when DMA
 * is disabled to avoid the channel exhaustion leak.
 */
void GSPI_WriteDummyByte(void) {
  // Do nothing. The SDK's original function just performed a dummy transfer.
  // When not using DMA, the CMSIS CPU polling logic works fine without this.
}
#endif
