OpenROAD 4f1108b6f558718ed142cbb6c1f5ba20958195ca 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dff_ram
Die area:                 ( 0 0 ) ( 2000000 2000000 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     144534
Number of terminals:      151
Number of snets:          2
Number of nets:           229

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 51.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 746434.
[INFO DRT-0033] mcon shape region query size = 2131877.
[INFO DRT-0033] met1 shape region query size = 293405.
[INFO DRT-0033] via shape region query size = 17640.
[INFO DRT-0033] met2 shape region query size = 10661.
[INFO DRT-0033] via2 shape region query size = 14112.
[INFO DRT-0033] met3 shape region query size = 10656.
[INFO DRT-0033] via3 shape region query size = 14112.
[INFO DRT-0033] met4 shape region query size = 3688.
[INFO DRT-0033] via4 shape region query size = 128.
[INFO DRT-0033] met5 shape region query size = 160.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 94 pins.
[INFO DRT-0081]   Complete 33 unique inst patterns.
[INFO DRT-0084]   Complete 273 groups.
#scanned instances     = 144534
#unique  instances     = 51
#stdCellGenAp          = 808
#stdCellValidPlanarAp  = 14
#stdCellValidViaAp     = 557
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 329
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 517.89 (MB), peak = 565.16 (MB)

Number of guides:     1318

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 289 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 289 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 360.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 375.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 235.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 39.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 595 vertical wires in 6 frboxes and 414 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 31 vertical wires in 6 frboxes and 73 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 615.81 (MB), peak = 842.70 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 615.81 (MB), peak = 842.70 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 941.06 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:09, memory = 1851.18 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:11, memory = 1188.75 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:17, memory = 1607.62 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:20, memory = 1819.87 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:24, memory = 1420.96 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:30, memory = 1825.09 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:31, memory = 1829.21 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:37, memory = 1831.46 (MB).
    Completing 100% with 37 violations.
    elapsed time = 00:00:40, memory = 1178.91 (MB).
[INFO DRT-0199]   Number of violations = 44.
Viol/Layer        met1   met2
Metal Spacing        9      0
Recheck              6      1
Short               28      0
[INFO DRT-0267] cpu time = 00:01:19, elapsed time = 00:00:41, memory = 1178.91 (MB), peak = 1859.93 (MB)
Total wire length = 65834 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34517 um.
Total wire length on LAYER met2 = 30569 um.
Total wire length on LAYER met3 = 746 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 970.
Up-via summary (total 970):.

----------------------
 FR_MASTERSLICE      0
            li1    453
           met1    478
           met2     39
           met3      0
           met4      0
----------------------
                   970


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 44 violations.
    elapsed time = 00:00:03, memory = 1394.91 (MB).
    Completing 20% with 44 violations.
    elapsed time = 00:00:09, memory = 1839.53 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:10, memory = 1845.41 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:16, memory = 1847.28 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:19, memory = 1848.41 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:23, memory = 1412.46 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:29, memory = 1835.84 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:31, memory = 1753.96 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:37, memory = 1755.96 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:40, memory = 1178.90 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:01:19, elapsed time = 00:00:40, memory = 1178.90 (MB), peak = 1859.93 (MB)
Total wire length = 65835 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34658 um.
Total wire length on LAYER met2 = 30560 um.
Total wire length on LAYER met3 = 616 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 977.
Up-via summary (total 977):.

----------------------
 FR_MASTERSLICE      0
            li1    453
           met1    485
           met2     39
           met3      0
           met4      0
----------------------
                   977


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 1178.90 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 1178.90 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1178.90 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1178.90 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 1178.90 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1199.02 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1199.02 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1200.27 (MB), peak = 1859.93 (MB)
Total wire length = 65832 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34658 um.
Total wire length on LAYER met2 = 30557 um.
Total wire length on LAYER met3 = 616 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 968.
Up-via summary (total 968):.

----------------------
 FR_MASTERSLICE      0
            li1    453
           met1    476
           met2     39
           met3      0
           met4      0
----------------------
                   968


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1200.27 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.27 (MB), peak = 1859.93 (MB)
Total wire length = 65828 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34651 um.
Total wire length on LAYER met2 = 30560 um.
Total wire length on LAYER met3 = 616 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 971.
Up-via summary (total 971):.

----------------------
 FR_MASTERSLICE      0
            li1    453
           met1    479
           met2     39
           met3      0
           met4      0
----------------------
                   971


[INFO DRT-0198] Complete detail routing.
Total wire length = 65828 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34651 um.
Total wire length on LAYER met2 = 30560 um.
Total wire length on LAYER met3 = 616 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 971.
Up-via summary (total 971):.

----------------------
 FR_MASTERSLICE      0
            li1    453
           met1    479
           met2     39
           met3      0
           met4      0
----------------------
                   971


[INFO DRT-0267] cpu time = 00:02:40, elapsed time = 00:01:23, memory = 1200.27 (MB), peak = 1859.93 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/dff_ram/runs/second_run/results/routing/dff_ram.odb...
Writing netlist to /openlane/designs/dff_ram/runs/second_run/results/routing/dff_ram.nl.v...
Writing powered netlist to /openlane/designs/dff_ram/runs/second_run/results/routing/dff_ram.pnl.v...
Writing layout to /openlane/designs/dff_ram/runs/second_run/results/routing/dff_ram.def...
