// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_90 (
        ap_clk,
        ap_rst,
        x_1_val,
        x_2_val,
        x_3_val,
        x_5_val,
        x_6_val,
        x_7_val,
        x_10_val,
        x_11_val,
        x_12_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_10_val;
input  [17:0] x_11_val;
input  [17:0] x_12_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_322_p2;
reg   [0:0] icmp_ln86_reg_1310;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1310_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1310_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1310_pp0_iter3_reg;
wire   [0:0] icmp_ln86_260_fu_328_p2;
reg   [0:0] icmp_ln86_260_reg_1321;
wire   [0:0] icmp_ln86_261_fu_334_p2;
reg   [0:0] icmp_ln86_261_reg_1326;
reg   [0:0] icmp_ln86_261_reg_1326_pp0_iter1_reg;
reg   [0:0] icmp_ln86_261_reg_1326_pp0_iter2_reg;
wire   [0:0] icmp_ln86_262_fu_340_p2;
reg   [0:0] icmp_ln86_262_reg_1332;
wire   [0:0] icmp_ln86_263_fu_346_p2;
reg   [0:0] icmp_ln86_263_reg_1338;
reg   [0:0] icmp_ln86_263_reg_1338_pp0_iter1_reg;
wire   [0:0] icmp_ln86_264_fu_352_p2;
reg   [0:0] icmp_ln86_264_reg_1344;
reg   [0:0] icmp_ln86_264_reg_1344_pp0_iter1_reg;
reg   [0:0] icmp_ln86_264_reg_1344_pp0_iter2_reg;
reg   [0:0] icmp_ln86_264_reg_1344_pp0_iter3_reg;
wire   [0:0] icmp_ln86_265_fu_358_p2;
reg   [0:0] icmp_ln86_265_reg_1350;
reg   [0:0] icmp_ln86_265_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_265_reg_1350_pp0_iter2_reg;
reg   [0:0] icmp_ln86_265_reg_1350_pp0_iter3_reg;
wire   [0:0] icmp_ln86_266_fu_364_p2;
reg   [0:0] icmp_ln86_266_reg_1356;
wire   [0:0] icmp_ln86_267_fu_370_p2;
reg   [0:0] icmp_ln86_267_reg_1362;
reg   [0:0] icmp_ln86_267_reg_1362_pp0_iter1_reg;
wire   [0:0] icmp_ln86_268_fu_376_p2;
reg   [0:0] icmp_ln86_268_reg_1368;
reg   [0:0] icmp_ln86_268_reg_1368_pp0_iter1_reg;
reg   [0:0] icmp_ln86_268_reg_1368_pp0_iter2_reg;
wire   [0:0] icmp_ln86_269_fu_382_p2;
reg   [0:0] icmp_ln86_269_reg_1374;
reg   [0:0] icmp_ln86_269_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_269_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_269_reg_1374_pp0_iter3_reg;
wire   [0:0] icmp_ln86_270_fu_388_p2;
reg   [0:0] icmp_ln86_270_reg_1380;
reg   [0:0] icmp_ln86_270_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_270_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_270_reg_1380_pp0_iter3_reg;
wire   [0:0] icmp_ln86_271_fu_394_p2;
reg   [0:0] icmp_ln86_271_reg_1386;
reg   [0:0] icmp_ln86_271_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_271_reg_1386_pp0_iter2_reg;
reg   [0:0] icmp_ln86_271_reg_1386_pp0_iter3_reg;
reg   [0:0] icmp_ln86_271_reg_1386_pp0_iter4_reg;
wire   [0:0] icmp_ln86_272_fu_400_p2;
reg   [0:0] icmp_ln86_272_reg_1392;
reg   [0:0] icmp_ln86_272_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_272_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_272_reg_1392_pp0_iter3_reg;
reg   [0:0] icmp_ln86_272_reg_1392_pp0_iter4_reg;
reg   [0:0] icmp_ln86_272_reg_1392_pp0_iter5_reg;
wire   [0:0] icmp_ln86_273_fu_406_p2;
reg   [0:0] icmp_ln86_273_reg_1398;
reg   [0:0] icmp_ln86_273_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_273_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_273_reg_1398_pp0_iter3_reg;
reg   [0:0] icmp_ln86_273_reg_1398_pp0_iter4_reg;
reg   [0:0] icmp_ln86_273_reg_1398_pp0_iter5_reg;
reg   [0:0] icmp_ln86_273_reg_1398_pp0_iter6_reg;
wire   [0:0] icmp_ln86_274_fu_412_p2;
reg   [0:0] icmp_ln86_274_reg_1404;
reg   [0:0] icmp_ln86_274_reg_1404_pp0_iter1_reg;
wire   [0:0] icmp_ln86_275_fu_418_p2;
reg   [0:0] icmp_ln86_275_reg_1409;
wire   [0:0] icmp_ln86_276_fu_424_p2;
reg   [0:0] icmp_ln86_276_reg_1414;
reg   [0:0] icmp_ln86_276_reg_1414_pp0_iter1_reg;
wire   [0:0] icmp_ln86_277_fu_430_p2;
reg   [0:0] icmp_ln86_277_reg_1419;
reg   [0:0] icmp_ln86_277_reg_1419_pp0_iter1_reg;
wire   [0:0] icmp_ln86_278_fu_436_p2;
reg   [0:0] icmp_ln86_278_reg_1424;
reg   [0:0] icmp_ln86_278_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_278_reg_1424_pp0_iter2_reg;
wire   [0:0] icmp_ln86_279_fu_442_p2;
reg   [0:0] icmp_ln86_279_reg_1429;
reg   [0:0] icmp_ln86_279_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_279_reg_1429_pp0_iter2_reg;
wire   [0:0] icmp_ln86_280_fu_448_p2;
reg   [0:0] icmp_ln86_280_reg_1434;
reg   [0:0] icmp_ln86_280_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_280_reg_1434_pp0_iter2_reg;
wire   [0:0] icmp_ln86_281_fu_454_p2;
reg   [0:0] icmp_ln86_281_reg_1439;
reg   [0:0] icmp_ln86_281_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_281_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_281_reg_1439_pp0_iter3_reg;
wire   [0:0] icmp_ln86_282_fu_460_p2;
reg   [0:0] icmp_ln86_282_reg_1444;
reg   [0:0] icmp_ln86_282_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_282_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_282_reg_1444_pp0_iter3_reg;
wire   [0:0] icmp_ln86_283_fu_466_p2;
reg   [0:0] icmp_ln86_283_reg_1449;
reg   [0:0] icmp_ln86_283_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_283_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_283_reg_1449_pp0_iter3_reg;
wire   [0:0] icmp_ln86_284_fu_472_p2;
reg   [0:0] icmp_ln86_284_reg_1454;
reg   [0:0] icmp_ln86_284_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_284_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_284_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_284_reg_1454_pp0_iter4_reg;
wire   [0:0] icmp_ln86_285_fu_478_p2;
reg   [0:0] icmp_ln86_285_reg_1459;
reg   [0:0] icmp_ln86_285_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_285_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_285_reg_1459_pp0_iter3_reg;
reg   [0:0] icmp_ln86_285_reg_1459_pp0_iter4_reg;
wire   [0:0] icmp_ln86_286_fu_484_p2;
reg   [0:0] icmp_ln86_286_reg_1464;
reg   [0:0] icmp_ln86_286_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_286_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_286_reg_1464_pp0_iter3_reg;
reg   [0:0] icmp_ln86_286_reg_1464_pp0_iter4_reg;
wire   [0:0] icmp_ln86_287_fu_490_p2;
reg   [0:0] icmp_ln86_287_reg_1469;
reg   [0:0] icmp_ln86_287_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_287_reg_1469_pp0_iter2_reg;
reg   [0:0] icmp_ln86_287_reg_1469_pp0_iter3_reg;
reg   [0:0] icmp_ln86_287_reg_1469_pp0_iter4_reg;
reg   [0:0] icmp_ln86_287_reg_1469_pp0_iter5_reg;
wire   [0:0] icmp_ln86_288_fu_496_p2;
reg   [0:0] icmp_ln86_288_reg_1474;
reg   [0:0] icmp_ln86_288_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_288_reg_1474_pp0_iter2_reg;
reg   [0:0] icmp_ln86_288_reg_1474_pp0_iter3_reg;
reg   [0:0] icmp_ln86_288_reg_1474_pp0_iter4_reg;
reg   [0:0] icmp_ln86_288_reg_1474_pp0_iter5_reg;
wire   [0:0] icmp_ln86_289_fu_502_p2;
reg   [0:0] icmp_ln86_289_reg_1479;
reg   [0:0] icmp_ln86_289_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_289_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_289_reg_1479_pp0_iter3_reg;
reg   [0:0] icmp_ln86_289_reg_1479_pp0_iter4_reg;
reg   [0:0] icmp_ln86_289_reg_1479_pp0_iter5_reg;
reg   [0:0] icmp_ln86_289_reg_1479_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_508_p2;
reg   [0:0] and_ln102_reg_1484;
reg   [0:0] and_ln102_reg_1484_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1484_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_519_p2;
reg   [0:0] and_ln104_reg_1494;
wire   [0:0] and_ln102_323_fu_524_p2;
reg   [0:0] and_ln102_323_reg_1500;
wire   [0:0] and_ln104_47_fu_533_p2;
reg   [0:0] and_ln104_47_reg_1507;
wire   [0:0] and_ln102_327_fu_538_p2;
reg   [0:0] and_ln102_327_reg_1512;
wire   [0:0] and_ln102_328_fu_548_p2;
reg   [0:0] and_ln102_328_reg_1518;
wire   [0:0] or_ln117_fu_564_p2;
reg   [0:0] or_ln117_reg_1524;
wire   [0:0] xor_ln104_fu_570_p2;
reg   [0:0] xor_ln104_reg_1529;
wire   [0:0] and_ln102_324_fu_575_p2;
reg   [0:0] and_ln102_324_reg_1535;
wire   [0:0] and_ln104_48_fu_584_p2;
reg   [0:0] and_ln104_48_reg_1541;
reg   [0:0] and_ln104_48_reg_1541_pp0_iter3_reg;
wire   [0:0] and_ln102_329_fu_594_p2;
reg   [0:0] and_ln102_329_reg_1547;
wire   [3:0] select_ln117_261_fu_695_p3;
reg   [3:0] select_ln117_261_reg_1552;
wire   [0:0] or_ln117_234_fu_702_p2;
reg   [0:0] or_ln117_234_reg_1557;
wire   [0:0] and_ln102_322_fu_707_p2;
reg   [0:0] and_ln102_322_reg_1563;
wire   [0:0] and_ln104_46_fu_716_p2;
reg   [0:0] and_ln104_46_reg_1569;
wire   [0:0] and_ln102_325_fu_721_p2;
reg   [0:0] and_ln102_325_reg_1575;
wire   [0:0] and_ln102_331_fu_735_p2;
reg   [0:0] and_ln102_331_reg_1581;
wire   [0:0] or_ln117_238_fu_809_p2;
reg   [0:0] or_ln117_238_reg_1587;
wire   [3:0] select_ln117_267_fu_823_p3;
reg   [3:0] select_ln117_267_reg_1592;
wire   [0:0] and_ln104_49_fu_836_p2;
reg   [0:0] and_ln104_49_reg_1597;
wire   [0:0] and_ln102_326_fu_841_p2;
reg   [0:0] and_ln102_326_reg_1602;
reg   [0:0] and_ln102_326_reg_1602_pp0_iter5_reg;
wire   [0:0] and_ln104_50_fu_850_p2;
reg   [0:0] and_ln104_50_reg_1609;
reg   [0:0] and_ln104_50_reg_1609_pp0_iter5_reg;
reg   [0:0] and_ln104_50_reg_1609_pp0_iter6_reg;
wire   [0:0] and_ln102_332_fu_865_p2;
reg   [0:0] and_ln102_332_reg_1615;
wire   [0:0] or_ln117_243_fu_948_p2;
reg   [0:0] or_ln117_243_reg_1620;
wire   [4:0] select_ln117_273_fu_960_p3;
reg   [4:0] select_ln117_273_reg_1625;
wire   [0:0] or_ln117_245_fu_968_p2;
reg   [0:0] or_ln117_245_reg_1630;
wire   [0:0] or_ln117_247_fu_974_p2;
reg   [0:0] or_ln117_247_reg_1636;
reg   [0:0] or_ln117_247_reg_1636_pp0_iter5_reg;
wire   [0:0] or_ln117_249_fu_1050_p2;
reg   [0:0] or_ln117_249_reg_1644;
wire   [4:0] select_ln117_279_fu_1063_p3;
reg   [4:0] select_ln117_279_reg_1649;
wire   [0:0] or_ln117_253_fu_1125_p2;
reg   [0:0] or_ln117_253_reg_1654;
wire   [4:0] select_ln117_283_fu_1139_p3;
reg   [4:0] select_ln117_283_reg_1659;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_122_fu_514_p2;
wire   [0:0] xor_ln104_124_fu_528_p2;
wire   [0:0] xor_ln104_128_fu_543_p2;
wire   [0:0] and_ln102_336_fu_553_p2;
wire   [0:0] and_ln102_337_fu_558_p2;
wire   [0:0] xor_ln104_125_fu_579_p2;
wire   [0:0] xor_ln104_129_fu_589_p2;
wire   [0:0] and_ln102_339_fu_607_p2;
wire   [0:0] and_ln102_335_fu_599_p2;
wire   [0:0] xor_ln117_fu_617_p2;
wire   [1:0] zext_ln117_fu_623_p1;
wire   [1:0] select_ln117_fu_627_p3;
wire   [1:0] select_ln117_256_fu_634_p3;
wire   [0:0] and_ln102_338_fu_603_p2;
wire   [2:0] zext_ln117_26_fu_641_p1;
wire   [0:0] or_ln117_230_fu_645_p2;
wire   [2:0] select_ln117_257_fu_650_p3;
wire   [0:0] or_ln117_231_fu_657_p2;
wire   [0:0] and_ln102_340_fu_612_p2;
wire   [2:0] select_ln117_258_fu_661_p3;
wire   [0:0] or_ln117_232_fu_669_p2;
wire   [2:0] select_ln117_259_fu_675_p3;
wire   [2:0] select_ln117_260_fu_683_p3;
wire   [3:0] zext_ln117_27_fu_691_p1;
wire   [0:0] xor_ln104_123_fu_711_p2;
wire   [0:0] xor_ln104_130_fu_726_p2;
wire   [0:0] and_ln102_342_fu_744_p2;
wire   [0:0] and_ln102_330_fu_731_p2;
wire   [0:0] and_ln102_341_fu_740_p2;
wire   [0:0] or_ln117_233_fu_759_p2;
wire   [0:0] and_ln102_343_fu_749_p2;
wire   [3:0] select_ln117_262_fu_764_p3;
wire   [0:0] or_ln117_235_fu_771_p2;
wire   [3:0] select_ln117_263_fu_776_p3;
wire   [0:0] or_ln117_236_fu_783_p2;
wire   [0:0] and_ln102_344_fu_754_p2;
wire   [3:0] select_ln117_264_fu_787_p3;
wire   [0:0] or_ln117_237_fu_795_p2;
wire   [3:0] select_ln117_265_fu_801_p3;
wire   [3:0] select_ln117_266_fu_815_p3;
wire   [0:0] xor_ln104_126_fu_831_p2;
wire   [0:0] xor_ln104_127_fu_845_p2;
wire   [0:0] xor_ln104_131_fu_855_p2;
wire   [0:0] and_ln102_345_fu_870_p2;
wire   [0:0] xor_ln104_132_fu_860_p2;
wire   [0:0] and_ln102_348_fu_884_p2;
wire   [0:0] and_ln102_346_fu_875_p2;
wire   [0:0] or_ln117_239_fu_894_p2;
wire   [3:0] select_ln117_268_fu_899_p3;
wire   [0:0] and_ln102_347_fu_880_p2;
wire   [4:0] zext_ln117_28_fu_906_p1;
wire   [0:0] or_ln117_240_fu_910_p2;
wire   [4:0] select_ln117_269_fu_915_p3;
wire   [0:0] or_ln117_241_fu_922_p2;
wire   [0:0] and_ln102_349_fu_889_p2;
wire   [4:0] select_ln117_270_fu_926_p3;
wire   [0:0] or_ln117_242_fu_934_p2;
wire   [4:0] select_ln117_271_fu_940_p3;
wire   [4:0] select_ln117_272_fu_952_p3;
wire   [0:0] xor_ln104_133_fu_978_p2;
wire   [0:0] and_ln102_351_fu_991_p2;
wire   [0:0] and_ln102_333_fu_983_p2;
wire   [0:0] and_ln102_350_fu_987_p2;
wire   [0:0] or_ln117_244_fu_1006_p2;
wire   [0:0] and_ln102_352_fu_996_p2;
wire   [4:0] select_ln117_274_fu_1011_p3;
wire   [0:0] or_ln117_246_fu_1018_p2;
wire   [4:0] select_ln117_275_fu_1023_p3;
wire   [0:0] and_ln102_353_fu_1001_p2;
wire   [4:0] select_ln117_276_fu_1030_p3;
wire   [0:0] or_ln117_248_fu_1038_p2;
wire   [4:0] select_ln117_277_fu_1043_p3;
wire   [4:0] select_ln117_278_fu_1055_p3;
wire   [0:0] xor_ln104_134_fu_1071_p2;
wire   [0:0] and_ln102_354_fu_1080_p2;
wire   [0:0] and_ln102_334_fu_1076_p2;
wire   [0:0] and_ln102_355_fu_1085_p2;
wire   [0:0] or_ln117_250_fu_1095_p2;
wire   [0:0] or_ln117_251_fu_1100_p2;
wire   [0:0] and_ln102_356_fu_1090_p2;
wire   [4:0] select_ln117_280_fu_1104_p3;
wire   [0:0] or_ln117_252_fu_1111_p2;
wire   [4:0] select_ln117_281_fu_1117_p3;
wire   [4:0] select_ln117_282_fu_1131_p3;
wire   [0:0] xor_ln104_135_fu_1147_p2;
wire   [0:0] and_ln102_357_fu_1152_p2;
wire   [0:0] and_ln102_358_fu_1157_p2;
wire   [0:0] or_ln117_254_fu_1162_p2;
wire   [11:0] agg_result_fu_1174_p65;
wire   [4:0] agg_result_fu_1174_p66;
wire   [11:0] agg_result_fu_1174_p67;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1174_p1;
wire   [4:0] agg_result_fu_1174_p3;
wire   [4:0] agg_result_fu_1174_p5;
wire   [4:0] agg_result_fu_1174_p7;
wire   [4:0] agg_result_fu_1174_p9;
wire   [4:0] agg_result_fu_1174_p11;
wire   [4:0] agg_result_fu_1174_p13;
wire   [4:0] agg_result_fu_1174_p15;
wire   [4:0] agg_result_fu_1174_p17;
wire   [4:0] agg_result_fu_1174_p19;
wire   [4:0] agg_result_fu_1174_p21;
wire   [4:0] agg_result_fu_1174_p23;
wire   [4:0] agg_result_fu_1174_p25;
wire   [4:0] agg_result_fu_1174_p27;
wire   [4:0] agg_result_fu_1174_p29;
wire   [4:0] agg_result_fu_1174_p31;
wire  signed [4:0] agg_result_fu_1174_p33;
wire  signed [4:0] agg_result_fu_1174_p35;
wire  signed [4:0] agg_result_fu_1174_p37;
wire  signed [4:0] agg_result_fu_1174_p39;
wire  signed [4:0] agg_result_fu_1174_p41;
wire  signed [4:0] agg_result_fu_1174_p43;
wire  signed [4:0] agg_result_fu_1174_p45;
wire  signed [4:0] agg_result_fu_1174_p47;
wire  signed [4:0] agg_result_fu_1174_p49;
wire  signed [4:0] agg_result_fu_1174_p51;
wire  signed [4:0] agg_result_fu_1174_p53;
wire  signed [4:0] agg_result_fu_1174_p55;
wire  signed [4:0] agg_result_fu_1174_p57;
wire  signed [4:0] agg_result_fu_1174_p59;
wire  signed [4:0] agg_result_fu_1174_p61;
wire  signed [4:0] agg_result_fu_1174_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_12_1_1_x2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x2_U181(
    .din0(12'd3727),
    .din1(12'd736),
    .din2(12'd3691),
    .din3(12'd3646),
    .din4(12'd3784),
    .din5(12'd588),
    .din6(12'd3725),
    .din7(12'd3910),
    .din8(12'd3848),
    .din9(12'd4006),
    .din10(12'd1053),
    .din11(12'd239),
    .din12(12'd3789),
    .din13(12'd1611),
    .din14(12'd3629),
    .din15(12'd3778),
    .din16(12'd3857),
    .din17(12'd4076),
    .din18(12'd3690),
    .din19(12'd324),
    .din20(12'd256),
    .din21(12'd3662),
    .din22(12'd10),
    .din23(12'd184),
    .din24(12'd3902),
    .din25(12'd20),
    .din26(12'd3557),
    .din27(12'd3860),
    .din28(12'd325),
    .din29(12'd3721),
    .din30(12'd168),
    .din31(12'd4028),
    .def(agg_result_fu_1174_p65),
    .sel(agg_result_fu_1174_p66),
    .dout(agg_result_fu_1174_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_322_reg_1563 <= and_ln102_322_fu_707_p2;
        and_ln102_323_reg_1500 <= and_ln102_323_fu_524_p2;
        and_ln102_324_reg_1535 <= and_ln102_324_fu_575_p2;
        and_ln102_325_reg_1575 <= and_ln102_325_fu_721_p2;
        and_ln102_326_reg_1602 <= and_ln102_326_fu_841_p2;
        and_ln102_326_reg_1602_pp0_iter5_reg <= and_ln102_326_reg_1602;
        and_ln102_327_reg_1512 <= and_ln102_327_fu_538_p2;
        and_ln102_328_reg_1518 <= and_ln102_328_fu_548_p2;
        and_ln102_329_reg_1547 <= and_ln102_329_fu_594_p2;
        and_ln102_331_reg_1581 <= and_ln102_331_fu_735_p2;
        and_ln102_332_reg_1615 <= and_ln102_332_fu_865_p2;
        and_ln102_reg_1484 <= and_ln102_fu_508_p2;
        and_ln102_reg_1484_pp0_iter1_reg <= and_ln102_reg_1484;
        and_ln102_reg_1484_pp0_iter2_reg <= and_ln102_reg_1484_pp0_iter1_reg;
        and_ln104_46_reg_1569 <= and_ln104_46_fu_716_p2;
        and_ln104_47_reg_1507 <= and_ln104_47_fu_533_p2;
        and_ln104_48_reg_1541 <= and_ln104_48_fu_584_p2;
        and_ln104_48_reg_1541_pp0_iter3_reg <= and_ln104_48_reg_1541;
        and_ln104_49_reg_1597 <= and_ln104_49_fu_836_p2;
        and_ln104_50_reg_1609 <= and_ln104_50_fu_850_p2;
        and_ln104_50_reg_1609_pp0_iter5_reg <= and_ln104_50_reg_1609;
        and_ln104_50_reg_1609_pp0_iter6_reg <= and_ln104_50_reg_1609_pp0_iter5_reg;
        and_ln104_reg_1494 <= and_ln104_fu_519_p2;
        icmp_ln86_260_reg_1321 <= icmp_ln86_260_fu_328_p2;
        icmp_ln86_261_reg_1326 <= icmp_ln86_261_fu_334_p2;
        icmp_ln86_261_reg_1326_pp0_iter1_reg <= icmp_ln86_261_reg_1326;
        icmp_ln86_261_reg_1326_pp0_iter2_reg <= icmp_ln86_261_reg_1326_pp0_iter1_reg;
        icmp_ln86_262_reg_1332 <= icmp_ln86_262_fu_340_p2;
        icmp_ln86_263_reg_1338 <= icmp_ln86_263_fu_346_p2;
        icmp_ln86_263_reg_1338_pp0_iter1_reg <= icmp_ln86_263_reg_1338;
        icmp_ln86_264_reg_1344 <= icmp_ln86_264_fu_352_p2;
        icmp_ln86_264_reg_1344_pp0_iter1_reg <= icmp_ln86_264_reg_1344;
        icmp_ln86_264_reg_1344_pp0_iter2_reg <= icmp_ln86_264_reg_1344_pp0_iter1_reg;
        icmp_ln86_264_reg_1344_pp0_iter3_reg <= icmp_ln86_264_reg_1344_pp0_iter2_reg;
        icmp_ln86_265_reg_1350 <= icmp_ln86_265_fu_358_p2;
        icmp_ln86_265_reg_1350_pp0_iter1_reg <= icmp_ln86_265_reg_1350;
        icmp_ln86_265_reg_1350_pp0_iter2_reg <= icmp_ln86_265_reg_1350_pp0_iter1_reg;
        icmp_ln86_265_reg_1350_pp0_iter3_reg <= icmp_ln86_265_reg_1350_pp0_iter2_reg;
        icmp_ln86_266_reg_1356 <= icmp_ln86_266_fu_364_p2;
        icmp_ln86_267_reg_1362 <= icmp_ln86_267_fu_370_p2;
        icmp_ln86_267_reg_1362_pp0_iter1_reg <= icmp_ln86_267_reg_1362;
        icmp_ln86_268_reg_1368 <= icmp_ln86_268_fu_376_p2;
        icmp_ln86_268_reg_1368_pp0_iter1_reg <= icmp_ln86_268_reg_1368;
        icmp_ln86_268_reg_1368_pp0_iter2_reg <= icmp_ln86_268_reg_1368_pp0_iter1_reg;
        icmp_ln86_269_reg_1374 <= icmp_ln86_269_fu_382_p2;
        icmp_ln86_269_reg_1374_pp0_iter1_reg <= icmp_ln86_269_reg_1374;
        icmp_ln86_269_reg_1374_pp0_iter2_reg <= icmp_ln86_269_reg_1374_pp0_iter1_reg;
        icmp_ln86_269_reg_1374_pp0_iter3_reg <= icmp_ln86_269_reg_1374_pp0_iter2_reg;
        icmp_ln86_270_reg_1380 <= icmp_ln86_270_fu_388_p2;
        icmp_ln86_270_reg_1380_pp0_iter1_reg <= icmp_ln86_270_reg_1380;
        icmp_ln86_270_reg_1380_pp0_iter2_reg <= icmp_ln86_270_reg_1380_pp0_iter1_reg;
        icmp_ln86_270_reg_1380_pp0_iter3_reg <= icmp_ln86_270_reg_1380_pp0_iter2_reg;
        icmp_ln86_271_reg_1386 <= icmp_ln86_271_fu_394_p2;
        icmp_ln86_271_reg_1386_pp0_iter1_reg <= icmp_ln86_271_reg_1386;
        icmp_ln86_271_reg_1386_pp0_iter2_reg <= icmp_ln86_271_reg_1386_pp0_iter1_reg;
        icmp_ln86_271_reg_1386_pp0_iter3_reg <= icmp_ln86_271_reg_1386_pp0_iter2_reg;
        icmp_ln86_271_reg_1386_pp0_iter4_reg <= icmp_ln86_271_reg_1386_pp0_iter3_reg;
        icmp_ln86_272_reg_1392 <= icmp_ln86_272_fu_400_p2;
        icmp_ln86_272_reg_1392_pp0_iter1_reg <= icmp_ln86_272_reg_1392;
        icmp_ln86_272_reg_1392_pp0_iter2_reg <= icmp_ln86_272_reg_1392_pp0_iter1_reg;
        icmp_ln86_272_reg_1392_pp0_iter3_reg <= icmp_ln86_272_reg_1392_pp0_iter2_reg;
        icmp_ln86_272_reg_1392_pp0_iter4_reg <= icmp_ln86_272_reg_1392_pp0_iter3_reg;
        icmp_ln86_272_reg_1392_pp0_iter5_reg <= icmp_ln86_272_reg_1392_pp0_iter4_reg;
        icmp_ln86_273_reg_1398 <= icmp_ln86_273_fu_406_p2;
        icmp_ln86_273_reg_1398_pp0_iter1_reg <= icmp_ln86_273_reg_1398;
        icmp_ln86_273_reg_1398_pp0_iter2_reg <= icmp_ln86_273_reg_1398_pp0_iter1_reg;
        icmp_ln86_273_reg_1398_pp0_iter3_reg <= icmp_ln86_273_reg_1398_pp0_iter2_reg;
        icmp_ln86_273_reg_1398_pp0_iter4_reg <= icmp_ln86_273_reg_1398_pp0_iter3_reg;
        icmp_ln86_273_reg_1398_pp0_iter5_reg <= icmp_ln86_273_reg_1398_pp0_iter4_reg;
        icmp_ln86_273_reg_1398_pp0_iter6_reg <= icmp_ln86_273_reg_1398_pp0_iter5_reg;
        icmp_ln86_274_reg_1404 <= icmp_ln86_274_fu_412_p2;
        icmp_ln86_274_reg_1404_pp0_iter1_reg <= icmp_ln86_274_reg_1404;
        icmp_ln86_275_reg_1409 <= icmp_ln86_275_fu_418_p2;
        icmp_ln86_276_reg_1414 <= icmp_ln86_276_fu_424_p2;
        icmp_ln86_276_reg_1414_pp0_iter1_reg <= icmp_ln86_276_reg_1414;
        icmp_ln86_277_reg_1419 <= icmp_ln86_277_fu_430_p2;
        icmp_ln86_277_reg_1419_pp0_iter1_reg <= icmp_ln86_277_reg_1419;
        icmp_ln86_278_reg_1424 <= icmp_ln86_278_fu_436_p2;
        icmp_ln86_278_reg_1424_pp0_iter1_reg <= icmp_ln86_278_reg_1424;
        icmp_ln86_278_reg_1424_pp0_iter2_reg <= icmp_ln86_278_reg_1424_pp0_iter1_reg;
        icmp_ln86_279_reg_1429 <= icmp_ln86_279_fu_442_p2;
        icmp_ln86_279_reg_1429_pp0_iter1_reg <= icmp_ln86_279_reg_1429;
        icmp_ln86_279_reg_1429_pp0_iter2_reg <= icmp_ln86_279_reg_1429_pp0_iter1_reg;
        icmp_ln86_280_reg_1434 <= icmp_ln86_280_fu_448_p2;
        icmp_ln86_280_reg_1434_pp0_iter1_reg <= icmp_ln86_280_reg_1434;
        icmp_ln86_280_reg_1434_pp0_iter2_reg <= icmp_ln86_280_reg_1434_pp0_iter1_reg;
        icmp_ln86_281_reg_1439 <= icmp_ln86_281_fu_454_p2;
        icmp_ln86_281_reg_1439_pp0_iter1_reg <= icmp_ln86_281_reg_1439;
        icmp_ln86_281_reg_1439_pp0_iter2_reg <= icmp_ln86_281_reg_1439_pp0_iter1_reg;
        icmp_ln86_281_reg_1439_pp0_iter3_reg <= icmp_ln86_281_reg_1439_pp0_iter2_reg;
        icmp_ln86_282_reg_1444 <= icmp_ln86_282_fu_460_p2;
        icmp_ln86_282_reg_1444_pp0_iter1_reg <= icmp_ln86_282_reg_1444;
        icmp_ln86_282_reg_1444_pp0_iter2_reg <= icmp_ln86_282_reg_1444_pp0_iter1_reg;
        icmp_ln86_282_reg_1444_pp0_iter3_reg <= icmp_ln86_282_reg_1444_pp0_iter2_reg;
        icmp_ln86_283_reg_1449 <= icmp_ln86_283_fu_466_p2;
        icmp_ln86_283_reg_1449_pp0_iter1_reg <= icmp_ln86_283_reg_1449;
        icmp_ln86_283_reg_1449_pp0_iter2_reg <= icmp_ln86_283_reg_1449_pp0_iter1_reg;
        icmp_ln86_283_reg_1449_pp0_iter3_reg <= icmp_ln86_283_reg_1449_pp0_iter2_reg;
        icmp_ln86_284_reg_1454 <= icmp_ln86_284_fu_472_p2;
        icmp_ln86_284_reg_1454_pp0_iter1_reg <= icmp_ln86_284_reg_1454;
        icmp_ln86_284_reg_1454_pp0_iter2_reg <= icmp_ln86_284_reg_1454_pp0_iter1_reg;
        icmp_ln86_284_reg_1454_pp0_iter3_reg <= icmp_ln86_284_reg_1454_pp0_iter2_reg;
        icmp_ln86_284_reg_1454_pp0_iter4_reg <= icmp_ln86_284_reg_1454_pp0_iter3_reg;
        icmp_ln86_285_reg_1459 <= icmp_ln86_285_fu_478_p2;
        icmp_ln86_285_reg_1459_pp0_iter1_reg <= icmp_ln86_285_reg_1459;
        icmp_ln86_285_reg_1459_pp0_iter2_reg <= icmp_ln86_285_reg_1459_pp0_iter1_reg;
        icmp_ln86_285_reg_1459_pp0_iter3_reg <= icmp_ln86_285_reg_1459_pp0_iter2_reg;
        icmp_ln86_285_reg_1459_pp0_iter4_reg <= icmp_ln86_285_reg_1459_pp0_iter3_reg;
        icmp_ln86_286_reg_1464 <= icmp_ln86_286_fu_484_p2;
        icmp_ln86_286_reg_1464_pp0_iter1_reg <= icmp_ln86_286_reg_1464;
        icmp_ln86_286_reg_1464_pp0_iter2_reg <= icmp_ln86_286_reg_1464_pp0_iter1_reg;
        icmp_ln86_286_reg_1464_pp0_iter3_reg <= icmp_ln86_286_reg_1464_pp0_iter2_reg;
        icmp_ln86_286_reg_1464_pp0_iter4_reg <= icmp_ln86_286_reg_1464_pp0_iter3_reg;
        icmp_ln86_287_reg_1469 <= icmp_ln86_287_fu_490_p2;
        icmp_ln86_287_reg_1469_pp0_iter1_reg <= icmp_ln86_287_reg_1469;
        icmp_ln86_287_reg_1469_pp0_iter2_reg <= icmp_ln86_287_reg_1469_pp0_iter1_reg;
        icmp_ln86_287_reg_1469_pp0_iter3_reg <= icmp_ln86_287_reg_1469_pp0_iter2_reg;
        icmp_ln86_287_reg_1469_pp0_iter4_reg <= icmp_ln86_287_reg_1469_pp0_iter3_reg;
        icmp_ln86_287_reg_1469_pp0_iter5_reg <= icmp_ln86_287_reg_1469_pp0_iter4_reg;
        icmp_ln86_288_reg_1474 <= icmp_ln86_288_fu_496_p2;
        icmp_ln86_288_reg_1474_pp0_iter1_reg <= icmp_ln86_288_reg_1474;
        icmp_ln86_288_reg_1474_pp0_iter2_reg <= icmp_ln86_288_reg_1474_pp0_iter1_reg;
        icmp_ln86_288_reg_1474_pp0_iter3_reg <= icmp_ln86_288_reg_1474_pp0_iter2_reg;
        icmp_ln86_288_reg_1474_pp0_iter4_reg <= icmp_ln86_288_reg_1474_pp0_iter3_reg;
        icmp_ln86_288_reg_1474_pp0_iter5_reg <= icmp_ln86_288_reg_1474_pp0_iter4_reg;
        icmp_ln86_289_reg_1479 <= icmp_ln86_289_fu_502_p2;
        icmp_ln86_289_reg_1479_pp0_iter1_reg <= icmp_ln86_289_reg_1479;
        icmp_ln86_289_reg_1479_pp0_iter2_reg <= icmp_ln86_289_reg_1479_pp0_iter1_reg;
        icmp_ln86_289_reg_1479_pp0_iter3_reg <= icmp_ln86_289_reg_1479_pp0_iter2_reg;
        icmp_ln86_289_reg_1479_pp0_iter4_reg <= icmp_ln86_289_reg_1479_pp0_iter3_reg;
        icmp_ln86_289_reg_1479_pp0_iter5_reg <= icmp_ln86_289_reg_1479_pp0_iter4_reg;
        icmp_ln86_289_reg_1479_pp0_iter6_reg <= icmp_ln86_289_reg_1479_pp0_iter5_reg;
        icmp_ln86_reg_1310 <= icmp_ln86_fu_322_p2;
        icmp_ln86_reg_1310_pp0_iter1_reg <= icmp_ln86_reg_1310;
        icmp_ln86_reg_1310_pp0_iter2_reg <= icmp_ln86_reg_1310_pp0_iter1_reg;
        icmp_ln86_reg_1310_pp0_iter3_reg <= icmp_ln86_reg_1310_pp0_iter2_reg;
        or_ln117_234_reg_1557 <= or_ln117_234_fu_702_p2;
        or_ln117_238_reg_1587 <= or_ln117_238_fu_809_p2;
        or_ln117_243_reg_1620 <= or_ln117_243_fu_948_p2;
        or_ln117_245_reg_1630 <= or_ln117_245_fu_968_p2;
        or_ln117_247_reg_1636 <= or_ln117_247_fu_974_p2;
        or_ln117_247_reg_1636_pp0_iter5_reg <= or_ln117_247_reg_1636;
        or_ln117_249_reg_1644 <= or_ln117_249_fu_1050_p2;
        or_ln117_253_reg_1654 <= or_ln117_253_fu_1125_p2;
        or_ln117_reg_1524 <= or_ln117_fu_564_p2;
        select_ln117_261_reg_1552 <= select_ln117_261_fu_695_p3;
        select_ln117_267_reg_1592 <= select_ln117_267_fu_823_p3;
        select_ln117_273_reg_1625 <= select_ln117_273_fu_960_p3;
        select_ln117_279_reg_1649 <= select_ln117_279_fu_1063_p3;
        select_ln117_283_reg_1659 <= select_ln117_283_fu_1139_p3;
        xor_ln104_reg_1529 <= xor_ln104_fu_570_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_10_val_int_reg <= x_10_val;
        x_11_val_int_reg <= x_11_val;
        x_12_val_int_reg <= x_12_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
    end
end

assign agg_result_fu_1174_p65 = 'bx;

assign agg_result_fu_1174_p66 = ((or_ln117_254_fu_1162_p2[0:0] == 1'b1) ? select_ln117_283_reg_1659 : 5'd31);

assign and_ln102_322_fu_707_p2 = (xor_ln104_reg_1529 & icmp_ln86_261_reg_1326_pp0_iter2_reg);

assign and_ln102_323_fu_524_p2 = (icmp_ln86_262_reg_1332 & and_ln102_reg_1484);

assign and_ln102_324_fu_575_p2 = (icmp_ln86_263_reg_1338_pp0_iter1_reg & and_ln104_reg_1494);

assign and_ln102_325_fu_721_p2 = (icmp_ln86_264_reg_1344_pp0_iter2_reg & and_ln102_322_fu_707_p2);

assign and_ln102_326_fu_841_p2 = (icmp_ln86_265_reg_1350_pp0_iter3_reg & and_ln104_46_reg_1569);

assign and_ln102_327_fu_538_p2 = (icmp_ln86_266_reg_1356 & and_ln102_323_fu_524_p2);

assign and_ln102_328_fu_548_p2 = (icmp_ln86_267_reg_1362 & and_ln104_47_fu_533_p2);

assign and_ln102_329_fu_594_p2 = (icmp_ln86_268_reg_1368_pp0_iter1_reg & and_ln102_324_fu_575_p2);

assign and_ln102_330_fu_731_p2 = (icmp_ln86_269_reg_1374_pp0_iter2_reg & and_ln104_48_reg_1541);

assign and_ln102_331_fu_735_p2 = (icmp_ln86_270_reg_1380_pp0_iter2_reg & and_ln102_325_fu_721_p2);

assign and_ln102_332_fu_865_p2 = (icmp_ln86_271_reg_1386_pp0_iter3_reg & and_ln104_49_fu_836_p2);

assign and_ln102_333_fu_983_p2 = (icmp_ln86_272_reg_1392_pp0_iter4_reg & and_ln102_326_reg_1602);

assign and_ln102_334_fu_1076_p2 = (icmp_ln86_273_reg_1398_pp0_iter5_reg & and_ln104_50_reg_1609_pp0_iter5_reg);

assign and_ln102_335_fu_599_p2 = (icmp_ln86_274_reg_1404_pp0_iter1_reg & and_ln102_327_reg_1512);

assign and_ln102_336_fu_553_p2 = (xor_ln104_128_fu_543_p2 & icmp_ln86_275_reg_1409);

assign and_ln102_337_fu_558_p2 = (and_ln102_336_fu_553_p2 & and_ln102_323_fu_524_p2);

assign and_ln102_338_fu_603_p2 = (icmp_ln86_276_reg_1414_pp0_iter1_reg & and_ln102_328_reg_1518);

assign and_ln102_339_fu_607_p2 = (xor_ln104_129_fu_589_p2 & icmp_ln86_277_reg_1419_pp0_iter1_reg);

assign and_ln102_340_fu_612_p2 = (and_ln104_47_reg_1507 & and_ln102_339_fu_607_p2);

assign and_ln102_341_fu_740_p2 = (icmp_ln86_278_reg_1424_pp0_iter2_reg & and_ln102_329_reg_1547);

assign and_ln102_342_fu_744_p2 = (xor_ln104_130_fu_726_p2 & icmp_ln86_279_reg_1429_pp0_iter2_reg);

assign and_ln102_343_fu_749_p2 = (and_ln102_342_fu_744_p2 & and_ln102_324_reg_1535);

assign and_ln102_344_fu_754_p2 = (icmp_ln86_280_reg_1434_pp0_iter2_reg & and_ln102_330_fu_731_p2);

assign and_ln102_345_fu_870_p2 = (xor_ln104_131_fu_855_p2 & icmp_ln86_281_reg_1439_pp0_iter3_reg);

assign and_ln102_346_fu_875_p2 = (and_ln104_48_reg_1541_pp0_iter3_reg & and_ln102_345_fu_870_p2);

assign and_ln102_347_fu_880_p2 = (icmp_ln86_282_reg_1444_pp0_iter3_reg & and_ln102_331_reg_1581);

assign and_ln102_348_fu_884_p2 = (xor_ln104_132_fu_860_p2 & icmp_ln86_283_reg_1449_pp0_iter3_reg);

assign and_ln102_349_fu_889_p2 = (and_ln102_348_fu_884_p2 & and_ln102_325_reg_1575);

assign and_ln102_350_fu_987_p2 = (icmp_ln86_284_reg_1454_pp0_iter4_reg & and_ln102_332_reg_1615);

assign and_ln102_351_fu_991_p2 = (xor_ln104_133_fu_978_p2 & icmp_ln86_285_reg_1459_pp0_iter4_reg);

assign and_ln102_352_fu_996_p2 = (and_ln104_49_reg_1597 & and_ln102_351_fu_991_p2);

assign and_ln102_353_fu_1001_p2 = (icmp_ln86_286_reg_1464_pp0_iter4_reg & and_ln102_333_fu_983_p2);

assign and_ln102_354_fu_1080_p2 = (xor_ln104_134_fu_1071_p2 & icmp_ln86_287_reg_1469_pp0_iter5_reg);

assign and_ln102_355_fu_1085_p2 = (and_ln102_354_fu_1080_p2 & and_ln102_326_reg_1602_pp0_iter5_reg);

assign and_ln102_356_fu_1090_p2 = (icmp_ln86_288_reg_1474_pp0_iter5_reg & and_ln102_334_fu_1076_p2);

assign and_ln102_357_fu_1152_p2 = (xor_ln104_135_fu_1147_p2 & icmp_ln86_289_reg_1479_pp0_iter6_reg);

assign and_ln102_358_fu_1157_p2 = (and_ln104_50_reg_1609_pp0_iter6_reg & and_ln102_357_fu_1152_p2);

assign and_ln102_fu_508_p2 = (icmp_ln86_fu_322_p2 & icmp_ln86_260_fu_328_p2);

assign and_ln104_46_fu_716_p2 = (xor_ln104_reg_1529 & xor_ln104_123_fu_711_p2);

assign and_ln104_47_fu_533_p2 = (xor_ln104_124_fu_528_p2 & and_ln102_reg_1484);

assign and_ln104_48_fu_584_p2 = (xor_ln104_125_fu_579_p2 & and_ln104_reg_1494);

assign and_ln104_49_fu_836_p2 = (xor_ln104_126_fu_831_p2 & and_ln102_322_reg_1563);

assign and_ln104_50_fu_850_p2 = (xor_ln104_127_fu_845_p2 & and_ln104_46_reg_1569);

assign and_ln104_fu_519_p2 = (xor_ln104_122_fu_514_p2 & icmp_ln86_reg_1310);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1174_p67;

assign icmp_ln86_260_fu_328_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261700)) ? 1'b1 : 1'b0);

assign icmp_ln86_261_fu_334_p2 = (($signed(x_6_val_int_reg) < $signed(18'd870)) ? 1'b1 : 1'b0);

assign icmp_ln86_262_fu_340_p2 = (($signed(x_15_val_int_reg) < $signed(18'd260992)) ? 1'b1 : 1'b0);

assign icmp_ln86_263_fu_346_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261355)) ? 1'b1 : 1'b0);

assign icmp_ln86_264_fu_352_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261133)) ? 1'b1 : 1'b0);

assign icmp_ln86_265_fu_358_p2 = (($signed(x_5_val_int_reg) < $signed(18'd2043)) ? 1'b1 : 1'b0);

assign icmp_ln86_266_fu_364_p2 = (($signed(x_10_val_int_reg) < $signed(18'd259707)) ? 1'b1 : 1'b0);

assign icmp_ln86_267_fu_370_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260829)) ? 1'b1 : 1'b0);

assign icmp_ln86_268_fu_376_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261385)) ? 1'b1 : 1'b0);

assign icmp_ln86_269_fu_382_p2 = (($signed(x_11_val_int_reg) < $signed(18'd260990)) ? 1'b1 : 1'b0);

assign icmp_ln86_270_fu_388_p2 = (($signed(x_14_val_int_reg) < $signed(18'd201)) ? 1'b1 : 1'b0);

assign icmp_ln86_271_fu_394_p2 = (($signed(x_12_val_int_reg) < $signed(18'd261077)) ? 1'b1 : 1'b0);

assign icmp_ln86_272_fu_400_p2 = (($signed(x_14_val_int_reg) < $signed(18'd471)) ? 1'b1 : 1'b0);

assign icmp_ln86_273_fu_406_p2 = (($signed(x_10_val_int_reg) < $signed(18'd205)) ? 1'b1 : 1'b0);

assign icmp_ln86_274_fu_412_p2 = (($signed(x_10_val_int_reg) < $signed(18'd259689)) ? 1'b1 : 1'b0);

assign icmp_ln86_275_fu_418_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260822)) ? 1'b1 : 1'b0);

assign icmp_ln86_276_fu_424_p2 = (($signed(x_2_val_int_reg) < $signed(18'd260913)) ? 1'b1 : 1'b0);

assign icmp_ln86_277_fu_430_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261383)) ? 1'b1 : 1'b0);

assign icmp_ln86_278_fu_436_p2 = (($signed(x_15_val_int_reg) < $signed(18'd359)) ? 1'b1 : 1'b0);

assign icmp_ln86_279_fu_442_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261306)) ? 1'b1 : 1'b0);

assign icmp_ln86_280_fu_448_p2 = (($signed(x_10_val_int_reg) < $signed(18'd261069)) ? 1'b1 : 1'b0);

assign icmp_ln86_281_fu_454_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261390)) ? 1'b1 : 1'b0);

assign icmp_ln86_282_fu_460_p2 = (($signed(x_15_val_int_reg) < $signed(18'd260897)) ? 1'b1 : 1'b0);

assign icmp_ln86_283_fu_466_p2 = (($signed(x_7_val_int_reg) < $signed(18'd262007)) ? 1'b1 : 1'b0);

assign icmp_ln86_284_fu_472_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1446)) ? 1'b1 : 1'b0);

assign icmp_ln86_285_fu_478_p2 = (($signed(x_3_val_int_reg) < $signed(18'd1952)) ? 1'b1 : 1'b0);

assign icmp_ln86_286_fu_484_p2 = (($signed(x_15_val_int_reg) < $signed(18'd312)) ? 1'b1 : 1'b0);

assign icmp_ln86_287_fu_490_p2 = (($signed(x_5_val_int_reg) < $signed(18'd780)) ? 1'b1 : 1'b0);

assign icmp_ln86_288_fu_496_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1930)) ? 1'b1 : 1'b0);

assign icmp_ln86_289_fu_502_p2 = (($signed(x_1_val_int_reg) < $signed(18'd740)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_322_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261415)) ? 1'b1 : 1'b0);

assign or_ln117_230_fu_645_p2 = (and_ln102_338_fu_603_p2 | and_ln102_323_reg_1500);

assign or_ln117_231_fu_657_p2 = (and_ln102_328_reg_1518 | and_ln102_323_reg_1500);

assign or_ln117_232_fu_669_p2 = (or_ln117_231_fu_657_p2 | and_ln102_340_fu_612_p2);

assign or_ln117_233_fu_759_p2 = (and_ln102_reg_1484_pp0_iter2_reg | and_ln102_341_fu_740_p2);

assign or_ln117_234_fu_702_p2 = (and_ln102_reg_1484_pp0_iter1_reg | and_ln102_329_fu_594_p2);

assign or_ln117_235_fu_771_p2 = (or_ln117_234_reg_1557 | and_ln102_343_fu_749_p2);

assign or_ln117_236_fu_783_p2 = (and_ln102_reg_1484_pp0_iter2_reg | and_ln102_324_reg_1535);

assign or_ln117_237_fu_795_p2 = (or_ln117_236_fu_783_p2 | and_ln102_344_fu_754_p2);

assign or_ln117_238_fu_809_p2 = (or_ln117_236_fu_783_p2 | and_ln102_330_fu_731_p2);

assign or_ln117_239_fu_894_p2 = (or_ln117_238_reg_1587 | and_ln102_346_fu_875_p2);

assign or_ln117_240_fu_910_p2 = (icmp_ln86_reg_1310_pp0_iter3_reg | and_ln102_347_fu_880_p2);

assign or_ln117_241_fu_922_p2 = (icmp_ln86_reg_1310_pp0_iter3_reg | and_ln102_331_reg_1581);

assign or_ln117_242_fu_934_p2 = (or_ln117_241_fu_922_p2 | and_ln102_349_fu_889_p2);

assign or_ln117_243_fu_948_p2 = (icmp_ln86_reg_1310_pp0_iter3_reg | and_ln102_325_reg_1575);

assign or_ln117_244_fu_1006_p2 = (or_ln117_243_reg_1620 | and_ln102_350_fu_987_p2);

assign or_ln117_245_fu_968_p2 = (or_ln117_243_fu_948_p2 | and_ln102_332_fu_865_p2);

assign or_ln117_246_fu_1018_p2 = (or_ln117_245_reg_1630 | and_ln102_352_fu_996_p2);

assign or_ln117_247_fu_974_p2 = (icmp_ln86_reg_1310_pp0_iter3_reg | and_ln102_322_reg_1563);

assign or_ln117_248_fu_1038_p2 = (or_ln117_247_reg_1636 | and_ln102_353_fu_1001_p2);

assign or_ln117_249_fu_1050_p2 = (or_ln117_247_reg_1636 | and_ln102_333_fu_983_p2);

assign or_ln117_250_fu_1095_p2 = (or_ln117_249_reg_1644 | and_ln102_355_fu_1085_p2);

assign or_ln117_251_fu_1100_p2 = (or_ln117_247_reg_1636_pp0_iter5_reg | and_ln102_326_reg_1602_pp0_iter5_reg);

assign or_ln117_252_fu_1111_p2 = (or_ln117_251_fu_1100_p2 | and_ln102_356_fu_1090_p2);

assign or_ln117_253_fu_1125_p2 = (or_ln117_251_fu_1100_p2 | and_ln102_334_fu_1076_p2);

assign or_ln117_254_fu_1162_p2 = (or_ln117_253_reg_1654 | and_ln102_358_fu_1157_p2);

assign or_ln117_fu_564_p2 = (and_ln102_337_fu_558_p2 | and_ln102_327_fu_538_p2);

assign select_ln117_256_fu_634_p3 = ((or_ln117_reg_1524[0:0] == 1'b1) ? select_ln117_fu_627_p3 : 2'd3);

assign select_ln117_257_fu_650_p3 = ((and_ln102_323_reg_1500[0:0] == 1'b1) ? zext_ln117_26_fu_641_p1 : 3'd4);

assign select_ln117_258_fu_661_p3 = ((or_ln117_230_fu_645_p2[0:0] == 1'b1) ? select_ln117_257_fu_650_p3 : 3'd5);

assign select_ln117_259_fu_675_p3 = ((or_ln117_231_fu_657_p2[0:0] == 1'b1) ? select_ln117_258_fu_661_p3 : 3'd6);

assign select_ln117_260_fu_683_p3 = ((or_ln117_232_fu_669_p2[0:0] == 1'b1) ? select_ln117_259_fu_675_p3 : 3'd7);

assign select_ln117_261_fu_695_p3 = ((and_ln102_reg_1484_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_27_fu_691_p1 : 4'd8);

assign select_ln117_262_fu_764_p3 = ((or_ln117_233_fu_759_p2[0:0] == 1'b1) ? select_ln117_261_reg_1552 : 4'd9);

assign select_ln117_263_fu_776_p3 = ((or_ln117_234_reg_1557[0:0] == 1'b1) ? select_ln117_262_fu_764_p3 : 4'd10);

assign select_ln117_264_fu_787_p3 = ((or_ln117_235_fu_771_p2[0:0] == 1'b1) ? select_ln117_263_fu_776_p3 : 4'd11);

assign select_ln117_265_fu_801_p3 = ((or_ln117_236_fu_783_p2[0:0] == 1'b1) ? select_ln117_264_fu_787_p3 : 4'd12);

assign select_ln117_266_fu_815_p3 = ((or_ln117_237_fu_795_p2[0:0] == 1'b1) ? select_ln117_265_fu_801_p3 : 4'd13);

assign select_ln117_267_fu_823_p3 = ((or_ln117_238_fu_809_p2[0:0] == 1'b1) ? select_ln117_266_fu_815_p3 : 4'd14);

assign select_ln117_268_fu_899_p3 = ((or_ln117_239_fu_894_p2[0:0] == 1'b1) ? select_ln117_267_reg_1592 : 4'd15);

assign select_ln117_269_fu_915_p3 = ((icmp_ln86_reg_1310_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_28_fu_906_p1 : 5'd16);

assign select_ln117_270_fu_926_p3 = ((or_ln117_240_fu_910_p2[0:0] == 1'b1) ? select_ln117_269_fu_915_p3 : 5'd17);

assign select_ln117_271_fu_940_p3 = ((or_ln117_241_fu_922_p2[0:0] == 1'b1) ? select_ln117_270_fu_926_p3 : 5'd18);

assign select_ln117_272_fu_952_p3 = ((or_ln117_242_fu_934_p2[0:0] == 1'b1) ? select_ln117_271_fu_940_p3 : 5'd19);

assign select_ln117_273_fu_960_p3 = ((or_ln117_243_fu_948_p2[0:0] == 1'b1) ? select_ln117_272_fu_952_p3 : 5'd20);

assign select_ln117_274_fu_1011_p3 = ((or_ln117_244_fu_1006_p2[0:0] == 1'b1) ? select_ln117_273_reg_1625 : 5'd21);

assign select_ln117_275_fu_1023_p3 = ((or_ln117_245_reg_1630[0:0] == 1'b1) ? select_ln117_274_fu_1011_p3 : 5'd22);

assign select_ln117_276_fu_1030_p3 = ((or_ln117_246_fu_1018_p2[0:0] == 1'b1) ? select_ln117_275_fu_1023_p3 : 5'd23);

assign select_ln117_277_fu_1043_p3 = ((or_ln117_247_reg_1636[0:0] == 1'b1) ? select_ln117_276_fu_1030_p3 : 5'd24);

assign select_ln117_278_fu_1055_p3 = ((or_ln117_248_fu_1038_p2[0:0] == 1'b1) ? select_ln117_277_fu_1043_p3 : 5'd25);

assign select_ln117_279_fu_1063_p3 = ((or_ln117_249_fu_1050_p2[0:0] == 1'b1) ? select_ln117_278_fu_1055_p3 : 5'd26);

assign select_ln117_280_fu_1104_p3 = ((or_ln117_250_fu_1095_p2[0:0] == 1'b1) ? select_ln117_279_reg_1649 : 5'd27);

assign select_ln117_281_fu_1117_p3 = ((or_ln117_251_fu_1100_p2[0:0] == 1'b1) ? select_ln117_280_fu_1104_p3 : 5'd28);

assign select_ln117_282_fu_1131_p3 = ((or_ln117_252_fu_1111_p2[0:0] == 1'b1) ? select_ln117_281_fu_1117_p3 : 5'd29);

assign select_ln117_283_fu_1139_p3 = ((or_ln117_253_fu_1125_p2[0:0] == 1'b1) ? select_ln117_282_fu_1131_p3 : 5'd30);

assign select_ln117_fu_627_p3 = ((and_ln102_327_reg_1512[0:0] == 1'b1) ? zext_ln117_fu_623_p1 : 2'd2);

assign xor_ln104_122_fu_514_p2 = (icmp_ln86_260_reg_1321 ^ 1'd1);

assign xor_ln104_123_fu_711_p2 = (icmp_ln86_261_reg_1326_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_124_fu_528_p2 = (icmp_ln86_262_reg_1332 ^ 1'd1);

assign xor_ln104_125_fu_579_p2 = (icmp_ln86_263_reg_1338_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_126_fu_831_p2 = (icmp_ln86_264_reg_1344_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_127_fu_845_p2 = (icmp_ln86_265_reg_1350_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_128_fu_543_p2 = (icmp_ln86_266_reg_1356 ^ 1'd1);

assign xor_ln104_129_fu_589_p2 = (icmp_ln86_267_reg_1362_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_130_fu_726_p2 = (icmp_ln86_268_reg_1368_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_131_fu_855_p2 = (icmp_ln86_269_reg_1374_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_132_fu_860_p2 = (icmp_ln86_270_reg_1380_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_133_fu_978_p2 = (icmp_ln86_271_reg_1386_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_134_fu_1071_p2 = (icmp_ln86_272_reg_1392_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_135_fu_1147_p2 = (icmp_ln86_273_reg_1398_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_570_p2 = (icmp_ln86_reg_1310_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_617_p2 = (1'd1 ^ and_ln102_335_fu_599_p2);

assign zext_ln117_26_fu_641_p1 = select_ln117_256_fu_634_p3;

assign zext_ln117_27_fu_691_p1 = select_ln117_260_fu_683_p3;

assign zext_ln117_28_fu_906_p1 = select_ln117_268_fu_899_p3;

assign zext_ln117_fu_623_p1 = xor_ln117_fu_617_p2;

endmodule //my_prj_decision_function_90
