-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Tue Oct  2 15:30:21 2018
-- Host        : PC411-00 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {C:/Users/Yurii/Desktop/SDR/FPGA
--               3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.srcs/sources_1/ip/RAM/RAM_sim_netlist.vhdl}
-- Design      : RAM
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tfbg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end RAM_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of RAM_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"03000300010101706C01011C040603010F07511C030201000233021F7E000100",
      INITP_01 => X"4ABFBE38A0F1E1731A69B57FA8ED73C604B30B4DA572401A2000204002845C03",
      INITP_02 => X"B5DE831AC4218C744229708E0524BD2F7D16582B44213ADD385E32B10D107881",
      INITP_03 => X"818F0FD5D07913E9E59445D88206086215DA82D2703A497A0BE94C5A95692708",
      INITP_04 => X"79B3674F625C01885F4C439E51BCB79B40A3D7D00DF7A6F19F194C98068DD3C5",
      INITP_05 => X"E975D129BD404994B3504AA9B7006CCADC3EEDDFC0A10DB30C120A01F6459DB6",
      INITP_06 => X"2869CDB86FA0263ADC2375B100FBB84926321020475D7E0F9CA722C2420B736A",
      INITP_07 => X"289329E0016B8F9E7AEE30D444896B20FDEABB54CF972428685C09721A5B49F3",
      INITP_08 => X"20261A35A4347BA1F0E49E0000FEA38F11F8C8AB48E41952B70116A17A234674",
      INITP_09 => X"1223AC6624B8450CE972D6E60843210659AF16EB483BC4B088304D6AB3968E91",
      INITP_0A => X"0924060234835A4A4A091142884D2840A032405819283004B804C0C241C853BC",
      INITP_0B => X"C4500200C09C008060644B9B1F2021F22CC5632B0E124C67AC1849210E458328",
      INITP_0C => X"C3FFFFF8C40A010A8520A8E33009142B112C4F16A352DD8935B2D159ACF28852",
      INITP_0D => X"00000000000000000000000000000000000000000000000000000000050020C0",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000BFF06838173080000005283050908000000000000008900000000000000DA",
      INIT_01 => X"00000000000053730000510A1010060900000000000053730000000606067305",
      INIT_02 => X"0000000000A70B06000000000000042B00000000000000880000000000000000",
      INIT_03 => X"000000000606700500000000530670050004062B0509065100000051050A2AFF",
      INIT_04 => X"000000522A050908000000000004060600000000000051810000000000000005",
      INIT_05 => X"0051067406050A81000000000000008800000000000000880000000B0806DB08",
      INIT_06 => X"00000000000000520000000000000C0B00000000000000040051057271FF0A81",
      INIT_07 => X"00000000000051FF000000000000000000000000000052720000000000000000",
      INIT_08 => X"75845184082D7508045153720505720451721005838153101010101010100480",
      INIT_09 => X"9480808C80E8840C0B80E80B80FC80F880F40B83828080800C2D08080C0C808E",
      INIT_0A => X"3D803DE63DF5510B3D06800B8EF00B048380EE08E80C122E52B0A7803DFCF8F8",
      INIT_0B => X"539A8387A42E7986399F8324798540A0D4E9D039E239E1398C8382843880AC83",
      INIT_0C => X"7AF0E48B2E80818FE46080387A7B0880088B3D8E88270BAAF470E66253988005",
      INIT_0D => X"7BEF5C7B5B7B88EF5C7B5B7B90EF5C7B5B7B885F843F8B3D261C33051D3D549C",
      INIT_0E => X"955E3FC175DE75261708A0A0515238773FFC8C8C387538830868043FEF5C7B5B",
      INIT_0F => X"FFB5753F5253703980568C3D33B3803F768357970808337776F2515D337170F2",
      INIT_10 => X"A4A478817579778305555C77D27105298E70803922A2195FAE04580529C27533",
      INIT_11 => X"BEDE3FF48A513F97FA845186A0A38EE1522E869870FE9451388834573D580BDC",
      INIT_12 => X"51523F87F393833F86F393833F80989351858C9352853FB58F3FC18E3FFFAA80",
      INIT_13 => X"B4843F8E8B513983F98D168E80808008DE380982228080803F053FE09151A583",
      INIT_14 => X"06A00C06908C538108538108538108387281E2510D0D0C2A8C3D8084893FEBA7",
      INIT_15 => X"08FF80955508B052E9340B81A43D3D70835139818371542E52727654570D0D0C",
      INIT_16 => X"B4CC895508FE80955508AF52E90C08387481D1E93874818180B0848080808F55",
      INIT_17 => X"082E0680518C843D808004B8FA808004A88E3DE9DF2E068051522E0680518880",
      INIT_18 => X"FF8180063379FB83510D0D8081533DAF3D8CBC07E9750D0DDEE9DF340BFE870C",
      INIT_19 => X"511353FE8372D475820D0D1233518083803D3D0B808A5376FE83803D3D0B3F52",
      INIT_1A => X"E8A80D0D80122EFF119074040C387284907373872E33808174760438823F52E8",
      INIT_1B => X"51B13870510687A8700681A8A8818172518170812E8133880D0D88808488A881",
      INIT_1C => X"518170818181808181F1512A90539778FD850C0B88CC347008385170080C7083",
      INIT_1D => X"7275040C8081393953818051702A90F1512A9090512ED0A83880805132817081",
      INIT_1E => X"08387174F353588C70820438700C7051F3800C0B8081823D3D53F18D31AC0838",
      INIT_1F => X"0DCC828006A0CC81040C5281220D04528872802B0CE884267304388710130C74",
      INIT_20 => X"06A00C077002040C802E517081040C723FE08B527039800C71B82E54080D0C71",
      INIT_21 => X"76AD8A38765D2A7005613D3D808070818283FB8573815214F786530D0DCC8480",
      INIT_22 => X"E3A0752E5919802E06388006335C52703D3DF68B808C3380C952FF3F76807977",
      INIT_23 => X"53A25919928155528453A25919DA515612773880802E38802E39C680812E8A75",
      INIT_24 => X"8006820A86555507720579043851708CB880E0040C39192D58768E5659199E51",
      INIT_25 => X"E97651520D0D805272832E2AEE152272745578FC8651813873D80C7151795271",
      INIT_26 => X"8F5208550B080C802E3F53830D0D803889888E54520B053D3D25528851E9FF85",
      INIT_27 => X"02B7E48A6605028D8005808C05028B81059051913D3F5292543D3D8475388988",
      INIT_28 => X"086E439B58802305053F055253AE3D9B3D5BE8915181693D23843D2384962205",
      INIT_29 => X"E88280BFFF571784BD5253E6E02E06945438730C84553131708440835F5E5C08",
      INIT_2A => X"F6C2E0798187535323055A3F525247D005843D076980803D23055A7F0B400D0D",
      INIT_2B => X"3D23842381043F7D055456A6807623848D2258F7983886345B1D537B575902D5",
      INIT_2C => X"8605900BEE94388634841C53055557595A64519486519453EB519453EB053484",
      INIT_2D => X"7E11AB043FEF5B7AE07A86E49C80800884AA3D53A93D80A0A93D80A6B6810534",
      INIT_2E => X"811C877951983DA81D5BA22E22F509798406802291095A9DF4808D5C29ADCC09",
      INIT_2F => X"3F52AB70A73D5386028502341C8202237B51E95A915EE2A45253805BA8409E06",
      INIT_30 => X"842E512AD1095B8C1D842E39E7261C331D5C54AA57590251539F51AA79519805",
      INIT_31 => X"F080797A5D847A38817F2E5D221B8452817B5C08A4708090383F1DE05E84FF1B",
      INIT_32 => X"845A807C81797C5E553F7D8851B453231BA4793DA47D5F9B3D388008F422E4BD",
      INIT_33 => X"7F883F7D889C79221C80803F22812E5E891D812E339581387D3308AD5A617B81",
      INIT_34 => X"1AD202D102961D39E68008388834021B3888345B1D3D7EDA523F7A3D4E9E5A3F",
      INIT_35 => X"538B852E5371AC702755803DA880800DC5525456D20208F02A08F03D53D60223",
      INIT_36 => X"088051FD87518052541094EA530C808273EA11EA0C1426083808FF713D3D70E7",
      INIT_37 => X"C0769090908054728B8376227FF9855480162B149071333D3D73E65280530880",
      INIT_38 => X"3D275414ED2252148082739080800204398151333875D690908A153874313DFF",
      INIT_39 => X"19B1FF81821A8182815D2E58537130728A81C508E10538FF5B828106815C803D",
      INIT_3A => X"57710580700204387C1A81821A80518CEF58775777831919AB56BF5682199180",
      INIT_3B => X"2715540699517481812E5417050294C0703D3DFF80513F52513F523D3DE98054",
      INIT_3C => X"2E3F0AC6E17451385170083F8081AB8D04810D8038098051E15594823DF99854",
      INIT_3D => X"E43DD0043FA48851E03FE8E5E03FC4D980FF80DC8080E3808080513FAC88B2E2",
      INIT_3E => X"72888098CAE58053703F73558008883D3D512E083F943D3D512E083F807351DB",
      INIT_3F => X"39FE817582F398F3815139D911067253550C70E6068A8C3F853F848355898038",
      INIT_40 => X"8473388086FF549F90DE3F843F9583510C0BF33F08D7043F97DE3FD838D83809",
      INIT_41 => X"C480568038969F815152779359848080FF873D8452FC820482C0043F8084B23F",
      INIT_42 => X"3980515253B7398080FF3F88D38051525339D6FF8039C6805EEC8181E0818108",
      INIT_43 => X"80758271058088FA51D580048051388834573D778305D082835180D28D8C90FE",
      INIT_44 => X"81E7830706845681395106061170709C2E54317016802E8038095655A379043F",
      INIT_45 => X"0D0D80392E8C5408D681FC8205587673812556587F0D0DBF84C783CF83D783DF",
      INIT_46 => X"520554FA89552E5681C1523880807008D53352893DAB0D0D898053883DDC5633",
      INIT_47 => X"9C518106888082A8F1512AA4A082C0702B3DB0B0C00C0B9499885606DE560BFF",
      INIT_48 => X"F08FCF54E770740439810C122B94558288865238069155720DFF825181708181",
      INIT_49 => X"8271827582E0F1512A9053808C8093FE8251817082043FE73D3D515270FF8453",
      INIT_4A => X"0C323F80865153553D3D06805153900D0D87525488823D3D70E0700688E02E72",
      INIT_4B => X"52809F70FF82263F1781735708080D043F80070A54883F263F7704387081EB04",
      INIT_4C => X"90B0E08A8254828C84705482848C7056C8FC820C0B98818280FEE08882FD3FFA",
      INIT_4D => X"3D768C54E1828E567616FD737675758280FFC374CB803F56720D0D0C8182BC75",
      INIT_4E => X"1608883815889F52FF3F75043F717106723F5106088175841638088138737A3D",
      INIT_4F => X"08FF853FCEE83882EA808051522E53FF062A3F080D0D80FEA352F9553D3D7294",
      INIT_50 => X"5A82E08CBCE08A82387655F8820C0B9881820C0BE08882880D0C8099800B0405",
      INIT_51 => X"8288088C3D020C8570DE0552080D8C3F72040C0BFF3981817038717073577608",
      INIT_52 => X"08F0050B088C080C8C8CAB050C8C08F481050C8C0530082588050BF9088C5408",
      INIT_53 => X"538C088C8008FC81080538088C080D8C043D80F80530082EFC0C8C3F088C8C80",
      INIT_54 => X"088C080538050B2EFCAC88050C8C050BFD088C54088C080538088CF808510805",
      INIT_55 => X"F40C8CF88DF4088C8008FF08088C08088C0805088C0805088C088C08800539FC",
      INIT_56 => X"3D3D31AF73265414380908743D0B06FF5481BD2E5274FFFF80833883793D8C0C",
      INIT_57 => X"7027C95253718453718453718453718474863809525674819852A75175275579",
      INIT_58 => X"710572840C70A5512B07743D74817134709352A2513883570579FC5426120508",
      INIT_59 => X"5671817215128051702EA92E5671FFFF2E06712E557C3DFFF252537127DD5253",
      INIT_5A => X"F39E54E80D0D80DF762E74731738518170FD70B15397762E7173743D7031FFFF",
      INIT_5B => X"724000FFFFFF00AA0438095212387070E43D0051AF8180FFFF80F63F51E8ACAE",
      INIT_5C => X"6C6F707478726E74616F6F697200202020206D796961637478726E74616F6F69",
      INIT_5D => X"696D41003D656C62557079216F446F64576C0025647365686E6800646F756474",
      INIT_5E => X"CDE47D7D7D7D7D7D7200206B2076722000720025656E69696D656D0025656E69",
      INIT_5F => X"4642373300642500D9642C000102008541342D26211C7F017D7D7D7D7D537D7D",
      INIT_60 => X"2073693A5F6E0020206B206169746C206D5F00756F616C206D6C61746400FF00",
      INIT_61 => X"75706C726763002E7766616E6F6520732052677200000A64736E74736F200064",
      INIT_62 => X"67686E616466614120746F6476006F6F6E6D416E206D476E637269006569506F",
      INIT_63 => X"206D7272524F0065696974676164690067612E6F72726E63726900616969696F",
      INIT_64 => X"00205F6C00656D207462206F206C2075656D20746F6476006568766468692167",
      INIT_65 => X"47494F006F6F6F7465004749005300494D005200540045006E5F6C000A6F6565",
      INIT_66 => X"74742C6865616165703A64206365706972030103000025742C306F3A5F4F5F00",
      INIT_67 => X"46423733000A626D2CA1A19780A1A1A1A1A1A1A1A1A1A1A11A3C51A1A1FB000A",
      INIT_68 => X"0000000000FF00FF1800BCB4ACA4000F3100006C00000000786D002565002565",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000001015024010136120601000000341B05030100032F0314FE1A0101",
      INITP_01 => X"0CC0630502868A000C30C424843DAB48D38E4BB14C10200024A28044048EC801",
      INITP_02 => X"1200010818D39C05AD002C6C0001BE8FFFE9E80F3BDF6924427460A01E0D1D34",
      INITP_03 => X"A00D80006D014A0001D0010440840420200856436904498B8868982109D00060",
      INITP_04 => X"02648E98007886381589818B25442C151E0B282A2824605904979F8A11011725",
      INITP_05 => X"F6196042EF8D9B230D82B57343A42514D223458594D601CF0244D401074B91B8",
      INITP_06 => X"87915C0081124B73448156FB8019B6D9311101C6EE88D3D52BECDB342B054516",
      INITP_07 => X"F034502811CC18630B54E848458A09C089252D8A31680934F4A2BCA05700D89B",
      INITP_08 => X"10028802032BCC45CBE9302A1686CD900C82909075A1BA0004D02CD83139B9AB",
      INITP_09 => X"9602164030062CFA115D2F81A08485AA0C4AB018840CA002245C2371680B2788",
      INITP_0A => X"624939D520809230011240000000008A0006000002000001000906D8142109C4",
      INITP_0B => X"04D20000000D309852F3A6010112201135662A5E9142C40821C2508C264EEEA0",
      INITP_0C => X"06000000D1015521936802C0206922610CC12C02908E3A10B1878818B1C18786",
      INITP_0D => X"00000000000000000000000000000000000000000000000000000000050280A4",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8285FF840204FF830000008395C18383000000000000008500000000000000C0",
      INIT_01 => X"000000000000031300822882050540B8000000000000031200008240B904B9C0",
      INIT_02 => X"0000000000C4824F000000000000A83900000000000000850000000000000000",
      INIT_03 => X"00000082C08484C000000000838484C000A87E85C18382A9000000A97F048315",
      INIT_04 => X"0000008308C183030000000000A884B9000000000000A90400000000000000C0",
      INIT_05 => X"00A882B9387F83B8000000000000008500000000000000850000028502C1C003",
      INIT_06 => X"00000000000000820000000000005285000000000000008200A8FF842A8383B8",
      INIT_07 => X"000000000082A982000000000000000000000000000002020000000000000000",
      INIT_08 => X"0404060640E03A42A89C0529037F401E068388C0393908080808080808081F1F",
      INIT_09 => X"4006854002C0407C407CC0527C7448745074059C041C040242DB444040442869",
      INIT_0A => X"4EBDD002C185780541C00585177486821A853838C05842400474B8747F746D74",
      INIT_0B => X"44A0A02041439CC05A173C429CC02D054140F243C047C07817BC1CC045C1973C",
      INIT_0C => X"ADCF1E83BD2D04D51E221F44AD320445C0224C249C84C7209E1E65A9C41FA8C4",
      INIT_0D => X"2E138E998E2E05138E998E2E05138E990E2E05AD0147CF4F3E40BCBE3DC1022A",
      INIT_0E => X"9C046640ABC09CC9CF0C2D1F66D247ABFF6DA9174A2BCEAC098686C3138E998E",
      INIT_0F => X"40022E66190D994A9FA9A94A8C402FC8AB97AB050C0C0CAC9CC0AC030E4118C0",
      INIT_10 => X"2E9C449AAB1E2C05EE84669C4004C2422B0214CD0C86C8112F8404D4C240AB0C",
      INIT_11 => X"C840636E1FDCEFC1829FB9289CCDA8C35040C86EBA829F40762CBBABCBAD401E",
      INIT_12 => X"41DFEBC0C5A8A9F5C0C528A9FFC0C79F04C0C228B92ACEC328D4C328D5C20605",
      INIT_13 => X"C81C70D21F3AC4A8C22ACA281C1FA840C05617B9023B172B75FEC8D59FC0289F",
      INIT_14 => X"7FF0487FF0C40683500683480603407A29041F401E1E4045404085F09F4BC29F",
      INIT_15 => X"C028291783C028C140D240BA747E44A81703EF2A97A94040191CB92B2B1E1E50",
      INIT_16 => X"746F1783C028291783C028DC40D8E4442A04FF404A2A04D829741F2829291783",
      INIT_17 => X"3A40FF9F68A9AB7D051F06747E051F06747F43404040FF9FDC4240FF9F68292A",
      INIT_18 => X"401C39FF3ABB821F409E1EB928387F40C1F07403C0B91E1EDF40C0D2C08206D8",
      INIT_19 => X"395AC082A8116F02149E1E5A82B9829FA97F42C0289F29BA829FA97F43C0C8BB",
      INIT_1A => X"40C09E1EB9484029C4C186860A7C29AAC11FA983400A9C042A8686F2A9E799C0",
      INIT_1B => X"74175DA899403840A8403840C006839CA838041CC0AA82019E9ED4C0D4384038",
      INIT_1C => X"A8380406B81CB80608B88343D4AA02BB82064860A829AB3A4678289548482897",
      INIT_1D => X"298686400605C5DB891CB8288343D4B88340D4D448C040C0623817A84038049C",
      INIT_1E => X"B94729AAC0408340048686F8A8AA394340C14277C106857FC28993C339DC56CD",
      INIT_1F => X"1EF09CB842DCF08686640604029E86A84038C1B9B87938C38686EEA9BBC04696",
      INIT_20 => X"48DC66C4918686C0404003048686C01F696F1728954DC0383A404083501E601F",
      INIT_21 => X"16A917C7ABAF4F99483F7BC328ABAAAAABBB821CC21FA9B92817409E9EF09CB8",
      INIT_22 => X"C0129C78AB4083D2FFE8BAFF3C57021E7BC1A88182160204D7BB28D8A92A1CBB",
      INIT_23 => X"402A29C229AA4084BB402A29C2C03A2CC11C5DBA9C79453A7AC540BA1CC0929C",
      INIT_24 => X"B84039C0172A83BD9944868677289938C002C086C051C0BC822917192CC21F3A",
      INIT_25 => X"401FE4BA9E1EB802833840C8A8C0B89CB92ABB8206049F44A8F06A9FA898031C",
      INIT_26 => X"17AAB9EAECC0023B406383381E9EB8F729891711EAC04B7E4140890644C0822A",
      INIT_27 => X"04FE9E292ED7C0859142C005D3C00591421F02A9C9E902A9387844BB1FF52A8A",
      INIT_28 => X"9EA10805041F02427951FCE4C3A84D29CBC0829F0214A9C80201C80201911ED7",
      INIT_29 => X"FBBC1C3C12AC84B8CF0484F740C0411C834D2ABB932D383E84AB038484B7C29E",
      INIT_2A => X"28FB402D0446B8B802420470B8C534746901CB409102C0CA0242029140201E1E",
      INIT_2B => X"C702011E86864FA9FCC4BB02912B02019102BF829F772EBDAD3D402A35369CF6",
      INIT_2C => X"914291C0829F77ADBD70BD43F24E4040229F02291F0229C21F0229C391428201",
      INIT_2D => X"2E47868664938D99402D481E2B2C2E04F5A84AC3A84A29F5A84A29F5029A429E",
      INIT_2E => X"3CC3281F3C29D428CF1E83C10E43172D9CC0C80E439791C328A993AD420E4117",
      INIT_2F => X"7F02A9C2A855C3C041C0199EC2C0111E1F3CC01E4304D3FFE8C21F291F299CC0",
      INIT_30 => X"83C283C44217AD38488340777B3E40BCB0BE022A3F3F1F3F431F02A91F3D29C9",
      INIT_31 => X"28A99C3E2E0F84EF049CC0A00EC4A80E429C40C0AE2A2A3F417741C03FBF7F43",
      INIT_32 => X"818D9C449AAD8E1E3E51A91F3CFF441EC1A829CEA8291EA54DD304C0AE0E0EC1",
      INIT_33 => X"A9A0C3292F9E913E461720673E83C8AE0F5683C18D411745A1380DC1849CC41A",
      INIT_34 => X"C2C03FC03FBFF26FF1960277AD8E99BF772EBDAD3D422BD1BD71A9D5BC91047D",
      INIT_35 => X"8928833A0928753B3A04057E7506051EFABFBEBDC03CC028C0C02D4ABFC0119E",
      INIT_36 => X"C01FBA821F0214BA02042840430904382A4040C05240C352DDC0AABC7D43A893",
      INIT_37 => X"C0AA753839932B388339ABC6BE82292983C144C1B819B87E42AACF021443409C",
      INIT_38 => X"43BA0AC0A8C6E5460605407511918686761F3AB8C82BCF7539291456AA3946C1",
      INIT_39 => X"44FF40060544849AB84040A883123818380440C0A8446BC0043A3A40162D057A",
      INIT_3A => X"AB9944CF9986865441480605449F0275138C990DAC05C4441711138688463E17",
      INIT_3B => X"3AC040C0C0191C0439FFA8BACEC028C01E75C1A81F41E0C442E6C07FC428C1C8",
      INIT_3C => X"405F40EE409CD8C428955AD52A04C58606859EBA41971F39C0C0A82AC3820640",
      INIT_3D => X"C07E7986E5721FC028EF71FF28F771C95FC0C1289C04FFDF281F0572C1A8EE40",
      INIT_3E => X"9CB92B3AED40172815611F2985C0A87DC140C0E871727FC23940E855721FB92A",
      INIT_3F => X"CF9C041C3AC017C01FFAC52964C61FAAEEEE99C04104154B294FAA17F49CB945",
      INIT_40 => X"732946B928C329FA04C36229CE299F4BEC7FC076C08686E4A9FE477947794B17",
      INIT_41 => X"6A020214D93AFF1F5E4A1CC12C8484868206C328C09E86068560866CA904C3DD",
      INIT_42 => X"529F84840B2E5E1C3A40FE7A401F4484847440FF1F7CC01F04C60605F1068504",
      INIT_43 => X"A92AAB9942FFBC9FFF2886869F41762CBBAB692C05F6C02E1F409CC02829A91E",
      INIT_44 => X"A9FFA983F8B93838C5ABFFFF7F088A83402B3896959C4040411744AA02868668",
      INIT_45 => X"1E1E3960C0EC83C0283B1E9A42829AAA3A3A8BAB3F1E1EFFA9FF29FFA9FFA9FF",
      INIT_46 => X"FBFEC0820640C03804EABDCB1C3983C02B8202A9C4819E1EFFA902AAC49C6F82",
      INIT_47 => X"E0068340B98206E0B88340E0E028C0034440E044C04075E0820640C04099C028",
      INIT_48 => X"73B9A99940158686742939BBC1932AB9A81783C5C1B82A3E1E829CA838040605",
      INIT_49 => X"030683063841B883447003033DBC81829CA838048686D92840C1B829B9821FA9",
      INIT_4A => X"4040E5829F4043407E43FF9F40402A1E1EFFC0C406857E422841A84038414006",
      INIT_4B => X"84A9461EC09C04573A932AAB9E9E1E8642A9854DD01F6E047986867A28048686",
      INIT_4C => X"8B7EC1060506047F700A06047F700AC7C006054850700603033BC106BA1F7EC5",
      INIT_4D => X"44ABFE40932A17ACBBB9A8A99CBB181C39C040AB40B975ADBE9E1E400605FF2B",
      INIT_4E => X"44401F4A42A9172A404C86866406063A18E62B3AC01C4005C4C8C0AA462A3C7E",
      INIT_4F => X"C08206F0E940C62A0406B94039DD2840FF446BF09E1E0304FDC040407E4229FE",
      INIT_50 => X"042C41707CC106056939BF060548547006154245C106057C1EC0857F15C00661",
      INIT_51 => X"280402A97E04C62A04C14484C69E016C86864CC02A769AB8A8C8299CB8A91E40",
      INIT_52 => X"460478400286C60218041246028446041C7E020544844640047EC006468606C0",
      INIT_53 => X"4004021C844604864644C90286C69E01064438047C844640040238D302290486",
      INIT_54 => X"028646464C4640400413044602057EC0064686060286467C46022A04C0844646",
      INIT_55 => X"040238042804029C84C686460286460286C67E0286C646029C028446177E6404",
      INIT_56 => X"7E4338FF38C12AC24717B83A4340C0B88A8A8338191C381CB803C6293B7E8640",
      INIT_57 => X"39B9930902043802043802043802043882067597898219389789178339B9AA38",
      INIT_58 => X"394286B8A93813AAC8BA3A439C0429AAB997891783C5AA9946BB9C38C17E42AA",
      INIT_59 => X"199C04A9FF4017839C408338199CB91C40C19C402A3DFD2993090239B9930902",
      INIT_5A => X"C0972AC09E1E057F3A041CC1C24D284103FD0417097F3A041CC1384429B8C040",
      INIT_5B => X"B900FF807FFF00D786789729FE48290274FF1F04DB291F9F06B9286640C0FF7F",
      INIT_5C => X"10B610B1223230B238393110B905BABA16B93ABAB1B810B1223230B238393110",
      INIT_5D => X"BAB7230090B2BA1010BA26322129393690320090B210333134BA001233311233",
      INIT_5E => X"030304040404040403001DB13CB710BA00320010B190B6BAB7B9B90010B190B6",
      INIT_5F => X"22A09B99B2121700000105FF0505806104040404040403040404040404040404",
      INIT_60 => X"3210B238323000B933B732313410B41DB6BA00311710103AB7303135B780FF00",
      INIT_61 => X"B2103037B73200323690393426B2321015A9B7308000B2123432B7B431280012",
      INIT_62 => X"BA3A3423B790B623B7B139349000373A343210BAB23428B73A38B617B3902334",
      INIT_63 => X"B790333A102900B3903A29B73732B717B7373233B034B73A38B697BB33163A3A",
      INIT_64 => X"001D352F00B9B9B7B690B43933B61737B9B9B7B139349080381032B63934B637",
      INIT_65 => X"AF2627103931363234A2AF2610A70029A600AF00AF00A700BB352F00B23A3932",
      INIT_66 => X"B73AB2BA363738BABCB9B7BA30BA3A10B981008000003CB7BC90B92BA3AA2CA2",
      INIT_67 => X"22A09B99003A30101010101010101010101010101010101010101010101000B2",
      INIT_68 => X"0000000000FF00FF1A081919191980008082801A0000000032B60090BD0090B8",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"020004000200017AE20000102004060000006030080002000000001008300002",
      INITP_01 => X"9E0046C42DE4186D6CB2F59BC70A03598A0AC028B1C1021A084A942B70009800",
      INITP_02 => X"D75AC5692958D64A948C40C40800E8EFF714B02800414B6DCBCA4C2B4BF830E6",
      INITP_03 => X"A4158ADC200EC321E1C022CC840D84000000C7D2343A02613C66D5B7EE77DB2E",
      INITP_04 => X"D62C66EE242C03061EC9329124218232C06097B111E1FBC62078753A0C050005",
      INITP_05 => X"7BECA6174883C10857B953B63818244BC8633CB79C1088333FF62063A4027B99",
      INITP_06 => X"C1AF0365F110521805333A0EFF049F284E8A024D371812452316423C00BC7EEC",
      INITP_07 => X"5B202C04F41B4682D132AD26290D614CBE9DCD3AE3706C901D82A34B5A2296EA",
      INITP_08 => X"0C11DAD83BFD3F3ED9C1E6EAB3048A107BC89EBCA3896DB37E368CA40ED74EF5",
      INITP_09 => X"58022D1BC9732767629D8251835B880E41B3358C39958604000F43AECA900451",
      INITP_0A => X"96DACA1D933385DF296422A6555761299C4BFB85E09659EC9EB6421410A243B0",
      INITP_0B => X"2F720000002D2C762785A41D24F69E4F3B04F31F0D3884E6740444422B2E0B71",
      INITP_0C => X"240000001B470049DCE52AA65FF6D35077B3BBCC7D4D71FE006C20B5095F6F56",
      INITP_0D => X"000000000000000000000000000000000000000000000000000000000500C141",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E9C2E0CA60C1FF7F000000FFCA41A07F00000000000081C200000000000041C2",
      INIT_01 => X"000000000041CB9C00D4418C9C1C415C000000000041CB9C0000D4C2C2418182",
      INIT_02 => X"0000000041C2609C000000000000948200000000000001C20000000000000000",
      INIT_03 => X"000000D48241818200000041A04181820014DCCA41E0835C00000081415DE79C",
      INIT_04 => X"0000007F0441A07F0000000000D4DC82000000000000419C0000000000008142",
      INIT_05 => X"00D47FC21541428200000000000001C200000000000041C200002A82041CC27F",
      INIT_06 => X"00000000000000600000000000413A42000000000000007F4181019C5C604282",
      INIT_07 => X"0000000000835C5C000000000000000000000000000004A10000000000000000",
      INIT_08 => X"222020A21434020254BB84445C419C41010AC182C1410404040404040404EDB0",
      INIT_09 => X"2A3DC22A0302203A2003C22001E020E020E020AF2AA929030336024103155460",
      INIT_0A => X"0E164341CFC23A414E82E00220E00F43602094020B3A0E9C1C20D46001E020E0",
      INIT_0B => X"506060600EE0A2602021CEE0A9604860031EA0034203422021CEA360491E2196",
      INIT_0C => X"FF542760DEC1E054A702E08B9681E0164FDAC8C23ECF8F54E7E5604F50BD984F",
      INIT_0D => X"209F20DE5FD7201F20DE58D7201F20DE5857E05802E2944E22CDD68F97027821",
      INIT_0E => X"A0022201010AA59D7F22E3FB37D4C93864A01D600B020956A18F0F269F20DE98",
      INIT_0F => X"4DA132A306234657EF8C811563D70265205D8CA0E3246501A19DD46165CA9C4C",
      INIT_10 => X"68BB16DD556556200F06A02B15063A5D1061A1C8641D4E5D829D06371D49C165",
      INIT_11 => X"141464A0E937E84343A90F9CE30FE0148EDC94E04343A3E009464C41C6CF5565",
      INIT_12 => X"E03064A00F21BC64A00F21BC64A08F61A0E00F024F02E18F02E10F02E1CF68E1",
      INIT_13 => X"4FE7E2CFA1144FDC8F144FB02677011414417B55234E2002630FEBD43CCF24F2",
      INIT_14 => X"1CE0781CE0542820782420782024780BC1E0F4543F60411C600120E0B9E24FEA",
      INIT_15 => X"0F6A21207F0F3414953A4ED560410320201DD4207F4CCE9CDCE7145C1E3EE178",
      INIT_16 => X"2020207F0F6D21207F0F3414153A370BC1E014140BC1E014E3203A6AF021207F",
      INIT_17 => X"CE5D206DA01D5D016D7CE0E0016CA1E0E04103024E5D20793A4E5D20E5A06E21",
      INIT_18 => X"5DA415209543436D943F21CFE05DC141142020029CC220E11414143A4343203A",
      INIT_19 => X"D43A4343145C2020E83F203AA34343775C4103CF9CEFDC4343735C41034E6094",
      INIT_1A => X"03023F21144EDC14010A8F8F230B02010A772360DC2DA58B150F0FC94494048F",
      INIT_1B => X"20600B54209C024E549C02030223203C948A24615C54659E3F20E014A003C108",
      INIT_1C => X"944A242414A114231C54201C204CA24343206A6060C4415C6A5C41206A6A2860",
      INIT_1D => X"204F4F5C2430543F3FA3544C201C2054201C2020CE5C03CCA0CE20549CCA243C",
      INIT_1E => X"940B811542541C6022CFCF09C401F21403C2A00382227F418E20DC541CA06E09",
      INIT_1F => X"20E0BC541C20E00FCF78311CA43FCF14A00202605D60CE9CCFCFC9D505CEA09C",
      INIT_20 => X"1CA0780A81CF8F028E5C30280F0F9CE77E2060416014D40A02CE9C206E3F7837",
      INIT_21 => X"5E1E6009D6561CC1C05F414FF9D44C4C4C4343F9D4EE0C4F2EA0553F20E0BC54",
      INIT_22 => X"1D3C3E600CCE609DA0A0D52096282163414F4C43435EFCE0944F026BDD5EA515",
      INIT_23 => X"D5A0425DE2AB555C0ED5A0425D4B14D4063B0B4E3660490E60200B4E671D38AE",
      INIT_24 => X"549CD41C2055A00AC1C00F8F5C41A002430382CF027F0ED42020609D425D7414",
      INIT_25 => X"02613A943F210E0AFF4E5C5C54C105E3149543432020E50B1C2078EA4A1D82A1",
      INIT_26 => X"6005553A3A4E214E0215FF1E3E21148994209D9C3A944041CE9CBF1C14434303",
      INIT_27 => X"E054A4A0DA014824810048E00148A08100F17701D42B75CF614103C831491520",
      INIT_28 => X"280171A020F83880A06B8F3A4F8154E1024343FAA13001146FE0026E480FE601",
      INIT_29 => X"9416A10EE0C655DD9405DD140E1C82E3E00B421CDD55209E1D0F7FCF4F179668",
      INIT_2A => X"DE148EC1E0170F4F3440023ECF1411E060E09E3081A1E0023240E50F62DB3AE6",
      INIT_2B => X"826C20E38FCF7FE4CF9548A1CF0668488FAB43436209474C0717246516D6EA8F",
      INIT_2C => X"81008F4343F3C946CCA016240F15169702F77DE0B47C02CFB87B024F81406D21",
      INIT_2D => X"90420F0F3E9E200616E05565E060C0E08F81144F8114E14F0114E148A14100E3",
      INIT_2E => X"964F9E2354A14F9E1425609E21412108E0829E2041605E4F3A1E668142244121",
      INIT_2F => X"A97A1E4F015448014D0147E8480187A8F014942A02E0548F3A10235C255CAE82",
      INIT_30 => X"609E231E412190080E60A4E1CE21CDD6C79477679696B69450B97DDFBC54E1A0",
      INIT_31 => X"62DFA390482906A04B6E1F04E04F07220B61CE4FD6741857026914940E97A00E",
      INIT_32 => X"4CDFBB17DED61EA1D569DE2B548F12A64F9F224F9EA266DF88A0A04FD7606B4F",
      INIT_33 => X"DFCF68DE57260F168E20027C0E601E8C308E609E60CE62CB1607634B01BBD647",
      INIT_34 => X"48014D014D5707E0549E21C946019E1609474C07975FDF541468011448870768",
      INIT_35 => X"601C605C2315200EDCA96001E0A920EA5494154801568F9FDE8F1414480186A5",
      INIT_36 => X"1CB6434324ACE1940260055455ABDD0503C1028E3A4E1C3A094FD55D41033FDC",
      INIT_37 => X"08546045CEE05448FF0E963A43439514DC81DCC10A445D4103E094ACE1550426",
      INIT_38 => X"4E20A40F013A2DE005E015E0E3810F4F9577D54509E05460542224C9D59CC15C",
      INIT_39 => X"2089960620600657DECE1D5609A04C9CC120CBCFDE06A05E068E559C1FE46041",
      INIT_3A => X"D4C1800AC18F8FFF97200620E03A9F201E20DD9E56201520601EDD0620208E20",
      INIT_3B => X"6FCE4E821C9CA58B4EE00CD5010F9A156241CFA0EE54D4CF54146041CFA05495",
      INIT_3C => X"027FE5144E60381C41236E62C1E04F0F25202255411D7914940F9E154343E04E",
      INIT_3D => X"5D01608F7660ECCFAB76E0CFAB76E094D4144FE6AEE0940EB3FF20780FE0148E",
      INIT_3E => X"A61595E014CEA041E062AF723F4F64414B4E9C3C7660418B4EDC3C79A0E54F14",
      INIT_3F => X"4FA84BA9031D029D77394F143A8A73D4393C04811CA0A26202623FA461A39509",
      INIT_40 => X"A0020B4FE1149C01E01477B061E4E9D43C0302614F4FCF61FF143F200B204160",
      INIT_41 => X"5742E261A0950E3739E0A4DD82CF4F8F43A00F345421CF2423604F6101E01478",
      INIT_42 => X"D7A70505653017A19502626057EE3D0505209720BD20177CE08E3420E068A0E0",
      INIT_43 => X"E066D4C180EF432E4FF90F0FF9E009464C416056207F15687ED7230FC2C20134",
      INIT_44 => X"DD542023E054C1C554D4A0204BCA3F60DC545E206732DD95419D154CA18F0F78",
      INIT_45 => X"3E22554EDC947F8FC154E241C0208FD5CE203F959F3EE294E014DDD4DC14DCD4",
      INIT_46 => X"E00F434320CE1CC1E05494C9A7957F8F14A97F204C153EE2147D7F209D2060A8",
      INIT_47 => X"E02620EF4343202054201C20E00341A05C01E003827020E04360CE829D0F0F34",
      INIT_48 => X"A04F5404C1218F0F159502C41CDD9CCF2060A09C1DD5C11E7E433C944A292821",
      INIT_49 => X"A0267F24031D54201CE02001C14C43433C940A240F8FF35C41CFCF0A4343F04C",
      INIT_4A => X"41024343B5541562410320BC5422203FE114141525604103024E549C028E5C24",
      INIT_4B => X"CFDD95A21469E0210E7FE0C43232EECF7FE0A67F15EDCE60A1CF8F0BC1E00F8F",
      INIT_4C => X"FF03022420205C1520A2225C1520A055CF24A8B822E0200202030226CFB5FFD4",
      INIT_4D => X"03E00E201D1D205506CF9D1DE0551DA8951D0B200915A0955E3E325D26200995",
      INIT_4E => X"5C02640B0220609C023F4F8F7F05058302A0C51CCF29832002094FC40B955D41",
      INIT_4F => X"0F43E0FC14D4C955F8F84E3A4EA0950220028E3C3F2102E0549415624103E014",
      INIT_50 => X"210216E003022420E015CF24AAB822E02022B8030226E0553D0AE001028FE03A",
      INIT_51 => X"42A3236003234303E0140201143F027D0F0FB84E859455DD45C9E0E0144CE2B8",
      INIT_52 => X"4223020E3F010223422320023F0143E322023D200201CE42230243A3014F204F",
      INIT_53 => X"432323630143E3010C02092201023E026315422302010E42233E02602242E301",
      INIT_54 => X"3F0104020902CE42234223023E200243A301CF203E010C020B3F43234F011402",
      INIT_55 => X"633D4263432322A301CE014A23014A3F0101023E010C0222A822014E20024323",
      INIT_56 => X"41035C554E5C050441C21441038E82557F2060DCDDA894AC941D89955E014F42",
      INIT_57 => X"4E20633C21551C21551C21551C21555C4320417F3F20551C7F3F20E00E63D55D",
      INIT_58 => X"C35C549C011CDCD41C0A4103BBCBC4411C7F3F20208954C14043E04E9CC35C01",
      INIT_59 => X"DDB4CB55450E207F611C605DDDACD4355C01369C155E0E1C603F210E20633C21",
      INIT_5A => X"1CA002023F2260540E1DF4D5055C0121C47D1DA07F540E1DE2D54103549C9D5C",
      INIT_5B => X"5100FFFFC03FC13FCF413F020BCB14FF60CEA1E07F3736A0F9CF02ED14CF8F03",
      INIT_5C => X"595E5919881B1ADA089D88DC5159DB9D59991B1A1ADB5919881B1ADA089D88DC",
      INIT_5D => X"1818944288D8DB145C14825C884819DC1B92020F190E5BC81B9980080808085B",
      INIT_5E => X"000000000000000000005D185C585CDB0059028E5B1E9A1818D89A028E5B1E9A",
      INIT_5F => X"D10E0D0C890B59406C4516FF2A2AFF1400000000000000000000000000000000",
      INIT_60 => X"5E991D5C1B9A009B5B1BDA08C85998DBDB998088995BD95B590888DCD9FFFF00",
      INIT_61 => X"9B591D19DADA005C5C99C859885B595B0C151ADDC2000988DD1B199C5B518048",
      INIT_62 => X"9BC81B82DDD91A945B1D1C5B9B0B18C81D1D0B9B5948111AD908988B58D088DD",
      INIT_63 => X"5ADB885D8E548058995C881A1BDA9A8B1A135B485D191AD90898999B881D1808",
      INIT_64 => X"005C5B5980D89A5A5A1B591A5B989919D89A5B1D1C5B9B885C5C1BDDC815981C",
      INIT_65 => X"9208080E9DC8199B5DD392088E10C055D600D100D10093801B5B5900090808DC",
      INIT_66 => X"19180999085B0858111918D91C1888DC5100000000020C1909191D51915512D3",
      INIT_67 => X"D10E0D0C00DC8200000000000000000000000000000000000000000000000009",
      INIT_68 => X"0000000000FF00FF0004000000000206FF414000000000404B1D020FDA020F1E",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"10010E050010100E0000001F10100E0E00000000000012010000000000001D01",
      INIT_01 => X"00000000000A0E0E000A100101060E0E00000000000A0E0E00000A000E010E0E",
      INIT_02 => X"000000000001010E000000000000010E00000000000018010000000000000000",
      INIT_03 => X"0000000A01100E0E0000000A01100E0E00010010100E000E0000000010010E0E",
      INIT_04 => X"0000001002100E0E0000000000000E0E000000000000000E0000000000000A0E",
      INIT_05 => X"0000000E0E10000E0000000000001C010000000000001F0100001100021D010E",
      INIT_06 => X"000000000000000E00000000000A101000000000000000000A000E000001000E",
      INIT_07 => X"000000000000000E000000000000000000000000000002000000000000000000",
      INIT_08 => X"0100010A0A1011100A0E010E01100E0A1F0210001F0A02020202020202021A10",
      INIT_09 => X"181D01181F101F10101E011001010101010110051D051D101110100A1001050E",
      INIT_0A => X"180107011201100110050107010110071D070A160E10120A0107060101010101",
      INIT_0B => X"070707071110050F07101110050F070710010F1C10141007101F050F10071004",
      INIT_0C => X"070007010B1F07000A01110F000F070112040303101419000A070A1307190A13",
      INIT_0D => X"0710060B03030711060B03030711060B03070B001007041D0B0F0B130B100708",
      INIT_0E => X"10100B011B10100A0B0B0A12100E14100A0A070E110F0F0B0D1D130710060B03",
      INIT_0F => X"0000100A110A111911031D0E071A100A070E030A0A0A0A11050A0A0E06130603",
      INIT_10 => X"070403060003070A12110B0B01121007011D0E0E070115070E0A111007101F07",
      INIT_11 => X"12110A0A1010070707111A0A0717071412070A0A070713100F100E0F0E10000A",
      INIT_12 => X"10100A0A1C10110A0A1E10110A0A18110A0717101110071210071F1007161D07",
      INIT_13 => X"181F071D130E1F071B0E1D1B0118121710101F0A011901100A11071511171012",
      INIT_14 => X"010A100107101C0E101C0E101C0E10101F071510000A10010101010110071107",
      INIT_15 => X"111D070E1017101510101C06010110070E0E0207100E100A020410100F000A10",
      INIT_16 => X"01070E10131D070E10191016101010101F071610101F071A0A0A181D1B070E10",
      INIT_17 => X"100A01150A0A01011D1F0107011D1F010701171A110A011F10120A01150A1D01",
      INIT_18 => X"02050A0E0A070710110001180A01070101010E17000E00071518121007070E10",
      INIT_19 => X"06100707010002120E0006100007070A0101101C0A1F0A07070A0101101C0A00",
      INIT_1A => X"1110000101100A0110141F100E100210140A07010A1D00110F1F100E100E1718",
      INIT_1B => X"070E100A0E05121E0A0512121215020E001015100A0A000E0001010105101F18",
      INIT_1C => X"0010151512051A15070A0E010A000007070E1007071F100A100A100E1010070E",
      INIT_1D => X"0A1F100A1510100A02050A100E01070A0E01010E100A110E05190E0A0010150E",
      INIT_1E => X"0E100E1D100A0101101F10101F10131D111F10101C1001011C07130A010A100E",
      INIT_1F => X"0101050A0101011010101C0E0000100100110E0A0005130A1F100E0A1011100A",
      INIT_20 => X"010A1012111F10101E0A101710100A1F0A070E100E100A1214120A0E10001000",
      INIT_21 => X"0A070E100B0A06170C01011D1B0602020207070402140E14070E0E000101050A",
      INIT_22 => X"0710100E0E1B010A0E050A0E0B010E0101110007070A1B070E17100A0A0A0406",
      INIT_23 => X"150A0E070A140B0312150A0E070F100610101F1E100E1E150E071C1210071005",
      INIT_24 => X"0A0500070E0A0E13130F1F100A100516071A1111100B1D060E070E0A0E071F12",
      INIT_25 => X"0E16101000011D121F110A070A0E0204100F07070E171F10010E101F0E141005",
      INIT_26 => X"0E110A1010150111100B1F0F0001100E02070E0A100401011E0A02101B07071A",
      INIT_27 => X"07000A0B041007181510070410071114101507110E0A07120101020E130E0207",
      INIT_28 => X"081E070B011E1004000A1310161E0704100707131C101A150004100007120410",
      INIT_29 => X"051804150E1F00070E120711110A020E0E100E070E0A12030B11001414120808",
      INIT_2A => X"0717121F070B1312100F100B1210010400040B1019000410100F0312100D0007",
      INIT_2B => X"100012011D110A0A110F000011110007110007071F0F100F0F100A0B0C0F0716",
      INIT_2C => X"16101107071F0F10030B100A121010000E15070A150710141507101516100006",
      INIT_2D => X"04071B1207100610030A000A0A0B08071B1E10191E01071B1D01070000161001",
      INIT_2E => X"04120A15030B130A1007010B0710110310050B07100F07131C070F1E07071012",
      INIT_2F => X"0B070A111C0F0010001010060010100414191007100700151001110311031005",
      INIT_30 => X"010B0E07100C050E1C010F071D0B0F0B0F0F070B0F0F140F0714070A14030B00",
      INIT_31 => X"1C0A0508020111001210081D06181307100F101B0A1D0310100A101016000418",
      INIT_32 => X"0F0B040306030B0F0F0A0A1400150C04180A08190A0B07040F0508120A030717",
      INIT_33 => X"0A120A0A070913011F01100A1E010B021014010B07170F100814070F10040300",
      INIT_34 => X"00100010070B15071D0B0C0F10100B100F100F0F0B0A070F110A19110710120A",
      INIT_35 => X"0707010A010A01140A1D0101011D00070C0F0F001001110A0A130E0C00101004",
      INIT_36 => X"0A1F0707141D0E101007160E0A1D05021510151110110A1010170A010110070E",
      INIT_37 => X"0E0005051A0E06071F150A1007070A01060E06051310010110070E1D0E000104",
      INIT_38 => X"1B0A101B0E10010111040A011D131F11021C0A0E0F070005070A0E100A041F07",
      INIT_39 => X"070F0311010011000E100B0A100E11061F071F140B0F040B11170A06101D0101",
      INIT_3A => X"00140011141F11040B031101011E040711060A03070A01070E07111101071A01",
      INIT_3B => X"0A1110050A020015130E0E0A101A0A0A0101160A1F11101810100101180A0E10",
      INIT_3C => X"100A071D1610100A100E100A1F071C1F1C0001101001131510100A0E07070E1A",
      INIT_3D => X"01010E100A071012100A0714100A07011F10101C050701191C10120A1E071213",
      INIT_3E => X"051C00071A1D0E100E0A1B1C0A1E01010E100A100A01010E100A100A0A11111E",
      INIT_3F => X"150010051A071A0A1B101C0110101B0A1010150E05000E0A100A070E07051111",
      INIT_40 => X"0A1001190710001007100A170A11101F101A100A111F100A070E010E010E100E",
      INIT_41 => X"180E1C0E0402171C100A040A021A1A1607041E10000A1F18010E100A1007100A",
      INIT_42 => X"1A1111120710180500100A0718111011120B00011F0B011107111C01011C0B07",
      INIT_43 => X"0A0A001400050710161C101A1C100F100E0F03070A0712071F1A0B1102021010",
      INIT_44 => X"071C0A0E050A1F1F0A0A0E0E101307010A0A020E0E100A11100E1000001F110A",
      INIT_45 => X"000110100711101B1F000A14060E1102160A0E0B0F000716071207120712071E",
      INIT_46 => X"0A1107070E100A1F070E0E0E050A101F0E000706000F00071A1007060A0E0A00",
      INIT_47 => X"0E180E05070701070A0E0101011310170101011514100101070E10050A111410",
      INIT_48 => X"00190A1E110E1F11020A0E0E070E051F070E0E0A070A100F07070E0010181801",
      INIT_49 => X"101C101C10070A0E010A18101F0007070E00111C101007010119191107071902",
      INIT_4A => X"101007071F1011010110011F100A1100071010101C010110101E0A0512120A1C",
      INIT_4B => X"19070A0A10100E0A16100A1F10101F100A0A000E101F130E0A1F10101F071010",
      INIT_4C => X"0712101C111C0201011F1C0201011F071D1C111001011C181812101C131F070E",
      INIT_4D => X"10071B0710070E060E1D0A0A040A10050007100701100A020F00100A1C071002",
      INIT_4E => X"0002100102070E00100A1F100A11100E100A1F061B010201100E1F0E100A0101",
      INIT_4F => X"16070E07110E0E021E1E1310110E00100E101410000110071001140101100701",
      INIT_50 => X"1C11010712101C1104101A1C111001011C0F1012101C070F00010701101E0610",
      INIT_51 => X"000A010111000710070111111001110A101110150E0200060E0E0A04120E0B10",
      INIT_52 => X"00011111011E100100070111011E000101110101111115000111070001100E17",
      INIT_53 => X"0006010411000111011110011F10011101010001111F11000A01100A01000A1F",
      INIT_54 => X"011101110111140007000111010111070001100E011F01111001000E15110111",
      INIT_55 => X"0A010007000E010512151110011F10011F011101110111010401111901110002",
      INIT_56 => X"0110070A1D0A1F10100E0A01101C050A0207010A06050205000E0E0A01011000",
      INIT_57 => X"12070E010E00010E00010E00010E000A070E100E060E00070E070E00110A0F01",
      INIT_58 => X"0A0E000E100711000E110110001F1F10070E070E0E0E0A130E071F1D0A0A0E10",
      INIT_59 => X"06001F0A101F0E101007010A060502100A0E100A0E0112070E010E12070E010E",
      INIT_5A => X"070E15100001070A1A01040A100A101F1F01070E070A1101040A01100A00000A",
      INIT_5B => X"04001F1F1F00070010100E0E0E1F0101011F1E070A1D15151E14101F1B1E131C",
      INIT_5C => X"0C0C0C0E070C040C0D0D0D0D04040C0C040C040D0E0D0C0E070C040C0D0D0D0D",
      INIT_5D => X"0E0408050E0D0D080C04010C0A0D040D0D010C040E0C0C0D0401010E0E050D0C",
      INIT_5E => X"000000000000000000000C0E0C0C0D08000C0C0E0E0E0C0E040E080C0E0E0E0C",
      INIT_5F => X"08070606050C04080000021F1818070000000000000000000000000000000000",
      INIT_60 => X"0D0E040C0C01000C0D0D0C0E0D0C0C0D0C0D0C0E0D0C0D0C0D0C070B0E1F1F00",
      INIT_61 => X"0E0D04040D08000C0D0C0C0C050D0C0D0A040E0A010004070C040E0D0D0A0107",
      INIT_62 => X"0E0C0D050D0C04080D0C040C090E040C0E0E0C0C0C08040E0D0C0A050D080D0C",
      INIT_63 => X"0C0D0D0C0A08050D0D0C050C040E08050C040E0C0D040E0D0C0A0E0E0D0D040D",
      INIT_64 => X"000E0D0C050E0C050E0E0E0E0D080D040E0C0D0C040C090D0C0C040D0E040E0E",
      INIT_65 => X"090A040D0D0E040E0C0909040A0908080A0B0A0B0A0009010C0D0C00040E0C0A",
      INIT_66 => X"0404040D0C0F0C0C040D0D0D040C0D0D04000000000F04040F0E040809080A09",
      INIT_67 => X"08070606000D0100000000000000000000000000000000000000000000000004",
      INIT_68 => X"00000000001F001F00020000000000001F0000000000000C0F0C0F040E0F040E",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end RAM_blk_mem_gen_prim_width;

architecture STRUCTURE of RAM_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.RAM_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end RAM_blk_mem_gen_generic_cstr;

architecture STRUCTURE of RAM_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.RAM_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[1].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(17 downto 9),
      dinb(8 downto 0) => dinb(17 downto 9),
      douta(8 downto 0) => douta(17 downto 9),
      doutb(8 downto 0) => doutb(17 downto 9),
      ena => ena,
      enb => enb,
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[2].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(26 downto 18),
      dinb(8 downto 0) => dinb(26 downto 18),
      douta(8 downto 0) => douta(26 downto 18),
      doutb(8 downto 0) => doutb(26 downto 18),
      ena => ena,
      enb => enb,
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[3].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(35 downto 27),
      dinb(8 downto 0) => dinb(35 downto 27),
      douta(8 downto 0) => douta(35 downto 27),
      doutb(8 downto 0) => doutb(35 downto 27),
      ena => ena,
      enb => enb,
      wea(0) => wea(3),
      web(0) => web(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_top : entity is "blk_mem_gen_top";
end RAM_blk_mem_gen_top;

architecture STRUCTURE of RAM_blk_mem_gen_top is
begin
\valid.cstr\: entity work.RAM_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(35 downto 0) => dina(35 downto 0),
      dinb(35 downto 0) => dinb(35 downto 0),
      douta(35 downto 0) => douta(35 downto 0),
      doutb(35 downto 0) => doutb(35 downto 0),
      ena => ena,
      enb => enb,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end RAM_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of RAM_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.RAM_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(35 downto 0) => dina(35 downto 0),
      dinb(35 downto 0) => dinb(35 downto 0),
      douta(35 downto 0) => douta(35 downto 0),
      doutb(35 downto 0) => doutb(35 downto 0),
      ena => ena,
      enb => enb,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 35 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 35 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of RAM_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of RAM_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of RAM_blk_mem_gen_v8_4_1 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of RAM_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of RAM_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of RAM_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of RAM_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     20.503198 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of RAM_blk_mem_gen_v8_4_1 : entity is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of RAM_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of RAM_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of RAM_blk_mem_gen_v8_4_1 : entity is "RAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of RAM_blk_mem_gen_v8_4_1 : entity is "RAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of RAM_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of RAM_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of RAM_blk_mem_gen_v8_4_1 : entity is 36;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of RAM_blk_mem_gen_v8_4_1 : entity is 36;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of RAM_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of RAM_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of RAM_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of RAM_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of RAM_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of RAM_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of RAM_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of RAM_blk_mem_gen_v8_4_1 : entity is 36;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of RAM_blk_mem_gen_v8_4_1 : entity is 36;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of RAM_blk_mem_gen_v8_4_1 : entity is "kintex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of RAM_blk_mem_gen_v8_4_1 : entity is "yes";
end RAM_blk_mem_gen_v8_4_1;

architecture STRUCTURE of RAM_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.RAM_blk_mem_gen_v8_4_1_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(35 downto 0) => dina(35 downto 0),
      dinb(35 downto 0) => dinb(35 downto 0),
      douta(35 downto 0) => douta(35 downto 0),
      doutb(35 downto 0) => doutb(35 downto 0),
      ena => ena,
      enb => enb,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 35 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of RAM : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of RAM : entity is "RAM,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of RAM : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of RAM : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end RAM;

architecture STRUCTURE of RAM is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     20.503198 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "RAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "RAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 36;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 36;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 36;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 36;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.RAM_blk_mem_gen_v8_4_1
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(35 downto 0) => dina(35 downto 0),
      dinb(35 downto 0) => dinb(35 downto 0),
      douta(35 downto 0) => douta(35 downto 0),
      doutb(35 downto 0) => doutb(35 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(35 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(35 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(35 downto 0) => B"000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
