
DC Motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006560  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ba0  080066f0  080066f0  000076f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007290  08007290  0000906c  2**0
                  CONTENTS
  4 .ARM          00000008  08007290  08007290  00008290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007298  08007298  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007298  08007298  00008298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800729c  0800729c  0000829c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080072a0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          000008ac  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000918  20000918  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000112c7  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002435  00000000  00000000  0001a363  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010c0  00000000  00000000  0001c798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d42  00000000  00000000  0001d858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021c05  00000000  00000000  0001e59a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013aae  00000000  00000000  0004019f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce1fa  00000000  00000000  00053c4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00121e47  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004c90  00000000  00000000  00121e8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  00126b1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080066d8 	.word	0x080066d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	080066d8 	.word	0x080066d8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <HAL_TIM_IC_CaptureCallback>:
	float_t Ki = 0;

#define PWM_ARR 7199   // same as TIM1->ARR / htim1.Init.Period


	void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
		counter = __HAL_TIM_GET_COUNTER(htim);
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005aa:	4a0f      	ldr	r2, [pc, #60]	@ (80005e8 <HAL_TIM_IC_CaptureCallback+0x4c>)
 80005ac:	6013      	str	r3, [r2, #0]
		count = (int16_t)counter;
 80005ae:	4b0e      	ldr	r3, [pc, #56]	@ (80005e8 <HAL_TIM_IC_CaptureCallback+0x4c>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	b21a      	sxth	r2, r3
 80005b4:	4b0d      	ldr	r3, [pc, #52]	@ (80005ec <HAL_TIM_IC_CaptureCallback+0x50>)
 80005b6:	801a      	strh	r2, [r3, #0]
		position = count/2;  // x2 encoding
 80005b8:	4b0c      	ldr	r3, [pc, #48]	@ (80005ec <HAL_TIM_IC_CaptureCallback+0x50>)
 80005ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005be:	0fda      	lsrs	r2, r3, #31
 80005c0:	4413      	add	r3, r2
 80005c2:	105b      	asrs	r3, r3, #1
 80005c4:	b21a      	sxth	r2, r3
 80005c6:	4b0a      	ldr	r3, [pc, #40]	@ (80005f0 <HAL_TIM_IC_CaptureCallback+0x54>)
 80005c8:	801a      	strh	r2, [r3, #0]
		angle = count/2; // x2 encoding
 80005ca:	4b08      	ldr	r3, [pc, #32]	@ (80005ec <HAL_TIM_IC_CaptureCallback+0x50>)
 80005cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005d0:	0fda      	lsrs	r2, r3, #31
 80005d2:	4413      	add	r3, r2
 80005d4:	105b      	asrs	r3, r3, #1
 80005d6:	b21a      	sxth	r2, r3
 80005d8:	4b06      	ldr	r3, [pc, #24]	@ (80005f4 <HAL_TIM_IC_CaptureCallback+0x58>)
 80005da:	801a      	strh	r2, [r3, #0]
	}
 80005dc:	bf00      	nop
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	20000360 	.word	0x20000360
 80005ec:	20000364 	.word	0x20000364
 80005f0:	20000390 	.word	0x20000390
 80005f4:	20000392 	.word	0x20000392

080005f8 <HAL_GPIO_EXTI_Callback>:

	void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin ) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	80fb      	strh	r3, [r7, #6]
	    // see EXTI0_IRQHandler() in stm32f4xx_it.c for interrupt
	    if ( GPIO_Pin == USER_PB_Pin) {
 8000602:	88fb      	ldrh	r3, [r7, #6]
 8000604:	2b01      	cmp	r3, #1
 8000606:	d10e      	bne.n	8000626 <HAL_GPIO_EXTI_Callback+0x2e>
	        // toggle LED
	        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12); // LED - A12
 8000608:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800060c:	4808      	ldr	r0, [pc, #32]	@ (8000630 <HAL_GPIO_EXTI_Callback+0x38>)
 800060e:	f002 fc08 	bl	8002e22 <HAL_GPIO_TogglePin>

	        // Toggle direction state
	        direction_state = !direction_state;  // Simpler toggle: 0->1 or 1->0
 8000612:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	2b00      	cmp	r3, #0
 8000618:	bf0c      	ite	eq
 800061a:	2301      	moveq	r3, #1
 800061c:	2300      	movne	r3, #0
 800061e:	b2db      	uxtb	r3, r3
 8000620:	461a      	mov	r2, r3
 8000622:	4b04      	ldr	r3, [pc, #16]	@ (8000634 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000624:	601a      	str	r2, [r3, #0]
	    }
	}
 8000626:	bf00      	nop
 8000628:	3708      	adds	r7, #8
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40020000 	.word	0x40020000
 8000634:	2000035c 	.word	0x2000035c

08000638 <MotorDrive_enable>:
//			else
//				start = 0;
//			}
//	}

	void MotorDrive_enable(void) {
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
		  //Enable PWM through TIM4-CH1/CH4 to drive the DC motor - Rev D board
		  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);  // on Motor drive A interface
 800063c:	2108      	movs	r1, #8
 800063e:	480c      	ldr	r0, [pc, #48]	@ (8000670 <MotorDrive_enable+0x38>)
 8000640:	f003 face 	bl	8003be0 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);  // on Motor drive A interface
 8000644:	210c      	movs	r1, #12
 8000646:	480a      	ldr	r0, [pc, #40]	@ (8000670 <MotorDrive_enable+0x38>)
 8000648:	f003 faca 	bl	8003be0 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);  // on Motor drive D interface
 800064c:	2108      	movs	r1, #8
 800064e:	4809      	ldr	r0, [pc, #36]	@ (8000674 <MotorDrive_enable+0x3c>)
 8000650:	f003 fac6 	bl	8003be0 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);  // on Motor drive D interface
 8000654:	210c      	movs	r1, #12
 8000656:	4807      	ldr	r0, [pc, #28]	@ (8000674 <MotorDrive_enable+0x3c>)
 8000658:	f003 fac2 	bl	8003be0 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);//cout
 800065c:	2100      	movs	r1, #0
 800065e:	4805      	ldr	r0, [pc, #20]	@ (8000674 <MotorDrive_enable+0x3c>)
 8000660:	f003 fabe 	bl	8003be0 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);//cout
 8000664:	2104      	movs	r1, #4
 8000666:	4803      	ldr	r0, [pc, #12]	@ (8000674 <MotorDrive_enable+0x3c>)
 8000668:	f003 faba 	bl	8003be0 <HAL_TIM_PWM_Start>

	}
 800066c:	bf00      	nop
 800066e:	bd80      	pop	{r7, pc}
 8000670:	200001b4 	.word	0x200001b4
 8000674:	200000dc 	.word	0x200000dc

08000678 <MotorC_forward>:
	void MotorC_stop(void){
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, PWM_ARR);
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, PWM_ARR);
	}

	void MotorC_forward(int pwm){
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
	  // choose which channel means "forward" for your wiring
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, pwm);
 8000680:	4b06      	ldr	r3, [pc, #24]	@ (800069c <MotorC_forward+0x24>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	687a      	ldr	r2, [r7, #4]
 8000686:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 0);
 8000688:	4b04      	ldr	r3, [pc, #16]	@ (800069c <MotorC_forward+0x24>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2200      	movs	r2, #0
 800068e:	639a      	str	r2, [r3, #56]	@ 0x38
	}
 8000690:	bf00      	nop
 8000692:	370c      	adds	r7, #12
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr
 800069c:	200000dc 	.word	0x200000dc

080006a0 <MotorC_reverse>:

	void MotorC_reverse(int pwm){
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <MotorC_reverse+0x24>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	2200      	movs	r2, #0
 80006ae:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, pwm);
 80006b0:	4b04      	ldr	r3, [pc, #16]	@ (80006c4 <MotorC_reverse+0x24>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	687a      	ldr	r2, [r7, #4]
 80006b6:	639a      	str	r2, [r3, #56]	@ 0x38
	}
 80006b8:	bf00      	nop
 80006ba:	370c      	adds	r7, #12
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	200000dc 	.word	0x200000dc

080006c8 <MotorD_reverse>:

	void MotorD_reverse(int pwm){
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
	  // Motor D forward
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, 0);  // IN1=0
 80006d0:	4b06      	ldr	r3, [pc, #24]	@ (80006ec <MotorD_reverse+0x24>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2200      	movs	r2, #0
 80006d6:	63da      	str	r2, [r3, #60]	@ 0x3c
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, pwm); // IN2=pwm
 80006d8:	4b04      	ldr	r3, [pc, #16]	@ (80006ec <MotorD_reverse+0x24>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	687a      	ldr	r2, [r7, #4]
 80006de:	641a      	str	r2, [r3, #64]	@ 0x40
	}
 80006e0:	bf00      	nop
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr
 80006ec:	200000dc 	.word	0x200000dc

080006f0 <MotorD_forward>:

	void MotorD_forward(int pwm){
 80006f0:	b480      	push	{r7}
 80006f2:	b083      	sub	sp, #12
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
	  // Motor D reverse
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, pwm); // IN1=pwm
 80006f8:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <MotorD_forward+0x24>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	687a      	ldr	r2, [r7, #4]
 80006fe:	63da      	str	r2, [r3, #60]	@ 0x3c
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, 0);   // IN2=0
 8000700:	4b04      	ldr	r3, [pc, #16]	@ (8000714 <MotorD_forward+0x24>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	2200      	movs	r2, #0
 8000706:	641a      	str	r2, [r3, #64]	@ 0x40
	}
 8000708:	bf00      	nop
 800070a:	370c      	adds	r7, #12
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr
 8000714:	200000dc 	.word	0x200000dc

08000718 <Motor_direction>:

//			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
//			  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 0);
	}

	void Motor_direction(uint8_t forward) {
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	71fb      	strb	r3, [r7, #7]
		if (forward){// move forward
 8000722:	79fb      	ldrb	r3, [r7, #7]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d008      	beq.n	800073a <Motor_direction+0x22>
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,0); // set IN1 to maximum PWM (7199) for '1'
 8000728:	4b0b      	ldr	r3, [pc, #44]	@ (8000758 <Motor_direction+0x40>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	2200      	movs	r2, #0
 800072e:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,0); // set IN1 to maximum PWM (7199) for '1' for Drive D
 8000730:	4b0a      	ldr	r3, [pc, #40]	@ (800075c <Motor_direction+0x44>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2200      	movs	r2, #0
 8000736:	63da      	str	r2, [r3, #60]	@ 0x3c
		  }
		else { // reverse
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1'
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1' for Drive D
		}
	}
 8000738:	e007      	b.n	800074a <Motor_direction+0x32>
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1'
 800073a:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <Motor_direction+0x40>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	2200      	movs	r2, #0
 8000740:	641a      	str	r2, [r3, #64]	@ 0x40
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1' for Drive D
 8000742:	4b06      	ldr	r3, [pc, #24]	@ (800075c <Motor_direction+0x44>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	2200      	movs	r2, #0
 8000748:	641a      	str	r2, [r3, #64]	@ 0x40
	}
 800074a:	bf00      	nop
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	200001b4 	.word	0x200001b4
 800075c:	200000dc 	.word	0x200000dc

08000760 <Motor_forward>:

	void Motor_forward(int  pwmVal){
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
		 // rotate motor in clockwise forward send the values to serial port for display
		 Motor_direction(1); //forward
 8000768:	2001      	movs	r0, #1
 800076a:	f7ff ffd5 	bl	8000718 <Motor_direction>
		 __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,pwmVal); // output PWM waveform to drive motor A
 800076e:	4b0b      	ldr	r3, [pc, #44]	@ (800079c <Motor_forward+0x3c>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	641a      	str	r2, [r3, #64]	@ 0x40
		 __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,pwmVal); // output PWM waveform to drive motor D - for debugging
 8000776:	4b0a      	ldr	r3, [pc, #40]	@ (80007a0 <Motor_forward+0x40>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	641a      	str	r2, [r3, #64]	@ 0x40
		 //__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, pwmVal);  // C IN2 pwm

		sprintf(buf, "PWM = %4dF ", pwmVal);
 800077e:	687a      	ldr	r2, [r7, #4]
 8000780:	4908      	ldr	r1, [pc, #32]	@ (80007a4 <Motor_forward+0x44>)
 8000782:	4809      	ldr	r0, [pc, #36]	@ (80007a8 <Motor_forward+0x48>)
 8000784:	f005 fb08 	bl	8005d98 <siprintf>
		OLED_ShowString(0, 20, buf);
 8000788:	4a07      	ldr	r2, [pc, #28]	@ (80007a8 <Motor_forward+0x48>)
 800078a:	2114      	movs	r1, #20
 800078c:	2000      	movs	r0, #0
 800078e:	f001 fad5 	bl	8001d3c <OLED_ShowString>
		//OLED_Refresh_Gram();
	}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	200001b4 	.word	0x200001b4
 80007a0:	200000dc 	.word	0x200000dc
 80007a4:	080066f0 	.word	0x080066f0
 80007a8:	2000037c 	.word	0x2000037c

080007ac <Motor_reverse>:

	void Motor_reverse(int  pwmVal){
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
		 // move robot forward send the values to serial port for display
		 Motor_direction(0); //reverse
 80007b4:	2000      	movs	r0, #0
 80007b6:	f7ff ffaf 	bl	8000718 <Motor_direction>
		 __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,pwmVal); // output PWM waveform to drive motor A
 80007ba:	4b0b      	ldr	r3, [pc, #44]	@ (80007e8 <Motor_reverse+0x3c>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	63da      	str	r2, [r3, #60]	@ 0x3c
		 __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,pwmVal); // output PWM waveform to drive motor D - for debugging
 80007c2:	4b0a      	ldr	r3, [pc, #40]	@ (80007ec <Motor_reverse+0x40>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	63da      	str	r2, [r3, #60]	@ 0x3c
		  //__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, pwmVal);

		sprintf(buf, "PWM = %4dR ", pwmVal);
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	4908      	ldr	r1, [pc, #32]	@ (80007f0 <Motor_reverse+0x44>)
 80007ce:	4809      	ldr	r0, [pc, #36]	@ (80007f4 <Motor_reverse+0x48>)
 80007d0:	f005 fae2 	bl	8005d98 <siprintf>
		OLED_ShowString(0, 20, buf);
 80007d4:	4a07      	ldr	r2, [pc, #28]	@ (80007f4 <Motor_reverse+0x48>)
 80007d6:	2114      	movs	r1, #20
 80007d8:	2000      	movs	r0, #0
 80007da:	f001 faaf 	bl	8001d3c <OLED_ShowString>
		//OLED_Refresh_Gram();
	}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	200001b4 	.word	0x200001b4
 80007ec:	200000dc 	.word	0x200000dc
 80007f0:	080066fc 	.word	0x080066fc
 80007f4:	2000037c 	.word	0x2000037c

080007f8 <PID_Control>:


	int16_t PID_Control(){
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
		  //Control Loop
		  if (abs(error)>2){ //more than 2 degree difference
 80007fc:	4b95      	ldr	r3, [pc, #596]	@ (8000a54 <PID_Control+0x25c>)
 80007fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000802:	2b00      	cmp	r3, #0
 8000804:	bfb8      	it	lt
 8000806:	425b      	neglt	r3, r3
 8000808:	b29b      	uxth	r3, r3
 800080a:	2b02      	cmp	r3, #2
 800080c:	f240 811f 	bls.w	8000a4e <PID_Control+0x256>
			  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10); //Buzzer
			  angle = (int)(position*360/265);  // supposed to be 260 ticks/rev, measured = 265
 8000810:	4b91      	ldr	r3, [pc, #580]	@ (8000a58 <PID_Control+0x260>)
 8000812:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000816:	461a      	mov	r2, r3
 8000818:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 800081c:	fb02 f303 	mul.w	r3, r2, r3
 8000820:	4a8e      	ldr	r2, [pc, #568]	@ (8000a5c <PID_Control+0x264>)
 8000822:	fb82 1203 	smull	r1, r2, r2, r3
 8000826:	1192      	asrs	r2, r2, #6
 8000828:	17db      	asrs	r3, r3, #31
 800082a:	1ad3      	subs	r3, r2, r3
 800082c:	b21a      	sxth	r2, r3
 800082e:	4b8c      	ldr	r3, [pc, #560]	@ (8000a60 <PID_Control+0x268>)
 8000830:	801a      	strh	r2, [r3, #0]
			  error = target_angle - angle;
 8000832:	4b8c      	ldr	r3, [pc, #560]	@ (8000a64 <PID_Control+0x26c>)
 8000834:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000838:	b29a      	uxth	r2, r3
 800083a:	4b89      	ldr	r3, [pc, #548]	@ (8000a60 <PID_Control+0x268>)
 800083c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000840:	b29b      	uxth	r3, r3
 8000842:	1ad3      	subs	r3, r2, r3
 8000844:	b29b      	uxth	r3, r3
 8000846:	b21a      	sxth	r2, r3
 8000848:	4b82      	ldr	r3, [pc, #520]	@ (8000a54 <PID_Control+0x25c>)
 800084a:	801a      	strh	r2, [r3, #0]

			sprintf(buf, "error = %5d, ", (int)error);
 800084c:	4b81      	ldr	r3, [pc, #516]	@ (8000a54 <PID_Control+0x25c>)
 800084e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000852:	461a      	mov	r2, r3
 8000854:	4984      	ldr	r1, [pc, #528]	@ (8000a68 <PID_Control+0x270>)
 8000856:	4885      	ldr	r0, [pc, #532]	@ (8000a6c <PID_Control+0x274>)
 8000858:	f005 fa9e 	bl	8005d98 <siprintf>
			HAL_UART_Transmit(&huart2, buf, 14, HAL_MAX_DELAY); // Send through BT @9600
 800085c:	f04f 33ff 	mov.w	r3, #4294967295
 8000860:	220e      	movs	r2, #14
 8000862:	4982      	ldr	r1, [pc, #520]	@ (8000a6c <PID_Control+0x274>)
 8000864:	4882      	ldr	r0, [pc, #520]	@ (8000a70 <PID_Control+0x278>)
 8000866:	f004 fad0 	bl	8004e0a <HAL_UART_Transmit>
			sprintf(buf, " Kp = %5d, ", Kp);
 800086a:	4b82      	ldr	r3, [pc, #520]	@ (8000a74 <PID_Control+0x27c>)
 800086c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000870:	461a      	mov	r2, r3
 8000872:	4981      	ldr	r1, [pc, #516]	@ (8000a78 <PID_Control+0x280>)
 8000874:	487d      	ldr	r0, [pc, #500]	@ (8000a6c <PID_Control+0x274>)
 8000876:	f005 fa8f 	bl	8005d98 <siprintf>
			HAL_UART_Transmit(&huart2, buf, 14, HAL_MAX_DELAY); // Send through BT @9600
 800087a:	f04f 33ff 	mov.w	r3, #4294967295
 800087e:	220e      	movs	r2, #14
 8000880:	497a      	ldr	r1, [pc, #488]	@ (8000a6c <PID_Control+0x274>)
 8000882:	487b      	ldr	r0, [pc, #492]	@ (8000a70 <PID_Control+0x278>)
 8000884:	f004 fac1 	bl	8004e0a <HAL_UART_Transmit>

			if (error > 0)
 8000888:	4b72      	ldr	r3, [pc, #456]	@ (8000a54 <PID_Control+0x25c>)
 800088a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800088e:	2b00      	cmp	r3, #0
 8000890:	dd03      	ble.n	800089a <PID_Control+0xa2>
			  direction = 0; //forward
 8000892:	4b7a      	ldr	r3, [pc, #488]	@ (8000a7c <PID_Control+0x284>)
 8000894:	2200      	movs	r2, #0
 8000896:	801a      	strh	r2, [r3, #0]
 8000898:	e002      	b.n	80008a0 <PID_Control+0xa8>
			else
			  direction = 1; //reverse direction
 800089a:	4b78      	ldr	r3, [pc, #480]	@ (8000a7c <PID_Control+0x284>)
 800089c:	2201      	movs	r2, #1
 800089e:	801a      	strh	r2, [r3, #0]

			millisNow = HAL_GetTick();
 80008a0:	f001 ff36 	bl	8002710 <HAL_GetTick>
 80008a4:	4603      	mov	r3, r0
 80008a6:	461a      	mov	r2, r3
 80008a8:	4b75      	ldr	r3, [pc, #468]	@ (8000a80 <PID_Control+0x288>)
 80008aa:	601a      	str	r2, [r3, #0]
			dt = (millisNow - millisOld); // time elapsed in millisecond
 80008ac:	4b74      	ldr	r3, [pc, #464]	@ (8000a80 <PID_Control+0x288>)
 80008ae:	681a      	ldr	r2, [r3, #0]
 80008b0:	4b74      	ldr	r3, [pc, #464]	@ (8000a84 <PID_Control+0x28c>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	1ad3      	subs	r3, r2, r3
 80008b6:	4a74      	ldr	r2, [pc, #464]	@ (8000a88 <PID_Control+0x290>)
 80008b8:	6013      	str	r3, [r2, #0]
			millisOld = millisNow; // store the current time for next round
 80008ba:	4b71      	ldr	r3, [pc, #452]	@ (8000a80 <PID_Control+0x288>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4a71      	ldr	r2, [pc, #452]	@ (8000a84 <PID_Control+0x28c>)
 80008c0:	6013      	str	r3, [r2, #0]

			error_area = error_area + error*dt; // area under error for Ki
 80008c2:	4b64      	ldr	r3, [pc, #400]	@ (8000a54 <PID_Control+0x25c>)
 80008c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008c8:	461a      	mov	r2, r3
 80008ca:	4b6f      	ldr	r3, [pc, #444]	@ (8000a88 <PID_Control+0x290>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	fb03 f202 	mul.w	r2, r3, r2
 80008d2:	4b6e      	ldr	r3, [pc, #440]	@ (8000a8c <PID_Control+0x294>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4413      	add	r3, r2
 80008d8:	4a6c      	ldr	r2, [pc, #432]	@ (8000a8c <PID_Control+0x294>)
 80008da:	6013      	str	r3, [r2, #0]

			error_change = error - error_old; // change in error
 80008dc:	4b5d      	ldr	r3, [pc, #372]	@ (8000a54 <PID_Control+0x25c>)
 80008de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008e2:	461a      	mov	r2, r3
 80008e4:	4b6a      	ldr	r3, [pc, #424]	@ (8000a90 <PID_Control+0x298>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	1ad3      	subs	r3, r2, r3
 80008ea:	4a6a      	ldr	r2, [pc, #424]	@ (8000a94 <PID_Control+0x29c>)
 80008ec:	6013      	str	r3, [r2, #0]
			error_old = error; //store the error for next round
 80008ee:	4b59      	ldr	r3, [pc, #356]	@ (8000a54 <PID_Control+0x25c>)
 80008f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008f4:	461a      	mov	r2, r3
 80008f6:	4b66      	ldr	r3, [pc, #408]	@ (8000a90 <PID_Control+0x298>)
 80008f8:	601a      	str	r2, [r3, #0]
			error_rate = (error_change)*1000/dt; // for Kd - dt in millsecond
 80008fa:	4b66      	ldr	r3, [pc, #408]	@ (8000a94 <PID_Control+0x29c>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000902:	fb03 f202 	mul.w	r2, r3, r2
 8000906:	4b60      	ldr	r3, [pc, #384]	@ (8000a88 <PID_Control+0x290>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	fb92 f3f3 	sdiv	r3, r2, r3
 800090e:	4a62      	ldr	r2, [pc, #392]	@ (8000a98 <PID_Control+0x2a0>)
 8000910:	6013      	str	r3, [r2, #0]

			pwmVal = (int)(error*Kp + error_area*Ki/10000);  // PI, D is below
 8000912:	4b50      	ldr	r3, [pc, #320]	@ (8000a54 <PID_Control+0x25c>)
 8000914:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000918:	461a      	mov	r2, r3
 800091a:	4b56      	ldr	r3, [pc, #344]	@ (8000a74 <PID_Control+0x27c>)
 800091c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000920:	fb02 f303 	mul.w	r3, r2, r3
 8000924:	ee07 3a90 	vmov	s15, r3
 8000928:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800092c:	4b57      	ldr	r3, [pc, #348]	@ (8000a8c <PID_Control+0x294>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	ee07 3a90 	vmov	s15, r3
 8000934:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000938:	4b58      	ldr	r3, [pc, #352]	@ (8000a9c <PID_Control+0x2a4>)
 800093a:	edd3 7a00 	vldr	s15, [r3]
 800093e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000942:	ed9f 6a57 	vldr	s12, [pc, #348]	@ 8000aa0 <PID_Control+0x2a8>
 8000946:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800094a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800094e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000952:	ee17 2a90 	vmov	r2, s15
 8000956:	4b53      	ldr	r3, [pc, #332]	@ (8000aa4 <PID_Control+0x2ac>)
 8000958:	601a      	str	r2, [r3, #0]
			pwmVal_raw = (int)(error*Kp); // for debugging
 800095a:	4b3e      	ldr	r3, [pc, #248]	@ (8000a54 <PID_Control+0x25c>)
 800095c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000960:	461a      	mov	r2, r3
 8000962:	4b44      	ldr	r3, [pc, #272]	@ (8000a74 <PID_Control+0x27c>)
 8000964:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000968:	fb02 f303 	mul.w	r3, r2, r3
 800096c:	4a4e      	ldr	r2, [pc, #312]	@ (8000aa8 <PID_Control+0x2b0>)
 800096e:	6013      	str	r3, [r2, #0]


			// Adjust pwmVal to account for deadzone
			if (pwmVal>0)
 8000970:	4b4c      	ldr	r3, [pc, #304]	@ (8000aa4 <PID_Control+0x2ac>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	dd08      	ble.n	800098a <PID_Control+0x192>
				pwmVal = pwmVal+pwmMin;
 8000978:	4b4c      	ldr	r3, [pc, #304]	@ (8000aac <PID_Control+0x2b4>)
 800097a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800097e:	461a      	mov	r2, r3
 8000980:	4b48      	ldr	r3, [pc, #288]	@ (8000aa4 <PID_Control+0x2ac>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4413      	add	r3, r2
 8000986:	4a47      	ldr	r2, [pc, #284]	@ (8000aa4 <PID_Control+0x2ac>)
 8000988:	6013      	str	r3, [r2, #0]
			if (pwmVal<0)
 800098a:	4b46      	ldr	r3, [pc, #280]	@ (8000aa4 <PID_Control+0x2ac>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	2b00      	cmp	r3, #0
 8000990:	da07      	bge.n	80009a2 <PID_Control+0x1aa>
				pwmVal = pwmVal-pwmMin;
 8000992:	4b44      	ldr	r3, [pc, #272]	@ (8000aa4 <PID_Control+0x2ac>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a45      	ldr	r2, [pc, #276]	@ (8000aac <PID_Control+0x2b4>)
 8000998:	f9b2 2000 	ldrsh.w	r2, [r2]
 800099c:	1a9b      	subs	r3, r3, r2
 800099e:	4a41      	ldr	r2, [pc, #260]	@ (8000aa4 <PID_Control+0x2ac>)
 80009a0:	6013      	str	r3, [r2, #0]

			if (pwmVal > pwmMax)  // Clamp the PWM to its maximum positive value
 80009a2:	4b43      	ldr	r3, [pc, #268]	@ (8000ab0 <PID_Control+0x2b8>)
 80009a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009a8:	461a      	mov	r2, r3
 80009aa:	4b3e      	ldr	r3, [pc, #248]	@ (8000aa4 <PID_Control+0x2ac>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	429a      	cmp	r2, r3
 80009b0:	da05      	bge.n	80009be <PID_Control+0x1c6>
			   pwmVal = pwmMax;
 80009b2:	4b3f      	ldr	r3, [pc, #252]	@ (8000ab0 <PID_Control+0x2b8>)
 80009b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009b8:	461a      	mov	r2, r3
 80009ba:	4b3a      	ldr	r3, [pc, #232]	@ (8000aa4 <PID_Control+0x2ac>)
 80009bc:	601a      	str	r2, [r3, #0]


			pwmVal = (int)(pwmVal + error_rate*Kd);  // + D which is subtration
 80009be:	4b3d      	ldr	r3, [pc, #244]	@ (8000ab4 <PID_Control+0x2bc>)
 80009c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009c4:	461a      	mov	r2, r3
 80009c6:	4b34      	ldr	r3, [pc, #208]	@ (8000a98 <PID_Control+0x2a0>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	fb03 f202 	mul.w	r2, r3, r2
 80009ce:	4b35      	ldr	r3, [pc, #212]	@ (8000aa4 <PID_Control+0x2ac>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4413      	add	r3, r2
 80009d4:	4a33      	ldr	r2, [pc, #204]	@ (8000aa4 <PID_Control+0x2ac>)
 80009d6:	6013      	str	r3, [r2, #0]

			if (pwmVal < -pwmMax)  // Clamp the PWM to its minimum negative value
 80009d8:	4b35      	ldr	r3, [pc, #212]	@ (8000ab0 <PID_Control+0x2b8>)
 80009da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009de:	425a      	negs	r2, r3
 80009e0:	4b30      	ldr	r3, [pc, #192]	@ (8000aa4 <PID_Control+0x2ac>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	429a      	cmp	r2, r3
 80009e6:	dd05      	ble.n	80009f4 <PID_Control+0x1fc>
			   pwmVal = -pwmMax;
 80009e8:	4b31      	ldr	r3, [pc, #196]	@ (8000ab0 <PID_Control+0x2b8>)
 80009ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009ee:	425b      	negs	r3, r3
 80009f0:	4a2c      	ldr	r2, [pc, #176]	@ (8000aa4 <PID_Control+0x2ac>)
 80009f2:	6013      	str	r3, [r2, #0]

			sprintf(buf, " Praw = %6d, ", pwmVal_raw);
 80009f4:	4b2c      	ldr	r3, [pc, #176]	@ (8000aa8 <PID_Control+0x2b0>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	461a      	mov	r2, r3
 80009fa:	492f      	ldr	r1, [pc, #188]	@ (8000ab8 <PID_Control+0x2c0>)
 80009fc:	481b      	ldr	r0, [pc, #108]	@ (8000a6c <PID_Control+0x274>)
 80009fe:	f005 f9cb 	bl	8005d98 <siprintf>
			HAL_UART_Transmit(&huart2, buf, 17, HAL_MAX_DELAY); // Send through BT @9600
 8000a02:	f04f 33ff 	mov.w	r3, #4294967295
 8000a06:	2211      	movs	r2, #17
 8000a08:	4918      	ldr	r1, [pc, #96]	@ (8000a6c <PID_Control+0x274>)
 8000a0a:	4819      	ldr	r0, [pc, #100]	@ (8000a70 <PID_Control+0x278>)
 8000a0c:	f004 f9fd 	bl	8004e0a <HAL_UART_Transmit>

			sprintf(buf, " Pwm = %6d ", pwmVal);
 8000a10:	4b24      	ldr	r3, [pc, #144]	@ (8000aa4 <PID_Control+0x2ac>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	461a      	mov	r2, r3
 8000a16:	4929      	ldr	r1, [pc, #164]	@ (8000abc <PID_Control+0x2c4>)
 8000a18:	4814      	ldr	r0, [pc, #80]	@ (8000a6c <PID_Control+0x274>)
 8000a1a:	f005 f9bd 	bl	8005d98 <siprintf>
			HAL_UART_Transmit(&huart2, buf, 17, HAL_MAX_DELAY); // Send through BT @9600
 8000a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a22:	2211      	movs	r2, #17
 8000a24:	4911      	ldr	r1, [pc, #68]	@ (8000a6c <PID_Control+0x274>)
 8000a26:	4812      	ldr	r0, [pc, #72]	@ (8000a70 <PID_Control+0x278>)
 8000a28:	f004 f9ef 	bl	8004e0a <HAL_UART_Transmit>

			buf[0] = '\r';
 8000a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <PID_Control+0x274>)
 8000a2e:	220d      	movs	r2, #13
 8000a30:	701a      	strb	r2, [r3, #0]
			buf[1] = '\n';  // move to next line on serial port
 8000a32:	4b0e      	ldr	r3, [pc, #56]	@ (8000a6c <PID_Control+0x274>)
 8000a34:	220a      	movs	r2, #10
 8000a36:	705a      	strb	r2, [r3, #1]
			HAL_UART_Transmit(&huart2, buf, 2, HAL_MAX_DELAY); // Send through USB port
 8000a38:	f04f 33ff 	mov.w	r3, #4294967295
 8000a3c:	2202      	movs	r2, #2
 8000a3e:	490b      	ldr	r1, [pc, #44]	@ (8000a6c <PID_Control+0x274>)
 8000a40:	480b      	ldr	r0, [pc, #44]	@ (8000a70 <PID_Control+0x278>)
 8000a42:	f004 f9e2 	bl	8004e0a <HAL_UART_Transmit>

			return(pwmVal);
 8000a46:	4b17      	ldr	r3, [pc, #92]	@ (8000aa4 <PID_Control+0x2ac>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	b21b      	sxth	r3, r3
 8000a4c:	e7ff      	b.n	8000a4e <PID_Control+0x256>
			} // if loop
	}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20000398 	.word	0x20000398
 8000a58:	20000390 	.word	0x20000390
 8000a5c:	3dd38ff1 	.word	0x3dd38ff1
 8000a60:	20000392 	.word	0x20000392
 8000a64:	20000394 	.word	0x20000394
 8000a68:	08006708 	.word	0x08006708
 8000a6c:	2000037c 	.word	0x2000037c
 8000a70:	200002d4 	.word	0x200002d4
 8000a74:	200003b8 	.word	0x200003b8
 8000a78:	08006718 	.word	0x08006718
 8000a7c:	20000396 	.word	0x20000396
 8000a80:	200003b0 	.word	0x200003b0
 8000a84:	200003ac 	.word	0x200003ac
 8000a88:	200003b4 	.word	0x200003b4
 8000a8c:	2000039c 	.word	0x2000039c
 8000a90:	200003a0 	.word	0x200003a0
 8000a94:	200003a4 	.word	0x200003a4
 8000a98:	200003a8 	.word	0x200003a8
 8000a9c:	200003bc 	.word	0x200003bc
 8000aa0:	461c4000 	.word	0x461c4000
 8000aa4:	20000370 	.word	0x20000370
 8000aa8:	20000374 	.word	0x20000374
 8000aac:	2000000c 	.word	0x2000000c
 8000ab0:	2000000a 	.word	0x2000000a
 8000ab4:	200003ba 	.word	0x200003ba
 8000ab8:	08006724 	.word	0x08006724
 8000abc:	08006734 	.word	0x08006734

08000ac0 <serial_uart>:

	void serial_uart(){
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
		 // send various values to serial port @ usart 3 for display
			  angle = (int)(position*360/265); //Hall Sensor = 26 poles/13 pulses, DC motor = 20x13 = 260 pulses per revolution
 8000ac4:	4b75      	ldr	r3, [pc, #468]	@ (8000c9c <serial_uart+0x1dc>)
 8000ac6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000aca:	461a      	mov	r2, r3
 8000acc:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8000ad0:	fb02 f303 	mul.w	r3, r2, r3
 8000ad4:	4a72      	ldr	r2, [pc, #456]	@ (8000ca0 <serial_uart+0x1e0>)
 8000ad6:	fb82 1203 	smull	r1, r2, r2, r3
 8000ada:	1192      	asrs	r2, r2, #6
 8000adc:	17db      	asrs	r3, r3, #31
 8000ade:	1ad3      	subs	r3, r2, r3
 8000ae0:	b21a      	sxth	r2, r3
 8000ae2:	4b70      	ldr	r3, [pc, #448]	@ (8000ca4 <serial_uart+0x1e4>)
 8000ae4:	801a      	strh	r2, [r3, #0]
											   // measured value = 265 pulses per revolution
			  sprintf(buf, "%5d", angle);
 8000ae6:	4b6f      	ldr	r3, [pc, #444]	@ (8000ca4 <serial_uart+0x1e4>)
 8000ae8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000aec:	461a      	mov	r2, r3
 8000aee:	496e      	ldr	r1, [pc, #440]	@ (8000ca8 <serial_uart+0x1e8>)
 8000af0:	486e      	ldr	r0, [pc, #440]	@ (8000cac <serial_uart+0x1ec>)
 8000af2:	f005 f951 	bl	8005d98 <siprintf>
			  OLED_ShowString(60, 10, buf);
 8000af6:	4a6d      	ldr	r2, [pc, #436]	@ (8000cac <serial_uart+0x1ec>)
 8000af8:	210a      	movs	r1, #10
 8000afa:	203c      	movs	r0, #60	@ 0x3c
 8000afc:	f001 f91e 	bl	8001d3c <OLED_ShowString>
			  //also send to serial port
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b00:	f04f 33ff 	mov.w	r3, #4294967295
 8000b04:	2205      	movs	r2, #5
 8000b06:	4969      	ldr	r1, [pc, #420]	@ (8000cac <serial_uart+0x1ec>)
 8000b08:	4869      	ldr	r0, [pc, #420]	@ (8000cb0 <serial_uart+0x1f0>)
 8000b0a:	f004 f97e 	bl	8004e0a <HAL_UART_Transmit>

			  buf[0]=',';  // comma separator
 8000b0e:	4b67      	ldr	r3, [pc, #412]	@ (8000cac <serial_uart+0x1ec>)
 8000b10:	222c      	movs	r2, #44	@ 0x2c
 8000b12:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b14:	f04f 33ff 	mov.w	r3, #4294967295
 8000b18:	2201      	movs	r2, #1
 8000b1a:	4964      	ldr	r1, [pc, #400]	@ (8000cac <serial_uart+0x1ec>)
 8000b1c:	4864      	ldr	r0, [pc, #400]	@ (8000cb0 <serial_uart+0x1f0>)
 8000b1e:	f004 f974 	bl	8004e0a <HAL_UART_Transmit>

			  sprintf(buf, "%5d", target_angle);
 8000b22:	4b64      	ldr	r3, [pc, #400]	@ (8000cb4 <serial_uart+0x1f4>)
 8000b24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b28:	461a      	mov	r2, r3
 8000b2a:	495f      	ldr	r1, [pc, #380]	@ (8000ca8 <serial_uart+0x1e8>)
 8000b2c:	485f      	ldr	r0, [pc, #380]	@ (8000cac <serial_uart+0x1ec>)
 8000b2e:	f005 f933 	bl	8005d98 <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b32:	f04f 33ff 	mov.w	r3, #4294967295
 8000b36:	2205      	movs	r2, #5
 8000b38:	495c      	ldr	r1, [pc, #368]	@ (8000cac <serial_uart+0x1ec>)
 8000b3a:	485d      	ldr	r0, [pc, #372]	@ (8000cb0 <serial_uart+0x1f0>)
 8000b3c:	f004 f965 	bl	8004e0a <HAL_UART_Transmit>

			  buf[0]=',';
 8000b40:	4b5a      	ldr	r3, [pc, #360]	@ (8000cac <serial_uart+0x1ec>)
 8000b42:	222c      	movs	r2, #44	@ 0x2c
 8000b44:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b46:	f04f 33ff 	mov.w	r3, #4294967295
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	4957      	ldr	r1, [pc, #348]	@ (8000cac <serial_uart+0x1ec>)
 8000b4e:	4858      	ldr	r0, [pc, #352]	@ (8000cb0 <serial_uart+0x1f0>)
 8000b50:	f004 f95b 	bl	8004e0a <HAL_UART_Transmit>

			  sprintf(buf, "%5d", error);
 8000b54:	4b58      	ldr	r3, [pc, #352]	@ (8000cb8 <serial_uart+0x1f8>)
 8000b56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	4952      	ldr	r1, [pc, #328]	@ (8000ca8 <serial_uart+0x1e8>)
 8000b5e:	4853      	ldr	r0, [pc, #332]	@ (8000cac <serial_uart+0x1ec>)
 8000b60:	f005 f91a 	bl	8005d98 <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b64:	f04f 33ff 	mov.w	r3, #4294967295
 8000b68:	2205      	movs	r2, #5
 8000b6a:	4950      	ldr	r1, [pc, #320]	@ (8000cac <serial_uart+0x1ec>)
 8000b6c:	4850      	ldr	r0, [pc, #320]	@ (8000cb0 <serial_uart+0x1f0>)
 8000b6e:	f004 f94c 	bl	8004e0a <HAL_UART_Transmit>

			  buf[0]=',';
 8000b72:	4b4e      	ldr	r3, [pc, #312]	@ (8000cac <serial_uart+0x1ec>)
 8000b74:	222c      	movs	r2, #44	@ 0x2c
 8000b76:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b78:	f04f 33ff 	mov.w	r3, #4294967295
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	494b      	ldr	r1, [pc, #300]	@ (8000cac <serial_uart+0x1ec>)
 8000b80:	484b      	ldr	r0, [pc, #300]	@ (8000cb0 <serial_uart+0x1f0>)
 8000b82:	f004 f942 	bl	8004e0a <HAL_UART_Transmit>

			  sprintf(buf, "%5d", pwmVal);
 8000b86:	4b4d      	ldr	r3, [pc, #308]	@ (8000cbc <serial_uart+0x1fc>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	4946      	ldr	r1, [pc, #280]	@ (8000ca8 <serial_uart+0x1e8>)
 8000b8e:	4847      	ldr	r0, [pc, #284]	@ (8000cac <serial_uart+0x1ec>)
 8000b90:	f005 f902 	bl	8005d98 <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b94:	f04f 33ff 	mov.w	r3, #4294967295
 8000b98:	2205      	movs	r2, #5
 8000b9a:	4944      	ldr	r1, [pc, #272]	@ (8000cac <serial_uart+0x1ec>)
 8000b9c:	4844      	ldr	r0, [pc, #272]	@ (8000cb0 <serial_uart+0x1f0>)
 8000b9e:	f004 f934 	bl	8004e0a <HAL_UART_Transmit>
			  OLED_ShowString(40, 20, buf);
 8000ba2:	4a42      	ldr	r2, [pc, #264]	@ (8000cac <serial_uart+0x1ec>)
 8000ba4:	2114      	movs	r1, #20
 8000ba6:	2028      	movs	r0, #40	@ 0x28
 8000ba8:	f001 f8c8 	bl	8001d3c <OLED_ShowString>

			  buf[0]=',';
 8000bac:	4b3f      	ldr	r3, [pc, #252]	@ (8000cac <serial_uart+0x1ec>)
 8000bae:	222c      	movs	r2, #44	@ 0x2c
 8000bb0:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	493c      	ldr	r1, [pc, #240]	@ (8000cac <serial_uart+0x1ec>)
 8000bba:	483d      	ldr	r0, [pc, #244]	@ (8000cb0 <serial_uart+0x1f0>)
 8000bbc:	f004 f925 	bl	8004e0a <HAL_UART_Transmit>

			  sprintf(buf, "%5d", error_area);
 8000bc0:	4b3f      	ldr	r3, [pc, #252]	@ (8000cc0 <serial_uart+0x200>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	4938      	ldr	r1, [pc, #224]	@ (8000ca8 <serial_uart+0x1e8>)
 8000bc8:	4838      	ldr	r0, [pc, #224]	@ (8000cac <serial_uart+0x1ec>)
 8000bca:	f005 f8e5 	bl	8005d98 <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd2:	2205      	movs	r2, #5
 8000bd4:	4935      	ldr	r1, [pc, #212]	@ (8000cac <serial_uart+0x1ec>)
 8000bd6:	4836      	ldr	r0, [pc, #216]	@ (8000cb0 <serial_uart+0x1f0>)
 8000bd8:	f004 f917 	bl	8004e0a <HAL_UART_Transmit>

			  buf[0]=',';
 8000bdc:	4b33      	ldr	r3, [pc, #204]	@ (8000cac <serial_uart+0x1ec>)
 8000bde:	222c      	movs	r2, #44	@ 0x2c
 8000be0:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000be2:	f04f 33ff 	mov.w	r3, #4294967295
 8000be6:	2201      	movs	r2, #1
 8000be8:	4930      	ldr	r1, [pc, #192]	@ (8000cac <serial_uart+0x1ec>)
 8000bea:	4831      	ldr	r0, [pc, #196]	@ (8000cb0 <serial_uart+0x1f0>)
 8000bec:	f004 f90d 	bl	8004e0a <HAL_UART_Transmit>

			  sprintf(buf, "%5d", error_change);
 8000bf0:	4b34      	ldr	r3, [pc, #208]	@ (8000cc4 <serial_uart+0x204>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	492c      	ldr	r1, [pc, #176]	@ (8000ca8 <serial_uart+0x1e8>)
 8000bf8:	482c      	ldr	r0, [pc, #176]	@ (8000cac <serial_uart+0x1ec>)
 8000bfa:	f005 f8cd 	bl	8005d98 <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000c02:	2205      	movs	r2, #5
 8000c04:	4929      	ldr	r1, [pc, #164]	@ (8000cac <serial_uart+0x1ec>)
 8000c06:	482a      	ldr	r0, [pc, #168]	@ (8000cb0 <serial_uart+0x1f0>)
 8000c08:	f004 f8ff 	bl	8004e0a <HAL_UART_Transmit>

			  buf[0]=',';
 8000c0c:	4b27      	ldr	r3, [pc, #156]	@ (8000cac <serial_uart+0x1ec>)
 8000c0e:	222c      	movs	r2, #44	@ 0x2c
 8000c10:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000c12:	f04f 33ff 	mov.w	r3, #4294967295
 8000c16:	2201      	movs	r2, #1
 8000c18:	4924      	ldr	r1, [pc, #144]	@ (8000cac <serial_uart+0x1ec>)
 8000c1a:	4825      	ldr	r0, [pc, #148]	@ (8000cb0 <serial_uart+0x1f0>)
 8000c1c:	f004 f8f5 	bl	8004e0a <HAL_UART_Transmit>

			  sprintf(buf, "%5d", error_rate);
 8000c20:	4b29      	ldr	r3, [pc, #164]	@ (8000cc8 <serial_uart+0x208>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	461a      	mov	r2, r3
 8000c26:	4920      	ldr	r1, [pc, #128]	@ (8000ca8 <serial_uart+0x1e8>)
 8000c28:	4820      	ldr	r0, [pc, #128]	@ (8000cac <serial_uart+0x1ec>)
 8000c2a:	f005 f8b5 	bl	8005d98 <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c32:	2205      	movs	r2, #5
 8000c34:	491d      	ldr	r1, [pc, #116]	@ (8000cac <serial_uart+0x1ec>)
 8000c36:	481e      	ldr	r0, [pc, #120]	@ (8000cb0 <serial_uart+0x1f0>)
 8000c38:	f004 f8e7 	bl	8004e0a <HAL_UART_Transmit>

			  buf[0]=',';
 8000c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cac <serial_uart+0x1ec>)
 8000c3e:	222c      	movs	r2, #44	@ 0x2c
 8000c40:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000c42:	f04f 33ff 	mov.w	r3, #4294967295
 8000c46:	2201      	movs	r2, #1
 8000c48:	4918      	ldr	r1, [pc, #96]	@ (8000cac <serial_uart+0x1ec>)
 8000c4a:	4819      	ldr	r0, [pc, #100]	@ (8000cb0 <serial_uart+0x1f0>)
 8000c4c:	f004 f8dd 	bl	8004e0a <HAL_UART_Transmit>

			  sprintf(buf, "%4d ", speed);  // RPM speed of the DC motor
 8000c50:	4b1e      	ldr	r3, [pc, #120]	@ (8000ccc <serial_uart+0x20c>)
 8000c52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c56:	461a      	mov	r2, r3
 8000c58:	491d      	ldr	r1, [pc, #116]	@ (8000cd0 <serial_uart+0x210>)
 8000c5a:	4814      	ldr	r0, [pc, #80]	@ (8000cac <serial_uart+0x1ec>)
 8000c5c:	f005 f89c 	bl	8005d98 <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000c60:	f04f 33ff 	mov.w	r3, #4294967295
 8000c64:	2205      	movs	r2, #5
 8000c66:	4911      	ldr	r1, [pc, #68]	@ (8000cac <serial_uart+0x1ec>)
 8000c68:	4811      	ldr	r0, [pc, #68]	@ (8000cb0 <serial_uart+0x1f0>)
 8000c6a:	f004 f8ce 	bl	8004e0a <HAL_UART_Transmit>
			  OLED_ShowString(40, 30, buf);
 8000c6e:	4a0f      	ldr	r2, [pc, #60]	@ (8000cac <serial_uart+0x1ec>)
 8000c70:	211e      	movs	r1, #30
 8000c72:	2028      	movs	r0, #40	@ 0x28
 8000c74:	f001 f862 	bl	8001d3c <OLED_ShowString>
			  OLED_Refresh_Gram();
 8000c78:	f000 ff36 	bl	8001ae8 <OLED_Refresh_Gram>

			  buf[0] = '\r';
 8000c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000cac <serial_uart+0x1ec>)
 8000c7e:	220d      	movs	r2, #13
 8000c80:	701a      	strb	r2, [r3, #0]
			  buf[1] = '\n';  // move to next line on serial port
 8000c82:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <serial_uart+0x1ec>)
 8000c84:	220a      	movs	r2, #10
 8000c86:	705a      	strb	r2, [r3, #1]
			  HAL_UART_Transmit(&huart3, buf, 2, HAL_MAX_DELAY); // Send through USB port
 8000c88:	f04f 33ff 	mov.w	r3, #4294967295
 8000c8c:	2202      	movs	r2, #2
 8000c8e:	4907      	ldr	r1, [pc, #28]	@ (8000cac <serial_uart+0x1ec>)
 8000c90:	4807      	ldr	r0, [pc, #28]	@ (8000cb0 <serial_uart+0x1f0>)
 8000c92:	f004 f8ba 	bl	8004e0a <HAL_UART_Transmit>
	}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	20000390 	.word	0x20000390
 8000ca0:	3dd38ff1 	.word	0x3dd38ff1
 8000ca4:	20000392 	.word	0x20000392
 8000ca8:	08006740 	.word	0x08006740
 8000cac:	2000037c 	.word	0x2000037c
 8000cb0:	20000318 	.word	0x20000318
 8000cb4:	20000394 	.word	0x20000394
 8000cb8:	20000398 	.word	0x20000398
 8000cbc:	20000370 	.word	0x20000370
 8000cc0:	2000039c 	.word	0x2000039c
 8000cc4:	200003a4 	.word	0x200003a4
 8000cc8:	200003a8 	.word	0x200003a8
 8000ccc:	20000366 	.word	0x20000366
 8000cd0:	08006744 	.word	0x08006744

08000cd4 <main>:
	/**
	  * @brief  The application entry point.
	  * @retval int
	  */
	int main(void)
	{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b088      	sub	sp, #32
 8000cd8:	af00      	add	r7, sp, #0
	  /* USER CODE END 1 */

	  /* MCU Configuration--------------------------------------------------------*/

	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 8000cda:	f001 fcb3 	bl	8002644 <HAL_Init>
	  /* USER CODE BEGIN Init */

	  /* USER CODE END Init */

	  /* Configure the system clock */
	  SystemClock_Config();
 8000cde:	f000 fa11 	bl	8001104 <SystemClock_Config>
	  /* USER CODE BEGIN SysInit */

	  /* USER CODE END SysInit */

	  /* Initialize all configured peripherals */
	  MX_GPIO_Init();
 8000ce2:	f000 fdfb 	bl	80018dc <MX_GPIO_Init>
	  MX_TIM8_Init();
 8000ce6:	f000 fd0b 	bl	8001700 <MX_TIM8_Init>
	  MX_TIM2_Init();
 8000cea:	f000 fb67 	bl	80013bc <MX_TIM2_Init>
	  MX_USART2_UART_Init();
 8000cee:	f000 fda1 	bl	8001834 <MX_USART2_UART_Init>
	  MX_TIM1_Init();
 8000cf2:	f000 fa9d 	bl	8001230 <MX_TIM1_Init>
	  MX_USART3_UART_Init();
 8000cf6:	f000 fdc7 	bl	8001888 <MX_USART3_UART_Init>
	  MX_I2C2_Init();
 8000cfa:	f000 fa6b 	bl	80011d4 <MX_I2C2_Init>
	  MX_TIM5_Init();
 8000cfe:	f000 fcab 	bl	8001658 <MX_TIM5_Init>
	  MX_TIM4_Init();
 8000d02:	f000 fc27 	bl	8001554 <MX_TIM4_Init>
	  MX_TIM3_Init();
 8000d06:	f000 fbad 	bl	8001464 <MX_TIM3_Init>
	  MX_TIM11_Init();
 8000d0a:	f000 fd49 	bl	80017a0 <MX_TIM11_Init>
	  /* USER CODE BEGIN 2 */


	  MotorDrive_enable(); // enable PWM needed to drive MotroDrive A and D
 8000d0e:	f7ff fc93 	bl	8000638 <MotorDrive_enable>

	  // start TIM2/TIM5-Encoder to read Motor rotation in interrupt mode
	  // Hall sensors produce 13 ticks/counts per turn, gear ratio = 20
	  // 260 count per rotation of output (wheel)
	  // 360 degree = 260 ticks/counts
	  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); // Motor Drive A
 8000d12:	213c      	movs	r1, #60	@ 0x3c
 8000d14:	4897      	ldr	r0, [pc, #604]	@ (8000f74 <main+0x2a0>)
 8000d16:	f003 f8d1 	bl	8003ebc <HAL_TIM_Encoder_Start_IT>
	  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL); // Motor Drive D
 8000d1a:	213c      	movs	r1, #60	@ 0x3c
 8000d1c:	4896      	ldr	r0, [pc, #600]	@ (8000f78 <main+0x2a4>)
 8000d1e:	f003 f8cd 	bl	8003ebc <HAL_TIM_Encoder_Start_IT>
	  rpm = (int)((1000/no_of_tick) * 60/260 * 1/dt);  // For calculating motor rpm - by multiplying it with speed value
 8000d22:	4b96      	ldr	r3, [pc, #600]	@ (8000f7c <main+0x2a8>)
 8000d24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d28:	461a      	mov	r2, r3
 8000d2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d2e:	fb93 f2f2 	sdiv	r2, r3, r2
 8000d32:	4613      	mov	r3, r2
 8000d34:	011b      	lsls	r3, r3, #4
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	4a91      	ldr	r2, [pc, #580]	@ (8000f80 <main+0x2ac>)
 8000d3c:	fb82 1203 	smull	r1, r2, r2, r3
 8000d40:	11d2      	asrs	r2, r2, #7
 8000d42:	17db      	asrs	r3, r3, #31
 8000d44:	1ad2      	subs	r2, r2, r3
 8000d46:	4b8f      	ldr	r3, [pc, #572]	@ (8000f84 <main+0x2b0>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d4e:	b21a      	sxth	r2, r3
 8000d50:	4b8d      	ldr	r3, [pc, #564]	@ (8000f88 <main+0x2b4>)
 8000d52:	801a      	strh	r2, [r3, #0]

	  OLED_Init();
 8000d54:	f001 f824 	bl	8001da0 <OLED_Init>
	  OLED_ShowString(10, 5, "SC2104/CE3002"); // show message on OLED display at line 5)
 8000d58:	4a8c      	ldr	r2, [pc, #560]	@ (8000f8c <main+0x2b8>)
 8000d5a:	2105      	movs	r1, #5
 8000d5c:	200a      	movs	r0, #10
 8000d5e:	f000 ffed 	bl	8001d3c <OLED_ShowString>
	  OLED_ShowString(40, 30, "Lab 4"); // show message on OLED display at line 30)
 8000d62:	4a8b      	ldr	r2, [pc, #556]	@ (8000f90 <main+0x2bc>)
 8000d64:	211e      	movs	r1, #30
 8000d66:	2028      	movs	r0, #40	@ 0x28
 8000d68:	f000 ffe8 	bl	8001d3c <OLED_ShowString>
	  oled_buf = "Motor Control"; // anther way to show message through buffer
 8000d6c:	4b89      	ldr	r3, [pc, #548]	@ (8000f94 <main+0x2c0>)
 8000d6e:	613b      	str	r3, [r7, #16]
	  OLED_ShowString(10,50, oled_buf); //another message at line 50
 8000d70:	693a      	ldr	r2, [r7, #16]
 8000d72:	2132      	movs	r1, #50	@ 0x32
 8000d74:	200a      	movs	r0, #10
 8000d76:	f000 ffe1 	bl	8001d3c <OLED_ShowString>

	  uint8_t sbuf[] = "SC2104\n\r";  // send to serial port
 8000d7a:	4a87      	ldr	r2, [pc, #540]	@ (8000f98 <main+0x2c4>)
 8000d7c:	1d3b      	adds	r3, r7, #4
 8000d7e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d80:	c303      	stmia	r3!, {r0, r1}
 8000d82:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit(&huart3, sbuf, sizeof(sbuf), HAL_MAX_DELAY); // Send through Serial Port @115200
 8000d84:	1d39      	adds	r1, r7, #4
 8000d86:	f04f 33ff 	mov.w	r3, #4294967295
 8000d8a:	2209      	movs	r2, #9
 8000d8c:	4883      	ldr	r0, [pc, #524]	@ (8000f9c <main+0x2c8>)
 8000d8e:	f004 f83c 	bl	8004e0a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, sbuf, sizeof(sbuf), HAL_MAX_DELAY); // Send through BT @9600
 8000d92:	1d39      	adds	r1, r7, #4
 8000d94:	f04f 33ff 	mov.w	r3, #4294967295
 8000d98:	2209      	movs	r2, #9
 8000d9a:	4881      	ldr	r0, [pc, #516]	@ (8000fa0 <main+0x2cc>)
 8000d9c:	f004 f835 	bl	8004e0a <HAL_UART_Transmit>

	  OLED_Refresh_Gram();
 8000da0:	f000 fea2 	bl	8001ae8 <OLED_Refresh_Gram>
	  HAL_Delay(3000); // pause for 3 second to show message
 8000da4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000da8:	f001 fcbe 	bl	8002728 <HAL_Delay>
	  OLED_Clear(); // get display ready
 8000dac:	f000 fed4 	bl	8001b58 <OLED_Clear>
	  /* USER CODE END 2 */

	  /* Infinite loop */
	  /* USER CODE BEGIN WHILE */

	  start = 0;
 8000db0:	4b7c      	ldr	r3, [pc, #496]	@ (8000fa4 <main+0x2d0>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
	  angle = 0;
 8000db6:	4b7c      	ldr	r3, [pc, #496]	@ (8000fa8 <main+0x2d4>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	801a      	strh	r2, [r3, #0]
	  target_angle = 1000; // rotate 1000 degree
 8000dbc:	4b7b      	ldr	r3, [pc, #492]	@ (8000fac <main+0x2d8>)
 8000dbe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000dc2:	801a      	strh	r2, [r3, #0]
	  error = target_angle - angle;
 8000dc4:	4b79      	ldr	r3, [pc, #484]	@ (8000fac <main+0x2d8>)
 8000dc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dca:	b29a      	uxth	r2, r3
 8000dcc:	4b76      	ldr	r3, [pc, #472]	@ (8000fa8 <main+0x2d4>)
 8000dce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dd2:	b29b      	uxth	r3, r3
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	b21a      	sxth	r2, r3
 8000dda:	4b75      	ldr	r3, [pc, #468]	@ (8000fb0 <main+0x2dc>)
 8000ddc:	801a      	strh	r2, [r3, #0]
	  error_old = 0;
 8000dde:	4b75      	ldr	r3, [pc, #468]	@ (8000fb4 <main+0x2e0>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
	  error_area = 0;
 8000de4:	4b74      	ldr	r3, [pc, #464]	@ (8000fb8 <main+0x2e4>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]

	  // motor drive here
	  OLED_Clear();
 8000dea:	f000 feb5 	bl	8001b58 <OLED_Clear>
	  OLED_ShowString(0, 0, "Target: ");
 8000dee:	4a73      	ldr	r2, [pc, #460]	@ (8000fbc <main+0x2e8>)
 8000df0:	2100      	movs	r1, #0
 8000df2:	2000      	movs	r0, #0
 8000df4:	f000 ffa2 	bl	8001d3c <OLED_ShowString>
	  OLED_ShowString(0, 10, "Rotated: ");
 8000df8:	4a71      	ldr	r2, [pc, #452]	@ (8000fc0 <main+0x2ec>)
 8000dfa:	210a      	movs	r1, #10
 8000dfc:	2000      	movs	r0, #0
 8000dfe:	f000 ff9d 	bl	8001d3c <OLED_ShowString>
	  OLED_ShowString(0, 30, "RPM = ");
 8000e02:	4a70      	ldr	r2, [pc, #448]	@ (8000fc4 <main+0x2f0>)
 8000e04:	211e      	movs	r1, #30
 8000e06:	2000      	movs	r0, #0
 8000e08:	f000 ff98 	bl	8001d3c <OLED_ShowString>
	  sprintf(buf, "%4d", target_angle);//Hall Sensor = 26 poles/13 pulses, DC motor = 20x13 = 260 pulse per revolution
 8000e0c:	4b67      	ldr	r3, [pc, #412]	@ (8000fac <main+0x2d8>)
 8000e0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e12:	461a      	mov	r2, r3
 8000e14:	496c      	ldr	r1, [pc, #432]	@ (8000fc8 <main+0x2f4>)
 8000e16:	486d      	ldr	r0, [pc, #436]	@ (8000fcc <main+0x2f8>)
 8000e18:	f004 ffbe 	bl	8005d98 <siprintf>
	  OLED_ShowString(60, 0, buf);
 8000e1c:	4a6b      	ldr	r2, [pc, #428]	@ (8000fcc <main+0x2f8>)
 8000e1e:	2100      	movs	r1, #0
 8000e20:	203c      	movs	r0, #60	@ 0x3c
 8000e22:	f000 ff8b 	bl	8001d3c <OLED_ShowString>

	  OLED_ShowString(15, 40, "Press User"); // show message on OLED display at line 40)
 8000e26:	4a6a      	ldr	r2, [pc, #424]	@ (8000fd0 <main+0x2fc>)
 8000e28:	2128      	movs	r1, #40	@ 0x28
 8000e2a:	200f      	movs	r0, #15
 8000e2c:	f000 ff86 	bl	8001d3c <OLED_ShowString>
	  OLED_ShowString(0, 50, "button to stop"); // show message on OLED display at line 50)
 8000e30:	4a68      	ldr	r2, [pc, #416]	@ (8000fd4 <main+0x300>)
 8000e32:	2132      	movs	r1, #50	@ 0x32
 8000e34:	2000      	movs	r0, #0
 8000e36:	f000 ff81 	bl	8001d3c <OLED_ShowString>
	  OLED_Refresh_Gram();
 8000e3a:	f000 fe55 	bl	8001ae8 <OLED_Refresh_Gram>

	  Kp = 5;   // range: 1 to 10
 8000e3e:	4b66      	ldr	r3, [pc, #408]	@ (8000fd8 <main+0x304>)
 8000e40:	2205      	movs	r2, #5
 8000e42:	801a      	strh	r2, [r3, #0]
	  Ki = 3;   // range 0 to 3
 8000e44:	4b65      	ldr	r3, [pc, #404]	@ (8000fdc <main+0x308>)
 8000e46:	4a66      	ldr	r2, [pc, #408]	@ (8000fe0 <main+0x30c>)
 8000e48:	601a      	str	r2, [r3, #0]
	  Kd = 1;   // range: 0 to 3
 8000e4a:	4b66      	ldr	r3, [pc, #408]	@ (8000fe4 <main+0x310>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	801a      	strh	r2, [r3, #0]

	  if (target_angle > 0)  // Determine rotation direction)
 8000e50:	4b56      	ldr	r3, [pc, #344]	@ (8000fac <main+0x2d8>)
 8000e52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	dd03      	ble.n	8000e62 <main+0x18e>
		 direction = 0;
 8000e5a:	4b63      	ldr	r3, [pc, #396]	@ (8000fe8 <main+0x314>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	801a      	strh	r2, [r3, #0]
 8000e60:	e002      	b.n	8000e68 <main+0x194>
	  else
		 direction = 1;
 8000e62:	4b61      	ldr	r3, [pc, #388]	@ (8000fe8 <main+0x314>)
 8000e64:	2201      	movs	r2, #1
 8000e66:	801a      	strh	r2, [r3, #0]

	  start = 1; // do a step response upon reset and power up
 8000e68:	4b4e      	ldr	r3, [pc, #312]	@ (8000fa4 <main+0x2d0>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	601a      	str	r2, [r3, #0]
	  MotorDrive_enable(); // enable PWM needed to drive MotroDrive A and D
 8000e6e:	f7ff fbe3 	bl	8000638 <MotorDrive_enable>
	  millisOld = HAL_GetTick(); // get time value before starting - for PID
 8000e72:	f001 fc4d 	bl	8002710 <HAL_GetTick>
 8000e76:	4603      	mov	r3, r0
 8000e78:	461a      	mov	r2, r3
 8000e7a:	4b5c      	ldr	r3, [pc, #368]	@ (8000fec <main+0x318>)
 8000e7c:	601a      	str	r2, [r3, #0]
//		  while (start==0){ //wait for the User PB to be pressed
//			  HAL_Delay(500);
//			  millisOld = HAL_GetTick(); // get time value before starting - for PID
//			  }

		  pwmVal = PID_Control(); // call the PID control loop calculation
 8000e7e:	f7ff fcbb 	bl	80007f8 <PID_Control>
 8000e82:	4603      	mov	r3, r0
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b5a      	ldr	r3, [pc, #360]	@ (8000ff0 <main+0x31c>)
 8000e88:	601a      	str	r2, [r3, #0]
		  //pwmVal = 600;          // this will overwrite PID control above
		  //error = 5;              // to overwrite control loop checking


		  int32_t pwm = pwmVal;
 8000e8a:	4b59      	ldr	r3, [pc, #356]	@ (8000ff0 <main+0x31c>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	61fb      	str	r3, [r7, #28]
		  if (pwm < 0) pwm = -pwm;        // abs()
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	da02      	bge.n	8000e9c <main+0x1c8>
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	425b      	negs	r3, r3
 8000e9a:	61fb      	str	r3, [r7, #28]
		  if (pwm > pwmMax) pwm = pwmMax; // clamp
 8000e9c:	4b55      	ldr	r3, [pc, #340]	@ (8000ff4 <main+0x320>)
 8000e9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	dd03      	ble.n	8000eb2 <main+0x1de>
 8000eaa:	4b52      	ldr	r3, [pc, #328]	@ (8000ff4 <main+0x320>)
 8000eac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eb0:	61fb      	str	r3, [r7, #28]

		  // Calculate separate speeds for C and D
		  int32_t pwm_C = (int32_t)(pwm * motor_C_speed_factor);
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	ee07 3a90 	vmov	s15, r3
 8000eb8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ebc:	4b4e      	ldr	r3, [pc, #312]	@ (8000ff8 <main+0x324>)
 8000ebe:	edd3 7a00 	vldr	s15, [r3]
 8000ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ec6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eca:	ee17 3a90 	vmov	r3, s15
 8000ece:	61bb      	str	r3, [r7, #24]
		  int32_t pwm_D = (int32_t)(pwm * motor_D_speed_factor);
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	ee07 3a90 	vmov	s15, r3
 8000ed6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eda:	4b48      	ldr	r3, [pc, #288]	@ (8000ffc <main+0x328>)
 8000edc:	edd3 7a00 	vldr	s15, [r3]
 8000ee0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ee4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ee8:	ee17 3a90 	vmov	r3, s15
 8000eec:	617b      	str	r3, [r7, #20]

		  if (pwm_C > pwmMax) pwm_C = pwmMax;
 8000eee:	4b41      	ldr	r3, [pc, #260]	@ (8000ff4 <main+0x320>)
 8000ef0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	dd03      	ble.n	8000f04 <main+0x230>
 8000efc:	4b3d      	ldr	r3, [pc, #244]	@ (8000ff4 <main+0x320>)
 8000efe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f02:	61bb      	str	r3, [r7, #24]
		  if (pwm_D > pwmMax) pwm_D = pwmMax;
 8000f04:	4b3b      	ldr	r3, [pc, #236]	@ (8000ff4 <main+0x320>)
 8000f06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	dd03      	ble.n	8000f1a <main+0x246>
 8000f12:	4b38      	ldr	r3, [pc, #224]	@ (8000ff4 <main+0x320>)
 8000f14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f18:	617b      	str	r3, [r7, #20]

		    // Use direction_state to control motor direction
		    if (direction_state == 0) {
 8000f1a:	4b39      	ldr	r3, [pc, #228]	@ (8001000 <main+0x32c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d118      	bne.n	8000f54 <main+0x280>
		        // Forward direction
		        if (direction == 0) {
 8000f22:	4b31      	ldr	r3, [pc, #196]	@ (8000fe8 <main+0x314>)
 8000f24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d109      	bne.n	8000f40 <main+0x26c>
		            Motor_reverse(pwm);      // Motor A
 8000f2c:	69f8      	ldr	r0, [r7, #28]
 8000f2e:	f7ff fc3d 	bl	80007ac <Motor_reverse>
		            MotorC_reverse(pwm_C);   // Motor C
 8000f32:	69b8      	ldr	r0, [r7, #24]
 8000f34:	f7ff fbb4 	bl	80006a0 <MotorC_reverse>
		            MotorD_reverse(pwm_D);   // Motor D
 8000f38:	6978      	ldr	r0, [r7, #20]
 8000f3a:	f7ff fbc5 	bl	80006c8 <MotorD_reverse>
 8000f3e:	e06a      	b.n	8001016 <main+0x342>
		        } else {
		            Motor_forward(pwm);      // Motor A
 8000f40:	69f8      	ldr	r0, [r7, #28]
 8000f42:	f7ff fc0d 	bl	8000760 <Motor_forward>
		            MotorC_forward(pwm_C);   // Motor C
 8000f46:	69b8      	ldr	r0, [r7, #24]
 8000f48:	f7ff fb96 	bl	8000678 <MotorC_forward>
		            MotorD_forward(pwm_D);   // Motor D
 8000f4c:	6978      	ldr	r0, [r7, #20]
 8000f4e:	f7ff fbcf 	bl	80006f0 <MotorD_forward>
 8000f52:	e060      	b.n	8001016 <main+0x342>
		        }
		    } else {
		        // Reverse direction (swap forward/reverse)
		        if (direction == 0) {
 8000f54:	4b24      	ldr	r3, [pc, #144]	@ (8000fe8 <main+0x314>)
 8000f56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d152      	bne.n	8001004 <main+0x330>
		            Motor_forward(pwm);      // Motor A (reversed)
 8000f5e:	69f8      	ldr	r0, [r7, #28]
 8000f60:	f7ff fbfe 	bl	8000760 <Motor_forward>
		            MotorC_forward(pwm_C);   // Motor C (reversed)
 8000f64:	69b8      	ldr	r0, [r7, #24]
 8000f66:	f7ff fb87 	bl	8000678 <MotorC_forward>
		            MotorD_forward(pwm_D);   // Motor D (reversed)
 8000f6a:	6978      	ldr	r0, [r7, #20]
 8000f6c:	f7ff fbc0 	bl	80006f0 <MotorD_forward>
 8000f70:	e051      	b.n	8001016 <main+0x342>
 8000f72:	bf00      	nop
 8000f74:	20000124 	.word	0x20000124
 8000f78:	200001fc 	.word	0x200001fc
 8000f7c:	20000008 	.word	0x20000008
 8000f80:	7e07e07f 	.word	0x7e07e07f
 8000f84:	200003b4 	.word	0x200003b4
 8000f88:	20000368 	.word	0x20000368
 8000f8c:	0800674c 	.word	0x0800674c
 8000f90:	0800675c 	.word	0x0800675c
 8000f94:	08006764 	.word	0x08006764
 8000f98:	080067d4 	.word	0x080067d4
 8000f9c:	20000318 	.word	0x20000318
 8000fa0:	200002d4 	.word	0x200002d4
 8000fa4:	2000036c 	.word	0x2000036c
 8000fa8:	20000392 	.word	0x20000392
 8000fac:	20000394 	.word	0x20000394
 8000fb0:	20000398 	.word	0x20000398
 8000fb4:	200003a0 	.word	0x200003a0
 8000fb8:	2000039c 	.word	0x2000039c
 8000fbc:	08006774 	.word	0x08006774
 8000fc0:	08006780 	.word	0x08006780
 8000fc4:	0800678c 	.word	0x0800678c
 8000fc8:	08006794 	.word	0x08006794
 8000fcc:	2000037c 	.word	0x2000037c
 8000fd0:	08006798 	.word	0x08006798
 8000fd4:	080067a4 	.word	0x080067a4
 8000fd8:	200003b8 	.word	0x200003b8
 8000fdc:	200003bc 	.word	0x200003bc
 8000fe0:	40400000 	.word	0x40400000
 8000fe4:	200003ba 	.word	0x200003ba
 8000fe8:	20000396 	.word	0x20000396
 8000fec:	200003ac 	.word	0x200003ac
 8000ff0:	20000370 	.word	0x20000370
 8000ff4:	2000000a 	.word	0x2000000a
 8000ff8:	20000000 	.word	0x20000000
 8000ffc:	20000004 	.word	0x20000004
 8001000:	2000035c 	.word	0x2000035c
		        } else {
		            Motor_reverse(pwm);      // Motor A (reversed)
 8001004:	69f8      	ldr	r0, [r7, #28]
 8001006:	f7ff fbd1 	bl	80007ac <Motor_reverse>
		            MotorC_reverse(pwm_C);   // Motor C (reversed)
 800100a:	69b8      	ldr	r0, [r7, #24]
 800100c:	f7ff fb48 	bl	80006a0 <MotorC_reverse>
		            MotorD_reverse(pwm_D);   // Motor D (reversed)
 8001010:	6978      	ldr	r0, [r7, #20]
 8001012:	f7ff fb59 	bl	80006c8 <MotorD_reverse>
//		  } else {
//		    Motor_forward(pwm);      // Motor A
//		    MotorC_forward(pwm_C);   // Motor C at 70% speed
//		    MotorD_forward(pwm_D);   // Motor D at 50% speed
//		  }
		  if (abs(error) <= 3){ // error is not more than 3 deg - assume steady state
 8001016:	4b2e      	ldr	r3, [pc, #184]	@ (80010d0 <main+0x3fc>)
 8001018:	f9b3 3000 	ldrsh.w	r3, [r3]
 800101c:	2b00      	cmp	r3, #0
 800101e:	bfb8      	it	lt
 8001020:	425b      	neglt	r3, r3
 8001022:	b29b      	uxth	r3, r3
 8001024:	2b03      	cmp	r3, #3
 8001026:	d822      	bhi.n	800106e <main+0x39a>
			  err++; // to keep track how long it has reached steady state
 8001028:	4b2a      	ldr	r3, [pc, #168]	@ (80010d4 <main+0x400>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	3301      	adds	r3, #1
 800102e:	4a29      	ldr	r2, [pc, #164]	@ (80010d4 <main+0x400>)
 8001030:	6013      	str	r3, [r2, #0]
			  angle = (int)(position*360/260);  //calculate the angle
 8001032:	4b29      	ldr	r3, [pc, #164]	@ (80010d8 <main+0x404>)
 8001034:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001038:	461a      	mov	r2, r3
 800103a:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 800103e:	fb02 f303 	mul.w	r3, r2, r3
 8001042:	4a26      	ldr	r2, [pc, #152]	@ (80010dc <main+0x408>)
 8001044:	fb82 1203 	smull	r1, r2, r2, r3
 8001048:	11d2      	asrs	r2, r2, #7
 800104a:	17db      	asrs	r3, r3, #31
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	b21a      	sxth	r2, r3
 8001050:	4b23      	ldr	r3, [pc, #140]	@ (80010e0 <main+0x40c>)
 8001052:	801a      	strh	r2, [r3, #0]
			  error = target_angle - angle; // calculate the error
 8001054:	4b23      	ldr	r3, [pc, #140]	@ (80010e4 <main+0x410>)
 8001056:	f9b3 3000 	ldrsh.w	r3, [r3]
 800105a:	b29a      	uxth	r2, r3
 800105c:	4b20      	ldr	r3, [pc, #128]	@ (80010e0 <main+0x40c>)
 800105e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001062:	b29b      	uxth	r3, r3
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	b29b      	uxth	r3, r3
 8001068:	b21a      	sxth	r2, r3
 800106a:	4b19      	ldr	r3, [pc, #100]	@ (80010d0 <main+0x3fc>)
 800106c:	801a      	strh	r2, [r3, #0]
			  }

		  serial_uart(); // send the various data to the serial port for display
 800106e:	f7ff fd27 	bl	8000ac0 <serial_uart>

		  if (err > 5) { // error has settled to within the acceptance ranges
 8001072:	4b18      	ldr	r3, [pc, #96]	@ (80010d4 <main+0x400>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2b05      	cmp	r3, #5
 8001078:	dd10      	ble.n	800109c <main+0x3c8>
		          // Optional: Add buzzer feedback when target reached
		          HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10); //Buzzer On
 800107a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800107e:	481a      	ldr	r0, [pc, #104]	@ (80010e8 <main+0x414>)
 8001080:	f001 fecf 	bl	8002e22 <HAL_GPIO_TogglePin>
		          HAL_Delay(500);
 8001084:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001088:	f001 fb4e 	bl	8002728 <HAL_Delay>
		          HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10); //Buzzer Off
 800108c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001090:	4815      	ldr	r0, [pc, #84]	@ (80010e8 <main+0x414>)
 8001092:	f001 fec6 	bl	8002e22 <HAL_GPIO_TogglePin>
		          err = 0; // Reset error counter to continue running
 8001096:	4b0f      	ldr	r3, [pc, #60]	@ (80010d4 <main+0x400>)
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
		      }

		      // Update OLED display
		      sprintf(buf, "Dir:%s", direction_state == 0 ? "FWD" : "REV");
 800109c:	4b13      	ldr	r3, [pc, #76]	@ (80010ec <main+0x418>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d101      	bne.n	80010a8 <main+0x3d4>
 80010a4:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <main+0x41c>)
 80010a6:	e000      	b.n	80010aa <main+0x3d6>
 80010a8:	4b12      	ldr	r3, [pc, #72]	@ (80010f4 <main+0x420>)
 80010aa:	461a      	mov	r2, r3
 80010ac:	4912      	ldr	r1, [pc, #72]	@ (80010f8 <main+0x424>)
 80010ae:	4813      	ldr	r0, [pc, #76]	@ (80010fc <main+0x428>)
 80010b0:	f004 fe72 	bl	8005d98 <siprintf>
		      OLED_ShowString(0, 40, buf);
 80010b4:	4a11      	ldr	r2, [pc, #68]	@ (80010fc <main+0x428>)
 80010b6:	2128      	movs	r1, #40	@ 0x28
 80010b8:	2000      	movs	r0, #0
 80010ba:	f000 fe3f 	bl	8001d3c <OLED_ShowString>
		      OLED_ShowString(0, 50, "Press to swap");
 80010be:	4a10      	ldr	r2, [pc, #64]	@ (8001100 <main+0x42c>)
 80010c0:	2132      	movs	r1, #50	@ 0x32
 80010c2:	2000      	movs	r0, #0
 80010c4:	f000 fe3a 	bl	8001d3c <OLED_ShowString>
		      OLED_Refresh_Gram();
 80010c8:	f000 fd0e 	bl	8001ae8 <OLED_Refresh_Gram>
	  while (1){
 80010cc:	e6d7      	b.n	8000e7e <main+0x1aa>
 80010ce:	bf00      	nop
 80010d0:	20000398 	.word	0x20000398
 80010d4:	20000378 	.word	0x20000378
 80010d8:	20000390 	.word	0x20000390
 80010dc:	7e07e07f 	.word	0x7e07e07f
 80010e0:	20000392 	.word	0x20000392
 80010e4:	20000394 	.word	0x20000394
 80010e8:	40020400 	.word	0x40020400
 80010ec:	2000035c 	.word	0x2000035c
 80010f0:	080067b4 	.word	0x080067b4
 80010f4:	080067b8 	.word	0x080067b8
 80010f8:	080067bc 	.word	0x080067bc
 80010fc:	2000037c 	.word	0x2000037c
 8001100:	080067c4 	.word	0x080067c4

08001104 <SystemClock_Config>:
	/**
	  * @brief System Clock Configuration
	  * @retval None
	  */
	void SystemClock_Config(void)
	{
 8001104:	b580      	push	{r7, lr}
 8001106:	b094      	sub	sp, #80	@ 0x50
 8001108:	af00      	add	r7, sp, #0
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800110a:	f107 0320 	add.w	r3, r7, #32
 800110e:	2230      	movs	r2, #48	@ 0x30
 8001110:	2100      	movs	r1, #0
 8001112:	4618      	mov	r0, r3
 8001114:	f004 fe62 	bl	8005ddc <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001118:	f107 030c 	add.w	r3, r7, #12
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]

	  /** Configure the main internal regulator output voltage
	  */
	  __HAL_RCC_PWR_CLK_ENABLE();
 8001128:	2300      	movs	r3, #0
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	4b27      	ldr	r3, [pc, #156]	@ (80011cc <SystemClock_Config+0xc8>)
 800112e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001130:	4a26      	ldr	r2, [pc, #152]	@ (80011cc <SystemClock_Config+0xc8>)
 8001132:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001136:	6413      	str	r3, [r2, #64]	@ 0x40
 8001138:	4b24      	ldr	r3, [pc, #144]	@ (80011cc <SystemClock_Config+0xc8>)
 800113a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800113c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001140:	60bb      	str	r3, [r7, #8]
 8001142:	68bb      	ldr	r3, [r7, #8]
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001144:	2300      	movs	r3, #0
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	4b21      	ldr	r3, [pc, #132]	@ (80011d0 <SystemClock_Config+0xcc>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a20      	ldr	r2, [pc, #128]	@ (80011d0 <SystemClock_Config+0xcc>)
 800114e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001152:	6013      	str	r3, [r2, #0]
 8001154:	4b1e      	ldr	r3, [pc, #120]	@ (80011d0 <SystemClock_Config+0xcc>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	687b      	ldr	r3, [r7, #4]

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001160:	2301      	movs	r3, #1
 8001162:	623b      	str	r3, [r7, #32]
	  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001164:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001168:	627b      	str	r3, [r7, #36]	@ 0x24
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800116a:	2302      	movs	r3, #2
 800116c:	63bb      	str	r3, [r7, #56]	@ 0x38
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800116e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001172:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  RCC_OscInitStruct.PLL.PLLM = 4;
 8001174:	2304      	movs	r3, #4
 8001176:	643b      	str	r3, [r7, #64]	@ 0x40
	  RCC_OscInitStruct.PLL.PLLN = 72;
 8001178:	2348      	movs	r3, #72	@ 0x48
 800117a:	647b      	str	r3, [r7, #68]	@ 0x44
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800117c:	2302      	movs	r3, #2
 800117e:	64bb      	str	r3, [r7, #72]	@ 0x48
	  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001180:	2304      	movs	r3, #4
 8001182:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001184:	f107 0320 	add.w	r3, r7, #32
 8001188:	4618      	mov	r0, r3
 800118a:	f001 ffe9 	bl	8003160 <HAL_RCC_OscConfig>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <SystemClock_Config+0x94>
	  {
		Error_Handler();
 8001194:	f000 fc54 	bl	8001a40 <Error_Handler>
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001198:	230f      	movs	r3, #15
 800119a:	60fb      	str	r3, [r7, #12]
								  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800119c:	2302      	movs	r3, #2
 800119e:	613b      	str	r3, [r7, #16]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011a8:	61bb      	str	r3, [r7, #24]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011ae:	f107 030c 	add.w	r3, r7, #12
 80011b2:	2102      	movs	r1, #2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f002 fa4b 	bl	8003650 <HAL_RCC_ClockConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <SystemClock_Config+0xc0>
	  {
		Error_Handler();
 80011c0:	f000 fc3e 	bl	8001a40 <Error_Handler>
	  }
	}
 80011c4:	bf00      	nop
 80011c6:	3750      	adds	r7, #80	@ 0x50
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40023800 	.word	0x40023800
 80011d0:	40007000 	.word	0x40007000

080011d4 <MX_I2C2_Init>:
	  * @brief I2C2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_I2C2_Init(void)
	{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C2_Init 0 */

	  /* USER CODE BEGIN I2C2_Init 1 */

	  /* USER CODE END I2C2_Init 1 */
	  hi2c2.Instance = I2C2;
 80011d8:	4b12      	ldr	r3, [pc, #72]	@ (8001224 <MX_I2C2_Init+0x50>)
 80011da:	4a13      	ldr	r2, [pc, #76]	@ (8001228 <MX_I2C2_Init+0x54>)
 80011dc:	601a      	str	r2, [r3, #0]
	  hi2c2.Init.ClockSpeed = 100000;
 80011de:	4b11      	ldr	r3, [pc, #68]	@ (8001224 <MX_I2C2_Init+0x50>)
 80011e0:	4a12      	ldr	r2, [pc, #72]	@ (800122c <MX_I2C2_Init+0x58>)
 80011e2:	605a      	str	r2, [r3, #4]
	  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001224 <MX_I2C2_Init+0x50>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
	  hi2c2.Init.OwnAddress1 = 0;
 80011ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001224 <MX_I2C2_Init+0x50>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	60da      	str	r2, [r3, #12]
	  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001224 <MX_I2C2_Init+0x50>)
 80011f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011f6:	611a      	str	r2, [r3, #16]
	  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001224 <MX_I2C2_Init+0x50>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	615a      	str	r2, [r3, #20]
	  hi2c2.Init.OwnAddress2 = 0;
 80011fe:	4b09      	ldr	r3, [pc, #36]	@ (8001224 <MX_I2C2_Init+0x50>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
	  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001204:	4b07      	ldr	r3, [pc, #28]	@ (8001224 <MX_I2C2_Init+0x50>)
 8001206:	2200      	movs	r2, #0
 8001208:	61da      	str	r2, [r3, #28]
	  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800120a:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <MX_I2C2_Init+0x50>)
 800120c:	2200      	movs	r2, #0
 800120e:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001210:	4804      	ldr	r0, [pc, #16]	@ (8001224 <MX_I2C2_Init+0x50>)
 8001212:	f001 fe39 	bl	8002e88 <HAL_I2C_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_I2C2_Init+0x4c>
	  {
		Error_Handler();
 800121c:	f000 fc10 	bl	8001a40 <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C2_Init 2 */

	  /* USER CODE END I2C2_Init 2 */

	}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000088 	.word	0x20000088
 8001228:	40005800 	.word	0x40005800
 800122c:	000186a0 	.word	0x000186a0

08001230 <MX_TIM1_Init>:
	  * @brief TIM1 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM1_Init(void)
	{
 8001230:	b580      	push	{r7, lr}
 8001232:	b096      	sub	sp, #88	@ 0x58
 8001234:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM1_Init 0 */

	  /* USER CODE END TIM1_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001236:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001244:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 800124e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]
 800125c:	611a      	str	r2, [r3, #16]
 800125e:	615a      	str	r2, [r3, #20]
 8001260:	619a      	str	r2, [r3, #24]
	  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	2220      	movs	r2, #32
 8001266:	2100      	movs	r1, #0
 8001268:	4618      	mov	r0, r3
 800126a:	f004 fdb7 	bl	8005ddc <memset>

	  /* USER CODE BEGIN TIM1_Init 1 */

	  /* USER CODE END TIM1_Init 1 */
	  htim1.Instance = TIM1;
 800126e:	4b51      	ldr	r3, [pc, #324]	@ (80013b4 <MX_TIM1_Init+0x184>)
 8001270:	4a51      	ldr	r2, [pc, #324]	@ (80013b8 <MX_TIM1_Init+0x188>)
 8001272:	601a      	str	r2, [r3, #0]
	  htim1.Init.Prescaler = 0;
 8001274:	4b4f      	ldr	r3, [pc, #316]	@ (80013b4 <MX_TIM1_Init+0x184>)
 8001276:	2200      	movs	r2, #0
 8001278:	605a      	str	r2, [r3, #4]
	  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800127a:	4b4e      	ldr	r3, [pc, #312]	@ (80013b4 <MX_TIM1_Init+0x184>)
 800127c:	2200      	movs	r2, #0
 800127e:	609a      	str	r2, [r3, #8]
	  htim1.Init.Period = 7199;
 8001280:	4b4c      	ldr	r3, [pc, #304]	@ (80013b4 <MX_TIM1_Init+0x184>)
 8001282:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001286:	60da      	str	r2, [r3, #12]
	  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001288:	4b4a      	ldr	r3, [pc, #296]	@ (80013b4 <MX_TIM1_Init+0x184>)
 800128a:	2200      	movs	r2, #0
 800128c:	611a      	str	r2, [r3, #16]
	  htim1.Init.RepetitionCounter = 0;
 800128e:	4b49      	ldr	r3, [pc, #292]	@ (80013b4 <MX_TIM1_Init+0x184>)
 8001290:	2200      	movs	r2, #0
 8001292:	615a      	str	r2, [r3, #20]
	  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001294:	4b47      	ldr	r3, [pc, #284]	@ (80013b4 <MX_TIM1_Init+0x184>)
 8001296:	2200      	movs	r2, #0
 8001298:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800129a:	4846      	ldr	r0, [pc, #280]	@ (80013b4 <MX_TIM1_Init+0x184>)
 800129c:	f002 fbf8 	bl	8003a90 <HAL_TIM_Base_Init>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_TIM1_Init+0x7a>
	  {
		Error_Handler();
 80012a6:	f000 fbcb 	bl	8001a40 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012ae:	64bb      	str	r3, [r7, #72]	@ 0x48
	  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012b0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80012b4:	4619      	mov	r1, r3
 80012b6:	483f      	ldr	r0, [pc, #252]	@ (80013b4 <MX_TIM1_Init+0x184>)
 80012b8:	f003 f878 	bl	80043ac <HAL_TIM_ConfigClockSource>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_TIM1_Init+0x96>
	  {
		Error_Handler();
 80012c2:	f000 fbbd 	bl	8001a40 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80012c6:	483b      	ldr	r0, [pc, #236]	@ (80013b4 <MX_TIM1_Init+0x184>)
 80012c8:	f002 fc31 	bl	8003b2e <HAL_TIM_PWM_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_TIM1_Init+0xa6>
	  {
		Error_Handler();
 80012d2:	f000 fbb5 	bl	8001a40 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012d6:	2300      	movs	r3, #0
 80012d8:	643b      	str	r3, [r7, #64]	@ 0x40
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012da:	2300      	movs	r3, #0
 80012dc:	647b      	str	r3, [r7, #68]	@ 0x44
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012de:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012e2:	4619      	mov	r1, r3
 80012e4:	4833      	ldr	r0, [pc, #204]	@ (80013b4 <MX_TIM1_Init+0x184>)
 80012e6:	f003 fc61 	bl	8004bac <HAL_TIMEx_MasterConfigSynchronization>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_TIM1_Init+0xc4>
	  {
		Error_Handler();
 80012f0:	f000 fba6 	bl	8001a40 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012f4:	2360      	movs	r3, #96	@ 0x60
 80012f6:	627b      	str	r3, [r7, #36]	@ 0x24
	  sConfigOC.Pulse = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80012fc:	2302      	movs	r3, #2
 80012fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001300:	2300      	movs	r3, #0
 8001302:	633b      	str	r3, [r7, #48]	@ 0x30
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001304:	2300      	movs	r3, #0
 8001306:	637b      	str	r3, [r7, #52]	@ 0x34
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001308:	2300      	movs	r3, #0
 800130a:	63bb      	str	r3, [r7, #56]	@ 0x38
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800130c:	2300      	movs	r3, #0
 800130e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001310:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001314:	2200      	movs	r2, #0
 8001316:	4619      	mov	r1, r3
 8001318:	4826      	ldr	r0, [pc, #152]	@ (80013b4 <MX_TIM1_Init+0x184>)
 800131a:	f002 ff85 	bl	8004228 <HAL_TIM_PWM_ConfigChannel>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_TIM1_Init+0xf8>
	  {
		Error_Handler();
 8001324:	f000 fb8c 	bl	8001a40 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001328:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800132c:	2204      	movs	r2, #4
 800132e:	4619      	mov	r1, r3
 8001330:	4820      	ldr	r0, [pc, #128]	@ (80013b4 <MX_TIM1_Init+0x184>)
 8001332:	f002 ff79 	bl	8004228 <HAL_TIM_PWM_ConfigChannel>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM1_Init+0x110>
	  {
		Error_Handler();
 800133c:	f000 fb80 	bl	8001a40 <Error_Handler>
	  }
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001340:	2302      	movs	r3, #2
 8001342:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001344:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001348:	2208      	movs	r2, #8
 800134a:	4619      	mov	r1, r3
 800134c:	4819      	ldr	r0, [pc, #100]	@ (80013b4 <MX_TIM1_Init+0x184>)
 800134e:	f002 ff6b 	bl	8004228 <HAL_TIM_PWM_ConfigChannel>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_TIM1_Init+0x12c>
	  {
		Error_Handler();
 8001358:	f000 fb72 	bl	8001a40 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800135c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001360:	220c      	movs	r2, #12
 8001362:	4619      	mov	r1, r3
 8001364:	4813      	ldr	r0, [pc, #76]	@ (80013b4 <MX_TIM1_Init+0x184>)
 8001366:	f002 ff5f 	bl	8004228 <HAL_TIM_PWM_ConfigChannel>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM1_Init+0x144>
	  {
		Error_Handler();
 8001370:	f000 fb66 	bl	8001a40 <Error_Handler>
	  }
	  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001374:	2300      	movs	r3, #0
 8001376:	607b      	str	r3, [r7, #4]
	  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001378:	2300      	movs	r3, #0
 800137a:	60bb      	str	r3, [r7, #8]
	  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
	  sBreakDeadTimeConfig.DeadTime = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	613b      	str	r3, [r7, #16]
	  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]
	  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001388:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800138c:	61bb      	str	r3, [r7, #24]
	  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	623b      	str	r3, [r7, #32]
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	4619      	mov	r1, r3
 8001396:	4807      	ldr	r0, [pc, #28]	@ (80013b4 <MX_TIM1_Init+0x184>)
 8001398:	f003 fc84 	bl	8004ca4 <HAL_TIMEx_ConfigBreakDeadTime>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM1_Init+0x176>
	  {
		Error_Handler();
 80013a2:	f000 fb4d 	bl	8001a40 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM1_Init 2 */

	  /* USER CODE END TIM1_Init 2 */
	  HAL_TIM_MspPostInit(&htim1);
 80013a6:	4803      	ldr	r0, [pc, #12]	@ (80013b4 <MX_TIM1_Init+0x184>)
 80013a8:	f000 ff48 	bl	800223c <HAL_TIM_MspPostInit>

	}
 80013ac:	bf00      	nop
 80013ae:	3758      	adds	r7, #88	@ 0x58
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	200000dc 	.word	0x200000dc
 80013b8:	40010000 	.word	0x40010000

080013bc <MX_TIM2_Init>:
	  * @brief TIM2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM2_Init(void)
	{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08c      	sub	sp, #48	@ 0x30
 80013c0:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM2_Init 0 */

	  /* USER CODE END TIM2_Init 0 */

	  TIM_Encoder_InitTypeDef sConfig = {0};
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	2224      	movs	r2, #36	@ 0x24
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f004 fd06 	bl	8005ddc <memset>
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]

	  /* USER CODE BEGIN TIM2_Init 1 */

	  /* USER CODE END TIM2_Init 1 */
	  htim2.Instance = TIM2;
 80013d8:	4b21      	ldr	r3, [pc, #132]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013de:	601a      	str	r2, [r3, #0]
	  htim2.Init.Prescaler = 0;
 80013e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	605a      	str	r2, [r3, #4]
	  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
	  htim2.Init.Period = 65535;
 80013ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013f2:	60da      	str	r2, [r3, #12]
	  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	611a      	str	r2, [r3, #16]
	  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013fa:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
	  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001400:	2301      	movs	r3, #1
 8001402:	60fb      	str	r3, [r7, #12]
	  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001404:	2300      	movs	r3, #0
 8001406:	613b      	str	r3, [r7, #16]
	  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001408:	2301      	movs	r3, #1
 800140a:	617b      	str	r3, [r7, #20]
	  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800140c:	2300      	movs	r3, #0
 800140e:	61bb      	str	r3, [r7, #24]
	  sConfig.IC1Filter = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	61fb      	str	r3, [r7, #28]
	  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001414:	2300      	movs	r3, #0
 8001416:	623b      	str	r3, [r7, #32]
	  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001418:	2301      	movs	r3, #1
 800141a:	627b      	str	r3, [r7, #36]	@ 0x24
	  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800141c:	2300      	movs	r3, #0
 800141e:	62bb      	str	r3, [r7, #40]	@ 0x28
	  sConfig.IC2Filter = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001424:	f107 030c 	add.w	r3, r7, #12
 8001428:	4619      	mov	r1, r3
 800142a:	480d      	ldr	r0, [pc, #52]	@ (8001460 <MX_TIM2_Init+0xa4>)
 800142c:	f002 fca0 	bl	8003d70 <HAL_TIM_Encoder_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_TIM2_Init+0x7e>
	  {
		Error_Handler();
 8001436:	f000 fb03 	bl	8001a40 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	607b      	str	r3, [r7, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143e:	2300      	movs	r3, #0
 8001440:	60bb      	str	r3, [r7, #8]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4619      	mov	r1, r3
 8001446:	4806      	ldr	r0, [pc, #24]	@ (8001460 <MX_TIM2_Init+0xa4>)
 8001448:	f003 fbb0 	bl	8004bac <HAL_TIMEx_MasterConfigSynchronization>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM2_Init+0x9a>
	  {
		Error_Handler();
 8001452:	f000 faf5 	bl	8001a40 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM2_Init 2 */

	  /* USER CODE END TIM2_Init 2 */

	}
 8001456:	bf00      	nop
 8001458:	3730      	adds	r7, #48	@ 0x30
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000124 	.word	0x20000124

08001464 <MX_TIM3_Init>:
	  * @brief TIM3 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM3_Init(void)
	{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08e      	sub	sp, #56	@ 0x38
 8001468:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM3_Init 0 */

	  /* USER CODE END TIM3_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800146a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001478:	f107 0320 	add.w	r3, r7, #32
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
 8001490:	615a      	str	r2, [r3, #20]
 8001492:	619a      	str	r2, [r3, #24]

	  /* USER CODE BEGIN TIM3_Init 1 */

	  /* USER CODE END TIM3_Init 1 */
	  htim3.Instance = TIM3;
 8001494:	4b2d      	ldr	r3, [pc, #180]	@ (800154c <MX_TIM3_Init+0xe8>)
 8001496:	4a2e      	ldr	r2, [pc, #184]	@ (8001550 <MX_TIM3_Init+0xec>)
 8001498:	601a      	str	r2, [r3, #0]
	  htim3.Init.Prescaler = 720;
 800149a:	4b2c      	ldr	r3, [pc, #176]	@ (800154c <MX_TIM3_Init+0xe8>)
 800149c:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 80014a0:	605a      	str	r2, [r3, #4]
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a2:	4b2a      	ldr	r3, [pc, #168]	@ (800154c <MX_TIM3_Init+0xe8>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	609a      	str	r2, [r3, #8]
	  htim3.Init.Period = 2000;
 80014a8:	4b28      	ldr	r3, [pc, #160]	@ (800154c <MX_TIM3_Init+0xe8>)
 80014aa:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80014ae:	60da      	str	r2, [r3, #12]
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014b0:	4b26      	ldr	r3, [pc, #152]	@ (800154c <MX_TIM3_Init+0xe8>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	611a      	str	r2, [r3, #16]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014b6:	4b25      	ldr	r3, [pc, #148]	@ (800154c <MX_TIM3_Init+0xe8>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014bc:	4823      	ldr	r0, [pc, #140]	@ (800154c <MX_TIM3_Init+0xe8>)
 80014be:	f002 fae7 	bl	8003a90 <HAL_TIM_Base_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM3_Init+0x68>
	  {
		Error_Handler();
 80014c8:	f000 faba 	bl	8001a40 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014d6:	4619      	mov	r1, r3
 80014d8:	481c      	ldr	r0, [pc, #112]	@ (800154c <MX_TIM3_Init+0xe8>)
 80014da:	f002 ff67 	bl	80043ac <HAL_TIM_ConfigClockSource>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_TIM3_Init+0x84>
	  {
		Error_Handler();
 80014e4:	f000 faac 	bl	8001a40 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014e8:	4818      	ldr	r0, [pc, #96]	@ (800154c <MX_TIM3_Init+0xe8>)
 80014ea:	f002 fb20 	bl	8003b2e <HAL_TIM_PWM_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM3_Init+0x94>
	  {
		Error_Handler();
 80014f4:	f000 faa4 	bl	8001a40 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f8:	2300      	movs	r3, #0
 80014fa:	623b      	str	r3, [r7, #32]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001500:	f107 0320 	add.w	r3, r7, #32
 8001504:	4619      	mov	r1, r3
 8001506:	4811      	ldr	r0, [pc, #68]	@ (800154c <MX_TIM3_Init+0xe8>)
 8001508:	f003 fb50 	bl	8004bac <HAL_TIMEx_MasterConfigSynchronization>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_TIM3_Init+0xb2>
	  {
		Error_Handler();
 8001512:	f000 fa95 	bl	8001a40 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001516:	2360      	movs	r3, #96	@ 0x60
 8001518:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001522:	2300      	movs	r3, #0
 8001524:	617b      	str	r3, [r7, #20]
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001526:	1d3b      	adds	r3, r7, #4
 8001528:	220c      	movs	r2, #12
 800152a:	4619      	mov	r1, r3
 800152c:	4807      	ldr	r0, [pc, #28]	@ (800154c <MX_TIM3_Init+0xe8>)
 800152e:	f002 fe7b 	bl	8004228 <HAL_TIM_PWM_ConfigChannel>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM3_Init+0xd8>
	  {
		Error_Handler();
 8001538:	f000 fa82 	bl	8001a40 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM3_Init 2 */

	  /* USER CODE END TIM3_Init 2 */
	  HAL_TIM_MspPostInit(&htim3);
 800153c:	4803      	ldr	r0, [pc, #12]	@ (800154c <MX_TIM3_Init+0xe8>)
 800153e:	f000 fe7d 	bl	800223c <HAL_TIM_MspPostInit>

	}
 8001542:	bf00      	nop
 8001544:	3738      	adds	r7, #56	@ 0x38
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	2000016c 	.word	0x2000016c
 8001550:	40000400 	.word	0x40000400

08001554 <MX_TIM4_Init>:
	  * @brief TIM4 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM4_Init(void)
	{
 8001554:	b580      	push	{r7, lr}
 8001556:	b08e      	sub	sp, #56	@ 0x38
 8001558:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM4_Init 0 */

	  /* USER CODE END TIM4_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001568:	f107 0320 	add.w	r3, r7, #32
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
 800157e:	611a      	str	r2, [r3, #16]
 8001580:	615a      	str	r2, [r3, #20]
 8001582:	619a      	str	r2, [r3, #24]

	  /* USER CODE BEGIN TIM4_Init 1 */

	  /* USER CODE END TIM4_Init 1 */
	  htim4.Instance = TIM4;
 8001584:	4b32      	ldr	r3, [pc, #200]	@ (8001650 <MX_TIM4_Init+0xfc>)
 8001586:	4a33      	ldr	r2, [pc, #204]	@ (8001654 <MX_TIM4_Init+0x100>)
 8001588:	601a      	str	r2, [r3, #0]
	  htim4.Init.Prescaler = 0;
 800158a:	4b31      	ldr	r3, [pc, #196]	@ (8001650 <MX_TIM4_Init+0xfc>)
 800158c:	2200      	movs	r2, #0
 800158e:	605a      	str	r2, [r3, #4]
	  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001590:	4b2f      	ldr	r3, [pc, #188]	@ (8001650 <MX_TIM4_Init+0xfc>)
 8001592:	2200      	movs	r2, #0
 8001594:	609a      	str	r2, [r3, #8]
	  htim4.Init.Period = 7199;
 8001596:	4b2e      	ldr	r3, [pc, #184]	@ (8001650 <MX_TIM4_Init+0xfc>)
 8001598:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800159c:	60da      	str	r2, [r3, #12]
	  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800159e:	4b2c      	ldr	r3, [pc, #176]	@ (8001650 <MX_TIM4_Init+0xfc>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	611a      	str	r2, [r3, #16]
	  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001650 <MX_TIM4_Init+0xfc>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015aa:	4829      	ldr	r0, [pc, #164]	@ (8001650 <MX_TIM4_Init+0xfc>)
 80015ac:	f002 fa70 	bl	8003a90 <HAL_TIM_Base_Init>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_TIM4_Init+0x66>
	  {
		Error_Handler();
 80015b6:	f000 fa43 	bl	8001a40 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015be:	62bb      	str	r3, [r7, #40]	@ 0x28
	  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015c4:	4619      	mov	r1, r3
 80015c6:	4822      	ldr	r0, [pc, #136]	@ (8001650 <MX_TIM4_Init+0xfc>)
 80015c8:	f002 fef0 	bl	80043ac <HAL_TIM_ConfigClockSource>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_TIM4_Init+0x82>
	  {
		Error_Handler();
 80015d2:	f000 fa35 	bl	8001a40 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80015d6:	481e      	ldr	r0, [pc, #120]	@ (8001650 <MX_TIM4_Init+0xfc>)
 80015d8:	f002 faa9 	bl	8003b2e <HAL_TIM_PWM_Init>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_TIM4_Init+0x92>
	  {
		Error_Handler();
 80015e2:	f000 fa2d 	bl	8001a40 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e6:	2300      	movs	r3, #0
 80015e8:	623b      	str	r3, [r7, #32]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ea:	2300      	movs	r3, #0
 80015ec:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015ee:	f107 0320 	add.w	r3, r7, #32
 80015f2:	4619      	mov	r1, r3
 80015f4:	4816      	ldr	r0, [pc, #88]	@ (8001650 <MX_TIM4_Init+0xfc>)
 80015f6:	f003 fad9 	bl	8004bac <HAL_TIMEx_MasterConfigSynchronization>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM4_Init+0xb0>
	  {
		Error_Handler();
 8001600:	f000 fa1e 	bl	8001a40 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001604:	2360      	movs	r3, #96	@ 0x60
 8001606:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800160c:	2302      	movs	r3, #2
 800160e:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
	  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001614:	1d3b      	adds	r3, r7, #4
 8001616:	2208      	movs	r2, #8
 8001618:	4619      	mov	r1, r3
 800161a:	480d      	ldr	r0, [pc, #52]	@ (8001650 <MX_TIM4_Init+0xfc>)
 800161c:	f002 fe04 	bl	8004228 <HAL_TIM_PWM_ConfigChannel>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM4_Init+0xd6>
	  {
		Error_Handler();
 8001626:	f000 fa0b 	bl	8001a40 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800162a:	1d3b      	adds	r3, r7, #4
 800162c:	220c      	movs	r2, #12
 800162e:	4619      	mov	r1, r3
 8001630:	4807      	ldr	r0, [pc, #28]	@ (8001650 <MX_TIM4_Init+0xfc>)
 8001632:	f002 fdf9 	bl	8004228 <HAL_TIM_PWM_ConfigChannel>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_TIM4_Init+0xec>
	  {
		Error_Handler();
 800163c:	f000 fa00 	bl	8001a40 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM4_Init 2 */

	  /* USER CODE END TIM4_Init 2 */
	  HAL_TIM_MspPostInit(&htim4);
 8001640:	4803      	ldr	r0, [pc, #12]	@ (8001650 <MX_TIM4_Init+0xfc>)
 8001642:	f000 fdfb 	bl	800223c <HAL_TIM_MspPostInit>

	}
 8001646:	bf00      	nop
 8001648:	3738      	adds	r7, #56	@ 0x38
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	200001b4 	.word	0x200001b4
 8001654:	40000800 	.word	0x40000800

08001658 <MX_TIM5_Init>:
	  * @brief TIM5 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM5_Init(void)
	{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08c      	sub	sp, #48	@ 0x30
 800165c:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM5_Init 0 */

	  /* USER CODE END TIM5_Init 0 */

	  TIM_Encoder_InitTypeDef sConfig = {0};
 800165e:	f107 030c 	add.w	r3, r7, #12
 8001662:	2224      	movs	r2, #36	@ 0x24
 8001664:	2100      	movs	r1, #0
 8001666:	4618      	mov	r0, r3
 8001668:	f004 fbb8 	bl	8005ddc <memset>
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]

	  /* USER CODE BEGIN TIM5_Init 1 */

	  /* USER CODE END TIM5_Init 1 */
	  htim5.Instance = TIM5;
 8001674:	4b20      	ldr	r3, [pc, #128]	@ (80016f8 <MX_TIM5_Init+0xa0>)
 8001676:	4a21      	ldr	r2, [pc, #132]	@ (80016fc <MX_TIM5_Init+0xa4>)
 8001678:	601a      	str	r2, [r3, #0]
	  htim5.Init.Prescaler = 0;
 800167a:	4b1f      	ldr	r3, [pc, #124]	@ (80016f8 <MX_TIM5_Init+0xa0>)
 800167c:	2200      	movs	r2, #0
 800167e:	605a      	str	r2, [r3, #4]
	  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001680:	4b1d      	ldr	r3, [pc, #116]	@ (80016f8 <MX_TIM5_Init+0xa0>)
 8001682:	2200      	movs	r2, #0
 8001684:	609a      	str	r2, [r3, #8]
	  htim5.Init.Period = 65535;
 8001686:	4b1c      	ldr	r3, [pc, #112]	@ (80016f8 <MX_TIM5_Init+0xa0>)
 8001688:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800168c:	60da      	str	r2, [r3, #12]
	  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800168e:	4b1a      	ldr	r3, [pc, #104]	@ (80016f8 <MX_TIM5_Init+0xa0>)
 8001690:	2200      	movs	r2, #0
 8001692:	611a      	str	r2, [r3, #16]
	  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001694:	4b18      	ldr	r3, [pc, #96]	@ (80016f8 <MX_TIM5_Init+0xa0>)
 8001696:	2200      	movs	r2, #0
 8001698:	619a      	str	r2, [r3, #24]
	  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800169a:	2301      	movs	r3, #1
 800169c:	60fb      	str	r3, [r7, #12]
	  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800169e:	2300      	movs	r3, #0
 80016a0:	613b      	str	r3, [r7, #16]
	  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016a2:	2301      	movs	r3, #1
 80016a4:	617b      	str	r3, [r7, #20]
	  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016a6:	2300      	movs	r3, #0
 80016a8:	61bb      	str	r3, [r7, #24]
	  sConfig.IC1Filter = 0;
 80016aa:	2300      	movs	r3, #0
 80016ac:	61fb      	str	r3, [r7, #28]
	  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016ae:	2300      	movs	r3, #0
 80016b0:	623b      	str	r3, [r7, #32]
	  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016b2:	2301      	movs	r3, #1
 80016b4:	627b      	str	r3, [r7, #36]	@ 0x24
	  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016b6:	2300      	movs	r3, #0
 80016b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	  sConfig.IC2Filter = 0;
 80016ba:	2300      	movs	r3, #0
 80016bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80016be:	f107 030c 	add.w	r3, r7, #12
 80016c2:	4619      	mov	r1, r3
 80016c4:	480c      	ldr	r0, [pc, #48]	@ (80016f8 <MX_TIM5_Init+0xa0>)
 80016c6:	f002 fb53 	bl	8003d70 <HAL_TIM_Encoder_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM5_Init+0x7c>
	  {
		Error_Handler();
 80016d0:	f000 f9b6 	bl	8001a40 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016d4:	2300      	movs	r3, #0
 80016d6:	607b      	str	r3, [r7, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016d8:	2300      	movs	r3, #0
 80016da:	60bb      	str	r3, [r7, #8]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80016dc:	1d3b      	adds	r3, r7, #4
 80016de:	4619      	mov	r1, r3
 80016e0:	4805      	ldr	r0, [pc, #20]	@ (80016f8 <MX_TIM5_Init+0xa0>)
 80016e2:	f003 fa63 	bl	8004bac <HAL_TIMEx_MasterConfigSynchronization>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_TIM5_Init+0x98>
	  {
		Error_Handler();
 80016ec:	f000 f9a8 	bl	8001a40 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM5_Init 2 */

	  /* USER CODE END TIM5_Init 2 */

	}
 80016f0:	bf00      	nop
 80016f2:	3730      	adds	r7, #48	@ 0x30
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	200001fc 	.word	0x200001fc
 80016fc:	40000c00 	.word	0x40000c00

08001700 <MX_TIM8_Init>:
	  * @brief TIM8 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM8_Init(void)
	{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM8_Init 0 */

	  /* USER CODE END TIM8_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001706:	f107 0308 	add.w	r3, r7, #8
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001714:	463b      	mov	r3, r7
 8001716:	2200      	movs	r2, #0
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	605a      	str	r2, [r3, #4]

	  /* USER CODE BEGIN TIM8_Init 1 */

	  /* USER CODE END TIM8_Init 1 */
	  htim8.Instance = TIM8;
 800171c:	4b1e      	ldr	r3, [pc, #120]	@ (8001798 <MX_TIM8_Init+0x98>)
 800171e:	4a1f      	ldr	r2, [pc, #124]	@ (800179c <MX_TIM8_Init+0x9c>)
 8001720:	601a      	str	r2, [r3, #0]
	  htim8.Init.Prescaler = 0;
 8001722:	4b1d      	ldr	r3, [pc, #116]	@ (8001798 <MX_TIM8_Init+0x98>)
 8001724:	2200      	movs	r2, #0
 8001726:	605a      	str	r2, [r3, #4]
	  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001728:	4b1b      	ldr	r3, [pc, #108]	@ (8001798 <MX_TIM8_Init+0x98>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
	  htim8.Init.Period = 7199;
 800172e:	4b1a      	ldr	r3, [pc, #104]	@ (8001798 <MX_TIM8_Init+0x98>)
 8001730:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001734:	60da      	str	r2, [r3, #12]
	  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001736:	4b18      	ldr	r3, [pc, #96]	@ (8001798 <MX_TIM8_Init+0x98>)
 8001738:	2200      	movs	r2, #0
 800173a:	611a      	str	r2, [r3, #16]
	  htim8.Init.RepetitionCounter = 0;
 800173c:	4b16      	ldr	r3, [pc, #88]	@ (8001798 <MX_TIM8_Init+0x98>)
 800173e:	2200      	movs	r2, #0
 8001740:	615a      	str	r2, [r3, #20]
	  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001742:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <MX_TIM8_Init+0x98>)
 8001744:	2200      	movs	r2, #0
 8001746:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001748:	4813      	ldr	r0, [pc, #76]	@ (8001798 <MX_TIM8_Init+0x98>)
 800174a:	f002 f9a1 	bl	8003a90 <HAL_TIM_Base_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_TIM8_Init+0x58>
	  {
		Error_Handler();
 8001754:	f000 f974 	bl	8001a40 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001758:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800175c:	60bb      	str	r3, [r7, #8]
	  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800175e:	f107 0308 	add.w	r3, r7, #8
 8001762:	4619      	mov	r1, r3
 8001764:	480c      	ldr	r0, [pc, #48]	@ (8001798 <MX_TIM8_Init+0x98>)
 8001766:	f002 fe21 	bl	80043ac <HAL_TIM_ConfigClockSource>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_TIM8_Init+0x74>
	  {
		Error_Handler();
 8001770:	f000 f966 	bl	8001a40 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001774:	2300      	movs	r3, #0
 8001776:	603b      	str	r3, [r7, #0]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001778:	2300      	movs	r3, #0
 800177a:	607b      	str	r3, [r7, #4]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800177c:	463b      	mov	r3, r7
 800177e:	4619      	mov	r1, r3
 8001780:	4805      	ldr	r0, [pc, #20]	@ (8001798 <MX_TIM8_Init+0x98>)
 8001782:	f003 fa13 	bl	8004bac <HAL_TIMEx_MasterConfigSynchronization>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM8_Init+0x90>
	  {
		Error_Handler();
 800178c:	f000 f958 	bl	8001a40 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM8_Init 2 */

	  /* USER CODE END TIM8_Init 2 */

	}
 8001790:	bf00      	nop
 8001792:	3718      	adds	r7, #24
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20000244 	.word	0x20000244
 800179c:	40010400 	.word	0x40010400

080017a0 <MX_TIM11_Init>:
	  * @brief TIM11 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM11_Init(void)
	{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b088      	sub	sp, #32
 80017a4:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM11_Init 0 */

	  /* USER CODE END TIM11_Init 0 */

	  TIM_OC_InitTypeDef sConfigOC = {0};
 80017a6:	1d3b      	adds	r3, r7, #4
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]
 80017b4:	615a      	str	r2, [r3, #20]
 80017b6:	619a      	str	r2, [r3, #24]

	  /* USER CODE BEGIN TIM11_Init 1 */

	  /* USER CODE END TIM11_Init 1 */
	  htim11.Instance = TIM11;
 80017b8:	4b1c      	ldr	r3, [pc, #112]	@ (800182c <MX_TIM11_Init+0x8c>)
 80017ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001830 <MX_TIM11_Init+0x90>)
 80017bc:	601a      	str	r2, [r3, #0]
	  htim11.Init.Prescaler = 0;
 80017be:	4b1b      	ldr	r3, [pc, #108]	@ (800182c <MX_TIM11_Init+0x8c>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	605a      	str	r2, [r3, #4]
	  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c4:	4b19      	ldr	r3, [pc, #100]	@ (800182c <MX_TIM11_Init+0x8c>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	609a      	str	r2, [r3, #8]
	  htim11.Init.Period = 7199;
 80017ca:	4b18      	ldr	r3, [pc, #96]	@ (800182c <MX_TIM11_Init+0x8c>)
 80017cc:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80017d0:	60da      	str	r2, [r3, #12]
	  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d2:	4b16      	ldr	r3, [pc, #88]	@ (800182c <MX_TIM11_Init+0x8c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	611a      	str	r2, [r3, #16]
	  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017d8:	4b14      	ldr	r3, [pc, #80]	@ (800182c <MX_TIM11_Init+0x8c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80017de:	4813      	ldr	r0, [pc, #76]	@ (800182c <MX_TIM11_Init+0x8c>)
 80017e0:	f002 f956 	bl	8003a90 <HAL_TIM_Base_Init>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_TIM11_Init+0x4e>
	  {
		Error_Handler();
 80017ea:	f000 f929 	bl	8001a40 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80017ee:	480f      	ldr	r0, [pc, #60]	@ (800182c <MX_TIM11_Init+0x8c>)
 80017f0:	f002 f99d 	bl	8003b2e <HAL_TIM_PWM_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_TIM11_Init+0x5e>
	  {
		Error_Handler();
 80017fa:	f000 f921 	bl	8001a40 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017fe:	2360      	movs	r3, #96	@ 0x60
 8001800:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 0;
 8001802:	2300      	movs	r3, #0
 8001804:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800180a:	2300      	movs	r3, #0
 800180c:	617b      	str	r3, [r7, #20]
	  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800180e:	1d3b      	adds	r3, r7, #4
 8001810:	2200      	movs	r2, #0
 8001812:	4619      	mov	r1, r3
 8001814:	4805      	ldr	r0, [pc, #20]	@ (800182c <MX_TIM11_Init+0x8c>)
 8001816:	f002 fd07 	bl	8004228 <HAL_TIM_PWM_ConfigChannel>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_TIM11_Init+0x84>
	  {
		Error_Handler();
 8001820:	f000 f90e 	bl	8001a40 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM11_Init 2 */

	  /* USER CODE END TIM11_Init 2 */

	}
 8001824:	bf00      	nop
 8001826:	3720      	adds	r7, #32
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	2000028c 	.word	0x2000028c
 8001830:	40014800 	.word	0x40014800

08001834 <MX_USART2_UART_Init>:
	  * @brief USART2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_USART2_UART_Init(void)
	{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
	  /* USER CODE END USART2_Init 0 */

	  /* USER CODE BEGIN USART2_Init 1 */

	  /* USER CODE END USART2_Init 1 */
	  huart2.Instance = USART2;
 8001838:	4b11      	ldr	r3, [pc, #68]	@ (8001880 <MX_USART2_UART_Init+0x4c>)
 800183a:	4a12      	ldr	r2, [pc, #72]	@ (8001884 <MX_USART2_UART_Init+0x50>)
 800183c:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 9600;
 800183e:	4b10      	ldr	r3, [pc, #64]	@ (8001880 <MX_USART2_UART_Init+0x4c>)
 8001840:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001844:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001846:	4b0e      	ldr	r3, [pc, #56]	@ (8001880 <MX_USART2_UART_Init+0x4c>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 800184c:	4b0c      	ldr	r3, [pc, #48]	@ (8001880 <MX_USART2_UART_Init+0x4c>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 8001852:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <MX_USART2_UART_Init+0x4c>)
 8001854:	2200      	movs	r2, #0
 8001856:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 8001858:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <MX_USART2_UART_Init+0x4c>)
 800185a:	220c      	movs	r2, #12
 800185c:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800185e:	4b08      	ldr	r3, [pc, #32]	@ (8001880 <MX_USART2_UART_Init+0x4c>)
 8001860:	2200      	movs	r2, #0
 8001862:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001864:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <MX_USART2_UART_Init+0x4c>)
 8001866:	2200      	movs	r2, #0
 8001868:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 800186a:	4805      	ldr	r0, [pc, #20]	@ (8001880 <MX_USART2_UART_Init+0x4c>)
 800186c:	f003 fa80 	bl	8004d70 <HAL_UART_Init>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_USART2_UART_Init+0x46>
	  {
		Error_Handler();
 8001876:	f000 f8e3 	bl	8001a40 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART2_Init 2 */

	  /* USER CODE END USART2_Init 2 */

	}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200002d4 	.word	0x200002d4
 8001884:	40004400 	.word	0x40004400

08001888 <MX_USART3_UART_Init>:
	  * @brief USART3 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_USART3_UART_Init(void)
	{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
	  /* USER CODE END USART3_Init 0 */

	  /* USER CODE BEGIN USART3_Init 1 */

	  /* USER CODE END USART3_Init 1 */
	  huart3.Instance = USART3;
 800188c:	4b11      	ldr	r3, [pc, #68]	@ (80018d4 <MX_USART3_UART_Init+0x4c>)
 800188e:	4a12      	ldr	r2, [pc, #72]	@ (80018d8 <MX_USART3_UART_Init+0x50>)
 8001890:	601a      	str	r2, [r3, #0]
	  huart3.Init.BaudRate = 115200;
 8001892:	4b10      	ldr	r3, [pc, #64]	@ (80018d4 <MX_USART3_UART_Init+0x4c>)
 8001894:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001898:	605a      	str	r2, [r3, #4]
	  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800189a:	4b0e      	ldr	r3, [pc, #56]	@ (80018d4 <MX_USART3_UART_Init+0x4c>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
	  huart3.Init.StopBits = UART_STOPBITS_1;
 80018a0:	4b0c      	ldr	r3, [pc, #48]	@ (80018d4 <MX_USART3_UART_Init+0x4c>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	60da      	str	r2, [r3, #12]
	  huart3.Init.Parity = UART_PARITY_NONE;
 80018a6:	4b0b      	ldr	r3, [pc, #44]	@ (80018d4 <MX_USART3_UART_Init+0x4c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	611a      	str	r2, [r3, #16]
	  huart3.Init.Mode = UART_MODE_TX_RX;
 80018ac:	4b09      	ldr	r3, [pc, #36]	@ (80018d4 <MX_USART3_UART_Init+0x4c>)
 80018ae:	220c      	movs	r2, #12
 80018b0:	615a      	str	r2, [r3, #20]
	  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018b2:	4b08      	ldr	r3, [pc, #32]	@ (80018d4 <MX_USART3_UART_Init+0x4c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	619a      	str	r2, [r3, #24]
	  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018b8:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <MX_USART3_UART_Init+0x4c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart3) != HAL_OK)
 80018be:	4805      	ldr	r0, [pc, #20]	@ (80018d4 <MX_USART3_UART_Init+0x4c>)
 80018c0:	f003 fa56 	bl	8004d70 <HAL_UART_Init>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_USART3_UART_Init+0x46>
	  {
		Error_Handler();
 80018ca:	f000 f8b9 	bl	8001a40 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART3_Init 2 */

	  /* USER CODE END USART3_Init 2 */

	}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000318 	.word	0x20000318
 80018d8:	40004800 	.word	0x40004800

080018dc <MX_GPIO_Init>:
	  * @brief GPIO Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_GPIO_Init(void)
	{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08c      	sub	sp, #48	@ 0x30
 80018e0:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e2:	f107 031c 	add.w	r3, r7, #28
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
 80018f0:	611a      	str	r2, [r3, #16]

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	61bb      	str	r3, [r7, #24]
 80018f6:	4b4e      	ldr	r3, [pc, #312]	@ (8001a30 <MX_GPIO_Init+0x154>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	4a4d      	ldr	r2, [pc, #308]	@ (8001a30 <MX_GPIO_Init+0x154>)
 80018fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001900:	6313      	str	r3, [r2, #48]	@ 0x30
 8001902:	4b4b      	ldr	r3, [pc, #300]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800190a:	61bb      	str	r3, [r7, #24]
 800190c:	69bb      	ldr	r3, [r7, #24]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	617b      	str	r3, [r7, #20]
 8001912:	4b47      	ldr	r3, [pc, #284]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	4a46      	ldr	r2, [pc, #280]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001918:	f043 0301 	orr.w	r3, r3, #1
 800191c:	6313      	str	r3, [r2, #48]	@ 0x30
 800191e:	4b44      	ldr	r3, [pc, #272]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	617b      	str	r3, [r7, #20]
 8001928:	697b      	ldr	r3, [r7, #20]
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
 800192e:	4b40      	ldr	r3, [pc, #256]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	4a3f      	ldr	r2, [pc, #252]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001934:	f043 0310 	orr.w	r3, r3, #16
 8001938:	6313      	str	r3, [r2, #48]	@ 0x30
 800193a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a30 <MX_GPIO_Init+0x154>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193e:	f003 0310 	and.w	r3, r3, #16
 8001942:	613b      	str	r3, [r7, #16]
 8001944:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	4b39      	ldr	r3, [pc, #228]	@ (8001a30 <MX_GPIO_Init+0x154>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	4a38      	ldr	r2, [pc, #224]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001950:	f043 0302 	orr.w	r3, r3, #2
 8001954:	6313      	str	r3, [r2, #48]	@ 0x30
 8001956:	4b36      	ldr	r3, [pc, #216]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	4b32      	ldr	r3, [pc, #200]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196a:	4a31      	ldr	r2, [pc, #196]	@ (8001a30 <MX_GPIO_Init+0x154>)
 800196c:	f043 0308 	orr.w	r3, r3, #8
 8001970:	6313      	str	r3, [r2, #48]	@ 0x30
 8001972:	4b2f      	ldr	r3, [pc, #188]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	f003 0308 	and.w	r3, r3, #8
 800197a:	60bb      	str	r3, [r7, #8]
 800197c:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	4b2b      	ldr	r3, [pc, #172]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001986:	4a2a      	ldr	r2, [pc, #168]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001988:	f043 0304 	orr.w	r3, r3, #4
 800198c:	6313      	str	r3, [r2, #48]	@ 0x30
 800198e:	4b28      	ldr	r3, [pc, #160]	@ (8001a30 <MX_GPIO_Init+0x154>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001992:	f003 0304 	and.w	r3, r3, #4
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, OLED4_Pin|OLED3_Pin|OLED2_Pin|OLED1_Pin, GPIO_PIN_RESET);
 800199a:	2200      	movs	r2, #0
 800199c:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 80019a0:	4824      	ldr	r0, [pc, #144]	@ (8001a34 <MX_GPIO_Init+0x158>)
 80019a2:	f001 fa25 	bl	8002df0 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|LED_Pin, GPIO_PIN_RESET);
 80019a6:	2200      	movs	r2, #0
 80019a8:	f44f 5188 	mov.w	r1, #4352	@ 0x1100
 80019ac:	4822      	ldr	r0, [pc, #136]	@ (8001a38 <MX_GPIO_Init+0x15c>)
 80019ae:	f001 fa1f 	bl	8002df0 <HAL_GPIO_WritePin>

	  /*Configure GPIO pins : OLED4_Pin OLED3_Pin OLED2_Pin OLED1_Pin */
	  GPIO_InitStruct.Pin = OLED4_Pin|OLED3_Pin|OLED2_Pin|OLED1_Pin;
 80019b2:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 80019b6:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b8:	2301      	movs	r3, #1
 80019ba:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	627b      	str	r3, [r7, #36]	@ 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c0:	2300      	movs	r3, #0
 80019c2:	62bb      	str	r3, [r7, #40]	@ 0x28
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019c4:	f107 031c 	add.w	r3, r7, #28
 80019c8:	4619      	mov	r1, r3
 80019ca:	481a      	ldr	r0, [pc, #104]	@ (8001a34 <MX_GPIO_Init+0x158>)
 80019cc:	f001 f874 	bl	8002ab8 <HAL_GPIO_Init>

	  /*Configure GPIO pins : Buzzer_Pin LED_Pin */
	  GPIO_InitStruct.Pin = Buzzer_Pin|LED_Pin;
 80019d0:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 80019d4:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d6:	2301      	movs	r3, #1
 80019d8:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	627b      	str	r3, [r7, #36]	@ 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019de:	2300      	movs	r3, #0
 80019e0:	62bb      	str	r3, [r7, #40]	@ 0x28
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e2:	f107 031c 	add.w	r3, r7, #28
 80019e6:	4619      	mov	r1, r3
 80019e8:	4813      	ldr	r0, [pc, #76]	@ (8001a38 <MX_GPIO_Init+0x15c>)
 80019ea:	f001 f865 	bl	8002ab8 <HAL_GPIO_Init>

	  /*Configure GPIO pins : USER_PB_Pin IMU_INT_Pin */
	  GPIO_InitStruct.Pin = USER_PB_Pin|IMU_INT_Pin;
 80019ee:	2303      	movs	r3, #3
 80019f0:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019f2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80019f6:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019fc:	f107 031c 	add.w	r3, r7, #28
 8001a00:	4619      	mov	r1, r3
 8001a02:	480e      	ldr	r0, [pc, #56]	@ (8001a3c <MX_GPIO_Init+0x160>)
 8001a04:	f001 f858 	bl	8002ab8 <HAL_GPIO_Init>

	  /* EXTI interrupt init*/
	  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	2006      	movs	r0, #6
 8001a0e:	f000 ff8a 	bl	8002926 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001a12:	2006      	movs	r0, #6
 8001a14:	f000 ffa3 	bl	800295e <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	2007      	movs	r0, #7
 8001a1e:	f000 ff82 	bl	8002926 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001a22:	2007      	movs	r0, #7
 8001a24:	f000 ff9b 	bl	800295e <HAL_NVIC_EnableIRQ>

	}
 8001a28:	bf00      	nop
 8001a2a:	3730      	adds	r7, #48	@ 0x30
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40020c00 	.word	0x40020c00
 8001a38:	40020000 	.word	0x40020000
 8001a3c:	40021000 	.word	0x40021000

08001a40 <Error_Handler>:
	/**
	  * @brief  This function is executed in case of error occurrence.
	  * @retval None
	  */
	void Error_Handler(void)
	{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a44:	b672      	cpsid	i
}
 8001a46:	bf00      	nop
	  /* USER CODE BEGIN Error_Handler_Debug */
	  /* User can add his own implementation to report the HAL error return state */
	  __disable_irq();
	  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <Error_Handler+0x8>

08001a4c <OLED_WR_Byte>:
#include <oled.h>
#include <oledfont.h>
#include "stdlib.h"

void OLED_WR_Byte(uint8_t dat,uint8_t DataCmd)
{	
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	460a      	mov	r2, r1
 8001a56:	71fb      	strb	r3, [r7, #7]
 8001a58:	4613      	mov	r3, r2
 8001a5a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;

	if(DataCmd == 1)    // Data write
 8001a5c:	79bb      	ldrb	r3, [r7, #6]
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d106      	bne.n	8001a70 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8001a62:	2201      	movs	r2, #1
 8001a64:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a68:	481e      	ldr	r0, [pc, #120]	@ (8001ae4 <OLED_WR_Byte+0x98>)
 8001a6a:	f001 f9c1 	bl	8002df0 <HAL_GPIO_WritePin>
 8001a6e:	e005      	b.n	8001a7c <OLED_WR_Byte+0x30>
	else                // Command write
	  OLED_RS_Clr();
 8001a70:	2200      	movs	r2, #0
 8001a72:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a76:	481b      	ldr	r0, [pc, #108]	@ (8001ae4 <OLED_WR_Byte+0x98>)
 8001a78:	f001 f9ba 	bl	8002df0 <HAL_GPIO_WritePin>

	for(i=0;i<8;i++)
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	73fb      	strb	r3, [r7, #15]
 8001a80:	e022      	b.n	8001ac8 <OLED_WR_Byte+0x7c>
	{	OLED_SCLK_Clr();  // clear the clock
 8001a82:	2200      	movs	r2, #0
 8001a84:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a88:	4816      	ldr	r0, [pc, #88]	@ (8001ae4 <OLED_WR_Byte+0x98>)
 8001a8a:	f001 f9b1 	bl	8002df0 <HAL_GPIO_WritePin>
		if(dat&0x80)      // check data bit
 8001a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	da06      	bge.n	8001aa4 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8001a96:	2201      	movs	r2, #1
 8001a98:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a9c:	4811      	ldr	r0, [pc, #68]	@ (8001ae4 <OLED_WR_Byte+0x98>)
 8001a9e:	f001 f9a7 	bl	8002df0 <HAL_GPIO_WritePin>
 8001aa2:	e005      	b.n	8001ab0 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001aaa:	480e      	ldr	r0, [pc, #56]	@ (8001ae4 <OLED_WR_Byte+0x98>)
 8001aac:	f001 f9a0 	bl	8002df0 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ab6:	480b      	ldr	r0, [pc, #44]	@ (8001ae4 <OLED_WR_Byte+0x98>)
 8001ab8:	f001 f99a 	bl	8002df0 <HAL_GPIO_WritePin>
		dat<<=1;          // check next data bit
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8001ac2:	7bfb      	ldrb	r3, [r7, #15]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	73fb      	strb	r3, [r7, #15]
 8001ac8:	7bfb      	ldrb	r3, [r7, #15]
 8001aca:	2b07      	cmp	r3, #7
 8001acc:	d9d9      	bls.n	8001a82 <OLED_WR_Byte+0x36>
	}

	OLED_RS_Set();   	  // Set RS=1 upon exit
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ad4:	4803      	ldr	r0, [pc, #12]	@ (8001ae4 <OLED_WR_Byte+0x98>)
 8001ad6:	f001 f98b 	bl	8002df0 <HAL_GPIO_WritePin>
} 
 8001ada:	bf00      	nop
 8001adc:	3710      	adds	r7, #16
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40020c00 	.word	0x40020c00

08001ae8 <OLED_Refresh_Gram>:

// Refresh the GRAM
uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 8001aee:	2300      	movs	r3, #0
 8001af0:	71fb      	strb	r3, [r7, #7]
 8001af2:	e026      	b.n	8001b42 <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte (0xb0+i,OLED_CMD);
 8001af4:	79fb      	ldrb	r3, [r7, #7]
 8001af6:	3b50      	subs	r3, #80	@ 0x50
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2100      	movs	r1, #0
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff ffa5 	bl	8001a4c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);
 8001b02:	2100      	movs	r1, #0
 8001b04:	2000      	movs	r0, #0
 8001b06:	f7ff ffa1 	bl	8001a4c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	2010      	movs	r0, #16
 8001b0e:	f7ff ff9d 	bl	8001a4c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA);
 8001b12:	2300      	movs	r3, #0
 8001b14:	71bb      	strb	r3, [r7, #6]
 8001b16:	e00d      	b.n	8001b34 <OLED_Refresh_Gram+0x4c>
 8001b18:	79ba      	ldrb	r2, [r7, #6]
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	490d      	ldr	r1, [pc, #52]	@ (8001b54 <OLED_Refresh_Gram+0x6c>)
 8001b1e:	00d2      	lsls	r2, r2, #3
 8001b20:	440a      	add	r2, r1
 8001b22:	4413      	add	r3, r2
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	2101      	movs	r1, #1
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff ff8f 	bl	8001a4c <OLED_WR_Byte>
 8001b2e:	79bb      	ldrb	r3, [r7, #6]
 8001b30:	3301      	adds	r3, #1
 8001b32:	71bb      	strb	r3, [r7, #6]
 8001b34:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	daed      	bge.n	8001b18 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	71fb      	strb	r3, [r7, #7]
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	2b07      	cmp	r3, #7
 8001b46:	d9d5      	bls.n	8001af4 <OLED_Refresh_Gram+0xc>
	}
}
 8001b48:	bf00      	nop
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	200003c0 	.word	0x200003c0

08001b58 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8001b5e:	2300      	movs	r3, #0
 8001b60:	71fb      	strb	r3, [r7, #7]
 8001b62:	e014      	b.n	8001b8e <OLED_Clear+0x36>
 8001b64:	2300      	movs	r3, #0
 8001b66:	71bb      	strb	r3, [r7, #6]
 8001b68:	e00a      	b.n	8001b80 <OLED_Clear+0x28>
 8001b6a:	79ba      	ldrb	r2, [r7, #6]
 8001b6c:	79fb      	ldrb	r3, [r7, #7]
 8001b6e:	490c      	ldr	r1, [pc, #48]	@ (8001ba0 <OLED_Clear+0x48>)
 8001b70:	00d2      	lsls	r2, r2, #3
 8001b72:	440a      	add	r2, r1
 8001b74:	4413      	add	r3, r2
 8001b76:	2200      	movs	r2, #0
 8001b78:	701a      	strb	r2, [r3, #0]
 8001b7a:	79bb      	ldrb	r3, [r7, #6]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	71bb      	strb	r3, [r7, #6]
 8001b80:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	daf0      	bge.n	8001b6a <OLED_Clear+0x12>
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	71fb      	strb	r3, [r7, #7]
 8001b8e:	79fb      	ldrb	r3, [r7, #7]
 8001b90:	2b07      	cmp	r3, #7
 8001b92:	d9e7      	bls.n	8001b64 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8001b94:	f7ff ffa8 	bl	8001ae8 <OLED_Refresh_Gram>
}
 8001b98:	bf00      	nop
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	200003c0 	.word	0x200003c0

08001ba4 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	71fb      	strb	r3, [r7, #7]
 8001bae:	460b      	mov	r3, r1
 8001bb0:	71bb      	strb	r3, [r7, #6]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8001bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	db41      	blt.n	8001c46 <OLED_DrawPoint+0xa2>
 8001bc2:	79bb      	ldrb	r3, [r7, #6]
 8001bc4:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bc6:	d83e      	bhi.n	8001c46 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8001bc8:	79bb      	ldrb	r3, [r7, #6]
 8001bca:	08db      	lsrs	r3, r3, #3
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	f1c3 0307 	rsb	r3, r3, #7
 8001bd2:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8001bd4:	79bb      	ldrb	r3, [r7, #6]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8001bdc:	7b7b      	ldrb	r3, [r7, #13]
 8001bde:	f1c3 0307 	rsb	r3, r3, #7
 8001be2:	2201      	movs	r2, #1
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8001bea:	797b      	ldrb	r3, [r7, #5]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d012      	beq.n	8001c16 <OLED_DrawPoint+0x72>
 8001bf0:	79fa      	ldrb	r2, [r7, #7]
 8001bf2:	7bbb      	ldrb	r3, [r7, #14]
 8001bf4:	4917      	ldr	r1, [pc, #92]	@ (8001c54 <OLED_DrawPoint+0xb0>)
 8001bf6:	00d2      	lsls	r2, r2, #3
 8001bf8:	440a      	add	r2, r1
 8001bfa:	4413      	add	r3, r2
 8001bfc:	7818      	ldrb	r0, [r3, #0]
 8001bfe:	79fa      	ldrb	r2, [r7, #7]
 8001c00:	7bbb      	ldrb	r3, [r7, #14]
 8001c02:	7bf9      	ldrb	r1, [r7, #15]
 8001c04:	4301      	orrs	r1, r0
 8001c06:	b2c8      	uxtb	r0, r1
 8001c08:	4912      	ldr	r1, [pc, #72]	@ (8001c54 <OLED_DrawPoint+0xb0>)
 8001c0a:	00d2      	lsls	r2, r2, #3
 8001c0c:	440a      	add	r2, r1
 8001c0e:	4413      	add	r3, r2
 8001c10:	4602      	mov	r2, r0
 8001c12:	701a      	strb	r2, [r3, #0]
 8001c14:	e018      	b.n	8001c48 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8001c16:	79fa      	ldrb	r2, [r7, #7]
 8001c18:	7bbb      	ldrb	r3, [r7, #14]
 8001c1a:	490e      	ldr	r1, [pc, #56]	@ (8001c54 <OLED_DrawPoint+0xb0>)
 8001c1c:	00d2      	lsls	r2, r2, #3
 8001c1e:	440a      	add	r2, r1
 8001c20:	4413      	add	r3, r2
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	b25a      	sxtb	r2, r3
 8001c26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c2a:	43db      	mvns	r3, r3
 8001c2c:	b25b      	sxtb	r3, r3
 8001c2e:	4013      	ands	r3, r2
 8001c30:	b259      	sxtb	r1, r3
 8001c32:	79fa      	ldrb	r2, [r7, #7]
 8001c34:	7bbb      	ldrb	r3, [r7, #14]
 8001c36:	b2c8      	uxtb	r0, r1
 8001c38:	4906      	ldr	r1, [pc, #24]	@ (8001c54 <OLED_DrawPoint+0xb0>)
 8001c3a:	00d2      	lsls	r2, r2, #3
 8001c3c:	440a      	add	r2, r1
 8001c3e:	4413      	add	r3, r2
 8001c40:	4602      	mov	r2, r0
 8001c42:	701a      	strb	r2, [r3, #0]
 8001c44:	e000      	b.n	8001c48 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8001c46:	bf00      	nop
}
 8001c48:	3714      	adds	r7, #20
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	200003c0 	.word	0x200003c0

08001c58 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8001c58:	b590      	push	{r4, r7, lr}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4604      	mov	r4, r0
 8001c60:	4608      	mov	r0, r1
 8001c62:	4611      	mov	r1, r2
 8001c64:	461a      	mov	r2, r3
 8001c66:	4623      	mov	r3, r4
 8001c68:	71fb      	strb	r3, [r7, #7]
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71bb      	strb	r3, [r7, #6]
 8001c6e:	460b      	mov	r3, r1
 8001c70:	717b      	strb	r3, [r7, #5]
 8001c72:	4613      	mov	r3, r2
 8001c74:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8001c76:	79bb      	ldrb	r3, [r7, #6]
 8001c78:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8001c7a:	797b      	ldrb	r3, [r7, #5]
 8001c7c:	3b20      	subs	r3, #32
 8001c7e:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8001c80:	2300      	movs	r3, #0
 8001c82:	73bb      	strb	r3, [r7, #14]
 8001c84:	e04d      	b.n	8001d22 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8001c86:	793b      	ldrb	r3, [r7, #4]
 8001c88:	2b0c      	cmp	r3, #12
 8001c8a:	d10b      	bne.n	8001ca4 <OLED_ShowChar+0x4c>
 8001c8c:	797a      	ldrb	r2, [r7, #5]
 8001c8e:	7bb9      	ldrb	r1, [r7, #14]
 8001c90:	4828      	ldr	r0, [pc, #160]	@ (8001d34 <OLED_ShowChar+0xdc>)
 8001c92:	4613      	mov	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	4413      	add	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4403      	add	r3, r0
 8001c9c:	440b      	add	r3, r1
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	73fb      	strb	r3, [r7, #15]
 8001ca2:	e007      	b.n	8001cb4 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8001ca4:	797a      	ldrb	r2, [r7, #5]
 8001ca6:	7bbb      	ldrb	r3, [r7, #14]
 8001ca8:	4923      	ldr	r1, [pc, #140]	@ (8001d38 <OLED_ShowChar+0xe0>)
 8001caa:	0112      	lsls	r2, r2, #4
 8001cac:	440a      	add	r2, r1
 8001cae:	4413      	add	r3, r2
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	737b      	strb	r3, [r7, #13]
 8001cb8:	e02d      	b.n	8001d16 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8001cba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	da07      	bge.n	8001cd2 <OLED_ShowChar+0x7a>
 8001cc2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001cc6:	79b9      	ldrb	r1, [r7, #6]
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7ff ff6a 	bl	8001ba4 <OLED_DrawPoint>
 8001cd0:	e00c      	b.n	8001cec <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8001cd2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	bf0c      	ite	eq
 8001cda:	2301      	moveq	r3, #1
 8001cdc:	2300      	movne	r3, #0
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	79b9      	ldrb	r1, [r7, #6]
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff ff5c 	bl	8001ba4 <OLED_DrawPoint>
			temp<<=1;
 8001cec:	7bfb      	ldrb	r3, [r7, #15]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	73fb      	strb	r3, [r7, #15]
			y++;
 8001cf2:	79bb      	ldrb	r3, [r7, #6]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8001cf8:	79ba      	ldrb	r2, [r7, #6]
 8001cfa:	7b3b      	ldrb	r3, [r7, #12]
 8001cfc:	1ad2      	subs	r2, r2, r3
 8001cfe:	793b      	ldrb	r3, [r7, #4]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d105      	bne.n	8001d10 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8001d04:	7b3b      	ldrb	r3, [r7, #12]
 8001d06:	71bb      	strb	r3, [r7, #6]
				x++;
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	71fb      	strb	r3, [r7, #7]
				break;
 8001d0e:	e005      	b.n	8001d1c <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8001d10:	7b7b      	ldrb	r3, [r7, #13]
 8001d12:	3301      	adds	r3, #1
 8001d14:	737b      	strb	r3, [r7, #13]
 8001d16:	7b7b      	ldrb	r3, [r7, #13]
 8001d18:	2b07      	cmp	r3, #7
 8001d1a:	d9ce      	bls.n	8001cba <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8001d1c:	7bbb      	ldrb	r3, [r7, #14]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	73bb      	strb	r3, [r7, #14]
 8001d22:	7bba      	ldrb	r2, [r7, #14]
 8001d24:	793b      	ldrb	r3, [r7, #4]
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d3ad      	bcc.n	8001c86 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8001d2a:	bf00      	nop
 8001d2c:	bf00      	nop
 8001d2e:	3714      	adds	r7, #20
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd90      	pop	{r4, r7, pc}
 8001d34:	080067e0 	.word	0x080067e0
 8001d38:	08006c54 	.word	0x08006c54

08001d3c <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af02      	add	r7, sp, #8
 8001d42:	4603      	mov	r3, r0
 8001d44:	603a      	str	r2, [r7, #0]
 8001d46:	71fb      	strb	r3, [r7, #7]
 8001d48:	460b      	mov	r3, r1
 8001d4a:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8001d4c:	e01f      	b.n	8001d8e <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	2b7a      	cmp	r3, #122	@ 0x7a
 8001d52:	d904      	bls.n	8001d5e <OLED_ShowString+0x22>
 8001d54:	2300      	movs	r3, #0
 8001d56:	71fb      	strb	r3, [r7, #7]
 8001d58:	79bb      	ldrb	r3, [r7, #6]
 8001d5a:	3310      	adds	r3, #16
 8001d5c:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8001d5e:	79bb      	ldrb	r3, [r7, #6]
 8001d60:	2b3a      	cmp	r3, #58	@ 0x3a
 8001d62:	d905      	bls.n	8001d70 <OLED_ShowString+0x34>
 8001d64:	2300      	movs	r3, #0
 8001d66:	71fb      	strb	r3, [r7, #7]
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	71bb      	strb	r3, [r7, #6]
 8001d6c:	f7ff fef4 	bl	8001b58 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	781a      	ldrb	r2, [r3, #0]
 8001d74:	79b9      	ldrb	r1, [r7, #6]
 8001d76:	79f8      	ldrb	r0, [r7, #7]
 8001d78:	2301      	movs	r3, #1
 8001d7a:	9300      	str	r3, [sp, #0]
 8001d7c:	230c      	movs	r3, #12
 8001d7e:	f7ff ff6b 	bl	8001c58 <OLED_ShowChar>
        x+=8;
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	3308      	adds	r3, #8
 8001d86:	71fb      	strb	r3, [r7, #7]
        p++;
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d1db      	bne.n	8001d4e <OLED_ShowString+0x12>
    }  
}	 
 8001d96:	bf00      	nop
 8001d98:	bf00      	nop
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <OLED_Init>:

void OLED_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8001da4:	f001 f9b4 	bl	8003110 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8001da8:	4b42      	ldr	r3, [pc, #264]	@ (8001eb4 <OLED_Init+0x114>)
 8001daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dac:	4a41      	ldr	r2, [pc, #260]	@ (8001eb4 <OLED_Init+0x114>)
 8001dae:	f023 0301 	bic.w	r3, r3, #1
 8001db2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001db4:	4b3f      	ldr	r3, [pc, #252]	@ (8001eb4 <OLED_Init+0x114>)
 8001db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001db8:	4a3e      	ldr	r2, [pc, #248]	@ (8001eb4 <OLED_Init+0x114>)
 8001dba:	f023 0304 	bic.w	r3, r3, #4
 8001dbe:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8001dc0:	f001 f9ba 	bl	8003138 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001dca:	483b      	ldr	r0, [pc, #236]	@ (8001eb8 <OLED_Init+0x118>)
 8001dcc:	f001 f810 	bl	8002df0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001dd0:	2064      	movs	r0, #100	@ 0x64
 8001dd2:	f000 fca9 	bl	8002728 <HAL_Delay>
	OLED_RST_Set();
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ddc:	4836      	ldr	r0, [pc, #216]	@ (8001eb8 <OLED_Init+0x118>)
 8001dde:	f001 f807 	bl	8002df0 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8001de2:	2100      	movs	r1, #0
 8001de4:	20ae      	movs	r0, #174	@ 0xae
 8001de6:	f7ff fe31 	bl	8001a4c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8001dea:	2100      	movs	r1, #0
 8001dec:	20d5      	movs	r0, #213	@ 0xd5
 8001dee:	f7ff fe2d 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8001df2:	2100      	movs	r1, #0
 8001df4:	2050      	movs	r0, #80	@ 0x50
 8001df6:	f7ff fe29 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	20a8      	movs	r0, #168	@ 0xa8
 8001dfe:	f7ff fe25 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8001e02:	2100      	movs	r1, #0
 8001e04:	203f      	movs	r0, #63	@ 0x3f
 8001e06:	f7ff fe21 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	20d3      	movs	r0, #211	@ 0xd3
 8001e0e:	f7ff fe1d 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8001e12:	2100      	movs	r1, #0
 8001e14:	2000      	movs	r0, #0
 8001e16:	f7ff fe19 	bl	8001a4c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	2040      	movs	r0, #64	@ 0x40
 8001e1e:	f7ff fe15 	bl	8001a4c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8001e22:	2100      	movs	r1, #0
 8001e24:	208d      	movs	r0, #141	@ 0x8d
 8001e26:	f7ff fe11 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	2014      	movs	r0, #20
 8001e2e:	f7ff fe0d 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8001e32:	2100      	movs	r1, #0
 8001e34:	2020      	movs	r0, #32
 8001e36:	f7ff fe09 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	2002      	movs	r0, #2
 8001e3e:	f7ff fe05 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8001e42:	2100      	movs	r1, #0
 8001e44:	20a1      	movs	r0, #161	@ 0xa1
 8001e46:	f7ff fe01 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	20c0      	movs	r0, #192	@ 0xc0
 8001e4e:	f7ff fdfd 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8001e52:	2100      	movs	r1, #0
 8001e54:	20da      	movs	r0, #218	@ 0xda
 8001e56:	f7ff fdf9 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	2012      	movs	r0, #18
 8001e5e:	f7ff fdf5 	bl	8001a4c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8001e62:	2100      	movs	r1, #0
 8001e64:	2081      	movs	r0, #129	@ 0x81
 8001e66:	f7ff fdf1 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	20ef      	movs	r0, #239	@ 0xef
 8001e6e:	f7ff fded 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8001e72:	2100      	movs	r1, #0
 8001e74:	20d9      	movs	r0, #217	@ 0xd9
 8001e76:	f7ff fde9 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	20f1      	movs	r0, #241	@ 0xf1
 8001e7e:	f7ff fde5 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8001e82:	2100      	movs	r1, #0
 8001e84:	20db      	movs	r0, #219	@ 0xdb
 8001e86:	f7ff fde1 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	2030      	movs	r0, #48	@ 0x30
 8001e8e:	f7ff fddd 	bl	8001a4c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8001e92:	2100      	movs	r1, #0
 8001e94:	20a4      	movs	r0, #164	@ 0xa4
 8001e96:	f7ff fdd9 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	20a6      	movs	r0, #166	@ 0xa6
 8001e9e:	f7ff fdd5 	bl	8001a4c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8001ea2:	2100      	movs	r1, #0
 8001ea4:	20af      	movs	r0, #175	@ 0xaf
 8001ea6:	f7ff fdd1 	bl	8001a4c <OLED_WR_Byte>
	OLED_Clear(); 
 8001eaa:	f7ff fe55 	bl	8001b58 <OLED_Clear>
}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	40020c00 	.word	0x40020c00

08001ebc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	607b      	str	r3, [r7, #4]
 8001ec6:	4b17      	ldr	r3, [pc, #92]	@ (8001f24 <HAL_MspInit+0x68>)
 8001ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eca:	4a16      	ldr	r2, [pc, #88]	@ (8001f24 <HAL_MspInit+0x68>)
 8001ecc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ed0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ed2:	4b14      	ldr	r3, [pc, #80]	@ (8001f24 <HAL_MspInit+0x68>)
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eda:	607b      	str	r3, [r7, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	603b      	str	r3, [r7, #0]
 8001ee2:	4b10      	ldr	r3, [pc, #64]	@ (8001f24 <HAL_MspInit+0x68>)
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee6:	4a0f      	ldr	r2, [pc, #60]	@ (8001f24 <HAL_MspInit+0x68>)
 8001ee8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eee:	4b0d      	ldr	r3, [pc, #52]	@ (8001f24 <HAL_MspInit+0x68>)
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ef6:	603b      	str	r3, [r7, #0]
 8001ef8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001efa:	2200      	movs	r2, #0
 8001efc:	2100      	movs	r1, #0
 8001efe:	2005      	movs	r0, #5
 8001f00:	f000 fd11 	bl	8002926 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001f04:	2005      	movs	r0, #5
 8001f06:	f000 fd2a 	bl	800295e <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	2005      	movs	r0, #5
 8001f10:	f000 fd09 	bl	8002926 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001f14:	2005      	movs	r0, #5
 8001f16:	f000 fd22 	bl	800295e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40023800 	.word	0x40023800

08001f28 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b08a      	sub	sp, #40	@ 0x28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	60da      	str	r2, [r3, #12]
 8001f3e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a19      	ldr	r2, [pc, #100]	@ (8001fac <HAL_I2C_MspInit+0x84>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d12c      	bne.n	8001fa4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
 8001f4e:	4b18      	ldr	r3, [pc, #96]	@ (8001fb0 <HAL_I2C_MspInit+0x88>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	4a17      	ldr	r2, [pc, #92]	@ (8001fb0 <HAL_I2C_MspInit+0x88>)
 8001f54:	f043 0302 	orr.w	r3, r3, #2
 8001f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5a:	4b15      	ldr	r3, [pc, #84]	@ (8001fb0 <HAL_I2C_MspInit+0x88>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f66:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001f6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f6c:	2312      	movs	r3, #18
 8001f6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f74:	2303      	movs	r3, #3
 8001f76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f78:	2304      	movs	r3, #4
 8001f7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f7c:	f107 0314 	add.w	r3, r7, #20
 8001f80:	4619      	mov	r1, r3
 8001f82:	480c      	ldr	r0, [pc, #48]	@ (8001fb4 <HAL_I2C_MspInit+0x8c>)
 8001f84:	f000 fd98 	bl	8002ab8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	4b08      	ldr	r3, [pc, #32]	@ (8001fb0 <HAL_I2C_MspInit+0x88>)
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f90:	4a07      	ldr	r2, [pc, #28]	@ (8001fb0 <HAL_I2C_MspInit+0x88>)
 8001f92:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f98:	4b05      	ldr	r3, [pc, #20]	@ (8001fb0 <HAL_I2C_MspInit+0x88>)
 8001f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001fa4:	bf00      	nop
 8001fa6:	3728      	adds	r7, #40	@ 0x28
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	40005800 	.word	0x40005800
 8001fb0:	40023800 	.word	0x40023800
 8001fb4:	40020400 	.word	0x40020400

08001fb8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b08e      	sub	sp, #56	@ 0x38
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	605a      	str	r2, [r3, #4]
 8001fca:	609a      	str	r2, [r3, #8]
 8001fcc:	60da      	str	r2, [r3, #12]
 8001fce:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a41      	ldr	r2, [pc, #260]	@ (80020dc <HAL_TIM_Base_MspInit+0x124>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d12d      	bne.n	8002036 <HAL_TIM_Base_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	623b      	str	r3, [r7, #32]
 8001fde:	4b40      	ldr	r3, [pc, #256]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 8001fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe2:	4a3f      	ldr	r2, [pc, #252]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fea:	4b3d      	ldr	r3, [pc, #244]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 8001fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	623b      	str	r3, [r7, #32]
 8001ff4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	61fb      	str	r3, [r7, #28]
 8001ffa:	4b39      	ldr	r3, [pc, #228]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffe:	4a38      	ldr	r2, [pc, #224]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 8002000:	f043 0310 	orr.w	r3, r3, #16
 8002004:	6313      	str	r3, [r2, #48]	@ 0x30
 8002006:	4b36      	ldr	r3, [pc, #216]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200a:	f003 0310 	and.w	r3, r3, #16
 800200e:	61fb      	str	r3, [r7, #28]
 8002010:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = IN2_CO_Pin|IN1_CO_Pin;
 8002012:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002016:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002018:	2302      	movs	r3, #2
 800201a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201c:	2300      	movs	r3, #0
 800201e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002020:	2300      	movs	r3, #0
 8002022:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002024:	2301      	movs	r3, #1
 8002026:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002028:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800202c:	4619      	mov	r1, r3
 800202e:	482d      	ldr	r0, [pc, #180]	@ (80020e4 <HAL_TIM_Base_MspInit+0x12c>)
 8002030:	f000 fd42 	bl	8002ab8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002034:	e04e      	b.n	80020d4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM3)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a2b      	ldr	r2, [pc, #172]	@ (80020e8 <HAL_TIM_Base_MspInit+0x130>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d10e      	bne.n	800205e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002040:	2300      	movs	r3, #0
 8002042:	61bb      	str	r3, [r7, #24]
 8002044:	4b26      	ldr	r3, [pc, #152]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 8002046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002048:	4a25      	ldr	r2, [pc, #148]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 800204a:	f043 0302 	orr.w	r3, r3, #2
 800204e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002050:	4b23      	ldr	r3, [pc, #140]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 8002052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	61bb      	str	r3, [r7, #24]
 800205a:	69bb      	ldr	r3, [r7, #24]
}
 800205c:	e03a      	b.n	80020d4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM4)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a22      	ldr	r2, [pc, #136]	@ (80020ec <HAL_TIM_Base_MspInit+0x134>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d10e      	bne.n	8002086 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002068:	2300      	movs	r3, #0
 800206a:	617b      	str	r3, [r7, #20]
 800206c:	4b1c      	ldr	r3, [pc, #112]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 800206e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002070:	4a1b      	ldr	r2, [pc, #108]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 8002072:	f043 0304 	orr.w	r3, r3, #4
 8002076:	6413      	str	r3, [r2, #64]	@ 0x40
 8002078:	4b19      	ldr	r3, [pc, #100]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 800207a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207c:	f003 0304 	and.w	r3, r3, #4
 8002080:	617b      	str	r3, [r7, #20]
 8002082:	697b      	ldr	r3, [r7, #20]
}
 8002084:	e026      	b.n	80020d4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM8)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a19      	ldr	r2, [pc, #100]	@ (80020f0 <HAL_TIM_Base_MspInit+0x138>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d10e      	bne.n	80020ae <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002090:	2300      	movs	r3, #0
 8002092:	613b      	str	r3, [r7, #16]
 8002094:	4b12      	ldr	r3, [pc, #72]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 8002096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002098:	4a11      	ldr	r2, [pc, #68]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 800209a:	f043 0302 	orr.w	r3, r3, #2
 800209e:	6453      	str	r3, [r2, #68]	@ 0x44
 80020a0:	4b0f      	ldr	r3, [pc, #60]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 80020a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a4:	f003 0302 	and.w	r3, r3, #2
 80020a8:	613b      	str	r3, [r7, #16]
 80020aa:	693b      	ldr	r3, [r7, #16]
}
 80020ac:	e012      	b.n	80020d4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM11)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a10      	ldr	r2, [pc, #64]	@ (80020f4 <HAL_TIM_Base_MspInit+0x13c>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d10d      	bne.n	80020d4 <HAL_TIM_Base_MspInit+0x11c>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80020b8:	2300      	movs	r3, #0
 80020ba:	60fb      	str	r3, [r7, #12]
 80020bc:	4b08      	ldr	r3, [pc, #32]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 80020be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c0:	4a07      	ldr	r2, [pc, #28]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 80020c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80020c8:	4b05      	ldr	r3, [pc, #20]	@ (80020e0 <HAL_TIM_Base_MspInit+0x128>)
 80020ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	68fb      	ldr	r3, [r7, #12]
}
 80020d4:	bf00      	nop
 80020d6:	3738      	adds	r7, #56	@ 0x38
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40010000 	.word	0x40010000
 80020e0:	40023800 	.word	0x40023800
 80020e4:	40021000 	.word	0x40021000
 80020e8:	40000400 	.word	0x40000400
 80020ec:	40000800 	.word	0x40000800
 80020f0:	40010400 	.word	0x40010400
 80020f4:	40014800 	.word	0x40014800

080020f8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08c      	sub	sp, #48	@ 0x30
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 031c 	add.w	r3, r7, #28
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002118:	d153      	bne.n	80021c2 <HAL_TIM_Encoder_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	61bb      	str	r3, [r7, #24]
 800211e:	4b43      	ldr	r3, [pc, #268]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	4a42      	ldr	r2, [pc, #264]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	6413      	str	r3, [r2, #64]	@ 0x40
 800212a:	4b40      	ldr	r3, [pc, #256]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	61bb      	str	r3, [r7, #24]
 8002134:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	617b      	str	r3, [r7, #20]
 800213a:	4b3c      	ldr	r3, [pc, #240]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	4a3b      	ldr	r2, [pc, #236]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	6313      	str	r3, [r2, #48]	@ 0x30
 8002146:	4b39      	ldr	r3, [pc, #228]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	613b      	str	r3, [r7, #16]
 8002156:	4b35      	ldr	r3, [pc, #212]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215a:	4a34      	ldr	r2, [pc, #208]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 800215c:	f043 0302 	orr.w	r3, r3, #2
 8002160:	6313      	str	r3, [r2, #48]	@ 0x30
 8002162:	4b32      	ldr	r3, [pc, #200]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800216e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002172:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002174:	2302      	movs	r3, #2
 8002176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002178:	2300      	movs	r3, #0
 800217a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217c:	2300      	movs	r3, #0
 800217e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002180:	2301      	movs	r3, #1
 8002182:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002184:	f107 031c 	add.w	r3, r7, #28
 8002188:	4619      	mov	r1, r3
 800218a:	4829      	ldr	r0, [pc, #164]	@ (8002230 <HAL_TIM_Encoder_MspInit+0x138>)
 800218c:	f000 fc94 	bl	8002ab8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002190:	2308      	movs	r3, #8
 8002192:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002194:	2302      	movs	r3, #2
 8002196:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	2300      	movs	r3, #0
 800219a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219c:	2300      	movs	r3, #0
 800219e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021a0:	2301      	movs	r3, #1
 80021a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a4:	f107 031c 	add.w	r3, r7, #28
 80021a8:	4619      	mov	r1, r3
 80021aa:	4822      	ldr	r0, [pc, #136]	@ (8002234 <HAL_TIM_Encoder_MspInit+0x13c>)
 80021ac:	f000 fc84 	bl	8002ab8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80021b0:	2200      	movs	r2, #0
 80021b2:	2100      	movs	r1, #0
 80021b4:	201c      	movs	r0, #28
 80021b6:	f000 fbb6 	bl	8002926 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021ba:	201c      	movs	r0, #28
 80021bc:	f000 fbcf 	bl	800295e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80021c0:	e030      	b.n	8002224 <HAL_TIM_Encoder_MspInit+0x12c>
  else if(htim_encoder->Instance==TIM5)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002238 <HAL_TIM_Encoder_MspInit+0x140>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d12b      	bne.n	8002224 <HAL_TIM_Encoder_MspInit+0x12c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80021cc:	2300      	movs	r3, #0
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	4b16      	ldr	r3, [pc, #88]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 80021d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d4:	4a15      	ldr	r2, [pc, #84]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 80021d6:	f043 0308 	orr.w	r3, r3, #8
 80021da:	6413      	str	r3, [r2, #64]	@ 0x40
 80021dc:	4b13      	ldr	r3, [pc, #76]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 80021de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e0:	f003 0308 	and.w	r3, r3, #8
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e8:	2300      	movs	r3, #0
 80021ea:	60bb      	str	r3, [r7, #8]
 80021ec:	4b0f      	ldr	r3, [pc, #60]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 80021ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f0:	4a0e      	ldr	r2, [pc, #56]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 80021f2:	f043 0301 	orr.w	r3, r3, #1
 80021f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80021f8:	4b0c      	ldr	r3, [pc, #48]	@ (800222c <HAL_TIM_Encoder_MspInit+0x134>)
 80021fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	60bb      	str	r3, [r7, #8]
 8002202:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002204:	2303      	movs	r3, #3
 8002206:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002208:	2302      	movs	r3, #2
 800220a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220c:	2300      	movs	r3, #0
 800220e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002210:	2300      	movs	r3, #0
 8002212:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002214:	2302      	movs	r3, #2
 8002216:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002218:	f107 031c 	add.w	r3, r7, #28
 800221c:	4619      	mov	r1, r3
 800221e:	4804      	ldr	r0, [pc, #16]	@ (8002230 <HAL_TIM_Encoder_MspInit+0x138>)
 8002220:	f000 fc4a 	bl	8002ab8 <HAL_GPIO_Init>
}
 8002224:	bf00      	nop
 8002226:	3730      	adds	r7, #48	@ 0x30
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40023800 	.word	0x40023800
 8002230:	40020000 	.word	0x40020000
 8002234:	40020400 	.word	0x40020400
 8002238:	40000c00 	.word	0x40000c00

0800223c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b08a      	sub	sp, #40	@ 0x28
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002244:	f107 0314 	add.w	r3, r7, #20
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	60da      	str	r2, [r3, #12]
 8002252:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a37      	ldr	r2, [pc, #220]	@ (8002338 <HAL_TIM_MspPostInit+0xfc>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d11f      	bne.n	800229e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	4b36      	ldr	r3, [pc, #216]	@ (800233c <HAL_TIM_MspPostInit+0x100>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002266:	4a35      	ldr	r2, [pc, #212]	@ (800233c <HAL_TIM_MspPostInit+0x100>)
 8002268:	f043 0310 	orr.w	r3, r3, #16
 800226c:	6313      	str	r3, [r2, #48]	@ 0x30
 800226e:	4b33      	ldr	r3, [pc, #204]	@ (800233c <HAL_TIM_MspPostInit+0x100>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002272:	f003 0310 	and.w	r3, r3, #16
 8002276:	613b      	str	r3, [r7, #16]
 8002278:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = IN2_DO_Pin|IN1_DO_Pin;
 800227a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800227e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002280:	2302      	movs	r3, #2
 8002282:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002288:	2300      	movs	r3, #0
 800228a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800228c:	2301      	movs	r3, #1
 800228e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002290:	f107 0314 	add.w	r3, r7, #20
 8002294:	4619      	mov	r1, r3
 8002296:	482a      	ldr	r0, [pc, #168]	@ (8002340 <HAL_TIM_MspPostInit+0x104>)
 8002298:	f000 fc0e 	bl	8002ab8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800229c:	e048      	b.n	8002330 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM3)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a28      	ldr	r2, [pc, #160]	@ (8002344 <HAL_TIM_MspPostInit+0x108>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d11f      	bne.n	80022e8 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	4b23      	ldr	r3, [pc, #140]	@ (800233c <HAL_TIM_MspPostInit+0x100>)
 80022ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b0:	4a22      	ldr	r2, [pc, #136]	@ (800233c <HAL_TIM_MspPostInit+0x100>)
 80022b2:	f043 0304 	orr.w	r3, r3, #4
 80022b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b8:	4b20      	ldr	r3, [pc, #128]	@ (800233c <HAL_TIM_MspPostInit+0x100>)
 80022ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022bc:	f003 0304 	and.w	r3, r3, #4
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80022c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ca:	2302      	movs	r3, #2
 80022cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ce:	2300      	movs	r3, #0
 80022d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d2:	2300      	movs	r3, #0
 80022d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022d6:	2302      	movs	r3, #2
 80022d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022da:	f107 0314 	add.w	r3, r7, #20
 80022de:	4619      	mov	r1, r3
 80022e0:	4819      	ldr	r0, [pc, #100]	@ (8002348 <HAL_TIM_MspPostInit+0x10c>)
 80022e2:	f000 fbe9 	bl	8002ab8 <HAL_GPIO_Init>
}
 80022e6:	e023      	b.n	8002330 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM4)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a17      	ldr	r2, [pc, #92]	@ (800234c <HAL_TIM_MspPostInit+0x110>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d11e      	bne.n	8002330 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	4b11      	ldr	r3, [pc, #68]	@ (800233c <HAL_TIM_MspPostInit+0x100>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	4a10      	ldr	r2, [pc, #64]	@ (800233c <HAL_TIM_MspPostInit+0x100>)
 80022fc:	f043 0302 	orr.w	r3, r3, #2
 8002300:	6313      	str	r3, [r2, #48]	@ 0x30
 8002302:	4b0e      	ldr	r3, [pc, #56]	@ (800233c <HAL_TIM_MspPostInit+0x100>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	60bb      	str	r3, [r7, #8]
 800230c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IN2_A_PWM_Pin|IN1_A_PWM_Pin;
 800230e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002312:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002314:	2302      	movs	r3, #2
 8002316:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002318:	2300      	movs	r3, #0
 800231a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231c:	2300      	movs	r3, #0
 800231e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002320:	2302      	movs	r3, #2
 8002322:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002324:	f107 0314 	add.w	r3, r7, #20
 8002328:	4619      	mov	r1, r3
 800232a:	4809      	ldr	r0, [pc, #36]	@ (8002350 <HAL_TIM_MspPostInit+0x114>)
 800232c:	f000 fbc4 	bl	8002ab8 <HAL_GPIO_Init>
}
 8002330:	bf00      	nop
 8002332:	3728      	adds	r7, #40	@ 0x28
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40010000 	.word	0x40010000
 800233c:	40023800 	.word	0x40023800
 8002340:	40021000 	.word	0x40021000
 8002344:	40000400 	.word	0x40000400
 8002348:	40020800 	.word	0x40020800
 800234c:	40000800 	.word	0x40000800
 8002350:	40020400 	.word	0x40020400

08002354 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08c      	sub	sp, #48	@ 0x30
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800235c:	f107 031c 	add.w	r3, r7, #28
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	60da      	str	r2, [r3, #12]
 800236a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a36      	ldr	r2, [pc, #216]	@ (800244c <HAL_UART_MspInit+0xf8>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d134      	bne.n	80023e0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	61bb      	str	r3, [r7, #24]
 800237a:	4b35      	ldr	r3, [pc, #212]	@ (8002450 <HAL_UART_MspInit+0xfc>)
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	4a34      	ldr	r2, [pc, #208]	@ (8002450 <HAL_UART_MspInit+0xfc>)
 8002380:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002384:	6413      	str	r3, [r2, #64]	@ 0x40
 8002386:	4b32      	ldr	r3, [pc, #200]	@ (8002450 <HAL_UART_MspInit+0xfc>)
 8002388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800238e:	61bb      	str	r3, [r7, #24]
 8002390:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002392:	2300      	movs	r3, #0
 8002394:	617b      	str	r3, [r7, #20]
 8002396:	4b2e      	ldr	r3, [pc, #184]	@ (8002450 <HAL_UART_MspInit+0xfc>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239a:	4a2d      	ldr	r2, [pc, #180]	@ (8002450 <HAL_UART_MspInit+0xfc>)
 800239c:	f043 0308 	orr.w	r3, r3, #8
 80023a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023a2:	4b2b      	ldr	r3, [pc, #172]	@ (8002450 <HAL_UART_MspInit+0xfc>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a6:	f003 0308 	and.w	r3, r3, #8
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80023ae:	2360      	movs	r3, #96	@ 0x60
 80023b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b2:	2302      	movs	r3, #2
 80023b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ba:	2303      	movs	r3, #3
 80023bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023be:	2307      	movs	r3, #7
 80023c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023c2:	f107 031c 	add.w	r3, r7, #28
 80023c6:	4619      	mov	r1, r3
 80023c8:	4822      	ldr	r0, [pc, #136]	@ (8002454 <HAL_UART_MspInit+0x100>)
 80023ca:	f000 fb75 	bl	8002ab8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80023ce:	2200      	movs	r2, #0
 80023d0:	2100      	movs	r1, #0
 80023d2:	2026      	movs	r0, #38	@ 0x26
 80023d4:	f000 faa7 	bl	8002926 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80023d8:	2026      	movs	r0, #38	@ 0x26
 80023da:	f000 fac0 	bl	800295e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80023de:	e031      	b.n	8002444 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a1c      	ldr	r2, [pc, #112]	@ (8002458 <HAL_UART_MspInit+0x104>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d12c      	bne.n	8002444 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	613b      	str	r3, [r7, #16]
 80023ee:	4b18      	ldr	r3, [pc, #96]	@ (8002450 <HAL_UART_MspInit+0xfc>)
 80023f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f2:	4a17      	ldr	r2, [pc, #92]	@ (8002450 <HAL_UART_MspInit+0xfc>)
 80023f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80023fa:	4b15      	ldr	r3, [pc, #84]	@ (8002450 <HAL_UART_MspInit+0xfc>)
 80023fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002402:	613b      	str	r3, [r7, #16]
 8002404:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002406:	2300      	movs	r3, #0
 8002408:	60fb      	str	r3, [r7, #12]
 800240a:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <HAL_UART_MspInit+0xfc>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240e:	4a10      	ldr	r2, [pc, #64]	@ (8002450 <HAL_UART_MspInit+0xfc>)
 8002410:	f043 0308 	orr.w	r3, r3, #8
 8002414:	6313      	str	r3, [r2, #48]	@ 0x30
 8002416:	4b0e      	ldr	r3, [pc, #56]	@ (8002450 <HAL_UART_MspInit+0xfc>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241a:	f003 0308 	and.w	r3, r3, #8
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002422:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002426:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002428:	2302      	movs	r3, #2
 800242a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242c:	2300      	movs	r3, #0
 800242e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002430:	2303      	movs	r3, #3
 8002432:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002434:	2307      	movs	r3, #7
 8002436:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002438:	f107 031c 	add.w	r3, r7, #28
 800243c:	4619      	mov	r1, r3
 800243e:	4805      	ldr	r0, [pc, #20]	@ (8002454 <HAL_UART_MspInit+0x100>)
 8002440:	f000 fb3a 	bl	8002ab8 <HAL_GPIO_Init>
}
 8002444:	bf00      	nop
 8002446:	3730      	adds	r7, #48	@ 0x30
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40004400 	.word	0x40004400
 8002450:	40023800 	.word	0x40023800
 8002454:	40020c00 	.word	0x40020c00
 8002458:	40004800 	.word	0x40004800

0800245c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <NMI_Handler+0x4>

08002464 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <HardFault_Handler+0x4>

0800246c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002470:	bf00      	nop
 8002472:	e7fd      	b.n	8002470 <MemManage_Handler+0x4>

08002474 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002478:	bf00      	nop
 800247a:	e7fd      	b.n	8002478 <BusFault_Handler+0x4>

0800247c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <UsageFault_Handler+0x4>

08002484 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002488:	bf00      	nop
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002492:	b480      	push	{r7}
 8002494:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
	...

080024b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	tick++;
 80024b4:	4b10      	ldr	r3, [pc, #64]	@ (80024f8 <SysTick_Handler+0x48>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	3301      	adds	r3, #1
 80024ba:	4a0f      	ldr	r2, [pc, #60]	@ (80024f8 <SysTick_Handler+0x48>)
 80024bc:	6013      	str	r3, [r2, #0]
	if (tick == no_of_tick)	{ // assuming 1 msec tick, calculate speed every 50 msec?
 80024be:	4b0e      	ldr	r3, [pc, #56]	@ (80024f8 <SysTick_Handler+0x48>)
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	4b0e      	ldr	r3, [pc, #56]	@ (80024fc <SysTick_Handler+0x4c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d111      	bne.n	80024ee <SysTick_Handler+0x3e>
//		speed = ((position - oldpos)*20*60/180);  // number of ticks/sec * 60 sec  diveide by 180 ticks per round
		speed = (position - oldpos); // change in position
 80024ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002500 <SysTick_Handler+0x50>)
 80024cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024d0:	461a      	mov	r2, r3
 80024d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002504 <SysTick_Handler+0x54>)
 80024d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	4a0b      	ldr	r2, [pc, #44]	@ (8002508 <SysTick_Handler+0x58>)
 80024dc:	6013      	str	r3, [r2, #0]
		oldpos = position;
 80024de:	4b08      	ldr	r3, [pc, #32]	@ (8002500 <SysTick_Handler+0x50>)
 80024e0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80024e4:	4b07      	ldr	r3, [pc, #28]	@ (8002504 <SysTick_Handler+0x54>)
 80024e6:	801a      	strh	r2, [r3, #0]
		tick = 0;
 80024e8:	4b03      	ldr	r3, [pc, #12]	@ (80024f8 <SysTick_Handler+0x48>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
		//HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10); // LED
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024ee:	f000 f8fb 	bl	80026e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024f2:	bf00      	nop
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	200007c4 	.word	0x200007c4
 80024fc:	20000008 	.word	0x20000008
 8002500:	20000390 	.word	0x20000390
 8002504:	200007c0 	.word	0x200007c0
 8002508:	20000366 	.word	0x20000366

0800250c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002510:	bf00      	nop
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_PB_Pin);
 800251e:	2001      	movs	r0, #1
 8002520:	f000 fc9a 	bl	8002e58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002524:	bf00      	nop
 8002526:	bd80      	pop	{r7, pc}

08002528 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IMU_INT_Pin);
 800252c:	2002      	movs	r0, #2
 800252e:	f000 fc93 	bl	8002e58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
	...

08002538 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800253c:	4802      	ldr	r0, [pc, #8]	@ (8002548 <TIM2_IRQHandler+0x10>)
 800253e:	f001 fd6b 	bl	8004018 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20000124 	.word	0x20000124

0800254c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002550:	4802      	ldr	r0, [pc, #8]	@ (800255c <USART2_IRQHandler+0x10>)
 8002552:	f002 fced 	bl	8004f30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	200002d4 	.word	0x200002d4

08002560 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002568:	4a14      	ldr	r2, [pc, #80]	@ (80025bc <_sbrk+0x5c>)
 800256a:	4b15      	ldr	r3, [pc, #84]	@ (80025c0 <_sbrk+0x60>)
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002574:	4b13      	ldr	r3, [pc, #76]	@ (80025c4 <_sbrk+0x64>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d102      	bne.n	8002582 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800257c:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <_sbrk+0x64>)
 800257e:	4a12      	ldr	r2, [pc, #72]	@ (80025c8 <_sbrk+0x68>)
 8002580:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002582:	4b10      	ldr	r3, [pc, #64]	@ (80025c4 <_sbrk+0x64>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4413      	add	r3, r2
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	429a      	cmp	r2, r3
 800258e:	d207      	bcs.n	80025a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002590:	f003 fc2c 	bl	8005dec <__errno>
 8002594:	4603      	mov	r3, r0
 8002596:	220c      	movs	r2, #12
 8002598:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800259a:	f04f 33ff 	mov.w	r3, #4294967295
 800259e:	e009      	b.n	80025b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025a0:	4b08      	ldr	r3, [pc, #32]	@ (80025c4 <_sbrk+0x64>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025a6:	4b07      	ldr	r3, [pc, #28]	@ (80025c4 <_sbrk+0x64>)
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4413      	add	r3, r2
 80025ae:	4a05      	ldr	r2, [pc, #20]	@ (80025c4 <_sbrk+0x64>)
 80025b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025b2:	68fb      	ldr	r3, [r7, #12]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3718      	adds	r7, #24
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	20020000 	.word	0x20020000
 80025c0:	00000400 	.word	0x00000400
 80025c4:	200007c8 	.word	0x200007c8
 80025c8:	20000918 	.word	0x20000918

080025cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025d0:	4b06      	ldr	r3, [pc, #24]	@ (80025ec <SystemInit+0x20>)
 80025d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d6:	4a05      	ldr	r2, [pc, #20]	@ (80025ec <SystemInit+0x20>)
 80025d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025e0:	bf00      	nop
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002628 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025f4:	480d      	ldr	r0, [pc, #52]	@ (800262c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025f6:	490e      	ldr	r1, [pc, #56]	@ (8002630 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025f8:	4a0e      	ldr	r2, [pc, #56]	@ (8002634 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025fc:	e002      	b.n	8002604 <LoopCopyDataInit>

080025fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002600:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002602:	3304      	adds	r3, #4

08002604 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002604:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002606:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002608:	d3f9      	bcc.n	80025fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800260a:	4a0b      	ldr	r2, [pc, #44]	@ (8002638 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800260c:	4c0b      	ldr	r4, [pc, #44]	@ (800263c <LoopFillZerobss+0x26>)
  movs r3, #0
 800260e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002610:	e001      	b.n	8002616 <LoopFillZerobss>

08002612 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002612:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002614:	3204      	adds	r2, #4

08002616 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002616:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002618:	d3fb      	bcc.n	8002612 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800261a:	f7ff ffd7 	bl	80025cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800261e:	f003 fbeb 	bl	8005df8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002622:	f7fe fb57 	bl	8000cd4 <main>
  bx  lr    
 8002626:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002628:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800262c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002630:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002634:	080072a0 	.word	0x080072a0
  ldr r2, =_sbss
 8002638:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800263c:	20000918 	.word	0x20000918

08002640 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002640:	e7fe      	b.n	8002640 <ADC_IRQHandler>
	...

08002644 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002648:	4b0e      	ldr	r3, [pc, #56]	@ (8002684 <HAL_Init+0x40>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a0d      	ldr	r2, [pc, #52]	@ (8002684 <HAL_Init+0x40>)
 800264e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002652:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002654:	4b0b      	ldr	r3, [pc, #44]	@ (8002684 <HAL_Init+0x40>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a0a      	ldr	r2, [pc, #40]	@ (8002684 <HAL_Init+0x40>)
 800265a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800265e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002660:	4b08      	ldr	r3, [pc, #32]	@ (8002684 <HAL_Init+0x40>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a07      	ldr	r2, [pc, #28]	@ (8002684 <HAL_Init+0x40>)
 8002666:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800266a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800266c:	2003      	movs	r0, #3
 800266e:	f000 f94f 	bl	8002910 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002672:	200f      	movs	r0, #15
 8002674:	f000 f808 	bl	8002688 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002678:	f7ff fc20 	bl	8001ebc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40023c00 	.word	0x40023c00

08002688 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002690:	4b12      	ldr	r3, [pc, #72]	@ (80026dc <HAL_InitTick+0x54>)
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	4b12      	ldr	r3, [pc, #72]	@ (80026e0 <HAL_InitTick+0x58>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	4619      	mov	r1, r3
 800269a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800269e:	fbb3 f3f1 	udiv	r3, r3, r1
 80026a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a6:	4618      	mov	r0, r3
 80026a8:	f000 f967 	bl	800297a <HAL_SYSTICK_Config>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e00e      	b.n	80026d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2b0f      	cmp	r3, #15
 80026ba:	d80a      	bhi.n	80026d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026bc:	2200      	movs	r2, #0
 80026be:	6879      	ldr	r1, [r7, #4]
 80026c0:	f04f 30ff 	mov.w	r0, #4294967295
 80026c4:	f000 f92f 	bl	8002926 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026c8:	4a06      	ldr	r2, [pc, #24]	@ (80026e4 <HAL_InitTick+0x5c>)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ce:	2300      	movs	r3, #0
 80026d0:	e000      	b.n	80026d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	20000010 	.word	0x20000010
 80026e0:	20000018 	.word	0x20000018
 80026e4:	20000014 	.word	0x20000014

080026e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026ec:	4b06      	ldr	r3, [pc, #24]	@ (8002708 <HAL_IncTick+0x20>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	461a      	mov	r2, r3
 80026f2:	4b06      	ldr	r3, [pc, #24]	@ (800270c <HAL_IncTick+0x24>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4413      	add	r3, r2
 80026f8:	4a04      	ldr	r2, [pc, #16]	@ (800270c <HAL_IncTick+0x24>)
 80026fa:	6013      	str	r3, [r2, #0]
}
 80026fc:	bf00      	nop
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	20000018 	.word	0x20000018
 800270c:	200007cc 	.word	0x200007cc

08002710 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  return uwTick;
 8002714:	4b03      	ldr	r3, [pc, #12]	@ (8002724 <HAL_GetTick+0x14>)
 8002716:	681b      	ldr	r3, [r3, #0]
}
 8002718:	4618      	mov	r0, r3
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	200007cc 	.word	0x200007cc

08002728 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002730:	f7ff ffee 	bl	8002710 <HAL_GetTick>
 8002734:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002740:	d005      	beq.n	800274e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002742:	4b0a      	ldr	r3, [pc, #40]	@ (800276c <HAL_Delay+0x44>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	461a      	mov	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	4413      	add	r3, r2
 800274c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800274e:	bf00      	nop
 8002750:	f7ff ffde 	bl	8002710 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	429a      	cmp	r2, r3
 800275e:	d8f7      	bhi.n	8002750 <HAL_Delay+0x28>
  {
  }
}
 8002760:	bf00      	nop
 8002762:	bf00      	nop
 8002764:	3710      	adds	r7, #16
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	20000018 	.word	0x20000018

08002770 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002780:	4b0c      	ldr	r3, [pc, #48]	@ (80027b4 <__NVIC_SetPriorityGrouping+0x44>)
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002786:	68ba      	ldr	r2, [r7, #8]
 8002788:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800278c:	4013      	ands	r3, r2
 800278e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002798:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800279c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027a2:	4a04      	ldr	r2, [pc, #16]	@ (80027b4 <__NVIC_SetPriorityGrouping+0x44>)
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	60d3      	str	r3, [r2, #12]
}
 80027a8:	bf00      	nop
 80027aa:	3714      	adds	r7, #20
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027bc:	4b04      	ldr	r3, [pc, #16]	@ (80027d0 <__NVIC_GetPriorityGrouping+0x18>)
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	0a1b      	lsrs	r3, r3, #8
 80027c2:	f003 0307 	and.w	r3, r3, #7
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr
 80027d0:	e000ed00 	.word	0xe000ed00

080027d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	db0b      	blt.n	80027fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027e6:	79fb      	ldrb	r3, [r7, #7]
 80027e8:	f003 021f 	and.w	r2, r3, #31
 80027ec:	4907      	ldr	r1, [pc, #28]	@ (800280c <__NVIC_EnableIRQ+0x38>)
 80027ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f2:	095b      	lsrs	r3, r3, #5
 80027f4:	2001      	movs	r0, #1
 80027f6:	fa00 f202 	lsl.w	r2, r0, r2
 80027fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027fe:	bf00      	nop
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	e000e100 	.word	0xe000e100

08002810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	6039      	str	r1, [r7, #0]
 800281a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800281c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002820:	2b00      	cmp	r3, #0
 8002822:	db0a      	blt.n	800283a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	b2da      	uxtb	r2, r3
 8002828:	490c      	ldr	r1, [pc, #48]	@ (800285c <__NVIC_SetPriority+0x4c>)
 800282a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282e:	0112      	lsls	r2, r2, #4
 8002830:	b2d2      	uxtb	r2, r2
 8002832:	440b      	add	r3, r1
 8002834:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002838:	e00a      	b.n	8002850 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	b2da      	uxtb	r2, r3
 800283e:	4908      	ldr	r1, [pc, #32]	@ (8002860 <__NVIC_SetPriority+0x50>)
 8002840:	79fb      	ldrb	r3, [r7, #7]
 8002842:	f003 030f 	and.w	r3, r3, #15
 8002846:	3b04      	subs	r3, #4
 8002848:	0112      	lsls	r2, r2, #4
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	440b      	add	r3, r1
 800284e:	761a      	strb	r2, [r3, #24]
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	e000e100 	.word	0xe000e100
 8002860:	e000ed00 	.word	0xe000ed00

08002864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002864:	b480      	push	{r7}
 8002866:	b089      	sub	sp, #36	@ 0x24
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f003 0307 	and.w	r3, r3, #7
 8002876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	f1c3 0307 	rsb	r3, r3, #7
 800287e:	2b04      	cmp	r3, #4
 8002880:	bf28      	it	cs
 8002882:	2304      	movcs	r3, #4
 8002884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	3304      	adds	r3, #4
 800288a:	2b06      	cmp	r3, #6
 800288c:	d902      	bls.n	8002894 <NVIC_EncodePriority+0x30>
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	3b03      	subs	r3, #3
 8002892:	e000      	b.n	8002896 <NVIC_EncodePriority+0x32>
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002898:	f04f 32ff 	mov.w	r2, #4294967295
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	43da      	mvns	r2, r3
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	401a      	ands	r2, r3
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028ac:	f04f 31ff 	mov.w	r1, #4294967295
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	fa01 f303 	lsl.w	r3, r1, r3
 80028b6:	43d9      	mvns	r1, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028bc:	4313      	orrs	r3, r2
         );
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3724      	adds	r7, #36	@ 0x24
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
	...

080028cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	3b01      	subs	r3, #1
 80028d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028dc:	d301      	bcc.n	80028e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028de:	2301      	movs	r3, #1
 80028e0:	e00f      	b.n	8002902 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028e2:	4a0a      	ldr	r2, [pc, #40]	@ (800290c <SysTick_Config+0x40>)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	3b01      	subs	r3, #1
 80028e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ea:	210f      	movs	r1, #15
 80028ec:	f04f 30ff 	mov.w	r0, #4294967295
 80028f0:	f7ff ff8e 	bl	8002810 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028f4:	4b05      	ldr	r3, [pc, #20]	@ (800290c <SysTick_Config+0x40>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028fa:	4b04      	ldr	r3, [pc, #16]	@ (800290c <SysTick_Config+0x40>)
 80028fc:	2207      	movs	r2, #7
 80028fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	e000e010 	.word	0xe000e010

08002910 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f7ff ff29 	bl	8002770 <__NVIC_SetPriorityGrouping>
}
 800291e:	bf00      	nop
 8002920:	3708      	adds	r7, #8
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002926:	b580      	push	{r7, lr}
 8002928:	b086      	sub	sp, #24
 800292a:	af00      	add	r7, sp, #0
 800292c:	4603      	mov	r3, r0
 800292e:	60b9      	str	r1, [r7, #8]
 8002930:	607a      	str	r2, [r7, #4]
 8002932:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002934:	2300      	movs	r3, #0
 8002936:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002938:	f7ff ff3e 	bl	80027b8 <__NVIC_GetPriorityGrouping>
 800293c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	68b9      	ldr	r1, [r7, #8]
 8002942:	6978      	ldr	r0, [r7, #20]
 8002944:	f7ff ff8e 	bl	8002864 <NVIC_EncodePriority>
 8002948:	4602      	mov	r2, r0
 800294a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800294e:	4611      	mov	r1, r2
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff ff5d 	bl	8002810 <__NVIC_SetPriority>
}
 8002956:	bf00      	nop
 8002958:	3718      	adds	r7, #24
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b082      	sub	sp, #8
 8002962:	af00      	add	r7, sp, #0
 8002964:	4603      	mov	r3, r0
 8002966:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296c:	4618      	mov	r0, r3
 800296e:	f7ff ff31 	bl	80027d4 <__NVIC_EnableIRQ>
}
 8002972:	bf00      	nop
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	b082      	sub	sp, #8
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f7ff ffa2 	bl	80028cc <SysTick_Config>
 8002988:	4603      	mov	r3, r0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3708      	adds	r7, #8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}

08002992 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	b084      	sub	sp, #16
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800299e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029a0:	f7ff feb6 	bl	8002710 <HAL_GetTick>
 80029a4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d008      	beq.n	80029c4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2280      	movs	r2, #128	@ 0x80
 80029b6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e052      	b.n	8002a6a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0216 	bic.w	r2, r2, #22
 80029d2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	695a      	ldr	r2, [r3, #20]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029e2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d103      	bne.n	80029f4 <HAL_DMA_Abort+0x62>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d007      	beq.n	8002a04 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f022 0208 	bic.w	r2, r2, #8
 8002a02:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f022 0201 	bic.w	r2, r2, #1
 8002a12:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a14:	e013      	b.n	8002a3e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a16:	f7ff fe7b 	bl	8002710 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b05      	cmp	r3, #5
 8002a22:	d90c      	bls.n	8002a3e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2220      	movs	r2, #32
 8002a28:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2203      	movs	r2, #3
 8002a2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e015      	b.n	8002a6a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1e4      	bne.n	8002a16 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a50:	223f      	movs	r2, #63	@ 0x3f
 8002a52:	409a      	lsls	r2, r3
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b083      	sub	sp, #12
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d004      	beq.n	8002a90 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2280      	movs	r2, #128	@ 0x80
 8002a8a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e00c      	b.n	8002aaa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2205      	movs	r2, #5
 8002a94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 0201 	bic.w	r2, r2, #1
 8002aa6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	370c      	adds	r7, #12
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
	...

08002ab8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b089      	sub	sp, #36	@ 0x24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
 8002ad2:	e16b      	b.n	8002dac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8002adc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	f040 815a 	bne.w	8002da6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f003 0303 	and.w	r3, r3, #3
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d005      	beq.n	8002b0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d130      	bne.n	8002b6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	2203      	movs	r2, #3
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	69ba      	ldr	r2, [r7, #24]
 8002b38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b40:	2201      	movs	r2, #1
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	091b      	lsrs	r3, r3, #4
 8002b56:	f003 0201 	and.w	r2, r3, #1
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f003 0303 	and.w	r3, r3, #3
 8002b74:	2b03      	cmp	r3, #3
 8002b76:	d017      	beq.n	8002ba8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	2203      	movs	r2, #3
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f003 0303 	and.w	r3, r3, #3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d123      	bne.n	8002bfc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	08da      	lsrs	r2, r3, #3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3208      	adds	r2, #8
 8002bbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	f003 0307 	and.w	r3, r3, #7
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	220f      	movs	r2, #15
 8002bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	691a      	ldr	r2, [r3, #16]
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	f003 0307 	and.w	r3, r3, #7
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	08da      	lsrs	r2, r3, #3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	3208      	adds	r2, #8
 8002bf6:	69b9      	ldr	r1, [r7, #24]
 8002bf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	2203      	movs	r2, #3
 8002c08:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0c:	43db      	mvns	r3, r3
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	4013      	ands	r3, r2
 8002c12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f003 0203 	and.w	r2, r3, #3
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69ba      	ldr	r2, [r7, #24]
 8002c2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f000 80b4 	beq.w	8002da6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60fb      	str	r3, [r7, #12]
 8002c42:	4b60      	ldr	r3, [pc, #384]	@ (8002dc4 <HAL_GPIO_Init+0x30c>)
 8002c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c46:	4a5f      	ldr	r2, [pc, #380]	@ (8002dc4 <HAL_GPIO_Init+0x30c>)
 8002c48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c4e:	4b5d      	ldr	r3, [pc, #372]	@ (8002dc4 <HAL_GPIO_Init+0x30c>)
 8002c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c56:	60fb      	str	r3, [r7, #12]
 8002c58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c5a:	4a5b      	ldr	r2, [pc, #364]	@ (8002dc8 <HAL_GPIO_Init+0x310>)
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	089b      	lsrs	r3, r3, #2
 8002c60:	3302      	adds	r3, #2
 8002c62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	f003 0303 	and.w	r3, r3, #3
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	220f      	movs	r2, #15
 8002c72:	fa02 f303 	lsl.w	r3, r2, r3
 8002c76:	43db      	mvns	r3, r3
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a52      	ldr	r2, [pc, #328]	@ (8002dcc <HAL_GPIO_Init+0x314>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d02b      	beq.n	8002cde <HAL_GPIO_Init+0x226>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a51      	ldr	r2, [pc, #324]	@ (8002dd0 <HAL_GPIO_Init+0x318>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d025      	beq.n	8002cda <HAL_GPIO_Init+0x222>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a50      	ldr	r2, [pc, #320]	@ (8002dd4 <HAL_GPIO_Init+0x31c>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d01f      	beq.n	8002cd6 <HAL_GPIO_Init+0x21e>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a4f      	ldr	r2, [pc, #316]	@ (8002dd8 <HAL_GPIO_Init+0x320>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d019      	beq.n	8002cd2 <HAL_GPIO_Init+0x21a>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a4e      	ldr	r2, [pc, #312]	@ (8002ddc <HAL_GPIO_Init+0x324>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d013      	beq.n	8002cce <HAL_GPIO_Init+0x216>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a4d      	ldr	r2, [pc, #308]	@ (8002de0 <HAL_GPIO_Init+0x328>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d00d      	beq.n	8002cca <HAL_GPIO_Init+0x212>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a4c      	ldr	r2, [pc, #304]	@ (8002de4 <HAL_GPIO_Init+0x32c>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d007      	beq.n	8002cc6 <HAL_GPIO_Init+0x20e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a4b      	ldr	r2, [pc, #300]	@ (8002de8 <HAL_GPIO_Init+0x330>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d101      	bne.n	8002cc2 <HAL_GPIO_Init+0x20a>
 8002cbe:	2307      	movs	r3, #7
 8002cc0:	e00e      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cc2:	2308      	movs	r3, #8
 8002cc4:	e00c      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cc6:	2306      	movs	r3, #6
 8002cc8:	e00a      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cca:	2305      	movs	r3, #5
 8002ccc:	e008      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cce:	2304      	movs	r3, #4
 8002cd0:	e006      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e004      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cd6:	2302      	movs	r3, #2
 8002cd8:	e002      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e000      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cde:	2300      	movs	r3, #0
 8002ce0:	69fa      	ldr	r2, [r7, #28]
 8002ce2:	f002 0203 	and.w	r2, r2, #3
 8002ce6:	0092      	lsls	r2, r2, #2
 8002ce8:	4093      	lsls	r3, r2
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cf0:	4935      	ldr	r1, [pc, #212]	@ (8002dc8 <HAL_GPIO_Init+0x310>)
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	089b      	lsrs	r3, r3, #2
 8002cf6:	3302      	adds	r3, #2
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cfe:	4b3b      	ldr	r3, [pc, #236]	@ (8002dec <HAL_GPIO_Init+0x334>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	43db      	mvns	r3, r3
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d003      	beq.n	8002d22 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d22:	4a32      	ldr	r2, [pc, #200]	@ (8002dec <HAL_GPIO_Init+0x334>)
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d28:	4b30      	ldr	r3, [pc, #192]	@ (8002dec <HAL_GPIO_Init+0x334>)
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	43db      	mvns	r3, r3
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	4013      	ands	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d003      	beq.n	8002d4c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d4c:	4a27      	ldr	r2, [pc, #156]	@ (8002dec <HAL_GPIO_Init+0x334>)
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d52:	4b26      	ldr	r3, [pc, #152]	@ (8002dec <HAL_GPIO_Init+0x334>)
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d003      	beq.n	8002d76 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d76:	4a1d      	ldr	r2, [pc, #116]	@ (8002dec <HAL_GPIO_Init+0x334>)
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8002dec <HAL_GPIO_Init+0x334>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	43db      	mvns	r3, r3
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d003      	beq.n	8002da0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002da0:	4a12      	ldr	r2, [pc, #72]	@ (8002dec <HAL_GPIO_Init+0x334>)
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	3301      	adds	r3, #1
 8002daa:	61fb      	str	r3, [r7, #28]
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	2b0f      	cmp	r3, #15
 8002db0:	f67f ae90 	bls.w	8002ad4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002db4:	bf00      	nop
 8002db6:	bf00      	nop
 8002db8:	3724      	adds	r7, #36	@ 0x24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	40013800 	.word	0x40013800
 8002dcc:	40020000 	.word	0x40020000
 8002dd0:	40020400 	.word	0x40020400
 8002dd4:	40020800 	.word	0x40020800
 8002dd8:	40020c00 	.word	0x40020c00
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	40021400 	.word	0x40021400
 8002de4:	40021800 	.word	0x40021800
 8002de8:	40021c00 	.word	0x40021c00
 8002dec:	40013c00 	.word	0x40013c00

08002df0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	807b      	strh	r3, [r7, #2]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e00:	787b      	ldrb	r3, [r7, #1]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d003      	beq.n	8002e0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e06:	887a      	ldrh	r2, [r7, #2]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e0c:	e003      	b.n	8002e16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e0e:	887b      	ldrh	r3, [r7, #2]
 8002e10:	041a      	lsls	r2, r3, #16
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	619a      	str	r2, [r3, #24]
}
 8002e16:	bf00      	nop
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr

08002e22 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e22:	b480      	push	{r7}
 8002e24:	b085      	sub	sp, #20
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e34:	887a      	ldrh	r2, [r7, #2]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	4013      	ands	r3, r2
 8002e3a:	041a      	lsls	r2, r3, #16
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	43d9      	mvns	r1, r3
 8002e40:	887b      	ldrh	r3, [r7, #2]
 8002e42:	400b      	ands	r3, r1
 8002e44:	431a      	orrs	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	619a      	str	r2, [r3, #24]
}
 8002e4a:	bf00      	nop
 8002e4c:	3714      	adds	r7, #20
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
	...

08002e58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002e62:	4b08      	ldr	r3, [pc, #32]	@ (8002e84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e64:	695a      	ldr	r2, [r3, #20]
 8002e66:	88fb      	ldrh	r3, [r7, #6]
 8002e68:	4013      	ands	r3, r2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d006      	beq.n	8002e7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e6e:	4a05      	ldr	r2, [pc, #20]	@ (8002e84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e70:	88fb      	ldrh	r3, [r7, #6]
 8002e72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e74:	88fb      	ldrh	r3, [r7, #6]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fd fbbe 	bl	80005f8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e7c:	bf00      	nop
 8002e7e:	3708      	adds	r7, #8
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	40013c00 	.word	0x40013c00

08002e88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e12b      	b.n	80030f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d106      	bne.n	8002eb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f7ff f83a 	bl	8001f28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2224      	movs	r2, #36	@ 0x24
 8002eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f022 0201 	bic.w	r2, r2, #1
 8002eca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002eda:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002eea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002eec:	f000 fda8 	bl	8003a40 <HAL_RCC_GetPCLK1Freq>
 8002ef0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	4a81      	ldr	r2, [pc, #516]	@ (80030fc <HAL_I2C_Init+0x274>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d807      	bhi.n	8002f0c <HAL_I2C_Init+0x84>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	4a80      	ldr	r2, [pc, #512]	@ (8003100 <HAL_I2C_Init+0x278>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	bf94      	ite	ls
 8002f04:	2301      	movls	r3, #1
 8002f06:	2300      	movhi	r3, #0
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	e006      	b.n	8002f1a <HAL_I2C_Init+0x92>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4a7d      	ldr	r2, [pc, #500]	@ (8003104 <HAL_I2C_Init+0x27c>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	bf94      	ite	ls
 8002f14:	2301      	movls	r3, #1
 8002f16:	2300      	movhi	r3, #0
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e0e7      	b.n	80030f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	4a78      	ldr	r2, [pc, #480]	@ (8003108 <HAL_I2C_Init+0x280>)
 8002f26:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2a:	0c9b      	lsrs	r3, r3, #18
 8002f2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	68ba      	ldr	r2, [r7, #8]
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	4a6a      	ldr	r2, [pc, #424]	@ (80030fc <HAL_I2C_Init+0x274>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d802      	bhi.n	8002f5c <HAL_I2C_Init+0xd4>
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	e009      	b.n	8002f70 <HAL_I2C_Init+0xe8>
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f62:	fb02 f303 	mul.w	r3, r2, r3
 8002f66:	4a69      	ldr	r2, [pc, #420]	@ (800310c <HAL_I2C_Init+0x284>)
 8002f68:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6c:	099b      	lsrs	r3, r3, #6
 8002f6e:	3301      	adds	r3, #1
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	6812      	ldr	r2, [r2, #0]
 8002f74:	430b      	orrs	r3, r1
 8002f76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002f82:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	495c      	ldr	r1, [pc, #368]	@ (80030fc <HAL_I2C_Init+0x274>)
 8002f8c:	428b      	cmp	r3, r1
 8002f8e:	d819      	bhi.n	8002fc4 <HAL_I2C_Init+0x13c>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	1e59      	subs	r1, r3, #1
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f9e:	1c59      	adds	r1, r3, #1
 8002fa0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002fa4:	400b      	ands	r3, r1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00a      	beq.n	8002fc0 <HAL_I2C_Init+0x138>
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	1e59      	subs	r1, r3, #1
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fb8:	3301      	adds	r3, #1
 8002fba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fbe:	e051      	b.n	8003064 <HAL_I2C_Init+0x1dc>
 8002fc0:	2304      	movs	r3, #4
 8002fc2:	e04f      	b.n	8003064 <HAL_I2C_Init+0x1dc>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d111      	bne.n	8002ff0 <HAL_I2C_Init+0x168>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	1e58      	subs	r0, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6859      	ldr	r1, [r3, #4]
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	440b      	add	r3, r1
 8002fda:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fde:	3301      	adds	r3, #1
 8002fe0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	bf0c      	ite	eq
 8002fe8:	2301      	moveq	r3, #1
 8002fea:	2300      	movne	r3, #0
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	e012      	b.n	8003016 <HAL_I2C_Init+0x18e>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	1e58      	subs	r0, r3, #1
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6859      	ldr	r1, [r3, #4]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	0099      	lsls	r1, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	fbb0 f3f3 	udiv	r3, r0, r3
 8003006:	3301      	adds	r3, #1
 8003008:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800300c:	2b00      	cmp	r3, #0
 800300e:	bf0c      	ite	eq
 8003010:	2301      	moveq	r3, #1
 8003012:	2300      	movne	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <HAL_I2C_Init+0x196>
 800301a:	2301      	movs	r3, #1
 800301c:	e022      	b.n	8003064 <HAL_I2C_Init+0x1dc>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d10e      	bne.n	8003044 <HAL_I2C_Init+0x1bc>
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	1e58      	subs	r0, r3, #1
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6859      	ldr	r1, [r3, #4]
 800302e:	460b      	mov	r3, r1
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	440b      	add	r3, r1
 8003034:	fbb0 f3f3 	udiv	r3, r0, r3
 8003038:	3301      	adds	r3, #1
 800303a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800303e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003042:	e00f      	b.n	8003064 <HAL_I2C_Init+0x1dc>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	1e58      	subs	r0, r3, #1
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6859      	ldr	r1, [r3, #4]
 800304c:	460b      	mov	r3, r1
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	440b      	add	r3, r1
 8003052:	0099      	lsls	r1, r3, #2
 8003054:	440b      	add	r3, r1
 8003056:	fbb0 f3f3 	udiv	r3, r0, r3
 800305a:	3301      	adds	r3, #1
 800305c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003060:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003064:	6879      	ldr	r1, [r7, #4]
 8003066:	6809      	ldr	r1, [r1, #0]
 8003068:	4313      	orrs	r3, r2
 800306a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	69da      	ldr	r2, [r3, #28]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	431a      	orrs	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	430a      	orrs	r2, r1
 8003086:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003092:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	6911      	ldr	r1, [r2, #16]
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	68d2      	ldr	r2, [r2, #12]
 800309e:	4311      	orrs	r1, r2
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	6812      	ldr	r2, [r2, #0]
 80030a4:	430b      	orrs	r3, r1
 80030a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	695a      	ldr	r2, [r3, #20]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	699b      	ldr	r3, [r3, #24]
 80030ba:	431a      	orrs	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	430a      	orrs	r2, r1
 80030c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f042 0201 	orr.w	r2, r2, #1
 80030d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2220      	movs	r2, #32
 80030de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	000186a0 	.word	0x000186a0
 8003100:	001e847f 	.word	0x001e847f
 8003104:	003d08ff 	.word	0x003d08ff
 8003108:	431bde83 	.word	0x431bde83
 800310c:	10624dd3 	.word	0x10624dd3

08003110 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003116:	4b06      	ldr	r3, [pc, #24]	@ (8003130 <HAL_PWR_EnableBkUpAccess+0x20>)
 8003118:	2201      	movs	r2, #1
 800311a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 800311c:	4b05      	ldr	r3, [pc, #20]	@ (8003134 <HAL_PWR_EnableBkUpAccess+0x24>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003122:	687b      	ldr	r3, [r7, #4]
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr
 8003130:	420e0020 	.word	0x420e0020
 8003134:	40007000 	.word	0x40007000

08003138 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 800313e:	4b06      	ldr	r3, [pc, #24]	@ (8003158 <HAL_PWR_DisableBkUpAccess+0x20>)
 8003140:	2200      	movs	r2, #0
 8003142:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003144:	4b05      	ldr	r3, [pc, #20]	@ (800315c <HAL_PWR_DisableBkUpAccess+0x24>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800314a:	687b      	ldr	r3, [r7, #4]
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	420e0020 	.word	0x420e0020
 800315c:	40007000 	.word	0x40007000

08003160 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e267      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	2b00      	cmp	r3, #0
 800317c:	d075      	beq.n	800326a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800317e:	4b88      	ldr	r3, [pc, #544]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f003 030c 	and.w	r3, r3, #12
 8003186:	2b04      	cmp	r3, #4
 8003188:	d00c      	beq.n	80031a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800318a:	4b85      	ldr	r3, [pc, #532]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003192:	2b08      	cmp	r3, #8
 8003194:	d112      	bne.n	80031bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003196:	4b82      	ldr	r3, [pc, #520]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800319e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031a2:	d10b      	bne.n	80031bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a4:	4b7e      	ldr	r3, [pc, #504]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d05b      	beq.n	8003268 <HAL_RCC_OscConfig+0x108>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d157      	bne.n	8003268 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e242      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031c4:	d106      	bne.n	80031d4 <HAL_RCC_OscConfig+0x74>
 80031c6:	4b76      	ldr	r3, [pc, #472]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a75      	ldr	r2, [pc, #468]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031d0:	6013      	str	r3, [r2, #0]
 80031d2:	e01d      	b.n	8003210 <HAL_RCC_OscConfig+0xb0>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031dc:	d10c      	bne.n	80031f8 <HAL_RCC_OscConfig+0x98>
 80031de:	4b70      	ldr	r3, [pc, #448]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a6f      	ldr	r2, [pc, #444]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031e8:	6013      	str	r3, [r2, #0]
 80031ea:	4b6d      	ldr	r3, [pc, #436]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a6c      	ldr	r2, [pc, #432]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	e00b      	b.n	8003210 <HAL_RCC_OscConfig+0xb0>
 80031f8:	4b69      	ldr	r3, [pc, #420]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a68      	ldr	r2, [pc, #416]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	4b66      	ldr	r3, [pc, #408]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a65      	ldr	r2, [pc, #404]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 800320a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800320e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d013      	beq.n	8003240 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003218:	f7ff fa7a 	bl	8002710 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003220:	f7ff fa76 	bl	8002710 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b64      	cmp	r3, #100	@ 0x64
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e207      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003232:	4b5b      	ldr	r3, [pc, #364]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d0f0      	beq.n	8003220 <HAL_RCC_OscConfig+0xc0>
 800323e:	e014      	b.n	800326a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003240:	f7ff fa66 	bl	8002710 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003248:	f7ff fa62 	bl	8002710 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b64      	cmp	r3, #100	@ 0x64
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e1f3      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800325a:	4b51      	ldr	r3, [pc, #324]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0xe8>
 8003266:	e000      	b.n	800326a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d063      	beq.n	800333e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003276:	4b4a      	ldr	r3, [pc, #296]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 030c 	and.w	r3, r3, #12
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00b      	beq.n	800329a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003282:	4b47      	ldr	r3, [pc, #284]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800328a:	2b08      	cmp	r3, #8
 800328c:	d11c      	bne.n	80032c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800328e:	4b44      	ldr	r3, [pc, #272]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d116      	bne.n	80032c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800329a:	4b41      	ldr	r3, [pc, #260]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <HAL_RCC_OscConfig+0x152>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d001      	beq.n	80032b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e1c7      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b2:	4b3b      	ldr	r3, [pc, #236]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	4937      	ldr	r1, [pc, #220]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032c6:	e03a      	b.n	800333e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d020      	beq.n	8003312 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d0:	4b34      	ldr	r3, [pc, #208]	@ (80033a4 <HAL_RCC_OscConfig+0x244>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d6:	f7ff fa1b 	bl	8002710 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032dc:	e008      	b.n	80032f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032de:	f7ff fa17 	bl	8002710 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e1a8      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f0:	4b2b      	ldr	r3, [pc, #172]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0f0      	beq.n	80032de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032fc:	4b28      	ldr	r3, [pc, #160]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	691b      	ldr	r3, [r3, #16]
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	4925      	ldr	r1, [pc, #148]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 800330c:	4313      	orrs	r3, r2
 800330e:	600b      	str	r3, [r1, #0]
 8003310:	e015      	b.n	800333e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003312:	4b24      	ldr	r3, [pc, #144]	@ (80033a4 <HAL_RCC_OscConfig+0x244>)
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003318:	f7ff f9fa 	bl	8002710 <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003320:	f7ff f9f6 	bl	8002710 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e187      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003332:	4b1b      	ldr	r3, [pc, #108]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1f0      	bne.n	8003320 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d036      	beq.n	80033b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d016      	beq.n	8003380 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003352:	4b15      	ldr	r3, [pc, #84]	@ (80033a8 <HAL_RCC_OscConfig+0x248>)
 8003354:	2201      	movs	r2, #1
 8003356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003358:	f7ff f9da 	bl	8002710 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003360:	f7ff f9d6 	bl	8002710 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e167      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003372:	4b0b      	ldr	r3, [pc, #44]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003374:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f0      	beq.n	8003360 <HAL_RCC_OscConfig+0x200>
 800337e:	e01b      	b.n	80033b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003380:	4b09      	ldr	r3, [pc, #36]	@ (80033a8 <HAL_RCC_OscConfig+0x248>)
 8003382:	2200      	movs	r2, #0
 8003384:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003386:	f7ff f9c3 	bl	8002710 <HAL_GetTick>
 800338a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800338c:	e00e      	b.n	80033ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800338e:	f7ff f9bf 	bl	8002710 <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d907      	bls.n	80033ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e150      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
 80033a0:	40023800 	.word	0x40023800
 80033a4:	42470000 	.word	0x42470000
 80033a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033ac:	4b88      	ldr	r3, [pc, #544]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1ea      	bne.n	800338e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0304 	and.w	r3, r3, #4
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	f000 8097 	beq.w	80034f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033c6:	2300      	movs	r3, #0
 80033c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ca:	4b81      	ldr	r3, [pc, #516]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10f      	bne.n	80033f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033d6:	2300      	movs	r3, #0
 80033d8:	60bb      	str	r3, [r7, #8]
 80033da:	4b7d      	ldr	r3, [pc, #500]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033de:	4a7c      	ldr	r2, [pc, #496]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80033e6:	4b7a      	ldr	r3, [pc, #488]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ee:	60bb      	str	r3, [r7, #8]
 80033f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033f2:	2301      	movs	r3, #1
 80033f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f6:	4b77      	ldr	r3, [pc, #476]	@ (80035d4 <HAL_RCC_OscConfig+0x474>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d118      	bne.n	8003434 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003402:	4b74      	ldr	r3, [pc, #464]	@ (80035d4 <HAL_RCC_OscConfig+0x474>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a73      	ldr	r2, [pc, #460]	@ (80035d4 <HAL_RCC_OscConfig+0x474>)
 8003408:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800340c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800340e:	f7ff f97f 	bl	8002710 <HAL_GetTick>
 8003412:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003414:	e008      	b.n	8003428 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003416:	f7ff f97b 	bl	8002710 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	2b02      	cmp	r3, #2
 8003422:	d901      	bls.n	8003428 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	e10c      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003428:	4b6a      	ldr	r3, [pc, #424]	@ (80035d4 <HAL_RCC_OscConfig+0x474>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003430:	2b00      	cmp	r3, #0
 8003432:	d0f0      	beq.n	8003416 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d106      	bne.n	800344a <HAL_RCC_OscConfig+0x2ea>
 800343c:	4b64      	ldr	r3, [pc, #400]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 800343e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003440:	4a63      	ldr	r2, [pc, #396]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003442:	f043 0301 	orr.w	r3, r3, #1
 8003446:	6713      	str	r3, [r2, #112]	@ 0x70
 8003448:	e01c      	b.n	8003484 <HAL_RCC_OscConfig+0x324>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	2b05      	cmp	r3, #5
 8003450:	d10c      	bne.n	800346c <HAL_RCC_OscConfig+0x30c>
 8003452:	4b5f      	ldr	r3, [pc, #380]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003454:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003456:	4a5e      	ldr	r2, [pc, #376]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003458:	f043 0304 	orr.w	r3, r3, #4
 800345c:	6713      	str	r3, [r2, #112]	@ 0x70
 800345e:	4b5c      	ldr	r3, [pc, #368]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003462:	4a5b      	ldr	r2, [pc, #364]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003464:	f043 0301 	orr.w	r3, r3, #1
 8003468:	6713      	str	r3, [r2, #112]	@ 0x70
 800346a:	e00b      	b.n	8003484 <HAL_RCC_OscConfig+0x324>
 800346c:	4b58      	ldr	r3, [pc, #352]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 800346e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003470:	4a57      	ldr	r2, [pc, #348]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003472:	f023 0301 	bic.w	r3, r3, #1
 8003476:	6713      	str	r3, [r2, #112]	@ 0x70
 8003478:	4b55      	ldr	r3, [pc, #340]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 800347a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800347c:	4a54      	ldr	r2, [pc, #336]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 800347e:	f023 0304 	bic.w	r3, r3, #4
 8003482:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d015      	beq.n	80034b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348c:	f7ff f940 	bl	8002710 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003492:	e00a      	b.n	80034aa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003494:	f7ff f93c 	bl	8002710 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e0cb      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034aa:	4b49      	ldr	r3, [pc, #292]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80034ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0ee      	beq.n	8003494 <HAL_RCC_OscConfig+0x334>
 80034b6:	e014      	b.n	80034e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034b8:	f7ff f92a 	bl	8002710 <HAL_GetTick>
 80034bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034be:	e00a      	b.n	80034d6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034c0:	f7ff f926 	bl	8002710 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e0b5      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034d6:	4b3e      	ldr	r3, [pc, #248]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80034d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1ee      	bne.n	80034c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034e2:	7dfb      	ldrb	r3, [r7, #23]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d105      	bne.n	80034f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034e8:	4b39      	ldr	r3, [pc, #228]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80034ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ec:	4a38      	ldr	r2, [pc, #224]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80034ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f000 80a1 	beq.w	8003640 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034fe:	4b34      	ldr	r3, [pc, #208]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 030c 	and.w	r3, r3, #12
 8003506:	2b08      	cmp	r3, #8
 8003508:	d05c      	beq.n	80035c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	2b02      	cmp	r3, #2
 8003510:	d141      	bne.n	8003596 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003512:	4b31      	ldr	r3, [pc, #196]	@ (80035d8 <HAL_RCC_OscConfig+0x478>)
 8003514:	2200      	movs	r2, #0
 8003516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003518:	f7ff f8fa 	bl	8002710 <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003520:	f7ff f8f6 	bl	8002710 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e087      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003532:	4b27      	ldr	r3, [pc, #156]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1f0      	bne.n	8003520 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	69da      	ldr	r2, [r3, #28]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	431a      	orrs	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354c:	019b      	lsls	r3, r3, #6
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003554:	085b      	lsrs	r3, r3, #1
 8003556:	3b01      	subs	r3, #1
 8003558:	041b      	lsls	r3, r3, #16
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003560:	061b      	lsls	r3, r3, #24
 8003562:	491b      	ldr	r1, [pc, #108]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003564:	4313      	orrs	r3, r2
 8003566:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003568:	4b1b      	ldr	r3, [pc, #108]	@ (80035d8 <HAL_RCC_OscConfig+0x478>)
 800356a:	2201      	movs	r2, #1
 800356c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800356e:	f7ff f8cf 	bl	8002710 <HAL_GetTick>
 8003572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003574:	e008      	b.n	8003588 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003576:	f7ff f8cb 	bl	8002710 <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d901      	bls.n	8003588 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e05c      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003588:	4b11      	ldr	r3, [pc, #68]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d0f0      	beq.n	8003576 <HAL_RCC_OscConfig+0x416>
 8003594:	e054      	b.n	8003640 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003596:	4b10      	ldr	r3, [pc, #64]	@ (80035d8 <HAL_RCC_OscConfig+0x478>)
 8003598:	2200      	movs	r2, #0
 800359a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359c:	f7ff f8b8 	bl	8002710 <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035a4:	f7ff f8b4 	bl	8002710 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e045      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b6:	4b06      	ldr	r3, [pc, #24]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1f0      	bne.n	80035a4 <HAL_RCC_OscConfig+0x444>
 80035c2:	e03d      	b.n	8003640 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d107      	bne.n	80035dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e038      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
 80035d0:	40023800 	.word	0x40023800
 80035d4:	40007000 	.word	0x40007000
 80035d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035dc:	4b1b      	ldr	r3, [pc, #108]	@ (800364c <HAL_RCC_OscConfig+0x4ec>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d028      	beq.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d121      	bne.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003602:	429a      	cmp	r2, r3
 8003604:	d11a      	bne.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800360c:	4013      	ands	r3, r2
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003612:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003614:	4293      	cmp	r3, r2
 8003616:	d111      	bne.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003622:	085b      	lsrs	r3, r3, #1
 8003624:	3b01      	subs	r3, #1
 8003626:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003628:	429a      	cmp	r2, r3
 800362a:	d107      	bne.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003636:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003638:	429a      	cmp	r2, r3
 800363a:	d001      	beq.n	8003640 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e000      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3718      	adds	r7, #24
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	40023800 	.word	0x40023800

08003650 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d101      	bne.n	8003664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e0cc      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003664:	4b68      	ldr	r3, [pc, #416]	@ (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	429a      	cmp	r2, r3
 8003670:	d90c      	bls.n	800368c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003672:	4b65      	ldr	r3, [pc, #404]	@ (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800367a:	4b63      	ldr	r3, [pc, #396]	@ (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0307 	and.w	r3, r3, #7
 8003682:	683a      	ldr	r2, [r7, #0]
 8003684:	429a      	cmp	r2, r3
 8003686:	d001      	beq.n	800368c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e0b8      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d020      	beq.n	80036da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0304 	and.w	r3, r3, #4
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d005      	beq.n	80036b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036a4:	4b59      	ldr	r3, [pc, #356]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	4a58      	ldr	r2, [pc, #352]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0308 	and.w	r3, r3, #8
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d005      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036bc:	4b53      	ldr	r3, [pc, #332]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	4a52      	ldr	r2, [pc, #328]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80036c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036c8:	4b50      	ldr	r3, [pc, #320]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	494d      	ldr	r1, [pc, #308]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d044      	beq.n	8003770 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d107      	bne.n	80036fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ee:	4b47      	ldr	r3, [pc, #284]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d119      	bne.n	800372e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e07f      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	2b02      	cmp	r3, #2
 8003704:	d003      	beq.n	800370e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800370a:	2b03      	cmp	r3, #3
 800370c:	d107      	bne.n	800371e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800370e:	4b3f      	ldr	r3, [pc, #252]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d109      	bne.n	800372e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e06f      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800371e:	4b3b      	ldr	r3, [pc, #236]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e067      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800372e:	4b37      	ldr	r3, [pc, #220]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f023 0203 	bic.w	r2, r3, #3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	4934      	ldr	r1, [pc, #208]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 800373c:	4313      	orrs	r3, r2
 800373e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003740:	f7fe ffe6 	bl	8002710 <HAL_GetTick>
 8003744:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003746:	e00a      	b.n	800375e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003748:	f7fe ffe2 	bl	8002710 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003756:	4293      	cmp	r3, r2
 8003758:	d901      	bls.n	800375e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e04f      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800375e:	4b2b      	ldr	r3, [pc, #172]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f003 020c 	and.w	r2, r3, #12
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	429a      	cmp	r2, r3
 800376e:	d1eb      	bne.n	8003748 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003770:	4b25      	ldr	r3, [pc, #148]	@ (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	429a      	cmp	r2, r3
 800377c:	d20c      	bcs.n	8003798 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800377e:	4b22      	ldr	r3, [pc, #136]	@ (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003786:	4b20      	ldr	r3, [pc, #128]	@ (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0307 	and.w	r3, r3, #7
 800378e:	683a      	ldr	r2, [r7, #0]
 8003790:	429a      	cmp	r2, r3
 8003792:	d001      	beq.n	8003798 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e032      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0304 	and.w	r3, r3, #4
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d008      	beq.n	80037b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037a4:	4b19      	ldr	r3, [pc, #100]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	4916      	ldr	r1, [pc, #88]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0308 	and.w	r3, r3, #8
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d009      	beq.n	80037d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037c2:	4b12      	ldr	r3, [pc, #72]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	490e      	ldr	r1, [pc, #56]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037d6:	f000 f821 	bl	800381c <HAL_RCC_GetSysClockFreq>
 80037da:	4602      	mov	r2, r0
 80037dc:	4b0b      	ldr	r3, [pc, #44]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	091b      	lsrs	r3, r3, #4
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	490a      	ldr	r1, [pc, #40]	@ (8003810 <HAL_RCC_ClockConfig+0x1c0>)
 80037e8:	5ccb      	ldrb	r3, [r1, r3]
 80037ea:	fa22 f303 	lsr.w	r3, r2, r3
 80037ee:	4a09      	ldr	r2, [pc, #36]	@ (8003814 <HAL_RCC_ClockConfig+0x1c4>)
 80037f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80037f2:	4b09      	ldr	r3, [pc, #36]	@ (8003818 <HAL_RCC_ClockConfig+0x1c8>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7fe ff46 	bl	8002688 <HAL_InitTick>

  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	40023c00 	.word	0x40023c00
 800380c:	40023800 	.word	0x40023800
 8003810:	08007244 	.word	0x08007244
 8003814:	20000010 	.word	0x20000010
 8003818:	20000014 	.word	0x20000014

0800381c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800381c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003820:	b094      	sub	sp, #80	@ 0x50
 8003822:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003824:	2300      	movs	r3, #0
 8003826:	647b      	str	r3, [r7, #68]	@ 0x44
 8003828:	2300      	movs	r3, #0
 800382a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800382c:	2300      	movs	r3, #0
 800382e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003834:	4b79      	ldr	r3, [pc, #484]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 030c 	and.w	r3, r3, #12
 800383c:	2b08      	cmp	r3, #8
 800383e:	d00d      	beq.n	800385c <HAL_RCC_GetSysClockFreq+0x40>
 8003840:	2b08      	cmp	r3, #8
 8003842:	f200 80e1 	bhi.w	8003a08 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003846:	2b00      	cmp	r3, #0
 8003848:	d002      	beq.n	8003850 <HAL_RCC_GetSysClockFreq+0x34>
 800384a:	2b04      	cmp	r3, #4
 800384c:	d003      	beq.n	8003856 <HAL_RCC_GetSysClockFreq+0x3a>
 800384e:	e0db      	b.n	8003a08 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003850:	4b73      	ldr	r3, [pc, #460]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0x204>)
 8003852:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003854:	e0db      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003856:	4b73      	ldr	r3, [pc, #460]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0x208>)
 8003858:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800385a:	e0d8      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800385c:	4b6f      	ldr	r3, [pc, #444]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003864:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003866:	4b6d      	ldr	r3, [pc, #436]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d063      	beq.n	800393a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003872:	4b6a      	ldr	r3, [pc, #424]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	099b      	lsrs	r3, r3, #6
 8003878:	2200      	movs	r2, #0
 800387a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800387c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800387e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003884:	633b      	str	r3, [r7, #48]	@ 0x30
 8003886:	2300      	movs	r3, #0
 8003888:	637b      	str	r3, [r7, #52]	@ 0x34
 800388a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800388e:	4622      	mov	r2, r4
 8003890:	462b      	mov	r3, r5
 8003892:	f04f 0000 	mov.w	r0, #0
 8003896:	f04f 0100 	mov.w	r1, #0
 800389a:	0159      	lsls	r1, r3, #5
 800389c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038a0:	0150      	lsls	r0, r2, #5
 80038a2:	4602      	mov	r2, r0
 80038a4:	460b      	mov	r3, r1
 80038a6:	4621      	mov	r1, r4
 80038a8:	1a51      	subs	r1, r2, r1
 80038aa:	6139      	str	r1, [r7, #16]
 80038ac:	4629      	mov	r1, r5
 80038ae:	eb63 0301 	sbc.w	r3, r3, r1
 80038b2:	617b      	str	r3, [r7, #20]
 80038b4:	f04f 0200 	mov.w	r2, #0
 80038b8:	f04f 0300 	mov.w	r3, #0
 80038bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038c0:	4659      	mov	r1, fp
 80038c2:	018b      	lsls	r3, r1, #6
 80038c4:	4651      	mov	r1, sl
 80038c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038ca:	4651      	mov	r1, sl
 80038cc:	018a      	lsls	r2, r1, #6
 80038ce:	4651      	mov	r1, sl
 80038d0:	ebb2 0801 	subs.w	r8, r2, r1
 80038d4:	4659      	mov	r1, fp
 80038d6:	eb63 0901 	sbc.w	r9, r3, r1
 80038da:	f04f 0200 	mov.w	r2, #0
 80038de:	f04f 0300 	mov.w	r3, #0
 80038e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038ee:	4690      	mov	r8, r2
 80038f0:	4699      	mov	r9, r3
 80038f2:	4623      	mov	r3, r4
 80038f4:	eb18 0303 	adds.w	r3, r8, r3
 80038f8:	60bb      	str	r3, [r7, #8]
 80038fa:	462b      	mov	r3, r5
 80038fc:	eb49 0303 	adc.w	r3, r9, r3
 8003900:	60fb      	str	r3, [r7, #12]
 8003902:	f04f 0200 	mov.w	r2, #0
 8003906:	f04f 0300 	mov.w	r3, #0
 800390a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800390e:	4629      	mov	r1, r5
 8003910:	024b      	lsls	r3, r1, #9
 8003912:	4621      	mov	r1, r4
 8003914:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003918:	4621      	mov	r1, r4
 800391a:	024a      	lsls	r2, r1, #9
 800391c:	4610      	mov	r0, r2
 800391e:	4619      	mov	r1, r3
 8003920:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003922:	2200      	movs	r2, #0
 8003924:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003926:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003928:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800392c:	f7fc fca0 	bl	8000270 <__aeabi_uldivmod>
 8003930:	4602      	mov	r2, r0
 8003932:	460b      	mov	r3, r1
 8003934:	4613      	mov	r3, r2
 8003936:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003938:	e058      	b.n	80039ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800393a:	4b38      	ldr	r3, [pc, #224]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	099b      	lsrs	r3, r3, #6
 8003940:	2200      	movs	r2, #0
 8003942:	4618      	mov	r0, r3
 8003944:	4611      	mov	r1, r2
 8003946:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800394a:	623b      	str	r3, [r7, #32]
 800394c:	2300      	movs	r3, #0
 800394e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003950:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003954:	4642      	mov	r2, r8
 8003956:	464b      	mov	r3, r9
 8003958:	f04f 0000 	mov.w	r0, #0
 800395c:	f04f 0100 	mov.w	r1, #0
 8003960:	0159      	lsls	r1, r3, #5
 8003962:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003966:	0150      	lsls	r0, r2, #5
 8003968:	4602      	mov	r2, r0
 800396a:	460b      	mov	r3, r1
 800396c:	4641      	mov	r1, r8
 800396e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003972:	4649      	mov	r1, r9
 8003974:	eb63 0b01 	sbc.w	fp, r3, r1
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	f04f 0300 	mov.w	r3, #0
 8003980:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003984:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003988:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800398c:	ebb2 040a 	subs.w	r4, r2, sl
 8003990:	eb63 050b 	sbc.w	r5, r3, fp
 8003994:	f04f 0200 	mov.w	r2, #0
 8003998:	f04f 0300 	mov.w	r3, #0
 800399c:	00eb      	lsls	r3, r5, #3
 800399e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039a2:	00e2      	lsls	r2, r4, #3
 80039a4:	4614      	mov	r4, r2
 80039a6:	461d      	mov	r5, r3
 80039a8:	4643      	mov	r3, r8
 80039aa:	18e3      	adds	r3, r4, r3
 80039ac:	603b      	str	r3, [r7, #0]
 80039ae:	464b      	mov	r3, r9
 80039b0:	eb45 0303 	adc.w	r3, r5, r3
 80039b4:	607b      	str	r3, [r7, #4]
 80039b6:	f04f 0200 	mov.w	r2, #0
 80039ba:	f04f 0300 	mov.w	r3, #0
 80039be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039c2:	4629      	mov	r1, r5
 80039c4:	028b      	lsls	r3, r1, #10
 80039c6:	4621      	mov	r1, r4
 80039c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039cc:	4621      	mov	r1, r4
 80039ce:	028a      	lsls	r2, r1, #10
 80039d0:	4610      	mov	r0, r2
 80039d2:	4619      	mov	r1, r3
 80039d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039d6:	2200      	movs	r2, #0
 80039d8:	61bb      	str	r3, [r7, #24]
 80039da:	61fa      	str	r2, [r7, #28]
 80039dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039e0:	f7fc fc46 	bl	8000270 <__aeabi_uldivmod>
 80039e4:	4602      	mov	r2, r0
 80039e6:	460b      	mov	r3, r1
 80039e8:	4613      	mov	r3, r2
 80039ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80039ec:	4b0b      	ldr	r3, [pc, #44]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	0c1b      	lsrs	r3, r3, #16
 80039f2:	f003 0303 	and.w	r3, r3, #3
 80039f6:	3301      	adds	r3, #1
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80039fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a06:	e002      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a08:	4b05      	ldr	r3, [pc, #20]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3750      	adds	r7, #80	@ 0x50
 8003a14:	46bd      	mov	sp, r7
 8003a16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a1a:	bf00      	nop
 8003a1c:	40023800 	.word	0x40023800
 8003a20:	00f42400 	.word	0x00f42400
 8003a24:	007a1200 	.word	0x007a1200

08003a28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a2c:	4b03      	ldr	r3, [pc, #12]	@ (8003a3c <HAL_RCC_GetHCLKFreq+0x14>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	20000010 	.word	0x20000010

08003a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a44:	f7ff fff0 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	4b05      	ldr	r3, [pc, #20]	@ (8003a60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	0a9b      	lsrs	r3, r3, #10
 8003a50:	f003 0307 	and.w	r3, r3, #7
 8003a54:	4903      	ldr	r1, [pc, #12]	@ (8003a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a56:	5ccb      	ldrb	r3, [r1, r3]
 8003a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	40023800 	.word	0x40023800
 8003a64:	08007254 	.word	0x08007254

08003a68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a6c:	f7ff ffdc 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8003a70:	4602      	mov	r2, r0
 8003a72:	4b05      	ldr	r3, [pc, #20]	@ (8003a88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	0b5b      	lsrs	r3, r3, #13
 8003a78:	f003 0307 	and.w	r3, r3, #7
 8003a7c:	4903      	ldr	r1, [pc, #12]	@ (8003a8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a7e:	5ccb      	ldrb	r3, [r1, r3]
 8003a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	08007254 	.word	0x08007254

08003a90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e041      	b.n	8003b26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d106      	bne.n	8003abc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7fe fa7e 	bl	8001fb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2202      	movs	r2, #2
 8003ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	3304      	adds	r3, #4
 8003acc:	4619      	mov	r1, r3
 8003ace:	4610      	mov	r0, r2
 8003ad0:	f000 fd5c 	bl	800458c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2201      	movs	r2, #1
 8003af0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3708      	adds	r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b082      	sub	sp, #8
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d101      	bne.n	8003b40 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e041      	b.n	8003bc4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d106      	bne.n	8003b5a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f000 f839 	bl	8003bcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2202      	movs	r2, #2
 8003b5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	3304      	adds	r3, #4
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	4610      	mov	r0, r2
 8003b6e:	f000 fd0d 	bl	800458c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2201      	movs	r2, #1
 8003b86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2201      	movs	r2, #1
 8003b96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d109      	bne.n	8003c04 <HAL_TIM_PWM_Start+0x24>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	bf14      	ite	ne
 8003bfc:	2301      	movne	r3, #1
 8003bfe:	2300      	moveq	r3, #0
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	e022      	b.n	8003c4a <HAL_TIM_PWM_Start+0x6a>
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	2b04      	cmp	r3, #4
 8003c08:	d109      	bne.n	8003c1e <HAL_TIM_PWM_Start+0x3e>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	bf14      	ite	ne
 8003c16:	2301      	movne	r3, #1
 8003c18:	2300      	moveq	r3, #0
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	e015      	b.n	8003c4a <HAL_TIM_PWM_Start+0x6a>
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	2b08      	cmp	r3, #8
 8003c22:	d109      	bne.n	8003c38 <HAL_TIM_PWM_Start+0x58>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	bf14      	ite	ne
 8003c30:	2301      	movne	r3, #1
 8003c32:	2300      	moveq	r3, #0
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	e008      	b.n	8003c4a <HAL_TIM_PWM_Start+0x6a>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	bf14      	ite	ne
 8003c44:	2301      	movne	r3, #1
 8003c46:	2300      	moveq	r3, #0
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e07c      	b.n	8003d4c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d104      	bne.n	8003c62 <HAL_TIM_PWM_Start+0x82>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c60:	e013      	b.n	8003c8a <HAL_TIM_PWM_Start+0xaa>
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	2b04      	cmp	r3, #4
 8003c66:	d104      	bne.n	8003c72 <HAL_TIM_PWM_Start+0x92>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c70:	e00b      	b.n	8003c8a <HAL_TIM_PWM_Start+0xaa>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	2b08      	cmp	r3, #8
 8003c76:	d104      	bne.n	8003c82 <HAL_TIM_PWM_Start+0xa2>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2202      	movs	r2, #2
 8003c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c80:	e003      	b.n	8003c8a <HAL_TIM_PWM_Start+0xaa>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2202      	movs	r2, #2
 8003c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	6839      	ldr	r1, [r7, #0]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f000 ff64 	bl	8004b60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a2d      	ldr	r2, [pc, #180]	@ (8003d54 <HAL_TIM_PWM_Start+0x174>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d004      	beq.n	8003cac <HAL_TIM_PWM_Start+0xcc>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a2c      	ldr	r2, [pc, #176]	@ (8003d58 <HAL_TIM_PWM_Start+0x178>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d101      	bne.n	8003cb0 <HAL_TIM_PWM_Start+0xd0>
 8003cac:	2301      	movs	r3, #1
 8003cae:	e000      	b.n	8003cb2 <HAL_TIM_PWM_Start+0xd2>
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d007      	beq.n	8003cc6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003cc4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a22      	ldr	r2, [pc, #136]	@ (8003d54 <HAL_TIM_PWM_Start+0x174>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d022      	beq.n	8003d16 <HAL_TIM_PWM_Start+0x136>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cd8:	d01d      	beq.n	8003d16 <HAL_TIM_PWM_Start+0x136>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a1f      	ldr	r2, [pc, #124]	@ (8003d5c <HAL_TIM_PWM_Start+0x17c>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d018      	beq.n	8003d16 <HAL_TIM_PWM_Start+0x136>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a1d      	ldr	r2, [pc, #116]	@ (8003d60 <HAL_TIM_PWM_Start+0x180>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d013      	beq.n	8003d16 <HAL_TIM_PWM_Start+0x136>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a1c      	ldr	r2, [pc, #112]	@ (8003d64 <HAL_TIM_PWM_Start+0x184>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d00e      	beq.n	8003d16 <HAL_TIM_PWM_Start+0x136>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a16      	ldr	r2, [pc, #88]	@ (8003d58 <HAL_TIM_PWM_Start+0x178>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d009      	beq.n	8003d16 <HAL_TIM_PWM_Start+0x136>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a18      	ldr	r2, [pc, #96]	@ (8003d68 <HAL_TIM_PWM_Start+0x188>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d004      	beq.n	8003d16 <HAL_TIM_PWM_Start+0x136>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a16      	ldr	r2, [pc, #88]	@ (8003d6c <HAL_TIM_PWM_Start+0x18c>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d111      	bne.n	8003d3a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 0307 	and.w	r3, r3, #7
 8003d20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2b06      	cmp	r3, #6
 8003d26:	d010      	beq.n	8003d4a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0201 	orr.w	r2, r2, #1
 8003d36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d38:	e007      	b.n	8003d4a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f042 0201 	orr.w	r2, r2, #1
 8003d48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3710      	adds	r7, #16
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	40010000 	.word	0x40010000
 8003d58:	40010400 	.word	0x40010400
 8003d5c:	40000400 	.word	0x40000400
 8003d60:	40000800 	.word	0x40000800
 8003d64:	40000c00 	.word	0x40000c00
 8003d68:	40014000 	.word	0x40014000
 8003d6c:	40001800 	.word	0x40001800

08003d70 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d101      	bne.n	8003d84 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e097      	b.n	8003eb4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d106      	bne.n	8003d9e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f7fe f9ad 	bl	80020f8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2202      	movs	r2, #2
 8003da2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	6812      	ldr	r2, [r2, #0]
 8003db0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003db4:	f023 0307 	bic.w	r3, r3, #7
 8003db8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	4610      	mov	r0, r2
 8003dc6:	f000 fbe1 	bl	800458c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	697a      	ldr	r2, [r7, #20]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003df2:	f023 0303 	bic.w	r3, r3, #3
 8003df6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	689a      	ldr	r2, [r3, #8]
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	021b      	lsls	r3, r3, #8
 8003e02:	4313      	orrs	r3, r2
 8003e04:	693a      	ldr	r2, [r7, #16]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003e10:	f023 030c 	bic.w	r3, r3, #12
 8003e14:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	68da      	ldr	r2, [r3, #12]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	69db      	ldr	r3, [r3, #28]
 8003e2a:	021b      	lsls	r3, r3, #8
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	693a      	ldr	r2, [r7, #16]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	011a      	lsls	r2, r3, #4
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	031b      	lsls	r3, r3, #12
 8003e40:	4313      	orrs	r3, r2
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003e4e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003e56:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685a      	ldr	r2, [r3, #4]
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	4313      	orrs	r3, r2
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	697a      	ldr	r2, [r7, #20]
 8003e70:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68fa      	ldr	r2, [r7, #12]
 8003e80:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2201      	movs	r2, #1
 8003e96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3718      	adds	r7, #24
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ecc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003ed4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003edc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003ee4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d110      	bne.n	8003f0e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003eec:	7bfb      	ldrb	r3, [r7, #15]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d102      	bne.n	8003ef8 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003ef2:	7b7b      	ldrb	r3, [r7, #13]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d001      	beq.n	8003efc <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e089      	b.n	8004010 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2202      	movs	r2, #2
 8003f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2202      	movs	r2, #2
 8003f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f0c:	e031      	b.n	8003f72 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	2b04      	cmp	r3, #4
 8003f12:	d110      	bne.n	8003f36 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f14:	7bbb      	ldrb	r3, [r7, #14]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d102      	bne.n	8003f20 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f1a:	7b3b      	ldrb	r3, [r7, #12]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d001      	beq.n	8003f24 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e075      	b.n	8004010 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2202      	movs	r2, #2
 8003f28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2202      	movs	r2, #2
 8003f30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f34:	e01d      	b.n	8003f72 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f36:	7bfb      	ldrb	r3, [r7, #15]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d108      	bne.n	8003f4e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f3c:	7bbb      	ldrb	r3, [r7, #14]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d105      	bne.n	8003f4e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f42:	7b7b      	ldrb	r3, [r7, #13]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d102      	bne.n	8003f4e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f48:	7b3b      	ldrb	r3, [r7, #12]
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d001      	beq.n	8003f52 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e05e      	b.n	8004010 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2202      	movs	r2, #2
 8003f56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2202      	movs	r2, #2
 8003f5e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2202      	movs	r2, #2
 8003f66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d003      	beq.n	8003f80 <HAL_TIM_Encoder_Start_IT+0xc4>
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d010      	beq.n	8003fa0 <HAL_TIM_Encoder_Start_IT+0xe4>
 8003f7e:	e01f      	b.n	8003fc0 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2201      	movs	r2, #1
 8003f86:	2100      	movs	r1, #0
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f000 fde9 	bl	8004b60 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	68da      	ldr	r2, [r3, #12]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f042 0202 	orr.w	r2, r2, #2
 8003f9c:	60da      	str	r2, [r3, #12]
      break;
 8003f9e:	e02e      	b.n	8003ffe <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	2104      	movs	r1, #4
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f000 fdd9 	bl	8004b60 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68da      	ldr	r2, [r3, #12]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f042 0204 	orr.w	r2, r2, #4
 8003fbc:	60da      	str	r2, [r3, #12]
      break;
 8003fbe:	e01e      	b.n	8003ffe <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	2100      	movs	r1, #0
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f000 fdc9 	bl	8004b60 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	2104      	movs	r1, #4
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f000 fdc2 	bl	8004b60 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68da      	ldr	r2, [r3, #12]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f042 0202 	orr.w	r2, r2, #2
 8003fea:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f042 0204 	orr.w	r2, r2, #4
 8003ffa:	60da      	str	r2, [r3, #12]
      break;
 8003ffc:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0201 	orr.w	r2, r2, #1
 800400c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800400e:	2300      	movs	r3, #0
}
 8004010:	4618      	mov	r0, r3
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b02      	cmp	r3, #2
 800402c:	d122      	bne.n	8004074 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	f003 0302 	and.w	r3, r3, #2
 8004038:	2b02      	cmp	r3, #2
 800403a:	d11b      	bne.n	8004074 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f06f 0202 	mvn.w	r2, #2
 8004044:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2201      	movs	r2, #1
 800404a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	f003 0303 	and.w	r3, r3, #3
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fc fa9e 	bl	800059c <HAL_TIM_IC_CaptureCallback>
 8004060:	e005      	b.n	800406e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 fa73 	bl	800454e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 fa7a 	bl	8004562 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	f003 0304 	and.w	r3, r3, #4
 800407e:	2b04      	cmp	r3, #4
 8004080:	d122      	bne.n	80040c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	f003 0304 	and.w	r3, r3, #4
 800408c:	2b04      	cmp	r3, #4
 800408e:	d11b      	bne.n	80040c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f06f 0204 	mvn.w	r2, #4
 8004098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2202      	movs	r2, #2
 800409e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	699b      	ldr	r3, [r3, #24]
 80040a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d003      	beq.n	80040b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f7fc fa74 	bl	800059c <HAL_TIM_IC_CaptureCallback>
 80040b4:	e005      	b.n	80040c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 fa49 	bl	800454e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f000 fa50 	bl	8004562 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	691b      	ldr	r3, [r3, #16]
 80040ce:	f003 0308 	and.w	r3, r3, #8
 80040d2:	2b08      	cmp	r3, #8
 80040d4:	d122      	bne.n	800411c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	f003 0308 	and.w	r3, r3, #8
 80040e0:	2b08      	cmp	r3, #8
 80040e2:	d11b      	bne.n	800411c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f06f 0208 	mvn.w	r2, #8
 80040ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2204      	movs	r2, #4
 80040f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	69db      	ldr	r3, [r3, #28]
 80040fa:	f003 0303 	and.w	r3, r3, #3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d003      	beq.n	800410a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f7fc fa4a 	bl	800059c <HAL_TIM_IC_CaptureCallback>
 8004108:	e005      	b.n	8004116 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 fa1f 	bl	800454e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f000 fa26 	bl	8004562 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	f003 0310 	and.w	r3, r3, #16
 8004126:	2b10      	cmp	r3, #16
 8004128:	d122      	bne.n	8004170 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	f003 0310 	and.w	r3, r3, #16
 8004134:	2b10      	cmp	r3, #16
 8004136:	d11b      	bne.n	8004170 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f06f 0210 	mvn.w	r2, #16
 8004140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2208      	movs	r2, #8
 8004146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	69db      	ldr	r3, [r3, #28]
 800414e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f7fc fa20 	bl	800059c <HAL_TIM_IC_CaptureCallback>
 800415c:	e005      	b.n	800416a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f9f5 	bl	800454e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f9fc 	bl	8004562 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	f003 0301 	and.w	r3, r3, #1
 800417a:	2b01      	cmp	r3, #1
 800417c:	d10e      	bne.n	800419c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	f003 0301 	and.w	r3, r3, #1
 8004188:	2b01      	cmp	r3, #1
 800418a:	d107      	bne.n	800419c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f06f 0201 	mvn.w	r2, #1
 8004194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f9cf 	bl	800453a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041a6:	2b80      	cmp	r3, #128	@ 0x80
 80041a8:	d10e      	bne.n	80041c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b4:	2b80      	cmp	r3, #128	@ 0x80
 80041b6:	d107      	bne.n	80041c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80041c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 fdca 	bl	8004d5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d2:	2b40      	cmp	r3, #64	@ 0x40
 80041d4:	d10e      	bne.n	80041f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e0:	2b40      	cmp	r3, #64	@ 0x40
 80041e2:	d107      	bne.n	80041f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f9c1 	bl	8004576 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	f003 0320 	and.w	r3, r3, #32
 80041fe:	2b20      	cmp	r3, #32
 8004200:	d10e      	bne.n	8004220 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	f003 0320 	and.w	r3, r3, #32
 800420c:	2b20      	cmp	r3, #32
 800420e:	d107      	bne.n	8004220 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f06f 0220 	mvn.w	r2, #32
 8004218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 fd94 	bl	8004d48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004220:	bf00      	nop
 8004222:	3708      	adds	r7, #8
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}

08004228 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b086      	sub	sp, #24
 800422c:	af00      	add	r7, sp, #0
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	60b9      	str	r1, [r7, #8]
 8004232:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004234:	2300      	movs	r3, #0
 8004236:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800423e:	2b01      	cmp	r3, #1
 8004240:	d101      	bne.n	8004246 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004242:	2302      	movs	r3, #2
 8004244:	e0ae      	b.n	80043a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2201      	movs	r2, #1
 800424a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2b0c      	cmp	r3, #12
 8004252:	f200 809f 	bhi.w	8004394 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004256:	a201      	add	r2, pc, #4	@ (adr r2, 800425c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800425c:	08004291 	.word	0x08004291
 8004260:	08004395 	.word	0x08004395
 8004264:	08004395 	.word	0x08004395
 8004268:	08004395 	.word	0x08004395
 800426c:	080042d1 	.word	0x080042d1
 8004270:	08004395 	.word	0x08004395
 8004274:	08004395 	.word	0x08004395
 8004278:	08004395 	.word	0x08004395
 800427c:	08004313 	.word	0x08004313
 8004280:	08004395 	.word	0x08004395
 8004284:	08004395 	.word	0x08004395
 8004288:	08004395 	.word	0x08004395
 800428c:	08004353 	.word	0x08004353
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68b9      	ldr	r1, [r7, #8]
 8004296:	4618      	mov	r0, r3
 8004298:	f000 fa18 	bl	80046cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	699a      	ldr	r2, [r3, #24]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0208 	orr.w	r2, r2, #8
 80042aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	699a      	ldr	r2, [r3, #24]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f022 0204 	bic.w	r2, r2, #4
 80042ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	6999      	ldr	r1, [r3, #24]
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	691a      	ldr	r2, [r3, #16]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	430a      	orrs	r2, r1
 80042cc:	619a      	str	r2, [r3, #24]
      break;
 80042ce:	e064      	b.n	800439a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68b9      	ldr	r1, [r7, #8]
 80042d6:	4618      	mov	r0, r3
 80042d8:	f000 fa68 	bl	80047ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	699a      	ldr	r2, [r3, #24]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	699a      	ldr	r2, [r3, #24]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6999      	ldr	r1, [r3, #24]
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	021a      	lsls	r2, r3, #8
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	430a      	orrs	r2, r1
 800430e:	619a      	str	r2, [r3, #24]
      break;
 8004310:	e043      	b.n	800439a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68b9      	ldr	r1, [r7, #8]
 8004318:	4618      	mov	r0, r3
 800431a:	f000 fabd 	bl	8004898 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	69da      	ldr	r2, [r3, #28]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f042 0208 	orr.w	r2, r2, #8
 800432c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	69da      	ldr	r2, [r3, #28]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f022 0204 	bic.w	r2, r2, #4
 800433c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	69d9      	ldr	r1, [r3, #28]
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	691a      	ldr	r2, [r3, #16]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	430a      	orrs	r2, r1
 800434e:	61da      	str	r2, [r3, #28]
      break;
 8004350:	e023      	b.n	800439a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68b9      	ldr	r1, [r7, #8]
 8004358:	4618      	mov	r0, r3
 800435a:	f000 fb11 	bl	8004980 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	69da      	ldr	r2, [r3, #28]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800436c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	69da      	ldr	r2, [r3, #28]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800437c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	69d9      	ldr	r1, [r3, #28]
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	021a      	lsls	r2, r3, #8
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	430a      	orrs	r2, r1
 8004390:	61da      	str	r2, [r3, #28]
      break;
 8004392:	e002      	b.n	800439a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	75fb      	strb	r3, [r7, #23]
      break;
 8004398:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80043a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3718      	adds	r7, #24
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043b6:	2300      	movs	r3, #0
 80043b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d101      	bne.n	80043c8 <HAL_TIM_ConfigClockSource+0x1c>
 80043c4:	2302      	movs	r3, #2
 80043c6:	e0b4      	b.n	8004532 <HAL_TIM_ConfigClockSource+0x186>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2202      	movs	r2, #2
 80043d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80043e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80043ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68ba      	ldr	r2, [r7, #8]
 80043f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004400:	d03e      	beq.n	8004480 <HAL_TIM_ConfigClockSource+0xd4>
 8004402:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004406:	f200 8087 	bhi.w	8004518 <HAL_TIM_ConfigClockSource+0x16c>
 800440a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800440e:	f000 8086 	beq.w	800451e <HAL_TIM_ConfigClockSource+0x172>
 8004412:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004416:	d87f      	bhi.n	8004518 <HAL_TIM_ConfigClockSource+0x16c>
 8004418:	2b70      	cmp	r3, #112	@ 0x70
 800441a:	d01a      	beq.n	8004452 <HAL_TIM_ConfigClockSource+0xa6>
 800441c:	2b70      	cmp	r3, #112	@ 0x70
 800441e:	d87b      	bhi.n	8004518 <HAL_TIM_ConfigClockSource+0x16c>
 8004420:	2b60      	cmp	r3, #96	@ 0x60
 8004422:	d050      	beq.n	80044c6 <HAL_TIM_ConfigClockSource+0x11a>
 8004424:	2b60      	cmp	r3, #96	@ 0x60
 8004426:	d877      	bhi.n	8004518 <HAL_TIM_ConfigClockSource+0x16c>
 8004428:	2b50      	cmp	r3, #80	@ 0x50
 800442a:	d03c      	beq.n	80044a6 <HAL_TIM_ConfigClockSource+0xfa>
 800442c:	2b50      	cmp	r3, #80	@ 0x50
 800442e:	d873      	bhi.n	8004518 <HAL_TIM_ConfigClockSource+0x16c>
 8004430:	2b40      	cmp	r3, #64	@ 0x40
 8004432:	d058      	beq.n	80044e6 <HAL_TIM_ConfigClockSource+0x13a>
 8004434:	2b40      	cmp	r3, #64	@ 0x40
 8004436:	d86f      	bhi.n	8004518 <HAL_TIM_ConfigClockSource+0x16c>
 8004438:	2b30      	cmp	r3, #48	@ 0x30
 800443a:	d064      	beq.n	8004506 <HAL_TIM_ConfigClockSource+0x15a>
 800443c:	2b30      	cmp	r3, #48	@ 0x30
 800443e:	d86b      	bhi.n	8004518 <HAL_TIM_ConfigClockSource+0x16c>
 8004440:	2b20      	cmp	r3, #32
 8004442:	d060      	beq.n	8004506 <HAL_TIM_ConfigClockSource+0x15a>
 8004444:	2b20      	cmp	r3, #32
 8004446:	d867      	bhi.n	8004518 <HAL_TIM_ConfigClockSource+0x16c>
 8004448:	2b00      	cmp	r3, #0
 800444a:	d05c      	beq.n	8004506 <HAL_TIM_ConfigClockSource+0x15a>
 800444c:	2b10      	cmp	r3, #16
 800444e:	d05a      	beq.n	8004506 <HAL_TIM_ConfigClockSource+0x15a>
 8004450:	e062      	b.n	8004518 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6818      	ldr	r0, [r3, #0]
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	6899      	ldr	r1, [r3, #8]
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	f000 fb5d 	bl	8004b20 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004474:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68ba      	ldr	r2, [r7, #8]
 800447c:	609a      	str	r2, [r3, #8]
      break;
 800447e:	e04f      	b.n	8004520 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6818      	ldr	r0, [r3, #0]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	6899      	ldr	r1, [r3, #8]
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685a      	ldr	r2, [r3, #4]
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f000 fb46 	bl	8004b20 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	689a      	ldr	r2, [r3, #8]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044a2:	609a      	str	r2, [r3, #8]
      break;
 80044a4:	e03c      	b.n	8004520 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6818      	ldr	r0, [r3, #0]
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	6859      	ldr	r1, [r3, #4]
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	461a      	mov	r2, r3
 80044b4:	f000 faba 	bl	8004a2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2150      	movs	r1, #80	@ 0x50
 80044be:	4618      	mov	r0, r3
 80044c0:	f000 fb13 	bl	8004aea <TIM_ITRx_SetConfig>
      break;
 80044c4:	e02c      	b.n	8004520 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6818      	ldr	r0, [r3, #0]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	6859      	ldr	r1, [r3, #4]
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	461a      	mov	r2, r3
 80044d4:	f000 fad9 	bl	8004a8a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	2160      	movs	r1, #96	@ 0x60
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 fb03 	bl	8004aea <TIM_ITRx_SetConfig>
      break;
 80044e4:	e01c      	b.n	8004520 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6818      	ldr	r0, [r3, #0]
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	6859      	ldr	r1, [r3, #4]
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	461a      	mov	r2, r3
 80044f4:	f000 fa9a 	bl	8004a2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2140      	movs	r1, #64	@ 0x40
 80044fe:	4618      	mov	r0, r3
 8004500:	f000 faf3 	bl	8004aea <TIM_ITRx_SetConfig>
      break;
 8004504:	e00c      	b.n	8004520 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4619      	mov	r1, r3
 8004510:	4610      	mov	r0, r2
 8004512:	f000 faea 	bl	8004aea <TIM_ITRx_SetConfig>
      break;
 8004516:	e003      	b.n	8004520 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	73fb      	strb	r3, [r7, #15]
      break;
 800451c:	e000      	b.n	8004520 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800451e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004530:	7bfb      	ldrb	r3, [r7, #15]
}
 8004532:	4618      	mov	r0, r3
 8004534:	3710      	adds	r7, #16
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}

0800453a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800453a:	b480      	push	{r7}
 800453c:	b083      	sub	sp, #12
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004542:	bf00      	nop
 8004544:	370c      	adds	r7, #12
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800454e:	b480      	push	{r7}
 8004550:	b083      	sub	sp, #12
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr

08004562 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004562:	b480      	push	{r7}
 8004564:	b083      	sub	sp, #12
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004576:	b480      	push	{r7}
 8004578:	b083      	sub	sp, #12
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800457e:	bf00      	nop
 8004580:	370c      	adds	r7, #12
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
	...

0800458c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800458c:	b480      	push	{r7}
 800458e:	b085      	sub	sp, #20
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a40      	ldr	r2, [pc, #256]	@ (80046a0 <TIM_Base_SetConfig+0x114>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d013      	beq.n	80045cc <TIM_Base_SetConfig+0x40>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045aa:	d00f      	beq.n	80045cc <TIM_Base_SetConfig+0x40>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	4a3d      	ldr	r2, [pc, #244]	@ (80046a4 <TIM_Base_SetConfig+0x118>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d00b      	beq.n	80045cc <TIM_Base_SetConfig+0x40>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a3c      	ldr	r2, [pc, #240]	@ (80046a8 <TIM_Base_SetConfig+0x11c>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d007      	beq.n	80045cc <TIM_Base_SetConfig+0x40>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a3b      	ldr	r2, [pc, #236]	@ (80046ac <TIM_Base_SetConfig+0x120>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d003      	beq.n	80045cc <TIM_Base_SetConfig+0x40>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a3a      	ldr	r2, [pc, #232]	@ (80046b0 <TIM_Base_SetConfig+0x124>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d108      	bne.n	80045de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	68fa      	ldr	r2, [r7, #12]
 80045da:	4313      	orrs	r3, r2
 80045dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a2f      	ldr	r2, [pc, #188]	@ (80046a0 <TIM_Base_SetConfig+0x114>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d02b      	beq.n	800463e <TIM_Base_SetConfig+0xb2>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045ec:	d027      	beq.n	800463e <TIM_Base_SetConfig+0xb2>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a2c      	ldr	r2, [pc, #176]	@ (80046a4 <TIM_Base_SetConfig+0x118>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d023      	beq.n	800463e <TIM_Base_SetConfig+0xb2>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a2b      	ldr	r2, [pc, #172]	@ (80046a8 <TIM_Base_SetConfig+0x11c>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d01f      	beq.n	800463e <TIM_Base_SetConfig+0xb2>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a2a      	ldr	r2, [pc, #168]	@ (80046ac <TIM_Base_SetConfig+0x120>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d01b      	beq.n	800463e <TIM_Base_SetConfig+0xb2>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a29      	ldr	r2, [pc, #164]	@ (80046b0 <TIM_Base_SetConfig+0x124>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d017      	beq.n	800463e <TIM_Base_SetConfig+0xb2>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a28      	ldr	r2, [pc, #160]	@ (80046b4 <TIM_Base_SetConfig+0x128>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d013      	beq.n	800463e <TIM_Base_SetConfig+0xb2>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a27      	ldr	r2, [pc, #156]	@ (80046b8 <TIM_Base_SetConfig+0x12c>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d00f      	beq.n	800463e <TIM_Base_SetConfig+0xb2>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a26      	ldr	r2, [pc, #152]	@ (80046bc <TIM_Base_SetConfig+0x130>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d00b      	beq.n	800463e <TIM_Base_SetConfig+0xb2>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a25      	ldr	r2, [pc, #148]	@ (80046c0 <TIM_Base_SetConfig+0x134>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d007      	beq.n	800463e <TIM_Base_SetConfig+0xb2>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a24      	ldr	r2, [pc, #144]	@ (80046c4 <TIM_Base_SetConfig+0x138>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d003      	beq.n	800463e <TIM_Base_SetConfig+0xb2>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a23      	ldr	r2, [pc, #140]	@ (80046c8 <TIM_Base_SetConfig+0x13c>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d108      	bne.n	8004650 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004644:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	4313      	orrs	r3, r2
 800464e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	4313      	orrs	r3, r2
 800465c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68fa      	ldr	r2, [r7, #12]
 8004662:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	689a      	ldr	r2, [r3, #8]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a0a      	ldr	r2, [pc, #40]	@ (80046a0 <TIM_Base_SetConfig+0x114>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d003      	beq.n	8004684 <TIM_Base_SetConfig+0xf8>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a0c      	ldr	r2, [pc, #48]	@ (80046b0 <TIM_Base_SetConfig+0x124>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d103      	bne.n	800468c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	691a      	ldr	r2, [r3, #16]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	615a      	str	r2, [r3, #20]
}
 8004692:	bf00      	nop
 8004694:	3714      	adds	r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	40010000 	.word	0x40010000
 80046a4:	40000400 	.word	0x40000400
 80046a8:	40000800 	.word	0x40000800
 80046ac:	40000c00 	.word	0x40000c00
 80046b0:	40010400 	.word	0x40010400
 80046b4:	40014000 	.word	0x40014000
 80046b8:	40014400 	.word	0x40014400
 80046bc:	40014800 	.word	0x40014800
 80046c0:	40001800 	.word	0x40001800
 80046c4:	40001c00 	.word	0x40001c00
 80046c8:	40002000 	.word	0x40002000

080046cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b087      	sub	sp, #28
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a1b      	ldr	r3, [r3, #32]
 80046da:	f023 0201 	bic.w	r2, r3, #1
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a1b      	ldr	r3, [r3, #32]
 80046e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f023 0303 	bic.w	r3, r3, #3
 8004702:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68fa      	ldr	r2, [r7, #12]
 800470a:	4313      	orrs	r3, r2
 800470c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	f023 0302 	bic.w	r3, r3, #2
 8004714:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	4313      	orrs	r3, r2
 800471e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a20      	ldr	r2, [pc, #128]	@ (80047a4 <TIM_OC1_SetConfig+0xd8>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d003      	beq.n	8004730 <TIM_OC1_SetConfig+0x64>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a1f      	ldr	r2, [pc, #124]	@ (80047a8 <TIM_OC1_SetConfig+0xdc>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d10c      	bne.n	800474a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	f023 0308 	bic.w	r3, r3, #8
 8004736:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	697a      	ldr	r2, [r7, #20]
 800473e:	4313      	orrs	r3, r2
 8004740:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	f023 0304 	bic.w	r3, r3, #4
 8004748:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a15      	ldr	r2, [pc, #84]	@ (80047a4 <TIM_OC1_SetConfig+0xd8>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d003      	beq.n	800475a <TIM_OC1_SetConfig+0x8e>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a14      	ldr	r2, [pc, #80]	@ (80047a8 <TIM_OC1_SetConfig+0xdc>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d111      	bne.n	800477e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004760:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004768:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	4313      	orrs	r3, r2
 8004772:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	4313      	orrs	r3, r2
 800477c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	693a      	ldr	r2, [r7, #16]
 8004782:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	685a      	ldr	r2, [r3, #4]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	697a      	ldr	r2, [r7, #20]
 8004796:	621a      	str	r2, [r3, #32]
}
 8004798:	bf00      	nop
 800479a:	371c      	adds	r7, #28
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr
 80047a4:	40010000 	.word	0x40010000
 80047a8:	40010400 	.word	0x40010400

080047ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b087      	sub	sp, #28
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a1b      	ldr	r3, [r3, #32]
 80047ba:	f023 0210 	bic.w	r2, r3, #16
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	699b      	ldr	r3, [r3, #24]
 80047d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	021b      	lsls	r3, r3, #8
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	f023 0320 	bic.w	r3, r3, #32
 80047f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	011b      	lsls	r3, r3, #4
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	4313      	orrs	r3, r2
 8004802:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a22      	ldr	r2, [pc, #136]	@ (8004890 <TIM_OC2_SetConfig+0xe4>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d003      	beq.n	8004814 <TIM_OC2_SetConfig+0x68>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a21      	ldr	r2, [pc, #132]	@ (8004894 <TIM_OC2_SetConfig+0xe8>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d10d      	bne.n	8004830 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800481a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	011b      	lsls	r3, r3, #4
 8004822:	697a      	ldr	r2, [r7, #20]
 8004824:	4313      	orrs	r3, r2
 8004826:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800482e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4a17      	ldr	r2, [pc, #92]	@ (8004890 <TIM_OC2_SetConfig+0xe4>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d003      	beq.n	8004840 <TIM_OC2_SetConfig+0x94>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a16      	ldr	r2, [pc, #88]	@ (8004894 <TIM_OC2_SetConfig+0xe8>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d113      	bne.n	8004868 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004846:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800484e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	693a      	ldr	r2, [r7, #16]
 8004858:	4313      	orrs	r3, r2
 800485a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	4313      	orrs	r3, r2
 8004866:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	693a      	ldr	r2, [r7, #16]
 800486c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	68fa      	ldr	r2, [r7, #12]
 8004872:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	685a      	ldr	r2, [r3, #4]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	621a      	str	r2, [r3, #32]
}
 8004882:	bf00      	nop
 8004884:	371c      	adds	r7, #28
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	40010000 	.word	0x40010000
 8004894:	40010400 	.word	0x40010400

08004898 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004898:	b480      	push	{r7}
 800489a:	b087      	sub	sp, #28
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a1b      	ldr	r3, [r3, #32]
 80048a6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a1b      	ldr	r3, [r3, #32]
 80048b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	69db      	ldr	r3, [r3, #28]
 80048be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f023 0303 	bic.w	r3, r3, #3
 80048ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80048e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	021b      	lsls	r3, r3, #8
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a21      	ldr	r2, [pc, #132]	@ (8004978 <TIM_OC3_SetConfig+0xe0>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d003      	beq.n	80048fe <TIM_OC3_SetConfig+0x66>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a20      	ldr	r2, [pc, #128]	@ (800497c <TIM_OC3_SetConfig+0xe4>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d10d      	bne.n	800491a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004904:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	021b      	lsls	r3, r3, #8
 800490c:	697a      	ldr	r2, [r7, #20]
 800490e:	4313      	orrs	r3, r2
 8004910:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004918:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a16      	ldr	r2, [pc, #88]	@ (8004978 <TIM_OC3_SetConfig+0xe0>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d003      	beq.n	800492a <TIM_OC3_SetConfig+0x92>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a15      	ldr	r2, [pc, #84]	@ (800497c <TIM_OC3_SetConfig+0xe4>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d113      	bne.n	8004952 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004930:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004938:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	011b      	lsls	r3, r3, #4
 8004940:	693a      	ldr	r2, [r7, #16]
 8004942:	4313      	orrs	r3, r2
 8004944:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	011b      	lsls	r3, r3, #4
 800494c:	693a      	ldr	r2, [r7, #16]
 800494e:	4313      	orrs	r3, r2
 8004950:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	685a      	ldr	r2, [r3, #4]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	697a      	ldr	r2, [r7, #20]
 800496a:	621a      	str	r2, [r3, #32]
}
 800496c:	bf00      	nop
 800496e:	371c      	adds	r7, #28
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr
 8004978:	40010000 	.word	0x40010000
 800497c:	40010400 	.word	0x40010400

08004980 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004980:	b480      	push	{r7}
 8004982:	b087      	sub	sp, #28
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	69db      	ldr	r3, [r3, #28]
 80049a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	021b      	lsls	r3, r3, #8
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	031b      	lsls	r3, r3, #12
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a12      	ldr	r2, [pc, #72]	@ (8004a24 <TIM_OC4_SetConfig+0xa4>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d003      	beq.n	80049e8 <TIM_OC4_SetConfig+0x68>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a11      	ldr	r2, [pc, #68]	@ (8004a28 <TIM_OC4_SetConfig+0xa8>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d109      	bne.n	80049fc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80049ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	695b      	ldr	r3, [r3, #20]
 80049f4:	019b      	lsls	r3, r3, #6
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	697a      	ldr	r2, [r7, #20]
 8004a00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68fa      	ldr	r2, [r7, #12]
 8004a06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	685a      	ldr	r2, [r3, #4]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	621a      	str	r2, [r3, #32]
}
 8004a16:	bf00      	nop
 8004a18:	371c      	adds	r7, #28
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	40010000 	.word	0x40010000
 8004a28:	40010400 	.word	0x40010400

08004a2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b087      	sub	sp, #28
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	f023 0201 	bic.w	r2, r3, #1
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	011b      	lsls	r3, r3, #4
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	f023 030a 	bic.w	r3, r3, #10
 8004a68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	693a      	ldr	r2, [r7, #16]
 8004a76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	621a      	str	r2, [r3, #32]
}
 8004a7e:	bf00      	nop
 8004a80:	371c      	adds	r7, #28
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr

08004a8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b087      	sub	sp, #28
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	60f8      	str	r0, [r7, #12]
 8004a92:	60b9      	str	r1, [r7, #8]
 8004a94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	f023 0210 	bic.w	r2, r3, #16
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	699b      	ldr	r3, [r3, #24]
 8004aa6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6a1b      	ldr	r3, [r3, #32]
 8004aac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ab4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	031b      	lsls	r3, r3, #12
 8004aba:	697a      	ldr	r2, [r7, #20]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ac6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	011b      	lsls	r3, r3, #4
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	621a      	str	r2, [r3, #32]
}
 8004ade:	bf00      	nop
 8004ae0:	371c      	adds	r7, #28
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr

08004aea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004aea:	b480      	push	{r7}
 8004aec:	b085      	sub	sp, #20
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]
 8004af2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b02:	683a      	ldr	r2, [r7, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	f043 0307 	orr.w	r3, r3, #7
 8004b0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	609a      	str	r2, [r3, #8]
}
 8004b14:	bf00      	nop
 8004b16:	3714      	adds	r7, #20
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b087      	sub	sp, #28
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
 8004b2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	021a      	lsls	r2, r3, #8
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	431a      	orrs	r2, r3
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	697a      	ldr	r2, [r7, #20]
 8004b52:	609a      	str	r2, [r3, #8]
}
 8004b54:	bf00      	nop
 8004b56:	371c      	adds	r7, #28
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b087      	sub	sp, #28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	f003 031f 	and.w	r3, r3, #31
 8004b72:	2201      	movs	r2, #1
 8004b74:	fa02 f303 	lsl.w	r3, r2, r3
 8004b78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6a1a      	ldr	r2, [r3, #32]
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	43db      	mvns	r3, r3
 8004b82:	401a      	ands	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6a1a      	ldr	r2, [r3, #32]
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	f003 031f 	and.w	r3, r3, #31
 8004b92:	6879      	ldr	r1, [r7, #4]
 8004b94:	fa01 f303 	lsl.w	r3, r1, r3
 8004b98:	431a      	orrs	r2, r3
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	621a      	str	r2, [r3, #32]
}
 8004b9e:	bf00      	nop
 8004ba0:	371c      	adds	r7, #28
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
	...

08004bac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d101      	bne.n	8004bc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	e05a      	b.n	8004c7a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2202      	movs	r2, #2
 8004bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a21      	ldr	r2, [pc, #132]	@ (8004c88 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d022      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c10:	d01d      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a1d      	ldr	r2, [pc, #116]	@ (8004c8c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d018      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a1b      	ldr	r2, [pc, #108]	@ (8004c90 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d013      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a1a      	ldr	r2, [pc, #104]	@ (8004c94 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d00e      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a18      	ldr	r2, [pc, #96]	@ (8004c98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d009      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a17      	ldr	r2, [pc, #92]	@ (8004c9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d004      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a15      	ldr	r2, [pc, #84]	@ (8004ca0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d10c      	bne.n	8004c68 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	68ba      	ldr	r2, [r7, #8]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	68ba      	ldr	r2, [r7, #8]
 8004c66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c78:	2300      	movs	r3, #0
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3714      	adds	r7, #20
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	40010000 	.word	0x40010000
 8004c8c:	40000400 	.word	0x40000400
 8004c90:	40000800 	.word	0x40000800
 8004c94:	40000c00 	.word	0x40000c00
 8004c98:	40010400 	.word	0x40010400
 8004c9c:	40014000 	.word	0x40014000
 8004ca0:	40001800 	.word	0x40001800

08004ca4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b085      	sub	sp, #20
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d101      	bne.n	8004cc0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004cbc:	2302      	movs	r3, #2
 8004cbe:	e03d      	b.n	8004d3c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	69db      	ldr	r3, [r3, #28]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3714      	adds	r7, #20
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e03f      	b.n	8004e02 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d106      	bne.n	8004d9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f7fd fadc 	bl	8002354 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2224      	movs	r2, #36	@ 0x24
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68da      	ldr	r2, [r3, #12]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004db2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 fd7b 	bl	80058b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	691a      	ldr	r2, [r3, #16]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004dc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	695a      	ldr	r2, [r3, #20]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004dd8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	68da      	ldr	r2, [r3, #12]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004de8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2220      	movs	r2, #32
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2220      	movs	r2, #32
 8004dfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3708      	adds	r7, #8
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}

08004e0a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e0a:	b580      	push	{r7, lr}
 8004e0c:	b08a      	sub	sp, #40	@ 0x28
 8004e0e:	af02      	add	r7, sp, #8
 8004e10:	60f8      	str	r0, [r7, #12]
 8004e12:	60b9      	str	r1, [r7, #8]
 8004e14:	603b      	str	r3, [r7, #0]
 8004e16:	4613      	mov	r3, r2
 8004e18:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	2b20      	cmp	r3, #32
 8004e28:	d17c      	bne.n	8004f24 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d002      	beq.n	8004e36 <HAL_UART_Transmit+0x2c>
 8004e30:	88fb      	ldrh	r3, [r7, #6]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e075      	b.n	8004f26 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d101      	bne.n	8004e48 <HAL_UART_Transmit+0x3e>
 8004e44:	2302      	movs	r3, #2
 8004e46:	e06e      	b.n	8004f26 <HAL_UART_Transmit+0x11c>
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2221      	movs	r2, #33	@ 0x21
 8004e5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e5e:	f7fd fc57 	bl	8002710 <HAL_GetTick>
 8004e62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	88fa      	ldrh	r2, [r7, #6]
 8004e68:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	88fa      	ldrh	r2, [r7, #6]
 8004e6e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e78:	d108      	bne.n	8004e8c <HAL_UART_Transmit+0x82>
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d104      	bne.n	8004e8c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004e82:	2300      	movs	r3, #0
 8004e84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	61bb      	str	r3, [r7, #24]
 8004e8a:	e003      	b.n	8004e94 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e90:	2300      	movs	r3, #0
 8004e92:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8004e9c:	e02a      	b.n	8004ef4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	9300      	str	r3, [sp, #0]
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	2180      	movs	r1, #128	@ 0x80
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	f000 faf9 	bl	80054a0 <UART_WaitOnFlagUntilTimeout>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e036      	b.n	8004f26 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d10b      	bne.n	8004ed6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	881b      	ldrh	r3, [r3, #0]
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ecc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004ece:	69bb      	ldr	r3, [r7, #24]
 8004ed0:	3302      	adds	r3, #2
 8004ed2:	61bb      	str	r3, [r7, #24]
 8004ed4:	e007      	b.n	8004ee6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	781a      	ldrb	r2, [r3, #0]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	3b01      	subs	r3, #1
 8004eee:	b29a      	uxth	r2, r3
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1cf      	bne.n	8004e9e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	9300      	str	r3, [sp, #0]
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	2200      	movs	r2, #0
 8004f06:	2140      	movs	r1, #64	@ 0x40
 8004f08:	68f8      	ldr	r0, [r7, #12]
 8004f0a:	f000 fac9 	bl	80054a0 <UART_WaitOnFlagUntilTimeout>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d001      	beq.n	8004f18 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	e006      	b.n	8004f26 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2220      	movs	r2, #32
 8004f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004f20:	2300      	movs	r3, #0
 8004f22:	e000      	b.n	8004f26 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004f24:	2302      	movs	r3, #2
  }
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3720      	adds	r7, #32
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
	...

08004f30 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b0ba      	sub	sp, #232	@ 0xe8
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004f56:	2300      	movs	r3, #0
 8004f58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f66:	f003 030f 	and.w	r3, r3, #15
 8004f6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004f6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d10f      	bne.n	8004f96 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f7a:	f003 0320 	and.w	r3, r3, #32
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d009      	beq.n	8004f96 <HAL_UART_IRQHandler+0x66>
 8004f82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f86:	f003 0320 	and.w	r3, r3, #32
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d003      	beq.n	8004f96 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 fbd3 	bl	800573a <UART_Receive_IT>
      return;
 8004f94:	e256      	b.n	8005444 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004f96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	f000 80de 	beq.w	800515c <HAL_UART_IRQHandler+0x22c>
 8004fa0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fa4:	f003 0301 	and.w	r3, r3, #1
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d106      	bne.n	8004fba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004fac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fb0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	f000 80d1 	beq.w	800515c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fbe:	f003 0301 	and.w	r3, r3, #1
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00b      	beq.n	8004fde <HAL_UART_IRQHandler+0xae>
 8004fc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d005      	beq.n	8004fde <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd6:	f043 0201 	orr.w	r2, r3, #1
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fe2:	f003 0304 	and.w	r3, r3, #4
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00b      	beq.n	8005002 <HAL_UART_IRQHandler+0xd2>
 8004fea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d005      	beq.n	8005002 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffa:	f043 0202 	orr.w	r2, r3, #2
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005002:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00b      	beq.n	8005026 <HAL_UART_IRQHandler+0xf6>
 800500e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	2b00      	cmp	r3, #0
 8005018:	d005      	beq.n	8005026 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501e:	f043 0204 	orr.w	r2, r3, #4
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800502a:	f003 0308 	and.w	r3, r3, #8
 800502e:	2b00      	cmp	r3, #0
 8005030:	d011      	beq.n	8005056 <HAL_UART_IRQHandler+0x126>
 8005032:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005036:	f003 0320 	and.w	r3, r3, #32
 800503a:	2b00      	cmp	r3, #0
 800503c:	d105      	bne.n	800504a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800503e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005042:	f003 0301 	and.w	r3, r3, #1
 8005046:	2b00      	cmp	r3, #0
 8005048:	d005      	beq.n	8005056 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504e:	f043 0208 	orr.w	r2, r3, #8
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505a:	2b00      	cmp	r3, #0
 800505c:	f000 81ed 	beq.w	800543a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005060:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005064:	f003 0320 	and.w	r3, r3, #32
 8005068:	2b00      	cmp	r3, #0
 800506a:	d008      	beq.n	800507e <HAL_UART_IRQHandler+0x14e>
 800506c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005070:	f003 0320 	and.w	r3, r3, #32
 8005074:	2b00      	cmp	r3, #0
 8005076:	d002      	beq.n	800507e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f000 fb5e 	bl	800573a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	695b      	ldr	r3, [r3, #20]
 8005084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005088:	2b40      	cmp	r3, #64	@ 0x40
 800508a:	bf0c      	ite	eq
 800508c:	2301      	moveq	r3, #1
 800508e:	2300      	movne	r3, #0
 8005090:	b2db      	uxtb	r3, r3
 8005092:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509a:	f003 0308 	and.w	r3, r3, #8
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d103      	bne.n	80050aa <HAL_UART_IRQHandler+0x17a>
 80050a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d04f      	beq.n	800514a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 fa66 	bl	800557c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	695b      	ldr	r3, [r3, #20]
 80050b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ba:	2b40      	cmp	r3, #64	@ 0x40
 80050bc:	d141      	bne.n	8005142 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	3314      	adds	r3, #20
 80050c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80050cc:	e853 3f00 	ldrex	r3, [r3]
 80050d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80050d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	3314      	adds	r3, #20
 80050e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80050ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80050ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80050f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80050fa:	e841 2300 	strex	r3, r2, [r1]
 80050fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005102:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1d9      	bne.n	80050be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800510e:	2b00      	cmp	r3, #0
 8005110:	d013      	beq.n	800513a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005116:	4a7d      	ldr	r2, [pc, #500]	@ (800530c <HAL_UART_IRQHandler+0x3dc>)
 8005118:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511e:	4618      	mov	r0, r3
 8005120:	f7fd fca7 	bl	8002a72 <HAL_DMA_Abort_IT>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d016      	beq.n	8005158 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800512e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005134:	4610      	mov	r0, r2
 8005136:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005138:	e00e      	b.n	8005158 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 f99a 	bl	8005474 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005140:	e00a      	b.n	8005158 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f996 	bl	8005474 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005148:	e006      	b.n	8005158 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 f992 	bl	8005474 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8005156:	e170      	b.n	800543a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005158:	bf00      	nop
    return;
 800515a:	e16e      	b.n	800543a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005160:	2b01      	cmp	r3, #1
 8005162:	f040 814a 	bne.w	80053fa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800516a:	f003 0310 	and.w	r3, r3, #16
 800516e:	2b00      	cmp	r3, #0
 8005170:	f000 8143 	beq.w	80053fa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005174:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005178:	f003 0310 	and.w	r3, r3, #16
 800517c:	2b00      	cmp	r3, #0
 800517e:	f000 813c 	beq.w	80053fa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005182:	2300      	movs	r3, #0
 8005184:	60bb      	str	r3, [r7, #8]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	60bb      	str	r3, [r7, #8]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	60bb      	str	r3, [r7, #8]
 8005196:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	695b      	ldr	r3, [r3, #20]
 800519e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a2:	2b40      	cmp	r3, #64	@ 0x40
 80051a4:	f040 80b4 	bne.w	8005310 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80051b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	f000 8140 	beq.w	800543e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051c6:	429a      	cmp	r2, r3
 80051c8:	f080 8139 	bcs.w	800543e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051d2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d8:	69db      	ldr	r3, [r3, #28]
 80051da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051de:	f000 8088 	beq.w	80052f2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	330c      	adds	r3, #12
 80051e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051f0:	e853 3f00 	ldrex	r3, [r3]
 80051f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80051f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80051fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005200:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	330c      	adds	r3, #12
 800520a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800520e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005212:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005216:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800521a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800521e:	e841 2300 	strex	r3, r2, [r1]
 8005222:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005226:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1d9      	bne.n	80051e2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	3314      	adds	r3, #20
 8005234:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005236:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005238:	e853 3f00 	ldrex	r3, [r3]
 800523c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800523e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005240:	f023 0301 	bic.w	r3, r3, #1
 8005244:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	3314      	adds	r3, #20
 800524e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005252:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005256:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005258:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800525a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800525e:	e841 2300 	strex	r3, r2, [r1]
 8005262:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005264:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005266:	2b00      	cmp	r3, #0
 8005268:	d1e1      	bne.n	800522e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	3314      	adds	r3, #20
 8005270:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005272:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005274:	e853 3f00 	ldrex	r3, [r3]
 8005278:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800527a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800527c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005280:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	3314      	adds	r3, #20
 800528a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800528e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005290:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005292:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005294:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005296:	e841 2300 	strex	r3, r2, [r1]
 800529a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800529c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d1e3      	bne.n	800526a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2220      	movs	r2, #32
 80052a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	330c      	adds	r3, #12
 80052b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052ba:	e853 3f00 	ldrex	r3, [r3]
 80052be:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80052c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052c2:	f023 0310 	bic.w	r3, r3, #16
 80052c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	330c      	adds	r3, #12
 80052d0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80052d4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80052d6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052dc:	e841 2300 	strex	r3, r2, [r1]
 80052e0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80052e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1e3      	bne.n	80052b0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ec:	4618      	mov	r0, r3
 80052ee:	f7fd fb50 	bl	8002992 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	b29b      	uxth	r3, r3
 8005300:	4619      	mov	r1, r3
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 f8c0 	bl	8005488 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005308:	e099      	b.n	800543e <HAL_UART_IRQHandler+0x50e>
 800530a:	bf00      	nop
 800530c:	08005643 	.word	0x08005643
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005318:	b29b      	uxth	r3, r3
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005324:	b29b      	uxth	r3, r3
 8005326:	2b00      	cmp	r3, #0
 8005328:	f000 808b 	beq.w	8005442 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800532c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005330:	2b00      	cmp	r3, #0
 8005332:	f000 8086 	beq.w	8005442 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	330c      	adds	r3, #12
 800533c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800533e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005340:	e853 3f00 	ldrex	r3, [r3]
 8005344:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005348:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800534c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	330c      	adds	r3, #12
 8005356:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800535a:	647a      	str	r2, [r7, #68]	@ 0x44
 800535c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800535e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005360:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005362:	e841 2300 	strex	r3, r2, [r1]
 8005366:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1e3      	bne.n	8005336 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	3314      	adds	r3, #20
 8005374:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005378:	e853 3f00 	ldrex	r3, [r3]
 800537c:	623b      	str	r3, [r7, #32]
   return(result);
 800537e:	6a3b      	ldr	r3, [r7, #32]
 8005380:	f023 0301 	bic.w	r3, r3, #1
 8005384:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	3314      	adds	r3, #20
 800538e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005392:	633a      	str	r2, [r7, #48]	@ 0x30
 8005394:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005396:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005398:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800539a:	e841 2300 	strex	r3, r2, [r1]
 800539e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80053a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d1e3      	bne.n	800536e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2220      	movs	r2, #32
 80053aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	330c      	adds	r3, #12
 80053ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	e853 3f00 	ldrex	r3, [r3]
 80053c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f023 0310 	bic.w	r3, r3, #16
 80053ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	330c      	adds	r3, #12
 80053d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80053d8:	61fa      	str	r2, [r7, #28]
 80053da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053dc:	69b9      	ldr	r1, [r7, #24]
 80053de:	69fa      	ldr	r2, [r7, #28]
 80053e0:	e841 2300 	strex	r3, r2, [r1]
 80053e4:	617b      	str	r3, [r7, #20]
   return(result);
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d1e3      	bne.n	80053b4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80053ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053f0:	4619      	mov	r1, r3
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 f848 	bl	8005488 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80053f8:	e023      	b.n	8005442 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80053fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005402:	2b00      	cmp	r3, #0
 8005404:	d009      	beq.n	800541a <HAL_UART_IRQHandler+0x4ea>
 8005406:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800540a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800540e:	2b00      	cmp	r3, #0
 8005410:	d003      	beq.n	800541a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 f929 	bl	800566a <UART_Transmit_IT>
    return;
 8005418:	e014      	b.n	8005444 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800541a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800541e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00e      	beq.n	8005444 <HAL_UART_IRQHandler+0x514>
 8005426:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800542a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800542e:	2b00      	cmp	r3, #0
 8005430:	d008      	beq.n	8005444 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f000 f969 	bl	800570a <UART_EndTransmit_IT>
    return;
 8005438:	e004      	b.n	8005444 <HAL_UART_IRQHandler+0x514>
    return;
 800543a:	bf00      	nop
 800543c:	e002      	b.n	8005444 <HAL_UART_IRQHandler+0x514>
      return;
 800543e:	bf00      	nop
 8005440:	e000      	b.n	8005444 <HAL_UART_IRQHandler+0x514>
      return;
 8005442:	bf00      	nop
  }
}
 8005444:	37e8      	adds	r7, #232	@ 0xe8
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop

0800544c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800544c:	b480      	push	{r7}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005454:	bf00      	nop
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	460b      	mov	r3, r1
 8005492:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005494:	bf00      	nop
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b090      	sub	sp, #64	@ 0x40
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	603b      	str	r3, [r7, #0]
 80054ac:	4613      	mov	r3, r2
 80054ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054b0:	e050      	b.n	8005554 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b8:	d04c      	beq.n	8005554 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d007      	beq.n	80054d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80054c0:	f7fd f926 	bl	8002710 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d241      	bcs.n	8005554 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	330c      	adds	r3, #12
 80054d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054da:	e853 3f00 	ldrex	r3, [r3]
 80054de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e2:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80054e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	330c      	adds	r3, #12
 80054ee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80054f0:	637a      	str	r2, [r7, #52]	@ 0x34
 80054f2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80054f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80054f8:	e841 2300 	strex	r3, r2, [r1]
 80054fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80054fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005500:	2b00      	cmp	r3, #0
 8005502:	d1e5      	bne.n	80054d0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	3314      	adds	r3, #20
 800550a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	e853 3f00 	ldrex	r3, [r3]
 8005512:	613b      	str	r3, [r7, #16]
   return(result);
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	f023 0301 	bic.w	r3, r3, #1
 800551a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	3314      	adds	r3, #20
 8005522:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005524:	623a      	str	r2, [r7, #32]
 8005526:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005528:	69f9      	ldr	r1, [r7, #28]
 800552a:	6a3a      	ldr	r2, [r7, #32]
 800552c:	e841 2300 	strex	r3, r2, [r1]
 8005530:	61bb      	str	r3, [r7, #24]
   return(result);
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1e5      	bne.n	8005504 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2220      	movs	r2, #32
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2220      	movs	r2, #32
 8005544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8005550:	2303      	movs	r3, #3
 8005552:	e00f      	b.n	8005574 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	4013      	ands	r3, r2
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	429a      	cmp	r2, r3
 8005562:	bf0c      	ite	eq
 8005564:	2301      	moveq	r3, #1
 8005566:	2300      	movne	r3, #0
 8005568:	b2db      	uxtb	r3, r3
 800556a:	461a      	mov	r2, r3
 800556c:	79fb      	ldrb	r3, [r7, #7]
 800556e:	429a      	cmp	r2, r3
 8005570:	d09f      	beq.n	80054b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3740      	adds	r7, #64	@ 0x40
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800557c:	b480      	push	{r7}
 800557e:	b095      	sub	sp, #84	@ 0x54
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	330c      	adds	r3, #12
 800558a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800558e:	e853 3f00 	ldrex	r3, [r3]
 8005592:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005596:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800559a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	330c      	adds	r3, #12
 80055a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80055a4:	643a      	str	r2, [r7, #64]	@ 0x40
 80055a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80055aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055ac:	e841 2300 	strex	r3, r2, [r1]
 80055b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80055b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d1e5      	bne.n	8005584 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	3314      	adds	r3, #20
 80055be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c0:	6a3b      	ldr	r3, [r7, #32]
 80055c2:	e853 3f00 	ldrex	r3, [r3]
 80055c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	f023 0301 	bic.w	r3, r3, #1
 80055ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	3314      	adds	r3, #20
 80055d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055e0:	e841 2300 	strex	r3, r2, [r1]
 80055e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80055e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1e5      	bne.n	80055b8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d119      	bne.n	8005628 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	330c      	adds	r3, #12
 80055fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	e853 3f00 	ldrex	r3, [r3]
 8005602:	60bb      	str	r3, [r7, #8]
   return(result);
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	f023 0310 	bic.w	r3, r3, #16
 800560a:	647b      	str	r3, [r7, #68]	@ 0x44
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	330c      	adds	r3, #12
 8005612:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005614:	61ba      	str	r2, [r7, #24]
 8005616:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005618:	6979      	ldr	r1, [r7, #20]
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	e841 2300 	strex	r3, r2, [r1]
 8005620:	613b      	str	r3, [r7, #16]
   return(result);
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d1e5      	bne.n	80055f4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2220      	movs	r2, #32
 800562c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005636:	bf00      	nop
 8005638:	3754      	adds	r7, #84	@ 0x54
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr

08005642 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005642:	b580      	push	{r7, lr}
 8005644:	b084      	sub	sp, #16
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800564e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800565c:	68f8      	ldr	r0, [r7, #12]
 800565e:	f7ff ff09 	bl	8005474 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005662:	bf00      	nop
 8005664:	3710      	adds	r7, #16
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}

0800566a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800566a:	b480      	push	{r7}
 800566c:	b085      	sub	sp, #20
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005678:	b2db      	uxtb	r3, r3
 800567a:	2b21      	cmp	r3, #33	@ 0x21
 800567c:	d13e      	bne.n	80056fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005686:	d114      	bne.n	80056b2 <UART_Transmit_IT+0x48>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	691b      	ldr	r3, [r3, #16]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d110      	bne.n	80056b2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6a1b      	ldr	r3, [r3, #32]
 8005694:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	881b      	ldrh	r3, [r3, #0]
 800569a:	461a      	mov	r2, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a1b      	ldr	r3, [r3, #32]
 80056aa:	1c9a      	adds	r2, r3, #2
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	621a      	str	r2, [r3, #32]
 80056b0:	e008      	b.n	80056c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	1c59      	adds	r1, r3, #1
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	6211      	str	r1, [r2, #32]
 80056bc:	781a      	ldrb	r2, [r3, #0]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	3b01      	subs	r3, #1
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	687a      	ldr	r2, [r7, #4]
 80056d0:	4619      	mov	r1, r3
 80056d2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d10f      	bne.n	80056f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80056e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68da      	ldr	r2, [r3, #12]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80056f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80056f8:	2300      	movs	r3, #0
 80056fa:	e000      	b.n	80056fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80056fc:	2302      	movs	r3, #2
  }
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3714      	adds	r7, #20
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr

0800570a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800570a:	b580      	push	{r7, lr}
 800570c:	b082      	sub	sp, #8
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68da      	ldr	r2, [r3, #12]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005720:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2220      	movs	r2, #32
 8005726:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f7ff fe8e 	bl	800544c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3708      	adds	r7, #8
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}

0800573a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800573a:	b580      	push	{r7, lr}
 800573c:	b08c      	sub	sp, #48	@ 0x30
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005748:	b2db      	uxtb	r3, r3
 800574a:	2b22      	cmp	r3, #34	@ 0x22
 800574c:	f040 80ab 	bne.w	80058a6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005758:	d117      	bne.n	800578a <UART_Receive_IT+0x50>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d113      	bne.n	800578a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005762:	2300      	movs	r3, #0
 8005764:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800576a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	b29b      	uxth	r3, r3
 8005774:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005778:	b29a      	uxth	r2, r3
 800577a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800577c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005782:	1c9a      	adds	r2, r3, #2
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	629a      	str	r2, [r3, #40]	@ 0x28
 8005788:	e026      	b.n	80057d8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800578e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005790:	2300      	movs	r3, #0
 8005792:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800579c:	d007      	beq.n	80057ae <UART_Receive_IT+0x74>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10a      	bne.n	80057bc <UART_Receive_IT+0x82>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	691b      	ldr	r3, [r3, #16]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d106      	bne.n	80057bc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	b2da      	uxtb	r2, r3
 80057b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057b8:	701a      	strb	r2, [r3, #0]
 80057ba:	e008      	b.n	80057ce <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057cc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d2:	1c5a      	adds	r2, r3, #1
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057dc:	b29b      	uxth	r3, r3
 80057de:	3b01      	subs	r3, #1
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	4619      	mov	r1, r3
 80057e6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d15a      	bne.n	80058a2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68da      	ldr	r2, [r3, #12]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f022 0220 	bic.w	r2, r2, #32
 80057fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	68da      	ldr	r2, [r3, #12]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800580a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	695a      	ldr	r2, [r3, #20]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f022 0201 	bic.w	r2, r2, #1
 800581a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2220      	movs	r2, #32
 8005820:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005828:	2b01      	cmp	r3, #1
 800582a:	d135      	bne.n	8005898 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2200      	movs	r2, #0
 8005830:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	330c      	adds	r3, #12
 8005838:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	e853 3f00 	ldrex	r3, [r3]
 8005840:	613b      	str	r3, [r7, #16]
   return(result);
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	f023 0310 	bic.w	r3, r3, #16
 8005848:	627b      	str	r3, [r7, #36]	@ 0x24
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	330c      	adds	r3, #12
 8005850:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005852:	623a      	str	r2, [r7, #32]
 8005854:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005856:	69f9      	ldr	r1, [r7, #28]
 8005858:	6a3a      	ldr	r2, [r7, #32]
 800585a:	e841 2300 	strex	r3, r2, [r1]
 800585e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d1e5      	bne.n	8005832 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0310 	and.w	r3, r3, #16
 8005870:	2b10      	cmp	r3, #16
 8005872:	d10a      	bne.n	800588a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005874:	2300      	movs	r3, #0
 8005876:	60fb      	str	r3, [r7, #12]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	60fb      	str	r3, [r7, #12]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	60fb      	str	r3, [r7, #12]
 8005888:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800588e:	4619      	mov	r1, r3
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f7ff fdf9 	bl	8005488 <HAL_UARTEx_RxEventCallback>
 8005896:	e002      	b.n	800589e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f7ff fde1 	bl	8005460 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800589e:	2300      	movs	r3, #0
 80058a0:	e002      	b.n	80058a8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80058a2:	2300      	movs	r3, #0
 80058a4:	e000      	b.n	80058a8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80058a6:	2302      	movs	r3, #2
  }
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3730      	adds	r7, #48	@ 0x30
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058b4:	b0c0      	sub	sp, #256	@ 0x100
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80058c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058cc:	68d9      	ldr	r1, [r3, #12]
 80058ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	ea40 0301 	orr.w	r3, r0, r1
 80058d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80058da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058de:	689a      	ldr	r2, [r3, #8]
 80058e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	431a      	orrs	r2, r3
 80058e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	431a      	orrs	r2, r3
 80058f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058f4:	69db      	ldr	r3, [r3, #28]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80058fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005908:	f021 010c 	bic.w	r1, r1, #12
 800590c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005916:	430b      	orrs	r3, r1
 8005918:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800591a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	695b      	ldr	r3, [r3, #20]
 8005922:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800592a:	6999      	ldr	r1, [r3, #24]
 800592c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	ea40 0301 	orr.w	r3, r0, r1
 8005936:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	4b8f      	ldr	r3, [pc, #572]	@ (8005b7c <UART_SetConfig+0x2cc>)
 8005940:	429a      	cmp	r2, r3
 8005942:	d005      	beq.n	8005950 <UART_SetConfig+0xa0>
 8005944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	4b8d      	ldr	r3, [pc, #564]	@ (8005b80 <UART_SetConfig+0x2d0>)
 800594c:	429a      	cmp	r2, r3
 800594e:	d104      	bne.n	800595a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005950:	f7fe f88a 	bl	8003a68 <HAL_RCC_GetPCLK2Freq>
 8005954:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005958:	e003      	b.n	8005962 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800595a:	f7fe f871 	bl	8003a40 <HAL_RCC_GetPCLK1Freq>
 800595e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005966:	69db      	ldr	r3, [r3, #28]
 8005968:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800596c:	f040 810c 	bne.w	8005b88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005970:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005974:	2200      	movs	r2, #0
 8005976:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800597a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800597e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005982:	4622      	mov	r2, r4
 8005984:	462b      	mov	r3, r5
 8005986:	1891      	adds	r1, r2, r2
 8005988:	65b9      	str	r1, [r7, #88]	@ 0x58
 800598a:	415b      	adcs	r3, r3
 800598c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800598e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005992:	4621      	mov	r1, r4
 8005994:	eb12 0801 	adds.w	r8, r2, r1
 8005998:	4629      	mov	r1, r5
 800599a:	eb43 0901 	adc.w	r9, r3, r1
 800599e:	f04f 0200 	mov.w	r2, #0
 80059a2:	f04f 0300 	mov.w	r3, #0
 80059a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80059aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80059ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80059b2:	4690      	mov	r8, r2
 80059b4:	4699      	mov	r9, r3
 80059b6:	4623      	mov	r3, r4
 80059b8:	eb18 0303 	adds.w	r3, r8, r3
 80059bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80059c0:	462b      	mov	r3, r5
 80059c2:	eb49 0303 	adc.w	r3, r9, r3
 80059c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80059ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80059d6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80059da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80059de:	460b      	mov	r3, r1
 80059e0:	18db      	adds	r3, r3, r3
 80059e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80059e4:	4613      	mov	r3, r2
 80059e6:	eb42 0303 	adc.w	r3, r2, r3
 80059ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80059ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80059f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80059f4:	f7fa fc3c 	bl	8000270 <__aeabi_uldivmod>
 80059f8:	4602      	mov	r2, r0
 80059fa:	460b      	mov	r3, r1
 80059fc:	4b61      	ldr	r3, [pc, #388]	@ (8005b84 <UART_SetConfig+0x2d4>)
 80059fe:	fba3 2302 	umull	r2, r3, r3, r2
 8005a02:	095b      	lsrs	r3, r3, #5
 8005a04:	011c      	lsls	r4, r3, #4
 8005a06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a10:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005a14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005a18:	4642      	mov	r2, r8
 8005a1a:	464b      	mov	r3, r9
 8005a1c:	1891      	adds	r1, r2, r2
 8005a1e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005a20:	415b      	adcs	r3, r3
 8005a22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005a28:	4641      	mov	r1, r8
 8005a2a:	eb12 0a01 	adds.w	sl, r2, r1
 8005a2e:	4649      	mov	r1, r9
 8005a30:	eb43 0b01 	adc.w	fp, r3, r1
 8005a34:	f04f 0200 	mov.w	r2, #0
 8005a38:	f04f 0300 	mov.w	r3, #0
 8005a3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005a40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005a44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a48:	4692      	mov	sl, r2
 8005a4a:	469b      	mov	fp, r3
 8005a4c:	4643      	mov	r3, r8
 8005a4e:	eb1a 0303 	adds.w	r3, sl, r3
 8005a52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a56:	464b      	mov	r3, r9
 8005a58:	eb4b 0303 	adc.w	r3, fp, r3
 8005a5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a6c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005a70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005a74:	460b      	mov	r3, r1
 8005a76:	18db      	adds	r3, r3, r3
 8005a78:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a7a:	4613      	mov	r3, r2
 8005a7c:	eb42 0303 	adc.w	r3, r2, r3
 8005a80:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005a86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005a8a:	f7fa fbf1 	bl	8000270 <__aeabi_uldivmod>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	460b      	mov	r3, r1
 8005a92:	4611      	mov	r1, r2
 8005a94:	4b3b      	ldr	r3, [pc, #236]	@ (8005b84 <UART_SetConfig+0x2d4>)
 8005a96:	fba3 2301 	umull	r2, r3, r3, r1
 8005a9a:	095b      	lsrs	r3, r3, #5
 8005a9c:	2264      	movs	r2, #100	@ 0x64
 8005a9e:	fb02 f303 	mul.w	r3, r2, r3
 8005aa2:	1acb      	subs	r3, r1, r3
 8005aa4:	00db      	lsls	r3, r3, #3
 8005aa6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005aaa:	4b36      	ldr	r3, [pc, #216]	@ (8005b84 <UART_SetConfig+0x2d4>)
 8005aac:	fba3 2302 	umull	r2, r3, r3, r2
 8005ab0:	095b      	lsrs	r3, r3, #5
 8005ab2:	005b      	lsls	r3, r3, #1
 8005ab4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005ab8:	441c      	add	r4, r3
 8005aba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005ac4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005ac8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005acc:	4642      	mov	r2, r8
 8005ace:	464b      	mov	r3, r9
 8005ad0:	1891      	adds	r1, r2, r2
 8005ad2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005ad4:	415b      	adcs	r3, r3
 8005ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ad8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005adc:	4641      	mov	r1, r8
 8005ade:	1851      	adds	r1, r2, r1
 8005ae0:	6339      	str	r1, [r7, #48]	@ 0x30
 8005ae2:	4649      	mov	r1, r9
 8005ae4:	414b      	adcs	r3, r1
 8005ae6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ae8:	f04f 0200 	mov.w	r2, #0
 8005aec:	f04f 0300 	mov.w	r3, #0
 8005af0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005af4:	4659      	mov	r1, fp
 8005af6:	00cb      	lsls	r3, r1, #3
 8005af8:	4651      	mov	r1, sl
 8005afa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005afe:	4651      	mov	r1, sl
 8005b00:	00ca      	lsls	r2, r1, #3
 8005b02:	4610      	mov	r0, r2
 8005b04:	4619      	mov	r1, r3
 8005b06:	4603      	mov	r3, r0
 8005b08:	4642      	mov	r2, r8
 8005b0a:	189b      	adds	r3, r3, r2
 8005b0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b10:	464b      	mov	r3, r9
 8005b12:	460a      	mov	r2, r1
 8005b14:	eb42 0303 	adc.w	r3, r2, r3
 8005b18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005b28:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005b2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005b30:	460b      	mov	r3, r1
 8005b32:	18db      	adds	r3, r3, r3
 8005b34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b36:	4613      	mov	r3, r2
 8005b38:	eb42 0303 	adc.w	r3, r2, r3
 8005b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005b42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005b46:	f7fa fb93 	bl	8000270 <__aeabi_uldivmod>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b84 <UART_SetConfig+0x2d4>)
 8005b50:	fba3 1302 	umull	r1, r3, r3, r2
 8005b54:	095b      	lsrs	r3, r3, #5
 8005b56:	2164      	movs	r1, #100	@ 0x64
 8005b58:	fb01 f303 	mul.w	r3, r1, r3
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	00db      	lsls	r3, r3, #3
 8005b60:	3332      	adds	r3, #50	@ 0x32
 8005b62:	4a08      	ldr	r2, [pc, #32]	@ (8005b84 <UART_SetConfig+0x2d4>)
 8005b64:	fba2 2303 	umull	r2, r3, r2, r3
 8005b68:	095b      	lsrs	r3, r3, #5
 8005b6a:	f003 0207 	and.w	r2, r3, #7
 8005b6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4422      	add	r2, r4
 8005b76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b78:	e106      	b.n	8005d88 <UART_SetConfig+0x4d8>
 8005b7a:	bf00      	nop
 8005b7c:	40011000 	.word	0x40011000
 8005b80:	40011400 	.word	0x40011400
 8005b84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005b92:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005b96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005b9a:	4642      	mov	r2, r8
 8005b9c:	464b      	mov	r3, r9
 8005b9e:	1891      	adds	r1, r2, r2
 8005ba0:	6239      	str	r1, [r7, #32]
 8005ba2:	415b      	adcs	r3, r3
 8005ba4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ba6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005baa:	4641      	mov	r1, r8
 8005bac:	1854      	adds	r4, r2, r1
 8005bae:	4649      	mov	r1, r9
 8005bb0:	eb43 0501 	adc.w	r5, r3, r1
 8005bb4:	f04f 0200 	mov.w	r2, #0
 8005bb8:	f04f 0300 	mov.w	r3, #0
 8005bbc:	00eb      	lsls	r3, r5, #3
 8005bbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bc2:	00e2      	lsls	r2, r4, #3
 8005bc4:	4614      	mov	r4, r2
 8005bc6:	461d      	mov	r5, r3
 8005bc8:	4643      	mov	r3, r8
 8005bca:	18e3      	adds	r3, r4, r3
 8005bcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005bd0:	464b      	mov	r3, r9
 8005bd2:	eb45 0303 	adc.w	r3, r5, r3
 8005bd6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005be6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005bea:	f04f 0200 	mov.w	r2, #0
 8005bee:	f04f 0300 	mov.w	r3, #0
 8005bf2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005bf6:	4629      	mov	r1, r5
 8005bf8:	008b      	lsls	r3, r1, #2
 8005bfa:	4621      	mov	r1, r4
 8005bfc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c00:	4621      	mov	r1, r4
 8005c02:	008a      	lsls	r2, r1, #2
 8005c04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005c08:	f7fa fb32 	bl	8000270 <__aeabi_uldivmod>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	460b      	mov	r3, r1
 8005c10:	4b60      	ldr	r3, [pc, #384]	@ (8005d94 <UART_SetConfig+0x4e4>)
 8005c12:	fba3 2302 	umull	r2, r3, r3, r2
 8005c16:	095b      	lsrs	r3, r3, #5
 8005c18:	011c      	lsls	r4, r3, #4
 8005c1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c24:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005c28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005c2c:	4642      	mov	r2, r8
 8005c2e:	464b      	mov	r3, r9
 8005c30:	1891      	adds	r1, r2, r2
 8005c32:	61b9      	str	r1, [r7, #24]
 8005c34:	415b      	adcs	r3, r3
 8005c36:	61fb      	str	r3, [r7, #28]
 8005c38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c3c:	4641      	mov	r1, r8
 8005c3e:	1851      	adds	r1, r2, r1
 8005c40:	6139      	str	r1, [r7, #16]
 8005c42:	4649      	mov	r1, r9
 8005c44:	414b      	adcs	r3, r1
 8005c46:	617b      	str	r3, [r7, #20]
 8005c48:	f04f 0200 	mov.w	r2, #0
 8005c4c:	f04f 0300 	mov.w	r3, #0
 8005c50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c54:	4659      	mov	r1, fp
 8005c56:	00cb      	lsls	r3, r1, #3
 8005c58:	4651      	mov	r1, sl
 8005c5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c5e:	4651      	mov	r1, sl
 8005c60:	00ca      	lsls	r2, r1, #3
 8005c62:	4610      	mov	r0, r2
 8005c64:	4619      	mov	r1, r3
 8005c66:	4603      	mov	r3, r0
 8005c68:	4642      	mov	r2, r8
 8005c6a:	189b      	adds	r3, r3, r2
 8005c6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c70:	464b      	mov	r3, r9
 8005c72:	460a      	mov	r2, r1
 8005c74:	eb42 0303 	adc.w	r3, r2, r3
 8005c78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005c86:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005c88:	f04f 0200 	mov.w	r2, #0
 8005c8c:	f04f 0300 	mov.w	r3, #0
 8005c90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005c94:	4649      	mov	r1, r9
 8005c96:	008b      	lsls	r3, r1, #2
 8005c98:	4641      	mov	r1, r8
 8005c9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c9e:	4641      	mov	r1, r8
 8005ca0:	008a      	lsls	r2, r1, #2
 8005ca2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005ca6:	f7fa fae3 	bl	8000270 <__aeabi_uldivmod>
 8005caa:	4602      	mov	r2, r0
 8005cac:	460b      	mov	r3, r1
 8005cae:	4611      	mov	r1, r2
 8005cb0:	4b38      	ldr	r3, [pc, #224]	@ (8005d94 <UART_SetConfig+0x4e4>)
 8005cb2:	fba3 2301 	umull	r2, r3, r3, r1
 8005cb6:	095b      	lsrs	r3, r3, #5
 8005cb8:	2264      	movs	r2, #100	@ 0x64
 8005cba:	fb02 f303 	mul.w	r3, r2, r3
 8005cbe:	1acb      	subs	r3, r1, r3
 8005cc0:	011b      	lsls	r3, r3, #4
 8005cc2:	3332      	adds	r3, #50	@ 0x32
 8005cc4:	4a33      	ldr	r2, [pc, #204]	@ (8005d94 <UART_SetConfig+0x4e4>)
 8005cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cca:	095b      	lsrs	r3, r3, #5
 8005ccc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005cd0:	441c      	add	r4, r3
 8005cd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	673b      	str	r3, [r7, #112]	@ 0x70
 8005cda:	677a      	str	r2, [r7, #116]	@ 0x74
 8005cdc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005ce0:	4642      	mov	r2, r8
 8005ce2:	464b      	mov	r3, r9
 8005ce4:	1891      	adds	r1, r2, r2
 8005ce6:	60b9      	str	r1, [r7, #8]
 8005ce8:	415b      	adcs	r3, r3
 8005cea:	60fb      	str	r3, [r7, #12]
 8005cec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005cf0:	4641      	mov	r1, r8
 8005cf2:	1851      	adds	r1, r2, r1
 8005cf4:	6039      	str	r1, [r7, #0]
 8005cf6:	4649      	mov	r1, r9
 8005cf8:	414b      	adcs	r3, r1
 8005cfa:	607b      	str	r3, [r7, #4]
 8005cfc:	f04f 0200 	mov.w	r2, #0
 8005d00:	f04f 0300 	mov.w	r3, #0
 8005d04:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005d08:	4659      	mov	r1, fp
 8005d0a:	00cb      	lsls	r3, r1, #3
 8005d0c:	4651      	mov	r1, sl
 8005d0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d12:	4651      	mov	r1, sl
 8005d14:	00ca      	lsls	r2, r1, #3
 8005d16:	4610      	mov	r0, r2
 8005d18:	4619      	mov	r1, r3
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	4642      	mov	r2, r8
 8005d1e:	189b      	adds	r3, r3, r2
 8005d20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005d22:	464b      	mov	r3, r9
 8005d24:	460a      	mov	r2, r1
 8005d26:	eb42 0303 	adc.w	r3, r2, r3
 8005d2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d36:	667a      	str	r2, [r7, #100]	@ 0x64
 8005d38:	f04f 0200 	mov.w	r2, #0
 8005d3c:	f04f 0300 	mov.w	r3, #0
 8005d40:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005d44:	4649      	mov	r1, r9
 8005d46:	008b      	lsls	r3, r1, #2
 8005d48:	4641      	mov	r1, r8
 8005d4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d4e:	4641      	mov	r1, r8
 8005d50:	008a      	lsls	r2, r1, #2
 8005d52:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005d56:	f7fa fa8b 	bl	8000270 <__aeabi_uldivmod>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d94 <UART_SetConfig+0x4e4>)
 8005d60:	fba3 1302 	umull	r1, r3, r3, r2
 8005d64:	095b      	lsrs	r3, r3, #5
 8005d66:	2164      	movs	r1, #100	@ 0x64
 8005d68:	fb01 f303 	mul.w	r3, r1, r3
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	011b      	lsls	r3, r3, #4
 8005d70:	3332      	adds	r3, #50	@ 0x32
 8005d72:	4a08      	ldr	r2, [pc, #32]	@ (8005d94 <UART_SetConfig+0x4e4>)
 8005d74:	fba2 2303 	umull	r2, r3, r2, r3
 8005d78:	095b      	lsrs	r3, r3, #5
 8005d7a:	f003 020f 	and.w	r2, r3, #15
 8005d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4422      	add	r2, r4
 8005d86:	609a      	str	r2, [r3, #8]
}
 8005d88:	bf00      	nop
 8005d8a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d94:	51eb851f 	.word	0x51eb851f

08005d98 <siprintf>:
 8005d98:	b40e      	push	{r1, r2, r3}
 8005d9a:	b510      	push	{r4, lr}
 8005d9c:	b09d      	sub	sp, #116	@ 0x74
 8005d9e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005da0:	9002      	str	r0, [sp, #8]
 8005da2:	9006      	str	r0, [sp, #24]
 8005da4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005da8:	480a      	ldr	r0, [pc, #40]	@ (8005dd4 <siprintf+0x3c>)
 8005daa:	9107      	str	r1, [sp, #28]
 8005dac:	9104      	str	r1, [sp, #16]
 8005dae:	490a      	ldr	r1, [pc, #40]	@ (8005dd8 <siprintf+0x40>)
 8005db0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005db4:	9105      	str	r1, [sp, #20]
 8005db6:	2400      	movs	r4, #0
 8005db8:	a902      	add	r1, sp, #8
 8005dba:	6800      	ldr	r0, [r0, #0]
 8005dbc:	9301      	str	r3, [sp, #4]
 8005dbe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005dc0:	f000 f994 	bl	80060ec <_svfiprintf_r>
 8005dc4:	9b02      	ldr	r3, [sp, #8]
 8005dc6:	701c      	strb	r4, [r3, #0]
 8005dc8:	b01d      	add	sp, #116	@ 0x74
 8005dca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dce:	b003      	add	sp, #12
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	2000001c 	.word	0x2000001c
 8005dd8:	ffff0208 	.word	0xffff0208

08005ddc <memset>:
 8005ddc:	4402      	add	r2, r0
 8005dde:	4603      	mov	r3, r0
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d100      	bne.n	8005de6 <memset+0xa>
 8005de4:	4770      	bx	lr
 8005de6:	f803 1b01 	strb.w	r1, [r3], #1
 8005dea:	e7f9      	b.n	8005de0 <memset+0x4>

08005dec <__errno>:
 8005dec:	4b01      	ldr	r3, [pc, #4]	@ (8005df4 <__errno+0x8>)
 8005dee:	6818      	ldr	r0, [r3, #0]
 8005df0:	4770      	bx	lr
 8005df2:	bf00      	nop
 8005df4:	2000001c 	.word	0x2000001c

08005df8 <__libc_init_array>:
 8005df8:	b570      	push	{r4, r5, r6, lr}
 8005dfa:	4d0d      	ldr	r5, [pc, #52]	@ (8005e30 <__libc_init_array+0x38>)
 8005dfc:	4c0d      	ldr	r4, [pc, #52]	@ (8005e34 <__libc_init_array+0x3c>)
 8005dfe:	1b64      	subs	r4, r4, r5
 8005e00:	10a4      	asrs	r4, r4, #2
 8005e02:	2600      	movs	r6, #0
 8005e04:	42a6      	cmp	r6, r4
 8005e06:	d109      	bne.n	8005e1c <__libc_init_array+0x24>
 8005e08:	4d0b      	ldr	r5, [pc, #44]	@ (8005e38 <__libc_init_array+0x40>)
 8005e0a:	4c0c      	ldr	r4, [pc, #48]	@ (8005e3c <__libc_init_array+0x44>)
 8005e0c:	f000 fc64 	bl	80066d8 <_init>
 8005e10:	1b64      	subs	r4, r4, r5
 8005e12:	10a4      	asrs	r4, r4, #2
 8005e14:	2600      	movs	r6, #0
 8005e16:	42a6      	cmp	r6, r4
 8005e18:	d105      	bne.n	8005e26 <__libc_init_array+0x2e>
 8005e1a:	bd70      	pop	{r4, r5, r6, pc}
 8005e1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e20:	4798      	blx	r3
 8005e22:	3601      	adds	r6, #1
 8005e24:	e7ee      	b.n	8005e04 <__libc_init_array+0xc>
 8005e26:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e2a:	4798      	blx	r3
 8005e2c:	3601      	adds	r6, #1
 8005e2e:	e7f2      	b.n	8005e16 <__libc_init_array+0x1e>
 8005e30:	08007298 	.word	0x08007298
 8005e34:	08007298 	.word	0x08007298
 8005e38:	08007298 	.word	0x08007298
 8005e3c:	0800729c 	.word	0x0800729c

08005e40 <__retarget_lock_acquire_recursive>:
 8005e40:	4770      	bx	lr

08005e42 <__retarget_lock_release_recursive>:
 8005e42:	4770      	bx	lr

08005e44 <_free_r>:
 8005e44:	b538      	push	{r3, r4, r5, lr}
 8005e46:	4605      	mov	r5, r0
 8005e48:	2900      	cmp	r1, #0
 8005e4a:	d041      	beq.n	8005ed0 <_free_r+0x8c>
 8005e4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e50:	1f0c      	subs	r4, r1, #4
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	bfb8      	it	lt
 8005e56:	18e4      	addlt	r4, r4, r3
 8005e58:	f000 f8e0 	bl	800601c <__malloc_lock>
 8005e5c:	4a1d      	ldr	r2, [pc, #116]	@ (8005ed4 <_free_r+0x90>)
 8005e5e:	6813      	ldr	r3, [r2, #0]
 8005e60:	b933      	cbnz	r3, 8005e70 <_free_r+0x2c>
 8005e62:	6063      	str	r3, [r4, #4]
 8005e64:	6014      	str	r4, [r2, #0]
 8005e66:	4628      	mov	r0, r5
 8005e68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e6c:	f000 b8dc 	b.w	8006028 <__malloc_unlock>
 8005e70:	42a3      	cmp	r3, r4
 8005e72:	d908      	bls.n	8005e86 <_free_r+0x42>
 8005e74:	6820      	ldr	r0, [r4, #0]
 8005e76:	1821      	adds	r1, r4, r0
 8005e78:	428b      	cmp	r3, r1
 8005e7a:	bf01      	itttt	eq
 8005e7c:	6819      	ldreq	r1, [r3, #0]
 8005e7e:	685b      	ldreq	r3, [r3, #4]
 8005e80:	1809      	addeq	r1, r1, r0
 8005e82:	6021      	streq	r1, [r4, #0]
 8005e84:	e7ed      	b.n	8005e62 <_free_r+0x1e>
 8005e86:	461a      	mov	r2, r3
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	b10b      	cbz	r3, 8005e90 <_free_r+0x4c>
 8005e8c:	42a3      	cmp	r3, r4
 8005e8e:	d9fa      	bls.n	8005e86 <_free_r+0x42>
 8005e90:	6811      	ldr	r1, [r2, #0]
 8005e92:	1850      	adds	r0, r2, r1
 8005e94:	42a0      	cmp	r0, r4
 8005e96:	d10b      	bne.n	8005eb0 <_free_r+0x6c>
 8005e98:	6820      	ldr	r0, [r4, #0]
 8005e9a:	4401      	add	r1, r0
 8005e9c:	1850      	adds	r0, r2, r1
 8005e9e:	4283      	cmp	r3, r0
 8005ea0:	6011      	str	r1, [r2, #0]
 8005ea2:	d1e0      	bne.n	8005e66 <_free_r+0x22>
 8005ea4:	6818      	ldr	r0, [r3, #0]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	6053      	str	r3, [r2, #4]
 8005eaa:	4408      	add	r0, r1
 8005eac:	6010      	str	r0, [r2, #0]
 8005eae:	e7da      	b.n	8005e66 <_free_r+0x22>
 8005eb0:	d902      	bls.n	8005eb8 <_free_r+0x74>
 8005eb2:	230c      	movs	r3, #12
 8005eb4:	602b      	str	r3, [r5, #0]
 8005eb6:	e7d6      	b.n	8005e66 <_free_r+0x22>
 8005eb8:	6820      	ldr	r0, [r4, #0]
 8005eba:	1821      	adds	r1, r4, r0
 8005ebc:	428b      	cmp	r3, r1
 8005ebe:	bf04      	itt	eq
 8005ec0:	6819      	ldreq	r1, [r3, #0]
 8005ec2:	685b      	ldreq	r3, [r3, #4]
 8005ec4:	6063      	str	r3, [r4, #4]
 8005ec6:	bf04      	itt	eq
 8005ec8:	1809      	addeq	r1, r1, r0
 8005eca:	6021      	streq	r1, [r4, #0]
 8005ecc:	6054      	str	r4, [r2, #4]
 8005ece:	e7ca      	b.n	8005e66 <_free_r+0x22>
 8005ed0:	bd38      	pop	{r3, r4, r5, pc}
 8005ed2:	bf00      	nop
 8005ed4:	20000914 	.word	0x20000914

08005ed8 <sbrk_aligned>:
 8005ed8:	b570      	push	{r4, r5, r6, lr}
 8005eda:	4e0f      	ldr	r6, [pc, #60]	@ (8005f18 <sbrk_aligned+0x40>)
 8005edc:	460c      	mov	r4, r1
 8005ede:	6831      	ldr	r1, [r6, #0]
 8005ee0:	4605      	mov	r5, r0
 8005ee2:	b911      	cbnz	r1, 8005eea <sbrk_aligned+0x12>
 8005ee4:	f000 fba4 	bl	8006630 <_sbrk_r>
 8005ee8:	6030      	str	r0, [r6, #0]
 8005eea:	4621      	mov	r1, r4
 8005eec:	4628      	mov	r0, r5
 8005eee:	f000 fb9f 	bl	8006630 <_sbrk_r>
 8005ef2:	1c43      	adds	r3, r0, #1
 8005ef4:	d103      	bne.n	8005efe <sbrk_aligned+0x26>
 8005ef6:	f04f 34ff 	mov.w	r4, #4294967295
 8005efa:	4620      	mov	r0, r4
 8005efc:	bd70      	pop	{r4, r5, r6, pc}
 8005efe:	1cc4      	adds	r4, r0, #3
 8005f00:	f024 0403 	bic.w	r4, r4, #3
 8005f04:	42a0      	cmp	r0, r4
 8005f06:	d0f8      	beq.n	8005efa <sbrk_aligned+0x22>
 8005f08:	1a21      	subs	r1, r4, r0
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	f000 fb90 	bl	8006630 <_sbrk_r>
 8005f10:	3001      	adds	r0, #1
 8005f12:	d1f2      	bne.n	8005efa <sbrk_aligned+0x22>
 8005f14:	e7ef      	b.n	8005ef6 <sbrk_aligned+0x1e>
 8005f16:	bf00      	nop
 8005f18:	20000910 	.word	0x20000910

08005f1c <_malloc_r>:
 8005f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f20:	1ccd      	adds	r5, r1, #3
 8005f22:	f025 0503 	bic.w	r5, r5, #3
 8005f26:	3508      	adds	r5, #8
 8005f28:	2d0c      	cmp	r5, #12
 8005f2a:	bf38      	it	cc
 8005f2c:	250c      	movcc	r5, #12
 8005f2e:	2d00      	cmp	r5, #0
 8005f30:	4606      	mov	r6, r0
 8005f32:	db01      	blt.n	8005f38 <_malloc_r+0x1c>
 8005f34:	42a9      	cmp	r1, r5
 8005f36:	d904      	bls.n	8005f42 <_malloc_r+0x26>
 8005f38:	230c      	movs	r3, #12
 8005f3a:	6033      	str	r3, [r6, #0]
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006018 <_malloc_r+0xfc>
 8005f46:	f000 f869 	bl	800601c <__malloc_lock>
 8005f4a:	f8d8 3000 	ldr.w	r3, [r8]
 8005f4e:	461c      	mov	r4, r3
 8005f50:	bb44      	cbnz	r4, 8005fa4 <_malloc_r+0x88>
 8005f52:	4629      	mov	r1, r5
 8005f54:	4630      	mov	r0, r6
 8005f56:	f7ff ffbf 	bl	8005ed8 <sbrk_aligned>
 8005f5a:	1c43      	adds	r3, r0, #1
 8005f5c:	4604      	mov	r4, r0
 8005f5e:	d158      	bne.n	8006012 <_malloc_r+0xf6>
 8005f60:	f8d8 4000 	ldr.w	r4, [r8]
 8005f64:	4627      	mov	r7, r4
 8005f66:	2f00      	cmp	r7, #0
 8005f68:	d143      	bne.n	8005ff2 <_malloc_r+0xd6>
 8005f6a:	2c00      	cmp	r4, #0
 8005f6c:	d04b      	beq.n	8006006 <_malloc_r+0xea>
 8005f6e:	6823      	ldr	r3, [r4, #0]
 8005f70:	4639      	mov	r1, r7
 8005f72:	4630      	mov	r0, r6
 8005f74:	eb04 0903 	add.w	r9, r4, r3
 8005f78:	f000 fb5a 	bl	8006630 <_sbrk_r>
 8005f7c:	4581      	cmp	r9, r0
 8005f7e:	d142      	bne.n	8006006 <_malloc_r+0xea>
 8005f80:	6821      	ldr	r1, [r4, #0]
 8005f82:	1a6d      	subs	r5, r5, r1
 8005f84:	4629      	mov	r1, r5
 8005f86:	4630      	mov	r0, r6
 8005f88:	f7ff ffa6 	bl	8005ed8 <sbrk_aligned>
 8005f8c:	3001      	adds	r0, #1
 8005f8e:	d03a      	beq.n	8006006 <_malloc_r+0xea>
 8005f90:	6823      	ldr	r3, [r4, #0]
 8005f92:	442b      	add	r3, r5
 8005f94:	6023      	str	r3, [r4, #0]
 8005f96:	f8d8 3000 	ldr.w	r3, [r8]
 8005f9a:	685a      	ldr	r2, [r3, #4]
 8005f9c:	bb62      	cbnz	r2, 8005ff8 <_malloc_r+0xdc>
 8005f9e:	f8c8 7000 	str.w	r7, [r8]
 8005fa2:	e00f      	b.n	8005fc4 <_malloc_r+0xa8>
 8005fa4:	6822      	ldr	r2, [r4, #0]
 8005fa6:	1b52      	subs	r2, r2, r5
 8005fa8:	d420      	bmi.n	8005fec <_malloc_r+0xd0>
 8005faa:	2a0b      	cmp	r2, #11
 8005fac:	d917      	bls.n	8005fde <_malloc_r+0xc2>
 8005fae:	1961      	adds	r1, r4, r5
 8005fb0:	42a3      	cmp	r3, r4
 8005fb2:	6025      	str	r5, [r4, #0]
 8005fb4:	bf18      	it	ne
 8005fb6:	6059      	strne	r1, [r3, #4]
 8005fb8:	6863      	ldr	r3, [r4, #4]
 8005fba:	bf08      	it	eq
 8005fbc:	f8c8 1000 	streq.w	r1, [r8]
 8005fc0:	5162      	str	r2, [r4, r5]
 8005fc2:	604b      	str	r3, [r1, #4]
 8005fc4:	4630      	mov	r0, r6
 8005fc6:	f000 f82f 	bl	8006028 <__malloc_unlock>
 8005fca:	f104 000b 	add.w	r0, r4, #11
 8005fce:	1d23      	adds	r3, r4, #4
 8005fd0:	f020 0007 	bic.w	r0, r0, #7
 8005fd4:	1ac2      	subs	r2, r0, r3
 8005fd6:	bf1c      	itt	ne
 8005fd8:	1a1b      	subne	r3, r3, r0
 8005fda:	50a3      	strne	r3, [r4, r2]
 8005fdc:	e7af      	b.n	8005f3e <_malloc_r+0x22>
 8005fde:	6862      	ldr	r2, [r4, #4]
 8005fe0:	42a3      	cmp	r3, r4
 8005fe2:	bf0c      	ite	eq
 8005fe4:	f8c8 2000 	streq.w	r2, [r8]
 8005fe8:	605a      	strne	r2, [r3, #4]
 8005fea:	e7eb      	b.n	8005fc4 <_malloc_r+0xa8>
 8005fec:	4623      	mov	r3, r4
 8005fee:	6864      	ldr	r4, [r4, #4]
 8005ff0:	e7ae      	b.n	8005f50 <_malloc_r+0x34>
 8005ff2:	463c      	mov	r4, r7
 8005ff4:	687f      	ldr	r7, [r7, #4]
 8005ff6:	e7b6      	b.n	8005f66 <_malloc_r+0x4a>
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	42a3      	cmp	r3, r4
 8005ffe:	d1fb      	bne.n	8005ff8 <_malloc_r+0xdc>
 8006000:	2300      	movs	r3, #0
 8006002:	6053      	str	r3, [r2, #4]
 8006004:	e7de      	b.n	8005fc4 <_malloc_r+0xa8>
 8006006:	230c      	movs	r3, #12
 8006008:	6033      	str	r3, [r6, #0]
 800600a:	4630      	mov	r0, r6
 800600c:	f000 f80c 	bl	8006028 <__malloc_unlock>
 8006010:	e794      	b.n	8005f3c <_malloc_r+0x20>
 8006012:	6005      	str	r5, [r0, #0]
 8006014:	e7d6      	b.n	8005fc4 <_malloc_r+0xa8>
 8006016:	bf00      	nop
 8006018:	20000914 	.word	0x20000914

0800601c <__malloc_lock>:
 800601c:	4801      	ldr	r0, [pc, #4]	@ (8006024 <__malloc_lock+0x8>)
 800601e:	f7ff bf0f 	b.w	8005e40 <__retarget_lock_acquire_recursive>
 8006022:	bf00      	nop
 8006024:	2000090c 	.word	0x2000090c

08006028 <__malloc_unlock>:
 8006028:	4801      	ldr	r0, [pc, #4]	@ (8006030 <__malloc_unlock+0x8>)
 800602a:	f7ff bf0a 	b.w	8005e42 <__retarget_lock_release_recursive>
 800602e:	bf00      	nop
 8006030:	2000090c 	.word	0x2000090c

08006034 <__ssputs_r>:
 8006034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006038:	688e      	ldr	r6, [r1, #8]
 800603a:	461f      	mov	r7, r3
 800603c:	42be      	cmp	r6, r7
 800603e:	680b      	ldr	r3, [r1, #0]
 8006040:	4682      	mov	sl, r0
 8006042:	460c      	mov	r4, r1
 8006044:	4690      	mov	r8, r2
 8006046:	d82d      	bhi.n	80060a4 <__ssputs_r+0x70>
 8006048:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800604c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006050:	d026      	beq.n	80060a0 <__ssputs_r+0x6c>
 8006052:	6965      	ldr	r5, [r4, #20]
 8006054:	6909      	ldr	r1, [r1, #16]
 8006056:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800605a:	eba3 0901 	sub.w	r9, r3, r1
 800605e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006062:	1c7b      	adds	r3, r7, #1
 8006064:	444b      	add	r3, r9
 8006066:	106d      	asrs	r5, r5, #1
 8006068:	429d      	cmp	r5, r3
 800606a:	bf38      	it	cc
 800606c:	461d      	movcc	r5, r3
 800606e:	0553      	lsls	r3, r2, #21
 8006070:	d527      	bpl.n	80060c2 <__ssputs_r+0x8e>
 8006072:	4629      	mov	r1, r5
 8006074:	f7ff ff52 	bl	8005f1c <_malloc_r>
 8006078:	4606      	mov	r6, r0
 800607a:	b360      	cbz	r0, 80060d6 <__ssputs_r+0xa2>
 800607c:	6921      	ldr	r1, [r4, #16]
 800607e:	464a      	mov	r2, r9
 8006080:	f000 fae6 	bl	8006650 <memcpy>
 8006084:	89a3      	ldrh	r3, [r4, #12]
 8006086:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800608a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800608e:	81a3      	strh	r3, [r4, #12]
 8006090:	6126      	str	r6, [r4, #16]
 8006092:	6165      	str	r5, [r4, #20]
 8006094:	444e      	add	r6, r9
 8006096:	eba5 0509 	sub.w	r5, r5, r9
 800609a:	6026      	str	r6, [r4, #0]
 800609c:	60a5      	str	r5, [r4, #8]
 800609e:	463e      	mov	r6, r7
 80060a0:	42be      	cmp	r6, r7
 80060a2:	d900      	bls.n	80060a6 <__ssputs_r+0x72>
 80060a4:	463e      	mov	r6, r7
 80060a6:	6820      	ldr	r0, [r4, #0]
 80060a8:	4632      	mov	r2, r6
 80060aa:	4641      	mov	r1, r8
 80060ac:	f000 faa6 	bl	80065fc <memmove>
 80060b0:	68a3      	ldr	r3, [r4, #8]
 80060b2:	1b9b      	subs	r3, r3, r6
 80060b4:	60a3      	str	r3, [r4, #8]
 80060b6:	6823      	ldr	r3, [r4, #0]
 80060b8:	4433      	add	r3, r6
 80060ba:	6023      	str	r3, [r4, #0]
 80060bc:	2000      	movs	r0, #0
 80060be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060c2:	462a      	mov	r2, r5
 80060c4:	f000 fad2 	bl	800666c <_realloc_r>
 80060c8:	4606      	mov	r6, r0
 80060ca:	2800      	cmp	r0, #0
 80060cc:	d1e0      	bne.n	8006090 <__ssputs_r+0x5c>
 80060ce:	6921      	ldr	r1, [r4, #16]
 80060d0:	4650      	mov	r0, sl
 80060d2:	f7ff feb7 	bl	8005e44 <_free_r>
 80060d6:	230c      	movs	r3, #12
 80060d8:	f8ca 3000 	str.w	r3, [sl]
 80060dc:	89a3      	ldrh	r3, [r4, #12]
 80060de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060e2:	81a3      	strh	r3, [r4, #12]
 80060e4:	f04f 30ff 	mov.w	r0, #4294967295
 80060e8:	e7e9      	b.n	80060be <__ssputs_r+0x8a>
	...

080060ec <_svfiprintf_r>:
 80060ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060f0:	4698      	mov	r8, r3
 80060f2:	898b      	ldrh	r3, [r1, #12]
 80060f4:	061b      	lsls	r3, r3, #24
 80060f6:	b09d      	sub	sp, #116	@ 0x74
 80060f8:	4607      	mov	r7, r0
 80060fa:	460d      	mov	r5, r1
 80060fc:	4614      	mov	r4, r2
 80060fe:	d510      	bpl.n	8006122 <_svfiprintf_r+0x36>
 8006100:	690b      	ldr	r3, [r1, #16]
 8006102:	b973      	cbnz	r3, 8006122 <_svfiprintf_r+0x36>
 8006104:	2140      	movs	r1, #64	@ 0x40
 8006106:	f7ff ff09 	bl	8005f1c <_malloc_r>
 800610a:	6028      	str	r0, [r5, #0]
 800610c:	6128      	str	r0, [r5, #16]
 800610e:	b930      	cbnz	r0, 800611e <_svfiprintf_r+0x32>
 8006110:	230c      	movs	r3, #12
 8006112:	603b      	str	r3, [r7, #0]
 8006114:	f04f 30ff 	mov.w	r0, #4294967295
 8006118:	b01d      	add	sp, #116	@ 0x74
 800611a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800611e:	2340      	movs	r3, #64	@ 0x40
 8006120:	616b      	str	r3, [r5, #20]
 8006122:	2300      	movs	r3, #0
 8006124:	9309      	str	r3, [sp, #36]	@ 0x24
 8006126:	2320      	movs	r3, #32
 8006128:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800612c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006130:	2330      	movs	r3, #48	@ 0x30
 8006132:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80062d0 <_svfiprintf_r+0x1e4>
 8006136:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800613a:	f04f 0901 	mov.w	r9, #1
 800613e:	4623      	mov	r3, r4
 8006140:	469a      	mov	sl, r3
 8006142:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006146:	b10a      	cbz	r2, 800614c <_svfiprintf_r+0x60>
 8006148:	2a25      	cmp	r2, #37	@ 0x25
 800614a:	d1f9      	bne.n	8006140 <_svfiprintf_r+0x54>
 800614c:	ebba 0b04 	subs.w	fp, sl, r4
 8006150:	d00b      	beq.n	800616a <_svfiprintf_r+0x7e>
 8006152:	465b      	mov	r3, fp
 8006154:	4622      	mov	r2, r4
 8006156:	4629      	mov	r1, r5
 8006158:	4638      	mov	r0, r7
 800615a:	f7ff ff6b 	bl	8006034 <__ssputs_r>
 800615e:	3001      	adds	r0, #1
 8006160:	f000 80a7 	beq.w	80062b2 <_svfiprintf_r+0x1c6>
 8006164:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006166:	445a      	add	r2, fp
 8006168:	9209      	str	r2, [sp, #36]	@ 0x24
 800616a:	f89a 3000 	ldrb.w	r3, [sl]
 800616e:	2b00      	cmp	r3, #0
 8006170:	f000 809f 	beq.w	80062b2 <_svfiprintf_r+0x1c6>
 8006174:	2300      	movs	r3, #0
 8006176:	f04f 32ff 	mov.w	r2, #4294967295
 800617a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800617e:	f10a 0a01 	add.w	sl, sl, #1
 8006182:	9304      	str	r3, [sp, #16]
 8006184:	9307      	str	r3, [sp, #28]
 8006186:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800618a:	931a      	str	r3, [sp, #104]	@ 0x68
 800618c:	4654      	mov	r4, sl
 800618e:	2205      	movs	r2, #5
 8006190:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006194:	484e      	ldr	r0, [pc, #312]	@ (80062d0 <_svfiprintf_r+0x1e4>)
 8006196:	f7fa f81b 	bl	80001d0 <memchr>
 800619a:	9a04      	ldr	r2, [sp, #16]
 800619c:	b9d8      	cbnz	r0, 80061d6 <_svfiprintf_r+0xea>
 800619e:	06d0      	lsls	r0, r2, #27
 80061a0:	bf44      	itt	mi
 80061a2:	2320      	movmi	r3, #32
 80061a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061a8:	0711      	lsls	r1, r2, #28
 80061aa:	bf44      	itt	mi
 80061ac:	232b      	movmi	r3, #43	@ 0x2b
 80061ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061b2:	f89a 3000 	ldrb.w	r3, [sl]
 80061b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80061b8:	d015      	beq.n	80061e6 <_svfiprintf_r+0xfa>
 80061ba:	9a07      	ldr	r2, [sp, #28]
 80061bc:	4654      	mov	r4, sl
 80061be:	2000      	movs	r0, #0
 80061c0:	f04f 0c0a 	mov.w	ip, #10
 80061c4:	4621      	mov	r1, r4
 80061c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061ca:	3b30      	subs	r3, #48	@ 0x30
 80061cc:	2b09      	cmp	r3, #9
 80061ce:	d94b      	bls.n	8006268 <_svfiprintf_r+0x17c>
 80061d0:	b1b0      	cbz	r0, 8006200 <_svfiprintf_r+0x114>
 80061d2:	9207      	str	r2, [sp, #28]
 80061d4:	e014      	b.n	8006200 <_svfiprintf_r+0x114>
 80061d6:	eba0 0308 	sub.w	r3, r0, r8
 80061da:	fa09 f303 	lsl.w	r3, r9, r3
 80061de:	4313      	orrs	r3, r2
 80061e0:	9304      	str	r3, [sp, #16]
 80061e2:	46a2      	mov	sl, r4
 80061e4:	e7d2      	b.n	800618c <_svfiprintf_r+0xa0>
 80061e6:	9b03      	ldr	r3, [sp, #12]
 80061e8:	1d19      	adds	r1, r3, #4
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	9103      	str	r1, [sp, #12]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	bfbb      	ittet	lt
 80061f2:	425b      	neglt	r3, r3
 80061f4:	f042 0202 	orrlt.w	r2, r2, #2
 80061f8:	9307      	strge	r3, [sp, #28]
 80061fa:	9307      	strlt	r3, [sp, #28]
 80061fc:	bfb8      	it	lt
 80061fe:	9204      	strlt	r2, [sp, #16]
 8006200:	7823      	ldrb	r3, [r4, #0]
 8006202:	2b2e      	cmp	r3, #46	@ 0x2e
 8006204:	d10a      	bne.n	800621c <_svfiprintf_r+0x130>
 8006206:	7863      	ldrb	r3, [r4, #1]
 8006208:	2b2a      	cmp	r3, #42	@ 0x2a
 800620a:	d132      	bne.n	8006272 <_svfiprintf_r+0x186>
 800620c:	9b03      	ldr	r3, [sp, #12]
 800620e:	1d1a      	adds	r2, r3, #4
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	9203      	str	r2, [sp, #12]
 8006214:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006218:	3402      	adds	r4, #2
 800621a:	9305      	str	r3, [sp, #20]
 800621c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80062e0 <_svfiprintf_r+0x1f4>
 8006220:	7821      	ldrb	r1, [r4, #0]
 8006222:	2203      	movs	r2, #3
 8006224:	4650      	mov	r0, sl
 8006226:	f7f9 ffd3 	bl	80001d0 <memchr>
 800622a:	b138      	cbz	r0, 800623c <_svfiprintf_r+0x150>
 800622c:	9b04      	ldr	r3, [sp, #16]
 800622e:	eba0 000a 	sub.w	r0, r0, sl
 8006232:	2240      	movs	r2, #64	@ 0x40
 8006234:	4082      	lsls	r2, r0
 8006236:	4313      	orrs	r3, r2
 8006238:	3401      	adds	r4, #1
 800623a:	9304      	str	r3, [sp, #16]
 800623c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006240:	4824      	ldr	r0, [pc, #144]	@ (80062d4 <_svfiprintf_r+0x1e8>)
 8006242:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006246:	2206      	movs	r2, #6
 8006248:	f7f9 ffc2 	bl	80001d0 <memchr>
 800624c:	2800      	cmp	r0, #0
 800624e:	d036      	beq.n	80062be <_svfiprintf_r+0x1d2>
 8006250:	4b21      	ldr	r3, [pc, #132]	@ (80062d8 <_svfiprintf_r+0x1ec>)
 8006252:	bb1b      	cbnz	r3, 800629c <_svfiprintf_r+0x1b0>
 8006254:	9b03      	ldr	r3, [sp, #12]
 8006256:	3307      	adds	r3, #7
 8006258:	f023 0307 	bic.w	r3, r3, #7
 800625c:	3308      	adds	r3, #8
 800625e:	9303      	str	r3, [sp, #12]
 8006260:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006262:	4433      	add	r3, r6
 8006264:	9309      	str	r3, [sp, #36]	@ 0x24
 8006266:	e76a      	b.n	800613e <_svfiprintf_r+0x52>
 8006268:	fb0c 3202 	mla	r2, ip, r2, r3
 800626c:	460c      	mov	r4, r1
 800626e:	2001      	movs	r0, #1
 8006270:	e7a8      	b.n	80061c4 <_svfiprintf_r+0xd8>
 8006272:	2300      	movs	r3, #0
 8006274:	3401      	adds	r4, #1
 8006276:	9305      	str	r3, [sp, #20]
 8006278:	4619      	mov	r1, r3
 800627a:	f04f 0c0a 	mov.w	ip, #10
 800627e:	4620      	mov	r0, r4
 8006280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006284:	3a30      	subs	r2, #48	@ 0x30
 8006286:	2a09      	cmp	r2, #9
 8006288:	d903      	bls.n	8006292 <_svfiprintf_r+0x1a6>
 800628a:	2b00      	cmp	r3, #0
 800628c:	d0c6      	beq.n	800621c <_svfiprintf_r+0x130>
 800628e:	9105      	str	r1, [sp, #20]
 8006290:	e7c4      	b.n	800621c <_svfiprintf_r+0x130>
 8006292:	fb0c 2101 	mla	r1, ip, r1, r2
 8006296:	4604      	mov	r4, r0
 8006298:	2301      	movs	r3, #1
 800629a:	e7f0      	b.n	800627e <_svfiprintf_r+0x192>
 800629c:	ab03      	add	r3, sp, #12
 800629e:	9300      	str	r3, [sp, #0]
 80062a0:	462a      	mov	r2, r5
 80062a2:	4b0e      	ldr	r3, [pc, #56]	@ (80062dc <_svfiprintf_r+0x1f0>)
 80062a4:	a904      	add	r1, sp, #16
 80062a6:	4638      	mov	r0, r7
 80062a8:	f3af 8000 	nop.w
 80062ac:	1c42      	adds	r2, r0, #1
 80062ae:	4606      	mov	r6, r0
 80062b0:	d1d6      	bne.n	8006260 <_svfiprintf_r+0x174>
 80062b2:	89ab      	ldrh	r3, [r5, #12]
 80062b4:	065b      	lsls	r3, r3, #25
 80062b6:	f53f af2d 	bmi.w	8006114 <_svfiprintf_r+0x28>
 80062ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80062bc:	e72c      	b.n	8006118 <_svfiprintf_r+0x2c>
 80062be:	ab03      	add	r3, sp, #12
 80062c0:	9300      	str	r3, [sp, #0]
 80062c2:	462a      	mov	r2, r5
 80062c4:	4b05      	ldr	r3, [pc, #20]	@ (80062dc <_svfiprintf_r+0x1f0>)
 80062c6:	a904      	add	r1, sp, #16
 80062c8:	4638      	mov	r0, r7
 80062ca:	f000 f879 	bl	80063c0 <_printf_i>
 80062ce:	e7ed      	b.n	80062ac <_svfiprintf_r+0x1c0>
 80062d0:	0800725c 	.word	0x0800725c
 80062d4:	08007266 	.word	0x08007266
 80062d8:	00000000 	.word	0x00000000
 80062dc:	08006035 	.word	0x08006035
 80062e0:	08007262 	.word	0x08007262

080062e4 <_printf_common>:
 80062e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062e8:	4616      	mov	r6, r2
 80062ea:	4698      	mov	r8, r3
 80062ec:	688a      	ldr	r2, [r1, #8]
 80062ee:	690b      	ldr	r3, [r1, #16]
 80062f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062f4:	4293      	cmp	r3, r2
 80062f6:	bfb8      	it	lt
 80062f8:	4613      	movlt	r3, r2
 80062fa:	6033      	str	r3, [r6, #0]
 80062fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006300:	4607      	mov	r7, r0
 8006302:	460c      	mov	r4, r1
 8006304:	b10a      	cbz	r2, 800630a <_printf_common+0x26>
 8006306:	3301      	adds	r3, #1
 8006308:	6033      	str	r3, [r6, #0]
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	0699      	lsls	r1, r3, #26
 800630e:	bf42      	ittt	mi
 8006310:	6833      	ldrmi	r3, [r6, #0]
 8006312:	3302      	addmi	r3, #2
 8006314:	6033      	strmi	r3, [r6, #0]
 8006316:	6825      	ldr	r5, [r4, #0]
 8006318:	f015 0506 	ands.w	r5, r5, #6
 800631c:	d106      	bne.n	800632c <_printf_common+0x48>
 800631e:	f104 0a19 	add.w	sl, r4, #25
 8006322:	68e3      	ldr	r3, [r4, #12]
 8006324:	6832      	ldr	r2, [r6, #0]
 8006326:	1a9b      	subs	r3, r3, r2
 8006328:	42ab      	cmp	r3, r5
 800632a:	dc26      	bgt.n	800637a <_printf_common+0x96>
 800632c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006330:	6822      	ldr	r2, [r4, #0]
 8006332:	3b00      	subs	r3, #0
 8006334:	bf18      	it	ne
 8006336:	2301      	movne	r3, #1
 8006338:	0692      	lsls	r2, r2, #26
 800633a:	d42b      	bmi.n	8006394 <_printf_common+0xb0>
 800633c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006340:	4641      	mov	r1, r8
 8006342:	4638      	mov	r0, r7
 8006344:	47c8      	blx	r9
 8006346:	3001      	adds	r0, #1
 8006348:	d01e      	beq.n	8006388 <_printf_common+0xa4>
 800634a:	6823      	ldr	r3, [r4, #0]
 800634c:	6922      	ldr	r2, [r4, #16]
 800634e:	f003 0306 	and.w	r3, r3, #6
 8006352:	2b04      	cmp	r3, #4
 8006354:	bf02      	ittt	eq
 8006356:	68e5      	ldreq	r5, [r4, #12]
 8006358:	6833      	ldreq	r3, [r6, #0]
 800635a:	1aed      	subeq	r5, r5, r3
 800635c:	68a3      	ldr	r3, [r4, #8]
 800635e:	bf0c      	ite	eq
 8006360:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006364:	2500      	movne	r5, #0
 8006366:	4293      	cmp	r3, r2
 8006368:	bfc4      	itt	gt
 800636a:	1a9b      	subgt	r3, r3, r2
 800636c:	18ed      	addgt	r5, r5, r3
 800636e:	2600      	movs	r6, #0
 8006370:	341a      	adds	r4, #26
 8006372:	42b5      	cmp	r5, r6
 8006374:	d11a      	bne.n	80063ac <_printf_common+0xc8>
 8006376:	2000      	movs	r0, #0
 8006378:	e008      	b.n	800638c <_printf_common+0xa8>
 800637a:	2301      	movs	r3, #1
 800637c:	4652      	mov	r2, sl
 800637e:	4641      	mov	r1, r8
 8006380:	4638      	mov	r0, r7
 8006382:	47c8      	blx	r9
 8006384:	3001      	adds	r0, #1
 8006386:	d103      	bne.n	8006390 <_printf_common+0xac>
 8006388:	f04f 30ff 	mov.w	r0, #4294967295
 800638c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006390:	3501      	adds	r5, #1
 8006392:	e7c6      	b.n	8006322 <_printf_common+0x3e>
 8006394:	18e1      	adds	r1, r4, r3
 8006396:	1c5a      	adds	r2, r3, #1
 8006398:	2030      	movs	r0, #48	@ 0x30
 800639a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800639e:	4422      	add	r2, r4
 80063a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80063a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80063a8:	3302      	adds	r3, #2
 80063aa:	e7c7      	b.n	800633c <_printf_common+0x58>
 80063ac:	2301      	movs	r3, #1
 80063ae:	4622      	mov	r2, r4
 80063b0:	4641      	mov	r1, r8
 80063b2:	4638      	mov	r0, r7
 80063b4:	47c8      	blx	r9
 80063b6:	3001      	adds	r0, #1
 80063b8:	d0e6      	beq.n	8006388 <_printf_common+0xa4>
 80063ba:	3601      	adds	r6, #1
 80063bc:	e7d9      	b.n	8006372 <_printf_common+0x8e>
	...

080063c0 <_printf_i>:
 80063c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063c4:	7e0f      	ldrb	r7, [r1, #24]
 80063c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80063c8:	2f78      	cmp	r7, #120	@ 0x78
 80063ca:	4691      	mov	r9, r2
 80063cc:	4680      	mov	r8, r0
 80063ce:	460c      	mov	r4, r1
 80063d0:	469a      	mov	sl, r3
 80063d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80063d6:	d807      	bhi.n	80063e8 <_printf_i+0x28>
 80063d8:	2f62      	cmp	r7, #98	@ 0x62
 80063da:	d80a      	bhi.n	80063f2 <_printf_i+0x32>
 80063dc:	2f00      	cmp	r7, #0
 80063de:	f000 80d1 	beq.w	8006584 <_printf_i+0x1c4>
 80063e2:	2f58      	cmp	r7, #88	@ 0x58
 80063e4:	f000 80b8 	beq.w	8006558 <_printf_i+0x198>
 80063e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80063f0:	e03a      	b.n	8006468 <_printf_i+0xa8>
 80063f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80063f6:	2b15      	cmp	r3, #21
 80063f8:	d8f6      	bhi.n	80063e8 <_printf_i+0x28>
 80063fa:	a101      	add	r1, pc, #4	@ (adr r1, 8006400 <_printf_i+0x40>)
 80063fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006400:	08006459 	.word	0x08006459
 8006404:	0800646d 	.word	0x0800646d
 8006408:	080063e9 	.word	0x080063e9
 800640c:	080063e9 	.word	0x080063e9
 8006410:	080063e9 	.word	0x080063e9
 8006414:	080063e9 	.word	0x080063e9
 8006418:	0800646d 	.word	0x0800646d
 800641c:	080063e9 	.word	0x080063e9
 8006420:	080063e9 	.word	0x080063e9
 8006424:	080063e9 	.word	0x080063e9
 8006428:	080063e9 	.word	0x080063e9
 800642c:	0800656b 	.word	0x0800656b
 8006430:	08006497 	.word	0x08006497
 8006434:	08006525 	.word	0x08006525
 8006438:	080063e9 	.word	0x080063e9
 800643c:	080063e9 	.word	0x080063e9
 8006440:	0800658d 	.word	0x0800658d
 8006444:	080063e9 	.word	0x080063e9
 8006448:	08006497 	.word	0x08006497
 800644c:	080063e9 	.word	0x080063e9
 8006450:	080063e9 	.word	0x080063e9
 8006454:	0800652d 	.word	0x0800652d
 8006458:	6833      	ldr	r3, [r6, #0]
 800645a:	1d1a      	adds	r2, r3, #4
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	6032      	str	r2, [r6, #0]
 8006460:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006464:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006468:	2301      	movs	r3, #1
 800646a:	e09c      	b.n	80065a6 <_printf_i+0x1e6>
 800646c:	6833      	ldr	r3, [r6, #0]
 800646e:	6820      	ldr	r0, [r4, #0]
 8006470:	1d19      	adds	r1, r3, #4
 8006472:	6031      	str	r1, [r6, #0]
 8006474:	0606      	lsls	r6, r0, #24
 8006476:	d501      	bpl.n	800647c <_printf_i+0xbc>
 8006478:	681d      	ldr	r5, [r3, #0]
 800647a:	e003      	b.n	8006484 <_printf_i+0xc4>
 800647c:	0645      	lsls	r5, r0, #25
 800647e:	d5fb      	bpl.n	8006478 <_printf_i+0xb8>
 8006480:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006484:	2d00      	cmp	r5, #0
 8006486:	da03      	bge.n	8006490 <_printf_i+0xd0>
 8006488:	232d      	movs	r3, #45	@ 0x2d
 800648a:	426d      	negs	r5, r5
 800648c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006490:	4858      	ldr	r0, [pc, #352]	@ (80065f4 <_printf_i+0x234>)
 8006492:	230a      	movs	r3, #10
 8006494:	e011      	b.n	80064ba <_printf_i+0xfa>
 8006496:	6821      	ldr	r1, [r4, #0]
 8006498:	6833      	ldr	r3, [r6, #0]
 800649a:	0608      	lsls	r0, r1, #24
 800649c:	f853 5b04 	ldr.w	r5, [r3], #4
 80064a0:	d402      	bmi.n	80064a8 <_printf_i+0xe8>
 80064a2:	0649      	lsls	r1, r1, #25
 80064a4:	bf48      	it	mi
 80064a6:	b2ad      	uxthmi	r5, r5
 80064a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80064aa:	4852      	ldr	r0, [pc, #328]	@ (80065f4 <_printf_i+0x234>)
 80064ac:	6033      	str	r3, [r6, #0]
 80064ae:	bf14      	ite	ne
 80064b0:	230a      	movne	r3, #10
 80064b2:	2308      	moveq	r3, #8
 80064b4:	2100      	movs	r1, #0
 80064b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80064ba:	6866      	ldr	r6, [r4, #4]
 80064bc:	60a6      	str	r6, [r4, #8]
 80064be:	2e00      	cmp	r6, #0
 80064c0:	db05      	blt.n	80064ce <_printf_i+0x10e>
 80064c2:	6821      	ldr	r1, [r4, #0]
 80064c4:	432e      	orrs	r6, r5
 80064c6:	f021 0104 	bic.w	r1, r1, #4
 80064ca:	6021      	str	r1, [r4, #0]
 80064cc:	d04b      	beq.n	8006566 <_printf_i+0x1a6>
 80064ce:	4616      	mov	r6, r2
 80064d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80064d4:	fb03 5711 	mls	r7, r3, r1, r5
 80064d8:	5dc7      	ldrb	r7, [r0, r7]
 80064da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80064de:	462f      	mov	r7, r5
 80064e0:	42bb      	cmp	r3, r7
 80064e2:	460d      	mov	r5, r1
 80064e4:	d9f4      	bls.n	80064d0 <_printf_i+0x110>
 80064e6:	2b08      	cmp	r3, #8
 80064e8:	d10b      	bne.n	8006502 <_printf_i+0x142>
 80064ea:	6823      	ldr	r3, [r4, #0]
 80064ec:	07df      	lsls	r7, r3, #31
 80064ee:	d508      	bpl.n	8006502 <_printf_i+0x142>
 80064f0:	6923      	ldr	r3, [r4, #16]
 80064f2:	6861      	ldr	r1, [r4, #4]
 80064f4:	4299      	cmp	r1, r3
 80064f6:	bfde      	ittt	le
 80064f8:	2330      	movle	r3, #48	@ 0x30
 80064fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006502:	1b92      	subs	r2, r2, r6
 8006504:	6122      	str	r2, [r4, #16]
 8006506:	f8cd a000 	str.w	sl, [sp]
 800650a:	464b      	mov	r3, r9
 800650c:	aa03      	add	r2, sp, #12
 800650e:	4621      	mov	r1, r4
 8006510:	4640      	mov	r0, r8
 8006512:	f7ff fee7 	bl	80062e4 <_printf_common>
 8006516:	3001      	adds	r0, #1
 8006518:	d14a      	bne.n	80065b0 <_printf_i+0x1f0>
 800651a:	f04f 30ff 	mov.w	r0, #4294967295
 800651e:	b004      	add	sp, #16
 8006520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006524:	6823      	ldr	r3, [r4, #0]
 8006526:	f043 0320 	orr.w	r3, r3, #32
 800652a:	6023      	str	r3, [r4, #0]
 800652c:	4832      	ldr	r0, [pc, #200]	@ (80065f8 <_printf_i+0x238>)
 800652e:	2778      	movs	r7, #120	@ 0x78
 8006530:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006534:	6823      	ldr	r3, [r4, #0]
 8006536:	6831      	ldr	r1, [r6, #0]
 8006538:	061f      	lsls	r7, r3, #24
 800653a:	f851 5b04 	ldr.w	r5, [r1], #4
 800653e:	d402      	bmi.n	8006546 <_printf_i+0x186>
 8006540:	065f      	lsls	r7, r3, #25
 8006542:	bf48      	it	mi
 8006544:	b2ad      	uxthmi	r5, r5
 8006546:	6031      	str	r1, [r6, #0]
 8006548:	07d9      	lsls	r1, r3, #31
 800654a:	bf44      	itt	mi
 800654c:	f043 0320 	orrmi.w	r3, r3, #32
 8006550:	6023      	strmi	r3, [r4, #0]
 8006552:	b11d      	cbz	r5, 800655c <_printf_i+0x19c>
 8006554:	2310      	movs	r3, #16
 8006556:	e7ad      	b.n	80064b4 <_printf_i+0xf4>
 8006558:	4826      	ldr	r0, [pc, #152]	@ (80065f4 <_printf_i+0x234>)
 800655a:	e7e9      	b.n	8006530 <_printf_i+0x170>
 800655c:	6823      	ldr	r3, [r4, #0]
 800655e:	f023 0320 	bic.w	r3, r3, #32
 8006562:	6023      	str	r3, [r4, #0]
 8006564:	e7f6      	b.n	8006554 <_printf_i+0x194>
 8006566:	4616      	mov	r6, r2
 8006568:	e7bd      	b.n	80064e6 <_printf_i+0x126>
 800656a:	6833      	ldr	r3, [r6, #0]
 800656c:	6825      	ldr	r5, [r4, #0]
 800656e:	6961      	ldr	r1, [r4, #20]
 8006570:	1d18      	adds	r0, r3, #4
 8006572:	6030      	str	r0, [r6, #0]
 8006574:	062e      	lsls	r6, r5, #24
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	d501      	bpl.n	800657e <_printf_i+0x1be>
 800657a:	6019      	str	r1, [r3, #0]
 800657c:	e002      	b.n	8006584 <_printf_i+0x1c4>
 800657e:	0668      	lsls	r0, r5, #25
 8006580:	d5fb      	bpl.n	800657a <_printf_i+0x1ba>
 8006582:	8019      	strh	r1, [r3, #0]
 8006584:	2300      	movs	r3, #0
 8006586:	6123      	str	r3, [r4, #16]
 8006588:	4616      	mov	r6, r2
 800658a:	e7bc      	b.n	8006506 <_printf_i+0x146>
 800658c:	6833      	ldr	r3, [r6, #0]
 800658e:	1d1a      	adds	r2, r3, #4
 8006590:	6032      	str	r2, [r6, #0]
 8006592:	681e      	ldr	r6, [r3, #0]
 8006594:	6862      	ldr	r2, [r4, #4]
 8006596:	2100      	movs	r1, #0
 8006598:	4630      	mov	r0, r6
 800659a:	f7f9 fe19 	bl	80001d0 <memchr>
 800659e:	b108      	cbz	r0, 80065a4 <_printf_i+0x1e4>
 80065a0:	1b80      	subs	r0, r0, r6
 80065a2:	6060      	str	r0, [r4, #4]
 80065a4:	6863      	ldr	r3, [r4, #4]
 80065a6:	6123      	str	r3, [r4, #16]
 80065a8:	2300      	movs	r3, #0
 80065aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065ae:	e7aa      	b.n	8006506 <_printf_i+0x146>
 80065b0:	6923      	ldr	r3, [r4, #16]
 80065b2:	4632      	mov	r2, r6
 80065b4:	4649      	mov	r1, r9
 80065b6:	4640      	mov	r0, r8
 80065b8:	47d0      	blx	sl
 80065ba:	3001      	adds	r0, #1
 80065bc:	d0ad      	beq.n	800651a <_printf_i+0x15a>
 80065be:	6823      	ldr	r3, [r4, #0]
 80065c0:	079b      	lsls	r3, r3, #30
 80065c2:	d413      	bmi.n	80065ec <_printf_i+0x22c>
 80065c4:	68e0      	ldr	r0, [r4, #12]
 80065c6:	9b03      	ldr	r3, [sp, #12]
 80065c8:	4298      	cmp	r0, r3
 80065ca:	bfb8      	it	lt
 80065cc:	4618      	movlt	r0, r3
 80065ce:	e7a6      	b.n	800651e <_printf_i+0x15e>
 80065d0:	2301      	movs	r3, #1
 80065d2:	4632      	mov	r2, r6
 80065d4:	4649      	mov	r1, r9
 80065d6:	4640      	mov	r0, r8
 80065d8:	47d0      	blx	sl
 80065da:	3001      	adds	r0, #1
 80065dc:	d09d      	beq.n	800651a <_printf_i+0x15a>
 80065de:	3501      	adds	r5, #1
 80065e0:	68e3      	ldr	r3, [r4, #12]
 80065e2:	9903      	ldr	r1, [sp, #12]
 80065e4:	1a5b      	subs	r3, r3, r1
 80065e6:	42ab      	cmp	r3, r5
 80065e8:	dcf2      	bgt.n	80065d0 <_printf_i+0x210>
 80065ea:	e7eb      	b.n	80065c4 <_printf_i+0x204>
 80065ec:	2500      	movs	r5, #0
 80065ee:	f104 0619 	add.w	r6, r4, #25
 80065f2:	e7f5      	b.n	80065e0 <_printf_i+0x220>
 80065f4:	0800726d 	.word	0x0800726d
 80065f8:	0800727e 	.word	0x0800727e

080065fc <memmove>:
 80065fc:	4288      	cmp	r0, r1
 80065fe:	b510      	push	{r4, lr}
 8006600:	eb01 0402 	add.w	r4, r1, r2
 8006604:	d902      	bls.n	800660c <memmove+0x10>
 8006606:	4284      	cmp	r4, r0
 8006608:	4623      	mov	r3, r4
 800660a:	d807      	bhi.n	800661c <memmove+0x20>
 800660c:	1e43      	subs	r3, r0, #1
 800660e:	42a1      	cmp	r1, r4
 8006610:	d008      	beq.n	8006624 <memmove+0x28>
 8006612:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006616:	f803 2f01 	strb.w	r2, [r3, #1]!
 800661a:	e7f8      	b.n	800660e <memmove+0x12>
 800661c:	4402      	add	r2, r0
 800661e:	4601      	mov	r1, r0
 8006620:	428a      	cmp	r2, r1
 8006622:	d100      	bne.n	8006626 <memmove+0x2a>
 8006624:	bd10      	pop	{r4, pc}
 8006626:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800662a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800662e:	e7f7      	b.n	8006620 <memmove+0x24>

08006630 <_sbrk_r>:
 8006630:	b538      	push	{r3, r4, r5, lr}
 8006632:	4d06      	ldr	r5, [pc, #24]	@ (800664c <_sbrk_r+0x1c>)
 8006634:	2300      	movs	r3, #0
 8006636:	4604      	mov	r4, r0
 8006638:	4608      	mov	r0, r1
 800663a:	602b      	str	r3, [r5, #0]
 800663c:	f7fb ff90 	bl	8002560 <_sbrk>
 8006640:	1c43      	adds	r3, r0, #1
 8006642:	d102      	bne.n	800664a <_sbrk_r+0x1a>
 8006644:	682b      	ldr	r3, [r5, #0]
 8006646:	b103      	cbz	r3, 800664a <_sbrk_r+0x1a>
 8006648:	6023      	str	r3, [r4, #0]
 800664a:	bd38      	pop	{r3, r4, r5, pc}
 800664c:	20000908 	.word	0x20000908

08006650 <memcpy>:
 8006650:	440a      	add	r2, r1
 8006652:	4291      	cmp	r1, r2
 8006654:	f100 33ff 	add.w	r3, r0, #4294967295
 8006658:	d100      	bne.n	800665c <memcpy+0xc>
 800665a:	4770      	bx	lr
 800665c:	b510      	push	{r4, lr}
 800665e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006662:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006666:	4291      	cmp	r1, r2
 8006668:	d1f9      	bne.n	800665e <memcpy+0xe>
 800666a:	bd10      	pop	{r4, pc}

0800666c <_realloc_r>:
 800666c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006670:	4607      	mov	r7, r0
 8006672:	4614      	mov	r4, r2
 8006674:	460d      	mov	r5, r1
 8006676:	b921      	cbnz	r1, 8006682 <_realloc_r+0x16>
 8006678:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800667c:	4611      	mov	r1, r2
 800667e:	f7ff bc4d 	b.w	8005f1c <_malloc_r>
 8006682:	b92a      	cbnz	r2, 8006690 <_realloc_r+0x24>
 8006684:	f7ff fbde 	bl	8005e44 <_free_r>
 8006688:	4625      	mov	r5, r4
 800668a:	4628      	mov	r0, r5
 800668c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006690:	f000 f81a 	bl	80066c8 <_malloc_usable_size_r>
 8006694:	4284      	cmp	r4, r0
 8006696:	4606      	mov	r6, r0
 8006698:	d802      	bhi.n	80066a0 <_realloc_r+0x34>
 800669a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800669e:	d8f4      	bhi.n	800668a <_realloc_r+0x1e>
 80066a0:	4621      	mov	r1, r4
 80066a2:	4638      	mov	r0, r7
 80066a4:	f7ff fc3a 	bl	8005f1c <_malloc_r>
 80066a8:	4680      	mov	r8, r0
 80066aa:	b908      	cbnz	r0, 80066b0 <_realloc_r+0x44>
 80066ac:	4645      	mov	r5, r8
 80066ae:	e7ec      	b.n	800668a <_realloc_r+0x1e>
 80066b0:	42b4      	cmp	r4, r6
 80066b2:	4622      	mov	r2, r4
 80066b4:	4629      	mov	r1, r5
 80066b6:	bf28      	it	cs
 80066b8:	4632      	movcs	r2, r6
 80066ba:	f7ff ffc9 	bl	8006650 <memcpy>
 80066be:	4629      	mov	r1, r5
 80066c0:	4638      	mov	r0, r7
 80066c2:	f7ff fbbf 	bl	8005e44 <_free_r>
 80066c6:	e7f1      	b.n	80066ac <_realloc_r+0x40>

080066c8 <_malloc_usable_size_r>:
 80066c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066cc:	1f18      	subs	r0, r3, #4
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	bfbc      	itt	lt
 80066d2:	580b      	ldrlt	r3, [r1, r0]
 80066d4:	18c0      	addlt	r0, r0, r3
 80066d6:	4770      	bx	lr

080066d8 <_init>:
 80066d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066da:	bf00      	nop
 80066dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066de:	bc08      	pop	{r3}
 80066e0:	469e      	mov	lr, r3
 80066e2:	4770      	bx	lr

080066e4 <_fini>:
 80066e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066e6:	bf00      	nop
 80066e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ea:	bc08      	pop	{r3}
 80066ec:	469e      	mov	lr, r3
 80066ee:	4770      	bx	lr
