// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "04/27/2022 22:33:38"

// 
// Device: Altera EPM570T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module planta (
	Z_flag,
	entrada,
	clk,
	reset,
	ena_Z_flag,
	reg_PC,
	reg_R0,
	reg_R1,
	saida,
	state);
output 	Z_flag;
input 	[7:0] entrada;
input 	clk;
input 	reset;
output 	ena_Z_flag;
output 	[7:0] reg_PC;
output 	[7:0] reg_R0;
output 	[7:0] reg_R1;
output 	[7:0] saida;
output 	[2:0] state;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|op_4~35 ;
wire \clk~combout ;
wire \reset~combout ;
wire \inst5|reset_~regout ;
wire \inst5|decod~regout ;
wire \inst5|fetch~regout ;
wire \inst5|inc_PC~regout ;
wire \inst5|jmp~regout ;
wire \inst5|SA[2]~12 ;
wire \inst4|data[11]~17_combout ;
wire \inst5|SB[0]~4_combout ;
wire \inst4|data[11]~18_combout ;
wire \inst4|data[11]~15_combout ;
wire \inst5|SA[2]~13_combout ;
wire \DecodA|s0~1_combout ;
wire \inst5|SB[2]~3_combout ;
wire \inst5|Target[0]~6_combout ;
wire \inst5|Target[0]~7_combout ;
wire \DecodTarget|s0~1_combout ;
wire \busA[5]~12 ;
wire \DecodTarget|s0~2_combout ;
wire \inst4|data[11]~11_combout ;
wire \inst4|data[11]~16_combout ;
wire \busB[7]~0_combout ;
wire \DecodTarget|s0~3_combout ;
wire \busA[5]~13 ;
wire \busA[5]~14_combout ;
wire \busB[7]~2_combout ;
wire \busB[4]~12 ;
wire \busB[4]~13_combout ;
wire \inst|z[4]~80_combout ;
wire \busB[3]~8 ;
wire \busB[3]~9_combout ;
wire \inst|z[3]~74_combout ;
wire \DecodA|s0~3_combout ;
wire \busB[0]~4 ;
wire \busB[0]~5_combout ;
wire \inst|op_2~5_combout ;
wire \inst|op_1~5_combout ;
wire \inst|z[0]~67_combout ;
wire \DecodTarget|s0~5_combout ;
wire \inst4|addr_ffs[0]~COMBOUT ;
wire \busA[0]~3 ;
wire \busA[0]~4 ;
wire \busA[0]~5_combout ;
wire \inst|op_4~37_cout0 ;
wire \inst|op_4~37COUT1_41 ;
wire \inst|op_4~25_combout ;
wire \busB[1]~14 ;
wire \busB[1]~15_combout ;
wire \inst|op_2~7 ;
wire \inst|op_2~7COUT1_41 ;
wire \inst|op_2~30_combout ;
wire \inst|op_1~7 ;
wire \inst|op_1~7COUT1_41 ;
wire \inst|op_1~30_combout ;
wire \inst|op_3~25_combout ;
wire \inst|z[1]~81_combout ;
wire \inst|z[1]~82_combout ;
wire \inst4|addr_ffs[1]~COMBOUT ;
wire \busA[1]~18 ;
wire \busA[1]~19 ;
wire \busA[1]~20_combout ;
wire \inst|op_4~27 ;
wire \inst|op_4~27COUT1_42 ;
wire \inst|op_4~32 ;
wire \inst|op_4~32COUT1_43 ;
wire \inst|op_4~10_combout ;
wire \inst|op_4~30_combout ;
wire \inst|op_3~27 ;
wire \inst|op_3~27COUT1_36 ;
wire \inst|op_3~30_combout ;
wire \inst|op_2~32 ;
wire \inst|op_2~32COUT1_42 ;
wire \inst|op_2~35_combout ;
wire \inst|op_1~32 ;
wire \inst|op_1~32COUT1_42 ;
wire \inst|op_1~35_combout ;
wire \inst|z[2]~84_combout ;
wire \inst|z[2]~85_combout ;
wire \inst4|addr_ffs[2]~COMBOUT ;
wire \busB[2]~16 ;
wire \busB[2]~17_combout ;
wire \inst|op_2~37 ;
wire \inst|op_2~37COUT1_43 ;
wire \inst|op_2~15_combout ;
wire \inst|op_1~37 ;
wire \inst|op_1~37COUT1_43 ;
wire \inst|op_1~15_combout ;
wire \inst|op_3~32 ;
wire \inst|op_3~32COUT1_37 ;
wire \inst|op_3~10_combout ;
wire \inst|z[3]~72_combout ;
wire \inst|z[3]~73_combout ;
wire \inst4|addr_ffs[3]~COMBOUT ;
wire \busA[3]~9 ;
wire \busA[3]~10 ;
wire \busA[3]~11_combout ;
wire \inst|op_4~12 ;
wire \inst|op_4~12COUT1_44 ;
wire \inst|op_4~20_combout ;
wire \inst|op_3~12 ;
wire \inst|op_3~12COUT1_38 ;
wire \inst|op_3~20_combout ;
wire \inst|op_1~17 ;
wire \inst|op_1~17COUT1_44 ;
wire \inst|op_1~25_combout ;
wire \inst|op_2~17 ;
wire \inst|op_2~17COUT1_44 ;
wire \inst|op_2~25_combout ;
wire \inst|z[4]~78_combout ;
wire \inst|z[4]~79_combout ;
wire \inst4|addr_ffs[4]~COMBOUT ;
wire \busA[4]~15 ;
wire \busA[4]~16 ;
wire \busA[4]~17_combout ;
wire \inst|op_4~22 ;
wire \inst|op_4~15_combout ;
wire \inst|op_2~27 ;
wire \inst|op_2~20_combout ;
wire \inst|op_3~22 ;
wire \inst|op_3~15_combout ;
wire \inst|op_1~27 ;
wire \inst|op_1~20_combout ;
wire \inst|z[5]~75_combout ;
wire \inst|z[5]~76_combout ;
wire \inst4|addr_ffs[5]~COMBOUT ;
wire \busB[5]~10 ;
wire \busB[5]~11_combout ;
wire \inst|z[5]~77_combout ;
wire \busA[7]~1 ;
wire \busA[7]~0 ;
wire \busA[7]~2_combout ;
wire \busB[6]~6 ;
wire \busB[6]~7_combout ;
wire \inst|z[6]~71_combout ;
wire \inst|op_4~17 ;
wire \inst|op_4~17COUT1_45 ;
wire \inst|op_4~5_combout ;
wire \inst|op_3~17 ;
wire \inst|op_3~17COUT1_39 ;
wire \inst|op_3~5_combout ;
wire \inst|op_2~22 ;
wire \inst|op_2~22COUT1_45 ;
wire \inst|op_2~10_combout ;
wire \inst|op_1~22 ;
wire \inst|op_1~22COUT1_45 ;
wire \inst|op_1~10_combout ;
wire \inst|z[6]~69_combout ;
wire \inst|z[6]~70_combout ;
wire \inst4|addr_ffs[6]~COMBOUT ;
wire \busA[6]~6 ;
wire \busA[6]~7 ;
wire \busA[6]~8_combout ;
wire \inst|op_3~7 ;
wire \inst|op_3~7COUT1_40 ;
wire \inst|op_3~0_combout ;
wire \inst|op_4~7 ;
wire \inst|op_4~7COUT1_46 ;
wire \inst|op_4~0_combout ;
wire \inst|op_2~12 ;
wire \inst|op_2~12COUT1_46 ;
wire \inst|op_2~0_combout ;
wire \inst|op_1~12 ;
wire \inst|op_1~12COUT1_46 ;
wire \inst|op_1~0_combout ;
wire \inst|z[7]~64_combout ;
wire \inst|z[7]~65_combout ;
wire \inst4|addr_ffs[7]~COMBOUT ;
wire \busB[7]~1 ;
wire \busB[7]~3_combout ;
wire \inst|z[7]~66_combout ;
wire \inst4|data[10]~9_combout ;
wire \inst4|data[10]~10_combout ;
wire \inst4|data[11]~13_combout ;
wire \inst5|mov~regout ;
wire \inst5|state[2]~1_combout ;
wire \inst5|SA[1]~14_combout ;
wire \DecodA|s0~2_combout ;
wire \busA[2]~22 ;
wire \busA[2]~21 ;
wire \busA[2]~23_combout ;
wire \inst|z[2]~86_combout ;
wire \inst4|data[9]~14_combout ;
wire \inst5|Operation[1]~3_combout ;
wire \inst|z[1]~83_combout ;
wire \inst|z[0]~68_combout ;
wire \inst4|data[10]~12_combout ;
wire \inst5|arit~regout ;
wire \inst5|SA[0]~15_combout ;
wire \inst5|SA[0]~16_combout ;
wire \DecodTarget|s0~4_combout ;
wire \inst5|state[1]~0 ;
wire [2:0] \inst5|Operation ;
wire [7:0] inst3;
wire [2:0] \inst5|state ;
wire [7:0] \inst4|addr_ffs ;
wire [7:0] \R1|FFs ;
wire [11:0] \inst4|data ;
wire [2:0] \inst5|SB ;
wire [7:0] \entrada~combout ;
wire [7:0] \PC|FFs ;
wire [7:0] \R0|FFs ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \entrada[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\entrada~combout [7]),
	.padio(entrada[7]));
// synopsys translate_off
defparam \entrada[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reset~combout ),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \inst5|reset_ (
// Equation(s):
// \inst5|reset_~regout  = DFFEAS(VCC, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|reset_~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|reset_ .lut_mask = "ffff";
defparam \inst5|reset_ .operation_mode = "normal";
defparam \inst5|reset_ .output_mode = "reg_only";
defparam \inst5|reset_ .register_cascade_mode = "off";
defparam \inst5|reset_ .sum_lutc_input = "datac";
defparam \inst5|reset_ .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \inst5|decod (
// Equation(s):
// \inst5|state[1]~0  = ((!\inst5|inc_PC~regout  & (!E1_decod)))
// \inst5|decod~regout  = DFFEAS(\inst5|state[1]~0 , GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , \inst5|inc_PC~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|inc_PC~regout ),
	.datac(\inst5|inc_PC~regout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|state[1]~0 ),
	.regout(\inst5|decod~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|decod .lut_mask = "0303";
defparam \inst5|decod .operation_mode = "normal";
defparam \inst5|decod .output_mode = "reg_and_comb";
defparam \inst5|decod .register_cascade_mode = "off";
defparam \inst5|decod .sum_lutc_input = "qfbk";
defparam \inst5|decod .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \inst5|fetch (
// Equation(s):
// \inst5|fetch~regout  = DFFEAS((!\inst5|inc_PC~regout  & (((!\inst5|decod~regout  & !\inst5|fetch~regout )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst5|inc_PC~regout ),
	.datab(vcc),
	.datac(\inst5|decod~regout ),
	.datad(\inst5|fetch~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|fetch~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|fetch .lut_mask = "0005";
defparam \inst5|fetch .operation_mode = "normal";
defparam \inst5|fetch .output_mode = "reg_only";
defparam \inst5|fetch .register_cascade_mode = "off";
defparam \inst5|fetch .sum_lutc_input = "datac";
defparam \inst5|fetch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \inst5|inc_PC (
// Equation(s):
// \inst5|SA[2]~12  = ((\inst5|reset_~regout  & (!E1_inc_PC & !\inst5|decod~regout )))
// \inst5|inc_PC~regout  = DFFEAS(\inst5|SA[2]~12 , GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , \inst5|fetch~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|reset_~regout ),
	.datac(\inst5|fetch~regout ),
	.datad(\inst5|decod~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|SA[2]~12 ),
	.regout(\inst5|inc_PC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inc_PC .lut_mask = "000c";
defparam \inst5|inc_PC .operation_mode = "normal";
defparam \inst5|inc_PC .output_mode = "reg_and_comb";
defparam \inst5|inc_PC .register_cascade_mode = "off";
defparam \inst5|inc_PC .sum_lutc_input = "qfbk";
defparam \inst5|inc_PC .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \inst5|Operation[2] (
// Equation(s):
// \inst5|Operation [2] = (\inst5|arit~regout  & (((\inst4|data[10]~12_combout )))) # (!\inst5|arit~regout  & (\inst5|reset_~regout  & (!\inst5|inc_PC~regout )))

	.clk(gnd),
	.dataa(\inst5|reset_~regout ),
	.datab(\inst5|inc_PC~regout ),
	.datac(\inst4|data[10]~12_combout ),
	.datad(\inst5|arit~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Operation [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Operation[2] .lut_mask = "f022";
defparam \inst5|Operation[2] .operation_mode = "normal";
defparam \inst5|Operation[2] .output_mode = "comb_only";
defparam \inst5|Operation[2] .register_cascade_mode = "off";
defparam \inst5|Operation[2] .sum_lutc_input = "datac";
defparam \inst5|Operation[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \inst5|jmp (
// Equation(s):
// \inst5|jmp~regout  = DFFEAS((\inst4|data[11]~13_combout  & (\inst5|decod~regout  & (\inst4|data[9]~14_combout  & !\inst4|data [8]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst4|data[11]~13_combout ),
	.datab(\inst5|decod~regout ),
	.datac(\inst4|data[9]~14_combout ),
	.datad(\inst4|data [8]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|jmp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|jmp .lut_mask = "0080";
defparam \inst5|jmp .operation_mode = "normal";
defparam \inst5|jmp .output_mode = "reg_only";
defparam \inst5|jmp .register_cascade_mode = "off";
defparam \inst5|jmp .sum_lutc_input = "datac";
defparam \inst5|jmp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \inst4|data[11]~17 (
// Equation(s):
// \inst4|data[11]~17_combout  = (\inst4|addr_ffs [0]) # ((\inst4|addr_ffs [2] $ (!\inst4|addr_ffs [1])) # (!\inst4|data[10]~10_combout ))

	.clk(gnd),
	.dataa(\inst4|addr_ffs [0]),
	.datab(\inst4|addr_ffs [2]),
	.datac(\inst4|addr_ffs [1]),
	.datad(\inst4|data[10]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|data[11]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|data[11]~17 .lut_mask = "ebff";
defparam \inst4|data[11]~17 .operation_mode = "normal";
defparam \inst4|data[11]~17 .output_mode = "comb_only";
defparam \inst4|data[11]~17 .register_cascade_mode = "off";
defparam \inst4|data[11]~17 .sum_lutc_input = "datac";
defparam \inst4|data[11]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \inst5|SB[0]~4 (
// Equation(s):
// \inst5|SB[0]~4_combout  = (\inst5|jmp~regout ) # (((\inst5|arit~regout  & !\inst4|data[11]~17_combout )) # (!\inst5|SA[2]~12 ))

	.clk(gnd),
	.dataa(\inst5|arit~regout ),
	.datab(\inst5|jmp~regout ),
	.datac(\inst5|SA[2]~12 ),
	.datad(\inst4|data[11]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|SB[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|SB[0]~4 .lut_mask = "cfef";
defparam \inst5|SB[0]~4 .operation_mode = "normal";
defparam \inst5|SB[0]~4 .output_mode = "comb_only";
defparam \inst5|SB[0]~4 .register_cascade_mode = "off";
defparam \inst5|SB[0]~4 .sum_lutc_input = "datac";
defparam \inst5|SB[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \entrada[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\entrada~combout [5]),
	.padio(entrada[5]));
// synopsys translate_off
defparam \entrada[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \inst4|data[11]~18 (
// Equation(s):
// \inst4|data[11]~18_combout  = (!\inst4|addr_ffs [0] & (\inst4|addr_ffs [1] & (\inst4|data[10]~10_combout  & !\inst4|addr_ffs [2])))

	.clk(gnd),
	.dataa(\inst4|addr_ffs [0]),
	.datab(\inst4|addr_ffs [1]),
	.datac(\inst4|data[10]~10_combout ),
	.datad(\inst4|addr_ffs [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|data[11]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|data[11]~18 .lut_mask = "0040";
defparam \inst4|data[11]~18 .operation_mode = "normal";
defparam \inst4|data[11]~18 .output_mode = "comb_only";
defparam \inst4|data[11]~18 .register_cascade_mode = "off";
defparam \inst4|data[11]~18 .sum_lutc_input = "datac";
defparam \inst4|data[11]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \inst4|data[11]~15 (
// Equation(s):
// \inst4|data[11]~15_combout  = (!\inst4|addr_ffs [2] & (!\inst4|addr_ffs [1] & (\inst4|data[10]~10_combout  & \inst4|addr_ffs [0])))

	.clk(gnd),
	.dataa(\inst4|addr_ffs [2]),
	.datab(\inst4|addr_ffs [1]),
	.datac(\inst4|data[10]~10_combout ),
	.datad(\inst4|addr_ffs [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|data[11]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|data[11]~15 .lut_mask = "1000";
defparam \inst4|data[11]~15 .operation_mode = "normal";
defparam \inst4|data[11]~15 .output_mode = "comb_only";
defparam \inst4|data[11]~15 .register_cascade_mode = "off";
defparam \inst4|data[11]~15 .sum_lutc_input = "datac";
defparam \inst4|data[11]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \inst5|SA[2]~13 (
// Equation(s):
// \inst5|SA[2]~13_combout  = ((\inst5|fetch~regout ) # ((!\inst5|state[2]~1_combout  & \inst4|data[11]~15_combout ))) # (!\inst5|SA[2]~12 )

	.clk(gnd),
	.dataa(\inst5|SA[2]~12 ),
	.datab(\inst5|fetch~regout ),
	.datac(\inst5|state[2]~1_combout ),
	.datad(\inst4|data[11]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|SA[2]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|SA[2]~13 .lut_mask = "dfdd";
defparam \inst5|SA[2]~13 .operation_mode = "normal";
defparam \inst5|SA[2]~13 .output_mode = "comb_only";
defparam \inst5|SA[2]~13 .register_cascade_mode = "off";
defparam \inst5|SA[2]~13 .sum_lutc_input = "datac";
defparam \inst5|SA[2]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \DecodA|s0~1 (
// Equation(s):
// \DecodA|s0~1_combout  = (!\inst5|SA[1]~14_combout  & ((\inst5|SA[2]~13_combout ) # ((\inst5|arit~regout  & \inst4|data[11]~18_combout ))))

	.clk(gnd),
	.dataa(\inst5|arit~regout ),
	.datab(\inst5|SA[1]~14_combout ),
	.datac(\inst4|data[11]~18_combout ),
	.datad(\inst5|SA[2]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DecodA|s0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DecodA|s0~1 .lut_mask = "3320";
defparam \DecodA|s0~1 .operation_mode = "normal";
defparam \DecodA|s0~1 .output_mode = "comb_only";
defparam \DecodA|s0~1 .register_cascade_mode = "off";
defparam \DecodA|s0~1 .sum_lutc_input = "datac";
defparam \DecodA|s0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \inst5|SB[2]~3 (
// Equation(s):
// \inst5|SB[2]~3_combout  = (((!\inst5|mov~regout  & !\inst5|arit~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|mov~regout ),
	.datad(\inst5|arit~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|SB[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|SB[2]~3 .lut_mask = "000f";
defparam \inst5|SB[2]~3 .operation_mode = "normal";
defparam \inst5|SB[2]~3 .output_mode = "comb_only";
defparam \inst5|SB[2]~3 .register_cascade_mode = "off";
defparam \inst5|SB[2]~3 .sum_lutc_input = "datac";
defparam \inst5|SB[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \inst5|Target[0]~6 (
// Equation(s):
// \inst5|Target[0]~6_combout  = (\inst4|addr_ffs [0] & (\inst4|data[10]~10_combout  & ((!\inst4|addr_ffs [2]) # (!\inst4|addr_ffs [1]))))

	.clk(gnd),
	.dataa(\inst4|addr_ffs [0]),
	.datab(\inst4|addr_ffs [1]),
	.datac(\inst4|data[10]~10_combout ),
	.datad(\inst4|addr_ffs [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Target[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Target[0]~6 .lut_mask = "20a0";
defparam \inst5|Target[0]~6 .operation_mode = "normal";
defparam \inst5|Target[0]~6 .output_mode = "comb_only";
defparam \inst5|Target[0]~6 .register_cascade_mode = "off";
defparam \inst5|Target[0]~6 .sum_lutc_input = "datac";
defparam \inst5|Target[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \inst5|Target[0]~7 (
// Equation(s):
// \inst5|Target[0]~7_combout  = (\inst5|jmp~regout ) # (((!\inst5|SB[2]~3_combout  & \inst5|Target[0]~6_combout )) # (!\inst5|SA[2]~12 ))

	.clk(gnd),
	.dataa(\inst5|SB[2]~3_combout ),
	.datab(\inst5|jmp~regout ),
	.datac(\inst5|SA[2]~12 ),
	.datad(\inst5|Target[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Target[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Target[0]~7 .lut_mask = "dfcf";
defparam \inst5|Target[0]~7 .operation_mode = "normal";
defparam \inst5|Target[0]~7 .output_mode = "comb_only";
defparam \inst5|Target[0]~7 .register_cascade_mode = "off";
defparam \inst5|Target[0]~7 .sum_lutc_input = "datac";
defparam \inst5|Target[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \DecodTarget|s0~1 (
// Equation(s):
// \DecodTarget|s0~1_combout  = (!\inst5|fetch~regout  & (\inst5|Target[0]~7_combout  & ((\inst4|data[11]~18_combout ) # (\inst5|SB[2]~3_combout ))))

	.clk(gnd),
	.dataa(\inst4|data[11]~18_combout ),
	.datab(\inst5|fetch~regout ),
	.datac(\inst5|Target[0]~7_combout ),
	.datad(\inst5|SB[2]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DecodTarget|s0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DecodTarget|s0~1 .lut_mask = "3020";
defparam \DecodTarget|s0~1 .operation_mode = "normal";
defparam \DecodTarget|s0~1 .output_mode = "comb_only";
defparam \DecodTarget|s0~1 .register_cascade_mode = "off";
defparam \DecodTarget|s0~1 .sum_lutc_input = "datac";
defparam \DecodTarget|s0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \PC|FFs[5] (
// Equation(s):
// \busA[5]~12  = (\DecodA|s0~1_combout  & ((\inst5|SA[0]~16_combout  & ((F5_FFs[5]))) # (!\inst5|SA[0]~16_combout  & (\entrada~combout [5]))))
// \PC|FFs [5] = DFFEAS(\busA[5]~12 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~1_combout , \inst4|addr_ffs[5]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\entrada~combout [5]),
	.datab(\DecodA|s0~1_combout ),
	.datac(\inst4|addr_ffs[5]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[5]~12 ),
	.regout(\PC|FFs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC|FFs[5] .lut_mask = "c088";
defparam \PC|FFs[5] .operation_mode = "normal";
defparam \PC|FFs[5] .output_mode = "reg_and_comb";
defparam \PC|FFs[5] .register_cascade_mode = "off";
defparam \PC|FFs[5] .sum_lutc_input = "qfbk";
defparam \PC|FFs[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \DecodTarget|s0~2 (
// Equation(s):
// \DecodTarget|s0~2_combout  = (!\inst4|data[11]~18_combout  & (!\inst5|fetch~regout  & (!\inst5|Target[0]~7_combout  & !\inst5|SB[2]~3_combout )))

	.clk(gnd),
	.dataa(\inst4|data[11]~18_combout ),
	.datab(\inst5|fetch~regout ),
	.datac(\inst5|Target[0]~7_combout ),
	.datad(\inst5|SB[2]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DecodTarget|s0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DecodTarget|s0~2 .lut_mask = "0001";
defparam \DecodTarget|s0~2 .operation_mode = "normal";
defparam \DecodTarget|s0~2 .output_mode = "comb_only";
defparam \DecodTarget|s0~2 .register_cascade_mode = "off";
defparam \DecodTarget|s0~2 .sum_lutc_input = "datac";
defparam \DecodTarget|s0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \R0|FFs[5] (
// Equation(s):
// \busA[5]~13  = (\DecodA|s0~2_combout  & ((\inst5|SA[0]~16_combout  & (\R1|FFs [5])) # (!\inst5|SA[0]~16_combout  & ((F1_FFs[5])))))
// \R0|FFs [5] = DFFEAS(\busA[5]~13 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~2_combout , \inst4|addr_ffs[5]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\DecodA|s0~2_combout ),
	.datab(\R1|FFs [5]),
	.datac(\inst4|addr_ffs[5]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[5]~13 ),
	.regout(\R0|FFs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R0|FFs[5] .lut_mask = "88a0";
defparam \R0|FFs[5] .operation_mode = "normal";
defparam \R0|FFs[5] .output_mode = "reg_and_comb";
defparam \R0|FFs[5] .register_cascade_mode = "off";
defparam \R0|FFs[5] .sum_lutc_input = "qfbk";
defparam \R0|FFs[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \inst4|data[11]~11 (
// Equation(s):
// \inst4|data[11]~11_combout  = (((!\inst4|addr_ffs [0] & \inst4|addr_ffs [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|addr_ffs [0]),
	.datad(\inst4|addr_ffs [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|data[11]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|data[11]~11 .lut_mask = "0f00";
defparam \inst4|data[11]~11 .operation_mode = "normal";
defparam \inst4|data[11]~11 .output_mode = "comb_only";
defparam \inst4|data[11]~11 .register_cascade_mode = "off";
defparam \inst4|data[11]~11 .sum_lutc_input = "datac";
defparam \inst4|data[11]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \inst4|data[11]~16 (
// Equation(s):
// \inst4|data[11]~16_combout  = (\inst4|addr_ffs [2] & (((\inst4|data[10]~10_combout ))))

	.clk(gnd),
	.dataa(\inst4|addr_ffs [2]),
	.datab(vcc),
	.datac(\inst4|data[10]~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|data[11]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|data[11]~16 .lut_mask = "a0a0";
defparam \inst4|data[11]~16 .operation_mode = "normal";
defparam \inst4|data[11]~16 .output_mode = "comb_only";
defparam \inst4|data[11]~16 .register_cascade_mode = "off";
defparam \inst4|data[11]~16 .sum_lutc_input = "datac";
defparam \inst4|data[11]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \inst5|SB[1] (
// Equation(s):
// \inst5|SB [1] = (\inst5|fetch~regout ) # ((\inst5|arit~regout  & (\inst4|data[11]~11_combout  & \inst4|data[11]~16_combout )))

	.clk(gnd),
	.dataa(\inst5|arit~regout ),
	.datab(\inst5|fetch~regout ),
	.datac(\inst4|data[11]~11_combout ),
	.datad(\inst4|data[11]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|SB [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|SB[1] .lut_mask = "eccc";
defparam \inst5|SB[1] .operation_mode = "normal";
defparam \inst5|SB[1] .output_mode = "comb_only";
defparam \inst5|SB[1] .register_cascade_mode = "off";
defparam \inst5|SB[1] .sum_lutc_input = "datac";
defparam \inst5|SB[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \busB[7]~0 (
// Equation(s):
// \busB[7]~0_combout  = (!\inst5|SB [1] & ((\inst5|arit~regout  & ((!\inst4|data[11]~15_combout ))) # (!\inst5|arit~regout  & (\inst5|mov~regout ))))

	.clk(gnd),
	.dataa(\inst5|arit~regout ),
	.datab(\inst5|mov~regout ),
	.datac(\inst4|data[11]~15_combout ),
	.datad(\inst5|SB [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busB[7]~0 .lut_mask = "004e";
defparam \busB[7]~0 .operation_mode = "normal";
defparam \busB[7]~0 .output_mode = "comb_only";
defparam \busB[7]~0 .register_cascade_mode = "off";
defparam \busB[7]~0 .sum_lutc_input = "datac";
defparam \busB[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \DecodTarget|s0~3 (
// Equation(s):
// \DecodTarget|s0~3_combout  = (!\inst4|data[11]~18_combout  & (!\inst5|fetch~regout  & (\inst5|Target[0]~7_combout  & !\inst5|SB[2]~3_combout )))

	.clk(gnd),
	.dataa(\inst4|data[11]~18_combout ),
	.datab(\inst5|fetch~regout ),
	.datac(\inst5|Target[0]~7_combout ),
	.datad(\inst5|SB[2]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DecodTarget|s0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DecodTarget|s0~3 .lut_mask = "0010";
defparam \DecodTarget|s0~3 .operation_mode = "normal";
defparam \DecodTarget|s0~3 .output_mode = "comb_only";
defparam \DecodTarget|s0~3 .register_cascade_mode = "off";
defparam \DecodTarget|s0~3 .sum_lutc_input = "datac";
defparam \DecodTarget|s0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \R1|FFs[5] (
// Equation(s):
// \busB[5]~10  = (\busB[7]~0_combout  & ((\inst5|SB[0]~4_combout  & ((F2_FFs[5]))) # (!\inst5|SB[0]~4_combout  & (\R0|FFs [5]))))
// \R1|FFs [5] = DFFEAS(\busB[5]~10 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~3_combout , \inst4|addr_ffs[5]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\R0|FFs [5]),
	.datab(\busB[7]~0_combout ),
	.datac(\inst4|addr_ffs[5]~COMBOUT ),
	.datad(\inst5|SB[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[5]~10 ),
	.regout(\R1|FFs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R1|FFs[5] .lut_mask = "c088";
defparam \R1|FFs[5] .operation_mode = "normal";
defparam \R1|FFs[5] .output_mode = "reg_and_comb";
defparam \R1|FFs[5] .register_cascade_mode = "off";
defparam \R1|FFs[5] .sum_lutc_input = "qfbk";
defparam \R1|FFs[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \busA[5]~14 (
// Equation(s):
// \busA[5]~14_combout  = ((\busA[5]~12 ) # ((\busA[5]~13 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\busA[5]~12 ),
	.datac(vcc),
	.datad(\busA[5]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[5]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busA[5]~14 .lut_mask = "ffcc";
defparam \busA[5]~14 .operation_mode = "normal";
defparam \busA[5]~14 .output_mode = "comb_only";
defparam \busA[5]~14 .register_cascade_mode = "off";
defparam \busA[5]~14 .sum_lutc_input = "datac";
defparam \busA[5]~14 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \entrada[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\entrada~combout [4]),
	.padio(entrada[4]));
// synopsys translate_off
defparam \entrada[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \PC|FFs[4] (
// Equation(s):
// \busA[4]~15  = (\DecodA|s0~1_combout  & ((\inst5|SA[0]~16_combout  & ((F5_FFs[4]))) # (!\inst5|SA[0]~16_combout  & (\entrada~combout [4]))))
// \PC|FFs [4] = DFFEAS(\busA[4]~15 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~1_combout , \inst4|addr_ffs[4]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\entrada~combout [4]),
	.datab(\DecodA|s0~1_combout ),
	.datac(\inst4|addr_ffs[4]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[4]~15 ),
	.regout(\PC|FFs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC|FFs[4] .lut_mask = "c088";
defparam \PC|FFs[4] .operation_mode = "normal";
defparam \PC|FFs[4] .output_mode = "reg_and_comb";
defparam \PC|FFs[4] .register_cascade_mode = "off";
defparam \PC|FFs[4] .sum_lutc_input = "qfbk";
defparam \PC|FFs[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \busB[7]~2 (
// Equation(s):
// \busB[7]~2_combout  = (!\inst5|SB [1] & ((\inst5|arit~regout  & (\inst4|data[11]~15_combout )) # (!\inst5|arit~regout  & ((!\inst5|mov~regout )))))

	.clk(gnd),
	.dataa(\inst4|data[11]~15_combout ),
	.datab(\inst5|mov~regout ),
	.datac(\inst5|arit~regout ),
	.datad(\inst5|SB [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[7]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busB[7]~2 .lut_mask = "00a3";
defparam \busB[7]~2 .operation_mode = "normal";
defparam \busB[7]~2 .output_mode = "comb_only";
defparam \busB[7]~2 .register_cascade_mode = "off";
defparam \busB[7]~2 .sum_lutc_input = "datac";
defparam \busB[7]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \R1|FFs[4] (
// Equation(s):
// \busB[4]~12  = (\busB[7]~0_combout  & ((\inst5|SB[0]~4_combout  & ((F2_FFs[4]))) # (!\inst5|SB[0]~4_combout  & (\R0|FFs [4]))))
// \R1|FFs [4] = DFFEAS(\busB[4]~12 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~3_combout , \inst4|addr_ffs[4]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|SB[0]~4_combout ),
	.datab(\R0|FFs [4]),
	.datac(\inst4|addr_ffs[4]~COMBOUT ),
	.datad(\busB[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[4]~12 ),
	.regout(\R1|FFs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R1|FFs[4] .lut_mask = "e400";
defparam \R1|FFs[4] .operation_mode = "normal";
defparam \R1|FFs[4] .output_mode = "reg_and_comb";
defparam \R1|FFs[4] .register_cascade_mode = "off";
defparam \R1|FFs[4] .sum_lutc_input = "qfbk";
defparam \R1|FFs[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \R0|FFs[4] (
// Equation(s):
// \busA[4]~16  = (\DecodA|s0~2_combout  & ((\inst5|SA[0]~16_combout  & (\R1|FFs [4])) # (!\inst5|SA[0]~16_combout  & ((F1_FFs[4])))))
// \R0|FFs [4] = DFFEAS(\busA[4]~16 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~2_combout , \inst4|addr_ffs[4]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\R1|FFs [4]),
	.datab(\DecodA|s0~2_combout ),
	.datac(\inst4|addr_ffs[4]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[4]~16 ),
	.regout(\R0|FFs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R0|FFs[4] .lut_mask = "88c0";
defparam \R0|FFs[4] .operation_mode = "normal";
defparam \R0|FFs[4] .output_mode = "reg_and_comb";
defparam \R0|FFs[4] .register_cascade_mode = "off";
defparam \R0|FFs[4] .sum_lutc_input = "qfbk";
defparam \R0|FFs[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \busB[4]~13 (
// Equation(s):
// \busB[4]~13_combout  = (\busB[4]~12 ) # ((\inst5|SB[0]~4_combout  & (\PC|FFs [4] & \busB[7]~2_combout )))

	.clk(gnd),
	.dataa(\inst5|SB[0]~4_combout ),
	.datab(\PC|FFs [4]),
	.datac(\busB[7]~2_combout ),
	.datad(\busB[4]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[4]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busB[4]~13 .lut_mask = "ff80";
defparam \busB[4]~13 .operation_mode = "normal";
defparam \busB[4]~13 .output_mode = "comb_only";
defparam \busB[4]~13 .register_cascade_mode = "off";
defparam \busB[4]~13 .sum_lutc_input = "datac";
defparam \busB[4]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \inst|z[4]~80 (
// Equation(s):
// \inst|z[4]~80_combout  = (\inst5|Operation [0] & (\busB[4]~13_combout  $ (((!\inst5|Operation[1]~3_combout  & \busA[4]~17_combout ))))) # (!\inst5|Operation [0] & (\inst5|Operation[1]~3_combout  $ (((!\busA[4]~17_combout )))))

	.clk(gnd),
	.dataa(\inst5|Operation [0]),
	.datab(\inst5|Operation[1]~3_combout ),
	.datac(\busB[4]~13_combout ),
	.datad(\busA[4]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[4]~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[4]~80 .lut_mask = "c6b1";
defparam \inst|z[4]~80 .operation_mode = "normal";
defparam \inst|z[4]~80 .output_mode = "comb_only";
defparam \inst|z[4]~80 .register_cascade_mode = "off";
defparam \inst|z[4]~80 .sum_lutc_input = "datac";
defparam \inst|z[4]~80 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \entrada[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\entrada~combout [3]),
	.padio(entrada[3]));
// synopsys translate_off
defparam \entrada[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \PC|FFs[3] (
// Equation(s):
// \busA[3]~9  = (\DecodA|s0~1_combout  & ((\inst5|SA[0]~16_combout  & ((F5_FFs[3]))) # (!\inst5|SA[0]~16_combout  & (\entrada~combout [3]))))
// \PC|FFs [3] = DFFEAS(\busA[3]~9 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~1_combout , \inst4|addr_ffs[3]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|SA[0]~16_combout ),
	.datab(\entrada~combout [3]),
	.datac(\inst4|addr_ffs[3]~COMBOUT ),
	.datad(\DecodA|s0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[3]~9 ),
	.regout(\PC|FFs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC|FFs[3] .lut_mask = "e400";
defparam \PC|FFs[3] .operation_mode = "normal";
defparam \PC|FFs[3] .output_mode = "reg_and_comb";
defparam \PC|FFs[3] .register_cascade_mode = "off";
defparam \PC|FFs[3] .sum_lutc_input = "qfbk";
defparam \PC|FFs[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \R1|FFs[3] (
// Equation(s):
// \busB[3]~8  = (\busB[7]~0_combout  & ((\inst5|SB[0]~4_combout  & ((F2_FFs[3]))) # (!\inst5|SB[0]~4_combout  & (\R0|FFs [3]))))
// \R1|FFs [3] = DFFEAS(\busB[3]~8 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~3_combout , \inst4|addr_ffs[3]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|SB[0]~4_combout ),
	.datab(\R0|FFs [3]),
	.datac(\inst4|addr_ffs[3]~COMBOUT ),
	.datad(\busB[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[3]~8 ),
	.regout(\R1|FFs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R1|FFs[3] .lut_mask = "e400";
defparam \R1|FFs[3] .operation_mode = "normal";
defparam \R1|FFs[3] .output_mode = "reg_and_comb";
defparam \R1|FFs[3] .register_cascade_mode = "off";
defparam \R1|FFs[3] .sum_lutc_input = "qfbk";
defparam \R1|FFs[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \R0|FFs[3] (
// Equation(s):
// \busA[3]~10  = (\DecodA|s0~2_combout  & ((\inst5|SA[0]~16_combout  & (\R1|FFs [3])) # (!\inst5|SA[0]~16_combout  & ((F1_FFs[3])))))
// \R0|FFs [3] = DFFEAS(\busA[3]~10 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~2_combout , \inst4|addr_ffs[3]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\DecodA|s0~2_combout ),
	.datab(\R1|FFs [3]),
	.datac(\inst4|addr_ffs[3]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[3]~10 ),
	.regout(\R0|FFs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R0|FFs[3] .lut_mask = "88a0";
defparam \R0|FFs[3] .operation_mode = "normal";
defparam \R0|FFs[3] .output_mode = "reg_and_comb";
defparam \R0|FFs[3] .register_cascade_mode = "off";
defparam \R0|FFs[3] .sum_lutc_input = "qfbk";
defparam \R0|FFs[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \busB[3]~9 (
// Equation(s):
// \busB[3]~9_combout  = (\busB[3]~8 ) # ((\busB[7]~2_combout  & (\inst5|SB[0]~4_combout  & \PC|FFs [3])))

	.clk(gnd),
	.dataa(\busB[7]~2_combout ),
	.datab(\inst5|SB[0]~4_combout ),
	.datac(\PC|FFs [3]),
	.datad(\busB[3]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[3]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busB[3]~9 .lut_mask = "ff80";
defparam \busB[3]~9 .operation_mode = "normal";
defparam \busB[3]~9 .output_mode = "comb_only";
defparam \busB[3]~9 .register_cascade_mode = "off";
defparam \busB[3]~9 .sum_lutc_input = "datac";
defparam \busB[3]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \inst|z[3]~74 (
// Equation(s):
// \inst|z[3]~74_combout  = (\inst5|Operation [0] & (\busB[3]~9_combout  $ (((!\inst5|Operation[1]~3_combout  & \busA[3]~11_combout ))))) # (!\inst5|Operation [0] & ((\inst5|Operation[1]~3_combout  $ (!\busA[3]~11_combout ))))

	.clk(gnd),
	.dataa(\busB[3]~9_combout ),
	.datab(\inst5|Operation[1]~3_combout ),
	.datac(\inst5|Operation [0]),
	.datad(\busA[3]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[3]~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[3]~74 .lut_mask = "9ca3";
defparam \inst|z[3]~74 .operation_mode = "normal";
defparam \inst|z[3]~74 .output_mode = "comb_only";
defparam \inst|z[3]~74 .register_cascade_mode = "off";
defparam \inst|z[3]~74 .sum_lutc_input = "datac";
defparam \inst|z[3]~74 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \DecodA|s0~3 (
// Equation(s):
// \DecodA|s0~3_combout  = (\inst5|SA[1]~14_combout  & ((\inst5|SA[2]~13_combout ) # ((\inst4|data[11]~18_combout  & \inst5|arit~regout ))))

	.clk(gnd),
	.dataa(\inst4|data[11]~18_combout ),
	.datab(\inst5|arit~regout ),
	.datac(\inst5|SA[1]~14_combout ),
	.datad(\inst5|SA[2]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DecodA|s0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DecodA|s0~3 .lut_mask = "f080";
defparam \DecodA|s0~3 .operation_mode = "normal";
defparam \DecodA|s0~3 .output_mode = "comb_only";
defparam \DecodA|s0~3 .register_cascade_mode = "off";
defparam \DecodA|s0~3 .sum_lutc_input = "datac";
defparam \DecodA|s0~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \entrada[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\entrada~combout [0]),
	.padio(entrada[0]));
// synopsys translate_off
defparam \entrada[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \PC|FFs[0] (
// Equation(s):
// \busA[0]~3  = (\DecodA|s0~1_combout  & ((\inst5|SA[0]~16_combout  & ((F5_FFs[0]))) # (!\inst5|SA[0]~16_combout  & (\entrada~combout [0]))))
// \PC|FFs [0] = DFFEAS(\busA[0]~3 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~1_combout , \inst4|addr_ffs[0]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\DecodA|s0~1_combout ),
	.datab(\entrada~combout [0]),
	.datac(\inst4|addr_ffs[0]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[0]~3 ),
	.regout(\PC|FFs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC|FFs[0] .lut_mask = "a088";
defparam \PC|FFs[0] .operation_mode = "normal";
defparam \PC|FFs[0] .output_mode = "reg_and_comb";
defparam \PC|FFs[0] .register_cascade_mode = "off";
defparam \PC|FFs[0] .sum_lutc_input = "qfbk";
defparam \PC|FFs[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \R1|FFs[0] (
// Equation(s):
// \busB[0]~4  = (\busB[7]~0_combout  & ((\inst5|SB[0]~4_combout  & ((F2_FFs[0]))) # (!\inst5|SB[0]~4_combout  & (\R0|FFs [0]))))
// \R1|FFs [0] = DFFEAS(\busB[0]~4 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~3_combout , \inst4|addr_ffs[0]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|SB[0]~4_combout ),
	.datab(\R0|FFs [0]),
	.datac(\inst4|addr_ffs[0]~COMBOUT ),
	.datad(\busB[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[0]~4 ),
	.regout(\R1|FFs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R1|FFs[0] .lut_mask = "e400";
defparam \R1|FFs[0] .operation_mode = "normal";
defparam \R1|FFs[0] .output_mode = "reg_and_comb";
defparam \R1|FFs[0] .register_cascade_mode = "off";
defparam \R1|FFs[0] .sum_lutc_input = "qfbk";
defparam \R1|FFs[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \R0|FFs[0] (
// Equation(s):
// \busA[0]~4  = (\DecodA|s0~2_combout  & ((\inst5|SA[0]~16_combout  & (\R1|FFs [0])) # (!\inst5|SA[0]~16_combout  & ((F1_FFs[0])))))
// \R0|FFs [0] = DFFEAS(\busA[0]~4 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~2_combout , \inst4|addr_ffs[0]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\R1|FFs [0]),
	.datab(\DecodA|s0~2_combout ),
	.datac(\inst4|addr_ffs[0]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[0]~4 ),
	.regout(\R0|FFs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R0|FFs[0] .lut_mask = "88c0";
defparam \R0|FFs[0] .operation_mode = "normal";
defparam \R0|FFs[0] .output_mode = "reg_and_comb";
defparam \R0|FFs[0] .register_cascade_mode = "off";
defparam \R0|FFs[0] .sum_lutc_input = "qfbk";
defparam \R0|FFs[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \busB[0]~5 (
// Equation(s):
// \busB[0]~5_combout  = (\busB[0]~4 ) # ((\busB[7]~2_combout  & (\inst5|SB[0]~4_combout  & \PC|FFs [0])))

	.clk(gnd),
	.dataa(\busB[7]~2_combout ),
	.datab(\inst5|SB[0]~4_combout ),
	.datac(\PC|FFs [0]),
	.datad(\busB[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busB[0]~5 .lut_mask = "ff80";
defparam \busB[0]~5 .operation_mode = "normal";
defparam \busB[0]~5 .output_mode = "comb_only";
defparam \busB[0]~5 .register_cascade_mode = "off";
defparam \busB[0]~5 .sum_lutc_input = "datac";
defparam \busB[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \inst|op_2~5 (
// Equation(s):
// \inst|op_2~5_combout  = \busB[0]~5_combout  $ ((\busA[0]~5_combout ))
// \inst|op_2~7  = CARRY(((\busA[0]~5_combout )) # (!\busB[0]~5_combout ))
// \inst|op_2~7COUT1_41  = CARRY(((\busA[0]~5_combout )) # (!\busB[0]~5_combout ))

	.clk(gnd),
	.dataa(\busB[0]~5_combout ),
	.datab(\busA[0]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_2~7 ),
	.cout1(\inst|op_2~7COUT1_41 ));
// synopsys translate_off
defparam \inst|op_2~5 .lut_mask = "66dd";
defparam \inst|op_2~5 .operation_mode = "arithmetic";
defparam \inst|op_2~5 .output_mode = "comb_only";
defparam \inst|op_2~5 .register_cascade_mode = "off";
defparam \inst|op_2~5 .sum_lutc_input = "datac";
defparam \inst|op_2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \inst|op_1~5 (
// Equation(s):
// \inst|op_1~5_combout  = \busB[0]~5_combout  $ ((\busA[0]~5_combout ))
// \inst|op_1~7  = CARRY((\busB[0]~5_combout  & (\busA[0]~5_combout )))
// \inst|op_1~7COUT1_41  = CARRY((\busB[0]~5_combout  & (\busA[0]~5_combout )))

	.clk(gnd),
	.dataa(\busB[0]~5_combout ),
	.datab(\busA[0]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_1~7 ),
	.cout1(\inst|op_1~7COUT1_41 ));
// synopsys translate_off
defparam \inst|op_1~5 .lut_mask = "6688";
defparam \inst|op_1~5 .operation_mode = "arithmetic";
defparam \inst|op_1~5 .output_mode = "comb_only";
defparam \inst|op_1~5 .register_cascade_mode = "off";
defparam \inst|op_1~5 .sum_lutc_input = "datac";
defparam \inst|op_1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \inst|z[0]~67 (
// Equation(s):
// \inst|z[0]~67_combout  = (\inst5|Operation [2] & (\inst5|Operation [0] & ((\inst|op_1~5_combout )))) # (!\inst5|Operation [2] & ((\inst5|Operation [0] & (\inst|op_2~5_combout )) # (!\inst5|Operation [0] & ((\inst|op_1~5_combout )))))

	.clk(gnd),
	.dataa(\inst5|Operation [2]),
	.datab(\inst5|Operation [0]),
	.datac(\inst|op_2~5_combout ),
	.datad(\inst|op_1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[0]~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[0]~67 .lut_mask = "d940";
defparam \inst|z[0]~67 .operation_mode = "normal";
defparam \inst|z[0]~67 .output_mode = "comb_only";
defparam \inst|z[0]~67 .register_cascade_mode = "off";
defparam \inst|z[0]~67 .sum_lutc_input = "datac";
defparam \inst|z[0]~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \DecodTarget|s0~5 (
// Equation(s):
// \DecodTarget|s0~5_combout  = ((\inst5|Target[0]~7_combout ) # ((!\inst4|data[11]~18_combout  & !\inst5|SB[2]~3_combout ))) # (!\inst5|fetch~regout )

	.clk(gnd),
	.dataa(\inst4|data[11]~18_combout ),
	.datab(\inst5|fetch~regout ),
	.datac(\inst5|Target[0]~7_combout ),
	.datad(\inst5|SB[2]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DecodTarget|s0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DecodTarget|s0~5 .lut_mask = "f3f7";
defparam \DecodTarget|s0~5 .operation_mode = "normal";
defparam \DecodTarget|s0~5 .output_mode = "comb_only";
defparam \DecodTarget|s0~5 .register_cascade_mode = "off";
defparam \DecodTarget|s0~5 .sum_lutc_input = "datac";
defparam \DecodTarget|s0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \inst4|addr_ffs[0] (
// Equation(s):
// \inst4|addr_ffs[0]~COMBOUT  = (\inst5|Operation[1]~3_combout  & (\inst|z[0]~68_combout )) # (!\inst5|Operation[1]~3_combout  & (((\inst|z[0]~67_combout ))))
// \inst4|addr_ffs [0] = DFFEAS(\inst4|addr_ffs[0]~COMBOUT , GLOBAL(\clk~combout ), VCC, , , \inst4|addr_ffs [0], , , \DecodTarget|s0~5_combout )

	.clk(\clk~combout ),
	.dataa(\inst|z[0]~68_combout ),
	.datab(\inst5|Operation[1]~3_combout ),
	.datac(\inst4|addr_ffs [0]),
	.datad(\inst|z[0]~67_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DecodTarget|s0~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|addr_ffs[0]~COMBOUT ),
	.regout(\inst4|addr_ffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|addr_ffs[0] .lut_mask = "bb88";
defparam \inst4|addr_ffs[0] .operation_mode = "normal";
defparam \inst4|addr_ffs[0] .output_mode = "reg_and_comb";
defparam \inst4|addr_ffs[0] .register_cascade_mode = "off";
defparam \inst4|addr_ffs[0] .sum_lutc_input = "datac";
defparam \inst4|addr_ffs[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \busA[0]~5 (
// Equation(s):
// \busA[0]~5_combout  = (((\busA[0]~3 ) # (\busA[0]~4 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\busA[0]~3 ),
	.datad(\busA[0]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busA[0]~5 .lut_mask = "fff0";
defparam \busA[0]~5 .operation_mode = "normal";
defparam \busA[0]~5 .output_mode = "comb_only";
defparam \busA[0]~5 .register_cascade_mode = "off";
defparam \busA[0]~5 .sum_lutc_input = "datac";
defparam \busA[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \inst|op_4~37 (
// Equation(s):
// \inst|op_4~37_cout0  = CARRY(((\busA[0]~5_combout )))
// \inst|op_4~37COUT1_41  = CARRY(((\busA[0]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\busA[0]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_4~35 ),
	.regout(),
	.cout(),
	.cout0(\inst|op_4~37_cout0 ),
	.cout1(\inst|op_4~37COUT1_41 ));
// synopsys translate_off
defparam \inst|op_4~37 .lut_mask = "ffcc";
defparam \inst|op_4~37 .operation_mode = "arithmetic";
defparam \inst|op_4~37 .output_mode = "none";
defparam \inst|op_4~37 .register_cascade_mode = "off";
defparam \inst|op_4~37 .sum_lutc_input = "datac";
defparam \inst|op_4~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \inst|op_4~25 (
// Equation(s):
// \inst|op_4~25_combout  = (\busA[1]~20_combout  $ ((!\inst|op_4~37_cout0 )))
// \inst|op_4~27  = CARRY(((!\busA[1]~20_combout  & !\inst|op_4~37_cout0 )))
// \inst|op_4~27COUT1_42  = CARRY(((!\busA[1]~20_combout  & !\inst|op_4~37COUT1_41 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\busA[1]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_4~37_cout0 ),
	.cin1(\inst|op_4~37COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_4~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_4~27 ),
	.cout1(\inst|op_4~27COUT1_42 ));
// synopsys translate_off
defparam \inst|op_4~25 .cin0_used = "true";
defparam \inst|op_4~25 .cin1_used = "true";
defparam \inst|op_4~25 .lut_mask = "c303";
defparam \inst|op_4~25 .operation_mode = "arithmetic";
defparam \inst|op_4~25 .output_mode = "comb_only";
defparam \inst|op_4~25 .register_cascade_mode = "off";
defparam \inst|op_4~25 .sum_lutc_input = "cin";
defparam \inst|op_4~25 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \entrada[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\entrada~combout [1]),
	.padio(entrada[1]));
// synopsys translate_off
defparam \entrada[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \PC|FFs[1] (
// Equation(s):
// \busA[1]~19  = (\DecodA|s0~1_combout  & ((\inst5|SA[0]~16_combout  & ((F5_FFs[1]))) # (!\inst5|SA[0]~16_combout  & (\entrada~combout [1]))))
// \PC|FFs [1] = DFFEAS(\busA[1]~19 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~1_combout , \inst4|addr_ffs[1]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\entrada~combout [1]),
	.datab(\DecodA|s0~1_combout ),
	.datac(\inst4|addr_ffs[1]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[1]~19 ),
	.regout(\PC|FFs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC|FFs[1] .lut_mask = "c088";
defparam \PC|FFs[1] .operation_mode = "normal";
defparam \PC|FFs[1] .output_mode = "reg_and_comb";
defparam \PC|FFs[1] .register_cascade_mode = "off";
defparam \PC|FFs[1] .sum_lutc_input = "qfbk";
defparam \PC|FFs[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \R1|FFs[1] (
// Equation(s):
// \busB[1]~14  = (\busB[7]~0_combout  & ((\inst5|SB[0]~4_combout  & ((F2_FFs[1]))) # (!\inst5|SB[0]~4_combout  & (\R0|FFs [1]))))
// \R1|FFs [1] = DFFEAS(\busB[1]~14 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~3_combout , \inst4|addr_ffs[1]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\R0|FFs [1]),
	.datab(\inst5|SB[0]~4_combout ),
	.datac(\inst4|addr_ffs[1]~COMBOUT ),
	.datad(\busB[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[1]~14 ),
	.regout(\R1|FFs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R1|FFs[1] .lut_mask = "e200";
defparam \R1|FFs[1] .operation_mode = "normal";
defparam \R1|FFs[1] .output_mode = "reg_and_comb";
defparam \R1|FFs[1] .register_cascade_mode = "off";
defparam \R1|FFs[1] .sum_lutc_input = "qfbk";
defparam \R1|FFs[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \busB[1]~15 (
// Equation(s):
// \busB[1]~15_combout  = (\busB[1]~14 ) # ((\PC|FFs [1] & (\inst5|SB[0]~4_combout  & \busB[7]~2_combout )))

	.clk(gnd),
	.dataa(\PC|FFs [1]),
	.datab(\inst5|SB[0]~4_combout ),
	.datac(\busB[7]~2_combout ),
	.datad(\busB[1]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[1]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busB[1]~15 .lut_mask = "ff80";
defparam \busB[1]~15 .operation_mode = "normal";
defparam \busB[1]~15 .output_mode = "comb_only";
defparam \busB[1]~15 .register_cascade_mode = "off";
defparam \busB[1]~15 .sum_lutc_input = "datac";
defparam \busB[1]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \inst|op_2~30 (
// Equation(s):
// \inst|op_2~30_combout  = \busB[1]~15_combout  $ (\busA[1]~20_combout  $ ((!\inst|op_2~7 )))
// \inst|op_2~32  = CARRY((\busB[1]~15_combout  & ((!\inst|op_2~7 ) # (!\busA[1]~20_combout ))) # (!\busB[1]~15_combout  & (!\busA[1]~20_combout  & !\inst|op_2~7 )))
// \inst|op_2~32COUT1_42  = CARRY((\busB[1]~15_combout  & ((!\inst|op_2~7COUT1_41 ) # (!\busA[1]~20_combout ))) # (!\busB[1]~15_combout  & (!\busA[1]~20_combout  & !\inst|op_2~7COUT1_41 )))

	.clk(gnd),
	.dataa(\busB[1]~15_combout ),
	.datab(\busA[1]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_2~7 ),
	.cin1(\inst|op_2~7COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_2~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_2~32 ),
	.cout1(\inst|op_2~32COUT1_42 ));
// synopsys translate_off
defparam \inst|op_2~30 .cin0_used = "true";
defparam \inst|op_2~30 .cin1_used = "true";
defparam \inst|op_2~30 .lut_mask = "692b";
defparam \inst|op_2~30 .operation_mode = "arithmetic";
defparam \inst|op_2~30 .output_mode = "comb_only";
defparam \inst|op_2~30 .register_cascade_mode = "off";
defparam \inst|op_2~30 .sum_lutc_input = "cin";
defparam \inst|op_2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \inst|op_1~30 (
// Equation(s):
// \inst|op_1~30_combout  = \busB[1]~15_combout  $ (\busA[1]~20_combout  $ ((\inst|op_1~7 )))
// \inst|op_1~32  = CARRY((\busB[1]~15_combout  & (!\busA[1]~20_combout  & !\inst|op_1~7 )) # (!\busB[1]~15_combout  & ((!\inst|op_1~7 ) # (!\busA[1]~20_combout ))))
// \inst|op_1~32COUT1_42  = CARRY((\busB[1]~15_combout  & (!\busA[1]~20_combout  & !\inst|op_1~7COUT1_41 )) # (!\busB[1]~15_combout  & ((!\inst|op_1~7COUT1_41 ) # (!\busA[1]~20_combout ))))

	.clk(gnd),
	.dataa(\busB[1]~15_combout ),
	.datab(\busA[1]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_1~7 ),
	.cin1(\inst|op_1~7COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_1~32 ),
	.cout1(\inst|op_1~32COUT1_42 ));
// synopsys translate_off
defparam \inst|op_1~30 .cin0_used = "true";
defparam \inst|op_1~30 .cin1_used = "true";
defparam \inst|op_1~30 .lut_mask = "9617";
defparam \inst|op_1~30 .operation_mode = "arithmetic";
defparam \inst|op_1~30 .output_mode = "comb_only";
defparam \inst|op_1~30 .register_cascade_mode = "off";
defparam \inst|op_1~30 .sum_lutc_input = "cin";
defparam \inst|op_1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \inst|op_3~25 (
// Equation(s):
// \inst|op_3~25_combout  = \busA[0]~5_combout  $ ((\busA[1]~20_combout ))
// \inst|op_3~27  = CARRY((\busA[0]~5_combout  & (\busA[1]~20_combout )))
// \inst|op_3~27COUT1_36  = CARRY((\busA[0]~5_combout  & (\busA[1]~20_combout )))

	.clk(gnd),
	.dataa(\busA[0]~5_combout ),
	.datab(\busA[1]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_3~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_3~27 ),
	.cout1(\inst|op_3~27COUT1_36 ));
// synopsys translate_off
defparam \inst|op_3~25 .lut_mask = "6688";
defparam \inst|op_3~25 .operation_mode = "arithmetic";
defparam \inst|op_3~25 .output_mode = "comb_only";
defparam \inst|op_3~25 .register_cascade_mode = "off";
defparam \inst|op_3~25 .sum_lutc_input = "datac";
defparam \inst|op_3~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \inst|z[1]~81 (
// Equation(s):
// \inst|z[1]~81_combout  = (\inst5|Operation[1]~3_combout  & ((\inst5|Operation [0]) # ((\inst|op_3~25_combout )))) # (!\inst5|Operation[1]~3_combout  & (!\inst5|Operation [0] & (\inst|op_1~30_combout )))

	.clk(gnd),
	.dataa(\inst5|Operation[1]~3_combout ),
	.datab(\inst5|Operation [0]),
	.datac(\inst|op_1~30_combout ),
	.datad(\inst|op_3~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[1]~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[1]~81 .lut_mask = "ba98";
defparam \inst|z[1]~81 .operation_mode = "normal";
defparam \inst|z[1]~81 .output_mode = "comb_only";
defparam \inst|z[1]~81 .register_cascade_mode = "off";
defparam \inst|z[1]~81 .sum_lutc_input = "datac";
defparam \inst|z[1]~81 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \inst|z[1]~82 (
// Equation(s):
// \inst|z[1]~82_combout  = (\inst5|Operation [0] & ((\inst|z[1]~81_combout  & (\inst|op_4~25_combout )) # (!\inst|z[1]~81_combout  & ((\inst|op_2~30_combout ))))) # (!\inst5|Operation [0] & (((\inst|z[1]~81_combout ))))

	.clk(gnd),
	.dataa(\inst5|Operation [0]),
	.datab(\inst|op_4~25_combout ),
	.datac(\inst|op_2~30_combout ),
	.datad(\inst|z[1]~81_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[1]~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[1]~82 .lut_mask = "dda0";
defparam \inst|z[1]~82 .operation_mode = "normal";
defparam \inst|z[1]~82 .output_mode = "comb_only";
defparam \inst|z[1]~82 .register_cascade_mode = "off";
defparam \inst|z[1]~82 .sum_lutc_input = "datac";
defparam \inst|z[1]~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \inst4|addr_ffs[1] (
// Equation(s):
// \inst4|addr_ffs[1]~COMBOUT  = (\inst5|Operation [2] & (\inst|z[1]~83_combout )) # (!\inst5|Operation [2] & (((\inst|z[1]~82_combout ))))
// \inst4|addr_ffs [1] = DFFEAS(\inst4|addr_ffs[1]~COMBOUT , GLOBAL(\clk~combout ), VCC, , , \inst4|addr_ffs [1], , , \DecodTarget|s0~5_combout )

	.clk(\clk~combout ),
	.dataa(\inst|z[1]~83_combout ),
	.datab(\inst5|Operation [2]),
	.datac(\inst4|addr_ffs [1]),
	.datad(\inst|z[1]~82_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DecodTarget|s0~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|addr_ffs[1]~COMBOUT ),
	.regout(\inst4|addr_ffs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|addr_ffs[1] .lut_mask = "bb88";
defparam \inst4|addr_ffs[1] .operation_mode = "normal";
defparam \inst4|addr_ffs[1] .output_mode = "reg_and_comb";
defparam \inst4|addr_ffs[1] .register_cascade_mode = "off";
defparam \inst4|addr_ffs[1] .sum_lutc_input = "datac";
defparam \inst4|addr_ffs[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \R0|FFs[1] (
// Equation(s):
// \busA[1]~18  = (\DecodA|s0~2_combout  & ((\inst5|SA[0]~16_combout  & (\R1|FFs [1])) # (!\inst5|SA[0]~16_combout  & ((F1_FFs[1])))))
// \R0|FFs [1] = DFFEAS(\busA[1]~18 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~2_combout , \inst4|addr_ffs[1]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\R1|FFs [1]),
	.datab(\DecodA|s0~2_combout ),
	.datac(\inst4|addr_ffs[1]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[1]~18 ),
	.regout(\R0|FFs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R0|FFs[1] .lut_mask = "88c0";
defparam \R0|FFs[1] .operation_mode = "normal";
defparam \R0|FFs[1] .output_mode = "reg_and_comb";
defparam \R0|FFs[1] .register_cascade_mode = "off";
defparam \R0|FFs[1] .sum_lutc_input = "qfbk";
defparam \R0|FFs[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \busA[1]~20 (
// Equation(s):
// \busA[1]~20_combout  = (\busA[1]~18 ) # ((\busA[1]~19 ) # ((!\inst5|SA[0]~16_combout  & \DecodA|s0~3_combout )))

	.clk(gnd),
	.dataa(\inst5|SA[0]~16_combout ),
	.datab(\DecodA|s0~3_combout ),
	.datac(\busA[1]~18 ),
	.datad(\busA[1]~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[1]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busA[1]~20 .lut_mask = "fff4";
defparam \busA[1]~20 .operation_mode = "normal";
defparam \busA[1]~20 .output_mode = "comb_only";
defparam \busA[1]~20 .register_cascade_mode = "off";
defparam \busA[1]~20 .sum_lutc_input = "datac";
defparam \busA[1]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \inst|op_4~30 (
// Equation(s):
// \inst|op_4~30_combout  = (\busA[2]~23_combout  $ ((\inst|op_4~27 )))
// \inst|op_4~32  = CARRY(((\busA[2]~23_combout ) # (!\inst|op_4~27 )))
// \inst|op_4~32COUT1_43  = CARRY(((\busA[2]~23_combout ) # (!\inst|op_4~27COUT1_42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\busA[2]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_4~27 ),
	.cin1(\inst|op_4~27COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_4~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_4~32 ),
	.cout1(\inst|op_4~32COUT1_43 ));
// synopsys translate_off
defparam \inst|op_4~30 .cin0_used = "true";
defparam \inst|op_4~30 .cin1_used = "true";
defparam \inst|op_4~30 .lut_mask = "3ccf";
defparam \inst|op_4~30 .operation_mode = "arithmetic";
defparam \inst|op_4~30 .output_mode = "comb_only";
defparam \inst|op_4~30 .register_cascade_mode = "off";
defparam \inst|op_4~30 .sum_lutc_input = "cin";
defparam \inst|op_4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \inst|op_4~10 (
// Equation(s):
// \inst|op_4~10_combout  = (\busA[3]~11_combout  $ ((!\inst|op_4~32 )))
// \inst|op_4~12  = CARRY(((!\busA[3]~11_combout  & !\inst|op_4~32 )))
// \inst|op_4~12COUT1_44  = CARRY(((!\busA[3]~11_combout  & !\inst|op_4~32COUT1_43 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\busA[3]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_4~32 ),
	.cin1(\inst|op_4~32COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_4~12 ),
	.cout1(\inst|op_4~12COUT1_44 ));
// synopsys translate_off
defparam \inst|op_4~10 .cin0_used = "true";
defparam \inst|op_4~10 .cin1_used = "true";
defparam \inst|op_4~10 .lut_mask = "c303";
defparam \inst|op_4~10 .operation_mode = "arithmetic";
defparam \inst|op_4~10 .output_mode = "comb_only";
defparam \inst|op_4~10 .register_cascade_mode = "off";
defparam \inst|op_4~10 .sum_lutc_input = "cin";
defparam \inst|op_4~10 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \entrada[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\entrada~combout [2]),
	.padio(entrada[2]));
// synopsys translate_off
defparam \entrada[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \inst|op_3~30 (
// Equation(s):
// \inst|op_3~30_combout  = \busA[2]~23_combout  $ ((((\inst|op_3~27 ))))
// \inst|op_3~32  = CARRY(((!\inst|op_3~27 )) # (!\busA[2]~23_combout ))
// \inst|op_3~32COUT1_37  = CARRY(((!\inst|op_3~27COUT1_36 )) # (!\busA[2]~23_combout ))

	.clk(gnd),
	.dataa(\busA[2]~23_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_3~27 ),
	.cin1(\inst|op_3~27COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_3~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_3~32 ),
	.cout1(\inst|op_3~32COUT1_37 ));
// synopsys translate_off
defparam \inst|op_3~30 .cin0_used = "true";
defparam \inst|op_3~30 .cin1_used = "true";
defparam \inst|op_3~30 .lut_mask = "5a5f";
defparam \inst|op_3~30 .operation_mode = "arithmetic";
defparam \inst|op_3~30 .output_mode = "comb_only";
defparam \inst|op_3~30 .register_cascade_mode = "off";
defparam \inst|op_3~30 .sum_lutc_input = "cin";
defparam \inst|op_3~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \inst|op_2~35 (
// Equation(s):
// \inst|op_2~35_combout  = \busB[2]~17_combout  $ (\busA[2]~23_combout  $ ((\inst|op_2~32 )))
// \inst|op_2~37  = CARRY((\busB[2]~17_combout  & (\busA[2]~23_combout  & !\inst|op_2~32 )) # (!\busB[2]~17_combout  & ((\busA[2]~23_combout ) # (!\inst|op_2~32 ))))
// \inst|op_2~37COUT1_43  = CARRY((\busB[2]~17_combout  & (\busA[2]~23_combout  & !\inst|op_2~32COUT1_42 )) # (!\busB[2]~17_combout  & ((\busA[2]~23_combout ) # (!\inst|op_2~32COUT1_42 ))))

	.clk(gnd),
	.dataa(\busB[2]~17_combout ),
	.datab(\busA[2]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_2~32 ),
	.cin1(\inst|op_2~32COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_2~37 ),
	.cout1(\inst|op_2~37COUT1_43 ));
// synopsys translate_off
defparam \inst|op_2~35 .cin0_used = "true";
defparam \inst|op_2~35 .cin1_used = "true";
defparam \inst|op_2~35 .lut_mask = "964d";
defparam \inst|op_2~35 .operation_mode = "arithmetic";
defparam \inst|op_2~35 .output_mode = "comb_only";
defparam \inst|op_2~35 .register_cascade_mode = "off";
defparam \inst|op_2~35 .sum_lutc_input = "cin";
defparam \inst|op_2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \inst|op_1~35 (
// Equation(s):
// \inst|op_1~35_combout  = \busA[2]~23_combout  $ (\busB[2]~17_combout  $ ((!\inst|op_1~32 )))
// \inst|op_1~37  = CARRY((\busA[2]~23_combout  & ((\busB[2]~17_combout ) # (!\inst|op_1~32 ))) # (!\busA[2]~23_combout  & (\busB[2]~17_combout  & !\inst|op_1~32 )))
// \inst|op_1~37COUT1_43  = CARRY((\busA[2]~23_combout  & ((\busB[2]~17_combout ) # (!\inst|op_1~32COUT1_42 ))) # (!\busA[2]~23_combout  & (\busB[2]~17_combout  & !\inst|op_1~32COUT1_42 )))

	.clk(gnd),
	.dataa(\busA[2]~23_combout ),
	.datab(\busB[2]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_1~32 ),
	.cin1(\inst|op_1~32COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_1~37 ),
	.cout1(\inst|op_1~37COUT1_43 ));
// synopsys translate_off
defparam \inst|op_1~35 .cin0_used = "true";
defparam \inst|op_1~35 .cin1_used = "true";
defparam \inst|op_1~35 .lut_mask = "698e";
defparam \inst|op_1~35 .operation_mode = "arithmetic";
defparam \inst|op_1~35 .output_mode = "comb_only";
defparam \inst|op_1~35 .register_cascade_mode = "off";
defparam \inst|op_1~35 .sum_lutc_input = "cin";
defparam \inst|op_1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \inst|z[2]~84 (
// Equation(s):
// \inst|z[2]~84_combout  = (\inst5|Operation[1]~3_combout  & (\inst5|Operation [0])) # (!\inst5|Operation[1]~3_combout  & ((\inst5|Operation [0] & (\inst|op_2~35_combout )) # (!\inst5|Operation [0] & ((\inst|op_1~35_combout )))))

	.clk(gnd),
	.dataa(\inst5|Operation[1]~3_combout ),
	.datab(\inst5|Operation [0]),
	.datac(\inst|op_2~35_combout ),
	.datad(\inst|op_1~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[2]~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[2]~84 .lut_mask = "d9c8";
defparam \inst|z[2]~84 .operation_mode = "normal";
defparam \inst|z[2]~84 .output_mode = "comb_only";
defparam \inst|z[2]~84 .register_cascade_mode = "off";
defparam \inst|z[2]~84 .sum_lutc_input = "datac";
defparam \inst|z[2]~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \inst|z[2]~85 (
// Equation(s):
// \inst|z[2]~85_combout  = (\inst5|Operation[1]~3_combout  & ((\inst|z[2]~84_combout  & (\inst|op_4~30_combout )) # (!\inst|z[2]~84_combout  & ((\inst|op_3~30_combout ))))) # (!\inst5|Operation[1]~3_combout  & (((\inst|z[2]~84_combout ))))

	.clk(gnd),
	.dataa(\inst5|Operation[1]~3_combout ),
	.datab(\inst|op_4~30_combout ),
	.datac(\inst|op_3~30_combout ),
	.datad(\inst|z[2]~84_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[2]~85_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[2]~85 .lut_mask = "dda0";
defparam \inst|z[2]~85 .operation_mode = "normal";
defparam \inst|z[2]~85 .output_mode = "comb_only";
defparam \inst|z[2]~85 .register_cascade_mode = "off";
defparam \inst|z[2]~85 .sum_lutc_input = "datac";
defparam \inst|z[2]~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \inst4|addr_ffs[2] (
// Equation(s):
// \inst4|addr_ffs[2]~COMBOUT  = (\inst5|Operation [2] & (\inst|z[2]~86_combout )) # (!\inst5|Operation [2] & (((\inst|z[2]~85_combout ))))
// \inst4|addr_ffs [2] = DFFEAS(\inst4|addr_ffs[2]~COMBOUT , GLOBAL(\clk~combout ), VCC, , , \inst4|addr_ffs [2], , , \DecodTarget|s0~5_combout )

	.clk(\clk~combout ),
	.dataa(\inst|z[2]~86_combout ),
	.datab(\inst5|Operation [2]),
	.datac(\inst4|addr_ffs [2]),
	.datad(\inst|z[2]~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DecodTarget|s0~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|addr_ffs[2]~COMBOUT ),
	.regout(\inst4|addr_ffs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|addr_ffs[2] .lut_mask = "bb88";
defparam \inst4|addr_ffs[2] .operation_mode = "normal";
defparam \inst4|addr_ffs[2] .output_mode = "reg_and_comb";
defparam \inst4|addr_ffs[2] .register_cascade_mode = "off";
defparam \inst4|addr_ffs[2] .sum_lutc_input = "datac";
defparam \inst4|addr_ffs[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \PC|FFs[2] (
// Equation(s):
// \busA[2]~21  = (\DecodA|s0~1_combout  & ((\inst5|SA[0]~16_combout  & ((F5_FFs[2]))) # (!\inst5|SA[0]~16_combout  & (\entrada~combout [2]))))
// \PC|FFs [2] = DFFEAS(\busA[2]~21 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~1_combout , \inst4|addr_ffs[2]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\entrada~combout [2]),
	.datab(\DecodA|s0~1_combout ),
	.datac(\inst4|addr_ffs[2]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[2]~21 ),
	.regout(\PC|FFs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC|FFs[2] .lut_mask = "c088";
defparam \PC|FFs[2] .operation_mode = "normal";
defparam \PC|FFs[2] .output_mode = "reg_and_comb";
defparam \PC|FFs[2] .register_cascade_mode = "off";
defparam \PC|FFs[2] .sum_lutc_input = "qfbk";
defparam \PC|FFs[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \R1|FFs[2] (
// Equation(s):
// \busB[2]~16  = (\busB[7]~0_combout  & ((\inst5|SB[0]~4_combout  & ((F2_FFs[2]))) # (!\inst5|SB[0]~4_combout  & (\R0|FFs [2]))))
// \R1|FFs [2] = DFFEAS(\busB[2]~16 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~3_combout , \inst4|addr_ffs[2]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|SB[0]~4_combout ),
	.datab(\R0|FFs [2]),
	.datac(\inst4|addr_ffs[2]~COMBOUT ),
	.datad(\busB[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[2]~16 ),
	.regout(\R1|FFs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R1|FFs[2] .lut_mask = "e400";
defparam \R1|FFs[2] .operation_mode = "normal";
defparam \R1|FFs[2] .output_mode = "reg_and_comb";
defparam \R1|FFs[2] .register_cascade_mode = "off";
defparam \R1|FFs[2] .sum_lutc_input = "qfbk";
defparam \R1|FFs[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \R0|FFs[2] (
// Equation(s):
// \busA[2]~22  = (\DecodA|s0~2_combout  & ((\inst5|SA[0]~16_combout  & (\R1|FFs [2])) # (!\inst5|SA[0]~16_combout  & ((F1_FFs[2])))))
// \R0|FFs [2] = DFFEAS(\busA[2]~22 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~2_combout , \inst4|addr_ffs[2]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\DecodA|s0~2_combout ),
	.datab(\R1|FFs [2]),
	.datac(\inst4|addr_ffs[2]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[2]~22 ),
	.regout(\R0|FFs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R0|FFs[2] .lut_mask = "88a0";
defparam \R0|FFs[2] .operation_mode = "normal";
defparam \R0|FFs[2] .output_mode = "reg_and_comb";
defparam \R0|FFs[2] .register_cascade_mode = "off";
defparam \R0|FFs[2] .sum_lutc_input = "qfbk";
defparam \R0|FFs[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \busB[2]~17 (
// Equation(s):
// \busB[2]~17_combout  = (\busB[2]~16 ) # ((\busB[7]~2_combout  & (\PC|FFs [2] & \inst5|SB[0]~4_combout )))

	.clk(gnd),
	.dataa(\busB[7]~2_combout ),
	.datab(\PC|FFs [2]),
	.datac(\inst5|SB[0]~4_combout ),
	.datad(\busB[2]~16 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[2]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busB[2]~17 .lut_mask = "ff80";
defparam \busB[2]~17 .operation_mode = "normal";
defparam \busB[2]~17 .output_mode = "comb_only";
defparam \busB[2]~17 .register_cascade_mode = "off";
defparam \busB[2]~17 .sum_lutc_input = "datac";
defparam \busB[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \inst|op_2~15 (
// Equation(s):
// \inst|op_2~15_combout  = \busA[3]~11_combout  $ (\busB[3]~9_combout  $ ((!\inst|op_2~37 )))
// \inst|op_2~17  = CARRY((\busA[3]~11_combout  & (\busB[3]~9_combout  & !\inst|op_2~37 )) # (!\busA[3]~11_combout  & ((\busB[3]~9_combout ) # (!\inst|op_2~37 ))))
// \inst|op_2~17COUT1_44  = CARRY((\busA[3]~11_combout  & (\busB[3]~9_combout  & !\inst|op_2~37COUT1_43 )) # (!\busA[3]~11_combout  & ((\busB[3]~9_combout ) # (!\inst|op_2~37COUT1_43 ))))

	.clk(gnd),
	.dataa(\busA[3]~11_combout ),
	.datab(\busB[3]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_2~37 ),
	.cin1(\inst|op_2~37COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_2~17 ),
	.cout1(\inst|op_2~17COUT1_44 ));
// synopsys translate_off
defparam \inst|op_2~15 .cin0_used = "true";
defparam \inst|op_2~15 .cin1_used = "true";
defparam \inst|op_2~15 .lut_mask = "694d";
defparam \inst|op_2~15 .operation_mode = "arithmetic";
defparam \inst|op_2~15 .output_mode = "comb_only";
defparam \inst|op_2~15 .register_cascade_mode = "off";
defparam \inst|op_2~15 .sum_lutc_input = "cin";
defparam \inst|op_2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \inst|op_1~15 (
// Equation(s):
// \inst|op_1~15_combout  = \busA[3]~11_combout  $ (\busB[3]~9_combout  $ ((\inst|op_1~37 )))
// \inst|op_1~17  = CARRY((\busA[3]~11_combout  & (!\busB[3]~9_combout  & !\inst|op_1~37 )) # (!\busA[3]~11_combout  & ((!\inst|op_1~37 ) # (!\busB[3]~9_combout ))))
// \inst|op_1~17COUT1_44  = CARRY((\busA[3]~11_combout  & (!\busB[3]~9_combout  & !\inst|op_1~37COUT1_43 )) # (!\busA[3]~11_combout  & ((!\inst|op_1~37COUT1_43 ) # (!\busB[3]~9_combout ))))

	.clk(gnd),
	.dataa(\busA[3]~11_combout ),
	.datab(\busB[3]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_1~37 ),
	.cin1(\inst|op_1~37COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_1~17 ),
	.cout1(\inst|op_1~17COUT1_44 ));
// synopsys translate_off
defparam \inst|op_1~15 .cin0_used = "true";
defparam \inst|op_1~15 .cin1_used = "true";
defparam \inst|op_1~15 .lut_mask = "9617";
defparam \inst|op_1~15 .operation_mode = "arithmetic";
defparam \inst|op_1~15 .output_mode = "comb_only";
defparam \inst|op_1~15 .register_cascade_mode = "off";
defparam \inst|op_1~15 .sum_lutc_input = "cin";
defparam \inst|op_1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \inst|op_3~10 (
// Equation(s):
// \inst|op_3~10_combout  = \busA[3]~11_combout  $ ((((!\inst|op_3~32 ))))
// \inst|op_3~12  = CARRY((\busA[3]~11_combout  & ((!\inst|op_3~32 ))))
// \inst|op_3~12COUT1_38  = CARRY((\busA[3]~11_combout  & ((!\inst|op_3~32COUT1_37 ))))

	.clk(gnd),
	.dataa(\busA[3]~11_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_3~32 ),
	.cin1(\inst|op_3~32COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_3~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_3~12 ),
	.cout1(\inst|op_3~12COUT1_38 ));
// synopsys translate_off
defparam \inst|op_3~10 .cin0_used = "true";
defparam \inst|op_3~10 .cin1_used = "true";
defparam \inst|op_3~10 .lut_mask = "a50a";
defparam \inst|op_3~10 .operation_mode = "arithmetic";
defparam \inst|op_3~10 .output_mode = "comb_only";
defparam \inst|op_3~10 .register_cascade_mode = "off";
defparam \inst|op_3~10 .sum_lutc_input = "cin";
defparam \inst|op_3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \inst|z[3]~72 (
// Equation(s):
// \inst|z[3]~72_combout  = (\inst5|Operation[1]~3_combout  & ((\inst5|Operation [0]) # ((\inst|op_3~10_combout )))) # (!\inst5|Operation[1]~3_combout  & (!\inst5|Operation [0] & (\inst|op_1~15_combout )))

	.clk(gnd),
	.dataa(\inst5|Operation[1]~3_combout ),
	.datab(\inst5|Operation [0]),
	.datac(\inst|op_1~15_combout ),
	.datad(\inst|op_3~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[3]~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[3]~72 .lut_mask = "ba98";
defparam \inst|z[3]~72 .operation_mode = "normal";
defparam \inst|z[3]~72 .output_mode = "comb_only";
defparam \inst|z[3]~72 .register_cascade_mode = "off";
defparam \inst|z[3]~72 .sum_lutc_input = "datac";
defparam \inst|z[3]~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \inst|z[3]~73 (
// Equation(s):
// \inst|z[3]~73_combout  = (\inst5|Operation [0] & ((\inst|z[3]~72_combout  & (\inst|op_4~10_combout )) # (!\inst|z[3]~72_combout  & ((\inst|op_2~15_combout ))))) # (!\inst5|Operation [0] & (((\inst|z[3]~72_combout ))))

	.clk(gnd),
	.dataa(\inst5|Operation [0]),
	.datab(\inst|op_4~10_combout ),
	.datac(\inst|op_2~15_combout ),
	.datad(\inst|z[3]~72_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[3]~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[3]~73 .lut_mask = "dda0";
defparam \inst|z[3]~73 .operation_mode = "normal";
defparam \inst|z[3]~73 .output_mode = "comb_only";
defparam \inst|z[3]~73 .register_cascade_mode = "off";
defparam \inst|z[3]~73 .sum_lutc_input = "datac";
defparam \inst|z[3]~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \inst4|addr_ffs[3] (
// Equation(s):
// \inst4|addr_ffs[3]~COMBOUT  = (\inst5|Operation [2] & (\inst|z[3]~74_combout )) # (!\inst5|Operation [2] & (((\inst|z[3]~73_combout ))))
// \inst4|addr_ffs [3] = DFFEAS(\inst4|addr_ffs[3]~COMBOUT , GLOBAL(\clk~combout ), VCC, , , \inst4|addr_ffs [3], , , \DecodTarget|s0~5_combout )

	.clk(\clk~combout ),
	.dataa(\inst5|Operation [2]),
	.datab(\inst|z[3]~74_combout ),
	.datac(\inst4|addr_ffs [3]),
	.datad(\inst|z[3]~73_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DecodTarget|s0~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|addr_ffs[3]~COMBOUT ),
	.regout(\inst4|addr_ffs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|addr_ffs[3] .lut_mask = "dd88";
defparam \inst4|addr_ffs[3] .operation_mode = "normal";
defparam \inst4|addr_ffs[3] .output_mode = "reg_and_comb";
defparam \inst4|addr_ffs[3] .register_cascade_mode = "off";
defparam \inst4|addr_ffs[3] .sum_lutc_input = "datac";
defparam \inst4|addr_ffs[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \busA[3]~11 (
// Equation(s):
// \busA[3]~11_combout  = (((\busA[3]~9 ) # (\busA[3]~10 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\busA[3]~9 ),
	.datad(\busA[3]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[3]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busA[3]~11 .lut_mask = "fff0";
defparam \busA[3]~11 .operation_mode = "normal";
defparam \busA[3]~11 .output_mode = "comb_only";
defparam \busA[3]~11 .register_cascade_mode = "off";
defparam \busA[3]~11 .sum_lutc_input = "datac";
defparam \busA[3]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \inst|op_4~20 (
// Equation(s):
// \inst|op_4~20_combout  = \busA[4]~17_combout  $ ((((\inst|op_4~12 ))))
// \inst|op_4~22  = CARRY((\busA[4]~17_combout ) # ((!\inst|op_4~12COUT1_44 )))

	.clk(gnd),
	.dataa(\busA[4]~17_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_4~12 ),
	.cin1(\inst|op_4~12COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_4~20_combout ),
	.regout(),
	.cout(\inst|op_4~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|op_4~20 .cin0_used = "true";
defparam \inst|op_4~20 .cin1_used = "true";
defparam \inst|op_4~20 .lut_mask = "5aaf";
defparam \inst|op_4~20 .operation_mode = "arithmetic";
defparam \inst|op_4~20 .output_mode = "comb_only";
defparam \inst|op_4~20 .register_cascade_mode = "off";
defparam \inst|op_4~20 .sum_lutc_input = "cin";
defparam \inst|op_4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \inst|op_3~20 (
// Equation(s):
// \inst|op_3~20_combout  = (\busA[4]~17_combout  $ ((\inst|op_3~12 )))
// \inst|op_3~22  = CARRY(((!\inst|op_3~12COUT1_38 ) # (!\busA[4]~17_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\busA[4]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_3~12 ),
	.cin1(\inst|op_3~12COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_3~20_combout ),
	.regout(),
	.cout(\inst|op_3~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|op_3~20 .cin0_used = "true";
defparam \inst|op_3~20 .cin1_used = "true";
defparam \inst|op_3~20 .lut_mask = "3c3f";
defparam \inst|op_3~20 .operation_mode = "arithmetic";
defparam \inst|op_3~20 .output_mode = "comb_only";
defparam \inst|op_3~20 .register_cascade_mode = "off";
defparam \inst|op_3~20 .sum_lutc_input = "cin";
defparam \inst|op_3~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \inst|op_1~25 (
// Equation(s):
// \inst|op_1~25_combout  = \busA[4]~17_combout  $ (\busB[4]~13_combout  $ ((!\inst|op_1~17 )))
// \inst|op_1~27  = CARRY((\busA[4]~17_combout  & ((\busB[4]~13_combout ) # (!\inst|op_1~17COUT1_44 ))) # (!\busA[4]~17_combout  & (\busB[4]~13_combout  & !\inst|op_1~17COUT1_44 )))

	.clk(gnd),
	.dataa(\busA[4]~17_combout ),
	.datab(\busB[4]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_1~17 ),
	.cin1(\inst|op_1~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_1~25_combout ),
	.regout(),
	.cout(\inst|op_1~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|op_1~25 .cin0_used = "true";
defparam \inst|op_1~25 .cin1_used = "true";
defparam \inst|op_1~25 .lut_mask = "698e";
defparam \inst|op_1~25 .operation_mode = "arithmetic";
defparam \inst|op_1~25 .output_mode = "comb_only";
defparam \inst|op_1~25 .register_cascade_mode = "off";
defparam \inst|op_1~25 .sum_lutc_input = "cin";
defparam \inst|op_1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \inst|op_2~25 (
// Equation(s):
// \inst|op_2~25_combout  = \busA[4]~17_combout  $ (\busB[4]~13_combout  $ ((\inst|op_2~17 )))
// \inst|op_2~27  = CARRY((\busA[4]~17_combout  & ((!\inst|op_2~17COUT1_44 ) # (!\busB[4]~13_combout ))) # (!\busA[4]~17_combout  & (!\busB[4]~13_combout  & !\inst|op_2~17COUT1_44 )))

	.clk(gnd),
	.dataa(\busA[4]~17_combout ),
	.datab(\busB[4]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|op_2~17 ),
	.cin1(\inst|op_2~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_2~25_combout ),
	.regout(),
	.cout(\inst|op_2~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|op_2~25 .cin0_used = "true";
defparam \inst|op_2~25 .cin1_used = "true";
defparam \inst|op_2~25 .lut_mask = "962b";
defparam \inst|op_2~25 .operation_mode = "arithmetic";
defparam \inst|op_2~25 .output_mode = "comb_only";
defparam \inst|op_2~25 .register_cascade_mode = "off";
defparam \inst|op_2~25 .sum_lutc_input = "cin";
defparam \inst|op_2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \inst|z[4]~78 (
// Equation(s):
// \inst|z[4]~78_combout  = (\inst5|Operation [0] & ((\inst5|Operation[1]~3_combout ) # ((\inst|op_2~25_combout )))) # (!\inst5|Operation [0] & (!\inst5|Operation[1]~3_combout  & (\inst|op_1~25_combout )))

	.clk(gnd),
	.dataa(\inst5|Operation [0]),
	.datab(\inst5|Operation[1]~3_combout ),
	.datac(\inst|op_1~25_combout ),
	.datad(\inst|op_2~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[4]~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[4]~78 .lut_mask = "ba98";
defparam \inst|z[4]~78 .operation_mode = "normal";
defparam \inst|z[4]~78 .output_mode = "comb_only";
defparam \inst|z[4]~78 .register_cascade_mode = "off";
defparam \inst|z[4]~78 .sum_lutc_input = "datac";
defparam \inst|z[4]~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \inst|z[4]~79 (
// Equation(s):
// \inst|z[4]~79_combout  = (\inst5|Operation[1]~3_combout  & ((\inst|z[4]~78_combout  & (\inst|op_4~20_combout )) # (!\inst|z[4]~78_combout  & ((\inst|op_3~20_combout ))))) # (!\inst5|Operation[1]~3_combout  & (((\inst|z[4]~78_combout ))))

	.clk(gnd),
	.dataa(\inst|op_4~20_combout ),
	.datab(\inst5|Operation[1]~3_combout ),
	.datac(\inst|op_3~20_combout ),
	.datad(\inst|z[4]~78_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[4]~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[4]~79 .lut_mask = "bbc0";
defparam \inst|z[4]~79 .operation_mode = "normal";
defparam \inst|z[4]~79 .output_mode = "comb_only";
defparam \inst|z[4]~79 .register_cascade_mode = "off";
defparam \inst|z[4]~79 .sum_lutc_input = "datac";
defparam \inst|z[4]~79 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \inst4|addr_ffs[4] (
// Equation(s):
// \inst4|addr_ffs[4]~COMBOUT  = (\inst5|Operation [2] & (\inst|z[4]~80_combout )) # (!\inst5|Operation [2] & (((\inst|z[4]~79_combout ))))
// \inst4|addr_ffs [4] = DFFEAS(\inst4|addr_ffs[4]~COMBOUT , GLOBAL(\clk~combout ), VCC, , , \inst4|addr_ffs [4], , , \DecodTarget|s0~5_combout )

	.clk(\clk~combout ),
	.dataa(\inst|z[4]~80_combout ),
	.datab(\inst5|Operation [2]),
	.datac(\inst4|addr_ffs [4]),
	.datad(\inst|z[4]~79_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DecodTarget|s0~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|addr_ffs[4]~COMBOUT ),
	.regout(\inst4|addr_ffs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|addr_ffs[4] .lut_mask = "bb88";
defparam \inst4|addr_ffs[4] .operation_mode = "normal";
defparam \inst4|addr_ffs[4] .output_mode = "reg_and_comb";
defparam \inst4|addr_ffs[4] .register_cascade_mode = "off";
defparam \inst4|addr_ffs[4] .sum_lutc_input = "datac";
defparam \inst4|addr_ffs[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \busA[4]~17 (
// Equation(s):
// \busA[4]~17_combout  = (((\busA[4]~15 ) # (\busA[4]~16 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\busA[4]~15 ),
	.datad(\busA[4]~16 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[4]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busA[4]~17 .lut_mask = "fff0";
defparam \busA[4]~17 .operation_mode = "normal";
defparam \busA[4]~17 .output_mode = "comb_only";
defparam \busA[4]~17 .register_cascade_mode = "off";
defparam \busA[4]~17 .sum_lutc_input = "datac";
defparam \busA[4]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \inst|op_4~15 (
// Equation(s):
// \inst|op_4~15_combout  = (\busA[5]~14_combout  $ ((!\inst|op_4~22 )))
// \inst|op_4~17  = CARRY(((!\busA[5]~14_combout  & !\inst|op_4~22 )))
// \inst|op_4~17COUT1_45  = CARRY(((!\busA[5]~14_combout  & !\inst|op_4~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\busA[5]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|op_4~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_4~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_4~17 ),
	.cout1(\inst|op_4~17COUT1_45 ));
// synopsys translate_off
defparam \inst|op_4~15 .cin_used = "true";
defparam \inst|op_4~15 .lut_mask = "c303";
defparam \inst|op_4~15 .operation_mode = "arithmetic";
defparam \inst|op_4~15 .output_mode = "comb_only";
defparam \inst|op_4~15 .register_cascade_mode = "off";
defparam \inst|op_4~15 .sum_lutc_input = "cin";
defparam \inst|op_4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \inst|op_2~20 (
// Equation(s):
// \inst|op_2~20_combout  = \busB[5]~11_combout  $ (\busA[5]~14_combout  $ ((!\inst|op_2~27 )))
// \inst|op_2~22  = CARRY((\busB[5]~11_combout  & ((!\inst|op_2~27 ) # (!\busA[5]~14_combout ))) # (!\busB[5]~11_combout  & (!\busA[5]~14_combout  & !\inst|op_2~27 )))
// \inst|op_2~22COUT1_45  = CARRY((\busB[5]~11_combout  & ((!\inst|op_2~27 ) # (!\busA[5]~14_combout ))) # (!\busB[5]~11_combout  & (!\busA[5]~14_combout  & !\inst|op_2~27 )))

	.clk(gnd),
	.dataa(\busB[5]~11_combout ),
	.datab(\busA[5]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|op_2~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_2~22 ),
	.cout1(\inst|op_2~22COUT1_45 ));
// synopsys translate_off
defparam \inst|op_2~20 .cin_used = "true";
defparam \inst|op_2~20 .lut_mask = "692b";
defparam \inst|op_2~20 .operation_mode = "arithmetic";
defparam \inst|op_2~20 .output_mode = "comb_only";
defparam \inst|op_2~20 .register_cascade_mode = "off";
defparam \inst|op_2~20 .sum_lutc_input = "cin";
defparam \inst|op_2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \inst|op_3~15 (
// Equation(s):
// \inst|op_3~15_combout  = (\busA[5]~14_combout  $ ((!\inst|op_3~22 )))
// \inst|op_3~17  = CARRY(((\busA[5]~14_combout  & !\inst|op_3~22 )))
// \inst|op_3~17COUT1_39  = CARRY(((\busA[5]~14_combout  & !\inst|op_3~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\busA[5]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|op_3~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_3~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_3~17 ),
	.cout1(\inst|op_3~17COUT1_39 ));
// synopsys translate_off
defparam \inst|op_3~15 .cin_used = "true";
defparam \inst|op_3~15 .lut_mask = "c30c";
defparam \inst|op_3~15 .operation_mode = "arithmetic";
defparam \inst|op_3~15 .output_mode = "comb_only";
defparam \inst|op_3~15 .register_cascade_mode = "off";
defparam \inst|op_3~15 .sum_lutc_input = "cin";
defparam \inst|op_3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \inst|op_1~20 (
// Equation(s):
// \inst|op_1~20_combout  = \busB[5]~11_combout  $ (\busA[5]~14_combout  $ ((\inst|op_1~27 )))
// \inst|op_1~22  = CARRY((\busB[5]~11_combout  & (!\busA[5]~14_combout  & !\inst|op_1~27 )) # (!\busB[5]~11_combout  & ((!\inst|op_1~27 ) # (!\busA[5]~14_combout ))))
// \inst|op_1~22COUT1_45  = CARRY((\busB[5]~11_combout  & (!\busA[5]~14_combout  & !\inst|op_1~27 )) # (!\busB[5]~11_combout  & ((!\inst|op_1~27 ) # (!\busA[5]~14_combout ))))

	.clk(gnd),
	.dataa(\busB[5]~11_combout ),
	.datab(\busA[5]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|op_1~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_1~22 ),
	.cout1(\inst|op_1~22COUT1_45 ));
// synopsys translate_off
defparam \inst|op_1~20 .cin_used = "true";
defparam \inst|op_1~20 .lut_mask = "9617";
defparam \inst|op_1~20 .operation_mode = "arithmetic";
defparam \inst|op_1~20 .output_mode = "comb_only";
defparam \inst|op_1~20 .register_cascade_mode = "off";
defparam \inst|op_1~20 .sum_lutc_input = "cin";
defparam \inst|op_1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \inst|z[5]~75 (
// Equation(s):
// \inst|z[5]~75_combout  = (\inst5|Operation[1]~3_combout  & ((\inst|op_3~15_combout ) # ((\inst5|Operation [0])))) # (!\inst5|Operation[1]~3_combout  & (((!\inst5|Operation [0] & \inst|op_1~20_combout ))))

	.clk(gnd),
	.dataa(\inst5|Operation[1]~3_combout ),
	.datab(\inst|op_3~15_combout ),
	.datac(\inst5|Operation [0]),
	.datad(\inst|op_1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[5]~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[5]~75 .lut_mask = "ada8";
defparam \inst|z[5]~75 .operation_mode = "normal";
defparam \inst|z[5]~75 .output_mode = "comb_only";
defparam \inst|z[5]~75 .register_cascade_mode = "off";
defparam \inst|z[5]~75 .sum_lutc_input = "datac";
defparam \inst|z[5]~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \inst|z[5]~76 (
// Equation(s):
// \inst|z[5]~76_combout  = (\inst5|Operation [0] & ((\inst|z[5]~75_combout  & (\inst|op_4~15_combout )) # (!\inst|z[5]~75_combout  & ((\inst|op_2~20_combout ))))) # (!\inst5|Operation [0] & (((\inst|z[5]~75_combout ))))

	.clk(gnd),
	.dataa(\inst|op_4~15_combout ),
	.datab(\inst|op_2~20_combout ),
	.datac(\inst5|Operation [0]),
	.datad(\inst|z[5]~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[5]~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[5]~76 .lut_mask = "afc0";
defparam \inst|z[5]~76 .operation_mode = "normal";
defparam \inst|z[5]~76 .output_mode = "comb_only";
defparam \inst|z[5]~76 .register_cascade_mode = "off";
defparam \inst|z[5]~76 .sum_lutc_input = "datac";
defparam \inst|z[5]~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \inst4|addr_ffs[5] (
// Equation(s):
// \inst4|addr_ffs[5]~COMBOUT  = (\inst5|Operation [2] & (\inst|z[5]~77_combout )) # (!\inst5|Operation [2] & (((\inst|z[5]~76_combout ))))
// \inst4|addr_ffs [5] = DFFEAS(\inst4|addr_ffs[5]~COMBOUT , GLOBAL(\clk~combout ), VCC, , , \inst4|addr_ffs [5], , , \DecodTarget|s0~5_combout )

	.clk(\clk~combout ),
	.dataa(\inst|z[5]~77_combout ),
	.datab(\inst5|Operation [2]),
	.datac(\inst4|addr_ffs [5]),
	.datad(\inst|z[5]~76_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DecodTarget|s0~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|addr_ffs[5]~COMBOUT ),
	.regout(\inst4|addr_ffs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|addr_ffs[5] .lut_mask = "bb88";
defparam \inst4|addr_ffs[5] .operation_mode = "normal";
defparam \inst4|addr_ffs[5] .output_mode = "reg_and_comb";
defparam \inst4|addr_ffs[5] .register_cascade_mode = "off";
defparam \inst4|addr_ffs[5] .sum_lutc_input = "datac";
defparam \inst4|addr_ffs[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \busB[5]~11 (
// Equation(s):
// \busB[5]~11_combout  = (\busB[5]~10 ) # ((\inst5|SB[0]~4_combout  & (\PC|FFs [5] & \busB[7]~2_combout )))

	.clk(gnd),
	.dataa(\inst5|SB[0]~4_combout ),
	.datab(\PC|FFs [5]),
	.datac(\busB[7]~2_combout ),
	.datad(\busB[5]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[5]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busB[5]~11 .lut_mask = "ff80";
defparam \busB[5]~11 .operation_mode = "normal";
defparam \busB[5]~11 .output_mode = "comb_only";
defparam \busB[5]~11 .register_cascade_mode = "off";
defparam \busB[5]~11 .sum_lutc_input = "datac";
defparam \busB[5]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \inst|z[5]~77 (
// Equation(s):
// \inst|z[5]~77_combout  = (\inst5|Operation [0] & (\busB[5]~11_combout  $ (((\busA[5]~14_combout  & !\inst5|Operation[1]~3_combout ))))) # (!\inst5|Operation [0] & ((\busA[5]~14_combout  $ (!\inst5|Operation[1]~3_combout ))))

	.clk(gnd),
	.dataa(\busB[5]~11_combout ),
	.datab(\inst5|Operation [0]),
	.datac(\busA[5]~14_combout ),
	.datad(\inst5|Operation[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[5]~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[5]~77 .lut_mask = "b84b";
defparam \inst|z[5]~77 .operation_mode = "normal";
defparam \inst|z[5]~77 .output_mode = "comb_only";
defparam \inst|z[5]~77 .register_cascade_mode = "off";
defparam \inst|z[5]~77 .sum_lutc_input = "datac";
defparam \inst|z[5]~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \R0|FFs[7] (
// Equation(s):
// \busA[7]~1  = (\DecodA|s0~2_combout  & ((\inst5|SA[0]~16_combout  & (\R1|FFs [7])) # (!\inst5|SA[0]~16_combout  & ((F1_FFs[7])))))
// \R0|FFs [7] = DFFEAS(\busA[7]~1 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~2_combout , \inst4|addr_ffs[7]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\R1|FFs [7]),
	.datab(\DecodA|s0~2_combout ),
	.datac(\inst4|addr_ffs[7]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[7]~1 ),
	.regout(\R0|FFs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R0|FFs[7] .lut_mask = "88c0";
defparam \R0|FFs[7] .operation_mode = "normal";
defparam \R0|FFs[7] .output_mode = "reg_and_comb";
defparam \R0|FFs[7] .register_cascade_mode = "off";
defparam \R0|FFs[7] .sum_lutc_input = "qfbk";
defparam \R0|FFs[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \PC|FFs[7] (
// Equation(s):
// \busA[7]~0  = (\DecodA|s0~1_combout  & ((\inst5|SA[0]~16_combout  & ((F5_FFs[7]))) # (!\inst5|SA[0]~16_combout  & (\entrada~combout [7]))))
// \PC|FFs [7] = DFFEAS(\busA[7]~0 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~1_combout , \inst4|addr_ffs[7]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\entrada~combout [7]),
	.datab(\inst5|SA[0]~16_combout ),
	.datac(\inst4|addr_ffs[7]~COMBOUT ),
	.datad(\DecodA|s0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[7]~0 ),
	.regout(\PC|FFs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC|FFs[7] .lut_mask = "e200";
defparam \PC|FFs[7] .operation_mode = "normal";
defparam \PC|FFs[7] .output_mode = "reg_and_comb";
defparam \PC|FFs[7] .register_cascade_mode = "off";
defparam \PC|FFs[7] .sum_lutc_input = "qfbk";
defparam \PC|FFs[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \busA[7]~2 (
// Equation(s):
// \busA[7]~2_combout  = (((\busA[7]~1 ) # (\busA[7]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\busA[7]~1 ),
	.datad(\busA[7]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[7]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busA[7]~2 .lut_mask = "fff0";
defparam \busA[7]~2 .operation_mode = "normal";
defparam \busA[7]~2 .output_mode = "comb_only";
defparam \busA[7]~2 .register_cascade_mode = "off";
defparam \busA[7]~2 .sum_lutc_input = "datac";
defparam \busA[7]~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \entrada[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\entrada~combout [6]),
	.padio(entrada[6]));
// synopsys translate_off
defparam \entrada[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \PC|FFs[6] (
// Equation(s):
// \busA[6]~6  = (\DecodA|s0~1_combout  & ((\inst5|SA[0]~16_combout  & ((F5_FFs[6]))) # (!\inst5|SA[0]~16_combout  & (\entrada~combout [6]))))
// \PC|FFs [6] = DFFEAS(\busA[6]~6 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~1_combout , \inst4|addr_ffs[6]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\entrada~combout [6]),
	.datab(\inst5|SA[0]~16_combout ),
	.datac(\inst4|addr_ffs[6]~COMBOUT ),
	.datad(\DecodA|s0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[6]~6 ),
	.regout(\PC|FFs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC|FFs[6] .lut_mask = "e200";
defparam \PC|FFs[6] .operation_mode = "normal";
defparam \PC|FFs[6] .output_mode = "reg_and_comb";
defparam \PC|FFs[6] .register_cascade_mode = "off";
defparam \PC|FFs[6] .sum_lutc_input = "qfbk";
defparam \PC|FFs[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \R1|FFs[6] (
// Equation(s):
// \busB[6]~6  = (\busB[7]~0_combout  & ((\inst5|SB[0]~4_combout  & ((F2_FFs[6]))) # (!\inst5|SB[0]~4_combout  & (\R0|FFs [6]))))
// \R1|FFs [6] = DFFEAS(\busB[6]~6 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~3_combout , \inst4|addr_ffs[6]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\R0|FFs [6]),
	.datab(\busB[7]~0_combout ),
	.datac(\inst4|addr_ffs[6]~COMBOUT ),
	.datad(\inst5|SB[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[6]~6 ),
	.regout(\R1|FFs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R1|FFs[6] .lut_mask = "c088";
defparam \R1|FFs[6] .operation_mode = "normal";
defparam \R1|FFs[6] .output_mode = "reg_and_comb";
defparam \R1|FFs[6] .register_cascade_mode = "off";
defparam \R1|FFs[6] .sum_lutc_input = "qfbk";
defparam \R1|FFs[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \R0|FFs[6] (
// Equation(s):
// \busA[6]~7  = (\DecodA|s0~2_combout  & ((\inst5|SA[0]~16_combout  & (\R1|FFs [6])) # (!\inst5|SA[0]~16_combout  & ((F1_FFs[6])))))
// \R0|FFs [6] = DFFEAS(\busA[6]~7 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~2_combout , \inst4|addr_ffs[6]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\R1|FFs [6]),
	.datab(\DecodA|s0~2_combout ),
	.datac(\inst4|addr_ffs[6]~COMBOUT ),
	.datad(\inst5|SA[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[6]~7 ),
	.regout(\R0|FFs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R0|FFs[6] .lut_mask = "88c0";
defparam \R0|FFs[6] .operation_mode = "normal";
defparam \R0|FFs[6] .output_mode = "reg_and_comb";
defparam \R0|FFs[6] .register_cascade_mode = "off";
defparam \R0|FFs[6] .sum_lutc_input = "qfbk";
defparam \R0|FFs[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \busB[6]~7 (
// Equation(s):
// \busB[6]~7_combout  = (\busB[6]~6 ) # ((\inst5|SB[0]~4_combout  & (\PC|FFs [6] & \busB[7]~2_combout )))

	.clk(gnd),
	.dataa(\inst5|SB[0]~4_combout ),
	.datab(\PC|FFs [6]),
	.datac(\busB[7]~2_combout ),
	.datad(\busB[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busB[6]~7 .lut_mask = "ff80";
defparam \busB[6]~7 .operation_mode = "normal";
defparam \busB[6]~7 .output_mode = "comb_only";
defparam \busB[6]~7 .register_cascade_mode = "off";
defparam \busB[6]~7 .sum_lutc_input = "datac";
defparam \busB[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \inst|z[6]~71 (
// Equation(s):
// \inst|z[6]~71_combout  = (\inst5|Operation [0] & (\busB[6]~7_combout  $ (((!\inst5|Operation[1]~3_combout  & \busA[6]~8_combout ))))) # (!\inst5|Operation [0] & (\inst5|Operation[1]~3_combout  $ (((!\busA[6]~8_combout )))))

	.clk(gnd),
	.dataa(\inst5|Operation[1]~3_combout ),
	.datab(\busB[6]~7_combout ),
	.datac(\inst5|Operation [0]),
	.datad(\busA[6]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[6]~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[6]~71 .lut_mask = "9ac5";
defparam \inst|z[6]~71 .operation_mode = "normal";
defparam \inst|z[6]~71 .output_mode = "comb_only";
defparam \inst|z[6]~71 .register_cascade_mode = "off";
defparam \inst|z[6]~71 .sum_lutc_input = "datac";
defparam \inst|z[6]~71 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \inst|op_4~5 (
// Equation(s):
// \inst|op_4~5_combout  = \busA[6]~8_combout  $ (((((!\inst|op_4~22  & \inst|op_4~17 ) # (\inst|op_4~22  & \inst|op_4~17COUT1_45 )))))
// \inst|op_4~7  = CARRY((\busA[6]~8_combout ) # ((!\inst|op_4~17 )))
// \inst|op_4~7COUT1_46  = CARRY((\busA[6]~8_combout ) # ((!\inst|op_4~17COUT1_45 )))

	.clk(gnd),
	.dataa(\busA[6]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|op_4~22 ),
	.cin0(\inst|op_4~17 ),
	.cin1(\inst|op_4~17COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_4~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_4~7 ),
	.cout1(\inst|op_4~7COUT1_46 ));
// synopsys translate_off
defparam \inst|op_4~5 .cin0_used = "true";
defparam \inst|op_4~5 .cin1_used = "true";
defparam \inst|op_4~5 .cin_used = "true";
defparam \inst|op_4~5 .lut_mask = "5aaf";
defparam \inst|op_4~5 .operation_mode = "arithmetic";
defparam \inst|op_4~5 .output_mode = "comb_only";
defparam \inst|op_4~5 .register_cascade_mode = "off";
defparam \inst|op_4~5 .sum_lutc_input = "cin";
defparam \inst|op_4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \inst|op_3~5 (
// Equation(s):
// \inst|op_3~5_combout  = (\busA[6]~8_combout  $ (((!\inst|op_3~22  & \inst|op_3~17 ) # (\inst|op_3~22  & \inst|op_3~17COUT1_39 ))))
// \inst|op_3~7  = CARRY(((!\inst|op_3~17 ) # (!\busA[6]~8_combout )))
// \inst|op_3~7COUT1_40  = CARRY(((!\inst|op_3~17COUT1_39 ) # (!\busA[6]~8_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\busA[6]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|op_3~22 ),
	.cin0(\inst|op_3~17 ),
	.cin1(\inst|op_3~17COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_3~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_3~7 ),
	.cout1(\inst|op_3~7COUT1_40 ));
// synopsys translate_off
defparam \inst|op_3~5 .cin0_used = "true";
defparam \inst|op_3~5 .cin1_used = "true";
defparam \inst|op_3~5 .cin_used = "true";
defparam \inst|op_3~5 .lut_mask = "3c3f";
defparam \inst|op_3~5 .operation_mode = "arithmetic";
defparam \inst|op_3~5 .output_mode = "comb_only";
defparam \inst|op_3~5 .register_cascade_mode = "off";
defparam \inst|op_3~5 .sum_lutc_input = "cin";
defparam \inst|op_3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \inst|op_2~10 (
// Equation(s):
// \inst|op_2~10_combout  = \busB[6]~7_combout  $ (\busA[6]~8_combout  $ (((!\inst|op_2~27  & \inst|op_2~22 ) # (\inst|op_2~27  & \inst|op_2~22COUT1_45 ))))
// \inst|op_2~12  = CARRY((\busB[6]~7_combout  & (\busA[6]~8_combout  & !\inst|op_2~22 )) # (!\busB[6]~7_combout  & ((\busA[6]~8_combout ) # (!\inst|op_2~22 ))))
// \inst|op_2~12COUT1_46  = CARRY((\busB[6]~7_combout  & (\busA[6]~8_combout  & !\inst|op_2~22COUT1_45 )) # (!\busB[6]~7_combout  & ((\busA[6]~8_combout ) # (!\inst|op_2~22COUT1_45 ))))

	.clk(gnd),
	.dataa(\busB[6]~7_combout ),
	.datab(\busA[6]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|op_2~27 ),
	.cin0(\inst|op_2~22 ),
	.cin1(\inst|op_2~22COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_2~12 ),
	.cout1(\inst|op_2~12COUT1_46 ));
// synopsys translate_off
defparam \inst|op_2~10 .cin0_used = "true";
defparam \inst|op_2~10 .cin1_used = "true";
defparam \inst|op_2~10 .cin_used = "true";
defparam \inst|op_2~10 .lut_mask = "964d";
defparam \inst|op_2~10 .operation_mode = "arithmetic";
defparam \inst|op_2~10 .output_mode = "comb_only";
defparam \inst|op_2~10 .register_cascade_mode = "off";
defparam \inst|op_2~10 .sum_lutc_input = "cin";
defparam \inst|op_2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \inst|op_1~10 (
// Equation(s):
// \inst|op_1~10_combout  = \busA[6]~8_combout  $ (\busB[6]~7_combout  $ ((!(!\inst|op_1~27  & \inst|op_1~22 ) # (\inst|op_1~27  & \inst|op_1~22COUT1_45 ))))
// \inst|op_1~12  = CARRY((\busA[6]~8_combout  & ((\busB[6]~7_combout ) # (!\inst|op_1~22 ))) # (!\busA[6]~8_combout  & (\busB[6]~7_combout  & !\inst|op_1~22 )))
// \inst|op_1~12COUT1_46  = CARRY((\busA[6]~8_combout  & ((\busB[6]~7_combout ) # (!\inst|op_1~22COUT1_45 ))) # (!\busA[6]~8_combout  & (\busB[6]~7_combout  & !\inst|op_1~22COUT1_45 )))

	.clk(gnd),
	.dataa(\busA[6]~8_combout ),
	.datab(\busB[6]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|op_1~27 ),
	.cin0(\inst|op_1~22 ),
	.cin1(\inst|op_1~22COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|op_1~12 ),
	.cout1(\inst|op_1~12COUT1_46 ));
// synopsys translate_off
defparam \inst|op_1~10 .cin0_used = "true";
defparam \inst|op_1~10 .cin1_used = "true";
defparam \inst|op_1~10 .cin_used = "true";
defparam \inst|op_1~10 .lut_mask = "698e";
defparam \inst|op_1~10 .operation_mode = "arithmetic";
defparam \inst|op_1~10 .output_mode = "comb_only";
defparam \inst|op_1~10 .register_cascade_mode = "off";
defparam \inst|op_1~10 .sum_lutc_input = "cin";
defparam \inst|op_1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \inst|z[6]~69 (
// Equation(s):
// \inst|z[6]~69_combout  = (\inst5|Operation [0] & ((\inst5|Operation[1]~3_combout ) # ((\inst|op_2~10_combout )))) # (!\inst5|Operation [0] & (!\inst5|Operation[1]~3_combout  & ((\inst|op_1~10_combout ))))

	.clk(gnd),
	.dataa(\inst5|Operation [0]),
	.datab(\inst5|Operation[1]~3_combout ),
	.datac(\inst|op_2~10_combout ),
	.datad(\inst|op_1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[6]~69_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[6]~69 .lut_mask = "b9a8";
defparam \inst|z[6]~69 .operation_mode = "normal";
defparam \inst|z[6]~69 .output_mode = "comb_only";
defparam \inst|z[6]~69 .register_cascade_mode = "off";
defparam \inst|z[6]~69 .sum_lutc_input = "datac";
defparam \inst|z[6]~69 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \inst|z[6]~70 (
// Equation(s):
// \inst|z[6]~70_combout  = (\inst5|Operation[1]~3_combout  & ((\inst|z[6]~69_combout  & (\inst|op_4~5_combout )) # (!\inst|z[6]~69_combout  & ((\inst|op_3~5_combout ))))) # (!\inst5|Operation[1]~3_combout  & (((\inst|z[6]~69_combout ))))

	.clk(gnd),
	.dataa(\inst|op_4~5_combout ),
	.datab(\inst5|Operation[1]~3_combout ),
	.datac(\inst|op_3~5_combout ),
	.datad(\inst|z[6]~69_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[6]~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[6]~70 .lut_mask = "bbc0";
defparam \inst|z[6]~70 .operation_mode = "normal";
defparam \inst|z[6]~70 .output_mode = "comb_only";
defparam \inst|z[6]~70 .register_cascade_mode = "off";
defparam \inst|z[6]~70 .sum_lutc_input = "datac";
defparam \inst|z[6]~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \inst4|addr_ffs[6] (
// Equation(s):
// \inst4|addr_ffs[6]~COMBOUT  = (\inst5|Operation [2] & (\inst|z[6]~71_combout )) # (!\inst5|Operation [2] & (((\inst|z[6]~70_combout ))))
// \inst4|addr_ffs [6] = DFFEAS(\inst4|addr_ffs[6]~COMBOUT , GLOBAL(\clk~combout ), VCC, , , \inst4|addr_ffs [6], , , \DecodTarget|s0~5_combout )

	.clk(\clk~combout ),
	.dataa(\inst|z[6]~71_combout ),
	.datab(\inst5|Operation [2]),
	.datac(\inst4|addr_ffs [6]),
	.datad(\inst|z[6]~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DecodTarget|s0~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|addr_ffs[6]~COMBOUT ),
	.regout(\inst4|addr_ffs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|addr_ffs[6] .lut_mask = "bb88";
defparam \inst4|addr_ffs[6] .operation_mode = "normal";
defparam \inst4|addr_ffs[6] .output_mode = "reg_and_comb";
defparam \inst4|addr_ffs[6] .register_cascade_mode = "off";
defparam \inst4|addr_ffs[6] .sum_lutc_input = "datac";
defparam \inst4|addr_ffs[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \busA[6]~8 (
// Equation(s):
// \busA[6]~8_combout  = (((\busA[6]~6 ) # (\busA[6]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\busA[6]~6 ),
	.datad(\busA[6]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[6]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busA[6]~8 .lut_mask = "fff0";
defparam \busA[6]~8 .operation_mode = "normal";
defparam \busA[6]~8 .output_mode = "comb_only";
defparam \busA[6]~8 .register_cascade_mode = "off";
defparam \busA[6]~8 .sum_lutc_input = "datac";
defparam \busA[6]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \inst|op_3~0 (
// Equation(s):
// \inst|op_3~0_combout  = (((!\inst|op_3~22  & \inst|op_3~7 ) # (\inst|op_3~22  & \inst|op_3~7COUT1_40 ) $ (!\busA[7]~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\busA[7]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|op_3~22 ),
	.cin0(\inst|op_3~7 ),
	.cin1(\inst|op_3~7COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|op_3~0 .cin0_used = "true";
defparam \inst|op_3~0 .cin1_used = "true";
defparam \inst|op_3~0 .cin_used = "true";
defparam \inst|op_3~0 .lut_mask = "f00f";
defparam \inst|op_3~0 .operation_mode = "normal";
defparam \inst|op_3~0 .output_mode = "comb_only";
defparam \inst|op_3~0 .register_cascade_mode = "off";
defparam \inst|op_3~0 .sum_lutc_input = "cin";
defparam \inst|op_3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \inst|op_4~0 (
// Equation(s):
// \inst|op_4~0_combout  = (((!\inst|op_4~22  & \inst|op_4~7 ) # (\inst|op_4~22  & \inst|op_4~7COUT1_46 ) $ (!\busA[7]~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\busA[7]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|op_4~22 ),
	.cin0(\inst|op_4~7 ),
	.cin1(\inst|op_4~7COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|op_4~0 .cin0_used = "true";
defparam \inst|op_4~0 .cin1_used = "true";
defparam \inst|op_4~0 .cin_used = "true";
defparam \inst|op_4~0 .lut_mask = "f00f";
defparam \inst|op_4~0 .operation_mode = "normal";
defparam \inst|op_4~0 .output_mode = "comb_only";
defparam \inst|op_4~0 .register_cascade_mode = "off";
defparam \inst|op_4~0 .sum_lutc_input = "cin";
defparam \inst|op_4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \inst|op_2~0 (
// Equation(s):
// \inst|op_2~0_combout  = \busB[7]~3_combout  $ ((((!\inst|op_2~27  & \inst|op_2~12 ) # (\inst|op_2~27  & \inst|op_2~12COUT1_46 ) $ (!\busA[7]~2_combout ))))

	.clk(gnd),
	.dataa(\busB[7]~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\busA[7]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|op_2~27 ),
	.cin0(\inst|op_2~12 ),
	.cin1(\inst|op_2~12COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|op_2~0 .cin0_used = "true";
defparam \inst|op_2~0 .cin1_used = "true";
defparam \inst|op_2~0 .cin_used = "true";
defparam \inst|op_2~0 .lut_mask = "5aa5";
defparam \inst|op_2~0 .operation_mode = "normal";
defparam \inst|op_2~0 .output_mode = "comb_only";
defparam \inst|op_2~0 .register_cascade_mode = "off";
defparam \inst|op_2~0 .sum_lutc_input = "cin";
defparam \inst|op_2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \inst|op_1~0 (
// Equation(s):
// \inst|op_1~0_combout  = (\busB[7]~3_combout  $ ((!\inst|op_1~27  & \inst|op_1~12 ) # (\inst|op_1~27  & \inst|op_1~12COUT1_46 ) $ (\busA[7]~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\busB[7]~3_combout ),
	.datac(vcc),
	.datad(\busA[7]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|op_1~27 ),
	.cin0(\inst|op_1~12 ),
	.cin1(\inst|op_1~12COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|op_1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|op_1~0 .cin0_used = "true";
defparam \inst|op_1~0 .cin1_used = "true";
defparam \inst|op_1~0 .cin_used = "true";
defparam \inst|op_1~0 .lut_mask = "c33c";
defparam \inst|op_1~0 .operation_mode = "normal";
defparam \inst|op_1~0 .output_mode = "comb_only";
defparam \inst|op_1~0 .register_cascade_mode = "off";
defparam \inst|op_1~0 .sum_lutc_input = "cin";
defparam \inst|op_1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \inst|z[7]~64 (
// Equation(s):
// \inst|z[7]~64_combout  = (\inst5|Operation[1]~3_combout  & (\inst5|Operation [0])) # (!\inst5|Operation[1]~3_combout  & ((\inst5|Operation [0] & (\inst|op_2~0_combout )) # (!\inst5|Operation [0] & ((\inst|op_1~0_combout )))))

	.clk(gnd),
	.dataa(\inst5|Operation[1]~3_combout ),
	.datab(\inst5|Operation [0]),
	.datac(\inst|op_2~0_combout ),
	.datad(\inst|op_1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[7]~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[7]~64 .lut_mask = "d9c8";
defparam \inst|z[7]~64 .operation_mode = "normal";
defparam \inst|z[7]~64 .output_mode = "comb_only";
defparam \inst|z[7]~64 .register_cascade_mode = "off";
defparam \inst|z[7]~64 .sum_lutc_input = "datac";
defparam \inst|z[7]~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \inst|z[7]~65 (
// Equation(s):
// \inst|z[7]~65_combout  = (\inst5|Operation[1]~3_combout  & ((\inst|z[7]~64_combout  & ((\inst|op_4~0_combout ))) # (!\inst|z[7]~64_combout  & (\inst|op_3~0_combout )))) # (!\inst5|Operation[1]~3_combout  & (((\inst|z[7]~64_combout ))))

	.clk(gnd),
	.dataa(\inst5|Operation[1]~3_combout ),
	.datab(\inst|op_3~0_combout ),
	.datac(\inst|op_4~0_combout ),
	.datad(\inst|z[7]~64_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[7]~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[7]~65 .lut_mask = "f588";
defparam \inst|z[7]~65 .operation_mode = "normal";
defparam \inst|z[7]~65 .output_mode = "comb_only";
defparam \inst|z[7]~65 .register_cascade_mode = "off";
defparam \inst|z[7]~65 .sum_lutc_input = "datac";
defparam \inst|z[7]~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \inst4|addr_ffs[7] (
// Equation(s):
// \inst4|addr_ffs[7]~COMBOUT  = (\inst5|Operation [2] & (\inst|z[7]~66_combout )) # (!\inst5|Operation [2] & (((\inst|z[7]~65_combout ))))
// \inst4|addr_ffs [7] = DFFEAS(\inst4|addr_ffs[7]~COMBOUT , GLOBAL(\clk~combout ), VCC, , , \inst4|addr_ffs [7], , , \DecodTarget|s0~5_combout )

	.clk(\clk~combout ),
	.dataa(\inst5|Operation [2]),
	.datab(\inst|z[7]~66_combout ),
	.datac(\inst4|addr_ffs [7]),
	.datad(\inst|z[7]~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DecodTarget|s0~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|addr_ffs[7]~COMBOUT ),
	.regout(\inst4|addr_ffs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|addr_ffs[7] .lut_mask = "dd88";
defparam \inst4|addr_ffs[7] .operation_mode = "normal";
defparam \inst4|addr_ffs[7] .output_mode = "reg_and_comb";
defparam \inst4|addr_ffs[7] .register_cascade_mode = "off";
defparam \inst4|addr_ffs[7] .sum_lutc_input = "datac";
defparam \inst4|addr_ffs[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \R1|FFs[7] (
// Equation(s):
// \busB[7]~1  = (\busB[7]~0_combout  & ((\inst5|SB[0]~4_combout  & ((F2_FFs[7]))) # (!\inst5|SB[0]~4_combout  & (\R0|FFs [7]))))
// \R1|FFs [7] = DFFEAS(\busB[7]~1 , GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~3_combout , \inst4|addr_ffs[7]~COMBOUT , , , VCC)

	.clk(\clk~combout ),
	.dataa(\R0|FFs [7]),
	.datab(\busB[7]~0_combout ),
	.datac(\inst4|addr_ffs[7]~COMBOUT ),
	.datad(\inst5|SB[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DecodTarget|s0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[7]~1 ),
	.regout(\R1|FFs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \R1|FFs[7] .lut_mask = "c088";
defparam \R1|FFs[7] .operation_mode = "normal";
defparam \R1|FFs[7] .output_mode = "reg_and_comb";
defparam \R1|FFs[7] .register_cascade_mode = "off";
defparam \R1|FFs[7] .sum_lutc_input = "qfbk";
defparam \R1|FFs[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \busB[7]~3 (
// Equation(s):
// \busB[7]~3_combout  = (\busB[7]~1 ) # ((\busB[7]~2_combout  & (\PC|FFs [7] & \inst5|SB[0]~4_combout )))

	.clk(gnd),
	.dataa(\busB[7]~2_combout ),
	.datab(\busB[7]~1 ),
	.datac(\PC|FFs [7]),
	.datad(\inst5|SB[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busB[7]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busB[7]~3 .lut_mask = "eccc";
defparam \busB[7]~3 .operation_mode = "normal";
defparam \busB[7]~3 .output_mode = "comb_only";
defparam \busB[7]~3 .register_cascade_mode = "off";
defparam \busB[7]~3 .sum_lutc_input = "datac";
defparam \busB[7]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \inst|z[7]~66 (
// Equation(s):
// \inst|z[7]~66_combout  = (\inst5|Operation [0] & (\busB[7]~3_combout  $ (((!\inst5|Operation[1]~3_combout  & \busA[7]~2_combout ))))) # (!\inst5|Operation [0] & (\inst5|Operation[1]~3_combout  $ (((!\busA[7]~2_combout )))))

	.clk(gnd),
	.dataa(\inst5|Operation[1]~3_combout ),
	.datab(\inst5|Operation [0]),
	.datac(\busB[7]~3_combout ),
	.datad(\busA[7]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[7]~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[7]~66 .lut_mask = "a6d1";
defparam \inst|z[7]~66 .operation_mode = "normal";
defparam \inst|z[7]~66 .output_mode = "comb_only";
defparam \inst|z[7]~66 .register_cascade_mode = "off";
defparam \inst|z[7]~66 .sum_lutc_input = "datac";
defparam \inst|z[7]~66 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \inst4|data[10]~9 (
// Equation(s):
// \inst4|data[10]~9_combout  = (((!\inst4|addr_ffs [7] & !\inst4|addr_ffs [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|addr_ffs [7]),
	.datad(\inst4|addr_ffs [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|data[10]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|data[10]~9 .lut_mask = "000f";
defparam \inst4|data[10]~9 .operation_mode = "normal";
defparam \inst4|data[10]~9 .output_mode = "comb_only";
defparam \inst4|data[10]~9 .register_cascade_mode = "off";
defparam \inst4|data[10]~9 .sum_lutc_input = "datac";
defparam \inst4|data[10]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \inst4|data[10]~10 (
// Equation(s):
// \inst4|data[10]~10_combout  = (!\inst4|addr_ffs [5] & (!\inst4|addr_ffs [3] & (!\inst4|addr_ffs [4] & \inst4|data[10]~9_combout )))

	.clk(gnd),
	.dataa(\inst4|addr_ffs [5]),
	.datab(\inst4|addr_ffs [3]),
	.datac(\inst4|addr_ffs [4]),
	.datad(\inst4|data[10]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|data[10]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|data[10]~10 .lut_mask = "0100";
defparam \inst4|data[10]~10 .operation_mode = "normal";
defparam \inst4|data[10]~10 .output_mode = "comb_only";
defparam \inst4|data[10]~10 .register_cascade_mode = "off";
defparam \inst4|data[10]~10 .sum_lutc_input = "datac";
defparam \inst4|data[10]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \inst4|data[11]~13 (
// Equation(s):
// \inst4|data[11]~13_combout  = (\inst4|data[10]~10_combout  & (\inst4|addr_ffs [0] $ (((\inst4|addr_ffs [2]) # (\inst4|addr_ffs [1])))))

	.clk(gnd),
	.dataa(\inst4|data[10]~10_combout ),
	.datab(\inst4|addr_ffs [2]),
	.datac(\inst4|addr_ffs [1]),
	.datad(\inst4|addr_ffs [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|data[11]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|data[11]~13 .lut_mask = "02a8";
defparam \inst4|data[11]~13 .operation_mode = "normal";
defparam \inst4|data[11]~13 .output_mode = "comb_only";
defparam \inst4|data[11]~13 .register_cascade_mode = "off";
defparam \inst4|data[11]~13 .sum_lutc_input = "datac";
defparam \inst4|data[11]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \inst5|mov (
// Equation(s):
// \inst5|mov~regout  = DFFEAS((!\inst4|data[9]~14_combout  & (\inst5|decod~regout  & (!\inst4|data [8] & \inst4|data[11]~13_combout ))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst4|data[9]~14_combout ),
	.datab(\inst5|decod~regout ),
	.datac(\inst4|data [8]),
	.datad(\inst4|data[11]~13_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|mov~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|mov .lut_mask = "0400";
defparam \inst5|mov .operation_mode = "normal";
defparam \inst5|mov .output_mode = "reg_only";
defparam \inst5|mov .register_cascade_mode = "off";
defparam \inst5|mov .sum_lutc_input = "datac";
defparam \inst5|mov .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \inst5|state[2]~1 (
// Equation(s):
// \inst5|state[2]~1_combout  = (((!\inst5|mov~regout  & !\inst5|jmp~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|mov~regout ),
	.datad(\inst5|jmp~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|state[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|state[2]~1 .lut_mask = "000f";
defparam \inst5|state[2]~1 .operation_mode = "normal";
defparam \inst5|state[2]~1 .output_mode = "comb_only";
defparam \inst5|state[2]~1 .register_cascade_mode = "off";
defparam \inst5|state[2]~1 .sum_lutc_input = "datac";
defparam \inst5|state[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \inst5|SA[1]~14 (
// Equation(s):
// \inst5|SA[1]~14_combout  = (!\inst5|state[2]~1_combout  & (\inst4|addr_ffs [2] & (\inst4|data[11]~11_combout  & \inst4|data[10]~10_combout )))

	.clk(gnd),
	.dataa(\inst5|state[2]~1_combout ),
	.datab(\inst4|addr_ffs [2]),
	.datac(\inst4|data[11]~11_combout ),
	.datad(\inst4|data[10]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|SA[1]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|SA[1]~14 .lut_mask = "4000";
defparam \inst5|SA[1]~14 .operation_mode = "normal";
defparam \inst5|SA[1]~14 .output_mode = "comb_only";
defparam \inst5|SA[1]~14 .register_cascade_mode = "off";
defparam \inst5|SA[1]~14 .sum_lutc_input = "datac";
defparam \inst5|SA[1]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \DecodA|s0~2 (
// Equation(s):
// \DecodA|s0~2_combout  = (!\inst5|SA[1]~14_combout  & (!\inst5|SA[2]~13_combout  & ((!\inst4|data[11]~18_combout ) # (!\inst5|arit~regout ))))

	.clk(gnd),
	.dataa(\inst5|arit~regout ),
	.datab(\inst5|SA[1]~14_combout ),
	.datac(\inst4|data[11]~18_combout ),
	.datad(\inst5|SA[2]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DecodA|s0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DecodA|s0~2 .lut_mask = "0013";
defparam \DecodA|s0~2 .operation_mode = "normal";
defparam \DecodA|s0~2 .output_mode = "comb_only";
defparam \DecodA|s0~2 .register_cascade_mode = "off";
defparam \DecodA|s0~2 .sum_lutc_input = "datac";
defparam \DecodA|s0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \busA[2]~23 (
// Equation(s):
// \busA[2]~23_combout  = (((\busA[2]~22 ) # (\busA[2]~21 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\busA[2]~22 ),
	.datad(\busA[2]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\busA[2]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \busA[2]~23 .lut_mask = "fff0";
defparam \busA[2]~23 .operation_mode = "normal";
defparam \busA[2]~23 .output_mode = "comb_only";
defparam \busA[2]~23 .register_cascade_mode = "off";
defparam \busA[2]~23 .sum_lutc_input = "datac";
defparam \busA[2]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \inst|z[2]~86 (
// Equation(s):
// \inst|z[2]~86_combout  = (\inst5|Operation [0] & (\busB[2]~17_combout  $ (((\busA[2]~23_combout  & !\inst5|Operation[1]~3_combout ))))) # (!\inst5|Operation [0] & (\busA[2]~23_combout  $ (((!\inst5|Operation[1]~3_combout )))))

	.clk(gnd),
	.dataa(\busA[2]~23_combout ),
	.datab(\busB[2]~17_combout ),
	.datac(\inst5|Operation [0]),
	.datad(\inst5|Operation[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[2]~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[2]~86 .lut_mask = "ca65";
defparam \inst|z[2]~86 .operation_mode = "normal";
defparam \inst|z[2]~86 .output_mode = "comb_only";
defparam \inst|z[2]~86 .register_cascade_mode = "off";
defparam \inst|z[2]~86 .sum_lutc_input = "datac";
defparam \inst|z[2]~86 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \inst4|data[9]~14 (
// Equation(s):
// \inst4|data[9]~14_combout  = (\inst4|addr_ffs [2] & (\inst4|data[10]~10_combout  & ((!\inst4|addr_ffs [1]) # (!\inst4|addr_ffs [0]))))

	.clk(gnd),
	.dataa(\inst4|addr_ffs [0]),
	.datab(\inst4|addr_ffs [1]),
	.datac(\inst4|addr_ffs [2]),
	.datad(\inst4|data[10]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|data[9]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|data[9]~14 .lut_mask = "7000";
defparam \inst4|data[9]~14 .operation_mode = "normal";
defparam \inst4|data[9]~14 .output_mode = "comb_only";
defparam \inst4|data[9]~14 .register_cascade_mode = "off";
defparam \inst4|data[9]~14 .sum_lutc_input = "datac";
defparam \inst4|data[9]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \inst5|Operation[1]~3 (
// Equation(s):
// \inst5|Operation[1]~3_combout  = ((\inst5|arit~regout  & ((\inst4|data[9]~14_combout ))) # (!\inst5|arit~regout  & (\inst5|reset_~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst5|arit~regout ),
	.datac(\inst5|reset_~regout ),
	.datad(\inst4|data[9]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Operation[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Operation[1]~3 .lut_mask = "fc30";
defparam \inst5|Operation[1]~3 .operation_mode = "normal";
defparam \inst5|Operation[1]~3 .output_mode = "comb_only";
defparam \inst5|Operation[1]~3 .register_cascade_mode = "off";
defparam \inst5|Operation[1]~3 .sum_lutc_input = "datac";
defparam \inst5|Operation[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \inst|z[1]~83 (
// Equation(s):
// \inst|z[1]~83_combout  = (\inst5|Operation [0] & (\busB[1]~15_combout  $ (((!\inst5|Operation[1]~3_combout  & \busA[1]~20_combout ))))) # (!\inst5|Operation [0] & (\inst5|Operation[1]~3_combout  $ (((!\busA[1]~20_combout )))))

	.clk(gnd),
	.dataa(\inst5|Operation[1]~3_combout ),
	.datab(\busB[1]~15_combout ),
	.datac(\inst5|Operation [0]),
	.datad(\busA[1]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[1]~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[1]~83 .lut_mask = "9ac5";
defparam \inst|z[1]~83 .operation_mode = "normal";
defparam \inst|z[1]~83 .output_mode = "comb_only";
defparam \inst|z[1]~83 .register_cascade_mode = "off";
defparam \inst|z[1]~83 .sum_lutc_input = "datac";
defparam \inst|z[1]~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \inst4|data[8] (
// Equation(s):
// \inst4|data [8] = (\inst4|data[10]~10_combout  & ((\inst4|addr_ffs [0] & (\inst4|addr_ffs [1] $ (\inst4|addr_ffs [2]))) # (!\inst4|addr_ffs [0] & (!\inst4|addr_ffs [1] & !\inst4|addr_ffs [2]))))

	.clk(gnd),
	.dataa(\inst4|addr_ffs [0]),
	.datab(\inst4|addr_ffs [1]),
	.datac(\inst4|addr_ffs [2]),
	.datad(\inst4|data[10]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|data [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|data[8] .lut_mask = "2900";
defparam \inst4|data[8] .operation_mode = "normal";
defparam \inst4|data[8] .output_mode = "comb_only";
defparam \inst4|data[8] .register_cascade_mode = "off";
defparam \inst4|data[8] .sum_lutc_input = "datac";
defparam \inst4|data[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \inst5|Operation[0] (
// Equation(s):
// \inst5|Operation [0] = (((\inst5|arit~regout  & \inst4|data [8])) # (!\inst5|reset_~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst5|arit~regout ),
	.datac(\inst5|reset_~regout ),
	.datad(\inst4|data [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Operation [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Operation[0] .lut_mask = "cf0f";
defparam \inst5|Operation[0] .operation_mode = "normal";
defparam \inst5|Operation[0] .output_mode = "comb_only";
defparam \inst5|Operation[0] .register_cascade_mode = "off";
defparam \inst5|Operation[0] .sum_lutc_input = "datac";
defparam \inst5|Operation[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \inst|z[0]~68 (
// Equation(s):
// \inst|z[0]~68_combout  = (\inst5|Operation [2] & ((\inst5|Operation [0] & (\busB[0]~5_combout )) # (!\inst5|Operation [0] & ((\busA[0]~5_combout ))))) # (!\inst5|Operation [2] & (((!\busA[0]~5_combout ))))

	.clk(gnd),
	.dataa(\inst5|Operation [2]),
	.datab(\inst5|Operation [0]),
	.datac(\busB[0]~5_combout ),
	.datad(\busA[0]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|z[0]~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|z[0]~68 .lut_mask = "a2d5";
defparam \inst|z[0]~68 .operation_mode = "normal";
defparam \inst|z[0]~68 .output_mode = "comb_only";
defparam \inst|z[0]~68 .register_cascade_mode = "off";
defparam \inst|z[0]~68 .sum_lutc_input = "datac";
defparam \inst|z[0]~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \inst4|data[10]~12 (
// Equation(s):
// \inst4|data[10]~12_combout  = (!\inst4|addr_ffs [0] & (!\inst4|addr_ffs [1] & (!\inst4|addr_ffs [2] & \inst4|data[10]~10_combout )))

	.clk(gnd),
	.dataa(\inst4|addr_ffs [0]),
	.datab(\inst4|addr_ffs [1]),
	.datac(\inst4|addr_ffs [2]),
	.datad(\inst4|data[10]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|data[10]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|data[10]~12 .lut_mask = "0100";
defparam \inst4|data[10]~12 .operation_mode = "normal";
defparam \inst4|data[10]~12 .output_mode = "comb_only";
defparam \inst4|data[10]~12 .register_cascade_mode = "off";
defparam \inst4|data[10]~12 .sum_lutc_input = "datac";
defparam \inst4|data[10]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \inst5|arit (
// Equation(s):
// \inst5|arit~regout  = DFFEAS((\inst5|decod~regout  & ((\inst4|data[10]~12_combout ) # ((!\inst4|data[11]~13_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst4|data[10]~12_combout ),
	.datab(\inst5|decod~regout ),
	.datac(\inst4|data[11]~13_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|arit~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|arit .lut_mask = "8c8c";
defparam \inst5|arit .operation_mode = "normal";
defparam \inst5|arit .output_mode = "reg_only";
defparam \inst5|arit .register_cascade_mode = "off";
defparam \inst5|arit .sum_lutc_input = "datac";
defparam \inst5|arit .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \inst5|SA[0]~15 (
// Equation(s):
// \inst5|SA[0]~15_combout  = ((\inst5|fetch~regout ) # ((!\inst5|state[2]~1_combout  & !\inst4|data[11]~17_combout ))) # (!\inst5|SA[2]~12 )

	.clk(gnd),
	.dataa(\inst5|SA[2]~12 ),
	.datab(\inst5|fetch~regout ),
	.datac(\inst5|state[2]~1_combout ),
	.datad(\inst4|data[11]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|SA[0]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|SA[0]~15 .lut_mask = "dddf";
defparam \inst5|SA[0]~15 .operation_mode = "normal";
defparam \inst5|SA[0]~15 .output_mode = "comb_only";
defparam \inst5|SA[0]~15 .register_cascade_mode = "off";
defparam \inst5|SA[0]~15 .sum_lutc_input = "datac";
defparam \inst5|SA[0]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \inst5|SA[0]~16 (
// Equation(s):
// \inst5|SA[0]~16_combout  = ((\inst5|SA[0]~15_combout ) # ((\inst5|arit~regout  & \inst5|Target[0]~6_combout )))

	.clk(gnd),
	.dataa(\inst5|arit~regout ),
	.datab(vcc),
	.datac(\inst5|SA[0]~15_combout ),
	.datad(\inst5|Target[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|SA[0]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|SA[0]~16 .lut_mask = "faf0";
defparam \inst5|SA[0]~16 .operation_mode = "normal";
defparam \inst5|SA[0]~16 .output_mode = "comb_only";
defparam \inst5|SA[0]~16 .register_cascade_mode = "off";
defparam \inst5|SA[0]~16 .sum_lutc_input = "datac";
defparam \inst5|SA[0]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \DecodTarget|s0~4 (
// Equation(s):
// \DecodTarget|s0~4_combout  = (!\inst5|fetch~regout  & (!\inst5|Target[0]~7_combout  & ((\inst4|data[11]~18_combout ) # (\inst5|SB[2]~3_combout ))))

	.clk(gnd),
	.dataa(\inst4|data[11]~18_combout ),
	.datab(\inst5|fetch~regout ),
	.datac(\inst5|Target[0]~7_combout ),
	.datad(\inst5|SB[2]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DecodTarget|s0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DecodTarget|s0~4 .lut_mask = "0302";
defparam \DecodTarget|s0~4 .operation_mode = "normal";
defparam \DecodTarget|s0~4 .output_mode = "comb_only";
defparam \DecodTarget|s0~4 .register_cascade_mode = "off";
defparam \DecodTarget|s0~4 .sum_lutc_input = "datac";
defparam \DecodTarget|s0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \inst3[7] (
// Equation(s):
// inst3[7] = DFFEAS((((\inst4|addr_ffs[7]~COMBOUT ))), GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|addr_ffs[7]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DecodTarget|s0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(inst3[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3[7] .lut_mask = "ff00";
defparam \inst3[7] .operation_mode = "normal";
defparam \inst3[7] .output_mode = "reg_only";
defparam \inst3[7] .register_cascade_mode = "off";
defparam \inst3[7] .sum_lutc_input = "datac";
defparam \inst3[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \inst3[6] (
// Equation(s):
// inst3[6] = DFFEAS((((\inst4|addr_ffs[6]~COMBOUT ))), GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|addr_ffs[6]~COMBOUT ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DecodTarget|s0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(inst3[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3[6] .lut_mask = "f0f0";
defparam \inst3[6] .operation_mode = "normal";
defparam \inst3[6] .output_mode = "reg_only";
defparam \inst3[6] .register_cascade_mode = "off";
defparam \inst3[6] .sum_lutc_input = "datac";
defparam \inst3[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \inst3[5] (
// Equation(s):
// inst3[5] = DFFEAS((((\inst4|addr_ffs[5]~COMBOUT ))), GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|addr_ffs[5]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DecodTarget|s0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(inst3[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3[5] .lut_mask = "ff00";
defparam \inst3[5] .operation_mode = "normal";
defparam \inst3[5] .output_mode = "reg_only";
defparam \inst3[5] .register_cascade_mode = "off";
defparam \inst3[5] .sum_lutc_input = "datac";
defparam \inst3[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \inst3[4] (
// Equation(s):
// inst3[4] = DFFEAS((((\inst4|addr_ffs[4]~COMBOUT ))), GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|addr_ffs[4]~COMBOUT ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DecodTarget|s0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(inst3[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3[4] .lut_mask = "f0f0";
defparam \inst3[4] .operation_mode = "normal";
defparam \inst3[4] .output_mode = "reg_only";
defparam \inst3[4] .register_cascade_mode = "off";
defparam \inst3[4] .sum_lutc_input = "datac";
defparam \inst3[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \inst3[3] (
// Equation(s):
// inst3[3] = DFFEAS((((\inst4|addr_ffs[3]~COMBOUT ))), GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|addr_ffs[3]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DecodTarget|s0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(inst3[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3[3] .lut_mask = "ff00";
defparam \inst3[3] .operation_mode = "normal";
defparam \inst3[3] .output_mode = "reg_only";
defparam \inst3[3] .register_cascade_mode = "off";
defparam \inst3[3] .sum_lutc_input = "datac";
defparam \inst3[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \inst3[2] (
// Equation(s):
// inst3[2] = DFFEAS((((\inst4|addr_ffs[2]~COMBOUT ))), GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|addr_ffs[2]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DecodTarget|s0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(inst3[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3[2] .lut_mask = "ff00";
defparam \inst3[2] .operation_mode = "normal";
defparam \inst3[2] .output_mode = "reg_only";
defparam \inst3[2] .register_cascade_mode = "off";
defparam \inst3[2] .sum_lutc_input = "datac";
defparam \inst3[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \inst3[1] (
// Equation(s):
// inst3[1] = DFFEAS((((\inst4|addr_ffs[1]~COMBOUT ))), GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|addr_ffs[1]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DecodTarget|s0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(inst3[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3[1] .lut_mask = "ff00";
defparam \inst3[1] .operation_mode = "normal";
defparam \inst3[1] .output_mode = "reg_only";
defparam \inst3[1] .register_cascade_mode = "off";
defparam \inst3[1] .sum_lutc_input = "datac";
defparam \inst3[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \inst3[0] (
// Equation(s):
// inst3[0] = DFFEAS((((\inst4|addr_ffs[0]~COMBOUT ))), GLOBAL(\clk~combout ), VCC, , \DecodTarget|s0~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|addr_ffs[0]~COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DecodTarget|s0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(inst3[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3[0] .lut_mask = "ff00";
defparam \inst3[0] .operation_mode = "normal";
defparam \inst3[0] .output_mode = "reg_only";
defparam \inst3[0] .register_cascade_mode = "off";
defparam \inst3[0] .sum_lutc_input = "datac";
defparam \inst3[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \inst5|state[2] (
// Equation(s):
// \inst5|state [2] = (\inst5|mov~regout ) # (((\inst5|jmp~regout ) # (\inst5|arit~regout )))

	.clk(gnd),
	.dataa(\inst5|mov~regout ),
	.datab(vcc),
	.datac(\inst5|jmp~regout ),
	.datad(\inst5|arit~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|state [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|state[2] .lut_mask = "fffa";
defparam \inst5|state[2] .operation_mode = "normal";
defparam \inst5|state[2] .output_mode = "comb_only";
defparam \inst5|state[2] .register_cascade_mode = "off";
defparam \inst5|state[2] .sum_lutc_input = "datac";
defparam \inst5|state[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \inst5|state[0] (
// Equation(s):
// \inst5|state [0] = (((\inst5|decod~regout ) # (\inst5|fetch~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|decod~regout ),
	.datad(\inst5|fetch~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|state [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|state[0] .lut_mask = "fff0";
defparam \inst5|state[0] .operation_mode = "normal";
defparam \inst5|state[0] .output_mode = "comb_only";
defparam \inst5|state[0] .register_cascade_mode = "off";
defparam \inst5|state[0] .sum_lutc_input = "datac";
defparam \inst5|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Z_flag~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Z_flag));
// synopsys translate_off
defparam \Z_flag~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ena_Z_flag~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(ena_Z_flag));
// synopsys translate_off
defparam \ena_Z_flag~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_PC[7]~I (
	.datain(\PC|FFs [7]),
	.oe(vcc),
	.combout(),
	.padio(reg_PC[7]));
// synopsys translate_off
defparam \reg_PC[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_PC[6]~I (
	.datain(\PC|FFs [6]),
	.oe(vcc),
	.combout(),
	.padio(reg_PC[6]));
// synopsys translate_off
defparam \reg_PC[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_PC[5]~I (
	.datain(\PC|FFs [5]),
	.oe(vcc),
	.combout(),
	.padio(reg_PC[5]));
// synopsys translate_off
defparam \reg_PC[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_PC[4]~I (
	.datain(\PC|FFs [4]),
	.oe(vcc),
	.combout(),
	.padio(reg_PC[4]));
// synopsys translate_off
defparam \reg_PC[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_PC[3]~I (
	.datain(\PC|FFs [3]),
	.oe(vcc),
	.combout(),
	.padio(reg_PC[3]));
// synopsys translate_off
defparam \reg_PC[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_PC[2]~I (
	.datain(\PC|FFs [2]),
	.oe(vcc),
	.combout(),
	.padio(reg_PC[2]));
// synopsys translate_off
defparam \reg_PC[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_PC[1]~I (
	.datain(\PC|FFs [1]),
	.oe(vcc),
	.combout(),
	.padio(reg_PC[1]));
// synopsys translate_off
defparam \reg_PC[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_PC[0]~I (
	.datain(\PC|FFs [0]),
	.oe(vcc),
	.combout(),
	.padio(reg_PC[0]));
// synopsys translate_off
defparam \reg_PC[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R0[7]~I (
	.datain(\R0|FFs [7]),
	.oe(vcc),
	.combout(),
	.padio(reg_R0[7]));
// synopsys translate_off
defparam \reg_R0[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R0[6]~I (
	.datain(\R0|FFs [6]),
	.oe(vcc),
	.combout(),
	.padio(reg_R0[6]));
// synopsys translate_off
defparam \reg_R0[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R0[5]~I (
	.datain(\R0|FFs [5]),
	.oe(vcc),
	.combout(),
	.padio(reg_R0[5]));
// synopsys translate_off
defparam \reg_R0[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R0[4]~I (
	.datain(\R0|FFs [4]),
	.oe(vcc),
	.combout(),
	.padio(reg_R0[4]));
// synopsys translate_off
defparam \reg_R0[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R0[3]~I (
	.datain(\R0|FFs [3]),
	.oe(vcc),
	.combout(),
	.padio(reg_R0[3]));
// synopsys translate_off
defparam \reg_R0[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R0[2]~I (
	.datain(\R0|FFs [2]),
	.oe(vcc),
	.combout(),
	.padio(reg_R0[2]));
// synopsys translate_off
defparam \reg_R0[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R0[1]~I (
	.datain(\R0|FFs [1]),
	.oe(vcc),
	.combout(),
	.padio(reg_R0[1]));
// synopsys translate_off
defparam \reg_R0[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R0[0]~I (
	.datain(\R0|FFs [0]),
	.oe(vcc),
	.combout(),
	.padio(reg_R0[0]));
// synopsys translate_off
defparam \reg_R0[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R1[7]~I (
	.datain(\R1|FFs [7]),
	.oe(vcc),
	.combout(),
	.padio(reg_R1[7]));
// synopsys translate_off
defparam \reg_R1[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R1[6]~I (
	.datain(\R1|FFs [6]),
	.oe(vcc),
	.combout(),
	.padio(reg_R1[6]));
// synopsys translate_off
defparam \reg_R1[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R1[5]~I (
	.datain(\R1|FFs [5]),
	.oe(vcc),
	.combout(),
	.padio(reg_R1[5]));
// synopsys translate_off
defparam \reg_R1[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R1[4]~I (
	.datain(\R1|FFs [4]),
	.oe(vcc),
	.combout(),
	.padio(reg_R1[4]));
// synopsys translate_off
defparam \reg_R1[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R1[3]~I (
	.datain(\R1|FFs [3]),
	.oe(vcc),
	.combout(),
	.padio(reg_R1[3]));
// synopsys translate_off
defparam \reg_R1[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R1[2]~I (
	.datain(\R1|FFs [2]),
	.oe(vcc),
	.combout(),
	.padio(reg_R1[2]));
// synopsys translate_off
defparam \reg_R1[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R1[1]~I (
	.datain(\R1|FFs [1]),
	.oe(vcc),
	.combout(),
	.padio(reg_R1[1]));
// synopsys translate_off
defparam \reg_R1[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_R1[0]~I (
	.datain(\R1|FFs [0]),
	.oe(vcc),
	.combout(),
	.padio(reg_R1[0]));
// synopsys translate_off
defparam \reg_R1[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \saida[7]~I (
	.datain(inst3[7]),
	.oe(vcc),
	.combout(),
	.padio(saida[7]));
// synopsys translate_off
defparam \saida[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \saida[6]~I (
	.datain(inst3[6]),
	.oe(vcc),
	.combout(),
	.padio(saida[6]));
// synopsys translate_off
defparam \saida[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \saida[5]~I (
	.datain(inst3[5]),
	.oe(vcc),
	.combout(),
	.padio(saida[5]));
// synopsys translate_off
defparam \saida[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \saida[4]~I (
	.datain(inst3[4]),
	.oe(vcc),
	.combout(),
	.padio(saida[4]));
// synopsys translate_off
defparam \saida[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \saida[3]~I (
	.datain(inst3[3]),
	.oe(vcc),
	.combout(),
	.padio(saida[3]));
// synopsys translate_off
defparam \saida[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \saida[2]~I (
	.datain(inst3[2]),
	.oe(vcc),
	.combout(),
	.padio(saida[2]));
// synopsys translate_off
defparam \saida[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \saida[1]~I (
	.datain(inst3[1]),
	.oe(vcc),
	.combout(),
	.padio(saida[1]));
// synopsys translate_off
defparam \saida[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \saida[0]~I (
	.datain(inst3[0]),
	.oe(vcc),
	.combout(),
	.padio(saida[0]));
// synopsys translate_off
defparam \saida[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \state[2]~I (
	.datain(\inst5|state [2]),
	.oe(vcc),
	.combout(),
	.padio(state[2]));
// synopsys translate_off
defparam \state[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \state[1]~I (
	.datain(!\inst5|state[1]~0 ),
	.oe(vcc),
	.combout(),
	.padio(state[1]));
// synopsys translate_off
defparam \state[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \state[0]~I (
	.datain(\inst5|state [0]),
	.oe(vcc),
	.combout(),
	.padio(state[0]));
// synopsys translate_off
defparam \state[0]~I .operation_mode = "output";
// synopsys translate_on

endmodule
