# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.part5 
# Start time: 09:25:23 on Aug 10,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: seven_segment_8_bits.vhd(32): (vopt-3473) Component instance "c1 : conv_bcd" is not bound.
#         Region: /part5/s0
# ** Warning: seven_segment_8_bits.vhd(33): (vopt-3473) Component instance "s0 : seg_decoder" is not bound.
#         Region: /part5/s0
# ** Warning: seven_segment_8_bits.vhd(34): (vopt-3473) Component instance "s1 : seg_decoder" is not bound.
#         Region: /part5/s0
# ** Warning: seven_segment_8_bits.vhd(32): (vopt-3473) Component instance "c1 : conv_bcd" is not bound.
#         Region: /part5/s1
# ** Warning: seven_segment_8_bits.vhd(33): (vopt-3473) Component instance "s0 : seg_decoder" is not bound.
#         Region: /part5/s1
# ** Warning: seven_segment_8_bits.vhd(34): (vopt-3473) Component instance "s1 : seg_decoder" is not bound.
#         Region: /part5/s1
# ** Warning: seven_segment_8_bits.vhd(32): (vopt-3473) Component instance "c1 : conv_bcd" is not bound.
#         Region: /part5/s2
# ** Warning: seven_segment_8_bits.vhd(33): (vopt-3473) Component instance "s0 : seg_decoder" is not bound.
#         Region: /part5/s2
# ** Warning: seven_segment_8_bits.vhd(34): (vopt-3473) Component instance "s1 : seg_decoder" is not bound.
#         Region: /part5/s2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.part5(structural)#1
# ** Warning: (vsim-3473) Component instance "c1 : conv_bcd" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s0 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "s0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s0 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "s1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s0 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "c1 : conv_bcd" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s1 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "s0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s1 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "s1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s1 File: seven_segment_8_bits.vhd
# Loading work.seven_segment_8_bits(rtl)#1
# ** Warning: (vsim-3473) Component instance "c1 : conv_bcd" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s2 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "s0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s2 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "s1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s2 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part5/s2/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part5/HEX4.
# ** Warning: (vsim-8684) No drivers exist on out port /part5/s2/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part5/HEX5.
add wave -position insertpoint  \
sim:/part5/clk \
sim:/part5/reset \
sim:/part5/binary_input \
sim:/part5/carry_out \
sim:/part5/HEX0 \
sim:/part5/HEX1 \
sim:/part5/HEX2 \
sim:/part5/HEX3 \
sim:/part5/HEX4 \
sim:/part5/HEX5 \
sim:/part5/A \
sim:/part5/B \
sim:/part5/sum_with_carry
force -freeze sim:/part5/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/part5/binary_input 8'hff 50
run
run
run
add wave -position insertpoint  \
sim:/part5/s2/BCD_0 \
sim:/part5/s2/BCD_1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# ** Warning: (vsim-3473) Component instance "c1 : conv_bcd" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s0 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "s0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s0 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "s1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s0 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "c1 : conv_bcd" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s1 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "s0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s1 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "s1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s1 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "c1 : conv_bcd" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s2 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "s0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s2 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-3473) Component instance "s1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part5/s2 File: seven_segment_8_bits.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part5/s2/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part5/HEX4.
# ** Warning: (vsim-8684) No drivers exist on out port /part5/s2/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part5/HEX5.
run
force -freeze sim:/part5/clk 1 0, 0 {50 ns} -r 100
run
run
run
force -freeze sim:/part5/binary_input 8'hff 100
run
run
run
run
run
add wave -position insertpoint  \
sim:/part5/s0/BCD_0 \
sim:/part5/s0/BCD_1
run
run
# End time: 09:50:47 on Aug 10,2022, Elapsed time: 0:25:24
# Errors: 0, Warnings: 20
