
`timescale 1ns/1ps

module tb_i03_multiplier;

    reg clk = 0;
    reg rst = 1;
    reg start = 0;
    reg [7:0] A = 0;
    reg [7:0] B = 0;

    wire [15:0] product;
    wire busy;
    wire done;

    integer cycles;
    integer errors;

    i03_multiplier dut (
        .clk(clk),
        .rst(rst),
        .start(start),
        .A(A),
        .B(B),
        .product(product),
        .busy(busy),
        .done(done)
    );

    always #5 clk = ~clk;

    task test;
        input [7:0] x;
        input [7:0] y;
        input [15:0] expected;
        begin
            @(negedge clk);
            A = x;
            B = y;
            start = 1;

            @(negedge clk);
            start = 0;
            cycles = 0;

            while (done !== 1'b1 && cycles < 12) begin
                @(negedge clk);
                cycles = cycles + 1;
            end

            if (done !== 1'b1) begin
                $display("FAIL: timeout %d x %d", x, y);
                errors = errors + 1;
            end else if (product !== expected) begin
                $display("FAIL: %d x %d = %d, expected %d",
                         x, y, product, expected);
                errors = errors + 1;
            end else if (cycles != 8) begin
                $display("FAIL: latency = %d cycles", cycles);
                errors = errors + 1;
            end else begin
                $display("PASS: %d x %d = %d, cycles=%d",
                         x, y, product, cycles);
            end
        end
    endtask

    initial begin
        $dumpfile("i03_multiplier.vcd");
        $dumpvars(0, tb_i03_multiplier);

        errors = 0;

        repeat (2) @(negedge clk);
        rst = 0;

        test(0,   0,   0);
        test(255, 255, 65025);
        test(1,   255, 255);
        test(16,  16,  256);
        test(255, 0,   0);
        test(128, 2,   256);
        test(7,   9,   63);
        test(37,  11,  407);

        if (errors == 0)
            $display("ALL TESTS PASSED");
        else
            $display("TOTAL ERRORS = %d", errors);

        $finish;
    end

endmodule

