;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-70
	MOV -7, <-20
	DJN -1, @-20
	SUB 210, @61
	SLT 121, 11
	SLT @10, @900
	SLT @10, @900
	SLT @10, @900
	SUB #12, @220
	SLT @10, @900
	SLT 20, @12
	SLT 121, 11
	SLT 121, 11
	SUB @127, 150
	SUB 0, @72
	ADD <-30, 9
	SUB <121, 106
	SUB @0, @507
	CMP -207, <-120
	SUB @127, 106
	SUB 210, @61
	ADD #270, <1
	SPL 100
	DJN -1, @-20
	SUB 0, @2
	SUB -210, @61
	JMN 12, #10
	SLT 10, 0
	SLT 121, 11
	MOV -1, <-70
	SUB 210, @61
	SLT 20, @12
	DAT #-210, #60
	SUB #12, @8
	SUB @0, @507
	SUB 1, 21
	SLT @1, 0
	SUB @0, @507
	ADD #270, <1
	SUB <-327, 108
	ADD #270, <1
	SPL 100
	SPL 100
	SUB #-7, <-20
	SPL 100
	SPL 0, <332
	SPL 0, <332
	SPL 100
	ADD #12, @220
