$date
	Fri Jul 24 19:08:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clock_div_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk_in $end
$scope module clk_divider $end
$var wire 1 " clk_in $end
$var wire 1 ! clk_out $end
$var reg 4 # counter [3:0] $end
$var reg 1 $ r_clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
b0 #
x"
0!
$end
#2002
b1 #
1"
#4002
0"
#6002
b10 #
1"
#8002
0"
#10002
b11 #
1"
#12002
0"
#14002
b100 #
1"
#16002
0"
#18002
b101 #
1"
#20002
0"
#22002
b110 #
1"
#24002
0"
#26002
b111 #
1"
#28002
0"
#30002
1!
1$
b0 #
1"
#32002
0"
#34002
b1 #
1"
#36002
0"
#38002
b10 #
1"
#40002
0"
#42002
b11 #
1"
#44002
0"
#46002
b100 #
1"
#48002
0"
#50002
b101 #
1"
#52002
0"
#54002
b110 #
1"
#56002
0"
#58002
b111 #
1"
#60002
0"
#62002
0!
0$
b0 #
1"
#64002
0"
#66002
b1 #
1"
#68002
0"
#70002
b10 #
1"
#72002
0"
#74002
b11 #
1"
#76002
0"
#78002
b100 #
1"
#80002
0"
#82002
b101 #
1"
#84002
0"
#86002
b110 #
1"
#88002
0"
#90002
b111 #
1"
#92002
0"
#94002
1!
1$
b0 #
1"
#96002
0"
#98002
b1 #
1"
#100002
0"
