<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › dvb › frontends › cxd2820r_priv.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cxd2820r_priv.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Sony CXD2820R demodulator driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Antti Palosaari &lt;crope@iki.fi&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *    This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *    it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *    the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *    (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *    This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *    GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *    You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *    with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *    51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> */</span>


<span class="cp">#ifndef CXD2820R_PRIV_H</span>
<span class="cp">#define CXD2820R_PRIV_H</span>

<span class="cp">#include &lt;linux/dvb/version.h&gt;</span>
<span class="cp">#include &quot;dvb_frontend.h&quot;</span>
<span class="cp">#include &quot;dvb_math.h&quot;</span>
<span class="cp">#include &quot;cxd2820r.h&quot;</span>

<span class="cp">#define LOG_PREFIX &quot;cxd2820r&quot;</span>

<span class="cp">#undef dbg</span>
<span class="cp">#define dbg(f, arg...) \</span>
<span class="cp">	if (cxd2820r_debug) \</span>
<span class="cp">		printk(KERN_INFO   LOG_PREFIX&quot;: &quot; f &quot;\n&quot; , ## arg)</span>
<span class="cp">#undef err</span>
<span class="cp">#define err(f, arg...)  printk(KERN_ERR     LOG_PREFIX&quot;: &quot; f &quot;\n&quot; , ## arg)</span>
<span class="cp">#undef info</span>
<span class="cp">#define info(f, arg...) printk(KERN_INFO    LOG_PREFIX&quot;: &quot; f &quot;\n&quot; , ## arg)</span>
<span class="cp">#undef warn</span>
<span class="cp">#define warn(f, arg...) printk(KERN_WARNING LOG_PREFIX&quot;: &quot; f &quot;\n&quot; , ## arg)</span>

<span class="k">struct</span> <span class="n">reg_val_mask</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">val</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="n">fe</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cxd2820r_config</span> <span class="n">cfg</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">ber_running</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">bank</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">gpio</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="n">fe_delivery_system_t</span> <span class="n">delivery_system</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">last_tune_failed</span><span class="p">;</span> <span class="cm">/* for switch between T and T2 tune */</span>
<span class="p">};</span>

<span class="cm">/* cxd2820r_core.c */</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">cxd2820r_debug</span><span class="p">;</span>

<span class="kt">int</span> <span class="n">cxd2820r_gpio</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_wr_reg_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">,</span>
	<span class="n">u8</span> <span class="n">mask</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_wr_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reginfo</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">);</span>

<span class="n">u32</span> <span class="n">cxd2820r_div_u64_round_closest</span><span class="p">(</span><span class="n">u64</span> <span class="n">dividend</span><span class="p">,</span> <span class="n">u32</span> <span class="n">divisor</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_wr_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reginfo</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_rd_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reginfo</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_wr_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_rd_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>

<span class="cm">/* cxd2820r_c.c */</span>

<span class="kt">int</span> <span class="n">cxd2820r_get_frontend_c</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_set_frontend_c</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_status_c</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">fe_status_t</span> <span class="o">*</span><span class="n">status</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_ber_c</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ber</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_signal_strength_c</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">strength</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_snr_c</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">snr</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_ucblocks_c</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ucblocks</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_init_c</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_sleep_c</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_get_tune_settings_c</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">dvb_frontend_tune_settings</span> <span class="o">*</span><span class="n">s</span><span class="p">);</span>

<span class="cm">/* cxd2820r_t.c */</span>

<span class="kt">int</span> <span class="n">cxd2820r_get_frontend_t</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_set_frontend_t</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_status_t</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">fe_status_t</span> <span class="o">*</span><span class="n">status</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_ber_t</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ber</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_signal_strength_t</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">strength</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_snr_t</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">snr</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_ucblocks_t</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ucblocks</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_init_t</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_sleep_t</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_get_tune_settings_t</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">dvb_frontend_tune_settings</span> <span class="o">*</span><span class="n">s</span><span class="p">);</span>

<span class="cm">/* cxd2820r_t2.c */</span>

<span class="kt">int</span> <span class="n">cxd2820r_get_frontend_t2</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_set_frontend_t2</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_status_t2</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">fe_status_t</span> <span class="o">*</span><span class="n">status</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_ber_t2</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ber</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_signal_strength_t2</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">strength</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_snr_t2</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">snr</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_read_ucblocks_t2</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ucblocks</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_init_t2</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_sleep_t2</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">cxd2820r_get_tune_settings_t2</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">dvb_frontend_tune_settings</span> <span class="o">*</span><span class="n">s</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* CXD2820R_PRIV_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
