#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 23 22:47:23 2019
# Process ID: 26888
# Current directory: /home/petr/Projects/fpga/xapp1251/hw/project
# Command line: vivado
# Log file: /home/petr/Projects/fpga/xapp1251/hw/project/vivado.log
# Journal file: /home/petr/Projects/fpga/xapp1251/hw/project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.xpr
INFO: [Project 1-313] Project file moved from '/group/bcapps/Luisb/xapp/xvc/20151_update/hw/project/xvc_mz_prebuilt_20151' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/petr/Projects/fpga/xapp1251/hw/source/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'xvc_system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
xvc_system_auto_pc_0
xvc_system_rst_processing_system7_0_100M_0
xvc_system_processing_system7_0_0
xvc_system_processing_system7_0_axi_periph_0

INFO: [Project 1-230] Project 'xvc_mz.xpr' upgraded for this version of Vivado.
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd}
Adding cell -- A_Clark:Debug:axi_jtag:1.0 - axi_jtag_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <xvc_system> from BD file </home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd>
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
close_bd_design [get_bd_designs xvc_system]
upgrade_ip [get_ips  {xvc_system_processing_system7_0_axi_periph_0 xvc_system_processing_system7_0_0 xvc_system_rst_processing_system7_0_100M_0}] -log ip_upgrade.log
Adding cell -- A_Clark:Debug:axi_jtag:1.0 - axi_jtag_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <xvc_system> from BD file </home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd>
Upgrading '/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd'
ERROR: [IP_Flow 19-3391] Preset Microzed doesn't exist
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3422] Upgraded xvc_system_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 1 to revision 6
INFO: [IP_Flow 19-3422] Upgraded xvc_system_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 5 to revision 19
INFO: [IP_Flow 19-3422] Upgraded xvc_system_rst_processing_system7_0_100M_0 (Processor System Reset 5.0) from revision 7 to revision 13
Wrote  : </home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd> 
INFO: [BD 41-2124] The block design file </home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : </home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/ui/bd_23ca7449.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6547.965 ; gain = 16.824 ; free physical = 2381 ; free virtual = 7180
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
close_bd_design [get_bd_designs xvc_system]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part em.avnet.com:microzed_7010:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {xvc_system_processing_system7_0_0 xvc_system_rst_processing_system7_0_100M_0}] -log ip_upgrade.log
Adding cell -- A_Clark:Debug:axi_jtag:1.0 - axi_jtag_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Successfully read diagram <xvc_system> from BD file </home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd>
Upgrading '/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3420] Updated xvc_system_processing_system7_0_0 to use current project options
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated xvc_system_rst_processing_system7_0_100M_0 to use current project options
Wrote  : </home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd> 
Wrote  : </home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/ui/bd_23ca7449.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 6743.359 ; gain = 38.652 ; free physical = 2240 ; free virtual = 7080
export_ip_user_files -of_objects [get_ips {xvc_system_processing_system7_0_0 xvc_system_rst_processing_system7_0_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd]
WARNING: [BD 41-927] Following properties on pin /axi_jtag_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xvc_system_processing_system7_0_0_FCLK_CLK0 
Wrote  : </home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd> 
VHDL Output written to : /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/synth/xvc_system.vhd
VHDL Output written to : /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/sim/xvc_system.vhd
VHDL Output written to : /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/hdl/xvc_system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_jtag_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/ip/xvc_system_auto_pc_0/xvc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/hw_handoff/xvc_system.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/hw_handoff/xvc_system_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/synth/xvc_system.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 6872.000 ; gain = 40.602 ; free physical = 2037 ; free virtual = 6936
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd] -directory /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_bd_design [get_bd_designs xvc_system]
open_bd_design {/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd}
Adding cell -- A_Clark:Debug:axi_jtag:1.0 - axi_jtag_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Successfully read diagram <xvc_system> from BD file </home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 16:21:44 2019...
