<?xml version="1.0" encoding="UTF-8"?><rss version="2.0" xmlns:content="http://purl.org/rss/1.0/modules/content/"><channel><title>硬件加速与EDA | wechat-feeds</title><link>http://Mzg2MDU4MDk5Ng.favicon.privacyhide.com/favicon.ico</link><description>分享硬件加速、EDA领域相关的课程、技术与科研进展</description><managingEditor> (hellodword)</managingEditor><pubDate>Mon, 24 May 2021 21:39:31 +0800</pubDate><image><url>http://Mzg2MDU4MDk5Ng.favicon.privacyhide.com/favicon.ico</url><title>硬件加速与EDA | wechat-feeds</title><link>http://Mzg2MDU4MDk5Ng.favicon.privacyhide.com/favicon.ico</link><width>64</width><height>64</height></image><item><title>试试几分钟能做完《硬件加速设计方法》RTL Design &amp; Coding小练习2</title><link>https://mp.weixin.qq.com/s/Y8Kxvf6XPG1sXMDE891qaA</link><description></description><content:encoded><![CDATA[试试几分钟能做完《硬件加速设计方法》RTL Design & Coding小练习2]]></content:encoded><pubDate>Mon, 24 May 2021 20:07:44 +0800</pubDate></item><item><title>数字集成电路静态时序分析课程在B站上线了！</title><link>https://mp.weixin.qq.com/s/loa8iTxp9XUAy-i-iKLnrg</link><description></description><content:encoded><![CDATA[数字集成电路静态时序分析课程在B站上线了！]]></content:encoded><pubDate>Mon, 17 May 2021 10:53:03 +0800</pubDate></item><item><title>开源VerilogHDL解析工具—Pyverilog</title><link>https://mp.weixin.qq.com/s/TgmdNhY2M_qF4PaxLCBOjw</link><description></description><content:encoded><![CDATA[开源VerilogHDL解析工具—Pyverilog]]></content:encoded><pubDate>Sat, 08 May 2021 01:15:35 +0800</pubDate></item><item><title>MOOC“硬件加速设计方法”第四章“逻辑综合”练习题</title><link>https://mp.weixin.qq.com/s/xkLcyci8oWcRz7XDKn_Nfw</link><description></description><content:encoded><![CDATA[MOOC“硬件加速设计方法”第四章“逻辑综合”练习题]]></content:encoded><pubDate>Mon, 03 May 2021 17:26:26 +0800</pubDate></item><item><title>《数字集成电路静态时序分析基础》课程在B站上线了！</title><link>https://mp.weixin.qq.com/s/7i44nsiqBdXxApLBc5jFFQ</link><description></description><content:encoded><![CDATA[《数字集成电路静态时序分析基础》课程在B站上线了！]]></content:encoded><pubDate>Wed, 28 Apr 2021 23:52:58 +0800</pubDate></item><item><title>毕业论文排版如何处理底色深的波形图或电路图</title><link>https://mp.weixin.qq.com/s/C601puBfObJFfZB22gOspg</link><description></description><content:encoded><![CDATA[毕业论文排版如何处理底色深的波形图或电路图]]></content:encoded><pubDate>Fri, 23 Apr 2021 21:30:24 +0800</pubDate></item><item><title>国产EDA换道超车“百年一遇”的好机会</title><link>https://mp.weixin.qq.com/s/xVvRKJt82ho0FhKqiUYZqA</link><description></description><content:encoded><![CDATA[国产EDA换道超车“百年一遇”的好机会]]></content:encoded><pubDate>Tue, 13 Apr 2021 20:03:04 +0800</pubDate></item><item><title>书写Verilog 有什么奇技淫巧</title><link>https://mp.weixin.qq.com/s/NFpqf8AGrYqvwldw29eDIQ</link><description></description><content:encoded><![CDATA[书写Verilog 有什么奇技淫巧]]></content:encoded><pubDate>Mon, 22 Mar 2021 19:00:51 +0800</pubDate></item><item><title>试试几分钟能做完《硬件加速设计方法》RTL Design &amp; Coding小练习</title><link>https://mp.weixin.qq.com/s/xPPIdDXrWbCmm0qWCqxC_A</link><description></description><content:encoded><![CDATA[试试几分钟能做完《硬件加速设计方法》RTL Design & Coding小练习]]></content:encoded><pubDate>Tue, 16 Mar 2021 23:55:44 +0800</pubDate></item><item><title>这款RISC-V SoC从设计到流片采用开源EDA工具链</title><link>https://mp.weixin.qq.com/s/_JfmdwN3Wr5-yTJ0NZD2eA</link><description></description><content:encoded><![CDATA[这款RISC-V SoC从设计到流片采用开源EDA工具链]]></content:encoded><pubDate>Sun, 14 Mar 2021 23:24:17 +0800</pubDate></item></channel></rss>