\hypertarget{clock__17xx__40xx_8c}{}\section{clock\+\_\+17xx\+\_\+40xx.\+c File Reference}
\label{clock__17xx__40xx_8c}\index{clock\+\_\+17xx\+\_\+40xx.\+c@{clock\+\_\+17xx\+\_\+40xx.\+c}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\\*
Include dependency graph for clock\+\_\+17xx\+\_\+40xx.\+c\+:
% FIG 0
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__CLOCK__17XX__40XX_ga1bcb3f29f3cfbe896517e7bb6ebeaf03}{Chip\+\_\+\+Clock\+\_\+\+Disable\+Periph\+Clock} (\hyperlink{group__CLOCK__17XX__40XX_ga82e75cbe777e79f448fec3987ddd978e}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+T} clk)
\begin{DoxyCompactList}\small\item\em Disables power and clocking for a peripheral. \end{DoxyCompactList}\item 
void \hyperlink{group__CLOCK__17XX__40XX_ga3b9589b6a14d39653503be3693990f8f}{Chip\+\_\+\+Clock\+\_\+\+Disable\+P\+LL} (\hyperlink{group__SYSCTL__17XX__40XX_ga5f5478a201b021ed04a0724bff524c4b}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+T} P\+L\+L\+Num, uint32\+\_\+t flags)
\begin{DoxyCompactList}\small\item\em Disables or disconnects a P\+LL. \end{DoxyCompactList}\item 
void \hyperlink{group__CLOCK__17XX__40XX_gac63024a1f928ba359c4f4cac7e48fe39}{Chip\+\_\+\+Clock\+\_\+\+Enable\+Periph\+Clock} (\hyperlink{group__CLOCK__17XX__40XX_ga82e75cbe777e79f448fec3987ddd978e}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+T} clk)
\begin{DoxyCompactList}\small\item\em Enables power and clocking for a peripheral. \end{DoxyCompactList}\item 
void \hyperlink{group__CLOCK__17XX__40XX_ga2f3b19dee294433937973fb4fedfe3f6}{Chip\+\_\+\+Clock\+\_\+\+Enable\+P\+LL} (\hyperlink{group__SYSCTL__17XX__40XX_ga5f5478a201b021ed04a0724bff524c4b}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+T} P\+L\+L\+Num, uint32\+\_\+t flags)
\begin{DoxyCompactList}\small\item\em Enables or connects a P\+LL. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__CLOCK__17XX__40XX_ga3e1ef8ac1f9c19b33016c914b01fd9a4}{Chip\+\_\+\+Clock\+\_\+\+Get\+C\+P\+U\+Clock\+Div} (void)
\begin{DoxyCompactList}\small\item\em Gets the C\+PU clock divider. \end{DoxyCompactList}\item 
\hyperlink{group__CLOCK__17XX__40XX_ga983f42d70f3939d1f1b46673e9e1f838}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+C\+C\+L\+K\+S\+R\+C\+\_\+T} \hyperlink{group__CLOCK__17XX__40XX_ga84a5acda2829b05c81326606630b7238}{Chip\+\_\+\+Clock\+\_\+\+Get\+C\+P\+U\+Clock\+Source} (void)
\begin{DoxyCompactList}\small\item\em Returns the current C\+PU clock source. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__CLOCK__17XX__40XX_gaf5319079ca1531102c01860d05a69960}{Chip\+\_\+\+Clock\+\_\+\+Get\+Main\+Clock\+Rate} (void)
\begin{DoxyCompactList}\small\item\em Return main clock rate. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__CLOCK__17XX__40XX_gad1a38c10a143b8e21d2a8085ec0cb13e}{Chip\+\_\+\+Clock\+\_\+\+Get\+Main\+P\+L\+L\+Out\+Clock\+Rate} (void)
\begin{DoxyCompactList}\small\item\em Return P\+L\+L0 (Main P\+LL) output clock rate. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{clock__17xx__40xx_8c_a70f68084d66a58c67d67ce587fde4039}{Chip\+\_\+\+Clock\+\_\+\+Get\+Peripheral\+Clock\+Rate} (void)
\item 
uint32\+\_\+t \hyperlink{group__CLOCK__17XX__40XX_ga09e6d1ff0c53ebffd5f6fd407ea01ddb}{Chip\+\_\+\+Clock\+\_\+\+Get\+S\+P\+I\+F\+I\+Clock\+Rate} (void)
\begin{DoxyCompactList}\small\item\em Returns the S\+P\+I\+FI clock rate. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__CLOCK__17XX__40XX_gaec133465745ce56e49b184185f8252e1}{Chip\+\_\+\+Clock\+\_\+\+Get\+S\+Y\+S\+C\+L\+K\+Rate} (void)
\begin{DoxyCompactList}\small\item\em Returns the current S\+Y\+S\+C\+LK clock rate. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__CLOCK__17XX__40XX_gaf3dd97239f9db511dbc71c531132cc08}{Chip\+\_\+\+Clock\+\_\+\+Get\+System\+Clock\+Rate} (void)
\begin{DoxyCompactList}\small\item\em Return system clock rate. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__CLOCK__17XX__40XX_ga5852bdb5470a03988aaae8c68e3fb5fd}{Chip\+\_\+\+Clock\+\_\+\+Get\+U\+S\+B\+Clock\+Div} (void)
\begin{DoxyCompactList}\small\item\em Gets the U\+SB clock divider. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__CLOCK__17XX__40XX_gac8679aba3cc005f859604a09ceceb4a4}{Chip\+\_\+\+Clock\+\_\+\+Get\+U\+S\+B\+Clock\+Rate} (void)
\begin{DoxyCompactList}\small\item\em Gets the U\+SB clock (U\+S\+B\+\_\+\+C\+LK) rate. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__CLOCK__17XX__40XX_ga89cab6cddba486f9c820b06e0a28bade}{Chip\+\_\+\+Clock\+\_\+\+Get\+U\+S\+B\+P\+L\+L\+Out\+Clock\+Rate} (void)
\begin{DoxyCompactList}\small\item\em Return U\+SB P\+LL output clock rate. \end{DoxyCompactList}\item 
bool \hyperlink{group__CLOCK__17XX__40XX_ga0d7f762be4d4293d10d379fcc0b2388b}{Chip\+\_\+\+Clock\+\_\+\+Is\+Peripheral\+Clock\+Enabled} (\hyperlink{group__CLOCK__17XX__40XX_ga82e75cbe777e79f448fec3987ddd978e}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+T} clk)
\begin{DoxyCompactList}\small\item\em Returns power enables state for a peripheral. \end{DoxyCompactList}\item 
void \hyperlink{group__CLOCK__17XX__40XX_ga0e8ed739d1ffa5480fc028b08a751d28}{Chip\+\_\+\+Clock\+\_\+\+Set\+C\+L\+K\+O\+U\+T\+Source} (\hyperlink{group__CLOCK__17XX__40XX_ga157c4adb8f619a3aaf58dacca66a9292}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+C\+L\+K\+O\+U\+T\+S\+R\+C\+\_\+T} src, uint32\+\_\+t div)
\begin{DoxyCompactList}\small\item\em Selects a source clock and divider rate for the C\+L\+K\+O\+UT pin. \end{DoxyCompactList}\item 
void \hyperlink{group__CLOCK__17XX__40XX_gaf88a9722800b98c3ea3cccb572c54230}{Chip\+\_\+\+Clock\+\_\+\+Set\+C\+P\+U\+Clock\+Div} (uint32\+\_\+t div)
\begin{DoxyCompactList}\small\item\em Sets the C\+PU clock divider. \end{DoxyCompactList}\item 
void \hyperlink{group__CLOCK__17XX__40XX_gaefeafe3f6ad6d2690c252e6cfcc826dd}{Chip\+\_\+\+Clock\+\_\+\+Set\+C\+P\+U\+Clock\+Source} (\hyperlink{group__CLOCK__17XX__40XX_ga983f42d70f3939d1f1b46673e9e1f838}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+C\+C\+L\+K\+S\+R\+C\+\_\+T} src)
\begin{DoxyCompactList}\small\item\em Sets the current C\+PU clock source. \end{DoxyCompactList}\item 
void \hyperlink{group__CLOCK__17XX__40XX_ga2cde27bd6930a102a0b2b1b7f0561200}{Chip\+\_\+\+Clock\+\_\+\+Set\+S\+P\+I\+F\+I\+Clock\+Div} (uint32\+\_\+t div)
\begin{DoxyCompactList}\small\item\em Sets the S\+P\+I\+FI clock divider. \end{DoxyCompactList}\item 
void \hyperlink{group__CLOCK__17XX__40XX_ga5f9e0080824fdcbca2d70f277302da12}{Chip\+\_\+\+Clock\+\_\+\+Set\+S\+P\+I\+F\+I\+Clock\+Source} (\hyperlink{group__CLOCK__17XX__40XX_ga55d8797a3b68191ced784240378f74ac}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+S\+P\+I\+F\+I\+C\+L\+K\+S\+R\+C\+\_\+T} src)
\begin{DoxyCompactList}\small\item\em Sets the S\+P\+I\+FI clock divider source. \end{DoxyCompactList}\item 
void \hyperlink{group__CLOCK__17XX__40XX_gaf4a2dd4c6aae5d6b830f7cf529ec8773}{Chip\+\_\+\+Clock\+\_\+\+Setup\+P\+LL} (\hyperlink{group__SYSCTL__17XX__40XX_ga5f5478a201b021ed04a0724bff524c4b}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+T} P\+L\+L\+Num, uint32\+\_\+t msel, uint32\+\_\+t psel)
\begin{DoxyCompactList}\small\item\em Sets up a P\+LL. \end{DoxyCompactList}\item 
void \hyperlink{group__CLOCK__17XX__40XX_gae63a884704ec0b314373e34165f62963}{Chip\+\_\+\+Clock\+\_\+\+Set\+U\+S\+B\+Clock\+Div} (uint32\+\_\+t div)
\begin{DoxyCompactList}\small\item\em Sets the U\+SB clock divider. \end{DoxyCompactList}\item 
void \hyperlink{group__CLOCK__17XX__40XX_ga4836fb1246978d20cbbf54d7ca1bff5a}{Chip\+\_\+\+Clock\+\_\+\+Set\+U\+S\+B\+Clock\+Source} (\hyperlink{group__CLOCK__17XX__40XX_ga0ba14bd48363645f607b49fbcc8624df}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+U\+S\+B\+C\+L\+K\+S\+R\+C\+\_\+T} src)
\begin{DoxyCompactList}\small\item\em Sets the U\+SB clock divider source. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Function Documentation}
\index{clock\+\_\+17xx\+\_\+40xx.\+c@{clock\+\_\+17xx\+\_\+40xx.\+c}!Chip\+\_\+\+Clock\+\_\+\+Get\+Peripheral\+Clock\+Rate@{Chip\+\_\+\+Clock\+\_\+\+Get\+Peripheral\+Clock\+Rate}}
\index{Chip\+\_\+\+Clock\+\_\+\+Get\+Peripheral\+Clock\+Rate@{Chip\+\_\+\+Clock\+\_\+\+Get\+Peripheral\+Clock\+Rate}!clock\+\_\+17xx\+\_\+40xx.\+c@{clock\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+Clock\+\_\+\+Get\+Peripheral\+Clock\+Rate(void)}{Chip_Clock_GetPeripheralClockRate(void)}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Chip\+\_\+\+Clock\+\_\+\+Get\+Peripheral\+Clock\+Rate (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{clock__17xx__40xx_8c_a70f68084d66a58c67d67ce587fde4039}{}\label{clock__17xx__40xx_8c_a70f68084d66a58c67d67ce587fde4039}


Definition at line 502 of file clock\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 1




Here is the caller graph for this function\+:
% FIG 2


