{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553009437610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553009437611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 16:30:37 2019 " "Processing started: Tue Mar 19 16:30:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553009437611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553009437611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snbits -c snbits --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off snbits -c snbits --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553009437612 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553009437890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/ac2/LAB2/SUMA/SUMGENERA/CODIGO/snbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tmp/ac2/LAB2/SUMA/SUMGENERA/CODIGO/snbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snbits-estructural " "Found design unit 1: snbits-estructural" {  } { { "../CODIGO/snbits.vhd" "" { Text "/tmp/ac2/LAB2/SUMA/SUMGENERA/CODIGO/snbits.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553009438720 ""} { "Info" "ISGN_ENTITY_NAME" "1 snbits " "Found entity 1: snbits" {  } { { "../CODIGO/snbits.vhd" "" { Text "/tmp/ac2/LAB2/SUMA/SUMGENERA/CODIGO/snbits.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553009438720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553009438720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/ac2/LAB2/SUMA/COMPONENTES/SUM1BIT/CODIGO/s1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tmp/ac2/LAB2/SUMA/COMPONENTES/SUM1BIT/CODIGO/s1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s1bit-flujodatos " "Found design unit 1: s1bit-flujodatos" {  } { { "../../COMPONENTES/SUM1BIT/CODIGO/s1bit.vhd" "" { Text "/tmp/ac2/LAB2/SUMA/COMPONENTES/SUM1BIT/CODIGO/s1bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553009438722 ""} { "Info" "ISGN_ENTITY_NAME" "1 s1bit " "Found entity 1: s1bit" {  } { { "../../COMPONENTES/SUM1BIT/CODIGO/s1bit.vhd" "" { Text "/tmp/ac2/LAB2/SUMA/COMPONENTES/SUM1BIT/CODIGO/s1bit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553009438722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553009438722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snbits " "Elaborating entity \"snbits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553009438807 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s snbits.vhd(18) " "VHDL Signal Declaration warning at snbits.vhd(18): used implicit default value for signal \"s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CODIGO/snbits.vhd" "" { Text "/tmp/ac2/LAB2/SUMA/SUMGENERA/CODIGO/snbits.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1553009438810 "|snbits"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csal snbits.vhd(19) " "VHDL Signal Declaration warning at snbits.vhd(19): used implicit default value for signal \"csal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CODIGO/snbits.vhd" "" { Text "/tmp/ac2/LAB2/SUMA/SUMGENERA/CODIGO/snbits.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1553009438810 "|snbits"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553009438898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 16:30:38 2019 " "Processing ended: Tue Mar 19 16:30:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553009438898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553009438898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553009438898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553009438898 ""}
