// Seed: 1536635631
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri1 id_3
    , id_18,
    output supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output supply0 id_10,
    output wire id_11,
    output tri1 id_12,
    input wand id_13,
    input uwire id_14,
    output wor id_15,
    input tri0 id_16
);
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    output wand id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri id_5,
    input wor id_6
    , id_16,
    input tri0 id_7,
    output uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    input wand id_11,
    output wor id_12,
    output supply0 id_13,
    output wand id_14
);
  assign id_16 = ~id_16;
  module_0(
      id_14,
      id_10,
      id_14,
      id_5,
      id_1,
      id_3,
      id_8,
      id_5,
      id_5,
      id_11,
      id_12,
      id_8,
      id_13,
      id_11,
      id_9,
      id_1,
      id_3
  );
endmodule
