
                         Lattice Mapping Report File

Design:  Blinker
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.1.288.0
Mapped on: Wed Nov 12 16:02:38 2025

Design Information
------------------

Command line:   map -i Blinking_impl_1_syn.udb -pdc C:/Users/david/Desktop/WiFi
     Headstage/WiFiHeadstage V2/FPGA/Blinking/constraint.pdc -o
     Blinking_impl_1_map.udb -mp Blinking_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/Blinking/promote.xml

Design Summary
--------------

   Number of slice registers:  35 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            52 out of  5280 (1%)
      Number of logic LUT4s:              18
      Number of ripple logic:             17 (34 LUT4s)
   Number of IO sites used:   8 out of 39 (21%)
      Number of IO sites used for general PIO: 5
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 5 out of 36 (14%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 8 out of 39 (21%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net CLK_c: 20 loads, 20 rising, 0 falling (Driver: Port CLK)
   Number of Clock Enables:  1
      Net n366: 3 loads, 3 SLICEs
   Number of LSRs:  1
      Net n366: 17 loads, 17 SLICEs
   Top 10 highest fanout non-clock nets:
      Net n366: 20 loads
      Net step[2]: 6 loads
      Net step[0]: 5 loads
      Net step[1]: 5 loads
      Net VCC_net: 5 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net counter[24]: 2 loads
      Net counter[26]: 2 loads
      Net counter[27]: 2 loads
      Net counter[28]: 2 loads
      Net counter[30]: 2 loads





   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.
INFO <52291017> - map: Port 'RGB_1' is located on BB_OD pad '39'. Its IO buffer
     is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to
     BB_OD.
INFO <52291017> - map: Port 'RGB_2' is located on BB_OD pad '40'. Its IO buffer
     is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to
     BB_OD.
INFO <52291017> - map: Port 'RGB_3' is located on BB_OD pad '41'. Its IO buffer
     is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to
     BB_OD.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED_1               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED_2               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED_3               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED_4               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CLK                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB_1               | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB_2               | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB_3               | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.




                                    Page 2





Constraint Summary
------------------

   Total number of constraints: 6
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 64 MB
Checksum -- map: d77863acb8483312aa706c79d6844268aea2c053















































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
