//! Automatically rewritten from C Header to Rust Module
//! Source: include/linux/regulator/mt6363-regulator.h
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0
//
// Copyright (c) 2024 MediaTek Inc.
// Copyright (c) 2025 Collabora Ltd
//

// Register
pub const MT6363_TOP_TRAP: c_uint = 0x6;
pub const MT6363_TOP_TMA_KEY_L: c_uint = 0x36e;
pub const MT6363_RG_BUCK0_EN_ADDR: c_uint = 0x210;
pub const MT6363_RG_BUCK_VS2_EN_BIT: c_int = 0;
pub const MT6363_RG_BUCK_VBUCK1_EN_BIT: c_int = 1;
pub const MT6363_RG_BUCK_VBUCK2_EN_BIT: c_int = 2;
pub const MT6363_RG_BUCK_VBUCK3_EN_BIT: c_int = 3;
pub const MT6363_RG_BUCK_VBUCK4_EN_BIT: c_int = 4;
pub const MT6363_RG_BUCK_VBUCK5_EN_BIT: c_int = 5;
pub const MT6363_RG_BUCK_VBUCK6_EN_BIT: c_int = 6;
pub const MT6363_RG_BUCK_VBUCK7_EN_BIT: c_int = 7;
pub const MT6363_RG_BUCK1_EN_ADDR: c_uint = 0x213;
pub const MT6363_RG_BUCK_VS1_EN_BIT: c_int = 0;
pub const MT6363_RG_BUCK_VS3_EN_BIT: c_int = 1;
pub const MT6363_RG_LDO_VSRAM_DIGRF_EN_BIT: c_int = 4;
pub const MT6363_RG_LDO_VSRAM_MDFE_EN_BIT: c_int = 5;
pub const MT6363_RG_LDO_VSRAM_MODEM_EN_BIT: c_int = 6;
pub const MT6363_RG_BUCK0_LP_ADDR: c_uint = 0x216;
pub const MT6363_RG_BUCK_VS2_LP_BIT: c_int = 0;
pub const MT6363_RG_BUCK_VBUCK1_LP_BIT: c_int = 1;
pub const MT6363_RG_BUCK_VBUCK2_LP_BIT: c_int = 2;
pub const MT6363_RG_BUCK_VBUCK3_LP_BIT: c_int = 3;
pub const MT6363_RG_BUCK_VBUCK4_LP_BIT: c_int = 4;
pub const MT6363_RG_BUCK_VBUCK5_LP_BIT: c_int = 5;
pub const MT6363_RG_BUCK_VBUCK6_LP_BIT: c_int = 6;
pub const MT6363_RG_BUCK_VBUCK7_LP_BIT: c_int = 7;
pub const MT6363_RG_BUCK1_LP_ADDR: c_uint = 0x219;
pub const MT6363_RG_BUCK_VS1_LP_BIT: c_int = 0;
pub const MT6363_RG_BUCK_VS3_LP_BIT: c_int = 1;
pub const MT6363_RG_LDO_VSRAM_DIGRF_LP_BIT: c_int = 4;
pub const MT6363_RG_LDO_VSRAM_MDFE_LP_BIT: c_int = 5;
pub const MT6363_RG_LDO_VSRAM_MODEM_LP_BIT: c_int = 6;
pub const MT6363_RG_BUCK_VS2_VOSEL_ADDR: c_uint = 0x21c;

pub const MT6363_RG_BUCK_VBUCK1_VOSEL_ADDR: c_uint = 0x21d;

pub const MT6363_RG_BUCK_VBUCK2_VOSEL_ADDR: c_uint = 0x21e;

pub const MT6363_RG_BUCK_VBUCK3_VOSEL_ADDR: c_uint = 0x21f;

pub const MT6363_RG_BUCK_VBUCK4_VOSEL_ADDR: c_uint = 0x220;

pub const MT6363_RG_BUCK_VBUCK5_VOSEL_ADDR: c_uint = 0x221;

pub const MT6363_RG_BUCK_VBUCK6_VOSEL_ADDR: c_uint = 0x222;

pub const MT6363_RG_BUCK_VBUCK7_VOSEL_ADDR: c_uint = 0x223;

pub const MT6363_RG_BUCK_VS1_VOSEL_ADDR: c_uint = 0x224;

pub const MT6363_RG_BUCK_VS3_VOSEL_ADDR: c_uint = 0x225;

pub const MT6363_RG_LDO_VSRAM_DIGRF_VOSEL_ADDR: c_uint = 0x228;

pub const MT6363_RG_LDO_VSRAM_MDFE_VOSEL_ADDR: c_uint = 0x229;

pub const MT6363_RG_LDO_VSRAM_MODEM_VOSEL_ADDR: c_uint = 0x22a;

pub const MT6363_BUCK_TOP_KEY_PROT_LO: c_uint = 0x13fa;
pub const MT6363_BUCK_VS2_WDTDBG_VOSEL_ADDR: c_uint = 0x13fc;
pub const MT6363_BUCK_VBUCK1_WDTDBG_VOSEL_ADDR: c_uint = 0x13fd;
pub const MT6363_BUCK_VBUCK2_WDTDBG_VOSEL_ADDR: c_uint = 0x13fe;
pub const MT6363_BUCK_VBUCK3_WDTDBG_VOSEL_ADDR: c_uint = 0x13ff;
pub const MT6363_BUCK_VBUCK4_WDTDBG_VOSEL_ADDR: c_uint = 0x1400;
pub const MT6363_BUCK_VBUCK5_WDTDBG_VOSEL_ADDR: c_uint = 0x1401;
pub const MT6363_BUCK_VBUCK6_WDTDBG_VOSEL_ADDR: c_uint = 0x1402;
pub const MT6363_BUCK_VBUCK7_WDTDBG_VOSEL_ADDR: c_uint = 0x1403;
pub const MT6363_BUCK_VS1_WDTDBG_VOSEL_ADDR: c_uint = 0x1404;
pub const MT6363_BUCK_VS3_WDTDBG_VOSEL_ADDR: c_uint = 0x1405;
pub const MT6363_RG_BUCK_EFUSE_RSV1: c_uint = 0x1417;

pub const MT6363_BUCK_VS2_OP_EN_0: c_uint = 0x145d;
pub const MT6363_BUCK_VS2_HW_LP_MODE: c_uint = 0x1468;
pub const MT6363_BUCK_VBUCK1_OP_EN_0: c_uint = 0x14dd;
pub const MT6363_BUCK_VBUCK1_HW_LP_MODE: c_uint = 0x14e8;
pub const MT6363_RG_BUCK_VBUCK1_SSHUB_EN_ADDR: c_uint = 0x14ea;
pub const MT6363_RG_BUCK_VBUCK1_SSHUB_VOSEL_ADDR: c_uint = 0x14eb;

pub const MT6363_BUCK_VBUCK2_OP_EN_0: c_uint = 0x155d;
pub const MT6363_BUCK_VBUCK2_HW_LP_MODE: c_uint = 0x1568;
pub const MT6363_RG_BUCK_VBUCK2_SSHUB_EN_ADDR: c_uint = 0x156a;
pub const MT6363_RG_BUCK_VBUCK2_SSHUB_VOSEL_ADDR: c_uint = 0x156b;

pub const MT6363_BUCK_VBUCK3_OP_EN_0: c_uint = 0x15dd;
pub const MT6363_BUCK_VBUCK3_HW_LP_MODE: c_uint = 0x15e8;
pub const MT6363_BUCK_VBUCK4_OP_EN_0: c_uint = 0x165d;
pub const MT6363_BUCK_VBUCK4_HW_LP_MODE: c_uint = 0x1668;
pub const MT6363_RG_BUCK_VBUCK4_SSHUB_EN_ADDR: c_uint = 0x166a;
pub const MT6363_RG_BUCK_VBUCK4_SSHUB_VOSEL_ADDR: c_uint = 0x166b;

pub const MT6363_BUCK_VBUCK5_OP_EN_0: c_uint = 0x16dd;
pub const MT6363_BUCK_VBUCK5_HW_LP_MODE: c_uint = 0x16e8;
pub const MT6363_BUCK_VBUCK6_OP_EN_0: c_uint = 0x175d;
pub const MT6363_BUCK_VBUCK6_HW_LP_MODE: c_uint = 0x1768;
pub const MT6363_BUCK_VBUCK7_OP_EN_0: c_uint = 0x17dd;
pub const MT6363_BUCK_VBUCK7_HW_LP_MODE: c_uint = 0x17e8;
pub const MT6363_BUCK_VS1_OP_EN_0: c_uint = 0x185d;
pub const MT6363_BUCK_VS1_HW_LP_MODE: c_uint = 0x1868;
pub const MT6363_BUCK_VS3_OP_EN_0: c_uint = 0x18dd;
pub const MT6363_BUCK_VS3_HW_LP_MODE: c_uint = 0x18e8;
pub const MT6363_RG_VS1_FCCM_ADDR: c_uint = 0x1964;
pub const MT6363_RG_VS1_FCCM_BIT: c_int = 0;
pub const MT6363_RG_VS3_FCCM_ADDR: c_uint = 0x1973;
pub const MT6363_RG_VS3_FCCM_BIT: c_int = 0;
pub const MT6363_RG_BUCK0_FCCM_ADDR: c_uint = 0x1a02;
pub const MT6363_RG_VBUCK1_FCCM_BIT: c_int = 0;
pub const MT6363_RG_VBUCK2_FCCM_BIT: c_int = 1;
pub const MT6363_RG_VBUCK3_FCCM_BIT: c_int = 2;
pub const MT6363_RG_VS2_FCCM_BIT: c_int = 3;
pub const MT6363_RG_BUCK0_1_FCCM_ADDR: c_uint = 0x1a82;
pub const MT6363_RG_VBUCK4_FCCM_BIT: c_int = 0;
pub const MT6363_RG_VBUCK5_FCCM_BIT: c_int = 1;
pub const MT6363_RG_VBUCK6_FCCM_BIT: c_int = 2;
pub const MT6363_RG_VBUCK7_FCCM_BIT: c_int = 3;
pub const MT6363_RG_VCN13_VOSEL_ADDR: c_uint = 0x1b0f;

pub const MT6363_RG_VEMC_VOSEL_ADDR: c_uint = 0x1b10;

pub const MT6363_RG_LDO_VSRAM_CPUB_VOSEL_ADDR: c_uint = 0x1b14;

pub const MT6363_RG_LDO_VSRAM_CPUM_VOSEL_ADDR: c_uint = 0x1b15;

pub const MT6363_RG_LDO_VSRAM_CPUL_VOSEL_ADDR: c_uint = 0x1b16;

pub const MT6363_RG_LDO_VSRAM_APU_VOSEL_ADDR: c_uint = 0x1b17;

pub const MT6363_RG_VEMC_VOCAL_ADDR: c_uint = 0x1b1b;

pub const MT6363_RG_LDO_VCN15_ADDR: c_uint = 0x1b57;
pub const MT6363_RG_LDO_VCN15_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VCN15_LP_BIT: c_int = 1;
pub const MT6363_LDO_VCN15_HW_LP_MODE: c_uint = 0x1b5b;
pub const MT6363_LDO_VCN15_OP_EN0: c_uint = 0x1b5c;
pub const MT6363_RG_LDO_VRF09_ADDR: c_uint = 0x1b65;
pub const MT6363_RG_LDO_VRF09_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VRF09_LP_BIT: c_int = 1;
pub const MT6363_LDO_VRF09_HW_LP_MODE: c_uint = 0x1b69;
pub const MT6363_LDO_VRF09_OP_EN0: c_uint = 0x1b6a;
pub const MT6363_RG_LDO_VRF12_ADDR: c_uint = 0x1b73;
pub const MT6363_RG_LDO_VRF12_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VRF12_LP_BIT: c_int = 1;
pub const MT6363_LDO_VRF12_HW_LP_MODE: c_uint = 0x1b77;
pub const MT6363_LDO_VRF12_OP_EN0: c_uint = 0x1b78;
pub const MT6363_RG_LDO_VRF13_ADDR: c_uint = 0x1b81;
pub const MT6363_RG_LDO_VRF13_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VRF13_LP_BIT: c_int = 1;
pub const MT6363_LDO_VRF13_HW_LP_MODE: c_uint = 0x1b85;
pub const MT6363_LDO_VRF13_OP_EN0: c_uint = 0x1b86;
pub const MT6363_RG_LDO_VRF18_ADDR: c_uint = 0x1b8f;
pub const MT6363_RG_LDO_VRF18_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VRF18_LP_BIT: c_int = 1;
pub const MT6363_LDO_VRF18_HW_LP_MODE: c_uint = 0x1b93;
pub const MT6363_LDO_VRF18_OP_EN0: c_uint = 0x1b94;
pub const MT6363_RG_LDO_VRFIO18_ADDR: c_uint = 0x1b9d;
pub const MT6363_RG_LDO_VRFIO18_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VRFIO18_LP_BIT: c_int = 1;
pub const MT6363_LDO_VRFIO18_HW_LP_MODE: c_uint = 0x1ba1;
pub const MT6363_LDO_VRFIO18_OP_EN0: c_uint = 0x1ba2;
pub const MT6363_RG_LDO_VTREF18_ADDR: c_uint = 0x1bd7;
pub const MT6363_RG_LDO_VTREF18_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VTREF18_LP_BIT: c_int = 1;
pub const MT6363_LDO_VTREF18_HW_LP_MODE: c_uint = 0x1bdb;
pub const MT6363_LDO_VTREF18_OP_EN0: c_uint = 0x1bdc;
pub const MT6363_RG_LDO_VAUX18_ADDR: c_uint = 0x1be5;
pub const MT6363_RG_LDO_VAUX18_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VAUX18_LP_BIT: c_int = 1;
pub const MT6363_LDO_VAUX18_HW_LP_MODE: c_uint = 0x1be9;
pub const MT6363_LDO_VAUX18_OP_EN0: c_uint = 0x1bea;
pub const MT6363_RG_LDO_VEMC_ADDR: c_uint = 0x1bf3;
pub const MT6363_RG_LDO_VEMC_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VEMC_LP_BIT: c_int = 1;
pub const MT6363_LDO_VEMC_HW_LP_MODE: c_uint = 0x1bf7;
pub const MT6363_LDO_VEMC_OP_EN0: c_uint = 0x1bf8;
pub const MT6363_RG_LDO_VUFS12_ADDR: c_uint = 0x1c01;
pub const MT6363_RG_LDO_VUFS12_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VUFS12_LP_BIT: c_int = 1;
pub const MT6363_LDO_VUFS12_HW_LP_MODE: c_uint = 0x1c05;
pub const MT6363_LDO_VUFS12_OP_EN0: c_uint = 0x1c06;
pub const MT6363_RG_LDO_VUFS18_ADDR: c_uint = 0x1c0f;
pub const MT6363_RG_LDO_VUFS18_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VUFS18_LP_BIT: c_int = 1;
pub const MT6363_LDO_VUFS18_HW_LP_MODE: c_uint = 0x1c13;
pub const MT6363_LDO_VUFS18_OP_EN0: c_uint = 0x1c14;
pub const MT6363_RG_LDO_VIO18_ADDR: c_uint = 0x1c1d;
pub const MT6363_RG_LDO_VIO18_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VIO18_LP_BIT: c_int = 1;
pub const MT6363_LDO_VIO18_HW_LP_MODE: c_uint = 0x1c21;
pub const MT6363_LDO_VIO18_OP_EN0: c_uint = 0x1c22;
pub const MT6363_RG_LDO_VIO075_ADDR: c_uint = 0x1c57;
pub const MT6363_RG_LDO_VIO075_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VIO075_LP_BIT: c_int = 1;
pub const MT6363_LDO_VIO075_HW_LP_MODE: c_uint = 0x1c5b;
pub const MT6363_LDO_VIO075_OP_EN0: c_uint = 0x1c5c;
pub const MT6363_RG_LDO_VA12_1_ADDR: c_uint = 0x1c65;
pub const MT6363_RG_LDO_VA12_1_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VA12_1_LP_BIT: c_int = 1;
pub const MT6363_LDO_VA12_1_HW_LP_MODE: c_uint = 0x1c69;
pub const MT6363_LDO_VA12_1_OP_EN0: c_uint = 0x1c6a;
pub const MT6363_RG_LDO_VA12_2_ADDR: c_uint = 0x1c73;
pub const MT6363_RG_LDO_VA12_2_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VA12_2_LP_BIT: c_int = 1;
pub const MT6363_LDO_VA12_2_HW_LP_MODE: c_uint = 0x1c77;
pub const MT6363_LDO_VA12_2_OP_EN0: c_uint = 0x1c78;
pub const MT6363_RG_LDO_VA15_ADDR: c_uint = 0x1c81;
pub const MT6363_RG_LDO_VA15_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VA15_LP_BIT: c_int = 1;
pub const MT6363_LDO_VA15_HW_LP_MODE: c_uint = 0x1c85;
pub const MT6363_LDO_VA15_OP_EN0: c_uint = 0x1c86;
pub const MT6363_RG_LDO_VM18_ADDR: c_uint = 0x1c8f;
pub const MT6363_RG_LDO_VM18_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VM18_LP_BIT: c_int = 1;
pub const MT6363_LDO_VM18_HW_LP_MODE: c_uint = 0x1c93;
pub const MT6363_LDO_VM18_OP_EN0: c_uint = 0x1c94;
pub const MT6363_RG_LDO_VCN13_ADDR: c_uint = 0x1cd7;
pub const MT6363_RG_LDO_VCN13_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VCN13_LP_BIT: c_int = 1;
pub const MT6363_LDO_VCN13_HW_LP_MODE: c_uint = 0x1cdb;
pub const MT6363_LDO_VCN13_OP_EN0: c_uint = 0x1ce4;
pub const MT6363_LDO_VSRAM_DIGRF_HW_LP_MODE: c_uint = 0x1cf1;
pub const MT6363_LDO_VSRAM_DIGRF_OP_EN0: c_uint = 0x1cfa;
pub const MT6363_LDO_VSRAM_MDFE_HW_LP_MODE: c_uint = 0x1d5b;
pub const MT6363_LDO_VSRAM_MDFE_OP_EN0: c_uint = 0x1d64;
pub const MT6363_LDO_VSRAM_MODEM_HW_LP_MODE: c_uint = 0x1d76;
pub const MT6363_LDO_VSRAM_MODEM_OP_EN0: c_uint = 0x1d7f;
pub const MT6363_RG_LDO_VSRAM_CPUB_ADDR: c_uint = 0x1dd7;
pub const MT6363_RG_LDO_VSRAM_CPUB_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VSRAM_CPUB_LP_BIT: c_int = 1;
pub const MT6363_LDO_VSRAM_CPUB_HW_LP_MODE: c_uint = 0x1ddb;
pub const MT6363_LDO_VSRAM_CPUB_OP_EN0: c_uint = 0x1de4;
pub const MT6363_RG_LDO_VSRAM_CPUM_ADDR: c_uint = 0x1ded;
pub const MT6363_RG_LDO_VSRAM_CPUM_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VSRAM_CPUM_LP_BIT: c_int = 1;
pub const MT6363_LDO_VSRAM_CPUM_HW_LP_MODE: c_uint = 0x1df1;
pub const MT6363_LDO_VSRAM_CPUM_OP_EN0: c_uint = 0x1dfa;
pub const MT6363_RG_LDO_VSRAM_CPUL_ADDR: c_uint = 0x1e57;
pub const MT6363_RG_LDO_VSRAM_CPUL_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VSRAM_CPUL_LP_BIT: c_int = 1;
pub const MT6363_LDO_VSRAM_CPUL_HW_LP_MODE: c_uint = 0x1e5b;
pub const MT6363_LDO_VSRAM_CPUL_OP_EN0: c_uint = 0x1e64;
pub const MT6363_RG_LDO_VSRAM_APU_ADDR: c_uint = 0x1e6d;
pub const MT6363_RG_LDO_VSRAM_APU_EN_BIT: c_int = 0;
pub const MT6363_RG_LDO_VSRAM_APU_LP_BIT: c_int = 1;
pub const MT6363_LDO_VSRAM_APU_HW_LP_MODE: c_uint = 0x1e71;
pub const MT6363_LDO_VSRAM_APU_OP_EN0: c_uint = 0x1e7a;
pub const MT6363_RG_VTREF18_VOCAL_ADDR: c_uint = 0x1ed8;

pub const MT6363_RG_VTREF18_VOSEL_ADDR: c_uint = 0x1ed9;

pub const MT6363_RG_VAUX18_VOCAL_ADDR: c_uint = 0x1edc;

pub const MT6363_RG_VAUX18_VOSEL_ADDR: c_uint = 0x1edd;

pub const MT6363_RG_VCN15_VOCAL_ADDR: c_uint = 0x1ee3;

pub const MT6363_RG_VCN15_VOSEL_ADDR: c_uint = 0x1ee4;

pub const MT6363_RG_VUFS18_VOCAL_ADDR: c_uint = 0x1ee7;

pub const MT6363_RG_VUFS18_VOSEL_ADDR: c_uint = 0x1ee8;

pub const MT6363_RG_VIO18_VOCAL_ADDR: c_uint = 0x1eeb;

pub const MT6363_RG_VIO18_VOSEL_ADDR: c_uint = 0x1eec;

pub const MT6363_RG_VM18_VOCAL_ADDR: c_uint = 0x1eef;

pub const MT6363_RG_VM18_VOSEL_ADDR: c_uint = 0x1ef0;

pub const MT6363_RG_VA15_VOCAL_ADDR: c_uint = 0x1ef3;

pub const MT6363_RG_VA15_VOSEL_ADDR: c_uint = 0x1ef4;

pub const MT6363_RG_VRF18_VOCAL_ADDR: c_uint = 0x1ef7;

pub const MT6363_RG_VRF18_VOSEL_ADDR: c_uint = 0x1ef8;

pub const MT6363_RG_VRFIO18_VOCAL_ADDR: c_uint = 0x1efb;

pub const MT6363_RG_VRFIO18_VOSEL_ADDR: c_uint = 0x1efc;

pub const MT6363_RG_VIO075_VOCFG_ADDR: c_uint = 0x1f01;

pub const MT6363_RG_VCN13_VOCAL_ADDR: c_uint = 0x1f58;

pub const MT6363_RG_VUFS12_VOCAL_ADDR: c_uint = 0x1f61;

pub const MT6363_RG_VUFS12_VOSEL_ADDR: c_uint = 0x1f62;

pub const MT6363_RG_VA12_1_VOCAL_ADDR: c_uint = 0x1f65;

pub const MT6363_RG_VA12_1_VOSEL_ADDR: c_uint = 0x1f66;

pub const MT6363_RG_VA12_2_VOCAL_ADDR: c_uint = 0x1f69;

pub const MT6363_RG_VA12_2_VOSEL_ADDR: c_uint = 0x1f6a;

pub const MT6363_RG_VRF12_VOCAL_ADDR: c_uint = 0x1f6d;

pub const MT6363_RG_VRF12_VOSEL_ADDR: c_uint = 0x1f6e;

pub const MT6363_RG_VRF13_VOCAL_ADDR: c_uint = 0x1f71;

pub const MT6363_RG_VRF13_VOSEL_ADDR: c_uint = 0x1f72;

pub const MT6363_RG_VRF09_VOCAL_ADDR: c_uint = 0x1f78;

pub const MT6363_RG_VRF09_VOSEL_ADDR: c_uint = 0x1f79;

pub const MT6363_ISINK_EN_CTRL0: c_uint = 0x21db;

pub const MT6363_ISINK_EN_CTRL1: c_uint = 0x21dc;

