m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/VLSI/SYSTEM VERILOG CODES/SV TESTS/FIFO
T_opt
!s110 1769161388
V?IBk?0]kUia8C;9oL9:WY1
04 3 4 work top fast 0
=1-f66444b558ee-697342ac-18d-3260
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
R0
vdut
Z2 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z3 !s110 1769161424
!i10b 1
!s100 6@6`C0@_2;@3[X`=_63nT0
I>02N8^_adHkeHRJQ2Z?5^0
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 !s105 top_sv_unit
S1
R0
Z6 w1769154979
8dut.sv
Z7 Fdut.sv
L0 1
Z8 OL;L;10.7c;67
r1
!s85 0
31
Z9 !s108 1769161424.000000
!s107 sb.sv|monitor.sv|bfm.sv|driver.sv|generator.sv|packet.sv|env.sv|test.sv|tb.sv|dut.sv|inter.sv|top.sv|
Z10 !s90 -reportprogress|300|top.sv|+acc|
!i113 0
Z11 o+acc -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Yinter
R2
R3
!i10b 1
!s100 KR_83ID;S^`h>QJ4h4e8A0
I1f]JMBiQgzXn^zc]N8P0f1
R4
R5
S1
R0
R6
8inter.sv
Z12 Finter.sv
L0 1
R8
r1
!s85 0
31
R9
Z13 !s107 sb.sv|monitor.sv|bfm.sv|driver.sv|generator.sv|packet.sv|env.sv|test.sv|tb.sv|dut.sv|inter.sv|top.sv|
R10
!i113 0
R11
R1
4tb
R2
Z14 DXx4 work 11 top_sv_unit 0 22 lk<^ci16AY9bPPM>e<o6H1
R4
r1
!s85 0
!i10b 1
!s100 >4KJ85dBUiTm<amXDzJOZ3
IjUncEZkGS4a27a9GB_G>m0
R5
S1
R0
Z15 w1769161386
8tb.sv
Z16 Ftb.sv
L0 3
R8
31
R9
R13
R10
!i113 0
R11
R1
vtop
R2
R14
R4
r1
!s85 0
!i10b 1
!s100 Y<9<0G]?Cf@dCY=IB9WUY1
I5E4n1>ogj_dPm<j1]9fIf0
R5
S1
R0
w1769161150
Z17 8top.sv
Z18 Ftop.sv
L0 6
R8
31
R9
R13
R10
!i113 0
R11
R1
Xtop_sv_unit
!s115 inter
R2
Vlk<^ci16AY9bPPM>e<o6H1
r1
!s85 0
!i10b 1
!s100 QG0R6Wl[71S=hHXzR2H5z3
Ilk<^ci16AY9bPPM>e<o6H1
!i103 1
S1
R0
R15
R17
R18
R12
R7
R16
Ftest.sv
Fenv.sv
Fpacket.sv
Fgenerator.sv
Fdriver.sv
Fbfm.sv
Fmonitor.sv
Fsb.sv
L0 1
R8
31
R9
R13
R10
!i113 0
R11
R1
