options trace

verilog

spice
V1 0 1 sin frequency=440 amplitude=1
V2 1 2 sin frequency=450 amplitude={-1}
* I1 0 1 jack

.print tran v(1) v(2)
.nodelist
.tran 0 100 100
.status
.end
.jack
.end
