
5. Printing statistics.

=== $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            836
   Number of public wires:           5
   Number of public wire bits:     338
   Number of memories:               1
   Number of memory bits:         1944
   Number of processes:              0
   Number of cells:                  6
     $dffe_162                       1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          1
     $mux_12                         1
     $mux_162                        1

=== C_LSTM_datapath ===

   Number of wires:               1143
   Number of wire bits:          20183
   Number of public wires:        1143
   Number of public wire bits:   20183
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and_1                          1
     C_LSTM_stage_1_18_10_160_512_2_16_1      1
     C_LSTM_stage_2_18_10_32_1       1
     C_LSTM_stage_3_18_10_64_2048_2_16_1      1
     pipelined_input_18_2_16         3
     shift_register_group_18_16_3      1
     shift_register_group_18_32_3      4
     shift_register_unit_1_3         2
     stage1_parameter_buffer_18_2_16_42_2688      1
     stage2_Ct_buffer_18_2_16_64      1
     stage2_mt_buffer_18_2_16_64_32      1
     stage2_parameter_buffer_18_2_16_64      1
     stage3_X_Y_buffer_18_16_2_10_32_64      1

=== C_LSTM_stage_1_18_10_160_512_2_16_1 ===

   Number of wires:                307
   Number of wire bits:           5203
   Number of public wires:         303
   Number of public wire bits:    5199
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and_1                          6
     matrix_times_two_vectors_18_10_2_672_16_1      4

=== C_LSTM_stage_2_18_10_32_1 ===

   Number of wires:               1393
   Number of wire bits:          24241
   Number of public wires:        1393
   Number of public wire bits:   24241
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                495
     $and_1                          1
     $sdffe_1                        2
     $sdffe_18                     448
     elementwise_add_core_18_18_32      1
     elementwise_mult_core_18_18_10_32_1      3
     lstm_gate_18_10_32_1            3
     output_activation_18_10_32_1      1
     shift_register_group_18_32_14      1
     shift_register_group_18_32_18      2
     shift_register_group_18_32_6      1
     tanh_core_18_18_10_32_1        32

=== C_LSTM_stage_3_18_10_64_2048_2_16_1 ===

   Number of wires:                110
   Number of wire bits:           1826
   Number of public wires:         109
   Number of public wire bits:    1809
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff_1                         1
     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64      1
     shift_register_group_18_16_3      1
     shift_register_unit_18_3        1
     stage3_parameter_buffer_18_2_16_64_2048      1

=== abs_unit_18 ===

   Number of wires:                 11
   Number of wire bits:             96
   Number of public wires:          10
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux_18                         1
     $neg_18                         1
     $sdffe_1                        1
     $sdffe_18                       1

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add_18                         1
     $dff_18                         1

=== c_matrix_vec_mult_core_18_10_16_2_1 ===

   Number of wires:                505
   Number of wire bits:           8563
   Number of public wires:         488
   Number of public wire bits:    8308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $and_1                          7
     $neg_18                        14
     $not_1                          1
     $sdffe_1                        4
     $sdffe_18                     118
     dft_16_top_18                   1
     elementwise_add_core_18_18_9      2
     elementwise_mult_core_18_1810_9_1      8
     elementwise_sub_core_18_18_9      2
     shift_register_group_18_910      4

=== codeBlock88206_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add_32                         4
     $dffe_18                       80
     $not_32                         4
     $sdff_1                         1
     addfxp_18_1                    40
     multfix_alt_dsp_18             12
     shiftRegFIFO_5_1                1
     subfxp_18_1                    40

=== codeBlock89324_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe_18                       32
     $sdff_1                         1
     addfxp_18_1                    32
     shiftRegFIFO_2_1                1
     subfxp_18_1                    32

=== codeBlock98050_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add_32                         4
     $dffe_18                       80
     $not_32                         4
     $sdff_1                         1
     addfxp_18_1                    40
     multfix_alt_dsp_18             12
     shiftRegFIFO_5_1                1
     subfxp_18_1                    40

=== codeBlock99168_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe_18                       32
     $sdff_1                         1
     addfxp_18_1                    32
     shiftRegFIFO_2_1                1
     subfxp_18_1                    32

=== counter_14_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== counter_31_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== counter_31_2 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== counter_41_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== counter_41_1_32 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== counter_63_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== counter_63_2 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== dft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     codeBlock88206_18               1
     codeBlock89324_18               1

=== dsp_signed_mac_18_13_23_32 ===

   Number of wires:                 18
   Number of wire bits:            244
   Number of public wires:          16
   Number of public wire bits:     180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add_32                         1
     $mul_32                         1
     $sdff_13                        1
     $sdff_18                        1
     $sdff_23                        1
     $sdff_32                        1
     $sdffe_1                        3

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul_37                         2
     $sdffe_1                        3
     $sdffe_18                       4
     $sdffe_37                       2

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff_36                         2
     $mul_36                         2
     $sdffe_1                        3

=== dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           2907
   Number of public wires:           9
   Number of public wire bits:    1167
   Number of memories:               1
   Number of memory bits:         1728
   Number of processes:              0
   Number of cells:                 12
     $dffe_288                       2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_288                        2
     $mux_6                          2

=== elementwise_add_core_18_18_32 ===

   Number of wires:                233
   Number of wire bits:           4041
   Number of public wires:         201
   Number of public wire bits:    3465
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                131
     $add_18                        32
     $and_1                          1
     $sdffe_1                        2
     $sdffe_18                      96

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add_18                         9
     $and_1                          1
     $sdffe_1                        2
     $sdffe_18                      27

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and_1                          1
     $sdffe_1                        1
     $sdffe_18                      18
     dsp_signed_mult_18x18_unit_18_18_1      5
     fp_rounding_unit_1_37_10        9

=== elementwise_mult_core_18_18_10_32_1 ===

   Number of wires:                329
   Number of wire bits:           5897
   Number of public wires:         329
   Number of public wire bits:    5897
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and_1                          1
     $sdffe_1                        1
     $sdffe_18                      64
     dsp_signed_mult_18x18_unit_18_18_1     16
     fp_rounding_unit_1_37_10       32

=== elementwise_sub_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and_1                          1
     $sdffe_1                        2
     $sdffe_18                      27
     $sub_18                         9

=== fp_rounding_unit_1_32_11 ===

   Number of wires:                 15
   Number of wire bits:            232
   Number of public wires:          14
   Number of public wire bits:     200
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_32                         1
     $mux_32                         1
     $sdffe_1                        3
     $sdffe_21                       1
     $sdffe_32                       2

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_37                         1
     $mux_37                         1
     $sdffe_1                        3
     $sdffe_27                       1
     $sdffe_37                       2

=== idft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     codeBlock98050_18               1
     codeBlock99168_18               1

=== lstm_gate_18_10_32_1 ===

   Number of wires:                397
   Number of wire bits:           5837
   Number of public wires:         397
   Number of public wire bits:    5837
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $and_1                          1
     elementwise_add_core_18_18_32      2
     elementwise_mult_core_18_18_10_32_1      1
     shift_register_group_18_32_10      1
     sigmoid_core_18_18_10_32_1     32

=== matrix_times_two_vectors_18_10_2_672_16_1 ===

   Number of wires:                 91
   Number of wire bits:           1519
   Number of public wires:          91
   Number of public wire bits:    1519
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42      1

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     dsp_signed_mult_18x18_unit_18_36_0      1

=== multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 ===

   Number of wires:                355
   Number of wire bits:           6135
   Number of public wires:         355
   Number of public wire bits:    6135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $and_1                          1
     $sdffe_1                        2
     $sdffe_14                      32
     c_matrix_vec_mult_core_18_10_16_2_1      1
     idft_16_top_18                  2
     shift_register_group_18_16_1      4
     sum_complex_vector_unit_18_18_16_42      2

=== multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64 ===

   Number of wires:                355
   Number of wire bits:           6135
   Number of public wires:         355
   Number of public wire bits:    6135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $and_1                          1
     $sdffe_1                        2
     $sdffe_14                      32
     c_matrix_vec_mult_core_18_10_16_2_1      1
     idft_16_top_18                  2
     shift_register_group_18_16_1      4
     sum_complex_vector_unit_18_18_16_64      2

=== output_activation_18_10_32_1 ===

   Number of wires:                233
   Number of wire bits:           2953
   Number of public wires:         233
   Number of public wire bits:    2953
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and_1                          1
     elementwise_add_core_18_18_32      1
     sigmoid_core_18_18_10_32_1     32

=== pipelined_input_18_2_16 ===

   Number of wires:                155
   Number of wire bits:           2603
   Number of public wires:         104
   Number of public wire bits:    1736
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                102
     $mux_1                          3
     $mux_18                        48
     $sdffe_1                        3
     $sdffe_18                      48

=== ram_288_0_42 ===

   Number of wires:                  8
   Number of wire bits:           1166
   Number of public wires:           8
   Number of public wire bits:    1166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     dual_port_ram                   1

=== ram_288_0_64 ===

   Number of wires:                  8
   Number of wire bits:           1166
   Number of public wires:           8
   Number of public wire bits:    1166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     dual_port_ram                   1

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff_1                         2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff_1                         5

=== shift_register_group_18_16_1 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_1       16

=== shift_register_group_18_16_3 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_3       16

=== shift_register_group_18_32_10 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     shift_register_unit_18_18      32

=== shift_register_group_18_32_14 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     shift_register_unit_18_14      32

=== shift_register_group_18_32_18 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     shift_register_unit_18_18      32

=== shift_register_group_18_32_3 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     shift_register_unit_18_3       32

=== shift_register_group_18_32_6 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     shift_register_unit_18_6       32

=== shift_register_group_18_910 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     shift_register_unit_18_10       9

=== shift_register_unit_12 ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdffe_1                        2

=== shift_register_unit_18_1 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe_18                       1

=== shift_register_unit_18_10 ===

   Number of wires:                 15
   Number of wire bits:            219
   Number of public wires:          15
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdffe_18                      10

=== shift_register_unit_18_14 ===

   Number of wires:                 19
   Number of wire bits:            291
   Number of public wires:          19
   Number of public wire bits:     291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdffe_18                      14

=== shift_register_unit_18_18 ===

   Number of wires:                 23
   Number of wire bits:            363
   Number of public wires:          23
   Number of public wire bits:     363
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $sdffe_18                      18

=== shift_register_unit_18_3 ===

   Number of wires:                  8
   Number of wire bits:             93
   Number of public wires:           8
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe_18                       3

=== shift_register_unit_18_6 ===

   Number of wires:                 11
   Number of wire bits:            147
   Number of public wires:          11
   Number of public wire bits:     147
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $sdffe_18                       6

=== shift_register_unit_1_2 ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdffe_1                        2

=== shift_register_unit_1_3 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe_1                        3

=== sigmoid_core_18_18_10_32_1 ===

   Number of wires:                191
   Number of wire bits:           1991
   Number of public wires:          92
   Number of public wire bits:    1117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and_1                          1
     $dffe_1                         1
     $eq_5                          31
     $ge_32                          1
     $logic_not_5                    1
     $mux_1                          1
     $mux_13                        65
     $mux_23                         1
     $mux_32                         1
     $not_1                          1
     $reduce_and_2                   1
     $sdffe_1                        2
     $sdffe_18                       2
     $sub_32                         1
     abs_unit_18                     1
     dsp_signed_mac_18_13_23_32      1
     fp_rounding_unit_1_32_11        1
     shift_register_unit_1_3         1

=== single_port_ram ===

   Number of wires:                  9
   Number of wire bits:           1454
   Number of public wires:           5
   Number of public wire bits:     584
   Number of memories:               1
   Number of memory bits:         1728
   Number of processes:              0
   Number of cells:                  6
     $dffe_288                       1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          1
     $mux_288                        1
     $mux_6                          1

=== stage1_parameter_buffer_18_2_16_42_2688 ===

   Number of wires:                154
   Number of wire bits:           2703
   Number of public wires:         152
   Number of public wire bits:    2639
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_32                         1
     $and_1                          1
     $eq_14                          1
     $mul_31                         1
     counter_41_1                    1
     counter_63_2                    1
     weight_buffer_18_9_42_2_2688Wcxr_imag_half_0      1
     weight_buffer_18_9_42_2_2688Wcxr_real_half_0      1
     weight_buffer_18_9_42_2_2688Wfxr_imag_half_0      1
     weight_buffer_18_9_42_2_2688Wfxr_real_half_0      1
     weight_buffer_18_9_42_2_2688Wixr_imag_half_0      1
     weight_buffer_18_9_42_2_2688Wixr_real_half_0      1
     weight_buffer_18_9_42_2_2688Woxr_imag_half_0      1
     weight_buffer_18_9_42_2_2688Woxr_real_half_0      1

=== stage2_Ct_buffer_18_2_16_64 ===

   Number of wires:                 62
   Number of wire bits:           1793
   Number of public wires:          59
   Number of public wire bits:    1759
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_32                         1
     $lt_32                          2
     $sdff_6                         2
     counter_63_1                    1
     ram_288_0_64                    2

=== stage2_mt_buffer_18_2_16_64_32 ===

   Number of wires:                 72
   Number of wire bits:           1234
   Number of public wires:          50
   Number of public wire bits:    1212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $eq_14                          3
     $logic_and_1                    9
     $logic_not_14                   3
     $mux_1                          5
     $mux_6                          1
     $not_1                          2
     $reduce_bool_2                  2
     $sdff_1                         1
     $sdffe_1                        2
     counter_14_1                    1
     counter_63_1                    2
     ram_288_0_64                    1
     shift_register_unit_12          3

=== stage2_parameter_buffer_18_2_16_64 ===

   Number of wires:                452
   Number of wire bits:           8081
   Number of public wires:         452
   Number of public wire bits:    8081
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     counter_63_2                    1
     weight_buffer_18_16_2_64_Wfc_0      1
     weight_buffer_18_16_2_64_Wic_0      1
     weight_buffer_18_16_2_64_Woc_0      1
     weight_buffer_18_16_2_64_bc_0      1
     weight_buffer_18_16_2_64_bf_0      1
     weight_buffer_18_16_2_64_bi_0      1
     weight_buffer_18_16_2_64_bo_0      1

=== stage3_X_Y_buffer_18_16_2_10_32_64 ===

   Number of wires:                 98
   Number of wire bits:           1799
   Number of public wires:          82
   Number of public wire bits:    1783
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $eq_14                          2
     $ge_32                          1
     $logic_and_1                    6
     $logic_not_14                   1
     $mux_1                          5
     $mux_18                        16
     $not_1                          2
     $reduce_bool_2                  2
     $sdff_1                         1
     $sdffe_1                        2
     counter_31_1                    1
     counter_41_1                    1
     counter_41_1_32                 1
     ram_288_0_42                    1
     shift_register_unit_1_2         1

=== stage3_parameter_buffer_18_2_16_64_2048 ===

   Number of wires:                 45
   Number of wire bits:            727
   Number of public wires:          43
   Number of public wire bits:     694
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_32                         1
     $and_1                          1
     $eq_14                          1
     counter_31_2                    1
     counter_63_1                    1
     weight_buffer_18_9_2_64_2048_Wym_imag_half_0      1
     weight_buffer_18_9_2_64_2048_Wym_real_half_0      1

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add_18                         1
     $dff_18                         1

=== sum_complex_vector_unit_18_18_16_42 ===

   Number of wires:                171
   Number of wire bits:           2948
   Number of public wires:         104
   Number of public wire bits:    1749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add_18                        32
     $add_32                         1
     $and_1                          1
     $eq_14                          1
     $mux_14                         1
     $mux_18                        32
     $reduce_and_2                   1
     $sdffe_1                        1
     $sdffe_14                       1
     $sdffe_18                      32

=== sum_complex_vector_unit_18_18_16_64 ===

   Number of wires:                171
   Number of wire bits:           2948
   Number of public wires:         104
   Number of public wire bits:    1749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add_18                        32
     $add_32                         1
     $and_1                          1
     $eq_14                          1
     $mux_14                         1
     $mux_18                        32
     $reduce_and_2                   1
     $sdffe_1                        1
     $sdffe_14                       1
     $sdffe_18                      32

=== tanh_core_18_18_10_32_1 ===

   Number of wires:                191
   Number of wire bits:           1991
   Number of public wires:          92
   Number of public wire bits:    1117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and_1                          1
     $dffe_1                         1
     $eq_5                          31
     $ge_32                          1
     $logic_not_5                    1
     $mux_1                          1
     $mux_13                        65
     $mux_23                         1
     $mux_32                         1
     $not_1                          1
     $reduce_and_2                   1
     $sdffe_1                        2
     $sdffe_18                       2
     $sub_32                         1
     abs_unit_18                     1
     dsp_signed_mac_18_13_23_32      1
     fp_rounding_unit_1_32_11        1
     shift_register_unit_1_3         1

=== weight_buffer_18_16_2_64_Wfc_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_6                          1
     $dff_6                          2
     single_port_ram                 2

=== weight_buffer_18_16_2_64_Wic_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_6                          1
     $dff_6                          2
     single_port_ram                 2

=== weight_buffer_18_16_2_64_Woc_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_6                          1
     $dff_6                          2
     single_port_ram                 2

=== weight_buffer_18_16_2_64_bc_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_6                          1
     $dff_6                          2
     single_port_ram                 2

=== weight_buffer_18_16_2_64_bf_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_6                          1
     $dff_6                          2
     single_port_ram                 2

=== weight_buffer_18_16_2_64_bi_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_6                          1
     $dff_6                          2
     single_port_ram                 2

=== weight_buffer_18_16_2_64_bo_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_6                          1
     $dff_6                          2
     single_port_ram                 2

=== weight_buffer_18_9_2_64_2048_Wym_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            716
   Number of public wires:          27
   Number of public wire bits:     705
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_11                         1
     $dff_11                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_2_64_2048_Wym_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            716
   Number of public wires:          27
   Number of public wire bits:     705
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_11                         1
     $dff_11                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Wcxr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Wcxr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Wfxr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Wfxr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Wixr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Wixr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Woxr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Woxr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== design hierarchy ===

   C_LSTM_datapath                   1
     C_LSTM_stage_1_18_10_160_512_2_16_1      1
       matrix_times_two_vectors_18_10_2_672_16_1      4
         multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42      1
           c_matrix_vec_mult_core_18_10_16_2_1      1
             dft_16_top_18           1
               codeBlock88206_18      1
                 addfxp_18_1        40
                 multfix_alt_dsp_18     12
                   dsp_signed_mult_18x18_unit_18_36_0      1
                 shiftRegFIFO_5_1      1
                 subfxp_18_1        40
               codeBlock89324_18      1
                 addfxp_18_1        32
                 shiftRegFIFO_2_1      1
                 subfxp_18_1        32
             elementwise_add_core_18_18_9      2
             elementwise_mult_core_18_1810_9_1      8
               dsp_signed_mult_18x18_unit_18_18_1      5
               fp_rounding_unit_1_37_10      9
             elementwise_sub_core_18_18_9      2
             shift_register_group_18_910      4
               shift_register_unit_18_10      9
           idft_16_top_18            2
             codeBlock98050_18       1
               addfxp_18_1          40
               multfix_alt_dsp_18     12
                 dsp_signed_mult_18x18_unit_18_36_0      1
               shiftRegFIFO_5_1      1
               subfxp_18_1          40
             codeBlock99168_18       1
               addfxp_18_1          32
               shiftRegFIFO_2_1      1
               subfxp_18_1          32
           shift_register_group_18_16_1      4
             shift_register_unit_18_1     16
           sum_complex_vector_unit_18_18_16_42      2
     C_LSTM_stage_2_18_10_32_1       1
       elementwise_add_core_18_18_32      1
       elementwise_mult_core_18_18_10_32_1      3
         dsp_signed_mult_18x18_unit_18_18_1     16
         fp_rounding_unit_1_37_10     32
       lstm_gate_18_10_32_1          3
         elementwise_add_core_18_18_32      2
         elementwise_mult_core_18_18_10_32_1      1
           dsp_signed_mult_18x18_unit_18_18_1     16
           fp_rounding_unit_1_37_10     32
         shift_register_group_18_32_10      1
           shift_register_unit_18_18     32
         sigmoid_core_18_18_10_32_1     32
           abs_unit_18               1
           dsp_signed_mac_18_13_23_32      1
           fp_rounding_unit_1_32_11      1
           shift_register_unit_1_3      1
       output_activation_18_10_32_1      1
         elementwise_add_core_18_18_32      1
         sigmoid_core_18_18_10_32_1     32
           abs_unit_18               1
           dsp_signed_mac_18_13_23_32      1
           fp_rounding_unit_1_32_11      1
           shift_register_unit_1_3      1
       shift_register_group_18_32_14      1
         shift_register_unit_18_14     32
       shift_register_group_18_32_18      2
         shift_register_unit_18_18     32
       shift_register_group_18_32_6      1
         shift_register_unit_18_6     32
       tanh_core_18_18_10_32_1      32
         abs_unit_18                 1
         dsp_signed_mac_18_13_23_32      1
         fp_rounding_unit_1_32_11      1
         shift_register_unit_1_3      1
     C_LSTM_stage_3_18_10_64_2048_2_16_1      1
       multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64      1
         c_matrix_vec_mult_core_18_10_16_2_1      1
           dft_16_top_18             1
             codeBlock88206_18       1
               addfxp_18_1          40
               multfix_alt_dsp_18     12
                 dsp_signed_mult_18x18_unit_18_36_0      1
               shiftRegFIFO_5_1      1
               subfxp_18_1          40
             codeBlock89324_18       1
               addfxp_18_1          32
               shiftRegFIFO_2_1      1
               subfxp_18_1          32
           elementwise_add_core_18_18_9      2
           elementwise_mult_core_18_1810_9_1      8
             dsp_signed_mult_18x18_unit_18_18_1      5
             fp_rounding_unit_1_37_10      9
           elementwise_sub_core_18_18_9      2
           shift_register_group_18_910      4
             shift_register_unit_18_10      9
         idft_16_top_18              2
           codeBlock98050_18         1
             addfxp_18_1            40
             multfix_alt_dsp_18     12
               dsp_signed_mult_18x18_unit_18_36_0      1
             shiftRegFIFO_5_1        1
             subfxp_18_1            40
           codeBlock99168_18         1
             addfxp_18_1            32
             shiftRegFIFO_2_1        1
             subfxp_18_1            32
         shift_register_group_18_16_1      4
           shift_register_unit_18_1     16
         sum_complex_vector_unit_18_18_16_64      2
       shift_register_group_18_16_3      1
         shift_register_unit_18_3     16
       shift_register_unit_18_3      1
       stage3_parameter_buffer_18_2_16_64_2048      1
         counter_31_2                1
         counter_63_1                1
         weight_buffer_18_9_2_64_2048_Wym_imag_half_0      1
           $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
         weight_buffer_18_9_2_64_2048_Wym_real_half_0      1
           $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
     pipelined_input_18_2_16         3
     shift_register_group_18_16_3      1
       shift_register_unit_18_3     16
     shift_register_group_18_32_3      4
       shift_register_unit_18_3     32
     shift_register_unit_1_3         2
     stage1_parameter_buffer_18_2_16_42_2688      1
       counter_41_1                  1
       counter_63_2                  1
       weight_buffer_18_9_42_2_2688Wcxr_imag_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
       weight_buffer_18_9_42_2_2688Wcxr_real_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
       weight_buffer_18_9_42_2_2688Wfxr_imag_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
       weight_buffer_18_9_42_2_2688Wfxr_real_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
       weight_buffer_18_9_42_2_2688Wixr_imag_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
       weight_buffer_18_9_42_2_2688Wixr_real_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
       weight_buffer_18_9_42_2_2688Woxr_imag_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
       weight_buffer_18_9_42_2_2688Woxr_real_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
     stage2_Ct_buffer_18_2_16_64      1
       counter_63_1                  1
       ram_288_0_64                  2
         dual_port_ram               1
     stage2_mt_buffer_18_2_16_64_32      1
       counter_14_1                  1
       counter_63_1                  2
       ram_288_0_64                  1
         dual_port_ram               1
       shift_register_unit_12        3
     stage2_parameter_buffer_18_2_16_64      1
       counter_63_2                  1
       weight_buffer_18_16_2_64_Wfc_0      1
         single_port_ram             2
       weight_buffer_18_16_2_64_Wic_0      1
         single_port_ram             2
       weight_buffer_18_16_2_64_Woc_0      1
         single_port_ram             2
       weight_buffer_18_16_2_64_bc_0      1
         single_port_ram             2
       weight_buffer_18_16_2_64_bf_0      1
         single_port_ram             2
       weight_buffer_18_16_2_64_bi_0      1
         single_port_ram             2
       weight_buffer_18_16_2_64_bo_0      1
         single_port_ram             2
     stage3_X_Y_buffer_18_16_2_10_32_64      1
       counter_31_1                  1
       counter_41_1                  1
       counter_41_1_32               1
       ram_288_0_42                  1
         dual_port_ram               1
       shift_register_unit_1_2       1

   Number of wires:             117077
   Number of wire bits:         1743007
   Number of public wires:       95198
   Number of public wire bits:  1433191
   Number of memories:              38
   Number of memory bits:        69984
   Number of processes:              0
   Number of cells:              48911
     $add_11                         2
     $add_12                         8
     $add_18                      2826
     $add_32                       405
     $add_37                       552
     $add_6                          7
     $and_1                        298
     $dff_11                         4
     $dff_12                        16
     $dff_18                      2160
     $dff_36                       360
     $dff_6                         14
     $dffe_1                       160
     $dffe_162                      20
     $dffe_18                     1680
     $dffe_288                      22
     $eq_14                         17
     $eq_5                        4960
     $ge_32                        161
     $le_32                         12
     $logic_and_1                   15
     $logic_not_14                   4
     $logic_not_5                  160
     $lt_32                          2
     $memrd                         42
     $memwr_v2                      42
     $mul_31                         1
     $mul_32                       160
     $mul_36                       360
     $mul_37                       592
     $mux_1                        221
     $mux_12                        20
     $mux_13                     10400
     $mux_14                        22
     $mux_162                       20
     $mux_18                       640
     $mux_23                       160
     $mux_288                       22
     $mux_32                       320
     $mux_37                       552
     $mux_6                         23
     $neg_18                       230
     $not_1                        169
     $not_32                        60
     $reduce_and_2                 170
     $reduce_bool_2                  4
     $sdff_1                       138
     $sdff_13                      160
     $sdff_18                      160
     $sdff_23                      160
     $sdff_32                      160
     $sdff_6                         2
     $sdffe_1                     5175
     $sdffe_14                     182
     $sdffe_18                   11701
     $sdffe_21                     160
     $sdffe_27                     552
     $sdffe_32                     320
     $sdffe_37                    1696
     $sub_18                        90
     $sub_32                       160

