logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/delay_0/gen_delay[3].level_buf[19:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/delay_0/gen_delay[3].level_buf_seqshift_gen_delay[3].level_buf_seqshift_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/delay_0/gen_delay[3].level_buf_seqshift_gen_delay[3].level_buf_seqshift_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-20 Port_B_Depth-4 Port_B_Width-20 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_0/bank[45:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_0/bank_bank_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_0/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_0/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_0/bank_bank_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-46 Port_B_Depth-32 Port_B_Width-46 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_1/bank[45:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_1/bank_bank_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_1/bank_bank_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_1/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_1/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-46 Port_B_Depth-32 Port_B_Width-46 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_2/bank[45:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_2/bank_bank_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_2/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_2/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_2/bank_bank_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-46 Port_B_Depth-32 Port_B_Width-46 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_3/bank[45:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_3/bank_bank_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_3/bank_bank_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_3/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_3/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-46 Port_B_Depth-32 Port_B_Width-46 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/delay_0/gen_delay[3].level_buf[19:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/delay_0/gen_delay[3].level_buf_seqshift_gen_delay[3].level_buf_seqshift_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/delay_0/gen_delay[3].level_buf_seqshift_gen_delay[3].level_buf_seqshift_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-20 Port_B_Depth-4 Port_B_Width-20 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_0/bank[45:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_0/bank_bank_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_0/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_0/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_0/bank_bank_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-46 Port_B_Depth-32 Port_B_Width-46 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_1/bank[45:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_1/bank_bank_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_1/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_1/bank_bank_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_1/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-46 Port_B_Depth-32 Port_B_Width-46 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_2/bank[45:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_2/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_2/bank_bank_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_2/bank_bank_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_2/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-46 Port_B_Depth-32 Port_B_Width-46 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_3/bank[45:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_3/bank_bank_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_3/bank_bank_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_3/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_3/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-46 Port_B_Depth-32 Port_B_Width-46 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0[22:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_6_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_3_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_5_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_2_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_4_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_1_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_7_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_7_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_6_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_4_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_5_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-23 Port_B_Depth-512 Port_B_Width-23 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1[22:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_3_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_5_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_7_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_5_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_1_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_6_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_2_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_6_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_7_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_4_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank1_bank1_4_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-23 Port_B_Depth-512 Port_B_Width-23 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2[22:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_5_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_6_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_3_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_5_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_6_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_4_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_1_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_2_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_4_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_7_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank2_bank2_7_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-23 Port_B_Depth-512 Port_B_Width-23 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3[22:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_4_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_7_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_7_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_5_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_1_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_6_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_4_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_6_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_2_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_5_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_3_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-23 Port_B_Depth-512 Port_B_Width-23 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem[45:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-35 Port_B_Depth-16 Port_B_Width-35 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/genblk1[0].ram/mem[9:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-9 Port_B_Depth-16 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem[45:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-36 Port_B_Depth-16 Port_B_Width-36 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0] Physical_names-[FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-8 Port_B_Depth-256 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0] Physical_names-[FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-8 Port_B_Depth-256 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[4:0] Physical_names-[FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-4 Port_B_Depth-256 Port_B_Width-4 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[4:0] Physical_names-[FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-2 Port_B_Depth-256 Port_B_Width-2 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
