Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 19 23:52:51 2024
| Host         : HYEON-OdysseyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_top_timing_summary_routed.rpt -pb design_top_timing_summary_routed.pb -rpx design_top_timing_summary_routed.rpx -warn_on_violation
| Design       : design_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (602)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (167)
5. checking no_input_delay (8)
6. checking no_output_delay (16)
7. checking multiple_clock (182)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (602)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: STOP_WATCH/bin_clk/hours_ctr_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: STOP_WATCH/bin_clk/hours_ctr_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: STOP_WATCH/bin_clk/hours_ctr_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: STOP_WATCH/bin_clk/r_1Hz_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/r_1Hz_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/cal/month_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/cal/month_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_kbd/pulse/B_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_kbd/pulse/C_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/r_25MHz_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (167)
--------------------------------------------------
 There are 155 pins that are not constrained for maximum delay. (HIGH)

 There are 12 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (182)
--------------------------------
 There are 182 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.239        0.000                      0                  234        0.104        0.000                      0                  234        3.000        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100MHz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.239        0.000                      0                  134        0.203        0.000                      0                  134        4.500        0.000                       0                   135  
  clk_out2_clk_wiz_0         14.050        0.000                      0                  100        0.188        0.000                      0                  100        9.500        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.240        0.000                      0                  134        0.203        0.000                      0                  134        4.500        0.000                       0                   135  
  clk_out2_clk_wiz_0_1       14.052        0.000                      0                  100        0.188        0.000                      0                  100        9.500        0.000                       0                    51  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.239        0.000                      0                  134        0.129        0.000                      0                  134  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         14.050        0.000                      0                  100        0.104        0.000                      0                  100  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.239        0.000                      0                  134        0.129        0.000                      0                  134  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       14.050        0.000                      0                  100        0.104        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 2.826ns (50.747%)  route 2.743ns (49.253%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 r  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.447     3.952    vgc/rgb_reg1_reg[7]
    SLICE_X10Y118        LUT3 (Prop_lut3_I1_O)        0.124     4.076 r  vgc/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.617     4.693    rgb_next1[11]
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.979    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)       -0.047     8.932    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 3.089ns (58.418%)  route 2.199ns (41.582%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 r  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 f  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 f  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.873     4.112    vgc/rgb_reg_reg[7]
    SLICE_X11Y116        LUT4 (Prop_lut4_I3_O)        0.297     4.409 r  vgc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     4.409    vgc_n_31
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.031     8.999    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 3.117ns (58.637%)  route 2.199ns (41.363%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 f  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 r  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 r  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.873     4.112    vgc/rgb_reg_reg[7]
    SLICE_X11Y116        LUT4 (Prop_lut4_I0_O)        0.325     4.437 r  vgc/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.437    vgc_n_30
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.075     9.043    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.826ns (55.282%)  route 2.286ns (44.718%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 f  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 f  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.607     4.112    vgc/rgb_reg1_reg[7]
    SLICE_X9Y119         LUT5 (Prop_lut5_I0_O)        0.124     4.236 r  vgc/rgb_reg1[10]_i_1/O
                         net (fo=1, routed)           0.000     4.236    rgb_next1[10]
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.979    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)        0.029     9.008    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 2.826ns (55.013%)  route 2.311ns (44.987%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 r  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.632     4.137    vgc/rgb_reg1_reg[7]
    SLICE_X8Y119         LUT5 (Prop_lut5_I2_O)        0.124     4.261 r  vgc/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.000     4.261    rgb_next1[7]
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.979    
    SLICE_X8Y119         FDRE (Setup_fdre_C_D)        0.081     9.060    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 2.826ns (55.131%)  route 2.300ns (44.869%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 f  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 f  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.621     4.126    vgc/rgb_reg1_reg[7]
    SLICE_X8Y119         LUT6 (Prop_lut6_I0_O)        0.124     4.250 r  vgc/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.000     4.250    rgb_next1[6]
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.979    
    SLICE_X8Y119         FDRE (Setup_fdre_C_D)        0.077     9.056    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 3.089ns (61.408%)  route 1.941ns (38.592%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 r  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 f  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 f  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.616     3.855    vgc/rgb_reg_reg[7]
    SLICE_X11Y116        LUT2 (Prop_lut2_I1_O)        0.297     4.152 r  vgc/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.152    vgc_n_20
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.031     8.999    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 3.089ns (64.973%)  route 1.665ns (35.027%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 f  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 r  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 r  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.340     3.579    pg1/cdr/h_count_reg_reg[4]
    SLICE_X11Y116        LUT2 (Prop_lut2_I0_O)        0.297     3.876 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.876    pg1_n_0
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.029     8.997    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.284ns (32.329%)  route 2.688ns (67.671%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.622    -0.918    vgc/clk_out1
    SLICE_X11Y117        FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.903     0.441    vgc/y[3]
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.150     0.591 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.416     1.007    vgc/v_count_next[9]_i_5_n_0
    SLICE_X11Y117        LUT5 (Prop_lut5_I4_O)        0.326     1.333 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          0.694     2.027    vgc/video_on
    SLICE_X10Y118        LUT3 (Prop_lut3_I2_O)        0.352     2.379 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.675     3.054    vgc_n_44
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.576     9.059    
                         clock uncertainty           -0.074     8.984    
    SLICE_X11Y116        FDRE (Setup_fdre_C_R)       -0.653     8.331    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.284ns (32.329%)  route 2.688ns (67.671%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.622    -0.918    vgc/clk_out1
    SLICE_X11Y117        FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.903     0.441    vgc/y[3]
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.150     0.591 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.416     1.007    vgc/v_count_next[9]_i_5_n_0
    SLICE_X11Y117        LUT5 (Prop_lut5_I4_O)        0.326     1.333 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          0.694     2.027    vgc/video_on
    SLICE_X10Y118        LUT3 (Prop_lut3_I2_O)        0.352     2.379 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.675     3.054    vgc_n_44
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.576     9.059    
                         clock uncertainty           -0.074     8.984    
    SLICE_X11Y116        FDRE (Setup_fdre_C_R)       -0.653     8.331    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.567    -0.597    clock_and_calendar/cal/clk_out1
    SLICE_X8Y111         FDRE                                         r  clock_and_calendar/cal/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  clock_and_calendar/cal/d_reg/Q
                         net (fo=1, routed)           0.112    -0.321    clock_and_calendar/cal/d
    SLICE_X8Y112         FDRE                                         r  clock_and_calendar/cal/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.836    -0.837    clock_and_calendar/cal/clk_out1
    SLICE_X8Y112         FDRE                                         r  clock_and_calendar/cal/e_reg/C
                         clock pessimism              0.254    -0.583    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.059    -0.524    clock_and_calendar/cal/e_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.157    -0.270    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.059    -0.493    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.296%)  route 0.177ns (55.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.597    -0.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y108         FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.177    -0.249    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X0Y110         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.252    -0.552    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.070    -0.482    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.594    -0.570    clock_and_calendar/cal/clk_out1
    SLICE_X5Y112         FDRE                                         r  clock_and_calendar/cal/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  clock_and_calendar/cal/b_reg/Q
                         net (fo=1, routed)           0.158    -0.271    clock_and_calendar/cal/b
    SLICE_X5Y112         FDRE                                         r  clock_and_calendar/cal/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.863    -0.809    clock_and_calendar/cal/clk_out1
    SLICE_X5Y112         FDRE                                         r  clock_and_calendar/cal/c_reg/C
                         clock pessimism              0.239    -0.570    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.061    -0.509    clock_and_calendar/cal/c_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X5Y108         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.158    -0.269    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X5Y108         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.866    -0.806    clock_and_calendar/bin_clk/clk_out1
    SLICE_X5Y108         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.238    -0.568    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.061    -0.507    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.562    -0.602    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.264    vgc/r_25MHz[0]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.043    -0.221 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vgc/p_0_in[1]
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.831    -0.842    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X10Y118        FDCE (Hold_fdce_C_D)         0.131    -0.471    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.562    -0.602    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.164    -0.438 f  vgc/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.264    vgc/r_25MHz[0]
    SLICE_X10Y118        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  vgc/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    vgc/p_0_in[0]
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.831    -0.842    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X10Y118        FDCE (Hold_fdce_C_D)         0.120    -0.482    vgc/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 speakering/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speakering/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.594    -0.570    speakering/clk_out1
    SLICE_X2Y134         FDRE                                         r  speakering/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  speakering/counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.281    speakering/counter_reg_n_0_[15]
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.171 r  speakering/counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.171    speakering/data0[15]
    SLICE_X2Y134         FDRE                                         r  speakering/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.865    -0.808    speakering/clk_out1
    SLICE_X2Y134         FDRE                                         r  speakering/counter_reg[15]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.134    -0.436    speakering/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 speakering/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speakering/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.592    -0.572    speakering/clk_out1
    SLICE_X2Y132         FDRE                                         r  speakering/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  speakering/counter_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.283    speakering/counter_reg_n_0_[7]
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.173 r  speakering/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.173    speakering/data0[7]
    SLICE_X2Y132         FDRE                                         r  speakering/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.863    -0.810    speakering/clk_out1
    SLICE_X2Y132         FDRE                                         r  speakering/counter_reg[7]/C
                         clock pessimism              0.238    -0.572    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.134    -0.438    speakering/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 speakering/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speakering/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.591    -0.573    speakering/clk_out1
    SLICE_X2Y131         FDRE                                         r  speakering/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  speakering/counter_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.283    speakering/counter_reg_n_0_[3]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.173 r  speakering/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.173    speakering/data0[3]
    SLICE_X2Y131         FDRE                                         r  speakering/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.862    -0.811    speakering/clk_out1
    SLICE_X2Y131         FDRE                                         r  speakering/counter_reg[3]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.134    -0.439    speakering/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y46     pg1/cdr/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y46     pg1/cdr/addr_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clockmaking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y118     STOP_WATCH/bin_clk/ctr_1Hz_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y118     STOP_WATCH/bin_clk/ctr_1Hz_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y118     STOP_WATCH/bin_clk/ctr_1Hz_reg[28]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y119     STOP_WATCH/bin_clk/ctr_1Hz_reg[29]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y112     STOP_WATCH/bin_clk/ctr_1Hz_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y119     STOP_WATCH/bin_clk/ctr_1Hz_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119     STOP_WATCH/bin_clk/ctr_1Hz_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     STOP_WATCH/bin_clk/ctr_1Hz_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119     STOP_WATCH/bin_clk/ctr_1Hz_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119     STOP_WATCH/bin_clk/ctr_1Hz_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     STOP_WATCH/bin_clk/ctr_1Hz_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y112     STOP_WATCH/bin_clk/ctr_1Hz_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y114     STOP_WATCH/bin_clk/f_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y106     clock_and_calendar/bin_clk/g_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y134     speakering/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y134     speakering/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y134     speakering/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.084    18.986    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.462    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.084    18.986    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.462    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.084    18.986    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.462    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.084    18.986    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.462    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.674ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_extended_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.952ns (18.196%)  route 4.280ns (81.804%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.460     2.063    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     2.187 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.474    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.124     2.598 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.849     3.447    ps2_kbd/ps2/output_strobe
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124     3.571 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.685     4.256    ps2_kbd/ps2/hold_release0
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     4.380 r  ps2_kbd/ps2/hold_extended_i_1/O
                         net (fo=1, routed)           0.000     4.380    ps2_kbd/ps2/hold_extended_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.570    18.549    ps2_kbd/ps2/CLK
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
                         clock pessimism              0.560    19.109    
                         clock uncertainty           -0.084    19.025    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)        0.029    19.054    ps2_kbd/ps2/hold_extended_reg
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                 14.674    

Slack (MET) :             14.684ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.952ns (18.221%)  route 4.273ns (81.779%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.460     2.063    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     2.187 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.474    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.124     2.598 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.849     3.447    ps2_kbd/ps2/output_strobe
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124     3.571 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.678     4.249    ps2_kbd/ps2/hold_release0
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     4.373 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     4.373    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.570    18.549    ps2_kbd/ps2/CLK
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.560    19.109    
                         clock uncertainty           -0.084    19.025    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)        0.031    19.056    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                 14.684    

Slack (MET) :             15.247ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.040ns (22.133%)  route 3.659ns (77.867%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.169     1.772    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X4Y126         LUT5 (Prop_lut5_I2_O)        0.124     1.896 r  ps2_kbd/ps2/scancode[5]_i_8/O
                         net (fo=1, routed)           0.669     2.565    ps2_kbd/ps2/scancode[5]_i_8_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I0_O)        0.124     2.689 r  ps2_kbd/ps2/scancode[5]_i_5/O
                         net (fo=1, routed)           0.821     3.511    ps2_kbd/ps2/scancode[5]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.635 r  ps2_kbd/ps2/scancode[5]_i_2/O
                         net (fo=1, routed)           0.000     3.635    ps2_kbd/ps2/scancode[5]_i_2_n_0
    SLICE_X3Y127         MUXF7 (Prop_muxf7_I0_O)      0.212     3.847 r  ps2_kbd/ps2/scancode_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.847    ps2_kbd/ps2/p_0_in[5]
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.575    18.554    ps2_kbd/ps2/CLK
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.114    
                         clock uncertainty           -0.084    19.030    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)        0.064    19.094    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         19.094    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                 15.247    

Slack (MET) :             15.454ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.220ns (27.086%)  route 3.284ns (72.914%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X5Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[4]/Q
                         net (fo=55, routed)          1.731     1.335    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X3Y124         LUT6 (Prop_lut6_I2_O)        0.124     1.459 r  ps2_kbd/ps2/scancode[6]_i_9/O
                         net (fo=1, routed)           0.000     1.459    ps2_kbd/ps2/scancode[6]_i_9_n_0
    SLICE_X3Y124         MUXF7 (Prop_muxf7_I1_O)      0.217     1.676 r  ps2_kbd/ps2/scancode_reg[6]_i_7/O
                         net (fo=1, routed)           0.714     2.389    ps2_kbd/ps2/scancode_reg[6]_i_7_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.299     2.688 r  ps2_kbd/ps2/scancode[6]_i_4/O
                         net (fo=1, routed)           0.840     3.528    ps2_kbd/ps2/scancode[6]_i_4_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I5_O)        0.124     3.652 r  ps2_kbd/ps2/scancode[6]_i_1/O
                         net (fo=1, routed)           0.000     3.652    ps2_kbd/ps2/p_0_in[6]
    SLICE_X2Y125         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.572    18.551    ps2_kbd/ps2/CLK
    SLICE_X2Y125         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.111    
                         clock uncertainty           -0.084    19.027    
    SLICE_X2Y125         FDRE (Setup_fdre_C_D)        0.079    19.106    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                 15.454    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.040ns (23.281%)  route 3.427ns (76.719%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.344     1.948    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.124     2.072 r  ps2_kbd/ps2/scancode[0]_i_9/O
                         net (fo=1, routed)           0.670     2.742    ps2_kbd/ps2/scancode[0]_i_9_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I3_O)        0.124     2.866 r  ps2_kbd/ps2/scancode[0]_i_5/O
                         net (fo=1, routed)           0.413     3.279    ps2_kbd/ps2/scancode[0]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.403 r  ps2_kbd/ps2/scancode[0]_i_2/O
                         net (fo=1, routed)           0.000     3.403    ps2_kbd/ps2/scancode[0]_i_2_n_0
    SLICE_X4Y127         MUXF7 (Prop_muxf7_I0_O)      0.212     3.615 r  ps2_kbd/ps2/scancode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.615    ps2_kbd/ps2/p_0_in[0]
    SLICE_X4Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.573    18.552    ps2_kbd/ps2/CLK
    SLICE_X4Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.560    19.112    
                         clock uncertainty           -0.084    19.028    
    SLICE_X4Y127         FDRE (Setup_fdre_C_D)        0.064    19.092    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.507ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.704ns (16.881%)  route 3.466ns (83.119%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.460     2.063    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     2.187 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.474    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.124     2.598 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.721     3.318    ps2_kbd/ps2/output_strobe
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.575    18.554    ps2_kbd/ps2/CLK
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.114    
                         clock uncertainty           -0.084    19.030    
    SLICE_X3Y127         FDRE (Setup_fdre_C_CE)      -0.205    18.825    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         18.825    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                 15.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.066%)  route 0.130ns (47.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.584    -0.580    ps2_kbd/ps2/CLK
    SLICE_X5Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  ps2_kbd/ps2/q_reg[4]/Q
                         net (fo=55, routed)          0.130    -0.309    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.851    -0.821    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
                         clock pessimism              0.254    -0.567    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.070    -0.497    ps2_kbd/ps2/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/released_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/pulse/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.152%)  route 0.152ns (51.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.584    -0.580    ps2_kbd/ps2/CLK
    SLICE_X5Y125         FDSE                                         r  ps2_kbd/ps2/released_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDSE (Prop_fdse_C_Q)         0.141    -0.439 r  ps2_kbd/ps2/released_reg/Q
                         net (fo=1, routed)           0.152    -0.287    ps2_kbd/pulse/released
    SLICE_X4Y123         FDRE                                         r  ps2_kbd/pulse/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.852    -0.820    ps2_kbd/pulse/CLK
    SLICE_X4Y123         FDRE                                         r  ps2_kbd/pulse/B_reg/C
                         clock pessimism              0.275    -0.545    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.070    -0.475    ps2_kbd/pulse/B_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.412    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X9Y125         LUT4 (Prop_lut4_I2_O)        0.099    -0.313 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X9Y125         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X9Y125         FDSE (Hold_fdse_C_D)         0.092    -0.516    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ps2_kbd/pulse/B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/pulse/C_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.701%)  route 0.182ns (56.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.585    -0.579    ps2_kbd/pulse/CLK
    SLICE_X4Y123         FDRE                                         r  ps2_kbd/pulse/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  ps2_kbd/pulse/B_reg/Q
                         net (fo=2, routed)           0.182    -0.257    ps2_kbd/pulse/B
    SLICE_X3Y123         FDRE                                         r  ps2_kbd/pulse/C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.855    -0.817    ps2_kbd/pulse/CLK
    SLICE_X3Y123         FDRE                                         r  ps2_kbd/pulse/C_reg/C
                         clock pessimism              0.275    -0.542    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.070    -0.472    ps2_kbd/pulse/C_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.190%)  route 0.169ns (50.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    -0.605    ps2_kbd/ps2/CLK
    SLICE_X10Y127        FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDPE (Prop_fdpe_C_Q)         0.164    -0.441 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.169    -0.272    ps2_kbd/ps2/ps2_data_s
    SLICE_X9Y126         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.825    -0.848    ps2_kbd/ps2/CLK
    SLICE_X9Y126         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.070    -0.503    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.311    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X9Y125         LUT3 (Prop_lut3_I1_O)        0.042    -0.269 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X9Y125         FDRE (Hold_fdre_C_D)         0.107    -0.501    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.611    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.611    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.611    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.611    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clockmaking/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y125     ps2_kbd/ps2/hold_extended_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y125     ps2_kbd/ps2/hold_release_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y125    ps2_kbd/ps2/ps2_clk_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y125    ps2_kbd/ps2/ps2_clk_s_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y127    ps2_kbd/ps2/ps2_data_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y127    ps2_kbd/ps2/ps2_data_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y126     ps2_kbd/ps2/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y124     ps2_kbd/ps2/q_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y125     ps2_kbd/ps2/hold_extended_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y125     ps2_kbd/ps2/hold_extended_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y125     ps2_kbd/ps2/hold_release_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y125     ps2_kbd/ps2/hold_release_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X11Y125    ps2_kbd/ps2/ps2_clk_d_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y125    ps2_kbd/ps2/ps2_clk_s_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y127    ps2_kbd/ps2/ps2_data_d_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y127    ps2_kbd/ps2/ps2_data_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y124     ps2_kbd/ps2/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y124     ps2_kbd/ps2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y125     ps2_kbd/ps2/hold_extended_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y125     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y127    ps2_kbd/ps2/ps2_data_d_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y127    ps2_kbd/ps2/ps2_data_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y127    ps2_kbd/ps2/ps2_data_s_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y127    ps2_kbd/ps2/ps2_data_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y126     ps2_kbd/ps2/q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y126     ps2_kbd/ps2/q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y124     ps2_kbd/ps2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y124     ps2_kbd/ps2/q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockmaking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 2.826ns (50.747%)  route 2.743ns (49.253%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 r  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.447     3.952    vgc/rgb_reg1_reg[7]
    SLICE_X10Y118        LUT3 (Prop_lut3_I1_O)        0.124     4.076 r  vgc/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.617     4.693    rgb_next1[11]
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)       -0.047     8.933    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 3.089ns (58.418%)  route 2.199ns (41.582%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 r  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 f  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 f  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.873     4.112    vgc/rgb_reg_reg[7]
    SLICE_X11Y116        LUT4 (Prop_lut4_I3_O)        0.297     4.409 r  vgc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     4.409    vgc_n_31
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.031     9.000    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 3.117ns (58.637%)  route 2.199ns (41.363%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 f  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 r  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 r  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.873     4.112    vgc/rgb_reg_reg[7]
    SLICE_X11Y116        LUT4 (Prop_lut4_I0_O)        0.325     4.437 r  vgc/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.437    vgc_n_30
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.075     9.044    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.826ns (55.282%)  route 2.286ns (44.718%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 f  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 f  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.607     4.112    vgc/rgb_reg1_reg[7]
    SLICE_X9Y119         LUT5 (Prop_lut5_I0_O)        0.124     4.236 r  vgc/rgb_reg1[10]_i_1/O
                         net (fo=1, routed)           0.000     4.236    rgb_next1[10]
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)        0.029     9.009    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 2.826ns (55.013%)  route 2.311ns (44.987%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 r  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.632     4.137    vgc/rgb_reg1_reg[7]
    SLICE_X8Y119         LUT5 (Prop_lut5_I2_O)        0.124     4.261 r  vgc/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.000     4.261    rgb_next1[7]
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X8Y119         FDRE (Setup_fdre_C_D)        0.081     9.061    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 2.826ns (55.131%)  route 2.300ns (44.869%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 f  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 f  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.621     4.126    vgc/rgb_reg1_reg[7]
    SLICE_X8Y119         LUT6 (Prop_lut6_I0_O)        0.124     4.250 r  vgc/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.000     4.250    rgb_next1[6]
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X8Y119         FDRE (Setup_fdre_C_D)        0.077     9.057    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 3.089ns (61.408%)  route 1.941ns (38.592%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 r  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 f  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 f  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.616     3.855    vgc/rgb_reg_reg[7]
    SLICE_X11Y116        LUT2 (Prop_lut2_I1_O)        0.297     4.152 r  vgc/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.152    vgc_n_20
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.031     9.000    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 3.089ns (64.973%)  route 1.665ns (35.027%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 f  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 r  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 r  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.340     3.579    pg1/cdr/h_count_reg_reg[4]
    SLICE_X11Y116        LUT2 (Prop_lut2_I0_O)        0.297     3.876 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.876    pg1_n_0
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.029     8.998    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.284ns (32.329%)  route 2.688ns (67.671%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.622    -0.918    vgc/clk_out1
    SLICE_X11Y117        FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.903     0.441    vgc/y[3]
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.150     0.591 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.416     1.007    vgc/v_count_next[9]_i_5_n_0
    SLICE_X11Y117        LUT5 (Prop_lut5_I4_O)        0.326     1.333 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          0.694     2.027    vgc/video_on
    SLICE_X10Y118        LUT3 (Prop_lut3_I2_O)        0.352     2.379 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.675     3.054    vgc_n_44
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.576     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X11Y116        FDRE (Setup_fdre_C_R)       -0.653     8.332    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.284ns (32.329%)  route 2.688ns (67.671%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.622    -0.918    vgc/clk_out1
    SLICE_X11Y117        FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.903     0.441    vgc/y[3]
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.150     0.591 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.416     1.007    vgc/v_count_next[9]_i_5_n_0
    SLICE_X11Y117        LUT5 (Prop_lut5_I4_O)        0.326     1.333 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          0.694     2.027    vgc/video_on
    SLICE_X10Y118        LUT3 (Prop_lut3_I2_O)        0.352     2.379 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.675     3.054    vgc_n_44
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.576     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X11Y116        FDRE (Setup_fdre_C_R)       -0.653     8.332    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  5.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.567    -0.597    clock_and_calendar/cal/clk_out1
    SLICE_X8Y111         FDRE                                         r  clock_and_calendar/cal/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  clock_and_calendar/cal/d_reg/Q
                         net (fo=1, routed)           0.112    -0.321    clock_and_calendar/cal/d
    SLICE_X8Y112         FDRE                                         r  clock_and_calendar/cal/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.836    -0.837    clock_and_calendar/cal/clk_out1
    SLICE_X8Y112         FDRE                                         r  clock_and_calendar/cal/e_reg/C
                         clock pessimism              0.254    -0.583    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.059    -0.524    clock_and_calendar/cal/e_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.157    -0.270    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.059    -0.493    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.296%)  route 0.177ns (55.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.597    -0.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y108         FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.177    -0.249    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X0Y110         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.252    -0.552    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.070    -0.482    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.594    -0.570    clock_and_calendar/cal/clk_out1
    SLICE_X5Y112         FDRE                                         r  clock_and_calendar/cal/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  clock_and_calendar/cal/b_reg/Q
                         net (fo=1, routed)           0.158    -0.271    clock_and_calendar/cal/b
    SLICE_X5Y112         FDRE                                         r  clock_and_calendar/cal/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.863    -0.809    clock_and_calendar/cal/clk_out1
    SLICE_X5Y112         FDRE                                         r  clock_and_calendar/cal/c_reg/C
                         clock pessimism              0.239    -0.570    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.061    -0.509    clock_and_calendar/cal/c_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X5Y108         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.158    -0.269    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X5Y108         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.866    -0.806    clock_and_calendar/bin_clk/clk_out1
    SLICE_X5Y108         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.238    -0.568    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.061    -0.507    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.562    -0.602    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.264    vgc/r_25MHz[0]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.043    -0.221 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vgc/p_0_in[1]
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.831    -0.842    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X10Y118        FDCE (Hold_fdce_C_D)         0.131    -0.471    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.562    -0.602    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.164    -0.438 f  vgc/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.264    vgc/r_25MHz[0]
    SLICE_X10Y118        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  vgc/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    vgc/p_0_in[0]
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.831    -0.842    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X10Y118        FDCE (Hold_fdce_C_D)         0.120    -0.482    vgc/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 speakering/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speakering/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.594    -0.570    speakering/clk_out1
    SLICE_X2Y134         FDRE                                         r  speakering/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  speakering/counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.281    speakering/counter_reg_n_0_[15]
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.171 r  speakering/counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.171    speakering/data0[15]
    SLICE_X2Y134         FDRE                                         r  speakering/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.865    -0.808    speakering/clk_out1
    SLICE_X2Y134         FDRE                                         r  speakering/counter_reg[15]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.134    -0.436    speakering/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 speakering/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speakering/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.592    -0.572    speakering/clk_out1
    SLICE_X2Y132         FDRE                                         r  speakering/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  speakering/counter_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.283    speakering/counter_reg_n_0_[7]
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.173 r  speakering/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.173    speakering/data0[7]
    SLICE_X2Y132         FDRE                                         r  speakering/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.863    -0.810    speakering/clk_out1
    SLICE_X2Y132         FDRE                                         r  speakering/counter_reg[7]/C
                         clock pessimism              0.238    -0.572    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.134    -0.438    speakering/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 speakering/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speakering/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.591    -0.573    speakering/clk_out1
    SLICE_X2Y131         FDRE                                         r  speakering/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  speakering/counter_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.283    speakering/counter_reg_n_0_[3]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.173 r  speakering/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.173    speakering/data0[3]
    SLICE_X2Y131         FDRE                                         r  speakering/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.862    -0.811    speakering/clk_out1
    SLICE_X2Y131         FDRE                                         r  speakering/counter_reg[3]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.134    -0.439    speakering/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y46     pg1/cdr/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y46     pg1/cdr/addr_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clockmaking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y118     STOP_WATCH/bin_clk/ctr_1Hz_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y118     STOP_WATCH/bin_clk/ctr_1Hz_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y118     STOP_WATCH/bin_clk/ctr_1Hz_reg[28]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y119     STOP_WATCH/bin_clk/ctr_1Hz_reg[29]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y112     STOP_WATCH/bin_clk/ctr_1Hz_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y119     STOP_WATCH/bin_clk/ctr_1Hz_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119     STOP_WATCH/bin_clk/ctr_1Hz_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     STOP_WATCH/bin_clk/ctr_1Hz_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119     STOP_WATCH/bin_clk/ctr_1Hz_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119     STOP_WATCH/bin_clk/ctr_1Hz_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     STOP_WATCH/bin_clk/ctr_1Hz_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y112     STOP_WATCH/bin_clk/ctr_1Hz_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y113     STOP_WATCH/bin_clk/ctr_1Hz_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y114     STOP_WATCH/bin_clk/f_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y106     clock_and_calendar/bin_clk/g_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y134     speakering/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y134     speakering/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y134     speakering/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.052ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.082    18.988    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.464    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.052    

Slack (MET) :             14.052ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.082    18.988    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.464    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.052    

Slack (MET) :             14.052ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.082    18.988    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.464    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.052    

Slack (MET) :             14.052ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.082    18.988    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.464    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.052    

Slack (MET) :             14.676ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_extended_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.952ns (18.196%)  route 4.280ns (81.804%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.460     2.063    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     2.187 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.474    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.124     2.598 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.849     3.447    ps2_kbd/ps2/output_strobe
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124     3.571 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.685     4.256    ps2_kbd/ps2/hold_release0
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     4.380 r  ps2_kbd/ps2/hold_extended_i_1/O
                         net (fo=1, routed)           0.000     4.380    ps2_kbd/ps2/hold_extended_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.570    18.549    ps2_kbd/ps2/CLK
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
                         clock pessimism              0.560    19.109    
                         clock uncertainty           -0.082    19.027    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)        0.029    19.056    ps2_kbd/ps2/hold_extended_reg
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                 14.676    

Slack (MET) :             14.686ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.952ns (18.221%)  route 4.273ns (81.779%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.460     2.063    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     2.187 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.474    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.124     2.598 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.849     3.447    ps2_kbd/ps2/output_strobe
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124     3.571 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.678     4.249    ps2_kbd/ps2/hold_release0
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     4.373 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     4.373    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.570    18.549    ps2_kbd/ps2/CLK
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.560    19.109    
                         clock uncertainty           -0.082    19.027    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)        0.031    19.058    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.058    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                 14.686    

Slack (MET) :             15.249ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.040ns (22.133%)  route 3.659ns (77.867%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.169     1.772    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X4Y126         LUT5 (Prop_lut5_I2_O)        0.124     1.896 r  ps2_kbd/ps2/scancode[5]_i_8/O
                         net (fo=1, routed)           0.669     2.565    ps2_kbd/ps2/scancode[5]_i_8_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I0_O)        0.124     2.689 r  ps2_kbd/ps2/scancode[5]_i_5/O
                         net (fo=1, routed)           0.821     3.511    ps2_kbd/ps2/scancode[5]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.635 r  ps2_kbd/ps2/scancode[5]_i_2/O
                         net (fo=1, routed)           0.000     3.635    ps2_kbd/ps2/scancode[5]_i_2_n_0
    SLICE_X3Y127         MUXF7 (Prop_muxf7_I0_O)      0.212     3.847 r  ps2_kbd/ps2/scancode_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.847    ps2_kbd/ps2/p_0_in[5]
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.575    18.554    ps2_kbd/ps2/CLK
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.114    
                         clock uncertainty           -0.082    19.032    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)        0.064    19.096    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                 15.249    

Slack (MET) :             15.456ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.220ns (27.086%)  route 3.284ns (72.914%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X5Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[4]/Q
                         net (fo=55, routed)          1.731     1.335    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X3Y124         LUT6 (Prop_lut6_I2_O)        0.124     1.459 r  ps2_kbd/ps2/scancode[6]_i_9/O
                         net (fo=1, routed)           0.000     1.459    ps2_kbd/ps2/scancode[6]_i_9_n_0
    SLICE_X3Y124         MUXF7 (Prop_muxf7_I1_O)      0.217     1.676 r  ps2_kbd/ps2/scancode_reg[6]_i_7/O
                         net (fo=1, routed)           0.714     2.389    ps2_kbd/ps2/scancode_reg[6]_i_7_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.299     2.688 r  ps2_kbd/ps2/scancode[6]_i_4/O
                         net (fo=1, routed)           0.840     3.528    ps2_kbd/ps2/scancode[6]_i_4_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I5_O)        0.124     3.652 r  ps2_kbd/ps2/scancode[6]_i_1/O
                         net (fo=1, routed)           0.000     3.652    ps2_kbd/ps2/p_0_in[6]
    SLICE_X2Y125         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.572    18.551    ps2_kbd/ps2/CLK
    SLICE_X2Y125         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.111    
                         clock uncertainty           -0.082    19.029    
    SLICE_X2Y125         FDRE (Setup_fdre_C_D)        0.079    19.108    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                 15.456    

Slack (MET) :             15.479ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.040ns (23.281%)  route 3.427ns (76.719%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.344     1.948    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.124     2.072 r  ps2_kbd/ps2/scancode[0]_i_9/O
                         net (fo=1, routed)           0.670     2.742    ps2_kbd/ps2/scancode[0]_i_9_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I3_O)        0.124     2.866 r  ps2_kbd/ps2/scancode[0]_i_5/O
                         net (fo=1, routed)           0.413     3.279    ps2_kbd/ps2/scancode[0]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.403 r  ps2_kbd/ps2/scancode[0]_i_2/O
                         net (fo=1, routed)           0.000     3.403    ps2_kbd/ps2/scancode[0]_i_2_n_0
    SLICE_X4Y127         MUXF7 (Prop_muxf7_I0_O)      0.212     3.615 r  ps2_kbd/ps2/scancode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.615    ps2_kbd/ps2/p_0_in[0]
    SLICE_X4Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.573    18.552    ps2_kbd/ps2/CLK
    SLICE_X4Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.560    19.112    
                         clock uncertainty           -0.082    19.030    
    SLICE_X4Y127         FDRE (Setup_fdre_C_D)        0.064    19.094    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         19.094    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 15.479    

Slack (MET) :             15.509ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.704ns (16.881%)  route 3.466ns (83.119%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.460     2.063    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     2.187 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.474    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.124     2.598 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.721     3.318    ps2_kbd/ps2/output_strobe
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.575    18.554    ps2_kbd/ps2/CLK
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.114    
                         clock uncertainty           -0.082    19.032    
    SLICE_X3Y127         FDRE (Setup_fdre_C_CE)      -0.205    18.827    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         18.827    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                 15.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.066%)  route 0.130ns (47.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.584    -0.580    ps2_kbd/ps2/CLK
    SLICE_X5Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  ps2_kbd/ps2/q_reg[4]/Q
                         net (fo=55, routed)          0.130    -0.309    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.851    -0.821    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
                         clock pessimism              0.254    -0.567    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.070    -0.497    ps2_kbd/ps2/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/released_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/pulse/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.152%)  route 0.152ns (51.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.584    -0.580    ps2_kbd/ps2/CLK
    SLICE_X5Y125         FDSE                                         r  ps2_kbd/ps2/released_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDSE (Prop_fdse_C_Q)         0.141    -0.439 r  ps2_kbd/ps2/released_reg/Q
                         net (fo=1, routed)           0.152    -0.287    ps2_kbd/pulse/released
    SLICE_X4Y123         FDRE                                         r  ps2_kbd/pulse/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.852    -0.820    ps2_kbd/pulse/CLK
    SLICE_X4Y123         FDRE                                         r  ps2_kbd/pulse/B_reg/C
                         clock pessimism              0.275    -0.545    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.070    -0.475    ps2_kbd/pulse/B_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.412    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X9Y125         LUT4 (Prop_lut4_I2_O)        0.099    -0.313 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X9Y125         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X9Y125         FDSE (Hold_fdse_C_D)         0.092    -0.516    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ps2_kbd/pulse/B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/pulse/C_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.701%)  route 0.182ns (56.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.585    -0.579    ps2_kbd/pulse/CLK
    SLICE_X4Y123         FDRE                                         r  ps2_kbd/pulse/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  ps2_kbd/pulse/B_reg/Q
                         net (fo=2, routed)           0.182    -0.257    ps2_kbd/pulse/B
    SLICE_X3Y123         FDRE                                         r  ps2_kbd/pulse/C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.855    -0.817    ps2_kbd/pulse/CLK
    SLICE_X3Y123         FDRE                                         r  ps2_kbd/pulse/C_reg/C
                         clock pessimism              0.275    -0.542    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.070    -0.472    ps2_kbd/pulse/C_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.190%)  route 0.169ns (50.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    -0.605    ps2_kbd/ps2/CLK
    SLICE_X10Y127        FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDPE (Prop_fdpe_C_Q)         0.164    -0.441 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.169    -0.272    ps2_kbd/ps2/ps2_data_s
    SLICE_X9Y126         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.825    -0.848    ps2_kbd/ps2/CLK
    SLICE_X9Y126         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.070    -0.503    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.311    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X9Y125         LUT3 (Prop_lut3_I1_O)        0.042    -0.269 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X9Y125         FDRE (Hold_fdre_C_D)         0.107    -0.501    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.611    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.611    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.611    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.611    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clockmaking/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y125     ps2_kbd/ps2/hold_extended_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y125     ps2_kbd/ps2/hold_release_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y125    ps2_kbd/ps2/ps2_clk_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y125    ps2_kbd/ps2/ps2_clk_s_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y127    ps2_kbd/ps2/ps2_data_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y127    ps2_kbd/ps2/ps2_data_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y126     ps2_kbd/ps2/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y124     ps2_kbd/ps2/q_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y125     ps2_kbd/ps2/hold_extended_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y125     ps2_kbd/ps2/hold_extended_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y125     ps2_kbd/ps2/hold_release_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y125     ps2_kbd/ps2/hold_release_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X11Y125    ps2_kbd/ps2/ps2_clk_d_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y125    ps2_kbd/ps2/ps2_clk_s_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y127    ps2_kbd/ps2/ps2_data_d_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y127    ps2_kbd/ps2/ps2_data_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y124     ps2_kbd/ps2/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y124     ps2_kbd/ps2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y125     ps2_kbd/ps2/hold_extended_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y125     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y127    ps2_kbd/ps2/ps2_data_d_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y127    ps2_kbd/ps2/ps2_data_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y127    ps2_kbd/ps2/ps2_data_s_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X10Y127    ps2_kbd/ps2/ps2_data_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y126     ps2_kbd/ps2/q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y126     ps2_kbd/ps2/q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y124     ps2_kbd/ps2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y124     ps2_kbd/ps2/q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockmaking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 2.826ns (50.747%)  route 2.743ns (49.253%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 r  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.447     3.952    vgc/rgb_reg1_reg[7]
    SLICE_X10Y118        LUT3 (Prop_lut3_I1_O)        0.124     4.076 r  vgc/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.617     4.693    rgb_next1[11]
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.979    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)       -0.047     8.932    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 3.089ns (58.418%)  route 2.199ns (41.582%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 r  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 f  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 f  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.873     4.112    vgc/rgb_reg_reg[7]
    SLICE_X11Y116        LUT4 (Prop_lut4_I3_O)        0.297     4.409 r  vgc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     4.409    vgc_n_31
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.031     8.999    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 3.117ns (58.637%)  route 2.199ns (41.363%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 f  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 r  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 r  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.873     4.112    vgc/rgb_reg_reg[7]
    SLICE_X11Y116        LUT4 (Prop_lut4_I0_O)        0.325     4.437 r  vgc/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.437    vgc_n_30
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.075     9.043    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.826ns (55.282%)  route 2.286ns (44.718%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 f  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 f  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.607     4.112    vgc/rgb_reg1_reg[7]
    SLICE_X9Y119         LUT5 (Prop_lut5_I0_O)        0.124     4.236 r  vgc/rgb_reg1[10]_i_1/O
                         net (fo=1, routed)           0.000     4.236    rgb_next1[10]
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.979    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)        0.029     9.008    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 2.826ns (55.013%)  route 2.311ns (44.987%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 r  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.632     4.137    vgc/rgb_reg1_reg[7]
    SLICE_X8Y119         LUT5 (Prop_lut5_I2_O)        0.124     4.261 r  vgc/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.000     4.261    rgb_next1[7]
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.979    
    SLICE_X8Y119         FDRE (Setup_fdre_C_D)        0.081     9.060    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 2.826ns (55.131%)  route 2.300ns (44.869%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 f  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 f  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.621     4.126    vgc/rgb_reg1_reg[7]
    SLICE_X8Y119         LUT6 (Prop_lut6_I0_O)        0.124     4.250 r  vgc/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.000     4.250    rgb_next1[6]
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.979    
    SLICE_X8Y119         FDRE (Setup_fdre_C_D)        0.077     9.056    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 3.089ns (61.408%)  route 1.941ns (38.592%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 r  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 f  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 f  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.616     3.855    vgc/rgb_reg_reg[7]
    SLICE_X11Y116        LUT2 (Prop_lut2_I1_O)        0.297     4.152 r  vgc/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.152    vgc_n_20
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.031     8.999    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 3.089ns (64.973%)  route 1.665ns (35.027%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 f  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 r  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 r  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.340     3.579    pg1/cdr/h_count_reg_reg[4]
    SLICE_X11Y116        LUT2 (Prop_lut2_I0_O)        0.297     3.876 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.876    pg1_n_0
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.029     8.997    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.284ns (32.329%)  route 2.688ns (67.671%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.622    -0.918    vgc/clk_out1
    SLICE_X11Y117        FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.903     0.441    vgc/y[3]
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.150     0.591 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.416     1.007    vgc/v_count_next[9]_i_5_n_0
    SLICE_X11Y117        LUT5 (Prop_lut5_I4_O)        0.326     1.333 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          0.694     2.027    vgc/video_on
    SLICE_X10Y118        LUT3 (Prop_lut3_I2_O)        0.352     2.379 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.675     3.054    vgc_n_44
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.576     9.059    
                         clock uncertainty           -0.074     8.984    
    SLICE_X11Y116        FDRE (Setup_fdre_C_R)       -0.653     8.331    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.284ns (32.329%)  route 2.688ns (67.671%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.622    -0.918    vgc/clk_out1
    SLICE_X11Y117        FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.903     0.441    vgc/y[3]
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.150     0.591 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.416     1.007    vgc/v_count_next[9]_i_5_n_0
    SLICE_X11Y117        LUT5 (Prop_lut5_I4_O)        0.326     1.333 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          0.694     2.027    vgc/video_on
    SLICE_X10Y118        LUT3 (Prop_lut3_I2_O)        0.352     2.379 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.675     3.054    vgc_n_44
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.576     9.059    
                         clock uncertainty           -0.074     8.984    
    SLICE_X11Y116        FDRE (Setup_fdre_C_R)       -0.653     8.331    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.567    -0.597    clock_and_calendar/cal/clk_out1
    SLICE_X8Y111         FDRE                                         r  clock_and_calendar/cal/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  clock_and_calendar/cal/d_reg/Q
                         net (fo=1, routed)           0.112    -0.321    clock_and_calendar/cal/d
    SLICE_X8Y112         FDRE                                         r  clock_and_calendar/cal/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.836    -0.837    clock_and_calendar/cal/clk_out1
    SLICE_X8Y112         FDRE                                         r  clock_and_calendar/cal/e_reg/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.059    -0.450    clock_and_calendar/cal/e_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.157    -0.270    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.059    -0.419    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.296%)  route 0.177ns (55.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.597    -0.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y108         FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.177    -0.249    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X0Y110         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.070    -0.408    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.594    -0.570    clock_and_calendar/cal/clk_out1
    SLICE_X5Y112         FDRE                                         r  clock_and_calendar/cal/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  clock_and_calendar/cal/b_reg/Q
                         net (fo=1, routed)           0.158    -0.271    clock_and_calendar/cal/b
    SLICE_X5Y112         FDRE                                         r  clock_and_calendar/cal/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.863    -0.809    clock_and_calendar/cal/clk_out1
    SLICE_X5Y112         FDRE                                         r  clock_and_calendar/cal/c_reg/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.061    -0.435    clock_and_calendar/cal/c_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X5Y108         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.158    -0.269    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X5Y108         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.866    -0.806    clock_and_calendar/bin_clk/clk_out1
    SLICE_X5Y108         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.061    -0.433    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.562    -0.602    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.264    vgc/r_25MHz[0]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.043    -0.221 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vgc/p_0_in[1]
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.831    -0.842    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.074    -0.528    
    SLICE_X10Y118        FDCE (Hold_fdce_C_D)         0.131    -0.397    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.562    -0.602    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.164    -0.438 f  vgc/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.264    vgc/r_25MHz[0]
    SLICE_X10Y118        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  vgc/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    vgc/p_0_in[0]
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.831    -0.842    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.074    -0.528    
    SLICE_X10Y118        FDCE (Hold_fdce_C_D)         0.120    -0.408    vgc/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 speakering/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speakering/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.594    -0.570    speakering/clk_out1
    SLICE_X2Y134         FDRE                                         r  speakering/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  speakering/counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.281    speakering/counter_reg_n_0_[15]
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.171 r  speakering/counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.171    speakering/data0[15]
    SLICE_X2Y134         FDRE                                         r  speakering/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.865    -0.808    speakering/clk_out1
    SLICE_X2Y134         FDRE                                         r  speakering/counter_reg[15]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.134    -0.362    speakering/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 speakering/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speakering/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.592    -0.572    speakering/clk_out1
    SLICE_X2Y132         FDRE                                         r  speakering/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  speakering/counter_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.283    speakering/counter_reg_n_0_[7]
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.173 r  speakering/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.173    speakering/data0[7]
    SLICE_X2Y132         FDRE                                         r  speakering/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.863    -0.810    speakering/clk_out1
    SLICE_X2Y132         FDRE                                         r  speakering/counter_reg[7]/C
                         clock pessimism              0.238    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.134    -0.364    speakering/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 speakering/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speakering/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.591    -0.573    speakering/clk_out1
    SLICE_X2Y131         FDRE                                         r  speakering/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  speakering/counter_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.283    speakering/counter_reg_n_0_[3]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.173 r  speakering/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.173    speakering/data0[3]
    SLICE_X2Y131         FDRE                                         r  speakering/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.862    -0.811    speakering/clk_out1
    SLICE_X2Y131         FDRE                                         r  speakering/counter_reg[3]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.134    -0.365    speakering/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.084    18.986    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.462    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.084    18.986    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.462    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.084    18.986    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.462    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.084    18.986    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.462    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.674ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_extended_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.952ns (18.196%)  route 4.280ns (81.804%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.460     2.063    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     2.187 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.474    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.124     2.598 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.849     3.447    ps2_kbd/ps2/output_strobe
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124     3.571 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.685     4.256    ps2_kbd/ps2/hold_release0
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     4.380 r  ps2_kbd/ps2/hold_extended_i_1/O
                         net (fo=1, routed)           0.000     4.380    ps2_kbd/ps2/hold_extended_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.570    18.549    ps2_kbd/ps2/CLK
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
                         clock pessimism              0.560    19.109    
                         clock uncertainty           -0.084    19.025    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)        0.029    19.054    ps2_kbd/ps2/hold_extended_reg
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                 14.674    

Slack (MET) :             14.684ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.952ns (18.221%)  route 4.273ns (81.779%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.460     2.063    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     2.187 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.474    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.124     2.598 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.849     3.447    ps2_kbd/ps2/output_strobe
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124     3.571 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.678     4.249    ps2_kbd/ps2/hold_release0
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     4.373 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     4.373    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.570    18.549    ps2_kbd/ps2/CLK
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.560    19.109    
                         clock uncertainty           -0.084    19.025    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)        0.031    19.056    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                 14.684    

Slack (MET) :             15.247ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.040ns (22.133%)  route 3.659ns (77.867%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.169     1.772    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X4Y126         LUT5 (Prop_lut5_I2_O)        0.124     1.896 r  ps2_kbd/ps2/scancode[5]_i_8/O
                         net (fo=1, routed)           0.669     2.565    ps2_kbd/ps2/scancode[5]_i_8_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I0_O)        0.124     2.689 r  ps2_kbd/ps2/scancode[5]_i_5/O
                         net (fo=1, routed)           0.821     3.511    ps2_kbd/ps2/scancode[5]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.635 r  ps2_kbd/ps2/scancode[5]_i_2/O
                         net (fo=1, routed)           0.000     3.635    ps2_kbd/ps2/scancode[5]_i_2_n_0
    SLICE_X3Y127         MUXF7 (Prop_muxf7_I0_O)      0.212     3.847 r  ps2_kbd/ps2/scancode_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.847    ps2_kbd/ps2/p_0_in[5]
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.575    18.554    ps2_kbd/ps2/CLK
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.114    
                         clock uncertainty           -0.084    19.030    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)        0.064    19.094    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         19.094    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                 15.247    

Slack (MET) :             15.454ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.220ns (27.086%)  route 3.284ns (72.914%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X5Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[4]/Q
                         net (fo=55, routed)          1.731     1.335    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X3Y124         LUT6 (Prop_lut6_I2_O)        0.124     1.459 r  ps2_kbd/ps2/scancode[6]_i_9/O
                         net (fo=1, routed)           0.000     1.459    ps2_kbd/ps2/scancode[6]_i_9_n_0
    SLICE_X3Y124         MUXF7 (Prop_muxf7_I1_O)      0.217     1.676 r  ps2_kbd/ps2/scancode_reg[6]_i_7/O
                         net (fo=1, routed)           0.714     2.389    ps2_kbd/ps2/scancode_reg[6]_i_7_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.299     2.688 r  ps2_kbd/ps2/scancode[6]_i_4/O
                         net (fo=1, routed)           0.840     3.528    ps2_kbd/ps2/scancode[6]_i_4_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I5_O)        0.124     3.652 r  ps2_kbd/ps2/scancode[6]_i_1/O
                         net (fo=1, routed)           0.000     3.652    ps2_kbd/ps2/p_0_in[6]
    SLICE_X2Y125         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.572    18.551    ps2_kbd/ps2/CLK
    SLICE_X2Y125         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.111    
                         clock uncertainty           -0.084    19.027    
    SLICE_X2Y125         FDRE (Setup_fdre_C_D)        0.079    19.106    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                 15.454    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.040ns (23.281%)  route 3.427ns (76.719%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.344     1.948    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.124     2.072 r  ps2_kbd/ps2/scancode[0]_i_9/O
                         net (fo=1, routed)           0.670     2.742    ps2_kbd/ps2/scancode[0]_i_9_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I3_O)        0.124     2.866 r  ps2_kbd/ps2/scancode[0]_i_5/O
                         net (fo=1, routed)           0.413     3.279    ps2_kbd/ps2/scancode[0]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.403 r  ps2_kbd/ps2/scancode[0]_i_2/O
                         net (fo=1, routed)           0.000     3.403    ps2_kbd/ps2/scancode[0]_i_2_n_0
    SLICE_X4Y127         MUXF7 (Prop_muxf7_I0_O)      0.212     3.615 r  ps2_kbd/ps2/scancode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.615    ps2_kbd/ps2/p_0_in[0]
    SLICE_X4Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.573    18.552    ps2_kbd/ps2/CLK
    SLICE_X4Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.560    19.112    
                         clock uncertainty           -0.084    19.028    
    SLICE_X4Y127         FDRE (Setup_fdre_C_D)        0.064    19.092    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.507ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.704ns (16.881%)  route 3.466ns (83.119%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.460     2.063    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     2.187 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.474    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.124     2.598 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.721     3.318    ps2_kbd/ps2/output_strobe
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.575    18.554    ps2_kbd/ps2/CLK
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.114    
                         clock uncertainty           -0.084    19.030    
    SLICE_X3Y127         FDRE (Setup_fdre_C_CE)      -0.205    18.825    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         18.825    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                 15.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.066%)  route 0.130ns (47.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.584    -0.580    ps2_kbd/ps2/CLK
    SLICE_X5Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  ps2_kbd/ps2/q_reg[4]/Q
                         net (fo=55, routed)          0.130    -0.309    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.851    -0.821    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
                         clock pessimism              0.254    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.070    -0.414    ps2_kbd/ps2/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/released_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/pulse/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.152%)  route 0.152ns (51.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.584    -0.580    ps2_kbd/ps2/CLK
    SLICE_X5Y125         FDSE                                         r  ps2_kbd/ps2/released_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDSE (Prop_fdse_C_Q)         0.141    -0.439 r  ps2_kbd/ps2/released_reg/Q
                         net (fo=1, routed)           0.152    -0.287    ps2_kbd/pulse/released
    SLICE_X4Y123         FDRE                                         r  ps2_kbd/pulse/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.852    -0.820    ps2_kbd/pulse/CLK
    SLICE_X4Y123         FDRE                                         r  ps2_kbd/pulse/B_reg/C
                         clock pessimism              0.275    -0.545    
                         clock uncertainty            0.084    -0.462    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.070    -0.392    ps2_kbd/pulse/B_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.412    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X9Y125         LUT4 (Prop_lut4_I2_O)        0.099    -0.313 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X9Y125         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.241    -0.608    
                         clock uncertainty            0.084    -0.525    
    SLICE_X9Y125         FDSE (Hold_fdse_C_D)         0.092    -0.433    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ps2_kbd/pulse/B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/pulse/C_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.701%)  route 0.182ns (56.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.585    -0.579    ps2_kbd/pulse/CLK
    SLICE_X4Y123         FDRE                                         r  ps2_kbd/pulse/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  ps2_kbd/pulse/B_reg/Q
                         net (fo=2, routed)           0.182    -0.257    ps2_kbd/pulse/B
    SLICE_X3Y123         FDRE                                         r  ps2_kbd/pulse/C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.855    -0.817    ps2_kbd/pulse/CLK
    SLICE_X3Y123         FDRE                                         r  ps2_kbd/pulse/C_reg/C
                         clock pessimism              0.275    -0.542    
                         clock uncertainty            0.084    -0.459    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.070    -0.389    ps2_kbd/pulse/C_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.190%)  route 0.169ns (50.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    -0.605    ps2_kbd/ps2/CLK
    SLICE_X10Y127        FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDPE (Prop_fdpe_C_Q)         0.164    -0.441 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.169    -0.272    ps2_kbd/ps2/ps2_data_s
    SLICE_X9Y126         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.825    -0.848    ps2_kbd/ps2/CLK
    SLICE_X9Y126         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.070    -0.420    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.311    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X9Y125         LUT3 (Prop_lut3_I1_O)        0.042    -0.269 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.241    -0.608    
                         clock uncertainty            0.084    -0.525    
    SLICE_X9Y125         FDRE (Hold_fdre_C_D)         0.107    -0.418    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.528    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.528    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.528    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.528    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 2.826ns (50.747%)  route 2.743ns (49.253%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 r  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.447     3.952    vgc/rgb_reg1_reg[7]
    SLICE_X10Y118        LUT3 (Prop_lut3_I1_O)        0.124     4.076 r  vgc/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.617     4.693    rgb_next1[11]
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.979    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)       -0.047     8.932    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 3.089ns (58.418%)  route 2.199ns (41.582%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 r  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 f  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 f  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.873     4.112    vgc/rgb_reg_reg[7]
    SLICE_X11Y116        LUT4 (Prop_lut4_I3_O)        0.297     4.409 r  vgc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     4.409    vgc_n_31
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.031     8.999    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 3.117ns (58.637%)  route 2.199ns (41.363%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 f  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 r  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 r  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.873     4.112    vgc/rgb_reg_reg[7]
    SLICE_X11Y116        LUT4 (Prop_lut4_I0_O)        0.325     4.437 r  vgc/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.437    vgc_n_30
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.075     9.043    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.826ns (55.282%)  route 2.286ns (44.718%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 f  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 f  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.607     4.112    vgc/rgb_reg1_reg[7]
    SLICE_X9Y119         LUT5 (Prop_lut5_I0_O)        0.124     4.236 r  vgc/rgb_reg1[10]_i_1/O
                         net (fo=1, routed)           0.000     4.236    rgb_next1[10]
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X9Y119         FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.979    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)        0.029     9.008    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 2.826ns (55.013%)  route 2.311ns (44.987%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 r  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.632     4.137    vgc/rgb_reg1_reg[7]
    SLICE_X8Y119         LUT5 (Prop_lut5_I2_O)        0.124     4.261 r  vgc/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.000     4.261    rgb_next1[7]
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.979    
    SLICE_X8Y119         FDRE (Setup_fdre_C_D)        0.081     9.060    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 2.826ns (55.131%)  route 2.300ns (44.869%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.664    -0.876    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.578 f  pg1/cdr/addr_reg_reg/DOBDO[3]
                         net (fo=1, routed)           1.041     2.620    pg1/cdr/pg2/digit_word[3]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=1, routed)           0.638     3.381    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.124     3.505 f  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.621     4.126    vgc/rgb_reg1_reg[7]
    SLICE_X8Y119         LUT6 (Prop_lut6_I0_O)        0.124     4.250 r  vgc/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.000     4.250    rgb_next1[6]
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497     8.476    clk_100
    SLICE_X8Y119         FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.578     9.054    
                         clock uncertainty           -0.074     8.979    
    SLICE_X8Y119         FDRE (Setup_fdre_C_D)        0.077     9.056    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 3.089ns (61.408%)  route 1.941ns (38.592%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 r  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 f  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 f  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.616     3.855    vgc/rgb_reg_reg[7]
    SLICE_X11Y116        LUT2 (Prop_lut2_I1_O)        0.297     4.152 r  vgc/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.152    vgc_n_20
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.031     8.999    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 3.089ns (64.973%)  route 1.665ns (35.027%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661    -0.879    pg1/cdr/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.575 f  pg1/cdr/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.325     2.901    pg1/cdr/digit_word[3]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124     3.025 r  pg1/cdr/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     3.025    pg1/cdr/rgb_reg[11]_i_8_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I1_O)      0.214     3.239 r  pg1/cdr/rgb_reg_reg[11]_i_5/O
                         net (fo=4, routed)           0.340     3.579    pg1/cdr/h_count_reg_reg[4]
    SLICE_X11Y116        LUT2 (Prop_lut2_I0_O)        0.297     3.876 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.876    pg1_n_0
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.029     8.997    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.284ns (32.329%)  route 2.688ns (67.671%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.622    -0.918    vgc/clk_out1
    SLICE_X11Y117        FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.903     0.441    vgc/y[3]
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.150     0.591 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.416     1.007    vgc/v_count_next[9]_i_5_n_0
    SLICE_X11Y117        LUT5 (Prop_lut5_I4_O)        0.326     1.333 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          0.694     2.027    vgc/video_on
    SLICE_X10Y118        LUT3 (Prop_lut3_I2_O)        0.352     2.379 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.675     3.054    vgc_n_44
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.576     9.059    
                         clock uncertainty           -0.074     8.984    
    SLICE_X11Y116        FDRE (Setup_fdre_C_R)       -0.653     8.331    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.284ns (32.329%)  route 2.688ns (67.671%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.622    -0.918    vgc/clk_out1
    SLICE_X11Y117        FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.903     0.441    vgc/y[3]
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.150     0.591 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.416     1.007    vgc/v_count_next[9]_i_5_n_0
    SLICE_X11Y117        LUT5 (Prop_lut5_I4_O)        0.326     1.333 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          0.694     2.027    vgc/video_on
    SLICE_X10Y118        LUT3 (Prop_lut3_I2_O)        0.352     2.379 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.675     3.054    vgc_n_44
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         1.504     8.483    clk_100
    SLICE_X11Y116        FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.576     9.059    
                         clock uncertainty           -0.074     8.984    
    SLICE_X11Y116        FDRE (Setup_fdre_C_R)       -0.653     8.331    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.567    -0.597    clock_and_calendar/cal/clk_out1
    SLICE_X8Y111         FDRE                                         r  clock_and_calendar/cal/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  clock_and_calendar/cal/d_reg/Q
                         net (fo=1, routed)           0.112    -0.321    clock_and_calendar/cal/d
    SLICE_X8Y112         FDRE                                         r  clock_and_calendar/cal/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.836    -0.837    clock_and_calendar/cal/clk_out1
    SLICE_X8Y112         FDRE                                         r  clock_and_calendar/cal/e_reg/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.059    -0.450    clock_and_calendar/cal/e_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.157    -0.270    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.059    -0.419    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.296%)  route 0.177ns (55.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.597    -0.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y108         FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.177    -0.249    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X0Y110         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.070    -0.408    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.594    -0.570    clock_and_calendar/cal/clk_out1
    SLICE_X5Y112         FDRE                                         r  clock_and_calendar/cal/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  clock_and_calendar/cal/b_reg/Q
                         net (fo=1, routed)           0.158    -0.271    clock_and_calendar/cal/b
    SLICE_X5Y112         FDRE                                         r  clock_and_calendar/cal/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.863    -0.809    clock_and_calendar/cal/clk_out1
    SLICE_X5Y112         FDRE                                         r  clock_and_calendar/cal/c_reg/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.061    -0.435    clock_and_calendar/cal/c_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X5Y108         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.158    -0.269    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X5Y108         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.866    -0.806    clock_and_calendar/bin_clk/clk_out1
    SLICE_X5Y108         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.061    -0.433    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.562    -0.602    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.264    vgc/r_25MHz[0]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.043    -0.221 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vgc/p_0_in[1]
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.831    -0.842    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.074    -0.528    
    SLICE_X10Y118        FDCE (Hold_fdce_C_D)         0.131    -0.397    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.562    -0.602    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.164    -0.438 f  vgc/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.264    vgc/r_25MHz[0]
    SLICE_X10Y118        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  vgc/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    vgc/p_0_in[0]
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.831    -0.842    vgc/clk_out1
    SLICE_X10Y118        FDCE                                         r  vgc/r_25MHz_reg[0]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.074    -0.528    
    SLICE_X10Y118        FDCE (Hold_fdce_C_D)         0.120    -0.408    vgc/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 speakering/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speakering/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.594    -0.570    speakering/clk_out1
    SLICE_X2Y134         FDRE                                         r  speakering/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  speakering/counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.281    speakering/counter_reg_n_0_[15]
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.171 r  speakering/counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.171    speakering/data0[15]
    SLICE_X2Y134         FDRE                                         r  speakering/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.865    -0.808    speakering/clk_out1
    SLICE_X2Y134         FDRE                                         r  speakering/counter_reg[15]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.134    -0.362    speakering/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 speakering/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speakering/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.592    -0.572    speakering/clk_out1
    SLICE_X2Y132         FDRE                                         r  speakering/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  speakering/counter_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.283    speakering/counter_reg_n_0_[7]
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.173 r  speakering/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.173    speakering/data0[7]
    SLICE_X2Y132         FDRE                                         r  speakering/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.863    -0.810    speakering/clk_out1
    SLICE_X2Y132         FDRE                                         r  speakering/counter_reg[7]/C
                         clock pessimism              0.238    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.134    -0.364    speakering/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 speakering/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speakering/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.591    -0.573    speakering/clk_out1
    SLICE_X2Y131         FDRE                                         r  speakering/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  speakering/counter_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.283    speakering/counter_reg_n_0_[3]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.173 r  speakering/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.173    speakering/data0[3]
    SLICE_X2Y131         FDRE                                         r  speakering/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=133, routed)         0.862    -0.811    speakering/clk_out1
    SLICE_X2Y131         FDRE                                         r  speakering/counter_reg[3]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.134    -0.365    speakering/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.084    18.986    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.462    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.084    18.986    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.462    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.084    18.986    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.462    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.266ns (23.696%)  route 4.077ns (76.304%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.610    -0.930    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.470    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.152     0.622 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.360     1.982    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.348     2.330 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     2.964    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.088 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.476     3.564    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I1_O)        0.124     3.688 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.724     4.412    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.491    18.470    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.600    19.070    
                         clock uncertainty           -0.084    18.986    
    SLICE_X8Y125         FDRE (Setup_fdre_C_R)       -0.524    18.462    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.674ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_extended_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.952ns (18.196%)  route 4.280ns (81.804%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.460     2.063    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     2.187 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.474    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.124     2.598 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.849     3.447    ps2_kbd/ps2/output_strobe
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124     3.571 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.685     4.256    ps2_kbd/ps2/hold_release0
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     4.380 r  ps2_kbd/ps2/hold_extended_i_1/O
                         net (fo=1, routed)           0.000     4.380    ps2_kbd/ps2/hold_extended_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.570    18.549    ps2_kbd/ps2/CLK
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
                         clock pessimism              0.560    19.109    
                         clock uncertainty           -0.084    19.025    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)        0.029    19.054    ps2_kbd/ps2/hold_extended_reg
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                 14.674    

Slack (MET) :             14.684ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.952ns (18.221%)  route 4.273ns (81.779%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.460     2.063    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     2.187 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.474    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.124     2.598 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.849     3.447    ps2_kbd/ps2/output_strobe
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124     3.571 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.678     4.249    ps2_kbd/ps2/hold_release0
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     4.373 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     4.373    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.570    18.549    ps2_kbd/ps2/CLK
    SLICE_X4Y125         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.560    19.109    
                         clock uncertainty           -0.084    19.025    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)        0.031    19.056    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                 14.684    

Slack (MET) :             15.247ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.040ns (22.133%)  route 3.659ns (77.867%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.169     1.772    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X4Y126         LUT5 (Prop_lut5_I2_O)        0.124     1.896 r  ps2_kbd/ps2/scancode[5]_i_8/O
                         net (fo=1, routed)           0.669     2.565    ps2_kbd/ps2/scancode[5]_i_8_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I0_O)        0.124     2.689 r  ps2_kbd/ps2/scancode[5]_i_5/O
                         net (fo=1, routed)           0.821     3.511    ps2_kbd/ps2/scancode[5]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.635 r  ps2_kbd/ps2/scancode[5]_i_2/O
                         net (fo=1, routed)           0.000     3.635    ps2_kbd/ps2/scancode[5]_i_2_n_0
    SLICE_X3Y127         MUXF7 (Prop_muxf7_I0_O)      0.212     3.847 r  ps2_kbd/ps2/scancode_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.847    ps2_kbd/ps2/p_0_in[5]
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.575    18.554    ps2_kbd/ps2/CLK
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.114    
                         clock uncertainty           -0.084    19.030    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)        0.064    19.094    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         19.094    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                 15.247    

Slack (MET) :             15.454ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.220ns (27.086%)  route 3.284ns (72.914%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X5Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[4]/Q
                         net (fo=55, routed)          1.731     1.335    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X3Y124         LUT6 (Prop_lut6_I2_O)        0.124     1.459 r  ps2_kbd/ps2/scancode[6]_i_9/O
                         net (fo=1, routed)           0.000     1.459    ps2_kbd/ps2/scancode[6]_i_9_n_0
    SLICE_X3Y124         MUXF7 (Prop_muxf7_I1_O)      0.217     1.676 r  ps2_kbd/ps2/scancode_reg[6]_i_7/O
                         net (fo=1, routed)           0.714     2.389    ps2_kbd/ps2/scancode_reg[6]_i_7_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.299     2.688 r  ps2_kbd/ps2/scancode[6]_i_4/O
                         net (fo=1, routed)           0.840     3.528    ps2_kbd/ps2/scancode[6]_i_4_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I5_O)        0.124     3.652 r  ps2_kbd/ps2/scancode[6]_i_1/O
                         net (fo=1, routed)           0.000     3.652    ps2_kbd/ps2/p_0_in[6]
    SLICE_X2Y125         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.572    18.551    ps2_kbd/ps2/CLK
    SLICE_X2Y125         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.111    
                         clock uncertainty           -0.084    19.027    
    SLICE_X2Y125         FDRE (Setup_fdre_C_D)        0.079    19.106    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                 15.454    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.040ns (23.281%)  route 3.427ns (76.719%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.344     1.948    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.124     2.072 r  ps2_kbd/ps2/scancode[0]_i_9/O
                         net (fo=1, routed)           0.670     2.742    ps2_kbd/ps2/scancode[0]_i_9_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I3_O)        0.124     2.866 r  ps2_kbd/ps2/scancode[0]_i_5/O
                         net (fo=1, routed)           0.413     3.279    ps2_kbd/ps2/scancode[0]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.403 r  ps2_kbd/ps2/scancode[0]_i_2/O
                         net (fo=1, routed)           0.000     3.403    ps2_kbd/ps2/scancode[0]_i_2_n_0
    SLICE_X4Y127         MUXF7 (Prop_muxf7_I0_O)      0.212     3.615 r  ps2_kbd/ps2/scancode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.615    ps2_kbd/ps2/p_0_in[0]
    SLICE_X4Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.573    18.552    ps2_kbd/ps2/CLK
    SLICE_X4Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.560    19.112    
                         clock uncertainty           -0.084    19.028    
    SLICE_X4Y127         FDRE (Setup_fdre_C_D)        0.064    19.092    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.507ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.704ns (16.881%)  route 3.466ns (83.119%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.688    -0.852    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=58, routed)          2.460     2.063    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     2.187 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.474    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I0_O)        0.124     2.598 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.721     3.318    ps2_kbd/ps2/output_strobe
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.575    18.554    ps2_kbd/ps2/CLK
    SLICE_X3Y127         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.114    
                         clock uncertainty           -0.084    19.030    
    SLICE_X3Y127         FDRE (Setup_fdre_C_CE)      -0.205    18.825    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         18.825    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                 15.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.066%)  route 0.130ns (47.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.584    -0.580    ps2_kbd/ps2/CLK
    SLICE_X5Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  ps2_kbd/ps2/q_reg[4]/Q
                         net (fo=55, routed)          0.130    -0.309    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.851    -0.821    ps2_kbd/ps2/CLK
    SLICE_X4Y124         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
                         clock pessimism              0.254    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.070    -0.414    ps2_kbd/ps2/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/released_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/pulse/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.152%)  route 0.152ns (51.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.584    -0.580    ps2_kbd/ps2/CLK
    SLICE_X5Y125         FDSE                                         r  ps2_kbd/ps2/released_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDSE (Prop_fdse_C_Q)         0.141    -0.439 r  ps2_kbd/ps2/released_reg/Q
                         net (fo=1, routed)           0.152    -0.287    ps2_kbd/pulse/released
    SLICE_X4Y123         FDRE                                         r  ps2_kbd/pulse/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.852    -0.820    ps2_kbd/pulse/CLK
    SLICE_X4Y123         FDRE                                         r  ps2_kbd/pulse/B_reg/C
                         clock pessimism              0.275    -0.545    
                         clock uncertainty            0.084    -0.462    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.070    -0.392    ps2_kbd/pulse/B_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.412    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X9Y125         LUT4 (Prop_lut4_I2_O)        0.099    -0.313 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X9Y125         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.241    -0.608    
                         clock uncertainty            0.084    -0.525    
    SLICE_X9Y125         FDSE (Hold_fdse_C_D)         0.092    -0.433    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ps2_kbd/pulse/B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/pulse/C_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.701%)  route 0.182ns (56.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.585    -0.579    ps2_kbd/pulse/CLK
    SLICE_X4Y123         FDRE                                         r  ps2_kbd/pulse/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  ps2_kbd/pulse/B_reg/Q
                         net (fo=2, routed)           0.182    -0.257    ps2_kbd/pulse/B
    SLICE_X3Y123         FDRE                                         r  ps2_kbd/pulse/C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.855    -0.817    ps2_kbd/pulse/CLK
    SLICE_X3Y123         FDRE                                         r  ps2_kbd/pulse/C_reg/C
                         clock pessimism              0.275    -0.542    
                         clock uncertainty            0.084    -0.459    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.070    -0.389    ps2_kbd/pulse/C_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.190%)  route 0.169ns (50.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    -0.605    ps2_kbd/ps2/CLK
    SLICE_X10Y127        FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDPE (Prop_fdpe_C_Q)         0.164    -0.441 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.169    -0.272    ps2_kbd/ps2/ps2_data_s
    SLICE_X9Y126         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.825    -0.848    ps2_kbd/ps2/CLK
    SLICE_X9Y126         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.070    -0.420    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.311    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X9Y125         LUT3 (Prop_lut3_I1_O)        0.042    -0.269 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.241    -0.608    
                         clock uncertainty            0.084    -0.525    
    SLICE_X9Y125         FDRE (Hold_fdre_C_D)         0.107    -0.418    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.528    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.528    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.528    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.556    -0.608    ps2_kbd/ps2/CLK
    SLICE_X9Y125         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.091    -0.376    ps2_kbd/ps2/shift
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.824    -0.849    ps2_kbd/ps2/CLK
    SLICE_X8Y125         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X8Y125         FDRE (Hold_fdre_C_CE)       -0.016    -0.528    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.152    





