$date
	Tue Nov 21 21:50:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module p4_tb $end
$var wire 8 ! Q [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 8 % op [7:0] $end
$var wire 1 & reset $end
$var wire 1 ' s $end
$scope module st0 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var reg 4 ( count [3:0] $end
$upscope $end
$scope module st1 $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var reg 4 ) count [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
0'
0&
b0 %
0$
0#
0"
b0 !
$end
#10
1"
1$
#20
1'
b1 (
b1 !
b1 %
0"
0$
1#
1&
#30
1"
1$
#40
b1 )
1'
b10 (
b10010 !
b10010 %
0"
0$
#50
1"
1$
#60
b11 (
b10011 !
b10011 %
0"
0$
#70
1"
1$
#80
b10 )
1'
b100 (
b100100 !
b100100 %
0"
0$
#90
1"
1$
#100
b101 (
b100101 !
b100101 %
0"
0$
#110
1"
1$
#120
b110 (
b100110 !
b100110 %
0"
0$
#130
1"
1$
#140
b111 (
b100111 !
b100111 %
0"
0$
#150
1"
1$
#160
b1000 (
b101000 !
b101000 %
0"
0$
#170
1"
1$
#180
b1001 (
b101001 !
b101001 %
0"
0$
#190
1"
1$
#200
b11 )
0'
b0 (
b110000 !
b110000 %
0"
0$
#210
1"
1$
#220
1'
b1 (
b110001 !
b110001 %
0"
0$
#230
1"
1$
#240
b100 )
1'
b10 (
b1000010 !
b1000010 %
0"
0$
#250
1"
1$
#260
b11 (
b1000011 !
b1000011 %
0"
0$
#270
1"
1$
#280
b101 )
1'
b100 (
b1010100 !
b1010100 %
0"
0$
#290
1"
1$
#300
b101 (
b1010101 !
b1010101 %
0"
0$
#310
1"
1$
#320
b110 (
b1010110 !
b1010110 %
0"
0$
#330
1"
1$
#340
b111 (
b1010111 !
b1010111 %
0"
0$
#350
1"
1$
#360
b1000 (
b1011000 !
b1011000 %
0"
0$
#370
1"
1$
#380
b1001 (
b1011001 !
b1011001 %
0"
0$
#390
1"
1$
#400
b110 )
0'
b0 (
b1100000 !
b1100000 %
0"
0$
#410
1"
1$
#420
1'
b1 (
b1100001 !
b1100001 %
0"
0$
#430
1"
1$
#440
b111 )
1'
b10 (
b1110010 !
b1110010 %
0"
0$
#450
1"
1$
#460
b11 (
b1110011 !
b1110011 %
0"
0$
#470
1"
1$
#480
b1000 )
1'
b100 (
b10000100 !
b10000100 %
0"
0$
#490
1"
1$
#500
b101 (
b10000101 !
b10000101 %
0"
0$
#510
1"
1$
#520
b110 (
b10000110 !
b10000110 %
0"
0$
#530
1"
1$
#540
b111 (
b10000111 !
b10000111 %
0"
0$
#550
1"
1$
#560
b1000 (
b10001000 !
b10001000 %
0"
0$
#570
1"
1$
#580
b1001 (
b10001001 !
b10001001 %
0"
0$
#590
1"
1$
#600
b1001 )
0'
b0 (
b10010000 !
b10010000 %
0"
0$
#610
1"
1$
#620
1'
b1 (
b10010001 !
b10010001 %
0"
0$
#630
1"
1$
#640
b0 )
1'
b10 (
b10 !
b10 %
0"
0$
#650
1"
1$
#660
b11 (
b11 !
b11 %
0"
0$
#670
1"
1$
#680
b1 )
1'
b100 (
b10100 !
b10100 %
0"
0$
#690
1"
1$
#700
b101 (
b10101 !
b10101 %
0"
0$
#710
1"
1$
#720
b110 (
b10110 !
b10110 %
0"
0$
#730
1"
1$
#740
b111 (
b10111 !
b10111 %
0"
0$
#750
1"
1$
#760
b1000 (
b11000 !
b11000 %
0"
0$
#770
1"
1$
#780
b1001 (
b11001 !
b11001 %
0"
0$
#790
1"
1$
#800
b10 )
0'
b0 (
b100000 !
b100000 %
0"
0$
#810
1"
1$
#820
1'
b1 (
b100001 !
b100001 %
0"
0$
#830
1"
1$
#840
b11 )
1'
b10 (
b110010 !
b110010 %
0"
0$
#850
1"
1$
#860
b11 (
b110011 !
b110011 %
0"
0$
#870
1"
1$
#880
b100 )
1'
b100 (
b1000100 !
b1000100 %
0"
0$
#890
1"
1$
#900
b101 (
b1000101 !
b1000101 %
0"
0$
#910
1"
1$
#920
b110 (
b1000110 !
b1000110 %
0"
0$
#930
1"
1$
#940
b111 (
b1000111 !
b1000111 %
0"
0$
#950
1"
1$
#960
b1000 (
b1001000 !
b1001000 %
0"
0$
#970
1"
1$
#980
b1001 (
b1001001 !
b1001001 %
0"
0$
#990
1"
1$
#1000
b101 )
0'
b0 (
b1010000 !
b1010000 %
0"
0$
#1010
1"
1$
#1020
1'
b1 (
b1010001 !
b1010001 %
0"
0$
