Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 9d34628816bb43bd95260c848617652f --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestbenchSyncCountUD_func_synth xil_defaultlib.TestbenchSyncCountUD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF("DONT_CARE",12,"DEFAULT","...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0001010110111111000101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1001100100000101100110010...]
Compiling architecture fdpe_v of entity unisim.FDPE [\FDPE('1','0','0','0')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111110000111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111111111011111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1("0001")(0,3)\]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE('0','0','0','0')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1110000111100001111000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0110011011111010011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000010000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1101001011010010111111110...]
Compiling architecture structure of entity xil_defaultlib.DTrigger [dtrigger_default]
Compiling architecture structure of entity xil_defaultlib.DTrigger_0 [dtrigger_0_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1100110000000000000100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0111100001111000111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("01000111")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.DTrigger_1 [dtrigger_1_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1100110000000000000100111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111111111111010110011001...]
Compiling architecture structure of entity xil_defaultlib.DTrigger_2 [dtrigger_2_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0001001111011111110011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111111010101110")(0,15)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.DTrigger_3 [dtrigger_3_default]
Compiling architecture structure of entity xil_defaultlib.DTrigger_4 [dtrigger_4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1110110000100000001100111...]
Compiling architecture structure of entity xil_defaultlib.DTrigger_5 [dtrigger_5_default]
Compiling architecture structure of entity xil_defaultlib.DTrigger_6 [dtrigger_6_default]
Compiling architecture structure of entity xil_defaultlib.SyncCountUD [synccountud_default]
Compiling architecture behavioral of entity xil_defaultlib.testbenchsynccountud
Built simulation snapshot TestbenchSyncCountUD_func_synth
