Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L sim_clk_gen_v1_0_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot impl_wrapper_behav xil_defaultlib.impl_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Deri [deri_default]
Compiling architecture impl_deri_0_0_arch of entity xil_defaultlib.impl_Deri_0_0 [impl_deri_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Errorcalc [errorcalc_default]
Compiling architecture impl_errorcalc_0_0_arch of entity xil_defaultlib.impl_Errorcalc_0_0 [impl_errorcalc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Inter [inter_default]
Compiling architecture impl_inter_0_0_arch of entity xil_defaultlib.impl_Inter_0_0 [impl_inter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture impl_pwm_0_0_arch of entity xil_defaultlib.impl_PWM_0_0 [impl_pwm_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Propor [propor_default]
Compiling architecture impl_propor_0_0_arch of entity xil_defaultlib.impl_Propor_0_0 [impl_propor_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.impl_clk_wiz_8_clk_wiz
Compiling module xil_defaultlib.impl_clk_wiz_8
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture impl_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.impl_rst_clk_wiz_100M_0 [impl_rst_clk_wiz_100m_0_default]
Compiling module sim_clk_gen_v1_0_3.sim_clk_gen(CLOCK_PERIOD=10.0)
Compiling module xil_defaultlib.impl_sim_clk_gen_0_0
Compiling architecture structure of entity xil_defaultlib.impl [impl_default]
Compiling architecture structure of entity xil_defaultlib.impl_wrapper
Built simulation snapshot impl_wrapper_behav
