{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735034275666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735034275666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 17:57:55 2024 " "Processing started: Tue Dec 24 17:57:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735034275666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735034275666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735034275666 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1735034275878 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(124) " "Verilog HDL information at test.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Clear clear test.v(13) " "Verilog HDL Declaration information at test.v(13): object \"Clear\" differs only in case from object \"clear\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Red red test.v(3) " "Verilog HDL Declaration information at test.v(3): object \"Red\" differs only in case from object \"red\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Blue blue test.v(5) " "Verilog HDL Declaration information at test.v(5): object \"Blue\" differs only in case from object \"blue\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Green green test.v(4) " "Verilog HDL Declaration information at test.v(4): object \"Green\" differs only in case from object \"green\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red RED test.v(24) " "Verilog HDL Declaration information at test.v(24): object \"red\" differs only in case from object \"RED\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Red RED test.v(3) " "Verilog HDL Declaration information at test.v(3): object \"Red\" differs only in case from object \"RED\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "green GREEN test.v(24) " "Verilog HDL Declaration information at test.v(24): object \"green\" differs only in case from object \"GREEN\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Green GREEN test.v(4) " "Verilog HDL Declaration information at test.v(4): object \"Green\" differs only in case from object \"GREEN\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue BLUE test.v(24) " "Verilog HDL Declaration information at test.v(24): object \"blue\" differs only in case from object \"BLUE\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Blue BLUE test.v(5) " "Verilog HDL Declaration information at test.v(5): object \"Blue\" differs only in case from object \"BLUE\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clear Clear test.v(1048) " "Verilog HDL Declaration information at test.v(1048): object \"clear\" differs only in case from object \"Clear\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1048 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clear Clear test.v(1090) " "Verilog HDL Declaration information at test.v(1090): object \"clear\" differs only in case from object \"Clear\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1090 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735034275943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 8 8 " "Found 8 design units, including 8 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735034275948 ""} { "Info" "ISGN_ENTITY_NAME" "2 times " "Found entity 2: times" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1043 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735034275948 ""} { "Info" "ISGN_ENTITY_NAME" "3 times2 " "Found entity 3: times2" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1089 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735034275948 ""} { "Info" "ISGN_ENTITY_NAME" "4 divfreq " "Found entity 4: divfreq" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735034275948 ""} { "Info" "ISGN_ENTITY_NAME" "5 divfreq2 " "Found entity 5: divfreq2" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735034275948 ""} { "Info" "ISGN_ENTITY_NAME" "6 divfreq3 " "Found entity 6: divfreq3" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735034275948 ""} { "Info" "ISGN_ENTITY_NAME" "7 divfreq4 " "Found entity 7: divfreq4" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735034275948 ""} { "Info" "ISGN_ENTITY_NAME" "8 divfreq8 " "Found entity 8: divfreq8" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735034275948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735034275948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLk_div test.v(28) " "Verilog HDL Implicit Net warning at test.v(28): created implicit net for \"CLk_div\"" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735034275948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLk_div3 test.v(29) " "Verilog HDL Implicit Net warning at test.v(29): created implicit net for \"CLk_div3\"" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735034275948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLk_div4 test.v(30) " "Verilog HDL Implicit Net warning at test.v(30): created implicit net for \"CLk_div4\"" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735034275948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLk_div8 test.v(31) " "Verilog HDL Implicit Net warning at test.v(31): created implicit net for \"CLk_div8\"" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735034275948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLk_div2 test.v(1053) " "Verilog HDL Implicit Net warning at test.v(1053): created implicit net for \"CLk_div2\"" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1053 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735034275948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLk_div2 test.v(1092) " "Verilog HDL Implicit Net warning at test.v(1092): created implicit net for \"CLk_div2\"" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1092 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735034275948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735034275972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 test.v(38) " "Verilog HDL assignment warning at test.v(38): truncated value with size 4 to match size of target (3)" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735034275972 "|test"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "test.v(98) " "Verilog HDL Case Statement information at test.v(98): all case item expressions in this case statement are onehot" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1735034275972 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:F0 " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:F0\"" {  } { { "test.v" "F0" { Text "C:/logic/113-1/final/test/test.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735034276078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq3 divfreq3:F3 " "Elaborating entity \"divfreq3\" for hierarchy \"divfreq3:F3\"" {  } { { "test.v" "F3" { Text "C:/logic/113-1/final/test/test.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735034276083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq4 divfreq4:F5 " "Elaborating entity \"divfreq4\" for hierarchy \"divfreq4:F5\"" {  } { { "test.v" "F5" { Text "C:/logic/113-1/final/test/test.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735034276083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq8 divfreq8:F8 " "Elaborating entity \"divfreq8\" for hierarchy \"divfreq8:F8\"" {  } { { "test.v" "F8" { Text "C:/logic/113-1/final/test/test.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735034276094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "times times:A1 " "Elaborating entity \"times\" for hierarchy \"times:A1\"" {  } { { "test.v" "A1" { Text "C:/logic/113-1/final/test/test.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735034276098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq2 times:A1\|divfreq2:F1 " "Elaborating entity \"divfreq2\" for hierarchy \"times:A1\|divfreq2:F1\"" {  } { { "test.v" "F1" { Text "C:/logic/113-1/final/test/test.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735034276103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "times2 times2:A2 " "Elaborating entity \"times2\" for hierarchy \"times2:A2\"" {  } { { "test.v" "A2" { Text "C:/logic/113-1/final/test/test.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735034276110 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 891 -1 0 } } { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1063 -1 0 } } { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1102 -1 0 } } { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 168 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1735034277570 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1735034277570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1735034278653 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 " "68 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1735034279556 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/logic/113-1/final/test/output_files/test.map.smsg " "Generated suppressed messages file C:/logic/113-1/final/test/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1735034279707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735034279893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735034279893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "854 " "Implemented 854 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735034280053 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735034280053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "794 " "Implemented 794 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735034280053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735034280053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735034280063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 17:58:00 2024 " "Processing ended: Tue Dec 24 17:58:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735034280063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735034280063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735034280063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735034280063 ""}
