#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9118107bf0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x6000014f3060_0 .var "Clk", 0 0;
v0x6000014f30f0_0 .var "Reset", 0 0;
v0x6000014f3180_0 .var "Start", 0 0;
v0x6000014f3210_0 .var/i "counter", 31 0;
v0x6000014f32a0_0 .var/i "i", 31 0;
v0x6000014f3330_0 .var/i "outfile", 31 0;
S_0x7f9118107d60 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x7f9118107bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x6000014f2370_0 .net "ALUCtrl", 2 0, v0x6000014f0870_0;  1 drivers
v0x6000014f2400_0 .net "ALUOp", 1 0, v0x6000014f0ea0_0;  1 drivers
v0x6000014f2490_0 .net "ALUSrc", 0 0, v0x6000014f0f30_0;  1 drivers
v0x6000014f2520_0 .net "ALUout", 31 0, v0x6000014f07e0_0;  1 drivers
v0x6000014f25b0_0 .net "B", 31 0, v0x6000014f15f0_0;  1 drivers
L_0x7f9118063008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000014f2640_0 .net "PCstep", 31 0, L_0x7f9118063008;  1 drivers
v0x6000014f26d0_0 .net "RS1", 31 0, L_0x600000df1f10;  1 drivers
v0x6000014f2760_0 .net "RS2", 31 0, L_0x600000df1f80;  1 drivers
v0x6000014f27f0_0 .net "RegWrite", 0 0, v0x6000014f1050_0;  1 drivers
v0x6000014f2880_0 .net *"_ivl_11", 6 0, L_0x6000017f4780;  1 drivers
v0x6000014f2910_0 .net *"_ivl_13", 2 0, L_0x6000017f4820;  1 drivers
v0x6000014f29a0_0 .net "clk_i", 0 0, v0x6000014f3060_0;  1 drivers
v0x6000014f2a30_0 .net "currentPC", 31 0, v0x6000014f1830_0;  1 drivers
v0x6000014f2ac0_0 .net "func73", 9 0, L_0x6000017f48c0;  1 drivers
v0x6000014f2b50_0 .net "immediate", 11 0, L_0x6000017f4500;  1 drivers
v0x6000014f2be0_0 .net "inst", 31 0, L_0x600000df1ea0;  1 drivers
v0x6000014f2c70_0 .net "mux0", 31 0, v0x6000014f22e0_0;  1 drivers
v0x6000014f2d00_0 .net "nextPC", 31 0, v0x6000014f0e10_0;  1 drivers
v0x6000014f2d90_0 .net "rd_addr", 4 0, L_0x6000017f46e0;  1 drivers
v0x6000014f2e20_0 .net "rs1_addr", 4 0, L_0x6000017f45a0;  1 drivers
v0x6000014f2eb0_0 .net "rs2_addr", 4 0, L_0x6000017f4640;  1 drivers
v0x6000014f2f40_0 .net "rst_i", 0 0, v0x6000014f30f0_0;  1 drivers
v0x6000014f2fd0_0 .net "start_i", 0 0, v0x6000014f3180_0;  1 drivers
L_0x6000017f4500 .part L_0x600000df1ea0, 20, 12;
L_0x6000017f45a0 .part L_0x600000df1ea0, 15, 5;
L_0x6000017f4640 .part L_0x600000df1ea0, 20, 5;
L_0x6000017f46e0 .part L_0x600000df1ea0, 7, 5;
L_0x6000017f4780 .part L_0x600000df1ea0, 25, 7;
L_0x6000017f4820 .part L_0x600000df1ea0, 12, 3;
L_0x6000017f48c0 .concat [ 3 7 0 0], L_0x6000017f4820, L_0x6000017f4780;
L_0x6000017f4960 .part L_0x600000df1ea0, 0, 7;
S_0x7f9118107710 .scope module, "ALU" "ALU" 3 95, 4 1 0, S_0x7f9118107d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x6000014f05a0_0 .net "ALUCtrl_i", 2 0, v0x6000014f0870_0;  alias, 1 drivers
v0x6000014f0630_0 .var "Zero_o", 0 0;
v0x6000014f06c0_0 .net "data1_i", 31 0, L_0x600000df1f10;  alias, 1 drivers
v0x6000014f0750_0 .net "data2_i", 31 0, v0x6000014f15f0_0;  alias, 1 drivers
v0x6000014f07e0_0 .var "data_o", 31 0;
E_0x6000028e4270 .event edge, v0x6000014f05a0_0, v0x6000014f0750_0, v0x6000014f06c0_0;
S_0x7f9118107880 .scope module, "ALU_Control" "ALU_Control" 3 103, 5 1 0, S_0x7f9118107d60;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x6000014f0870_0 .var "ALUCtrl_o", 2 0;
v0x6000014f0900_0 .net "ALUOp_i", 1 0, v0x6000014f0ea0_0;  alias, 1 drivers
v0x6000014f0990_0 .net *"_ivl_1", 0 0, L_0x6000017f4e60;  1 drivers
v0x6000014f0a20_0 .net *"_ivl_3", 0 0, L_0x6000017f4f00;  1 drivers
v0x6000014f0ab0_0 .net *"_ivl_5", 2 0, L_0x6000017f4fa0;  1 drivers
v0x6000014f0b40_0 .net *"_ivl_7", 0 0, L_0x6000017f5040;  1 drivers
v0x6000014f0bd0_0 .net "funct_i", 9 0, L_0x6000017f48c0;  alias, 1 drivers
v0x6000014f0c60_0 .net "sig", 5 0, L_0x6000017f50e0;  1 drivers
E_0x6000028e4240 .event edge, v0x6000014f0c60_0;
L_0x6000017f4e60 .part L_0x6000017f48c0, 8, 1;
L_0x6000017f4f00 .part L_0x6000017f48c0, 3, 1;
L_0x6000017f4fa0 .part L_0x6000017f48c0, 0, 3;
L_0x6000017f5040 .part v0x6000014f0ea0_0, 0, 1;
L_0x6000017f50e0 .concat [ 1 3 1 1], L_0x6000017f5040, L_0x6000017f4fa0, L_0x6000017f4f00, L_0x6000017f4e60;
S_0x7f9118107230 .scope module, "Add_PC" "Adder" 3 47, 6 1 0, S_0x7f9118107d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x6000014f0cf0_0 .net "data1_in", 31 0, v0x6000014f1830_0;  alias, 1 drivers
v0x6000014f0d80_0 .net "data2_in", 31 0, L_0x7f9118063008;  alias, 1 drivers
v0x6000014f0e10_0 .var "data_o", 31 0;
E_0x6000028e4150 .event edge, v0x6000014f0d80_0, v0x6000014f0cf0_0;
S_0x7f91181073a0 .scope module, "Control" "Control" 3 38, 7 1 0, S_0x7f9118107d60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
v0x6000014f0ea0_0 .var "ALUOp_o", 1 0;
v0x6000014f0f30_0 .var "ALUSrc_o", 0 0;
v0x6000014f0fc0_0 .net "Op_i", 6 0, L_0x6000017f4960;  1 drivers
v0x6000014f1050_0 .var "RegWrite_o", 0 0;
E_0x6000028e45a0 .event edge, v0x6000014f0fc0_0;
S_0x7f9118106990 .scope module, "Instruction_Memory" "Instruction_Memory" 3 62, 8 1 0, S_0x7f9118107d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x600000df1ea0 .functor BUFZ 32, L_0x6000017f4a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000014f10e0_0 .net *"_ivl_0", 31 0, L_0x6000017f4a00;  1 drivers
v0x6000014f1170_0 .net *"_ivl_2", 31 0, L_0x6000017f4b40;  1 drivers
v0x6000014f1200_0 .net *"_ivl_4", 29 0, L_0x6000017f4aa0;  1 drivers
L_0x7f9118063050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014f1290_0 .net *"_ivl_6", 1 0, L_0x7f9118063050;  1 drivers
v0x6000014f1320_0 .net "addr_i", 31 0, v0x6000014f1830_0;  alias, 1 drivers
v0x6000014f13b0_0 .net "instr_o", 31 0, L_0x600000df1ea0;  alias, 1 drivers
v0x6000014f1440 .array "memory", 255 0, 31 0;
L_0x6000017f4a00 .array/port v0x6000014f1440, L_0x6000017f4b40;
L_0x6000017f4aa0 .part v0x6000014f1830_0, 2, 30;
L_0x6000017f4b40 .concat [ 30 2 0 0], L_0x6000017f4aa0, L_0x7f9118063050;
S_0x7f9118106b00 .scope module, "MUX_ALUSrc" "MUX32" 3 79, 9 1 0, S_0x7f9118107d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x6000014f14d0_0 .net "data1_i", 31 0, L_0x600000df1f80;  alias, 1 drivers
v0x6000014f1560_0 .net "data2_i", 31 0, v0x6000014f22e0_0;  alias, 1 drivers
v0x6000014f15f0_0 .var "data_o", 31 0;
v0x6000014f1680_0 .net "select_i", 0 0, v0x6000014f0f30_0;  alias, 1 drivers
E_0x6000028e4570 .event edge, v0x6000014f1560_0, v0x6000014f14d0_0, v0x6000014f0f30_0;
S_0x7f9118105130 .scope module, "PC" "PC" 3 54, 10 1 0, S_0x7f9118107d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v0x6000014f1710_0 .net "clk_i", 0 0, v0x6000014f3060_0;  alias, 1 drivers
v0x6000014f17a0_0 .net "pc_i", 31 0, v0x6000014f0e10_0;  alias, 1 drivers
v0x6000014f1830_0 .var "pc_o", 31 0;
v0x6000014f18c0_0 .net "rst_i", 0 0, v0x6000014f30f0_0;  alias, 1 drivers
v0x6000014f1950_0 .net "start_i", 0 0, v0x6000014f3180_0;  alias, 1 drivers
E_0x6000028e4600/0 .event negedge, v0x6000014f18c0_0;
E_0x6000028e4600/1 .event posedge, v0x6000014f1710_0;
E_0x6000028e4600 .event/or E_0x6000028e4600/0, E_0x6000028e4600/1;
S_0x7f91181052a0 .scope module, "Registers" "Registers" 3 67, 11 1 0, S_0x7f9118107d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x600000df1f10 .functor BUFZ 32, L_0x6000017f4be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000df1f80 .functor BUFZ 32, L_0x6000017f4d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000014f19e0_0 .net "RDaddr_i", 4 0, L_0x6000017f46e0;  alias, 1 drivers
v0x6000014f1a70_0 .net "RDdata_i", 31 0, v0x6000014f07e0_0;  alias, 1 drivers
v0x6000014f1b00_0 .net "RS1addr_i", 4 0, L_0x6000017f45a0;  alias, 1 drivers
v0x6000014f1b90_0 .net "RS1data_o", 31 0, L_0x600000df1f10;  alias, 1 drivers
v0x6000014f1c20_0 .net "RS2addr_i", 4 0, L_0x6000017f4640;  alias, 1 drivers
v0x6000014f1cb0_0 .net "RS2data_o", 31 0, L_0x600000df1f80;  alias, 1 drivers
v0x6000014f1d40_0 .net "RegWrite_i", 0 0, v0x6000014f1050_0;  alias, 1 drivers
v0x6000014f1dd0_0 .net *"_ivl_0", 31 0, L_0x6000017f4be0;  1 drivers
v0x6000014f1e60_0 .net *"_ivl_10", 6 0, L_0x6000017f4dc0;  1 drivers
L_0x7f91180630e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014f1ef0_0 .net *"_ivl_13", 1 0, L_0x7f91180630e0;  1 drivers
v0x6000014f1f80_0 .net *"_ivl_2", 6 0, L_0x6000017f4c80;  1 drivers
L_0x7f9118063098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014f2010_0 .net *"_ivl_5", 1 0, L_0x7f9118063098;  1 drivers
v0x6000014f20a0_0 .net *"_ivl_8", 31 0, L_0x6000017f4d20;  1 drivers
v0x6000014f2130_0 .net "clk_i", 0 0, v0x6000014f3060_0;  alias, 1 drivers
v0x6000014f21c0 .array/s "register", 31 0, 31 0;
E_0x6000028e45d0 .event posedge, v0x6000014f1710_0;
L_0x6000017f4be0 .array/port v0x6000014f21c0, L_0x6000017f4c80;
L_0x6000017f4c80 .concat [ 5 2 0 0], L_0x6000017f45a0, L_0x7f9118063098;
L_0x6000017f4d20 .array/port v0x6000014f21c0, L_0x6000017f4dc0;
L_0x6000017f4dc0 .concat [ 5 2 0 0], L_0x6000017f4640, L_0x7f91180630e0;
S_0x7f9118104c50 .scope module, "Sign_Extend" "Sign_Extend" 3 89, 12 1 0, S_0x7f9118107d60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x6000014f2250_0 .net "data_i", 11 0, L_0x6000017f4500;  alias, 1 drivers
v0x6000014f22e0_0 .var "data_o", 31 0;
E_0x6000028e4690 .event edge, v0x6000014f2250_0;
    .scope S_0x7f91181073a0;
T_0 ;
    %wait E_0x6000028e45a0;
    %load/vec4 v0x6000014f0fc0_0;
    %parti/s 2, 5, 4;
    %assign/vec4 v0x6000014f0ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f1050_0, 0;
    %load/vec4 v0x6000014f0fc0_0;
    %parti/s 1, 5, 4;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f0f30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f0f30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9118107230;
T_1 ;
    %wait E_0x6000028e4150;
    %load/vec4 v0x6000014f0cf0_0;
    %load/vec4 v0x6000014f0d80_0;
    %add;
    %store/vec4 v0x6000014f0e10_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9118105130;
T_2 ;
    %wait E_0x6000028e4600;
    %load/vec4 v0x6000014f18c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014f1830_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000014f1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000014f17a0_0;
    %assign/vec4 v0x6000014f1830_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x6000014f1830_0;
    %assign/vec4 v0x6000014f1830_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f91181052a0;
T_3 ;
    %wait E_0x6000028e45d0;
    %load/vec4 v0x6000014f1d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x6000014f1a70_0;
    %load/vec4 v0x6000014f19e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f21c0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9118106b00;
T_4 ;
    %wait E_0x6000028e4570;
    %load/vec4 v0x6000014f1680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x6000014f14d0_0;
    %assign/vec4 v0x6000014f15f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000014f1560_0;
    %assign/vec4 v0x6000014f15f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9118104c50;
T_5 ;
    %wait E_0x6000028e4690;
    %load/vec4 v0x6000014f2250_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x6000014f2250_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000014f22e0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9118107710;
T_6 ;
    %wait E_0x6000028e4270;
    %load/vec4 v0x6000014f05a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0x6000014f06c0_0;
    %load/vec4 v0x6000014f0750_0;
    %and;
    %store/vec4 v0x6000014f07e0_0, 0, 32;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v0x6000014f06c0_0;
    %load/vec4 v0x6000014f0750_0;
    %add;
    %store/vec4 v0x6000014f07e0_0, 0, 32;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0x6000014f06c0_0;
    %load/vec4 v0x6000014f0750_0;
    %add;
    %store/vec4 v0x6000014f07e0_0, 0, 32;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v0x6000014f06c0_0;
    %load/vec4 v0x6000014f0750_0;
    %mul;
    %store/vec4 v0x6000014f07e0_0, 0, 32;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x6000014f06c0_0;
    %load/vec4 v0x6000014f0750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x6000014f07e0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x6000014f06c0_0;
    %load/vec4 v0x6000014f0750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x6000014f07e0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x6000014f06c0_0;
    %load/vec4 v0x6000014f0750_0;
    %xor;
    %store/vec4 v0x6000014f07e0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x6000014f06c0_0;
    %load/vec4 v0x6000014f0750_0;
    %sub;
    %store/vec4 v0x6000014f07e0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %load/vec4 v0x6000014f07e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014f0630_0, 0, 1;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014f0630_0, 0, 1;
T_6.10 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f9118107880;
T_7 ;
    %wait E_0x6000028e4240;
    %load/vec4 v0x6000014f0c60_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000014f0870_0, 0, 3;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000014f0870_0, 0, 3;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x6000014f0870_0, 0, 3;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x6000014f0870_0, 0, 3;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000014f0870_0, 0, 3;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000014f0870_0, 0, 3;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000014f0870_0, 0, 3;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000014f0870_0, 0, 3;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9118107bf0;
T_8 ;
    %delay 25, 0;
    %load/vec4 v0x6000014f3060_0;
    %inv;
    %store/vec4 v0x6000014f3060_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f9118107bf0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014f3210_0, 0, 32;
    %vpi_call 2 21 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014f32a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x6000014f32a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000014f32a0_0;
    %store/vec4a v0x6000014f1440, 4, 0;
    %load/vec4 v0x6000014f32a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f32a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014f32a0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x6000014f32a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000014f32a0_0;
    %store/vec4a v0x6000014f21c0, 4, 0;
    %load/vec4 v0x6000014f32a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f32a0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call 2 36 "$readmemb", "instruction.txt", v0x6000014f1440 {0 0 0};
    %vpi_func 2 40 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x6000014f3330_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014f3060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014f30f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014f3180_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014f30f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014f3180_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7f9118107bf0;
T_10 ;
    %wait E_0x6000028e45d0;
    %load/vec4 v0x6000014f3210_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 56 "$finish" {0 0 0};
T_10.0 ;
    %vpi_call 2 59 "$fdisplay", v0x6000014f3330_0, "PC = %d", v0x6000014f1830_0 {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x6000014f3330_0, "Registers" {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x6000014f3330_0, "x0     = %d, x8(s0)  = %d, x16(a6) = %d, x24(s8)  = %d", &A<v0x6000014f21c0, 0>, &A<v0x6000014f21c0, 8>, &A<v0x6000014f21c0, 16>, &A<v0x6000014f21c0, 24> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x6000014f3330_0, "x1(ra) = %d, x9(s1)  = %d, x17(a7) = %d, x25(s9)  = %d", &A<v0x6000014f21c0, 1>, &A<v0x6000014f21c0, 9>, &A<v0x6000014f21c0, 17>, &A<v0x6000014f21c0, 25> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x6000014f3330_0, "x2(sp) = %d, x10(a0) = %d, x18(s2) = %d, x26(s10) = %d", &A<v0x6000014f21c0, 2>, &A<v0x6000014f21c0, 10>, &A<v0x6000014f21c0, 18>, &A<v0x6000014f21c0, 26> {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0x6000014f3330_0, "x3(gp) = %d, x11(a1) = %d, x19(s3) = %d, x27(s11) = %d", &A<v0x6000014f21c0, 3>, &A<v0x6000014f21c0, 11>, &A<v0x6000014f21c0, 19>, &A<v0x6000014f21c0, 27> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x6000014f3330_0, "x4(tp) = %d, x12(a2) = %d, x20(s4) = %d, x28(t3)  = %d", &A<v0x6000014f21c0, 4>, &A<v0x6000014f21c0, 12>, &A<v0x6000014f21c0, 20>, &A<v0x6000014f21c0, 28> {0 0 0};
    %vpi_call 2 68 "$fdisplay", v0x6000014f3330_0, "x5(t0) = %d, x13(a3) = %d, x21(s5) = %d, x29(t4)  = %d", &A<v0x6000014f21c0, 5>, &A<v0x6000014f21c0, 13>, &A<v0x6000014f21c0, 21>, &A<v0x6000014f21c0, 29> {0 0 0};
    %vpi_call 2 69 "$fdisplay", v0x6000014f3330_0, "x6(t1) = %d, x14(a4) = %d, x22(s6) = %d, x30(t5)  = %d", &A<v0x6000014f21c0, 6>, &A<v0x6000014f21c0, 14>, &A<v0x6000014f21c0, 22>, &A<v0x6000014f21c0, 30> {0 0 0};
    %vpi_call 2 70 "$fdisplay", v0x6000014f3330_0, "x7(t2) = %d, x15(a5) = %d, x23(s7) = %d, x31(t6)  = %d", &A<v0x6000014f21c0, 7>, &A<v0x6000014f21c0, 15>, &A<v0x6000014f21c0, 23>, &A<v0x6000014f21c0, 31> {0 0 0};
    %vpi_call 2 72 "$fdisplay", v0x6000014f3330_0, "\012" {0 0 0};
    %load/vec4 v0x6000014f3210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f3210_0, 0, 32;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
