$date
	Thu Feb 27 00:39:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testPriorityEncoder $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # clk $end
$var reg 8 $ o [7:0] $end
$var reg 1 % rst $end
$var reg 1 & x $end
$var reg 1 ' y $end
$scope module dut $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 & x $end
$var wire 1 ' y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
1%
bx $
0#
x"
x!
$end
#10
b0 $
1#
#20
0#
0%
#30
b1 $
0"
1!
1'
0&
1#
#40
0#
#50
b10 $
1"
0!
1&
1#
#60
0#
#70
b11 $
1#
#80
0#
#90
b100 $
0"
1!
0'
1#
#100
0#
#110
b101 $
1"
0!
1'
1#
#120
0#
#130
b110 $
0"
1!
0&
1#
#140
0#
