+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| Basis                 | RISC                                                                                                                                         | CISC                                                                                                           |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| Full Form             | RISC stands for Reduced Instruction Set Computer.                                                                                            | CISC stands for Complex Instruction Set Computer.                                                              |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| Type of Instruction   | RISC processors have simple instructions taking about one clock cycle.                                                                       | CSIC processor has complex instructions that take up multiple clocks for execution.                            |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| Instruction Set       | The instruction set is reduced i.e. it has only aÂ few instructions in the instruction set. Many of these instructions are very primitive.    | The instruction set has a variety of different instructions that can be used for complex operations.           |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| Execution Time        | In RISC Execution time is very less.                                                                                                         | In CISC Execution time is very high.                                                                           |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| Examples              | The most common RISC microprocessors are Alpha, ARC, ARM, AVR, MIPS, PA-RISC, PIC, Power Architecture, and SPARC.                            | Examples of CISC processors are the System/360, VAX, PDP-11, Motorola 68000 family, AMD and Intel x86 CPUs.    |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| Average Clock Cycle   | The average clock cycle per instruction (CPI) is 1.5 in RISC                                                                                 | The average clock cycle per instruction (CPI) is in the range of 2 and 15 in CISC                              |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| Focus on              | Software Centric Design                                                                                                                      | Hardware Centric Design                                                                                        |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| Memory Unit           | It has no memory unit and uses a separate hardware to implement instructions.                                                                | It has a memory unit to implement complex instructions.                                                        |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| Register Set          | Multiple Register Set                                                                                                                        | Single Register Set                                                                                            |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| RAM Requirement       | RISC requires more RAM.                                                                                                                      | CISC requires minimum amount of RAM                                                                            |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+


