// Seed: 527766541
module module_0 (
    input wor id_0
    , id_16,
    output wand id_1,
    input supply1 id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output wand id_7
    , id_17,
    output wor id_8,
    input tri id_9,
    input supply1 id_10,
    input tri id_11,
    input tri1 id_12,
    output tri0 id_13,
    output wand id_14
);
  assign id_3 = id_12;
  logic id_18;
endmodule
module module_1 (
    input  wor  id_0,
    output wand id_1
);
  wire id_3;
  ;
  logic id_4 = id_4#(.id_4(-1), .id_3(1));
  wire  id_5;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_9 = 0;
  always id_4 <= id_3;
  wire id_6;
endmodule
