{
  "design": {
    "design_info": {
      "boundary_crc": "0x3CC7E3274A1DAF75",
      "device": "xc7a200tsbg484-1",
      "name": "design_2",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_ethernet_0": "",
      "clk_wiz_1": "",
      "rst_clk_wiz_1_100M": "",
      "vio_0": "",
      "ila_0": "",
      "ila_1": "",
      "ila_2": "",
      "ila_3": "",
      "eth_controller_0": "",
      "mux_0": "",
      "mux_1": "",
      "mux_2": "",
      "mux_3": "",
      "mux_5": "",
      "mux_4": "",
      "decoder_0": "",
      "encoder_0": ""
    },
    "interface_ports": {
      "eth_mdio_mdc": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "eth_rgmii": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
      }
    },
    "ports": {
      "phy_reset_out": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "user_prop"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      }
    },
    "components": {
      "axi_ethernet_0": {
        "vlnv": "xilinx.com:ip:axi_ethernet:7.1",
        "xci_name": "design_2_axi_ethernet_0_0",
        "parameters": {
          "ETHERNET_BOARD_INTERFACE": {
            "value": "eth_rgmii"
          },
          "Frame_Filter": {
            "value": "true"
          },
          "MDIO_BOARD_INTERFACE": {
            "value": "eth_mdio_mdc"
          },
          "PHYRST_BOARD_INTERFACE": {
            "value": "phy_reset_out"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s_axi"
          },
          "s_axis_txd": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_txc": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxd": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxs": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "mdio": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "rgmii": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "aximm_slave_decl": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "Memory Map for aximm_slave_decl;xilinx.com:boundary:passthru:1.0;register;;;;": {
                      "base_address": "0",
                      "range": "0",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "s_axi": {
              "address_blocks": {
                "Reg0": {
                  "base_address": "0",
                  "range": "256K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_2_clk_wiz_1_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "114.829"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "125.247"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "8"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_2_rst_clk_wiz_1_100M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_2_vio_0_0",
        "parameters": {
          "C_EN_PROBE_IN_ACTIVITY": {
            "value": "1"
          },
          "C_NUM_PROBE_IN": {
            "value": "1"
          },
          "C_NUM_PROBE_OUT": {
            "value": "8"
          },
          "C_PROBE_OUT0_WIDTH": {
            "value": "48"
          },
          "C_PROBE_OUT1_WIDTH": {
            "value": "48"
          },
          "C_PROBE_OUT2_WIDTH": {
            "value": "32"
          },
          "C_PROBE_OUT3_WIDTH": {
            "value": "32"
          },
          "C_PROBE_OUT4_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT5_WIDTH": {
            "value": "16"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_2_ila_0_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "18"
          },
          "C_PROBE0_MU_CNT": {
            "value": "1"
          },
          "C_PROBE10_MU_CNT": {
            "value": "1"
          },
          "C_PROBE11_MU_CNT": {
            "value": "1"
          },
          "C_PROBE12_MU_CNT": {
            "value": "1"
          },
          "C_PROBE13_MU_CNT": {
            "value": "1"
          },
          "C_PROBE14_WIDTH": {
            "value": "2"
          },
          "C_PROBE16_WIDTH": {
            "value": "2"
          },
          "C_PROBE17_WIDTH": {
            "value": "32"
          },
          "C_PROBE1_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_MU_CNT": {
            "value": "1"
          },
          "C_PROBE3_MU_CNT": {
            "value": "1"
          },
          "C_PROBE4_MU_CNT": {
            "value": "1"
          },
          "C_PROBE5_MU_CNT": {
            "value": "1"
          },
          "C_PROBE6_MU_CNT": {
            "value": "1"
          },
          "C_PROBE7_MU_CNT": {
            "value": "1"
          },
          "C_PROBE8_MU_CNT": {
            "value": "1"
          },
          "C_PROBE9_MU_CNT": {
            "value": "1"
          },
          "C_SLOT_0_AXI_PROTOCOL": {
            "value": "AXI4S"
          },
          "C_TRIGOUT_EN": {
            "value": "true"
          }
        }
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_2_ila_1_0",
        "parameters": {
          "C_NUM_OF_PROBES": {
            "value": "9"
          },
          "C_SLOT_0_AXI_PROTOCOL": {
            "value": "AXI4S"
          },
          "C_TRIGIN_EN": {
            "value": "true"
          },
          "C_TRIGOUT_EN": {
            "value": "false"
          }
        }
      },
      "ila_2": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_2_ila_1_1",
        "parameters": {
          "C_NUM_OF_PROBES": {
            "value": "9"
          },
          "C_SLOT_0_AXI_PROTOCOL": {
            "value": "AXI4S"
          },
          "C_TRIGIN_EN": {
            "value": "true"
          }
        }
      },
      "ila_3": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_2_ila_2_0",
        "parameters": {
          "C_NUM_OF_PROBES": {
            "value": "9"
          },
          "C_SLOT_0_AXI_PROTOCOL": {
            "value": "AXI4S"
          },
          "C_TRIGIN_EN": {
            "value": "true"
          }
        }
      },
      "eth_controller_0": {
        "vlnv": "xilinx.com:module_ref:eth_controller:1.0",
        "xci_name": "design_2_eth_controller_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "eth_controller",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "WRITE_ONLY",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "config_unicast_addr": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "config_valid": {
            "direction": "I"
          },
          "config_done": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "mux_0": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "xci_name": "design_2_mux_0_0",
        "parameters": {
          "WIDTH": {
            "value": "48"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "C": {
            "direction": "O",
            "left": "47",
            "right": "0"
          }
        }
      },
      "mux_1": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "xci_name": "design_2_mux_0_1",
        "parameters": {
          "WIDTH": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "C": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux_2": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "xci_name": "design_2_mux_1_0",
        "parameters": {
          "WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "C": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "mux_3": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "xci_name": "design_2_mux_0_2",
        "parameters": {
          "WIDTH": {
            "value": "48"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "C": {
            "direction": "O",
            "left": "47",
            "right": "0"
          }
        }
      },
      "mux_5": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "xci_name": "design_2_mux_1_2",
        "parameters": {
          "WIDTH": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "C": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux_4": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "xci_name": "design_2_mux_2_0",
        "parameters": {
          "WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "C": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "decoder_0": {
        "vlnv": "utoronto.ca:user:decoder:1.2",
        "xci_name": "design_2_decoder_0_0"
      },
      "encoder_0": {
        "vlnv": "utoronto.ca:user:encoder:1.1",
        "xci_name": "design_2_encoder_0_0"
      }
    },
    "interface_nets": {
      "decoder_0_m_axis_packet": {
        "interface_ports": [
          "decoder_0/m_axis_packet",
          "encoder_0/s_axis_packet",
          "ila_3/SLOT_0_AXIS"
        ]
      },
      "eth_controller_0_M_AXI": {
        "interface_ports": [
          "eth_controller_0/M_AXI",
          "axi_ethernet_0/s_axi"
        ]
      },
      "axi_ethernet_0_m_axis_rxs": {
        "interface_ports": [
          "decoder_0/s_axis_rxs",
          "axi_ethernet_0/m_axis_rxs"
        ]
      },
      "encoder_0_m_axis_txc": {
        "interface_ports": [
          "encoder_0/m_axis_txc",
          "axi_ethernet_0/s_axis_txc"
        ]
      },
      "axi_ethernet_0_mdio": {
        "interface_ports": [
          "eth_mdio_mdc",
          "axi_ethernet_0/mdio"
        ]
      },
      "axi_ethernet_0_rgmii": {
        "interface_ports": [
          "eth_rgmii",
          "axi_ethernet_0/rgmii"
        ]
      },
      "axi_ethernet_0_m_axis_rxd": {
        "interface_ports": [
          "decoder_0/s_axis_rxd",
          "axi_ethernet_0/m_axis_rxd",
          "ila_1/SLOT_0_AXIS"
        ]
      },
      "encoder_0_m_axis_txd": {
        "interface_ports": [
          "encoder_0/m_axis_txd",
          "axi_ethernet_0/s_axis_txd",
          "ila_2/SLOT_0_AXIS"
        ]
      }
    },
    "nets": {
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "axi_ethernet_0/s_axi_lite_clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "axi_ethernet_0/axis_clk",
          "vio_0/clk",
          "ila_0/clk",
          "ila_1/clk",
          "ila_2/clk",
          "ila_3/clk",
          "eth_controller_0/aclk",
          "decoder_0/aclk",
          "encoder_0/aclk"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "axi_ethernet_0/s_axi_lite_resetn",
          "axi_ethernet_0/axi_txd_arstn",
          "axi_ethernet_0/axi_txc_arstn",
          "axi_ethernet_0/axi_rxd_arstn",
          "axi_ethernet_0/axi_rxs_arstn",
          "eth_controller_0/aresetn",
          "decoder_0/aresetn",
          "encoder_0/aresetn"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "clk_wiz_1_clk_out3": {
        "ports": [
          "clk_wiz_1/clk_out3",
          "axi_ethernet_0/gtx_clk"
        ]
      },
      "axi_ethernet_0_phy_rst_n": {
        "ports": [
          "axi_ethernet_0/phy_rst_n",
          "phy_reset_out"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_1/resetn",
          "rst_clk_wiz_1_100M/ext_reset_in"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_1/clk_in1"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "axi_ethernet_0/ref_clk"
        ]
      },
      "decoder_0_alt_dest_addr": {
        "ports": [
          "decoder_0/alt_dest_addr",
          "ila_0/probe6",
          "mux_0/A"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "decoder_0_alt_src_addr": {
        "ports": [
          "decoder_0/alt_src_addr",
          "ila_0/probe7",
          "mux_3/A"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "decoder_0_alt_udp_dest_port": {
        "ports": [
          "decoder_0/alt_udp_dest_port",
          "ila_0/probe10",
          "mux_2/A"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "decoder_0_alt_udp_src_port": {
        "ports": [
          "decoder_0/alt_udp_src_port",
          "ila_0/probe11",
          "mux_4/A"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "decoder_0_alt_ip_dest_addr": {
        "ports": [
          "decoder_0/alt_ip_dest_addr",
          "ila_0/probe8",
          "mux_1/A"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "decoder_0_alt_ip_src_addr": {
        "ports": [
          "decoder_0/alt_ip_src_addr",
          "ila_0/probe9",
          "mux_5/A"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "decoder_0_udp_src_port": {
        "ports": [
          "decoder_0/udp_src_port",
          "ila_0/probe5",
          "encoder_0/udp_src_port"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "decoder_0_src_addr": {
        "ports": [
          "decoder_0/src_addr",
          "ila_0/probe1",
          "encoder_0/src_addr"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "decoder_0_valid": {
        "ports": [
          "decoder_0/valid",
          "ila_0/probe13",
          "encoder_0/valid"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "decoder_0_ip_dest_addr": {
        "ports": [
          "decoder_0/ip_dest_addr",
          "ila_0/probe2",
          "encoder_0/ip_dest_addr"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "decoder_0_udp_dest_port": {
        "ports": [
          "decoder_0/udp_dest_port",
          "ila_0/probe4",
          "encoder_0/udp_dest_port"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "decoder_0_encapsualted": {
        "ports": [
          "decoder_0/encapsualted",
          "ila_0/probe12",
          "encoder_0/encapsulated"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "encoder_0_ready": {
        "ports": [
          "encoder_0/ready",
          "decoder_0/ready"
        ]
      },
      "decoder_0_dest_addr": {
        "ports": [
          "decoder_0/dest_addr",
          "ila_0/probe0",
          "encoder_0/dest_addr"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "decoder_0_ip_src_addr": {
        "ports": [
          "decoder_0/ip_src_addr",
          "ila_0/probe3",
          "encoder_0/ip_src_addr"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "ila_0_trig_out1": {
        "ports": [
          "ila_0/trig_out",
          "ila_3/trig_in",
          "ila_2/trig_in",
          "ila_1/trig_in"
        ]
      },
      "ila_1_trig_in_ack": {
        "ports": [
          "ila_1/trig_in_ack",
          "ila_0/trig_out_ack"
        ]
      },
      "eth_controller_0_config_done": {
        "ports": [
          "eth_controller_0/config_done",
          "vio_0/probe_in0"
        ]
      },
      "mux_0_out": {
        "ports": [
          "mux_0/C",
          "encoder_0/alt_src_addr"
        ]
      },
      "mux_1_out": {
        "ports": [
          "mux_1/C",
          "encoder_0/alt_ip_src_addr"
        ]
      },
      "mux_2_out": {
        "ports": [
          "mux_2/C",
          "encoder_0/alt_udp_src_port"
        ]
      },
      "src_addr": {
        "ports": [
          "vio_0/probe_out0",
          "mux_0/B",
          "eth_controller_0/config_unicast_addr"
        ]
      },
      "dest_addr": {
        "ports": [
          "vio_0/probe_out1",
          "mux_3/B"
        ]
      },
      "src_ip_addr": {
        "ports": [
          "vio_0/probe_out2",
          "mux_1/B"
        ]
      },
      "dest_ip_addr": {
        "ports": [
          "vio_0/probe_out3",
          "mux_5/B"
        ]
      },
      "src_udp_port": {
        "ports": [
          "vio_0/probe_out4",
          "mux_2/B"
        ]
      },
      "dest_udp_port": {
        "ports": [
          "vio_0/probe_out5",
          "mux_4/B"
        ]
      },
      "config_ready": {
        "ports": [
          "vio_0/probe_out6",
          "mux_3/sel",
          "mux_1/sel",
          "mux_5/sel",
          "mux_2/sel",
          "mux_4/sel",
          "eth_controller_0/config_valid",
          "mux_0/sel"
        ]
      },
      "drop_packets": {
        "ports": [
          "vio_0/probe_out7",
          "encoder_0/drop"
        ]
      },
      "mux_3_C": {
        "ports": [
          "mux_3/C",
          "encoder_0/alt_dest_addr"
        ]
      },
      "mux_5_C": {
        "ports": [
          "mux_5/C",
          "encoder_0/alt_ip_dest_addr"
        ]
      },
      "mux_4_C": {
        "ports": [
          "mux_4/C",
          "encoder_0/alt_udp_dest_port"
        ]
      },
      "decoder_0_mst_exec_state": {
        "ports": [
          "decoder_0/mst_exec_state",
          "ila_0/probe14"
        ]
      },
      "encoder_0_mst_exec_state": {
        "ports": [
          "encoder_0/mst_exec_state",
          "ila_0/probe15"
        ]
      },
      "decoder_0_fifo_state": {
        "ports": [
          "decoder_0/fifo_state",
          "ila_0/probe16"
        ]
      },
      "decoder_0_fifo_data_len": {
        "ports": [
          "decoder_0/fifo_data_len",
          "ila_0/probe17"
        ]
      }
    },
    "addressing": {
      "/eth_controller_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernet_0_Reg0": {
                "address_block": "/axi_ethernet_0/s_axi/Reg0",
                "offset": "0x40C00000",
                "range": "256K"
              }
            }
          }
        }
      }
    }
  }
}