{
    "created_time": "2024-02-04T09:37:18Z",
    "files": [
        {
            "attachment_folder": "",
            "created_time": "2024-02-04T09:37:24Z",
            "id": "1406",
            "modified_time": "2024-02-04T09:37:47Z",
            "name": "Verilog HDL(一)：%的用法、文件管理任务的使用、仿真.md",
            "signature": "99992840657620",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-04T09:40:09Z",
            "id": "1407",
            "modified_time": "2024-02-04T09:40:32Z",
            "name": "Verilog HDL（二）：行为级建模的结构（initial和always）、begin、fork、时间控制.md",
            "signature": "72273121729401",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-04T10:25:05Z",
            "id": "1408",
            "modified_time": "2024-02-04T10:39:25Z",
            "name": "Verilog HDL（三）赋值语句.md",
            "signature": "42783876277761",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-04T10:53:55Z",
            "id": "1411",
            "modified_time": "2024-02-04T10:54:19Z",
            "name": "Verilog HDL（四）if_case_forever_repeat_while_for.md",
            "signature": "1255837494467",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-04T11:01:55Z",
            "id": "1412",
            "modified_time": "2024-02-04T11:02:09Z",
            "name": "Verilog HDL（五）组合逻辑(always和assign)与时序逻辑.md",
            "signature": "53181992103587",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-04T11:26:42Z",
            "id": "1413",
            "modified_time": "2024-02-04T11:26:58Z",
            "name": "Verilog HDL（六）状态机 检测11101序列.md",
            "signature": "80386314957938",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-04T13:09:59Z",
            "id": "1414",
            "modified_time": "2024-02-04T13:10:15Z",
            "name": "Verilog HDL（七）异步寄存器fpga与cpu进行并口通信 （异步并口时序仿真）.md",
            "signature": "23396393913511",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-06T02:32:21Z",
            "id": "1417",
            "modified_time": "2024-02-06T02:36:52Z",
            "name": "Verilog HDL（八）变量类型（reg和wire）.md",
            "signature": "12865134238261",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-06T02:37:42Z",
            "id": "1418",
            "modified_time": "2024-02-06T02:38:15Z",
            "name": "Verilog HDL（九）异步FIFO.md",
            "signature": "53181992246134",
            "tags": [
            ]
        }
    ],
    "folders": [
    ],
    "id": "1405",
    "modified_time": "2024-02-04T09:37:18Z",
    "signature": "120883561585358",
    "version": 3
}
