/*
 * ## Please DO NOT edit this file!! ##
 * This file is auto-generated from the register source files.
 * Any modifications to this file will be LOST when it is re-generated.
 *
 * ----------------------------------------------------------------
 * Copyright(c) Realtek Semiconductor Corporation, 2009-2016
 * All rights reserved.
 *
 * $Revision$
 * $Date$
 *
 * Purpose : chip register declaration in the SDK.
 *
 * Feature : chip register declaration
 *
 */

/*
 * Include Files
 */
#include <common/rt_autoconf.h>
#include <hal/chipdef/allreg.h>
#include <hal/chipdef/rtl9603cvd/rtk_rtl9603cvd_reg_struct.h>
#include <hal/chipdef/rtl9603cvd/rtk_rtl9603cvd_regField_list.h>

rtk_reg_t rtk_rtl9603cvd_reg_list[] =
{
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERFACE)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DIGITAL_INTERFACE_SELECT_RTL9603CVD */
        /* offset address */    0x23000,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DIGITAL_INTERFACE_SELECT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_I2C_CONFIG_RTL9603CVD */
        /* offset address */    0x23004,
        /* field numbers */     11,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   I2C_CONFIG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPHY_IND_WD_RTL9603CVD */
        /* offset address */    0x0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPHY_IND_WD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPHY_IND_CMD_RTL9603CVD */
        /* offset address */    0x4,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPHY_IND_CMD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPHY_IND_RD_RTL9603CVD */
        /* offset address */    0x8,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPHY_IND_RD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FEPHY_POLL_RTL9603CVD */
        /* offset address */    0xC,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FEPHY_POLL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EFUSE_CHK_CFG_RTL9603CVD */
        /* offset address */    0x10,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EFUSE_CHK_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EFUSE_CHK_DATA_RTL9603CVD */
        /* offset address */    0x14,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EFUSE_CHK_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EFUSE_CHK_STATUS_RTL9603CVD */
        /* offset address */    0x18,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EFUSE_CHK_STATUS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EFUSE_IND_WD_RTL9603CVD */
        /* offset address */    0x1C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EFUSE_IND_WD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EFUSE_IND_CMD_RTL9603CVD */
        /* offset address */    0x20,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EFUSE_IND_CMD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EFUSE_IND_RD_RTL9603CVD */
        /* offset address */    0x24,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EFUSE_IND_RD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SC_IND_WD_RTL9603CVD */
        /* offset address */    0x28,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SC_IND_WD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SC_IND_CMD_RTL9603CVD */
        /* offset address */    0x2C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SC_IND_CMD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SC_IND_RD_RTL9603CVD */
        /* offset address */    0x30,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SC_IND_RD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_REGCTRL_GLB_RTL9603CVD */
        /* offset address */    0x2300C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   REGCTRL_GLB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IOPAD_CFG_RTL9603CVD */
        /* offset address */    0x34,
        /* field numbers */     17,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IOPAD_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IO_LED_EN_RTL9603CVD */
        /* offset address */    0x23010,
        /* field numbers */     21,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IO_LED_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IO_MODE_EN_RTL9603CVD */
        /* offset address */    0x23014,
        /* field numbers */     17,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IO_MODE_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IO_UART_SEL_RTL9603CVD */
        /* offset address */    0x38,
        /* field numbers */     15,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IO_UART_SEL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IO_GPIO_EN_RTL9603CVD */
        /* offset address */    0x3C,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 95,
        /* port index */        0, 0,
        /* register fields */   IO_GPIO_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_PCSXF_RTL9603CVD */
        /* offset address */    0x48,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_PCSXF_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_PHY_CTRL_RTL9603CVD */
        /* offset address */    0x4C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_PHY_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_PHY_INI_RTL9603CVD */
        /* offset address */    0x50,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_PHY_INI_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_POLL_CMD_RTL9603CVD */
        /* offset address */    0x54,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_POLL_CMD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_GETPWRCTRL_RTL9603CVD */
        /* offset address */    0x58,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_GETPWRCTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_HOTCMD1_RTL9603CVD */
        /* offset address */    0x5C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_HOTCMD1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_HOTCMD2_AD_RTL9603CVD */
        /* offset address */    0x60,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_HOTCMD2_AD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_HOTCMD2_CTRL_RTL9603CVD */
        /* offset address */    0x64,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_HOTCMD2_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_POLL_ADR_0_RTL9603CVD */
        /* offset address */    0x68,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_POLL_ADR_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_POLL_ADR_1_RTL9603CVD */
        /* offset address */    0x6C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_POLL_ADR_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_POLL_INV_0_RTL9603CVD */
        /* offset address */    0x70,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_POLL_INV_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_POLL_INV_1_RTL9603CVD */
        /* offset address */    0x74,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_POLL_INV_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_POLL_WD_0_RTL9603CVD */
        /* offset address */    0x78,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_POLL_WD_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_POLL_WD_1_RTL9603CVD */
        /* offset address */    0x7C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_POLL_WD_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_POLL_RD_0_RTL9603CVD */
        /* offset address */    0x80,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 3,
        /* register fields */   CFG_POLL_RD_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_POLL_RD_1_RTL9603CVD */
        /* offset address */    0x90,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 3,
        /* register fields */   CFG_POLL_RD_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CHIP_DEBUG_OUT_RTL9603CVD */
        /* offset address */    0xA0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CHIP_DEBUG_OUT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EFUSE_BOND_CONTENT_RTL9603CVD */
        /* offset address */    0x23018,
        /* field numbers */     1,
        /* array offset */      16,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   EFUSE_BOND_CONTENT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EFUSE_BOND_RSLT_RTL9603CVD */
        /* offset address */    0x23024,
        /* field numbers */     1,
        /* array offset */      16,
        /* array index */       0, 0,
        /* port index */        0, 1,
        /* register fields */   EFUSE_BOND_RSLT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_I2C_IND_WD_RTL9603CVD */
        /* offset address */    0xB0,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   I2C_IND_WD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_I2C_IND_ADR_RTL9603CVD */
        /* offset address */    0xB8,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   I2C_IND_ADR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_I2C_IND_CMD_RTL9603CVD */
        /* offset address */    0xC0,
        /* field numbers */     9,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   I2C_IND_CMD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_I2C_IND_RD_RTL9603CVD */
        /* offset address */    0xC8,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   I2C_IND_RD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_HOTCMD2_TRG_RTL9603CVD */
        /* offset address */    0xD0,
        /* field numbers */     3,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 3,
        /* register fields */   CFG_HOTCMD2_TRG_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERFACE */
#if defined(CONFIG_SDK_CHIP_FEATURE_RESET)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SOFTWARE_RST_RTL9603CVD */
        /* offset address */    0xE0,
        /* field numbers */     12,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SOFTWARE_RST_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_RESET */
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERRUPT)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_INTR_CTRL_RTL9603CVD */
        /* offset address */    0x1D000,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   INTR_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_INTR_DBGO_POS_RTL9603CVD */
        /* offset address */    0x1D004,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   INTR_DBGO_POS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_INTR_DBGO_NEG_RTL9603CVD */
        /* offset address */    0x1D008,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   INTR_DBGO_NEG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_INTR_IMR_RTL9603CVD */
        /* offset address */    0x1D00C,
        /* field numbers */     22,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   INTR_IMR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_INTR_IMS_RTL9603CVD */
        /* offset address */    0x1D010,
        /* field numbers */     22,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   INTR_IMS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_INTR_STAT_RTL9603CVD */
        /* offset address */    0x1D014,
        /* field numbers */     9,
        /* array offset */      64,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   INTR_STAT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_INTR_STAT_POS_RTL9603CVD */
        /* offset address */    0x1D01C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   INTR_STAT_POS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_INTR_STAT_NEG_RTL9603CVD */
        /* offset address */    0x1D020,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   INTR_STAT_NEG_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERRUPT */
#if defined(CONFIG_SDK_CHIP_FEATURE_BIST___BISR)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_3_RTL9603CVD */
        /* offset address */    0x31000,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_6_RTL9603CVD */
        /* offset address */    0x31004,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_8_RTL9603CVD */
        /* offset address */    0x31008,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_8_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_9_RTL9603CVD */
        /* offset address */    0x3100C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_9_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_10_RTL9603CVD */
        /* offset address */    0x31010,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_10_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_11_RTL9603CVD */
        /* offset address */    0x31014,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_11_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_14_RTL9603CVD */
        /* offset address */    0x31018,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_14_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_15_RTL9603CVD */
        /* offset address */    0x3101C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_15_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_17_RTL9603CVD */
        /* offset address */    0x31020,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_17_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_18_RTL9603CVD */
        /* offset address */    0x31024,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_18_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_19_RTL9603CVD */
        /* offset address */    0x31028,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_19_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_20_RTL9603CVD */
        /* offset address */    0x3102C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_20_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_21_RTL9603CVD */
        /* offset address */    0x31030,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_21_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_22_RTL9603CVD */
        /* offset address */    0x31034,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_22_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_23_RTL9603CVD */
        /* offset address */    0x31038,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_23_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_24_RTL9603CVD */
        /* offset address */    0x3103C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_24_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_25_RTL9603CVD */
        /* offset address */    0x31040,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_25_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_26_RTL9603CVD */
        /* offset address */    0x31044,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_26_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_27_RTL9603CVD */
        /* offset address */    0x31048,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_27_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_28_RTL9603CVD */
        /* offset address */    0x3104C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_28_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_29_RTL9603CVD */
        /* offset address */    0x31050,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_29_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_30_RTL9603CVD */
        /* offset address */    0x31054,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_30_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_31_RTL9603CVD */
        /* offset address */    0x31058,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_31_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_32_RTL9603CVD */
        /* offset address */    0x3105C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_32_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_OQ_0_RTL9603CVD */
        /* offset address */    0x31064,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_OQ_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_OQ_1_RTL9603CVD */
        /* offset address */    0x31068,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_OQ_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_OQ_2_RTL9603CVD */
        /* offset address */    0x3106C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_OQ_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_OQ_3_RTL9603CVD */
        /* offset address */    0x31070,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_OQ_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_OQ_4_RTL9603CVD */
        /* offset address */    0x31074,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_OQ_4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_OQ_5_RTL9603CVD */
        /* offset address */    0x31078,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_OQ_5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_OQ_6_RTL9603CVD */
        /* offset address */    0x3107C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_OQ_6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_OQ_7_RTL9603CVD */
        /* offset address */    0x31080,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_OQ_7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_37_RTL9603CVD */
        /* offset address */    0x31084,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_37_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_38_RTL9603CVD */
        /* offset address */    0x31088,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_38_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_39_RTL9603CVD */
        /* offset address */    0x3108C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_39_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_40_RTL9603CVD */
        /* offset address */    0x31090,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_40_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_41_RTL9603CVD */
        /* offset address */    0x31094,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_41_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_42_RTL9603CVD */
        /* offset address */    0x31098,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_42_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_43_RTL9603CVD */
        /* offset address */    0x3109C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_43_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_44_RTL9603CVD */
        /* offset address */    0x310A0,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_44_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_45_RTL9603CVD */
        /* offset address */    0x310A4,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_45_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_46_RTL9603CVD */
        /* offset address */    0x310A8,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_46_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_47_RTL9603CVD */
        /* offset address */    0x310AC,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_47_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_RSLT_RTL9603CVD */
        /* offset address */    0x310B0,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_RSLT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BISD_CFG_RTL9603CVD */
        /* offset address */    0x310B4,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BISD_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BISD_DOUT_RTL9603CVD */
        /* offset address */    0x310B8,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BISD_DOUT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_FERAM_RTL9603CVD */
        /* offset address */    0x310BC,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_FERAM_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_CFG_FEROM_RTL9603CVD */
        /* offset address */    0x310C0,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_CFG_FEROM_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_BIST_MISR_RTL9603CVD */
        /* offset address */    0x310C4,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_BIST_MISR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_1_RTL9603CVD */
        /* offset address */    0xF02000,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_2_RTL9603CVD */
        /* offset address */    0xF02004,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_3_RTL9603CVD */
        /* offset address */    0xF02008,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_4_RTL9603CVD */
        /* offset address */    0xF0200C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_5_RTL9603CVD */
        /* offset address */    0xF02010,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_6_RTL9603CVD */
        /* offset address */    0xF02014,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_7_RTL9603CVD */
        /* offset address */    0xF02018,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_8_RTL9603CVD */
        /* offset address */    0xF0201C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_8_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_9_RTL9603CVD */
        /* offset address */    0xF02020,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_9_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_10_RTL9603CVD */
        /* offset address */    0xF02024,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_10_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_11_RTL9603CVD */
        /* offset address */    0xF02028,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_11_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_12_RTL9603CVD */
        /* offset address */    0xF0202C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_12_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_13_RTL9603CVD */
        /* offset address */    0xF02030,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_13_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_CFG_14_RTL9603CVD */
        /* offset address */    0xF02034,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_CFG_14_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_BIST_RSLT_RTL9603CVD */
        /* offset address */    0xF02038,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_BIST_RSLT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_BIST_CFG_1_RTL9603CVD */
        /* offset address */    0xF0A000,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_BIST_CFG_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_BIST_CFG_2_RTL9603CVD */
        /* offset address */    0xF0A004,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_BIST_CFG_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_BIST_CFG_3_RTL9603CVD */
        /* offset address */    0xF0A008,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_BIST_CFG_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_BIST_CFG_4_RTL9603CVD */
        /* offset address */    0xF0A00C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_BIST_CFG_4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_BIST_CFG_5_RTL9603CVD */
        /* offset address */    0xF0A010,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_BIST_CFG_5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_BIST_CFG_6_RTL9603CVD */
        /* offset address */    0xF0A014,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_BIST_CFG_6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_BIST_CFG_7_RTL9603CVD */
        /* offset address */    0xF0A018,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_BIST_CFG_7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_BIST_CFG_8_RTL9603CVD */
        /* offset address */    0xF0A01C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_BIST_CFG_8_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_BIST_RSLT_RTL9603CVD */
        /* offset address */    0xF0A020,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_BIST_RSLT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_0_RTL9603CVD */
        /* offset address */    0xF12000,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_1_RTL9603CVD */
        /* offset address */    0xF12004,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_2_RTL9603CVD */
        /* offset address */    0xF12008,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_3_RTL9603CVD */
        /* offset address */    0xF1200C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_4_RTL9603CVD */
        /* offset address */    0xF12010,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_5_RTL9603CVD */
        /* offset address */    0xF12014,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_6_RTL9603CVD */
        /* offset address */    0xF12018,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_7_RTL9603CVD */
        /* offset address */    0xF1201C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_8_RTL9603CVD */
        /* offset address */    0xF12020,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_8_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_9_RTL9603CVD */
        /* offset address */    0xF12024,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_9_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_10_RTL9603CVD */
        /* offset address */    0xF12028,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_10_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_11_RTL9603CVD */
        /* offset address */    0xF1202C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_11_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_12_RTL9603CVD */
        /* offset address */    0xF12030,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_12_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PBOES_BIST_13_RTL9603CVD */
        /* offset address */    0xF12034,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PBOES_BIST_13_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_BIST___BISR */
#if defined(CONFIG_SDK_CHIP_FEATURE_LED)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LED_LED_RTL9603CVD */
        /* offset address */    0x1E000,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LED_LED_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DATA_LED_CFG_RTL9603CVD */
        /* offset address */    0x1E004,
        /* field numbers */     18,
        /* array offset */      32,
        /* array index */       0, 17,
        /* port index */        0, 0,
        /* register fields */   DATA_LED_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LED_ACTIVE_LOW_CFG_RTL9603CVD */
        /* offset address */    0x1E04C,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 17,
        /* port index */        0, 0,
        /* register fields */   LED_ACTIVE_LOW_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SERI_LED_ACTIVE_LOW_CFG_RTL9603CVD */
        /* offset address */    0x1E050,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SERI_LED_ACTIVE_LOW_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LED_FORCE_VALUE_CFG_RTL9603CVD */
        /* offset address */    0x1E054,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 17,
        /* port index */        0, 0,
        /* register fields */   LED_FORCE_VALUE_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LED_BLINK_RATE_CFG_RTL9603CVD */
        /* offset address */    0x1E05C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LED_BLINK_RATE_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LED_EN_RTL9603CVD */
        /* offset address */    0x1E068,
        /* field numbers */     22,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LED_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SERI_LED_CLK_PER_RTL9603CVD */
        /* offset address */    0x1E06C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SERI_LED_CLK_PER_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SERI_LED_REFRESH_TIME_RTL9603CVD */
        /* offset address */    0x1E070,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SERI_LED_REFRESH_TIME_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LED_CFG_RTL9603CVD */
        /* offset address */    0x1E078,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LED_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LED_FLT_MPCP_RTL9603CVD */
        /* offset address */    0x1E090,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LED_FLT_MPCP_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_LED */
#if defined(CONFIG_SDK_CHIP_FEATURE_HW_MISC_)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FORCE_P_DMP_RTL9603CVD */
        /* offset address */    0x11000,
        /* field numbers */     1,
        /* array offset */      6,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   FORCE_P_DMP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EN_FORCE_P_DMP_RTL9603CVD */
        /* offset address */    0x11008,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   EN_FORCE_P_DMP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GLB_MAC_MISC_RTL9603CVD */
        /* offset address */    0x23034,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GLB_MAC_MISC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WRAP_GPHY_MISC_RTL9603CVD */
        /* offset address */    0xEC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WRAP_GPHY_MISC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SSC_CTRL_0_RTL9603CVD */
        /* offset address */    0xF0,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SSC_CTRL_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SSC_CTRL_1_RTL9603CVD */
        /* offset address */    0xF4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SSC_CTRL_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SSC_CTRL_2_RTL9603CVD */
        /* offset address */    0xF8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SSC_CTRL_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SSC_CTRL_3_RTL9603CVD */
        /* offset address */    0xFC,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SSC_CTRL_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SSC_CTRL_4_RTL9603CVD */
        /* offset address */    0x100,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SSC_CTRL_4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SSC_CTRL_5_RTL9603CVD */
        /* offset address */    0x104,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SSC_CTRL_5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SSC_STS_RTL9603CVD */
        /* offset address */    0x108,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SSC_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_CTRL_0_RTL9603CVD */
        /* offset address */    0x10C,
        /* field numbers */     20,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   THERMAL_CTRL_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_CTRL_1_RTL9603CVD */
        /* offset address */    0x110,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   THERMAL_CTRL_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_CTRL_2_RTL9603CVD */
        /* offset address */    0x114,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   THERMAL_CTRL_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_CTRL_3_RTL9603CVD */
        /* offset address */    0x118,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   THERMAL_CTRL_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_CTRL_4_RTL9603CVD */
        /* offset address */    0x11C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   THERMAL_CTRL_4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_CTRL_5_RTL9603CVD */
        /* offset address */    0x120,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   THERMAL_CTRL_5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_CTRL_6_RTL9603CVD */
        /* offset address */    0x124,
        /* field numbers */     3,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 1,
        /* register fields */   THERMAL_CTRL_6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_CTRL_7_RTL9603CVD */
        /* offset address */    0x12C,
        /* field numbers */     3,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 1,
        /* register fields */   THERMAL_CTRL_7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_STS_0_RTL9603CVD */
        /* offset address */    0x134,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   THERMAL_STS_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_STS_1_RTL9603CVD */
        /* offset address */    0x138,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   THERMAL_STS_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_STS_2_RTL9603CVD */
        /* offset address */    0x13C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   THERMAL_STS_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_STS_3_RTL9603CVD */
        /* offset address */    0x140,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   THERMAL_STS_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_THERMAL_STS_4_RTL9603CVD */
        /* offset address */    0x144,
        /* field numbers */     3,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 3,
        /* register fields */   THERMAL_STS_4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DDRSWR_CTRL_0_RTL9603CVD */
        /* offset address */    0x154,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DDRSWR_CTRL_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DDRSWR_CTRL_1_RTL9603CVD */
        /* offset address */    0x158,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DDRSWR_CTRL_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DDRSWR_STS_0_RTL9603CVD */
        /* offset address */    0x15C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DDRSWR_STS_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DDRSWR_STS_1_RTL9603CVD */
        /* offset address */    0x160,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DDRSWR_STS_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CRASH_INTR_EN_0_RTL9603CVD */
        /* offset address */    0x164,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CRASH_INTR_EN_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CRASH_INTR_EN_1_RTL9603CVD */
        /* offset address */    0x168,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CRASH_INTR_EN_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CRASH_INTR_STS_0_RTL9603CVD */
        /* offset address */    0x16C,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CRASH_INTR_STS_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CRASH_INTR_STS_1_RTL9603CVD */
        /* offset address */    0x170,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CRASH_INTR_STS_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CRASH_CONFIG_0_RTL9603CVD */
        /* offset address */    0x174,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CRASH_CONFIG_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CRASH_CONFIG_1_RTL9603CVD */
        /* offset address */    0x178,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CRASH_CONFIG_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CRASH_CONFIG_2_RTL9603CVD */
        /* offset address */    0x17C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CRASH_CONFIG_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CRASH_CONFIG_3_RTL9603CVD */
        /* offset address */    0x180,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CRASH_CONFIG_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CRASH_CONFIG_4_RTL9603CVD */
        /* offset address */    0x184,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CRASH_CONFIG_4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DDS_CHIP_CTRL_0_RTL9603CVD */
        /* offset address */    0x188,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DDS_CHIP_CTRL_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DDS_CHIP_STS_0_RTL9603CVD */
        /* offset address */    0x18C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DDS_CHIP_STS_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SCLDO_CTRL_RTL9603CVD */
        /* offset address */    0x190,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SCLDO_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_HW_MISC_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_CHP_INFORMATION)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MODEL_NAME_INFO_RTL9603CVD */
        /* offset address */    0x10000,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MODEL_NAME_INFO_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CHIP_INFO_RTL9603CVD */
        /* offset address */    0x10004,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CHIP_INFO_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_BOND_INFO_RTL9603CVD */
        /* offset address */    0x10008,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   BOND_INFO_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MISCELLANEOUS_CONFIGURE0_RTL9603CVD */
        /* offset address */    0x194,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MISCELLANEOUS_CONFIGURE0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FORCE_P_ABLTY_RTL9603CVD */
        /* offset address */    0x198,
        /* field numbers */     15,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   FORCE_P_ABLTY_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MDX_PHY_REG1_RTL9603CVD */
        /* offset address */    0x1B0,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MDX_PHY_REG1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ROUTER_UPS_CFG_RTL9603CVD */
        /* offset address */    0x1B4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   ROUTER_UPS_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_P_ABLTY_RTL9603CVD */
        /* offset address */    0x1B8,
        /* field numbers */     15,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   P_ABLTY_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RTL_OUI_CFG_RTL9603CVD */
        /* offset address */    0x1D0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RTL_OUI_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_REVISON_CFG_RTL9603CVD */
        /* offset address */    0x1D4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   REVISON_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MODEL_CFG_RTL9603CVD */
        /* offset address */    0x1D8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MODEL_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ABLTY_FORCE_MODE_RTL9603CVD */
        /* offset address */    0x1DC,
        /* field numbers */     17,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   ABLTY_FORCE_MODE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DEBUG_SEL_RTL9603CVD */
        /* offset address */    0x1F4,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DEBUG_SEL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DEBUG_SEL_TOP_RTL9603CVD */
        /* offset address */    0x1F8,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DEBUG_SEL_TOP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RST_SYNC_FIFO_RTL9603CVD */
        /* offset address */    0x1FC,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RST_SYNC_FIFO_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_CFG_RTL9603CVD */
        /* offset address */    0x200,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MAC_ACT_CFG_RTL9603CVD */
        /* offset address */    0x204,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MAC_ACT_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_BYPS_ABLTY_LOCK_RTL9603CVD */
        /* offset address */    0x208,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   BYPS_ABLTY_LOCK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIFO_ERR_STS_RTL9603CVD */
        /* offset address */    0x20C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIFO_ERR_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_AN_RX_CFG_RTL9603CVD */
        /* offset address */    0x210,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_AN_RX_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_FIB_STATUS_RTL9603CVD */
        /* offset address */    0x214,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_FIB_STATUS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HWPKT_GEN_STA_RTL9603CVD */
        /* offset address */    0x23038,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   HWPKT_GEN_STA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPHY_AFE_DBG_CFG_RTL9603CVD */
        /* offset address */    0x218,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPHY_AFE_DBG_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DYNGASP_CTRL_RTL9603CVD */
        /* offset address */    0x21C,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DYNGASP_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_BOND_STS_RTL9603CVD */
        /* offset address */    0x220,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   BOND_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STRAP_STS_RTL9603CVD */
        /* offset address */    0x224,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 1,
        /* register fields */   STRAP_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MISCELLANEOUS_BONDING_RTL9603CVD */
        /* offset address */    0x22C,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MISCELLANEOUS_BONDING_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MISCELLANEOUS_STRAPPING0_RTL9603CVD */
        /* offset address */    0x230,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MISCELLANEOUS_STRAPPING0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MAC_DLYLNK_RTL9603CVD */
        /* offset address */    0x234,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MAC_DLYLNK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PONCTRL_RTL9603CVD */
        /* offset address */    0x238,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PONCTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSG_SDS_CTRL_RTL9603CVD */
        /* offset address */    0x23C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   HSG_SDS_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_CHP_INFORMATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_MAC_CONTROL)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CPU_TAG_INSERT_CTRL_RTL9603CVD */
        /* offset address */    0x2303C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CPU_TAG_INSERT_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CPU_TAG_AWARE_CTRL_RTL9603CVD */
        /* offset address */    0x23040,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CPU_TAG_AWARE_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ACCEPT_MAX_LEN_CTRL_RTL9603CVD */
        /* offset address */    0x1100C,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   ACCEPT_MAX_LEN_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_MAC_MISC_RTL9603CVD */
        /* offset address */    0x23044,
        /* field numbers */     12,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_MAC_MISC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_BACKPRESSURE_RTL9603CVD */
        /* offset address */    0x23048,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_BACKPRESSURE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_UNHIOL_RTL9603CVD */
        /* offset address */    0x2304C,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_UNHIOL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWITCH_MAC_RTL9603CVD */
        /* offset address */    0x23050,
        /* field numbers */     7,
        /* array offset */      64,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWITCH_MAC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWITCH_CTRL_RTL9603CVD */
        /* offset address */    0x23058,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWITCH_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_L2TP_SPORT_RTL9603CVD */
        /* offset address */    0x2305C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_L2TP_SPORT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_INBW_HBOUND_RTL9603CVD */
        /* offset address */    0x23060,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   INBW_HBOUND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_INBW_LBOUND_RTL9603CVD */
        /* offset address */    0x23064,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   INBW_LBOUND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_P_TX_ERR_CNT_RTL9603CVD */
        /* offset address */    0x20000,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   P_TX_ERR_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_P_MISC_RTL9603CVD */
        /* offset address */    0x20004,
        /* field numbers */     25,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   P_MISC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_P_CUR_RATE_RTL9603CVD */
        /* offset address */    0x20008,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   P_CUR_RATE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_UTP_FIBER_AUTODET_RTL9603CVD */
        /* offset address */    0x240,
        /* field numbers */     12,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   UTP_FIBER_AUTODET_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CHANGE_DUPLEX_CTRL_RTL9603CVD */
        /* offset address */    0x23068,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CHANGE_DUPLEX_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EXTG_ACTYPE0_RTL9603CVD */
        /* offset address */    0x22000,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 6,
        /* register fields */   EXTG_ACTYPE0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EXTG_ACTYPE1_RTL9603CVD */
        /* offset address */    0x2201C,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 6,
        /* register fields */   EXTG_ACTYPE1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EXTG_ACTYPE2_RTL9603CVD */
        /* offset address */    0x22038,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 6,
        /* register fields */   EXTG_ACTYPE2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EXTG_ACTYPE3_RTL9603CVD */
        /* offset address */    0x22054,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 6,
        /* register fields */   EXTG_ACTYPE3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EXTG_ACTYPE4_RTL9603CVD */
        /* offset address */    0x22070,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 6,
        /* register fields */   EXTG_ACTYPE4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EXTG_ACTYPE5_RTL9603CVD */
        /* offset address */    0x2208C,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 6,
        /* register fields */   EXTG_ACTYPE5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EXTG_ACTYPE6_RTL9603CVD */
        /* offset address */    0x220A8,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 6,
        /* register fields */   EXTG_ACTYPE6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EXTG_ACTYPE7_RTL9603CVD */
        /* offset address */    0x220C4,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 6,
        /* register fields */   EXTG_ACTYPE7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EXTHDR_DAT_RTL9603CVD */
        /* offset address */    0x24000,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 127,
        /* register fields */   EXTHDR_DAT_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MAC_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_PHY___SERDES)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_ANA_00_RTL9603CVD */
        /* offset address */    0x40000,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_ANA_00_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_ANA_01_RTL9603CVD */
        /* offset address */    0x40004,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_ANA_01_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_ANA_02_RTL9603CVD */
        /* offset address */    0x40008,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_ANA_02_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_ANA_03_RTL9603CVD */
        /* offset address */    0x4000C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_ANA_03_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_ANA_04_RTL9603CVD */
        /* offset address */    0x40010,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_ANA_04_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_ANA_05_RTL9603CVD */
        /* offset address */    0x40014,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_ANA_05_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_ANA_06_RTL9603CVD */
        /* offset address */    0x40018,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_ANA_06_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_ANA_07_RTL9603CVD */
        /* offset address */    0x4001C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_ANA_07_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_ANA_08_RTL9603CVD */
        /* offset address */    0x40020,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_ANA_08_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_ANA_09_RTL9603CVD */
        /* offset address */    0x40024,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_ANA_09_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_ANA_0A_RTL9603CVD */
        /* offset address */    0x40028,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_ANA_0A_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_ANA_0B_RTL9603CVD */
        /* offset address */    0x4002C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_ANA_0B_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_00_RTL9603CVD */
        /* offset address */    0x40030,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_00_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_01_RTL9603CVD */
        /* offset address */    0x40034,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_01_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_02_RTL9603CVD */
        /* offset address */    0x40038,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_02_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_03_RTL9603CVD */
        /* offset address */    0x4003C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_03_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_04_RTL9603CVD */
        /* offset address */    0x40040,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_04_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_05_RTL9603CVD */
        /* offset address */    0x40044,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_05_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_06_RTL9603CVD */
        /* offset address */    0x40048,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_06_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_07_RTL9603CVD */
        /* offset address */    0x4004C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_07_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_08_RTL9603CVD */
        /* offset address */    0x40050,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_08_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_09_RTL9603CVD */
        /* offset address */    0x40054,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_09_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_0A_RTL9603CVD */
        /* offset address */    0x40058,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_0A_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_0B_RTL9603CVD */
        /* offset address */    0x4005C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_0B_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_0C_RTL9603CVD */
        /* offset address */    0x40060,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_0C_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_0D_RTL9603CVD */
        /* offset address */    0x40064,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_0D_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_0E_RTL9603CVD */
        /* offset address */    0x40068,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_0E_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_0F_RTL9603CVD */
        /* offset address */    0x4006C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_0F_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_10_RTL9603CVD */
        /* offset address */    0x40070,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_10_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_11_RTL9603CVD */
        /* offset address */    0x40074,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_11_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_12_RTL9603CVD */
        /* offset address */    0x40078,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_12_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_13_RTL9603CVD */
        /* offset address */    0x4007C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_13_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_14_RTL9603CVD */
        /* offset address */    0x40080,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_14_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_15_RTL9603CVD */
        /* offset address */    0x40084,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_15_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_16_RTL9603CVD */
        /* offset address */    0x40088,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_16_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_17_RTL9603CVD */
        /* offset address */    0x4008C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_17_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_18_RTL9603CVD */
        /* offset address */    0x40090,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_18_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_19_RTL9603CVD */
        /* offset address */    0x40094,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_19_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_1A_RTL9603CVD */
        /* offset address */    0x40098,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_1A_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_1B_RTL9603CVD */
        /* offset address */    0x4009C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_1B_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_1C_RTL9603CVD */
        /* offset address */    0x400A0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_1C_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_1D_RTL9603CVD */
        /* offset address */    0x400A4,
        /* field numbers */     12,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_1D_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_1E_RTL9603CVD */
        /* offset address */    0x400A8,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_1E_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_1F_RTL9603CVD */
        /* offset address */    0x400AC,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_1F_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_20_RTL9603CVD */
        /* offset address */    0x400B0,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_20_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_21_RTL9603CVD */
        /* offset address */    0x400B4,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_21_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_22_RTL9603CVD */
        /* offset address */    0x400B8,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_22_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_23_RTL9603CVD */
        /* offset address */    0x400BC,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_23_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_24_RTL9603CVD */
        /* offset address */    0x400C0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_24_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_25_RTL9603CVD */
        /* offset address */    0x400C4,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_25_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_26_RTL9603CVD */
        /* offset address */    0x400C8,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_26_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_27_RTL9603CVD */
        /* offset address */    0x400CC,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_27_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_28_RTL9603CVD */
        /* offset address */    0x400D0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_28_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_29_RTL9603CVD */
        /* offset address */    0x400D4,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_29_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_2A_RTL9603CVD */
        /* offset address */    0x400D8,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_2A_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_2B_RTL9603CVD */
        /* offset address */    0x400DC,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_2B_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WSDS_DIG_2C_RTL9603CVD */
        /* offset address */    0x400E0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WSDS_DIG_2C_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FORCE_BEN_RTL9603CVD */
        /* offset address */    0x400E4,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FORCE_BEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG0_RTL9603CVD */
        /* offset address */    0x40800,
        /* field numbers */     15,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG1_RTL9603CVD */
        /* offset address */    0x40804,
        /* field numbers */     11,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG2_RTL9603CVD */
        /* offset address */    0x40808,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG3_RTL9603CVD */
        /* offset address */    0x4080C,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG4_RTL9603CVD */
        /* offset address */    0x40810,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG5_RTL9603CVD */
        /* offset address */    0x40814,
        /* field numbers */     12,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG6_RTL9603CVD */
        /* offset address */    0x40818,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG7_RTL9603CVD */
        /* offset address */    0x4081C,
        /* field numbers */     11,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG8_RTL9603CVD */
        /* offset address */    0x40820,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG8_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG9_RTL9603CVD */
        /* offset address */    0x40824,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG9_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG10_RTL9603CVD */
        /* offset address */    0x40828,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG10_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG11_RTL9603CVD */
        /* offset address */    0x4082C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG11_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG12_RTL9603CVD */
        /* offset address */    0x40830,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG12_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG13_RTL9603CVD */
        /* offset address */    0x40834,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG13_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG14_RTL9603CVD */
        /* offset address */    0x40838,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG14_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG15_RTL9603CVD */
        /* offset address */    0x4083C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG15_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG16_RTL9603CVD */
        /* offset address */    0x40840,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG16_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG17_RTL9603CVD */
        /* offset address */    0x40844,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG17_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG18_RTL9603CVD */
        /* offset address */    0x40848,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG18_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG19_RTL9603CVD */
        /* offset address */    0x4084C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG19_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG20_RTL9603CVD */
        /* offset address */    0x40850,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG20_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG21_RTL9603CVD */
        /* offset address */    0x40854,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG21_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG22_RTL9603CVD */
        /* offset address */    0x40858,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG22_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG23_RTL9603CVD */
        /* offset address */    0x4085C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG23_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG24_RTL9603CVD */
        /* offset address */    0x40860,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG24_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG25_RTL9603CVD */
        /* offset address */    0x40864,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG25_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG26_RTL9603CVD */
        /* offset address */    0x40868,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG26_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG27_RTL9603CVD */
        /* offset address */    0x4086C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG27_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG28_RTL9603CVD */
        /* offset address */    0x40870,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG28_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG29_RTL9603CVD */
        /* offset address */    0x40874,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG29_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG30_RTL9603CVD */
        /* offset address */    0x40878,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG30_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_REG31_RTL9603CVD */
        /* offset address */    0x4087C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_REG31_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG0_RTL9603CVD */
        /* offset address */    0x40A00,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG1_RTL9603CVD */
        /* offset address */    0x40A04,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG2_RTL9603CVD */
        /* offset address */    0x40A08,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG3_RTL9603CVD */
        /* offset address */    0x40A0C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG4_RTL9603CVD */
        /* offset address */    0x40A10,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG5_RTL9603CVD */
        /* offset address */    0x40A14,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG6_RTL9603CVD */
        /* offset address */    0x40A18,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG7_RTL9603CVD */
        /* offset address */    0x40A1C,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG8_RTL9603CVD */
        /* offset address */    0x40A20,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG8_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG9_RTL9603CVD */
        /* offset address */    0x40A24,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG9_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG10_RTL9603CVD */
        /* offset address */    0x40A28,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG10_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG11_RTL9603CVD */
        /* offset address */    0x40A2C,
        /* field numbers */     16,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG11_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG12_RTL9603CVD */
        /* offset address */    0x40A30,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG12_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG13_RTL9603CVD */
        /* offset address */    0x40A34,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG13_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG14_RTL9603CVD */
        /* offset address */    0x40A38,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG14_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG15_RTL9603CVD */
        /* offset address */    0x40A3C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG15_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG16_RTL9603CVD */
        /* offset address */    0x40A40,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG16_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG17_RTL9603CVD */
        /* offset address */    0x40A44,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG17_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG18_RTL9603CVD */
        /* offset address */    0x40A48,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG18_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG19_RTL9603CVD */
        /* offset address */    0x40A4C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG19_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG20_RTL9603CVD */
        /* offset address */    0x40A50,
        /* field numbers */     17,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG20_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG21_RTL9603CVD */
        /* offset address */    0x40A54,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG21_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG22_RTL9603CVD */
        /* offset address */    0x40A58,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG22_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG23_RTL9603CVD */
        /* offset address */    0x40A5C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG23_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG24_RTL9603CVD */
        /* offset address */    0x40A60,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG24_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG25_RTL9603CVD */
        /* offset address */    0x40A64,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG25_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG26_RTL9603CVD */
        /* offset address */    0x40A68,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG26_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG27_RTL9603CVD */
        /* offset address */    0x40A6C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG27_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG28_RTL9603CVD */
        /* offset address */    0x40A70,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG28_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG29_RTL9603CVD */
        /* offset address */    0x40A74,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG29_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG30_RTL9603CVD */
        /* offset address */    0x40A78,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG30_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_EXT_REG31_RTL9603CVD */
        /* offset address */    0x40A7C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_EXT_REG31_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG0_RTL9603CVD */
        /* offset address */    0x40C00,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG1_RTL9603CVD */
        /* offset address */    0x40C04,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG2_RTL9603CVD */
        /* offset address */    0x40C08,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG3_RTL9603CVD */
        /* offset address */    0x40C0C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG4_RTL9603CVD */
        /* offset address */    0x40C10,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG5_RTL9603CVD */
        /* offset address */    0x40C14,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG6_RTL9603CVD */
        /* offset address */    0x40C18,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG7_RTL9603CVD */
        /* offset address */    0x40C1C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG8_RTL9603CVD */
        /* offset address */    0x40C20,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG8_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG13_RTL9603CVD */
        /* offset address */    0x40C34,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG13_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG14_RTL9603CVD */
        /* offset address */    0x40C38,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG14_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG15_RTL9603CVD */
        /* offset address */    0x40C3C,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG15_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG16_RTL9603CVD */
        /* offset address */    0x40C40,
        /* field numbers */     16,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG16_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG17_RTL9603CVD */
        /* offset address */    0x40C44,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG17_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG18_RTL9603CVD */
        /* offset address */    0x40C48,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG18_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG19_RTL9603CVD */
        /* offset address */    0x40C4C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG19_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG20_RTL9603CVD */
        /* offset address */    0x40C50,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG20_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG21_RTL9603CVD */
        /* offset address */    0x40C54,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG21_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG22_RTL9603CVD */
        /* offset address */    0x40C58,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG22_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG23_RTL9603CVD */
        /* offset address */    0x40C5C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG23_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG26_RTL9603CVD */
        /* offset address */    0x40C68,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG26_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG28_RTL9603CVD */
        /* offset address */    0x40C70,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG28_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG29_RTL9603CVD */
        /* offset address */    0x40C74,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG29_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG30_RTL9603CVD */
        /* offset address */    0x40C78,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG30_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_REG31_RTL9603CVD */
        /* offset address */    0x40C7C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_REG31_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG0_RTL9603CVD */
        /* offset address */    0x40E00,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG1_RTL9603CVD */
        /* offset address */    0x40E04,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG2_RTL9603CVD */
        /* offset address */    0x40E08,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG3_RTL9603CVD */
        /* offset address */    0x40E0C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG4_RTL9603CVD */
        /* offset address */    0x40E10,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG5_RTL9603CVD */
        /* offset address */    0x40E14,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG6_RTL9603CVD */
        /* offset address */    0x40E18,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG7_RTL9603CVD */
        /* offset address */    0x40E1C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG8_RTL9603CVD */
        /* offset address */    0x40E20,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG8_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG13_RTL9603CVD */
        /* offset address */    0x40E34,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG13_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG14_RTL9603CVD */
        /* offset address */    0x40E38,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG14_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG15_RTL9603CVD */
        /* offset address */    0x40E3C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG15_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG16_RTL9603CVD */
        /* offset address */    0x40E40,
        /* field numbers */     17,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG16_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG17_RTL9603CVD */
        /* offset address */    0x40E44,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG17_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG18_RTL9603CVD */
        /* offset address */    0x40E48,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG18_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG19_RTL9603CVD */
        /* offset address */    0x40E4C,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG19_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG20_RTL9603CVD */
        /* offset address */    0x40E50,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG20_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG21_RTL9603CVD */
        /* offset address */    0x40E54,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG21_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG22_RTL9603CVD */
        /* offset address */    0x40E58,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG22_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG23_RTL9603CVD */
        /* offset address */    0x40E5C,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG23_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG24_RTL9603CVD */
        /* offset address */    0x40E60,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG24_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG25_RTL9603CVD */
        /* offset address */    0x40E64,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG25_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG26_RTL9603CVD */
        /* offset address */    0x40E68,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG26_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG27_RTL9603CVD */
        /* offset address */    0x40E6C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG27_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG28_RTL9603CVD */
        /* offset address */    0x40E70,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG28_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG29_RTL9603CVD */
        /* offset address */    0x40E74,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG29_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG30_RTL9603CVD */
        /* offset address */    0x40E78,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG30_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIB_EXT_REG31_RTL9603CVD */
        /* offset address */    0x40E7C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIB_EXT_REG31_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG0X_CEN_RTL9603CVD */
        /* offset address */    0x1F000,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG0X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG1X_CEN_RTL9603CVD */
        /* offset address */    0x1F004,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG1X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG2X_CEN_RTL9603CVD */
        /* offset address */    0x1F008,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG2X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG3X_CEN_RTL9603CVD */
        /* offset address */    0x1F00C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG3X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG4X_CEN_RTL9603CVD */
        /* offset address */    0x1F010,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG4X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG5X_CEN_RTL9603CVD */
        /* offset address */    0x1F014,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG5X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG6X_CEN_RTL9603CVD */
        /* offset address */    0x1F018,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG6X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG7X_CEN_RTL9603CVD */
        /* offset address */    0x1F01C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG7X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG8X_CEN_RTL9603CVD */
        /* offset address */    0x1F020,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG8X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG9X_CEN_RTL9603CVD */
        /* offset address */    0x1F024,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG9X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG10X_CEN_RTL9603CVD */
        /* offset address */    0x1F028,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG10X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG11X_CEN_RTL9603CVD */
        /* offset address */    0x1F02C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG11X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG12X_CEN_RTL9603CVD */
        /* offset address */    0x1F030,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG12X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG13X_CEN_RTL9603CVD */
        /* offset address */    0x1F034,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG13X_CEN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG0X_PLL_RTL9603CVD */
        /* offset address */    0x1F040,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG0X_PLL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG1X_PLL_RTL9603CVD */
        /* offset address */    0x1F044,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG1X_PLL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG2X_PLL_RTL9603CVD */
        /* offset address */    0x1F048,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG2X_PLL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG3X_PLL_RTL9603CVD */
        /* offset address */    0x1F04C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG3X_PLL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG4X_PLL_RTL9603CVD */
        /* offset address */    0x1F050,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG4X_PLL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG5X_PLL_RTL9603CVD */
        /* offset address */    0x1F054,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG5X_PLL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG6X_PLL_RTL9603CVD */
        /* offset address */    0x1F058,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG6X_PLL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG7X_PLL_RTL9603CVD */
        /* offset address */    0x1F05C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG7X_PLL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG8X_PLL_RTL9603CVD */
        /* offset address */    0x1F060,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG8X_PLL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_RG9X_PLL_RTL9603CVD */
        /* offset address */    0x1F064,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_RG9X_PLL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_GDAC_IB_10M_RTL9603CVD */
        /* offset address */    0x1F068,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 3,
        /* port index */        0, 0,
        /* register fields */   PHY_GDAC_IB_10M_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_GDAC_IB_100M_RTL9603CVD */
        /* offset address */    0x1F078,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 3,
        /* port index */        0, 0,
        /* register fields */   PHY_GDAC_IB_100M_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_GDAC_IB_1000M_RTL9603CVD */
        /* offset address */    0x1F088,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_GDAC_IB_1000M_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PHY_POW_PLL_RTL9603CVD */
        /* offset address */    0x1F08C,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PHY_POW_PLL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PHY___SERDES */
#if defined(CONFIG_SDK_CHIP_FEATURE_POWER_SAVING)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PWRSAV_CTRL_RTL9603CVD */
        /* offset address */    0x244,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_PWRSAV_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PWRSAV_CTRL_1_RTL9603CVD */
        /* offset address */    0x2306C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_PWRSAV_CTRL_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LOW_QUEUE_TH_RTL9603CVD */
        /* offset address */    0x2D000,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LOW_QUEUE_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HIGH_QUEUE_MSK_RTL9603CVD */
        /* offset address */    0x2D004,
        /* field numbers */     1,
        /* array offset */      8,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   HIGH_QUEUE_MSK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PS_LINKID_GATCLK_CTRL_RTL9603CVD */
        /* offset address */    0x23070,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PS_LINKID_GATCLK_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EEE_EEEP_PORT_CTRL_RTL9603CVD */
        /* offset address */    0x2000C,
        /* field numbers */     6,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   EEE_EEEP_PORT_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EEE_MISC_CTRL0_RTL9603CVD */
        /* offset address */    0x23074,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EEE_MISC_CTRL0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EEE_TX_MINIFG_CTRL0_RTL9603CVD */
        /* offset address */    0x23078,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EEE_TX_MINIFG_CTRL0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EEE_TX_MINIFG_CTRL1_RTL9603CVD */
        /* offset address */    0x2307C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EEE_TX_MINIFG_CTRL1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EEE_WAIT_RX_INACTIVE_CTRL_RTL9603CVD */
        /* offset address */    0x23080,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EEE_WAIT_RX_INACTIVE_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EEE_TX_TIMER_100M_CTRL_RTL9603CVD */
        /* offset address */    0x23084,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EEE_TX_TIMER_100M_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EEE_TX_TIMER_GELITE_CTRL_RTL9603CVD */
        /* offset address */    0x23088,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EEE_TX_TIMER_GELITE_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EEE_TX_TIMER_GIGA_CTRL_RTL9603CVD */
        /* offset address */    0x2308C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EEE_TX_TIMER_GIGA_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EEE_TX_TIMER_2P5G_CTRL_RTL9603CVD */
        /* offset address */    0x23090,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EEE_TX_TIMER_2P5G_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LOW_QUEUE_MSK_RTL9603CVD */
        /* offset address */    0x2D00C,
        /* field numbers */     1,
        /* array offset */      8,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LOW_QUEUE_MSK_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_POWER_SAVING */
#if defined(CONFIG_SDK_CHIP_FEATURE_ADDRESS_TABLE_LOOKUP)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_UNMATCHED_SA_CTRL_RTL9603CVD */
        /* offset address */    0x1C000,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_UNMATCHED_SA_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_UNKN_SA_CTRL_RTL9603CVD */
        /* offset address */    0x1C004,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_UNKN_SA_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_UNMATCHED_VLAN_CTRL_RTL9603CVD */
        /* offset address */    0x1C008,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_UNMATCHED_VLAN_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_UNKN_UC_DA_CTRL_RTL9603CVD */
        /* offset address */    0x1C00C,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_UNKN_UC_DA_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_LEARN_OVER_CTRL_RTL9603CVD */
        /* offset address */    0x1C010,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_LEARN_OVER_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_CFG_RTL9603CVD */
        /* offset address */    0x17000,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LUT_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_AGEOUT_CTRL_RTL9603CVD */
        /* offset address */    0x17004,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_AGEOUT_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_LRN_LIMITNO_RTL9603CVD */
        /* offset address */    0x17008,
        /* field numbers */     1,
        /* array offset */      12,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_LRN_LIMITNO_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_L2_LRN_CNT_RTL9603CVD */
        /* offset address */    0x17014,
        /* field numbers */     1,
        /* array offset */      12,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   L2_LRN_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_L2_LRN_OVER_STS_RTL9603CVD */
        /* offset address */    0x1D024,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   L2_LRN_OVER_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_SYS_LRN_LIMITNO_RTL9603CVD */
        /* offset address */    0x17020,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LUT_SYS_LRN_LIMITNO_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_L2_SYS_LRN_CNT_RTL9603CVD */
        /* offset address */    0x17024,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   L2_SYS_LRN_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_L2_SYS_LRN_OVER_STS_RTL9603CVD */
        /* offset address */    0x1D028,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   L2_SYS_LRN_OVER_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_SYS_LRN_OVER_CTRL_RTL9603CVD */
        /* offset address */    0x17028,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LUT_SYS_LRN_OVER_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_SYS_LRN_LIMIT_RTL9603CVD */
        /* offset address */    0x1C014,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_SYS_LRN_LIMIT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_UNKN_L2_MC_RTL9603CVD */
        /* offset address */    0x1C018,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   UNKN_L2_MC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_UNKN_IP4_MC_RTL9603CVD */
        /* offset address */    0x1C01C,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   UNKN_IP4_MC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_UNKN_IP6_MC_RTL9603CVD */
        /* offset address */    0x1C020,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   UNKN_IP6_MC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_UNKN_MC_CFG_RTL9603CVD */
        /* offset address */    0x1C024,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   UNKN_MC_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_BC_FLOOD_RTL9603CVD */
        /* offset address */    0x1C028,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_BC_FLOOD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_UNKN_MC_FLOOD_RTL9603CVD */
        /* offset address */    0x1C02C,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_UNKN_MC_FLOOD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_UNKN_UC_FLOOD_RTL9603CVD */
        /* offset address */    0x1C030,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_UNKN_UC_FLOOD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_BC_BEHAVE_RTL9603CVD */
        /* offset address */    0x1C034,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_BC_BEHAVE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_WAN_EN_RTL9603CVD */
        /* offset address */    0x1C038,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   LUT_WAN_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_EXT_MBR_RTL9603CVD */
        /* offset address */    0x1C03C,
        /* field numbers */     1,
        /* array offset */      6,
        /* array index */       0, 31,
        /* port index */        0, 0,
        /* register fields */   LUT_EXT_MBR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUT_SA_TRF_RTL9603CVD */
        /* offset address */    0x1702C,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 65,
        /* port index */        0, 0,
        /* register fields */   LUT_SA_TRF_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_ADDRESS_TABLE_LOOKUP */
#if defined(CONFIG_SDK_CHIP_FEATURE_ADDRESS_LEARNING___FLUSH)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_L2_TBL_FLUSH_CTRL_RTL9603CVD */
        /* offset address */    0x17134,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   L2_TBL_FLUSH_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_L2_TBL_FLUSH_EN_RTL9603CVD */
        /* offset address */    0x17138,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   L2_TBL_FLUSH_EN_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_ADDRESS_LEARNING___FLUSH */
#if defined(CONFIG_SDK_CHIP_FEATURE_L2__IP_MULTICAST)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_L2_IPMC_VLAN_LEAKY_RTL9603CVD */
        /* offset address */    0x1C058,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   L2_IPMC_VLAN_LEAKY_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_L2_IPMC_ISO_LEAKY_RTL9603CVD */
        /* offset address */    0x1C05C,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   L2_IPMC_ISO_LEAKY_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_L2__IP_MULTICAST */
#if defined(CONFIG_SDK_CHIP_FEATURE__IEEE802_1Q__VLAN)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_VLAN_PORT_ACCEPT_FRAME_TYPE_RTL9603CVD */
        /* offset address */    0x13000,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   VLAN_PORT_ACCEPT_FRAME_TYPE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_VLAN_INGRESS_RTL9603CVD */
        /* offset address */    0x13004,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   VLAN_INGRESS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_VLAN_EGRESS_TAG_RTL9603CVD */
        /* offset address */    0x2A000,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   VLAN_EGRESS_TAG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_VLAN_CTRL_RTL9603CVD */
        /* offset address */    0x13008,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   VLAN_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_VLAN_PB_VID_RTL9603CVD */
        /* offset address */    0x1300C,
        /* field numbers */     1,
        /* array offset */      12,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   VLAN_PB_VID_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IP4MC_EGRESS_MODE_RTL9603CVD */
        /* offset address */    0x2A018,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   IP4MC_EGRESS_MODE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IP6MC_EGRESS_MODE_RTL9603CVD */
        /* offset address */    0x2A01C,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   IP6MC_EGRESS_MODE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_VLAN_EXT_VID_RTL9603CVD */
        /* offset address */    0x13018,
        /* field numbers */     1,
        /* array offset */      12,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   VLAN_EXT_VID_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_VLAN_EXT_MBR_RTL9603CVD */
        /* offset address */    0x13024,
        /* field numbers */     1,
        /* array offset */      6,
        /* array index */       0, 31,
        /* port index */        0, 0,
        /* register fields */   VLAN_EXT_MBR_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE__IEEE802_1Q__VLAN */
#if defined(CONFIG_SDK_CHIP_FEATURE__IEEE802_1AD__PROVIDER_BRIDGES_Q_IN_Q)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SVLAN_UPLINK_PMSK_RTL9603CVD */
        /* offset address */    0x230D4,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   SVLAN_UPLINK_PMSK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SVLAN_SP2C_RTL9603CVD */
        /* offset address */    0x2A020,
        /* field numbers */     6,
        /* array offset */      32,
        /* array index */       0, 63,
        /* port index */        0, 0,
        /* register fields */   SVLAN_SP2C_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SVLAN_P_SVID_RTL9603CVD */
        /* offset address */    0x14000,
        /* field numbers */     1,
        /* array offset */      12,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   SVLAN_P_SVID_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SVLAN_EXT_SVID_RTL9603CVD */
        /* offset address */    0x1400C,
        /* field numbers */     1,
        /* array offset */      12,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   SVLAN_EXT_SVID_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SVLAN_CTRL_RTL9603CVD */
        /* offset address */    0x14018,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SVLAN_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SVLAN_CFG_RTL9603CVD */
        /* offset address */    0x230D8,
        /* field numbers */     4,
        /* array offset */      64,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SVLAN_CFG_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE__IEEE802_1AD__PROVIDER_BRIDGES_Q_IN_Q */
#if defined(CONFIG_SDK_CHIP_FEATURE__IEEE802_1V__PROTOCOL_BASED_VLAN)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_VLAN_PPB_VLAN_VAL_RTL9603CVD */
        /* offset address */    0x13040,
        /* field numbers */     3,
        /* array offset */      32,
        /* array index */       0, 3,
        /* port index */        0, 0,
        /* register fields */   VLAN_PPB_VLAN_VAL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_VLAN_PORT_PPB_VLAN_RTL9603CVD */
        /* offset address */    0x13050,
        /* field numbers */     4,
        /* array offset */      32,
        /* array index */       0, 3,
        /* port index */        0, 5,
        /* register fields */   VLAN_PORT_PPB_VLAN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_VLAN_EXT_PPB_VLAN_RTL9603CVD */
        /* offset address */    0x130B0,
        /* field numbers */     1,
        /* array offset */      12,
        /* array index */       0, 3,
        /* port index */        0, 5,
        /* register fields */   VLAN_EXT_PPB_VLAN_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE__IEEE802_1V__PROTOCOL_BASED_VLAN */
#if defined(CONFIG_SDK_CHIP_FEATURE_SPANNING_TREE)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MSTI_CTRL_RTL9603CVD */
        /* offset address */    0x1713C,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 3,
        /* port index */        0, 5,
        /* register fields */   MSTI_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SPANNING_TREE */
#if defined(CONFIG_SDK_CHIP_FEATURE_PORT_ISOLATION)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PISO_PORT_RTL9603CVD */
        /* offset address */    0x27000,
        /* field numbers */     1,
        /* array offset */      12,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   PISO_PORT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PISO_EXT_RTL9603CVD */
        /* offset address */    0x2700C,
        /* field numbers */     1,
        /* array offset */      12,
        /* array index */       0, 5,
        /* port index */        0, 0,
        /* register fields */   PISO_EXT_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PORT_ISOLATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_RMA)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL00_RTL9603CVD */
        /* offset address */    0x1C060,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL00_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL01_RTL9603CVD */
        /* offset address */    0x1C064,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL01_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL02_RTL9603CVD */
        /* offset address */    0x1C068,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL02_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL03_RTL9603CVD */
        /* offset address */    0x1C06C,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL03_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL04_RTL9603CVD */
        /* offset address */    0x1C070,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL04_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL08_RTL9603CVD */
        /* offset address */    0x1C074,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL08_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL0D_RTL9603CVD */
        /* offset address */    0x1C078,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL0D_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL0E_RTL9603CVD */
        /* offset address */    0x1C07C,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL0E_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL10_RTL9603CVD */
        /* offset address */    0x1C080,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL10_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL11_RTL9603CVD */
        /* offset address */    0x1C084,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL11_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL12_RTL9603CVD */
        /* offset address */    0x1C088,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL12_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL13_RTL9603CVD */
        /* offset address */    0x1C08C,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL13_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL18_RTL9603CVD */
        /* offset address */    0x1C090,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL18_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL1A_RTL9603CVD */
        /* offset address */    0x1C094,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL1A_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL20_RTL9603CVD */
        /* offset address */    0x1C098,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL20_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL21_RTL9603CVD */
        /* offset address */    0x1C09C,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL21_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL22_RTL9603CVD */
        /* offset address */    0x1C0A0,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL22_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL_CDP_RTL9603CVD */
        /* offset address */    0x1C0A4,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL_CDP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CTRL_SSTP_RTL9603CVD */
        /* offset address */    0x1C0A8,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CTRL_SSTP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMA_CFG_RTL9603CVD */
        /* offset address */    0x1C0AC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RMA_CFG_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_RMA */
#if defined(CONFIG_SDK_CHIP_FEATURE_L2_MISC_)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_L2_SRC_PORT_PERMIT_RTL9603CVD */
        /* offset address */    0x1C0B0,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   L2_SRC_PORT_PERMIT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_L2_SRC_EXT_PERMIT_RTL9603CVD */
        /* offset address */    0x1C0B4,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 5,
        /* port index */        0, 0,
        /* register fields */   L2_SRC_EXT_PERMIT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_L2_CFG_RTL9603CVD */
        /* offset address */    0x17154,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   L2_CFG_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_L2_MISC_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_STORM_CONTROL__B_M_UM_DLF_)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_UM_CTRL_RTL9603CVD */
        /* offset address */    0x17158,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_UM_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_UC_CTRL_RTL9603CVD */
        /* offset address */    0x1715C,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_UC_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_MC_CTRL_RTL9603CVD */
        /* offset address */    0x17160,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_MC_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_BC_CTRL_RTL9603CVD */
        /* offset address */    0x17164,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_BC_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_UM_METER_IDX_RTL9603CVD */
        /* offset address */    0x17168,
        /* field numbers */     1,
        /* array offset */      6,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_UM_METER_IDX_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_UC_METER_IDX_RTL9603CVD */
        /* offset address */    0x17170,
        /* field numbers */     1,
        /* array offset */      6,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_UC_METER_IDX_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_MC_METER_IDX_RTL9603CVD */
        /* offset address */    0x17178,
        /* field numbers */     1,
        /* array offset */      6,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_MC_METER_IDX_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_BC_METER_IDX_RTL9603CVD */
        /* offset address */    0x17180,
        /* field numbers */     1,
        /* array offset */      6,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_BC_METER_IDX_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_ARP_CTRL_RTL9603CVD */
        /* offset address */    0x17188,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_ARP_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_DHCP_CTRL_RTL9603CVD */
        /* offset address */    0x1718C,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_DHCP_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_IGMPMLD_CTRL_RTL9603CVD */
        /* offset address */    0x17190,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_IGMPMLD_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_ARP_METER_IDX_RTL9603CVD */
        /* offset address */    0x17194,
        /* field numbers */     1,
        /* array offset */      6,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_ARP_METER_IDX_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_DHCP_METER_IDX_RTL9603CVD */
        /* offset address */    0x1719C,
        /* field numbers */     1,
        /* array offset */      6,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_DHCP_METER_IDX_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STORM_CTRL_IGMPMLD_METER_IDX_RTL9603CVD */
        /* offset address */    0x171A4,
        /* field numbers */     1,
        /* array offset */      6,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STORM_CTRL_IGMPMLD_METER_IDX_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HOST_POLICE_CTRL_RTL9603CVD */
        /* offset address */    0x1C0B8,
        /* field numbers */     12,
        /* array offset */      64,
        /* array index */       0, 31,
        /* port index */        0, 0,
        /* register fields */   HOST_POLICE_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_STORM_CONTROL__B_M_UM_DLF_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_BANDWIDTH_CONTROL__INGRESS_EGRESS_)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IGR_BWCTRL_P_CTRL_RTL9603CVD */
        /* offset address */    0x20010,
        /* field numbers */     5,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   IGR_BWCTRL_P_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IGR_BWCTRL_GLB_CTRL_RTL9603CVD */
        /* offset address */    0x230E0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IGR_BWCTRL_GLB_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_BANDWIDTH_CONTROL__INGRESS_EGRESS_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_METER_MARKER)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_METER_TB_CTRL_RTL9603CVD */
        /* offset address */    0x25000,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   METER_TB_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_METER_GLB_CTRL_RTL9603CVD */
        /* offset address */    0x25004,
        /* field numbers */     6,
        /* array offset */      64,
        /* array index */       0, 47,
        /* port index */        0, 0,
        /* register fields */   METER_GLB_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_METER_LB_EXCEED_STS_RTL9603CVD */
        /* offset address */    0x25184,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 47,
        /* port index */        0, 0,
        /* register fields */   METER_LB_EXCEED_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_METER_PKT_RATE_RTL9603CVD */
        /* offset address */    0x2518C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   METER_PKT_RATE_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_METER_MARKER */
#if defined(CONFIG_SDK_CHIP_FEATURE_DENIAL_OF_SERVICE_ATTACK_PREVENTION)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOS_EN_RTL9603CVD */
        /* offset address */    0x26000,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   DOS_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOS_CFG_RTL9603CVD */
        /* offset address */    0x26004,
        /* field numbers */     32,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOS_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOS_SYNFLOOD_TH_RTL9603CVD */
        /* offset address */    0x26008,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOS_SYNFLOOD_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOS_FINFLOOD_TH_RTL9603CVD */
        /* offset address */    0x2600C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOS_FINFLOOD_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOS_ICMPFLOOD_TH_RTL9603CVD */
        /* offset address */    0x26010,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOS_ICMPFLOOD_TH_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_DENIAL_OF_SERVICE_ATTACK_PREVENTION */
#if defined(CONFIG_SDK_CHIP_FEATURE_MIRRORING)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MIR_CTRL_RTL9603CVD */
        /* offset address */    0x1C1B8,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MIR_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MIRRORING */
#if defined(CONFIG_SDK_CHIP_FEATURE_STATISTIC_COUNTERS)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_PRIVATE_REASON_RTL9603CVD */
        /* offset address */    0x1C1BC,
        /* field numbers */     1,
        /* array offset */      11,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   STAT_PRIVATE_REASON_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_ACL_REASON_RTL9603CVD */
        /* offset address */    0x15000,
        /* field numbers */     1,
        /* array offset */      7,
        /* array index */       0, 5,
        /* port index */        0, 0,
        /* register fields */   STAT_ACL_REASON_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_PORT_TX_MIB_RTL9603CVD */
        /* offset address */    0x32000,
        /* field numbers */     27,
        /* array offset */      1024,
        /* array index */       0, 0,
        /* port index */        0, 6,
        /* register fields */   STAT_PORT_TX_MIB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_PORT_RX_MIB_RTL9603CVD */
        /* offset address */    0x32600,
        /* field numbers */     23,
        /* array offset */      1024,
        /* array index */       0, 0,
        /* port index */        0, 6,
        /* register fields */   STAT_PORT_RX_MIB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_PORT_OAM_MIB_RTL9603CVD */
        /* offset address */    0x32C00,
        /* field numbers */     2,
        /* array offset */      64,
        /* array index */       0, 0,
        /* port index */        0, 6,
        /* register fields */   STAT_PORT_OAM_MIB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_ACL_CNT_RTL9603CVD */
        /* offset address */    0x32C80,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 63,
        /* port index */        0, 0,
        /* register fields */   STAT_ACL_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_CTRL_RTL9603CVD */
        /* offset address */    0x34000,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   STAT_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_ACL_CNT_MODE_RTL9603CVD */
        /* offset address */    0x34004,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 31,
        /* port index */        0, 0,
        /* register fields */   STAT_ACL_CNT_MODE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_ACL_CNT_TYPE_RTL9603CVD */
        /* offset address */    0x34008,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 31,
        /* port index */        0, 0,
        /* register fields */   STAT_ACL_CNT_TYPE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_ACL_CNT_RST_RTL9603CVD */
        /* offset address */    0x3400C,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 63,
        /* port index */        0, 0,
        /* register fields */   STAT_ACL_CNT_RST_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_PORT_RST_RTL9603CVD */
        /* offset address */    0x34014,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 6,
        /* register fields */   STAT_PORT_RST_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_RST_RTL9603CVD */
        /* offset address */    0x34018,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   STAT_RST_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_RST_CFG_RTL9603CVD */
        /* offset address */    0x3401C,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   STAT_RST_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_Q_TX_FRAMES_RTL9603CVD */
        /* offset address */    0x32D80,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 63,
        /* port index */        0, 0,
        /* register fields */   DOT3_Q_TX_FRAMES_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_MPCP_RX_DISC_RTL9603CVD */
        /* offset address */    0x32E80,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOT3_MPCP_RX_DISC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_EPON_FEC_CORRECTED_BLOCKS_RTL9603CVD */
        /* offset address */    0x32E84,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOT3_EPON_FEC_CORRECTED_BLOCKS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_EPON_FEC_UNCORRECTED_BLOCKS_RTL9603CVD */
        /* offset address */    0x32E88,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOT3_EPON_FEC_UNCORRECTED_BLOCKS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_EPON_FEC_CODING_VIO_RTL9603CVD */
        /* offset address */    0x32E8C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOT3_EPON_FEC_CODING_VIO_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_NOT_BROADCAST_BIT_NOT_ONU_LLID_RTL9603CVD */
        /* offset address */    0x32E90,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOT3_NOT_BROADCAST_BIT_NOT_ONU_LLID_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_BROADCAST_BIT_PLUS_ONU_LLID_RTL9603CVD */
        /* offset address */    0x32E94,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOT3_BROADCAST_BIT_PLUS_ONU_LLID_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_BROADCAST_NOT_ONUID_RTL9603CVD */
        /* offset address */    0x32E98,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOT3_BROADCAST_NOT_ONUID_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_CRC8_ERRORS_RTL9603CVD */
        /* offset address */    0x32E9C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOT3_CRC8_ERRORS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_NOT_BROADCAST_LLID_7FFF_RTL9603CVD */
        /* offset address */    0x32EA0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOT3_NOT_BROADCAST_LLID_7FFF_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_LLID_RX_BROADCAST_DROP_FRAMES_RTL9603CVD */
        /* offset address */    0x32EA4,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOT3_LLID_RX_BROADCAST_DROP_FRAMES_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_MPCP_TX_REG_ACK_RTL9603CVD */
        /* offset address */    0x32EA8,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOT3_MPCP_TX_REG_ACK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_MPCP_TX_REPORT_RTL9603CVD */
        /* offset address */    0x32EAC,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   DOT3_MPCP_TX_REPORT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_MPCP_RX_GATE_RTL9603CVD */
        /* offset address */    0x32ECC,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   DOT3_MPCP_RX_GATE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_FEC_CORRECTED_BLOCKS_RTL9603CVD */
        /* offset address */    0x32EEC,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_FEC_CORRECTED_BLOCKS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_FEC_UNCORRECTED_BLOCKS_RTL9603CVD */
        /* offset address */    0x32EF0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_FEC_UNCORRECTED_BLOCKS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_ONUID_NOT_BROADCAST_RTL9603CVD */
        /* offset address */    0x32EF4,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   DOT3_ONUID_NOT_BROADCAST_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_DOT3_LLIDRXFRAMESDROP_RTL9603CVD */
        /* offset address */    0x32F14,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   STAT_DOT3_LLIDRXFRAMESDROP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DOT3_MPCP_TX_REG_REQ_RTL9603CVD */
        /* offset address */    0x32F34,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DOT3_MPCP_TX_REG_REQ_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_OMCI_DROP_PKT_CNT_RTL9603CVD */
        /* offset address */    0x32F38,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   OMCI_DROP_PKT_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_OMCI_TX_PKT_CNT_RTL9603CVD */
        /* offset address */    0x32F3C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   OMCI_TX_PKT_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_OMCI_RX_PKT_CNT_RTL9603CVD */
        /* offset address */    0x32F40,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   OMCI_RX_PKT_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_OMCI_TX_BYTE_CNT_RTL9603CVD */
        /* offset address */    0x32F44,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   OMCI_TX_BYTE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_OMCI_RX_BYTE_CNT_RTL9603CVD */
        /* offset address */    0x32F48,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   OMCI_RX_BYTE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_OMCI_CRC_ERROR_PKT_CNT_RTL9603CVD */
        /* offset address */    0x32F4C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   OMCI_CRC_ERROR_PKT_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_RTL9603CVD */
        /* offset address */    0x32F50,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_L34_MIB_UC_RTL9603CVD */
        /* offset address */    0x32F80,
        /* field numbers */     6,
        /* array offset */      192,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   STAT_L34_MIB_UC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_L34_MIB_MC_RTL9603CVD */
        /* offset address */    0x33100,
        /* field numbers */     6,
        /* array offset */      192,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   STAT_L34_MIB_MC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_L34_MIB_BC_RTL9603CVD */
        /* offset address */    0x33280,
        /* field numbers */     6,
        /* array offset */      192,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   STAT_L34_MIB_BC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_HOST_TX_MIB_RTL9603CVD */
        /* offset address */    0x33400,
        /* field numbers */     2,
        /* array offset */      64,
        /* array index */       0, 31,
        /* port index */        0, 0,
        /* register fields */   STAT_HOST_TX_MIB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_HOST_RX_MIB_RTL9603CVD */
        /* offset address */    0x33500,
        /* field numbers */     2,
        /* array offset */      64,
        /* array index */       0, 31,
        /* port index */        0, 0,
        /* register fields */   STAT_HOST_RX_MIB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_L34_FLOW_MIB_RTL9603CVD */
        /* offset address */    0x33800,
        /* field numbers */     6,
        /* array offset */      192,
        /* array index */       0, 31,
        /* port index */        0, 0,
        /* register fields */   STAT_L34_FLOW_MIB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_L34_RST_RTL9603CVD */
        /* offset address */    0x34020,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   STAT_L34_RST_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_HOST_RST_RTL9603CVD */
        /* offset address */    0x34024,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 31,
        /* port index */        0, 0,
        /* register fields */   STAT_HOST_RST_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_L34_MC_RST_RTL9603CVD */
        /* offset address */    0x34028,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   STAT_L34_MC_RST_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_L34_BC_RST_RTL9603CVD */
        /* offset address */    0x3402C,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   STAT_L34_BC_RST_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_STAT_L34_FLOW_RST_RTL9603CVD */
        /* offset address */    0x34030,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 31,
        /* port index */        0, 0,
        /* register fields */   STAT_L34_FLOW_RST_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_STATISTIC_COUNTERS */
#if defined(CONFIG_SDK_CHIP_FEATURE_FLOWCONTROL___BACKPRESSURE_THRESHOLD)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_DROP_ALL_TH_RTL9603CVD */
        /* offset address */    0x230E4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_DROP_ALL_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PAUSE_ALL_TH_RTL9603CVD */
        /* offset address */    0x230E8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_PAUSE_ALL_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_GLB_FCOFF_HI_TH_RTL9603CVD */
        /* offset address */    0x230EC,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_GLB_FCOFF_HI_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_GLB_FCOFF_LO_TH_RTL9603CVD */
        /* offset address */    0x230F0,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_GLB_FCOFF_LO_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_GLB_HI_TH_RTL9603CVD */
        /* offset address */    0x230F4,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_GLB_HI_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_GLB_LO_TH_RTL9603CVD */
        /* offset address */    0x230F8,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_GLB_LO_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_P_HI_TH_RTL9603CVD */
        /* offset address */    0x230FC,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_P_HI_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_P_LO_TH_RTL9603CVD */
        /* offset address */    0x23100,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_P_LO_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_P_FCOFF_HI_TH_RTL9603CVD */
        /* offset address */    0x23104,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_P_FCOFF_HI_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_P_FCOFF_LO_TH_RTL9603CVD */
        /* offset address */    0x23108,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_P_FCOFF_LO_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_Q_EGR_DROP_TH_RTL9603CVD */
        /* offset address */    0x2D014,
        /* field numbers */     1,
        /* array offset */      9,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   FC_Q_EGR_DROP_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_P_EGR_DROP_TH_RTL9603CVD */
        /* offset address */    0x2D020,
        /* field numbers */     1,
        /* array offset */      9,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   FC_P_EGR_DROP_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_P_Q_EGR_FC_EN_RTL9603CVD */
        /* offset address */    0x1C1C8,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 7,
        /* port index */        0, 5,
        /* register fields */   FC_P_Q_EGR_FC_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_FC_P_Q_EGR_FC_EN_RTL9603CVD */
        /* offset address */    0x1C1E0,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 7,
        /* port index */        0, 5,
        /* register fields */   PON_FC_P_Q_EGR_FC_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_DBG_CTRL_RTL9603CVD */
        /* offset address */    0x2D028,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_DBG_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CLR_MAX_USED_PAGE_CNT_RTL9603CVD */
        /* offset address */    0x2310C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CLR_MAX_USED_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_TOTAL_PAGE_CNT_RTL9603CVD */
        /* offset address */    0x2D02C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_TOTAL_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PE_USED_PAGE_CNT_RTL9603CVD */
        /* offset address */    0x2D030,
        /* field numbers */     4,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   FC_PE_USED_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_Q_USED_PAGE_CNT_RTL9603CVD */
        /* offset address */    0x2D048,
        /* field numbers */     4,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 6,
        /* register fields */   FC_Q_USED_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_TL_USED_PAGE_CNT_RTL9603CVD */
        /* offset address */    0x23110,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_TL_USED_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PUB_USED_PAGE_CNT_RTL9603CVD */
        /* offset address */    0x23114,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_PUB_USED_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PUB_FCOFF_USED_PAGE_CNT_RTL9603CVD */
        /* offset address */    0x23118,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_PUB_FCOFF_USED_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_P_USED_PAGE_CNT_RTL9603CVD */
        /* offset address */    0x2311C,
        /* field numbers */     4,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   FC_P_USED_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PON_GLB_HI_TH_RTL9603CVD */
        /* offset address */    0x23134,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_PON_GLB_HI_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PON_GLB_LO_TH_RTL9603CVD */
        /* offset address */    0x23138,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_PON_GLB_LO_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PON_P_HI_TH_RTL9603CVD */
        /* offset address */    0x2313C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_PON_P_HI_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PON_P_LO_TH_RTL9603CVD */
        /* offset address */    0x23140,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_PON_P_LO_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PON_Q_EGR_FC_EN_RTL9603CVD */
        /* offset address */    0x23144,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   FC_PON_Q_EGR_FC_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TH_TX_PREFET_RTL9603CVD */
        /* offset address */    0x2D128,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TH_TX_PREFET_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SPG_GLB_CTRL_RTL9603CVD */
        /* offset address */    0x23154,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SPG_GLB_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_SWPBO_P_EGR_DROP_TH_RTL9603CVD */
        /* offset address */    0x2D12C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_SWPBO_P_EGR_DROP_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_FB_P_EGR_DROP_TH_RTL9603CVD */
        /* offset address */    0x2D130,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_FB_P_EGR_DROP_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_SWPBO_USED_PAGE_CNT_RTL9603CVD */
        /* offset address */    0x2D134,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_SWPBO_USED_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_SWPBO_Q_USED_PAGE_CNT_RTL9603CVD */
        /* offset address */    0x2D138,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_SWPBO_Q_USED_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_SWPBO_GLB_HI_TH_RTL9603CVD */
        /* offset address */    0x23158,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_SWPBO_GLB_HI_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_SWPBO_GLB_LO_TH_RTL9603CVD */
        /* offset address */    0x2315C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_SWPBO_GLB_LO_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_SWPBO_P_HI_TH_RTL9603CVD */
        /* offset address */    0x23160,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_SWPBO_P_HI_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_SWPBO_P_LO_TH_RTL9603CVD */
        /* offset address */    0x23164,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_SWPBO_P_LO_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PON_GLB_DROP_HI_TH_RTL9603CVD */
        /* offset address */    0x23168,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_PON_GLB_DROP_HI_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PON_GLB_DROP_LO_TH_RTL9603CVD */
        /* offset address */    0x2316C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_PON_GLB_DROP_LO_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PON_P_DROP_HI_TH_RTL9603CVD */
        /* offset address */    0x23170,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_PON_P_DROP_HI_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_PON_P_DROP_LO_TH_RTL9603CVD */
        /* offset address */    0x23174,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_PON_P_DROP_LO_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FC_P_USED_PAGE_CNT_X_RTL9603CVD */
        /* offset address */    0x23178,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FC_P_USED_PAGE_CNT_X_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_INBW_HBOUND_RTL9603CVD */
        /* offset address */    0x2317C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_INBW_HBOUND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_INBW_LBOUND_RTL9603CVD */
        /* offset address */    0x23180,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_INBW_LBOUND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_PORT_EN_RTL9603CVD */
        /* offset address */    0x1C1F8,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 3,
        /* register fields */   SW_PBO_PORT_EN_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_FLOWCONTROL___BACKPRESSURE_THRESHOLD */
#if defined(CONFIG_SDK_CHIP_FEATURE_CONGESTION_AVOIDANCE)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SC_P_CTRL_0_RTL9603CVD */
        /* offset address */    0x20014,
        /* field numbers */     6,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   SC_P_CTRL_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SC_P_CTRL_1_RTL9603CVD */
        /* offset address */    0x1D02C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SC_P_CTRL_1_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_CONGESTION_AVOIDANCE */
#if defined(CONFIG_SDK_CHIP_FEATURE_QUEUE_MANAGEMENT)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_QOS_INTPRI_TO_QID_RTL9603CVD */
        /* offset address */    0x1C1FC,
        /* field numbers */     1,
        /* array offset */      3,
        /* array index */       0, 7,
        /* port index */        0, 3,
        /* register fields */   QOS_INTPRI_TO_QID_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_QOS_PORT_QMAP_CTRL_RTL9603CVD */
        /* offset address */    0x1C20C,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   QOS_PORT_QMAP_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_LLID_SIDMAP_CTRL_RTL9603CVD */
        /* offset address */    0x1C210,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   EPON_LLID_SIDMAP_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_QOS_UNI_TRAP_PRI_CTRL_RTL9603CVD */
        /* offset address */    0x1C214,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   QOS_UNI_TRAP_PRI_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_QUEUE_MANAGEMENT */
#if defined(CONFIG_SDK_CHIP_FEATURE_INGRESS_PRIORITY_DECISION)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_QOS_1Q_PRI_REMAP_RTL9603CVD */
        /* offset address */    0x1C218,
        /* field numbers */     1,
        /* array offset */      3,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   QOS_1Q_PRI_REMAP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_QOS_DSCP_REMAP_RTL9603CVD */
        /* offset address */    0x1C21C,
        /* field numbers */     1,
        /* array offset */      3,
        /* array index */       0, 63,
        /* port index */        0, 0,
        /* register fields */   QOS_DSCP_REMAP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_QOS_PB_PRI_RTL9603CVD */
        /* offset address */    0x1C238,
        /* field numbers */     1,
        /* array offset */      3,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   QOS_PB_PRI_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PRI_SEL_TBL_CTRL_RTL9603CVD */
        /* offset address */    0x1C23C,
        /* field numbers */     6,
        /* array offset */      32,
        /* array index */       0, 3,
        /* port index */        0, 0,
        /* register fields */   PRI_SEL_TBL_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PRI_SEL_TBL_CFG_RTL9603CVD */
        /* offset address */    0x1C24C,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   PRI_SEL_TBL_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_QOS_PRI_REMAP_IN_CPU_RTL9603CVD */
        /* offset address */    0x1C250,
        /* field numbers */     1,
        /* array offset */      3,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   QOS_PRI_REMAP_IN_CPU_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INGRESS_PRIORITY_DECISION */
#if defined(CONFIG_SDK_CHIP_FEATURE_REMARKING)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMK_DOT1Q_RMK_EN_CTRL_RTL9603CVD */
        /* offset address */    0x2A120,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   RMK_DOT1Q_RMK_EN_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMK_1Q_CTRL_RTL9603CVD */
        /* offset address */    0x2A124,
        /* field numbers */     1,
        /* array offset */      3,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   RMK_1Q_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMK_DSCP_RMK_EN_CTRL_RTL9603CVD */
        /* offset address */    0x23184,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   RMK_DSCP_RMK_EN_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMK_DSCP_CTRL_RTL9603CVD */
        /* offset address */    0x11024,
        /* field numbers */     1,
        /* array offset */      6,
        /* array index */       0, 63,
        /* port index */        0, 0,
        /* register fields */   RMK_DSCP_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMK_DSCP_INT_PRI_CTRL_RTL9603CVD */
        /* offset address */    0x2A128,
        /* field numbers */     1,
        /* array offset */      6,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   RMK_DSCP_INT_PRI_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMK_P_DSCP_SEL_RTL9603CVD */
        /* offset address */    0x2A130,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   RMK_P_DSCP_SEL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RMK_P_1P_SEL_RTL9603CVD */
        /* offset address */    0x2A134,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   RMK_P_1P_SEL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_REMARKING */
#if defined(CONFIG_SDK_CHIP_FEATURE_SCHEDULING)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WFQ_CTRL_RTL9603CVD */
        /* offset address */    0x2D800,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WFQ_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EGR_BWCTRL_P_CTRL_RTL9603CVD */
        /* offset address */    0x2D804,
        /* field numbers */     3,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   EGR_BWCTRL_P_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LINE_RATE_1G_RTL9603CVD */
        /* offset address */    0x2D81C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LINE_RATE_1G_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LINE_RATE_500M_RTL9603CVD */
        /* offset address */    0x2D820,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LINE_RATE_500M_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LINE_RATE_100M_RTL9603CVD */
        /* offset address */    0x2D824,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LINE_RATE_100M_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LINE_RATE_10M_RTL9603CVD */
        /* offset address */    0x2D828,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LINE_RATE_10M_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_OUTPUT_DROP_CFG_RTL9603CVD */
        /* offset address */    0x11058,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   OUTPUT_DROP_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_OUTPUT_DROP_EN_RTL9603CVD */
        /* offset address */    0x1105C,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   OUTPUT_DROP_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WFQ_PORT_CFG0_RTL9603CVD */
        /* offset address */    0x2D82C,
        /* field numbers */     1,
        /* array offset */      16,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   WFQ_PORT_CFG0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WFQ_PORT_CFG1_7_RTL9603CVD */
        /* offset address */    0x2D838,
        /* field numbers */     1,
        /* array offset */      10,
        /* array index */       1, 7,
        /* port index */        0, 5,
        /* register fields */   WFQ_PORT_CFG1_7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WFQ_TYPE_PORT_CFG_RTL9603CVD */
        /* offset address */    0x2D880,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 7,
        /* port index */        0, 5,
        /* register fields */   WFQ_TYPE_PORT_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_APR_EN_PORT_CFG_RTL9603CVD */
        /* offset address */    0x2D898,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 7,
        /* port index */        0, 5,
        /* register fields */   APR_EN_PORT_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_APR_METER_PORT_CFG_RTL9603CVD */
        /* offset address */    0x2D8B0,
        /* field numbers */     1,
        /* array offset */      3,
        /* array index */       0, 7,
        /* port index */        0, 5,
        /* register fields */   APR_METER_PORT_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_P_QUEUE_EMPTY_RTL9603CVD */
        /* offset address */    0x2D13C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   P_QUEUE_EMPTY_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MOCIR_BPT_RTL9603CVD */
        /* offset address */    0x2D8C8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MOCIR_BPT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_BYTE_TOKEN_METER_RTL9603CVD */
        /* offset address */    0x2D8CC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   BYTE_TOKEN_METER_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SCH_DUMMY0_RTL9603CVD */
        /* offset address */    0x2D8D0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SCH_DUMMY0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HYS_GAP_OUTQ_RTL9603CVD */
        /* offset address */    0x2D140,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   HYS_GAP_OUTQ_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LINE_RATE_2500M_0_RTL9603CVD */
        /* offset address */    0x2D8D4,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LINE_RATE_2500M_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LINE_RATE_2500M_1_RTL9603CVD */
        /* offset address */    0x2D8D8,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LINE_RATE_2500M_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SCH_WFQ_OPT_RTL9603CVD */
        /* offset address */    0x2D8DC,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SCH_WFQ_OPT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EGR_BWCTRL_SWPBO_RTL9603CVD */
        /* offset address */    0x2D8E0,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EGR_BWCTRL_SWPBO_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SCHEDULING */
#if defined(CONFIG_SDK_CHIP_FEATURE_PIE_TEMPLATE)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ACL_TEMPLATE_CTRL_RTL9603CVD */
        /* offset address */    0x15008,
        /* field numbers */     1,
        /* array offset */      7,
        /* array index */       0, 7,
        /* port index */        0, 7,
        /* register fields */   ACL_TEMPLATE_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PIE_TEMPLATE */
#if defined(CONFIG_SDK_CHIP_FEATURE_INGRESS_ACL)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ACL_EN_RTL9603CVD */
        /* offset address */    0x15048,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   ACL_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ACL_PERMIT_RTL9603CVD */
        /* offset address */    0x1504C,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   ACL_PERMIT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ACL_ACTION_RTL9603CVD */
        /* offset address */    0x15050,
        /* field numbers */     8,
        /* array offset */      32,
        /* array index */       0, 63,
        /* port index */        0, 0,
        /* register fields */   ACL_ACTION_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INGRESS_ACL */
#if defined(CONFIG_SDK_CHIP_FEATURE_RANGE_CHECK__PORT_VLAN_IP_L4PORT_)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RNG_CHK_VID_RNG_RTL9603CVD */
        /* offset address */    0x15150,
        /* field numbers */     4,
        /* array offset */      32,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   RNG_CHK_VID_RNG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RNG_CHK_IP_RNG_RTL9603CVD */
        /* offset address */    0x15190,
        /* field numbers */     10,
        /* array offset */      288,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   RNG_CHK_IP_RNG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RNG_CHK_L4PORT_RNG_RTL9603CVD */
        /* offset address */    0x153D0,
        /* field numbers */     4,
        /* array offset */      64,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   RNG_CHK_L4PORT_RNG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RNG_CHK_PKTLEN_RNG_RTL9603CVD */
        /* offset address */    0x15450,
        /* field numbers */     4,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   RNG_CHK_PKTLEN_RNG_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_RANGE_CHECK__PORT_VLAN_IP_L4PORT_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_OAM)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_OAM_P_CTRL_0_RTL9603CVD */
        /* offset address */    0x171AC,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   OAM_P_CTRL_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_OAM_P_CTRL_1_RTL9603CVD */
        /* offset address */    0x171B0,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   OAM_P_CTRL_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_OAM_CTRL_0_RTL9603CVD */
        /* offset address */    0x1C254,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   OAM_CTRL_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_OAM_P_EN_RTL9603CVD */
        /* offset address */    0x171B4,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   OAM_P_EN_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_OAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_PARSER_HSB)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSB_CFG_RTL9603CVD */
        /* offset address */    0x11060,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   HSB_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSB_CTRL_RTL9603CVD */
        /* offset address */    0x28000,
        /* field numbers */     9,
        /* array offset */      64,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   HSB_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSB_DATA_RTL9603CVD */
        /* offset address */    0x28040,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 26,
        /* port index */        0, 0,
        /* register fields */   HSB_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSB_PARSER_RTL9603CVD */
        /* offset address */    0x280C0,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 2,
        /* port index */        0, 0,
        /* register fields */   HSB_PARSER_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PARSER_HSB */
#if defined(CONFIG_SDK_CHIP_FEATURE_MODIFIER_HSA)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSA_DATA_RTL9603CVD */
        /* offset address */    0x28100,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 22,
        /* port index */        0, 0,
        /* register fields */   HSA_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSA_ACL_REASON_RTL9603CVD */
        /* offset address */    0x2815C,
        /* field numbers */     1,
        /* array offset */      7,
        /* array index */       0, 5,
        /* port index */        0, 0,
        /* register fields */   HSA_ACL_REASON_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSD_DATA_RTL9603CVD */
        /* offset address */    0x2A138,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   HSD_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSD_CFG_RTL9603CVD */
        /* offset address */    0x2A178,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   HSD_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EXTRA_TAG_INFO_RTL9603CVD */
        /* offset address */    0x2A17C,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 6,
        /* port index */        0, 0,
        /* register fields */   EXTRA_TAG_INFO_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSM_DATA_RTL9603CVD */
        /* offset address */    0x28164,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 29,
        /* port index */        0, 0,
        /* register fields */   HSM_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FBHSA_DATA_RTL9603CVD */
        /* offset address */    0x281DC,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 22,
        /* port index */        0, 0,
        /* register fields */   FBHSA_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FBHSA_CTRL_RTL9603CVD */
        /* offset address */    0x28238,
        /* field numbers */     11,
        /* array offset */      64,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FBHSA_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MODIFIER_HSA */
#if defined(CONFIG_SDK_CHIP_FEATURE_DEBUGGING__ALE__LOOPBACK__DROP_MECHANISM__FC_AND_QM_)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PORT_VM_EN_RTL9603CVD */
        /* offset address */    0x20018,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   PORT_VM_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PORT_VM_RX_RTL9603CVD */
        /* offset address */    0x2001C,
        /* field numbers */     3,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   PORT_VM_RX_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PORT_VM_TX_RTL9603CVD */
        /* offset address */    0x20020,
        /* field numbers */     3,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   PORT_VM_TX_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_DEBUGGING__ALE__LOOPBACK__DROP_MECHANISM__FC_AND_QM_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_IGMP_SNOOPING)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IGMP_MC_GROUP_RTL9603CVD */
        /* offset address */    0x1C258,
        /* field numbers */     7,
        /* array offset */      64,
        /* array index */       0, 63,
        /* port index */        0, 0,
        /* register fields */   IGMP_MC_GROUP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IGMP_GLB_CTRL_RTL9603CVD */
        /* offset address */    0x11064,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IGMP_GLB_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IGMP_P_CTRL_RTL9603CVD */
        /* offset address */    0x11068,
        /* field numbers */     7,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   IGMP_P_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_IGMP_SNOOPING */
#if defined(CONFIG_SDK_CHIP_FEATURE_L3_MISC)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FB_IPID_TBL_RTL9603CVD */
        /* offset address */    0x11080,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   FB_IPID_TBL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_L3_MISC */
#if defined(CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TBL_ACCESS_CTRL_RTL9603CVD */
        /* offset address */    0x12000,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TBL_ACCESS_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TBL_ACCESS_STS_RTL9603CVD */
        /* offset address */    0x12004,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TBL_ACCESS_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TBL_ACCESS_WR_DATA_RTL9603CVD */
        /* offset address */    0x12008,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 4,
        /* port index */        0, 0,
        /* register fields */   TBL_ACCESS_WR_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TBL_ACCESS_RD_DATA_RTL9603CVD */
        /* offset address */    0x1201C,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 4,
        /* port index */        0, 0,
        /* register fields */   TBL_ACCESS_RD_DATA_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS */
#if defined(CONFIG_SDK_CHIP_FEATURE_PTP__PRECISION_TIME_PROTOCOL_)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_TIME_SEC_RTL9603CVD */
        /* offset address */    0x1B000,
        /* field numbers */     3,
        /* array offset */      64,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PTP_TIME_SEC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_TIME_NSEC_RTL9603CVD */
        /* offset address */    0x1B008,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PTP_TIME_NSEC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_TIME_OFFSET_SEC_RTL9603CVD */
        /* offset address */    0x1B00C,
        /* field numbers */     3,
        /* array offset */      64,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PTP_TIME_OFFSET_SEC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_TIME_OFFSET_8NSEC_RTL9603CVD */
        /* offset address */    0x1B014,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PTP_TIME_OFFSET_8NSEC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_TIME_FREQ_RTL9603CVD */
        /* offset address */    0x1B018,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PTP_TIME_FREQ_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_TIME_CTRL_RTL9603CVD */
        /* offset address */    0x1B01C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PTP_TIME_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_TRANSPARENT_CFG_RTL9603CVD */
        /* offset address */    0x110C0,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   PTP_TRANSPARENT_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_IGR_MSG_ACT_RTL9603CVD */
        /* offset address */    0x110C4,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 9,
        /* port index */        0, 0,
        /* register fields */   PTP_IGR_MSG_ACT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_EGR_MSG_ACT_RTL9603CVD */
        /* offset address */    0x110C8,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 9,
        /* port index */        0, 0,
        /* register fields */   PTP_EGR_MSG_ACT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_MEANPATH_DELAY_RTL9603CVD */
        /* offset address */    0x1B020,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PTP_MEANPATH_DELAY_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_RX_TIME_RTL9603CVD */
        /* offset address */    0x110CC,
        /* field numbers */     5,
        /* array offset */      64,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PTP_RX_TIME_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_P_EN_RTL9603CVD */
        /* offset address */    0x110D4,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   PTP_P_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_PON_TOD_SEC_RTL9603CVD */
        /* offset address */    0x1B024,
        /* field numbers */     3,
        /* array offset */      64,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PTP_PON_TOD_SEC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_PON_TOD_NSEC_RTL9603CVD */
        /* offset address */    0x1B02C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PTP_PON_TOD_NSEC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_P_TX_IND_RTL9603CVD */
        /* offset address */    0x20024,
        /* field numbers */     3,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   PTP_P_TX_IND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PTP_PON_TOD_FREERUN_NSEC_RTL9603CVD */
        /* offset address */    0x1B030,
        /* field numbers */     3,
        /* array offset */      64,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PTP_PON_TOD_FREERUN_NSEC_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PTP__PRECISION_TIME_PROTOCOL_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_PARSER)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PARSER_FIELD_SELTOR_CTRL_RTL9603CVD */
        /* offset address */    0x23188,
        /* field numbers */     3,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   PARSER_FIELD_SELTOR_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PARSER */
#if defined(CONFIG_SDK_CHIP_FEATURE_PON_MAC_SCHEDULING_CONFIG)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_TRAP_CFG_RTL9603CVD */
        /* offset address */    0x110EC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_TRAP_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_SID_GOOD_CNT_US_RTL9603CVD */
        /* offset address */    0xF0203C,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 4,
        /* port index */        0, 0,
        /* register fields */   RX_SID_GOOD_CNT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_ERR_CNT_US_RTL9603CVD */
        /* offset address */    0xF02050,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RX_ERR_CNT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_SID_BAD_CNT_US_RTL9603CVD */
        /* offset address */    0xF02054,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 4,
        /* port index */        0, 0,
        /* register fields */   RX_SID_BAD_CNT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TX_SID_CNT_US_RTL9603CVD */
        /* offset address */    0xF02068,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 4,
        /* port index */        0, 0,
        /* register fields */   TX_SID_CNT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TX_SID_FRAG_CNT_US_RTL9603CVD */
        /* offset address */    0xF0207C,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 4,
        /* port index */        0, 0,
        /* register fields */   TX_SID_FRAG_CNT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TX_EMPTY_EOB_US_RTL9603CVD */
        /* offset address */    0xF02090,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TX_EMPTY_EOB_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_SID_CNT_US_RTL9603CVD */
        /* offset address */    0xF02094,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 4,
        /* port index */        0, 0,
        /* register fields */   RX_SID_CNT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CNT_MASK_US_RTL9603CVD */
        /* offset address */    0xF020A8,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 127,
        /* port index */        0, 3,
        /* register fields */   CNT_MASK_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_DROP_CNT_US_RTL9603CVD */
        /* offset address */    0xF020E8,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RX_DROP_CNT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_SID_GOOD_CNT_DS_RTL9603CVD */
        /* offset address */    0xF0A024,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 4,
        /* port index */        0, 0,
        /* register fields */   RX_SID_GOOD_CNT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_SID_BAD_CNT_DS_RTL9603CVD */
        /* offset address */    0xF0A038,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 4,
        /* port index */        0, 0,
        /* register fields */   RX_SID_BAD_CNT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_SID_FRAG_CNT_DS_RTL9603CVD */
        /* offset address */    0xF0A04C,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 4,
        /* port index */        0, 0,
        /* register fields */   RX_SID_FRAG_CNT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_DROP_CNT_DS_RTL9603CVD */
        /* offset address */    0xF0A060,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RX_DROP_CNT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_ERR_CNT_DS_RTL9603CVD */
        /* offset address */    0xF0A064,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RX_ERR_CNT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TX_SID_CNT_DS_RTL9603CVD */
        /* offset address */    0xF0A068,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 4,
        /* port index */        0, 0,
        /* register fields */   TX_SID_CNT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CNT_MASK_DS_RTL9603CVD */
        /* offset address */    0xF0A07C,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 127,
        /* port index */        0, 3,
        /* register fields */   CNT_MASK_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_STS_DS_RTL9603CVD */
        /* offset address */    0xF0A0BC,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RX_STS_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_SAMPLE_RTL9603CVD */
        /* offset address */    0xF00000,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_SAMPLE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_PERIOD_RTL9603CVD */
        /* offset address */    0xF00004,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_PERIOD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STSCTRL_RTL9603CVD */
        /* offset address */    0xF00008,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STSCTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_0_RTL9603CVD */
        /* offset address */    0xF0000C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_1_RTL9603CVD */
        /* offset address */    0xF00010,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_2_RTL9603CVD */
        /* offset address */    0xF00014,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_3_RTL9603CVD */
        /* offset address */    0xF00018,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_4_RTL9603CVD */
        /* offset address */    0xF0001C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_5_RTL9603CVD */
        /* offset address */    0xF00020,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_6_RTL9603CVD */
        /* offset address */    0xF00024,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_7_RTL9603CVD */
        /* offset address */    0xF00028,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_8_RTL9603CVD */
        /* offset address */    0xF0002C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_8_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_9_RTL9603CVD */
        /* offset address */    0xF00030,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_9_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_10_RTL9603CVD */
        /* offset address */    0xF00034,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_10_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_11_RTL9603CVD */
        /* offset address */    0xF00038,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_11_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_12_RTL9603CVD */
        /* offset address */    0xF0003C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_12_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_13_RTL9603CVD */
        /* offset address */    0xF00040,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_13_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_14_RTL9603CVD */
        /* offset address */    0xF00044,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_14_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_15_RTL9603CVD */
        /* offset address */    0xF00048,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_15_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_16_RTL9603CVD */
        /* offset address */    0xF0004C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_16_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_17_RTL9603CVD */
        /* offset address */    0xF00050,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_17_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_18_RTL9603CVD */
        /* offset address */    0xF00054,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_18_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_19_RTL9603CVD */
        /* offset address */    0xF00058,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_19_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_20_RTL9603CVD */
        /* offset address */    0xF0005C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_20_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_LX_MON_STS_21_RTL9603CVD */
        /* offset address */    0xF00060,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_LX_MON_STS_21_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DBGO_TOPSEL_RTL9603CVD */
        /* offset address */    0xF00064,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DBGO_TOPSEL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ARB_TIMEOUT_GLB_RTL9603CVD */
        /* offset address */    0xF00068,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   ARB_TIMEOUT_GLB_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PON_MAC_SCHEDULING_CONFIG */
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERFACE)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PONIP_CTL_US_RTL9603CVD */
        /* offset address */    0xF020EC,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PONIP_CTL_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ARB_TIMEOUT_US_RTL9603CVD */
        /* offset address */    0xF020F0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   ARB_TIMEOUT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DSCRUNOUT_US_RTL9603CVD */
        /* offset address */    0xF020F4,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DSCRUNOUT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DRN_CMD_RTL9603CVD */
        /* offset address */    0xF020F8,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DRN_CMD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IP_MSTBASE_US_RTL9603CVD */
        /* offset address */    0xF020FC,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IP_MSTBASE_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DSC_USAGE_US_RTL9603CVD */
        /* offset address */    0xF02100,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DSC_USAGE_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_US_FIFO_CTL_RTL9603CVD */
        /* offset address */    0xF02104,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_US_FIFO_CTL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_IPSTS_US_RTL9603CVD */
        /* offset address */    0xF02108,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_IPSTS_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_SID2QID_RTL9603CVD */
        /* offset address */    0xF0210C,
        /* field numbers */     1,
        /* array offset */      7,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   PON_SID2QID_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_SIDVALID_RTL9603CVD */
        /* offset address */    0xF0218C,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   PON_SIDVALID_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DSCCTRL_RTL9603CVD */
        /* offset address */    0xF0219C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DSCCTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_BW_THRES_RTL9603CVD */
        /* offset address */    0xF021A0,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_BW_THRES_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_OMCI_CFG_RTL9603CVD */
        /* offset address */    0xF021A4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_OMCI_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DSC_STS_US_RTL9603CVD */
        /* offset address */    0xF021A8,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DSC_STS_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DSC_CFG_US_RTL9603CVD */
        /* offset address */    0xF021AC,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DSC_CFG_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DBGO_CFG_US_RTL9603CVD */
        /* offset address */    0xF021B0,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DBGO_CFG_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_EMPTY_EOB_CFG_RTL9603CVD */
        /* offset address */    0xF021B4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_EMPTY_EOB_CFG_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERFACE */
#if defined(CONFIG_SDK_CHIP_FEATURE_PONIP_SCHEDULING_UPSTREAM)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DBA_IFG_RTL9603CVD */
        /* offset address */    0xF021B8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DBA_IFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MOCIR_FRC_MD_RTL9603CVD */
        /* offset address */    0xF021C0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MOCIR_FRC_MD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MOCIR_FRC_VAL_RTL9603CVD */
        /* offset address */    0xF021C4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MOCIR_FRC_VAL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_RPT_QSET_NUM_RTL9603CVD */
        /* offset address */    0xF021C8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_RPT_QSET_NUM_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_RESERVED_REG_RTL9603CVD */
        /* offset address */    0xF021CC,
        /* field numbers */     1,
        /* array offset */      16,
        /* array index */       0, 2,
        /* port index */        0, 0,
        /* register fields */   EPON_RESERVED_REG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MOCIR_TH_H_RTL9603CVD */
        /* offset address */    0xF021D4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MOCIR_TH_H_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MOCIR_TH_L_RTL9603CVD */
        /* offset address */    0xF021D8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MOCIR_TH_L_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_OLT_BW_MTR_FULL_RTL9603CVD */
        /* offset address */    0xF021DC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_OLT_BW_MTR_FULL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_TB_CTRL_RTL9603CVD */
        /* offset address */    0xF021E0,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_TB_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_SCH_CTRL_RTL9603CVD */
        /* offset address */    0xF021E4,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_SCH_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_QID_CIR_RATE_RTL9603CVD */
        /* offset address */    0xF021E8,
        /* field numbers */     1,
        /* array offset */      18,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   PON_QID_CIR_RATE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_QID_PIR_RATE_RTL9603CVD */
        /* offset address */    0xF023E8,
        /* field numbers */     1,
        /* array offset */      18,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   PON_QID_PIR_RATE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_SCH_QMAP_RTL9603CVD */
        /* offset address */    0xF025E8,
        /* field numbers */     1,
        /* array offset */      8,
        /* array index */       0, 16,
        /* port index */        0, 0,
        /* register fields */   PON_SCH_QMAP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_TCONT_EN_RTL9603CVD */
        /* offset address */    0xF025FC,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 16,
        /* port index */        0, 0,
        /* register fields */   PON_TCONT_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_WFQ_TYPE_RTL9603CVD */
        /* offset address */    0xF02600,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   PON_WFQ_TYPE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_WFQ_LEAKY_BUCKET_RTL9603CVD */
        /* offset address */    0xF02610,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_WFQ_LEAKY_BUCKET_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_WFQ_WEIGHT_RTL9603CVD */
        /* offset address */    0xF02614,
        /* field numbers */     1,
        /* array offset */      10,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   PON_WFQ_WEIGHT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_SID_STOP_TH_RTL9603CVD */
        /* offset address */    0xF026C0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_SID_STOP_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_SID_GLB_TH_RTL9603CVD */
        /* offset address */    0xF026C4,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_SID_GLB_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_SID_RPV_TH_RTL9603CVD */
        /* offset address */    0xF026C8,
        /* field numbers */     4,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   PON_SID_RPV_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PONIP_DBG_CTRL_US_RTL9603CVD */
        /* offset address */    0xF026E8,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PONIP_DBG_CTRL_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PONIP_TOTAL_PAGE_CNT_US_RTL9603CVD */
        /* offset address */    0xF026EC,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PONIP_TOTAL_PAGE_CNT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PONIP_SID_USED_PAGE_CNT_US_RTL9603CVD */
        /* offset address */    0xF026F0,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PONIP_SID_USED_PAGE_CNT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_DPRU_RPT_PRD_RTL9603CVD */
        /* offset address */    0xF026F4,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_DPRU_RPT_PRD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PONIP_SID_OVER_STS_RTL9603CVD */
        /* offset address */    0xF026F8,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   PONIP_SID_OVER_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PONIP_SID_OVER_LATCH_STS_RTL9603CVD */
        /* offset address */    0xF02708,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   PONIP_SID_OVER_LATCH_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_SCH_RATE_RTL9603CVD */
        /* offset address */    0xF02718,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 16,
        /* port index */        0, 0,
        /* register fields */   PON_SCH_RATE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_EGR_RATE_RTL9603CVD */
        /* offset address */    0xF0275C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_EGR_RATE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_REPORT_MODE_RTL9603CVD */
        /* offset address */    0xF02760,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_REPORT_MODE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_DYGSP_RPT_RTL9603CVD */
        /* offset address */    0xF02764,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_DYGSP_RPT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_US_SCH_EGR_IFG_RTL9603CVD */
        /* offset address */    0xF02768,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   US_SCH_EGR_IFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_SCH_OPT_RTL9603CVD */
        /* offset address */    0xF0276C,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_SCH_OPT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_Q_RPT_LVL1_RTL9603CVD */
        /* offset address */    0xF02770,
        /* field numbers */     1,
        /* array offset */      16,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   EPON_Q_RPT_LVL1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_Q_RPT_LVL2_RTL9603CVD */
        /* offset address */    0xF02780,
        /* field numbers */     1,
        /* array offset */      16,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   EPON_Q_RPT_LVL2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_Q_RPT_LVL3_RTL9603CVD */
        /* offset address */    0xF02790,
        /* field numbers */     1,
        /* array offset */      16,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   EPON_Q_RPT_LVL3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_KT_REPORT_CTRL_RTL9603CVD */
        /* offset address */    0xF027A0,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_KT_REPORT_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PONSCH_PIR_SIDOV_RTL9603CVD */
        /* offset address */    0xF027A4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PONSCH_PIR_SIDOV_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_SCH_ASIC_OPT_RTL9603CVD */
        /* offset address */    0xF027A8,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_SCH_ASIC_OPT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DBRU_DBG_0_RTL9603CVD */
        /* offset address */    0xF027AC,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DBRU_DBG_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DBRU_DBG_1_RTL9603CVD */
        /* offset address */    0xF027B0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DBRU_DBG_1_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PONIP_SCHEDULING_UPSTREAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_PONNIC_CTRL)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PKT_OK_CNT_US_RTL9603CVD */
        /* offset address */    0xF04010,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PKT_OK_CNT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PKT_ERR_CNT_US_RTL9603CVD */
        /* offset address */    0xF04014,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PKT_ERR_CNT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PKT_MISS_CNT_US_RTL9603CVD */
        /* offset address */    0xF04018,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PKT_MISS_CNT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CMD_REG_US_RTL9603CVD */
        /* offset address */    0xF04038,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CMD_REG_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_INTERRUPT_US_RTL9603CVD */
        /* offset address */    0xF0403C,
        /* field numbers */     22,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   INTERRUPT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TX_CFG_US_RTL9603CVD */
        /* offset address */    0xF04040,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TX_CFG_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_CFG_US_RTL9603CVD */
        /* offset address */    0xF04044,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RX_CFG_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_US_RTL9603CVD */
        /* offset address */    0xF0404C,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MEDIA_STS_US_RTL9603CVD */
        /* offset address */    0xF04058,
        /* field numbers */     17,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MEDIA_STS_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_INTERRUPT_US_RTL9603CVD */
        /* offset address */    0xF04060,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_INTERRUPT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_BIST_US_RTL9603CVD */
        /* offset address */    0xF04080,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   BIST_US_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PONNIC_CTRL */
#if defined(CONFIG_SDK_CHIP_FEATURE_CPU_IF)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TXCD01_US_RTL9603CVD */
        /* offset address */    0xF05304,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TXCD01_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RXFDP1_US_RTL9603CVD */
        /* offset address */    0xF053F0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RXFDP1_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RXCDO1_US_RTL9603CVD */
        /* offset address */    0xF053F4,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RXCDO1_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PROBE_SELECT_US_RTL9603CVD */
        /* offset address */    0xF05400,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PROBE_SELECT_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CONFIG_CLK_US_RTL9603CVD */
        /* offset address */    0xF0542C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CONFIG_CLK_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IO_CMD_0_US_RTL9603CVD */
        /* offset address */    0xF05434,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IO_CMD_0_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IO_CMD_1_US_RTL9603CVD */
        /* offset address */    0xF05438,
        /* field numbers */     20,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IO_CMD_1_US_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_CPU_IF */
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERFACE)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PONIP_CTL_DS_RTL9603CVD */
        /* offset address */    0xF0A0C0,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PONIP_CTL_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DS_BANK1_DBG_RTL9603CVD */
        /* offset address */    0xF0A0C4,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DS_BANK1_DBG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ARB_TIMEOUT_DS_RTL9603CVD */
        /* offset address */    0xF0A0C8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   ARB_TIMEOUT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DSCRUNOUT_DS_RTL9603CVD */
        /* offset address */    0xF0A0CC,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DSCRUNOUT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IP_MSTBASE_DS_RTL9603CVD */
        /* offset address */    0xF0A0D0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IP_MSTBASE_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DSC_USAGE_DS_RTL9603CVD */
        /* offset address */    0xF0A0D4,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DSC_USAGE_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_IPSTS_DS_RTL9603CVD */
        /* offset address */    0xF0A0D8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_IPSTS_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DSCCTRL_DS_RTL9603CVD */
        /* offset address */    0xF0A0DC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DSCCTRL_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DSC_STS_DS_RTL9603CVD */
        /* offset address */    0xF0A0E0,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DSC_STS_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DSC_CFG_DS_RTL9603CVD */
        /* offset address */    0xF0A0E4,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DSC_CFG_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DBGO_CFG_DS_RTL9603CVD */
        /* offset address */    0xF0A0E8,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DBGO_CFG_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_SID_Q_MAP_DS_RTL9603CVD */
        /* offset address */    0xF0A0EC,
        /* field numbers */     1,
        /* array offset */      2,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   PON_SID_Q_MAP_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_Q_CONFIG_DS_RTL9603CVD */
        /* offset address */    0xF0A10C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_Q_CONFIG_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_FC_CONFIG_DS_RTL9603CVD */
        /* offset address */    0xF0A110,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_FC_CONFIG_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DS_PBO_PAGE_Q0_RTL9603CVD */
        /* offset address */    0xF0A114,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DS_PBO_PAGE_Q0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DS_PBO_PAGE_Q1_RTL9603CVD */
        /* offset address */    0xF0A118,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DS_PBO_PAGE_Q1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_DS_PBO_PAGE_Q2_RTL9603CVD */
        /* offset address */    0xF0A11C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_DS_PBO_PAGE_Q2_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERFACE */
#if defined(CONFIG_SDK_CHIP_FEATURE_PONIP_SCHEDULING_DOWNSTREAM)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PONIP_DBG_CTRL_DS_RTL9603CVD */
        /* offset address */    0xF0A120,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PONIP_DBG_CTRL_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PONIP_TOTAL_PAGE_CNT_DS_RTL9603CVD */
        /* offset address */    0xF0A124,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PONIP_TOTAL_PAGE_CNT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PONIP_SID_USED_PAGE_CNT_DS_RTL9603CVD */
        /* offset address */    0xF0A128,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PONIP_SID_USED_PAGE_CNT_DS_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PONIP_SCHEDULING_DOWNSTREAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_PONNIC_CTRL)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PKT_OK_CNT_DS_RTL9603CVD */
        /* offset address */    0xF0C010,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PKT_OK_CNT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PKT_ERR_CNT_DS_RTL9603CVD */
        /* offset address */    0xF0C014,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PKT_ERR_CNT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PKT_MISS_CNT_DS_RTL9603CVD */
        /* offset address */    0xF0C018,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PKT_MISS_CNT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CMD_REG_DS_RTL9603CVD */
        /* offset address */    0xF0C038,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CMD_REG_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_INTERRUPT_DS_RTL9603CVD */
        /* offset address */    0xF0C03C,
        /* field numbers */     22,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   INTERRUPT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TX_CFG_DS_RTL9603CVD */
        /* offset address */    0xF0C040,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TX_CFG_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_CFG_DS_RTL9603CVD */
        /* offset address */    0xF0C044,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RX_CFG_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CFG_DS_RTL9603CVD */
        /* offset address */    0xF0C04C,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CFG_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MEDIA_STS_DS_RTL9603CVD */
        /* offset address */    0xF0C058,
        /* field numbers */     17,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MEDIA_STS_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_INTERRUPT_DS_RTL9603CVD */
        /* offset address */    0xF0C060,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_INTERRUPT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_BIST_DS_RTL9603CVD */
        /* offset address */    0xF0C080,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   BIST_DS_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PONNIC_CTRL */
#if defined(CONFIG_SDK_CHIP_FEATURE_CPU_IF)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TXCD01_DS_RTL9603CVD */
        /* offset address */    0xF0D304,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TXCD01_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RXFDP1_DS_RTL9603CVD */
        /* offset address */    0xF0D3F0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RXFDP1_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RXCDO1_DS_RTL9603CVD */
        /* offset address */    0xF0D3F4,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RXCDO1_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PROBE_SELECT_DS_RTL9603CVD */
        /* offset address */    0xF0D400,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PROBE_SELECT_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CONFIG_CLK_DS_RTL9603CVD */
        /* offset address */    0xF0D42C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CONFIG_CLK_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IO_CMD_0_DS_RTL9603CVD */
        /* offset address */    0xF0D434,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IO_CMD_0_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IO_CMD_1_DS_RTL9603CVD */
        /* offset address */    0xF0D438,
        /* field numbers */     20,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IO_CMD_1_DS_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_CPU_IF */
#if defined(CONFIG_SDK_CHIP_FEATURE_SWPBO)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_MSTBASE_RTL9603CVD */
        /* offset address */    0xF12038,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_PBO_MSTBASE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_CTL_RTL9603CVD */
        /* offset address */    0xF1203C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_PBO_CTL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_IPSTS_RTL9603CVD */
        /* offset address */    0xF12040,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_PBO_IPSTS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_PORT_TH_RTL9603CVD */
        /* offset address */    0xF12044,
        /* field numbers */     1,
        /* array offset */      11,
        /* array index */       0, 0,
        /* port index */        0, 3,
        /* register fields */   SW_PBO_PORT_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_Q_QUEUE_TH_RTL9603CVD */
        /* offset address */    0xF1204C,
        /* field numbers */     1,
        /* array offset */      11,
        /* array index */       0, 7,
        /* port index */        0, 3,
        /* register fields */   SW_PBO_Q_QUEUE_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_PORT_RUNOUT_RTL9603CVD */
        /* offset address */    0xF1208C,
        /* field numbers */     4,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 3,
        /* register fields */   SW_PBO_PORT_RUNOUT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_PORT_MAX_DSC_RTL9603CVD */
        /* offset address */    0xF1209C,
        /* field numbers */     5,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 3,
        /* register fields */   SW_PBO_PORT_MAX_DSC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_PORT_DSC_RTL9603CVD */
        /* offset address */    0xF120AC,
        /* field numbers */     4,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 3,
        /* register fields */   SW_PBO_PORT_DSC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_PORT_PAGE_CNT_RTL9603CVD */
        /* offset address */    0xF120BC,
        /* field numbers */     4,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 3,
        /* register fields */   SW_PBO_PORT_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_PORT_MAX_CLEAR_RTL9603CVD */
        /* offset address */    0xF120CC,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 0,
        /* port index */        0, 3,
        /* register fields */   SW_PBO_PORT_MAX_CLEAR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_SID_PAGE_CNT_RTL9603CVD */
        /* offset address */    0xF120D0,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_PBO_SID_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_TOTAL_PAGE_CNT_RTL9603CVD */
        /* offset address */    0xF120D4,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_PBO_TOTAL_PAGE_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_TOTAL_MAX_CLEAR_RTL9603CVD */
        /* offset address */    0xF120D8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_PBO_TOTAL_MAX_CLEAR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_SCH_MISC_RTL9603CVD */
        /* offset address */    0xF120DC,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_PBO_SCH_MISC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_DBG_SEL_RTL9603CVD */
        /* offset address */    0xF120E0,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_PBO_DBG_SEL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SW_PBO_DSCCTRL_RTL9603CVD */
        /* offset address */    0xF120E4,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SW_PBO_DSCCTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ARB_TIMEOUT_RTL9603CVD */
        /* offset address */    0xF120E8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   ARB_TIMEOUT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ES_BIST_RSLT_RTL9603CVD */
        /* offset address */    0xF120EC,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   ES_BIST_RSLT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_DROP_CNT_ES_RTL9603CVD */
        /* offset address */    0xF120F0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RX_DROP_CNT_ES_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_SID_GOOD_CNT_ES_RTL9603CVD */
        /* offset address */    0xF120F4,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 3,
        /* port index */        0, 0,
        /* register fields */   RX_SID_GOOD_CNT_ES_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RX_SID_BAD_CNT_ES_RTL9603CVD */
        /* offset address */    0xF12104,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 3,
        /* port index */        0, 0,
        /* register fields */   RX_SID_BAD_CNT_ES_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TX_SID_CNT_ES_RTL9603CVD */
        /* offset address */    0xF12114,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 3,
        /* port index */        0, 0,
        /* register fields */   TX_SID_CNT_ES_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CNT_MASK_ES_RTL9603CVD */
        /* offset address */    0xF12124,
        /* field numbers */     1,
        /* array offset */      1,
        /* array index */       0, 31,
        /* port index */        0, 3,
        /* register fields */   CNT_MASK_ES_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SWPBO */
#if defined(CONFIG_SDK_CHIP_FEATURE_SWPBO_NIC_CTRL)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_PKT_OK_CNT_RTL9603CVD */
        /* offset address */    0xF14010,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_PKT_OK_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_PKT_ERR_CNT_RTL9603CVD */
        /* offset address */    0xF14014,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_PKT_ERR_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_PKT_MISS_CNT_RTL9603CVD */
        /* offset address */    0xF14018,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_PKT_MISS_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_CMD_REG_RTL9603CVD */
        /* offset address */    0xF14038,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_CMD_REG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_INTERRUPT_RTL9603CVD */
        /* offset address */    0xF1403C,
        /* field numbers */     22,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_INTERRUPT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_TX_CFG_RTL9603CVD */
        /* offset address */    0xF14040,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_TX_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_RX_CFG_RTL9603CVD */
        /* offset address */    0xF14044,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_RX_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_CFG_RTL9603CVD */
        /* offset address */    0xF1404C,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_MEDIA_STS_RTL9603CVD */
        /* offset address */    0xF14058,
        /* field numbers */     17,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_MEDIA_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_SW_INTERRUPT_RTL9603CVD */
        /* offset address */    0xF14060,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_SW_INTERRUPT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_BIST_RTL9603CVD */
        /* offset address */    0xF14080,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_BIST_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SWPBO_NIC_CTRL */
#if defined(CONFIG_SDK_CHIP_FEATURE_SWPBO_NIC_CPU_IF)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_TXCD01_RTL9603CVD */
        /* offset address */    0xF15304,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_TXCD01_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_RXFDP1_RTL9603CVD */
        /* offset address */    0xF153F0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_RXFDP1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_RXCDO1_RTL9603CVD */
        /* offset address */    0xF153F4,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_RXCDO1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_PROBE_SELECT_RTL9603CVD */
        /* offset address */    0xF15400,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_PROBE_SELECT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_CONFIG_CLK_RTL9603CVD */
        /* offset address */    0xF1542C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_CONFIG_CLK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_IO_CMD_0_RTL9603CVD */
        /* offset address */    0xF15434,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_IO_CMD_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SWPBO_IO_CMD_1_RTL9603CVD */
        /* offset address */    0xF15438,
        /* field numbers */     20,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SWPBO_IO_CMD_1_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SWPBO_NIC_CPU_IF */
#if defined(CONFIG_SDK_CHIP_FEATURE_GPON_MAC_GENERAL_CONFIG)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_INT_DLT_RTL9603CVD */
        /* offset address */    0x700000,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_INT_DLT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_RESET_RTL9603CVD */
        /* offset address */    0x70000C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_RESET_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_VERSION_RTL9603CVD */
        /* offset address */    0x700010,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_VERSION_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_TEST_RTL9603CVD */
        /* offset address */    0x700014,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_TEST_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_AES_BYPASS_RTL9603CVD */
        /* offset address */    0x700020,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_AES_BYPASS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_FRAME_PULSE_CFG_RTL9603CVD */
        /* offset address */    0x700024,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_FRAME_PULSE_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_INTR_MASK_RTL9603CVD */
        /* offset address */    0x700040,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_INTR_MASK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_INTR_STS_RTL9603CVD */
        /* offset address */    0x700044,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_INTR_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_MAC_BIST_RSLT_RTL9603CVD */
        /* offset address */    0x700280,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_MAC_BIST_RSLT_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_GPON_MAC_GENERAL_CONFIG */
#if defined(CONFIG_SDK_CHIP_FEATURE_GTC_DOWNSTREAM)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_INTR_DLT_RTL9603CVD */
        /* offset address */    0x701000,
        /* field numbers */     12,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_INTR_DLT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_INTR_MASK_RTL9603CVD */
        /* offset address */    0x701004,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_INTR_MASK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_INTR_STS_RTL9603CVD */
        /* offset address */    0x701008,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_INTR_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_ONU_ID_STATUS_RTL9603CVD */
        /* offset address */    0x701010,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_ONU_ID_STATUS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_CFG_RTL9603CVD */
        /* offset address */    0x701014,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_REQ_CHECK_RTL9603CVD */
        /* offset address */    0x701018,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_REQ_CHECK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_PLOAM_CFG_RTL9603CVD */
        /* offset address */    0x70101C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_PLOAM_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_LOS_CFG_STS_RTL9603CVD */
        /* offset address */    0x701040,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_LOS_CFG_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_SUPERFRAME_CNT_RTL9603CVD */
        /* offset address */    0x701048,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_SUPERFRAME_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_TOD_SUPERFRAME_CTRL_RTL9603CVD */
        /* offset address */    0x70104C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_TOD_SUPERFRAME_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_PPS_CTRL_RTL9603CVD */
        /* offset address */    0x701050,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_PPS_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_PLOAM_IND_RTL9603CVD */
        /* offset address */    0x701080,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_PLOAM_IND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_PLOAM_MSG_RTL9603CVD */
        /* offset address */    0x7010A0,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_PLOAM_MSG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_ALLOC_IND_RTL9603CVD */
        /* offset address */    0x7010C0,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_ALLOC_IND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_ALLOC_WR_RTL9603CVD */
        /* offset address */    0x7010C4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_ALLOC_WR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_ALLOC_RD_RTL9603CVD */
        /* offset address */    0x7010CC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_ALLOC_RD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_PORT_IND_RTL9603CVD */
        /* offset address */    0x701100,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_PORT_IND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_PORT_WR_RTL9603CVD */
        /* offset address */    0x701104,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_PORT_WR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_PORT_RD_RTL9603CVD */
        /* offset address */    0x70110C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_PORT_RD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_PORT_CNTR_IND_RTL9603CVD */
        /* offset address */    0x701140,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_PORT_CNTR_IND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_PORT_CNTR_STAT_RTL9603CVD */
        /* offset address */    0x701144,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_PORT_CNTR_STAT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_BIP_ERR_BLK_RTL9603CVD */
        /* offset address */    0x701180,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_BIP_ERR_BLK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_BIP_ERR_BIT_RTL9603CVD */
        /* offset address */    0x701184,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_BIP_ERR_BIT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BIT_RTL9603CVD */
        /* offset address */    0x701188,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BIT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BYTE_RTL9603CVD */
        /* offset address */    0x70118C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BYTE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_CW_RTL9603CVD */
        /* offset address */    0x701190,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_CW_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_FEC_UNCOR_CW_RTL9603CVD */
        /* offset address */    0x701194,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_FEC_UNCOR_CW_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_LOM_RTL9603CVD */
        /* offset address */    0x701198,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_LOM_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_PLOAM_ACPT_RTL9603CVD */
        /* offset address */    0x70119C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_PLOAM_ACPT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_PLOAM_FAIL_RTL9603CVD */
        /* offset address */    0x7011A0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_PLOAM_FAIL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_BWM_FAIL_RTL9603CVD */
        /* offset address */    0x7011A4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_BWM_FAIL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_BWM_INV_RTL9603CVD */
        /* offset address */    0x7011A8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_BWM_INV_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_ACTIVE_RTL9603CVD */
        /* offset address */    0x7011AC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_ACTIVE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_BWM_ACPT_RTL9603CVD */
        /* offset address */    0x7011B0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_BWM_ACPT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_GEM_LOS_RTL9603CVD */
        /* offset address */    0x7011B4,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_GEM_LOS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_HEC_CORRECT_RTL9603CVD */
        /* offset address */    0x7011B8,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_HEC_CORRECT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_GEM_IDLE_RTL9603CVD */
        /* offset address */    0x7011BC,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_GEM_IDLE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_GEM_FAIL_RTL9603CVD */
        /* offset address */    0x7011C0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_GEM_FAIL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_GEM_NON_IDLE_RTL9603CVD */
        /* offset address */    0x7011C4,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_GEM_NON_IDLE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_MISC_CNTR_PLEN_CORRECT_RTL9603CVD */
        /* offset address */    0x7011C8,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_MISC_CNTR_PLEN_CORRECT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_TDM_PTI_RTL9603CVD */
        /* offset address */    0x701200,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_TDM_PTI_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_OMCI_PTI_RTL9603CVD */
        /* offset address */    0x701204,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_OMCI_PTI_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_ETH_PTI_RTL9603CVD */
        /* offset address */    0x701208,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_ETH_PTI_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_BPOS_SUB_RTL9603CVD */
        /* offset address */    0x701240,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_BPOS_SUB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_BPOS_ADD_RTL9603CVD */
        /* offset address */    0x701244,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_BPOS_ADD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_DUMMY_1_RTL9603CVD */
        /* offset address */    0x701260,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_DUMMY_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_DUMMY_2_RTL9603CVD */
        /* offset address */    0x701264,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_DUMMY_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_PPS_RTL9603CVD */
        /* offset address */    0x701268,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_PPS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_PPS_INTR_RTL9603CVD */
        /* offset address */    0x70126C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_PPS_INTR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_FEC_RTL9603CVD */
        /* offset address */    0x701280,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_FEC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PLOAM_RTL9603CVD */
        /* offset address */    0x701284,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PLOAM_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GEM_CNTR_RTL9603CVD */
        /* offset address */    0x701288,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GEM_CNTR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GEM_TOKEN_A_RTL9603CVD */
        /* offset address */    0x70128C,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GEM_TOKEN_A_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_BWMAP_CAP_RTL9603CVD */
        /* offset address */    0x701294,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   BWMAP_CAP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_BWMAP_BUF_RTL9603CVD */
        /* offset address */    0x701298,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   BWMAP_BUF_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TCONT_RTL9603CVD */
        /* offset address */    0x70129C,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TCONT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GEM_L_RTL9603CVD */
        /* offset address */    0x7012A0,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GEM_L_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GEM_H_RTL9603CVD */
        /* offset address */    0x7012A4,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GEM_H_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_DS_TRAFFIC_CFG_RTL9603CVD */
        /* offset address */    0x701400,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_DS_TRAFFIC_CFG_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_GTC_DOWNSTREAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_BWMAP_CAPTURE)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_BWMAP_CTRL_RTL9603CVD */
        /* offset address */    0x70200C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_BWMAP_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_BWMAP_STS_RTL9603CVD */
        /* offset address */    0x702010,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_BWMAP_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_BWMAP_DATA_RTL9603CVD */
        /* offset address */    0x702400,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 255,
        /* port index */        0, 0,
        /* register fields */   GPON_BWMAP_DATA_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_BWMAP_CAPTURE */
#if defined(CONFIG_SDK_CHIP_FEATURE_AES_DECRYPT)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_AES_INTR_DLT_RTL9603CVD */
        /* offset address */    0x703000,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_AES_INTR_DLT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_AES_INTR_MASK_RTL9603CVD */
        /* offset address */    0x703004,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_AES_INTR_MASK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_AES_INTR_STS_RTL9603CVD */
        /* offset address */    0x703008,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_AES_INTR_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_AES_KEY_SWITCH_REQ_RTL9603CVD */
        /* offset address */    0x703010,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_AES_KEY_SWITCH_REQ_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_AES_KEY_SWITCH_TIME_RTL9603CVD */
        /* offset address */    0x703014,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_AES_KEY_SWITCH_TIME_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_AES_KEY_WORD_IND_RTL9603CVD */
        /* offset address */    0x703020,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_AES_KEY_WORD_IND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_AES_WORD_DATA_RTL9603CVD */
        /* offset address */    0x703024,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_AES_WORD_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CTL_INFO_RTL9603CVD */
        /* offset address */    0x703280,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CTL_INFO_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CTL_DATA_RTL9603CVD */
        /* offset address */    0x703284,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CTL_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CIPHER_1_RTL9603CVD */
        /* offset address */    0x703288,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CIPHER_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CIPHER_2_RTL9603CVD */
        /* offset address */    0x70328C,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CIPHER_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_KEY_EXPN_RTL9603CVD */
        /* offset address */    0x703290,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   KEY_EXPN_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_AES_DECRYPT */
#if defined(CONFIG_SDK_CHIP_FEATURE_GEM_PORT_DOWNSTREAM)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_RX_CNTR_IND_RTL9603CVD */
        /* offset address */    0x704040,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_RX_CNTR_IND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_RX_CNTR_STAT_RTL9603CVD */
        /* offset address */    0x704044,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_RX_CNTR_STAT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_FWD_CNTR_IND_RTL9603CVD */
        /* offset address */    0x70404C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_FWD_CNTR_IND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_FWD_CNTR_STAT_RTL9603CVD */
        /* offset address */    0x704050,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_FWD_CNTR_STAT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_MISC_IND_RTL9603CVD */
        /* offset address */    0x704064,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_MISC_IND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_MISC_CNTR_STAT_RTL9603CVD */
        /* offset address */    0x704068,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_MISC_CNTR_STAT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_MC_CFG_RTL9603CVD */
        /* offset address */    0x704080,
        /* field numbers */     11,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_MC_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_MC_IND_RTL9603CVD */
        /* offset address */    0x704084,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_MC_IND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_MC_WR_RTL9603CVD */
        /* offset address */    0x704088,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_MC_WR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_MC_RD_RTL9603CVD */
        /* offset address */    0x704090,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_MC_RD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_FRM_TIMEOUT_RTL9603CVD */
        /* offset address */    0x704098,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_FRM_TIMEOUT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_MC_ADDR_PTN_IPV4_RTL9603CVD */
        /* offset address */    0x70409C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_MC_ADDR_PTN_IPV4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_DS_MC_ADDR_PTN_IPV6_RTL9603CVD */
        /* offset address */    0x7040A0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_DS_MC_ADDR_PTN_IPV6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CLASSIFY_BUF_RTL9603CVD */
        /* offset address */    0x704280,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CLASSIFY_BUF_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CLASSIFY_CNTR_RTL9603CVD */
        /* offset address */    0x704284,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CLASSIFY_CNTR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ASSEMBLY_RTL9603CVD */
        /* offset address */    0x704288,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   ASSEMBLY_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MC_FILTER_RTL9603CVD */
        /* offset address */    0x70428C,
        /* field numbers */     14,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   MC_FILTER_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_GEM_PORT_DOWNSTREAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_GTC_UPSTREAM)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_INTR_DLT_RTL9603CVD */
        /* offset address */    0x705000,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_INTR_DLT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_INTR_MASK_RTL9603CVD */
        /* offset address */    0x705004,
        /* field numbers */     11,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_INTR_MASK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_INTR_STS_RTL9603CVD */
        /* offset address */    0x705008,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_INTR_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_ONU_ID_RTL9603CVD */
        /* offset address */    0x705010,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_ONU_ID_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_CFG_RTL9603CVD */
        /* offset address */    0x705014,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_WRITE_PROTECT_RTL9603CVD */
        /* offset address */    0x705018,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_WRITE_PROTECT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_TX_PATTERN_CTL_RTL9603CVD */
        /* offset address */    0x705020,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_TX_PATTERN_CTL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_TX_PATTERN_BG_RTL9603CVD */
        /* offset address */    0x705024,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_TX_PATTERN_BG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_TX_PATTERN_FG_RTL9603CVD */
        /* offset address */    0x705028,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_TX_PATTERN_FG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_MIN_DELAY_RTL9603CVD */
        /* offset address */    0x705040,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_MIN_DELAY_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_EQD_RTL9603CVD */
        /* offset address */    0x705044,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_EQD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_LASER_RTL9603CVD */
        /* offset address */    0x70504C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_LASER_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_BOH_CFG_RTL9603CVD */
        /* offset address */    0x705054,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_BOH_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_BOH_DATA_RTL9603CVD */
        /* offset address */    0x705080,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 11,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_BOH_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_PLOAM_IND_RTL9603CVD */
        /* offset address */    0x7050C0,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_PLOAM_IND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_PLOAM_DATA_RTL9603CVD */
        /* offset address */    0x7050E0,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_PLOAM_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_PLOAM_CFG_RTL9603CVD */
        /* offset address */    0x705100,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_PLOAM_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_MISC_CNTR_IDX_RTL9603CVD */
        /* offset address */    0x705140,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_MISC_CNTR_IDX_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_MISC_CNTR_STAT_RTL9603CVD */
        /* offset address */    0x705148,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_MISC_CNTR_STAT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_RDI_RTL9603CVD */
        /* offset address */    0x705180,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_RDI_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_DG_RTL9603CVD */
        /* offset address */    0x705184,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_DG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_OPTIC_SD_TH_RTL9603CVD */
        /* offset address */    0x705188,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_OPTIC_SD_TH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_PROC_MODE_RTL9603CVD */
        /* offset address */    0x705200,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_PROC_MODE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_G_DMY_XX_01_RTL9603CVD */
        /* offset address */    0x705260,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   G_DMY_XX_01_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_G_DMY_XX_02_RTL9603CVD */
        /* offset address */    0x705264,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   G_DMY_XX_02_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_G_DMY_XX_03_RTL9603CVD */
        /* offset address */    0x705268,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   G_DMY_XX_03_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_PWR_SAV_MODE_RTL9603CVD */
        /* offset address */    0x70526C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_PWR_SAV_MODE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GTC_US_TX_PTN_BEN_OFF_RTL9603CVD */
        /* offset address */    0x705270,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GTC_US_TX_PTN_BEN_OFF_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_BWM_TBL_RTL9603CVD */
        /* offset address */    0x705280,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   BWM_TBL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_BWM_MEM0_RTL9603CVD */
        /* offset address */    0x705284,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   BWM_MEM0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_BWM_MEM1_RTL9603CVD */
        /* offset address */    0x705288,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   BWM_MEM1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PLOAM_A_RTL9603CVD */
        /* offset address */    0x70528C,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PLOAM_A_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_BISTXXX_RTL9603CVD */
        /* offset address */    0x705290,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   BISTXXX_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DBR_RTL9603CVD */
        /* offset address */    0x705294,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DBR_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_GTC_UPSTREAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_GEM_UPSTREAM)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_US_INTR_DLT_RTL9603CVD */
        /* offset address */    0x706000,
        /* field numbers */     12,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_US_INTR_DLT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_US_INTR_MASK_RTL9603CVD */
        /* offset address */    0x706004,
        /* field numbers */     11,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_US_INTR_MASK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_US_INTR_STS_RTL9603CVD */
        /* offset address */    0x706008,
        /* field numbers */     11,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_US_INTR_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_US_PTI_CFG_RTL9603CVD */
        /* offset address */    0x706020,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_US_PTI_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_US_PWR_SAV_CFG_RTL9603CVD */
        /* offset address */    0x706024,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_US_PWR_SAV_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_US_ETH_GEM_RX_CNTR_IDX_RTL9603CVD */
        /* offset address */    0x706048,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_US_ETH_GEM_RX_CNTR_IDX_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_US_ETH_GEM_RX_CNTR_STAT_RTL9603CVD */
        /* offset address */    0x70604C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_US_ETH_GEM_RX_CNTR_STAT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_US_PTN_CTRL_RTL9603CVD */
        /* offset address */    0x706054,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_US_PTN_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_US_EOB_MERGE_RTL9603CVD */
        /* offset address */    0x706260,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_US_EOB_MERGE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PCFG_RTL9603CVD */
        /* offset address */    0x706280,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PCFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GEM_BCNT_RTL9603CVD */
        /* offset address */    0x706284,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GEM_BCNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIFO_BANK0_RTL9603CVD */
        /* offset address */    0x706288,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIFO_BANK0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FIFO_BANK1_RTL9603CVD */
        /* offset address */    0x70628C,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FIFO_BANK1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IDLE_BCNT_RTL9603CVD */
        /* offset address */    0x706290,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IDLE_BCNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GEM_PCNT_RTL9603CVD */
        /* offset address */    0x706294,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   GEM_PCNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_US_PORT_MAP_RTL9603CVD */
        /* offset address */    0x706400,
        /* field numbers */     2,
        /* array offset */      32,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_US_PORT_MAP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GPON_GEM_US_BYTE_STAT_RTL9603CVD */
        /* offset address */    0x706800,
        /* field numbers */     2,
        /* array offset */      64,
        /* array index */       0, 127,
        /* port index */        0, 0,
        /* register fields */   GPON_GEM_US_BYTE_STAT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TCONT_IDLE_BYTE_STAT_RTL9603CVD */
        /* offset address */    0x706C00,
        /* field numbers */     2,
        /* array offset */      64,
        /* array index */       0, 31,
        /* port index */        0, 0,
        /* register fields */   TCONT_IDLE_BYTE_STAT_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_GEM_UPSTREAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_EPON_CONFIGURATION)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_FEC_CONFIG_RTL9603CVD */
        /* offset address */    0x36000,
        /* field numbers */     12,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_FEC_CONFIG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_ASIC_TIMING_ADJUST1_RTL9603CVD */
        /* offset address */    0x36004,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_ASIC_TIMING_ADJUST1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_ASIC_TIMING_ADJUST2_RTL9603CVD */
        /* offset address */    0x36008,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_ASIC_TIMING_ADJUST2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_RGSTR1_RTL9603CVD */
        /* offset address */    0x3600C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_RGSTR1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_RGSTR2_RTL9603CVD */
        /* offset address */    0x36010,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_RGSTR2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_DEBUG1_RTL9603CVD */
        /* offset address */    0x36014,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_DEBUG1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_DEBUG2_RTL9603CVD */
        /* offset address */    0x36018,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_DEBUG2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_TIMER_CONFIG1_RTL9603CVD */
        /* offset address */    0x3601C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_TIMER_CONFIG1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_INTR_RTL9603CVD */
        /* offset address */    0x36020,
        /* field numbers */     19,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_INTR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SYNC_TIME_RTL9603CVD */
        /* offset address */    0x36024,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SYNC_TIME_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LASER_ON_OFF_TIME_RTL9603CVD */
        /* offset address */    0x36028,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LASER_ON_OFF_TIME_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MIN_GRANT_START_RTL9603CVD */
        /* offset address */    0x3602C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MIN_GRANT_START_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MAX_GRANT_START_RTL9603CVD */
        /* offset address */    0x36030,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MAX_GRANT_START_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_TIME_CTRL_RTL9603CVD */
        /* offset address */    0x36034,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_TIME_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EP_MISC_RTL9603CVD */
        /* offset address */    0x36038,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EP_MISC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LLID_TABLE_RTL9603CVD */
        /* offset address */    0x3603C,
        /* field numbers */     13,
        /* array offset */      96,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   LLID_TABLE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_MPCP_CTR_RTL9603CVD */
        /* offset address */    0x3609C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_MPCP_CTR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_TX_CTRL_RTL9603CVD */
        /* offset address */    0x360A0,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_TX_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_DECRYP_CFG_RTL9603CVD */
        /* offset address */    0x360A4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_DECRYP_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_DECRYP_KEY0_RTL9603CVD */
        /* offset address */    0x360A8,
        /* field numbers */     1,
        /* array offset */      24,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   EPON_DECRYP_KEY0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_DECRYP_KEY1_RTL9603CVD */
        /* offset address */    0x360C8,
        /* field numbers */     1,
        /* array offset */      24,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   EPON_DECRYP_KEY1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_SCB_DECRYP_KEY0_RTL9603CVD */
        /* offset address */    0x360E8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_SCB_DECRYP_KEY0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_SCB_DECRYP_KEY1_RTL9603CVD */
        /* offset address */    0x360EC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_SCB_DECRYP_KEY1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_MISC_CFG_RTL9603CVD */
        /* offset address */    0x360F0,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_MISC_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_LOCAL_TIME_RTL9603CVD */
        /* offset address */    0x360F4,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_LOCAL_TIME_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_REG_ACK_RTL9603CVD */
        /* offset address */    0x360F8,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_REG_ACK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_GATE_CTRL_RTL9603CVD */
        /* offset address */    0x2D8E4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_GATE_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_GRANT_SHIFT_START_RTL9603CVD */
        /* offset address */    0x360FC,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_GRANT_SHIFT_START_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_GATE_ANA_RTL9603CVD */
        /* offset address */    0x36100,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_GATE_ANA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_GATE_ANA_CNT_RTL9603CVD */
        /* offset address */    0x36104,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_GATE_ANA_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_TBL_ACCESS_STS_RTL9603CVD */
        /* offset address */    0x36108,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_TBL_ACCESS_STS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_TBL_ACCESS_RD_DATA_RTL9603CVD */
        /* offset address */    0x3610C,
        /* field numbers */     2,
        /* array offset */      64,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_TBL_ACCESS_RD_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_RPT_QSET_NUM1_RTL9603CVD */
        /* offset address */    0x36114,
        /* field numbers */     1,
        /* array offset */      3,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   EPON_RPT_QSET_NUM1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_RPT_LVL1_RTL9603CVD */
        /* offset address */    0x36118,
        /* field numbers */     1,
        /* array offset */      16,
        /* array index */       0, 2,
        /* port index */        0, 0,
        /* register fields */   EPON_RPT_LVL1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_SCH_TIMING_RTL9603CVD */
        /* offset address */    0x36120,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_SCH_TIMING_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_FEC_RST_RTL9603CVD */
        /* offset address */    0x36124,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_FEC_RST_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DET_BEN_OFF_COND_RTL9603CVD */
        /* offset address */    0x36128,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DET_BEN_OFF_COND_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PRG_EPON_GN0_RTL9603CVD */
        /* offset address */    0x3612C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PRG_EPON_GN0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PRG_EPON_GN1_RTL9603CVD */
        /* offset address */    0x36130,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PRG_EPON_GN1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PRG_EPON_GN2_RTL9603CVD */
        /* offset address */    0x36134,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PRG_EPON_GN2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DBG_LCTM_DRF_RTL9603CVD */
        /* offset address */    0x36138,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DBG_LCTM_DRF_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CLR_INVLD_LID_GN_RTL9603CVD */
        /* offset address */    0x3613C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CLR_INVLD_LID_GN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DS_PRS_LC_FEC_RTL9603CVD */
        /* offset address */    0x36140,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DS_PRS_LC_FEC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_ERR_INTR2_RTL9603CVD */
        /* offset address */    0x36144,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_ERR_INTR2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_DET_OFF1_OFST_RTL9603CVD */
        /* offset address */    0x36148,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   DET_OFF1_OFST_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_REG_BAK0_RTL9603CVD */
        /* offset address */    0x3614C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_REG_BAK0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_REG_BAK1_RTL9603CVD */
        /* offset address */    0x36150,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_REG_BAK1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_REG_BAK2_RTL9603CVD */
        /* offset address */    0x36154,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_REG_BAK2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_MSK_NXT_CNT_RTL9603CVD */
        /* offset address */    0x36158,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_MSK_NXT_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_GRANT_INDACS_CMD_RTL9603CVD */
        /* offset address */    0x3615C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_GRANT_INDACS_CMD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_GRANT_INDACS_DATA0_RTL9603CVD */
        /* offset address */    0x36160,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_GRANT_INDACS_DATA0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_GRANT_INDACS_DATA1_RTL9603CVD */
        /* offset address */    0x36164,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_GRANT_INDACS_DATA1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_GRANT_INDACS_DATA2_RTL9603CVD */
        /* offset address */    0x36168,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_GRANT_INDACS_DATA2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_MPCP_DROP_CNT_RTL9603CVD */
        /* offset address */    0x3616C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_MPCP_DROP_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_TOD_EN_RTL9603CVD */
        /* offset address */    0x36170,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_TOD_EN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_TOD_LOCAL_TIME_RTL9603CVD */
        /* offset address */    0x36174,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_TOD_LOCAL_TIME_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_MSK_NXT_CNT2_RTL9603CVD */
        /* offset address */    0x36178,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_MSK_NXT_CNT2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_TOD_TIME_RTL9603CVD */
        /* offset address */    0x3617C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_TOD_TIME_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_RDM_SEED_RTL9603CVD */
        /* offset address */    0x36180,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_RDM_SEED_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_ASIC_OPTI2_RTL9603CVD */
        /* offset address */    0x36184,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_ASIC_OPTI2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_ASIC_OPTI1_RTL9603CVD */
        /* offset address */    0x36188,
        /* field numbers */     20,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_ASIC_OPTI1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_REG_REQ_ACK_RTL9603CVD */
        /* offset address */    0x3618C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_REG_REQ_ACK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_REG_REQ_PAD_DATA_RTL9603CVD */
        /* offset address */    0x36190,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   EPON_REG_REQ_PAD_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_REG_ACK_PAD_DATA_RTL9603CVD */
        /* offset address */    0x36198,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   EPON_REG_ACK_PAD_DATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_TX_OPT_RTL9603CVD */
        /* offset address */    0x361A0,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_TX_OPT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_US_INF_DBG_RTL9603CVD */
        /* offset address */    0x361A4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_US_INF_DBG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_TX_SD_CHK_RTL9603CVD */
        /* offset address */    0x361A8,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_TX_SD_CHK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_EPON_ASIC_OPTI3_RTL9603CVD */
        /* offset address */    0x361AC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   EPON_ASIC_OPTI3_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_EPON_CONFIGURATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_FLOW_TRAFFIC_TABLE)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FT_TRF_RTL9603CVD */
        /* offset address */    0x800000,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1023,
        /* port index */        0, 0,
        /* register fields */   FT_TRF_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_FLOW_TRAFFIC_TABLE */
#if defined(CONFIG_SDK_CHIP_FEATURE_FB_CTRL)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MODE_RTL9603CVD */
        /* offset address */    0x801000,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MODE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_L34_RTL9603CVD */
        /* offset address */    0x801008,
        /* field numbers */     29,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   L34_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_LUP_RTL9603CVD */
        /* offset address */    0x80100C,
        /* field numbers */     12,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   LUP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PRE_HASH_ITM1_RTL9603CVD */
        /* offset address */    0x801010,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PRE_HASH_ITM1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PRE_HASH_ITM2_RTL9603CVD */
        /* offset address */    0x801014,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PRE_HASH_ITM2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PRE_HASH_ITM3_RTL9603CVD */
        /* offset address */    0x801018,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PRE_HASH_ITM3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PRE_HASH_ITM4_RTL9603CVD */
        /* offset address */    0x80101C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PRE_HASH_ITM4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CAM_TRF_RTL9603CVD */
        /* offset address */    0x801020,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CAM_TRF_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_IF_TRF_RTL9603CVD */
        /* offset address */    0x801028,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   IF_TRF_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PIPE_SIG_RTL9603CVD */
        /* offset address */    0x80102C,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PIPE_SIG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MTR_CTRL_RTL9603CVD */
        /* offset address */    0x801030,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   MTR_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TCP_ACK_RTL9603CVD */
        /* offset address */    0x801034,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TCP_ACK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GRE_SEQ_RTL9603CVD */
        /* offset address */    0x801080,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   GRE_SEQ_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_GRE_ACK_RTL9603CVD */
        /* offset address */    0x8010C0,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 15,
        /* port index */        0, 0,
        /* register fields */   GRE_ACK_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_FB_CTRL */
#if defined(CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_NAT_TBL_ACCESS_CTRL_RTL9603CVD */
        /* offset address */    0x801100,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   NAT_TBL_ACCESS_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_NAT_TBL_ACCESS_CLR_RTL9603CVD */
        /* offset address */    0x801104,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   NAT_TBL_ACCESS_CLR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_NAT_TBL_ACCESS_RDDATA_RTL9603CVD */
        /* offset address */    0x801110,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   NAT_TBL_ACCESS_RDDATA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_NAT_TBL_ACCESS_WRDATA_RTL9603CVD */
        /* offset address */    0x801180,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 7,
        /* port index */        0, 0,
        /* register fields */   NAT_TBL_ACCESS_WRDATA_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS */
#if defined(CONFIG_SDK_CHIP_FEATURE_FB_HSBA)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSBA_CTRL_RTL9603CVD */
        /* offset address */    0x801200,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   HSBA_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSB_DESC_RTL9603CVD */
        /* offset address */    0x801210,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 12,
        /* port index */        0, 0,
        /* register fields */   HSB_DESC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HSA_DESC_RTL9603CVD */
        /* offset address */    0x801280,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 6,
        /* port index */        0, 0,
        /* register fields */   HSA_DESC_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_FB_HSBA */
#if defined(CONFIG_SDK_CHIP_FEATURE_CC_CTRL)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_CFG_RTL9603CVD */
        /* offset address */    0x801300,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_CFG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_BAB_RTL9603CVD */
        /* offset address */    0x801304,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_BAB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_INTR_RTL9603CVD */
        /* offset address */    0x801308,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_INTR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_CMD_RTL9603CVD */
        /* offset address */    0x80130C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_CMD_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_SFLW_0_RTL9603CVD */
        /* offset address */    0x801310,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_SFLW_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_SFLW_1_RTL9603CVD */
        /* offset address */    0x801314,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_SFLW_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_SFLW_2_RTL9603CVD */
        /* offset address */    0x801318,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_SFLW_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_SFLW_3_RTL9603CVD */
        /* offset address */    0x80131C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_SFLW_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_SFLW_4_RTL9603CVD */
        /* offset address */    0x801320,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_SFLW_4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_SFLW_5_RTL9603CVD */
        /* offset address */    0x801324,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_SFLW_5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_SFLW_6_RTL9603CVD */
        /* offset address */    0x801328,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_SFLW_6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_SFLW_7_RTL9603CVD */
        /* offset address */    0x80132C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_SFLW_7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_SFLW_8_RTL9603CVD */
        /* offset address */    0x801330,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_SFLW_8_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_STS_0_RTL9603CVD */
        /* offset address */    0x801334,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_STS_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_STS_1_RTL9603CVD */
        /* offset address */    0x801338,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_STS_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_STS_2_RTL9603CVD */
        /* offset address */    0x80133C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_STS_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_STS_3_RTL9603CVD */
        /* offset address */    0x801340,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_STS_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_CC_STA_RTL9603CVD */
        /* offset address */    0x801344,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   CC_STA_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_CC_CTRL */
#if defined(CONFIG_SDK_CHIP_FEATURE_FB_MTR)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_MTR_SETTING_RTL9603CVD */
        /* offset address */    0x801400,
        /* field numbers */     5,
        /* array offset */      64,
        /* array index */       0, 31,
        /* port index */        0, 0,
        /* register fields */   MTR_SETTING_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_FB_MTR */
#if defined(CONFIG_SDK_CHIP_FEATURE_TEMP_REGISTER)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_GLB_CTRL_RTL9603CVD */
        /* offset address */    0x248,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_GLB_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_ALE_GLB_RTL9603CVD */
        /* offset address */    0x110F0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_ALE_GLB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_ALE_ACL_RTL9603CVD */
        /* offset address */    0x15470,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_ALE_ACL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_ALE_CVLAN_RTL9603CVD */
        /* offset address */    0x130E0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_ALE_CVLAN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_ALE_DPM_RTL9603CVD */
        /* offset address */    0x1C458,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_ALE_DPM_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_ALE_L2_RTL9603CVD */
        /* offset address */    0x171B8,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_ALE_L2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_ALE_MLTVLAN_RTL9603CVD */
        /* offset address */    0x18000,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_ALE_MLTVLAN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_ALE_SVLAN_RTL9603CVD */
        /* offset address */    0x1401C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_ALE_SVLAN_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_ALE_EAV_AFBK_RTL9603CVD */
        /* offset address */    0x1B038,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_ALE_EAV_AFBK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_INTR_RTL9603CVD */
        /* offset address */    0x1D030,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_INTR_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_LED_RTL9603CVD */
        /* offset address */    0x1E094,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_LED_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_PER_PORT_MAC_RTL9603CVD */
        /* offset address */    0x20028,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 0,
        /* port index */        0, 5,
        /* register fields */   RGF_VER_PER_PORT_MAC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_SDSREG_RTL9603CVD */
        /* offset address */    0x400E8,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_SDSREG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_SWCORE_RTL9603CVD */
        /* offset address */    0x231A8,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_SWCORE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_EPON_CTRL_RTL9603CVD */
        /* offset address */    0x361B0,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_EPON_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_ALE_RMA_ATTACK_RTL9603CVD */
        /* offset address */    0x26014,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_ALE_RMA_ATTACK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_BIST_CTRL_RTL9603CVD */
        /* offset address */    0x310C8,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_BIST_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_EGR_OUTQ_RTL9603CVD */
        /* offset address */    0x2D144,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_EGR_OUTQ_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_EGR_SCH_RTL9603CVD */
        /* offset address */    0x2D8E8,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_EGR_SCH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_ALE_HSA_RTL9603CVD */
        /* offset address */    0x2A198,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_ALE_HSA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_ALE_METER_RTL9603CVD */
        /* offset address */    0x25190,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_ALE_METER_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_MIB_CTRL_RTL9603CVD */
        /* offset address */    0x34034,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_MIB_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_ALE_PISO_RTL9603CVD */
        /* offset address */    0x27018,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_ALE_PISO_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_CHIP_INFO_RTL9603CVD */
        /* offset address */    0x1000C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_CHIP_INFO_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_PHY_IP_RTL9603CVD */
        /* offset address */    0x1F090,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_PHY_IP_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_PONIP_GLB_RTL9603CVD */
        /* offset address */    0xF0006C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_PONIP_GLB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_PONIP_US_RTL9603CVD */
        /* offset address */    0xF027B4,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_PONIP_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_PONIP_DS_RTL9603CVD */
        /* offset address */    0xF0A12C,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_PONIP_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RGF_VER_SWPBO_RTL9603CVD */
        /* offset address */    0xF12134,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   RGF_VER_SWPBO_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_GLB_CTRL_RTL9603CVD */
        /* offset address */    0x24C,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_GLB_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_ALE_GLB_RTL9603CVD */
        /* offset address */    0x110F4,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_ALE_GLB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_ALE_DPM_RTL9603CVD */
        /* offset address */    0x1C45C,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_ALE_DPM_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_ALE_EAV_AFBK_RTL9603CVD */
        /* offset address */    0x1B03C,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_ALE_EAV_AFBK_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_LED_RTL9603CVD */
        /* offset address */    0x1E098,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_LED_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_PER_PORT_MAC_RTL9603CVD */
        /* offset address */    0x2002C,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 5,
        /* register fields */   RSVD_PER_PORT_MAC_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_SDSREG_RTL9603CVD */
        /* offset address */    0x400EC,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_SDSREG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_SWCORE_RTL9603CVD */
        /* offset address */    0x231AC,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_SWCORE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_EPON_CTRL_RTL9603CVD */
        /* offset address */    0x361B4,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_EPON_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_EGR_OUTQ_RTL9603CVD */
        /* offset address */    0x2D148,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_EGR_OUTQ_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_EGR_SCH_RTL9603CVD */
        /* offset address */    0x2D8EC,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_EGR_SCH_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_ALE_HSA_RTL9603CVD */
        /* offset address */    0x2A19C,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_ALE_HSA_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_ALE_METER_RTL9603CVD */
        /* offset address */    0x25194,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_ALE_METER_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_PONIP_GLB_RTL9603CVD */
        /* offset address */    0xF00070,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_PONIP_GLB_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_PONIP_US_RTL9603CVD */
        /* offset address */    0xF027B8,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_PONIP_US_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_PONIP_DS_RTL9603CVD */
        /* offset address */    0xF0A130,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_PONIP_DS_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_RSVD_SWPBO_RTL9603CVD */
        /* offset address */    0xF12138,
        /* field numbers */     1,
        /* array offset */      32,
        /* array index */       0, 1,
        /* port index */        0, 0,
        /* register fields */   RSVD_SWPBO_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_TEMP_REGISTER */
#if defined(CONFIG_SDK_CHIP_FEATURE_1PPSTOD__1_PLUSE_PER_SECOND_TIME_OF_DAY_)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PPS_CTRL_RTL9603CVD */
        /* offset address */    0x1B044,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PPS_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TOD_FRAME_CONFIG_RTL9603CVD */
        /* offset address */    0x1B048,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TOD_FRAME_CONFIG_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HARDWARE_DEFINE_FRAME_1_RTL9603CVD */
        /* offset address */    0x1B04C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   HARDWARE_DEFINE_FRAME_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_HARDWARE_DEFINE_FRAME_0_RTL9603CVD */
        /* offset address */    0x1B050,
        /* field numbers */     1,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   HARDWARE_DEFINE_FRAME_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SOFTWARE_DEFINE_FRAME_7_RTL9603CVD */
        /* offset address */    0x1B054,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SOFTWARE_DEFINE_FRAME_7_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SOFTWARE_DEFINE_FRAME_6_RTL9603CVD */
        /* offset address */    0x1B058,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SOFTWARE_DEFINE_FRAME_6_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SOFTWARE_DEFINE_FRAME_5_RTL9603CVD */
        /* offset address */    0x1B05C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SOFTWARE_DEFINE_FRAME_5_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SOFTWARE_DEFINE_FRAME_4_RTL9603CVD */
        /* offset address */    0x1B060,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SOFTWARE_DEFINE_FRAME_4_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SOFTWARE_DEFINE_FRAME_3_RTL9603CVD */
        /* offset address */    0x1B064,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SOFTWARE_DEFINE_FRAME_3_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SOFTWARE_DEFINE_FRAME_2_RTL9603CVD */
        /* offset address */    0x1B068,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SOFTWARE_DEFINE_FRAME_2_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SOFTWARE_DEFINE_FRAME_1_RTL9603CVD */
        /* offset address */    0x1B06C,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SOFTWARE_DEFINE_FRAME_1_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SOFTWARE_DEFINE_FRAME_0_RTL9603CVD */
        /* offset address */    0x1B070,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SOFTWARE_DEFINE_FRAME_0_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TOD_BAUDRATE_RTL9603CVD */
        /* offset address */    0x1B074,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TOD_BAUDRATE_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_TOD_DATA_FRAME_RTL9603CVD */
        /* offset address */    0x1B078,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   TOD_DATA_FRAME_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_1PPSTOD__1_PLUSE_PER_SECOND_TIME_OF_DAY_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_WDIG)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG00_RTL9603CVD */
        /* offset address */    0x40480,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG00_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG01_RTL9603CVD */
        /* offset address */    0x40484,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG01_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG02_RTL9603CVD */
        /* offset address */    0x40488,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG02_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG03_RTL9603CVD */
        /* offset address */    0x4048C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG03_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG04_RTL9603CVD */
        /* offset address */    0x40490,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG04_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG05_RTL9603CVD */
        /* offset address */    0x40494,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG05_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG06_RTL9603CVD */
        /* offset address */    0x40498,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG06_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG07_RTL9603CVD */
        /* offset address */    0x4049C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG07_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG08_RTL9603CVD */
        /* offset address */    0x404A0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG08_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG09_RTL9603CVD */
        /* offset address */    0x404A4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG09_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG10_RTL9603CVD */
        /* offset address */    0x404A8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG10_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG11_RTL9603CVD */
        /* offset address */    0x404AC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG11_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG12_RTL9603CVD */
        /* offset address */    0x404B0,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG12_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG13_RTL9603CVD */
        /* offset address */    0x404B4,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG13_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG14_RTL9603CVD */
        /* offset address */    0x404B8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG14_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG15_RTL9603CVD */
        /* offset address */    0x404BC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG15_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_WDIG_REG16_RTL9603CVD */
        /* offset address */    0x404C0,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_WDIG_REG16_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_WDIG */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_MISC)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG00_RTL9603CVD */
        /* offset address */    0x40500,
        /* field numbers */     17,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG00_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG01_RTL9603CVD */
        /* offset address */    0x40504,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG01_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG02_RTL9603CVD */
        /* offset address */    0x40508,
        /* field numbers */     17,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG02_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG03_RTL9603CVD */
        /* offset address */    0x4050C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG03_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG04_RTL9603CVD */
        /* offset address */    0x40510,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG04_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG05_RTL9603CVD */
        /* offset address */    0x40514,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG05_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG06_RTL9603CVD */
        /* offset address */    0x40518,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG06_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG07_RTL9603CVD */
        /* offset address */    0x4051C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG07_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG08_RTL9603CVD */
        /* offset address */    0x40520,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG08_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG09_RTL9603CVD */
        /* offset address */    0x40524,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG09_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG10_RTL9603CVD */
        /* offset address */    0x40528,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG10_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG11_RTL9603CVD */
        /* offset address */    0x4052C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG11_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG12_RTL9603CVD */
        /* offset address */    0x40530,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG12_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG13_RTL9603CVD */
        /* offset address */    0x40534,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG13_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG14_RTL9603CVD */
        /* offset address */    0x40538,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG14_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG15_RTL9603CVD */
        /* offset address */    0x4053C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG15_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG16_RTL9603CVD */
        /* offset address */    0x40540,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG16_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG17_RTL9603CVD */
        /* offset address */    0x40544,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG17_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG18_RTL9603CVD */
        /* offset address */    0x40548,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG18_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG19_RTL9603CVD */
        /* offset address */    0x4054C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG19_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG20_RTL9603CVD */
        /* offset address */    0x40550,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG20_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG21_RTL9603CVD */
        /* offset address */    0x40554,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG21_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG22_RTL9603CVD */
        /* offset address */    0x40558,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG22_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG23_RTL9603CVD */
        /* offset address */    0x4055C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG23_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG24_RTL9603CVD */
        /* offset address */    0x40560,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG24_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG25_RTL9603CVD */
        /* offset address */    0x40564,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG25_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG26_RTL9603CVD */
        /* offset address */    0x40568,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG26_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG27_RTL9603CVD */
        /* offset address */    0x4056C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG27_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG28_RTL9603CVD */
        /* offset address */    0x40570,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG28_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG29_RTL9603CVD */
        /* offset address */    0x40574,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG29_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG30_RTL9603CVD */
        /* offset address */    0x40578,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG30_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_MISC_REG31_RTL9603CVD */
        /* offset address */    0x4057C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_MISC_REG31_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_MISC */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_COM)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG00_RTL9603CVD */
        /* offset address */    0x40580,
        /* field numbers */     14,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG00_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG01_RTL9603CVD */
        /* offset address */    0x40584,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG01_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG02_RTL9603CVD */
        /* offset address */    0x40588,
        /* field numbers */     12,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG02_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG03_RTL9603CVD */
        /* offset address */    0x4058C,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG03_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG04_RTL9603CVD */
        /* offset address */    0x40590,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG04_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG05_RTL9603CVD */
        /* offset address */    0x40594,
        /* field numbers */     11,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG05_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG06_RTL9603CVD */
        /* offset address */    0x40598,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG06_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG07_RTL9603CVD */
        /* offset address */    0x4059C,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG07_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG08_RTL9603CVD */
        /* offset address */    0x405A0,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG08_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG09_RTL9603CVD */
        /* offset address */    0x405A4,
        /* field numbers */     13,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG09_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG10_RTL9603CVD */
        /* offset address */    0x405A8,
        /* field numbers */     9,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG10_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG11_RTL9603CVD */
        /* offset address */    0x405AC,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG11_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG12_RTL9603CVD */
        /* offset address */    0x405B0,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG12_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG13_RTL9603CVD */
        /* offset address */    0x405B4,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG13_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG14_RTL9603CVD */
        /* offset address */    0x405B8,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG14_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG15_RTL9603CVD */
        /* offset address */    0x405BC,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG15_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG16_RTL9603CVD */
        /* offset address */    0x405C0,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG16_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG17_RTL9603CVD */
        /* offset address */    0x405C4,
        /* field numbers */     10,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG17_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG18_RTL9603CVD */
        /* offset address */    0x405C8,
        /* field numbers */     6,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG18_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG19_RTL9603CVD */
        /* offset address */    0x405CC,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG19_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG20_RTL9603CVD */
        /* offset address */    0x405D0,
        /* field numbers */     11,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG20_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG21_RTL9603CVD */
        /* offset address */    0x405D4,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG21_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG22_RTL9603CVD */
        /* offset address */    0x405D8,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG22_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG23_RTL9603CVD */
        /* offset address */    0x405DC,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG23_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG24_RTL9603CVD */
        /* offset address */    0x405E0,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG24_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG25_RTL9603CVD */
        /* offset address */    0x405E4,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG25_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG26_RTL9603CVD */
        /* offset address */    0x405E8,
        /* field numbers */     11,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG26_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG27_RTL9603CVD */
        /* offset address */    0x405EC,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG27_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG28_RTL9603CVD */
        /* offset address */    0x405F0,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG28_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG29_RTL9603CVD */
        /* offset address */    0x405F4,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG29_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG30_RTL9603CVD */
        /* offset address */    0x405F8,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG30_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_COM_REG31_RTL9603CVD */
        /* offset address */    0x405FC,
        /* field numbers */     7,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_COM_REG31_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_COM */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_SPD)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_SPD_REG32_RTL9603CVD */
        /* offset address */    0x40600,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_SPD_REG32_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_SPD_REG33_RTL9603CVD */
        /* offset address */    0x40604,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_SPD_REG33_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_SPD_REG34_RTL9603CVD */
        /* offset address */    0x40608,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_SPD_REG34_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_SPD_REG35_RTL9603CVD */
        /* offset address */    0x4060C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_SPD_REG35_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_SPD_REG36_RTL9603CVD */
        /* offset address */    0x40610,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_SPD_REG36_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_SPD_REG37_RTL9603CVD */
        /* offset address */    0x40614,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_SPD_REG37_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_SPD_REG38_RTL9603CVD */
        /* offset address */    0x40618,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_SPD_REG38_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_SPD */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_SPD_1P25G)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_1P25_REG32_RTL9603CVD */
        /* offset address */    0x40680,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_1P25_REG32_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_1P25_REG33_RTL9603CVD */
        /* offset address */    0x40684,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_1P25_REG33_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_1P25_REG34_RTL9603CVD */
        /* offset address */    0x40688,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_1P25_REG34_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_1P25_REG35_RTL9603CVD */
        /* offset address */    0x4068C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_1P25_REG35_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_1P25_REG36_RTL9603CVD */
        /* offset address */    0x40690,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_1P25_REG36_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_1P25_REG37_RTL9603CVD */
        /* offset address */    0x40694,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_1P25_REG37_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_1P25_REG38_RTL9603CVD */
        /* offset address */    0x40698,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_1P25_REG38_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_SPD_1P25G */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_SPD_GPON)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_GPON_REG32_RTL9603CVD */
        /* offset address */    0x40700,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_GPON_REG32_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_GPON_REG33_RTL9603CVD */
        /* offset address */    0x40704,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_GPON_REG33_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_GPON_REG34_RTL9603CVD */
        /* offset address */    0x40708,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_GPON_REG34_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_GPON_REG35_RTL9603CVD */
        /* offset address */    0x4070C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_GPON_REG35_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_GPON_REG36_RTL9603CVD */
        /* offset address */    0x40710,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_GPON_REG36_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_GPON_REG37_RTL9603CVD */
        /* offset address */    0x40714,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_GPON_REG37_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_GPON_REG38_RTL9603CVD */
        /* offset address */    0x40718,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_GPON_REG38_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_SPD_GPON */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_SPD_EPON)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_EPON_REG32_RTL9603CVD */
        /* offset address */    0x40780,
        /* field numbers */     8,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_EPON_REG32_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_EPON_REG33_RTL9603CVD */
        /* offset address */    0x40784,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_EPON_REG33_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_EPON_REG34_RTL9603CVD */
        /* offset address */    0x40788,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_EPON_REG34_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_EPON_REG35_RTL9603CVD */
        /* offset address */    0x4078C,
        /* field numbers */     5,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_EPON_REG35_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_EPON_REG36_RTL9603CVD */
        /* offset address */    0x40790,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_EPON_REG36_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_EPON_REG37_RTL9603CVD */
        /* offset address */    0x40794,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_EPON_REG37_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_SDS_ANA_EPON_REG38_RTL9603CVD */
        /* offset address */    0x40798,
        /* field numbers */     4,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   SDS_ANA_EPON_REG38_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_SPD_EPON */
#if defined(CONFIG_SDK_CHIP_FEATURE_OTHER)
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_PON_RATE_CTRL_RTL9603CVD */
        /* offset address */    0x2D8F4,
        /* field numbers */     3,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   PON_RATE_CTRL_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_WRR_LB_CNT_RTL9603CVD */
        /* offset address */    0x2D8F8,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   WRR_LB_CNT_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_METER_KEEP_FF_RTL9603CVD */
        /* offset address */    0x2519C,
        /* field numbers */     2,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   METER_KEEP_FF_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_FORCE_P_ABLTY_X_RTL9603CVD */
        /* offset address */    0x254,
        /* field numbers */     15,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   FORCE_P_ABLTY_X_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_P_ABLTY_X_RTL9603CVD */
        /* offset address */    0x258,
        /* field numbers */     15,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   P_ABLTY_X_RTL9603CVD_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9603CVD)
    {   /* register name        INT_RTL9603CVD_ABLTY_FORCE_MODE_X_RTL9603CVD */
        /* offset address */    0x25C,
        /* field numbers */     17,
        /* array offset */      0,
        /* array index */       0, 0,
        /* port index */        0, 0,
        /* register fields */   ABLTY_FORCE_MODE_X_RTL9603CVD_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_OTHER */
};

#if defined(CONFIG_SDK_DUMP_REG_WITH_NAME)
rtk_regName_t rtk_rtl9603cvd_regName_list[] =
{
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERFACE)
    {"DIGITAL_INTERFACE_SELECT"},
    {"I2C_CONFIG"},
    {"GPHY_IND_WD"},
    {"GPHY_IND_CMD"},
    {"GPHY_IND_RD"},
    {"FEPHY_POLL"},
    {"EFUSE_CHK_CFG"},
    {"EFUSE_CHK_DATA"},
    {"EFUSE_CHK_STATUS"},
    {"EFUSE_IND_WD"},
    {"EFUSE_IND_CMD"},
    {"EFUSE_IND_RD"},
    {"SC_IND_WD"},
    {"SC_IND_CMD"},
    {"SC_IND_RD"},
    {"REGCTRL_GLB"},
    {"IOPAD_CFG"},
    {"IO_LED_EN"},
    {"IO_MODE_EN"},
    {"IO_UART_SEL"},
    {"IO_GPIO_EN"},
    {"CFG_PCSXF"},
    {"CFG_PHY_CTRL"},
    {"CFG_PHY_INI"},
    {"CFG_POLL_CMD"},
    {"CFG_GETPWRCTRL"},
    {"CFG_HOTCMD1"},
    {"CFG_HOTCMD2_AD"},
    {"CFG_HOTCMD2_CTRL"},
    {"CFG_POLL_ADR_0"},
    {"CFG_POLL_ADR_1"},
    {"CFG_POLL_INV_0"},
    {"CFG_POLL_INV_1"},
    {"CFG_POLL_WD_0"},
    {"CFG_POLL_WD_1"},
    {"CFG_POLL_RD_0"},
    {"CFG_POLL_RD_1"},
    {"CHIP_DEBUG_OUT"},
    {"EFUSE_BOND_CONTENT"},
    {"EFUSE_BOND_RSLT"},
    {"I2C_IND_WD"},
    {"I2C_IND_ADR"},
    {"I2C_IND_CMD"},
    {"I2C_IND_RD"},
    {"CFG_HOTCMD2_TRG"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERFACE */
#if defined(CONFIG_SDK_CHIP_FEATURE_RESET)
    {"SOFTWARE_RST"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_RESET */
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERRUPT)
    {"INTR_CTRL"},
    {"INTR_DBGO_POS"},
    {"INTR_DBGO_NEG"},
    {"INTR_IMR"},
    {"INTR_IMS"},
    {"INTR_STAT"},
    {"INTR_STAT_POS"},
    {"INTR_STAT_NEG"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERRUPT */
#if defined(CONFIG_SDK_CHIP_FEATURE_BIST___BISR)
    {"SW_BIST_CFG_3"},
    {"SW_BIST_CFG_6"},
    {"SW_BIST_CFG_8"},
    {"SW_BIST_CFG_9"},
    {"SW_BIST_CFG_10"},
    {"SW_BIST_CFG_11"},
    {"SW_BIST_CFG_14"},
    {"SW_BIST_CFG_15"},
    {"SW_BIST_CFG_17"},
    {"SW_BIST_CFG_18"},
    {"SW_BIST_CFG_19"},
    {"SW_BIST_CFG_20"},
    {"SW_BIST_CFG_21"},
    {"SW_BIST_CFG_22"},
    {"SW_BIST_CFG_23"},
    {"SW_BIST_CFG_24"},
    {"SW_BIST_CFG_25"},
    {"SW_BIST_CFG_26"},
    {"SW_BIST_CFG_27"},
    {"SW_BIST_CFG_28"},
    {"SW_BIST_CFG_29"},
    {"SW_BIST_CFG_30"},
    {"SW_BIST_CFG_31"},
    {"SW_BIST_CFG_32"},
    {"SW_BIST_CFG_OQ_0"},
    {"SW_BIST_CFG_OQ_1"},
    {"SW_BIST_CFG_OQ_2"},
    {"SW_BIST_CFG_OQ_3"},
    {"SW_BIST_CFG_OQ_4"},
    {"SW_BIST_CFG_OQ_5"},
    {"SW_BIST_CFG_OQ_6"},
    {"SW_BIST_CFG_OQ_7"},
    {"SW_BIST_CFG_37"},
    {"SW_BIST_CFG_38"},
    {"SW_BIST_CFG_39"},
    {"SW_BIST_CFG_40"},
    {"SW_BIST_CFG_41"},
    {"SW_BIST_CFG_42"},
    {"SW_BIST_CFG_43"},
    {"SW_BIST_CFG_44"},
    {"SW_BIST_CFG_45"},
    {"SW_BIST_CFG_46"},
    {"SW_BIST_CFG_47"},
    {"SW_BIST_RSLT"},
    {"SW_BISD_CFG"},
    {"SW_BISD_DOUT"},
    {"SW_BIST_CFG_FERAM"},
    {"SW_BIST_CFG_FEROM"},
    {"SW_BIST_MISR"},
    {"US_BIST_CFG_1"},
    {"US_BIST_CFG_2"},
    {"US_BIST_CFG_3"},
    {"US_BIST_CFG_4"},
    {"US_BIST_CFG_5"},
    {"US_BIST_CFG_6"},
    {"US_BIST_CFG_7"},
    {"US_BIST_CFG_8"},
    {"US_BIST_CFG_9"},
    {"US_BIST_CFG_10"},
    {"US_BIST_CFG_11"},
    {"US_BIST_CFG_12"},
    {"US_BIST_CFG_13"},
    {"US_BIST_CFG_14"},
    {"US_BIST_RSLT"},
    {"DS_BIST_CFG_1"},
    {"DS_BIST_CFG_2"},
    {"DS_BIST_CFG_3"},
    {"DS_BIST_CFG_4"},
    {"DS_BIST_CFG_5"},
    {"DS_BIST_CFG_6"},
    {"DS_BIST_CFG_7"},
    {"DS_BIST_CFG_8"},
    {"DS_BIST_RSLT"},
    {"PBOES_BIST_0"},
    {"PBOES_BIST_1"},
    {"PBOES_BIST_2"},
    {"PBOES_BIST_3"},
    {"PBOES_BIST_4"},
    {"PBOES_BIST_5"},
    {"PBOES_BIST_6"},
    {"PBOES_BIST_7"},
    {"PBOES_BIST_8"},
    {"PBOES_BIST_9"},
    {"PBOES_BIST_10"},
    {"PBOES_BIST_11"},
    {"PBOES_BIST_12"},
    {"PBOES_BIST_13"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_BIST___BISR */
#if defined(CONFIG_SDK_CHIP_FEATURE_LED)
    {"LED_LED"},
    {"DATA_LED_CFG"},
    {"LED_ACTIVE_LOW_CFG"},
    {"SERI_LED_ACTIVE_LOW_CFG"},
    {"LED_FORCE_VALUE_CFG"},
    {"LED_BLINK_RATE_CFG"},
    {"LED_EN"},
    {"SERI_LED_CLK_PER"},
    {"SERI_LED_REFRESH_TIME"},
    {"PON_LED_CFG"},
    {"LED_FLT_MPCP"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_LED */
#if defined(CONFIG_SDK_CHIP_FEATURE_HW_MISC_)
    {"FORCE_P_DMP"},
    {"EN_FORCE_P_DMP"},
    {"GLB_MAC_MISC"},
    {"WRAP_GPHY_MISC"},
    {"SSC_CTRL_0"},
    {"SSC_CTRL_1"},
    {"SSC_CTRL_2"},
    {"SSC_CTRL_3"},
    {"SSC_CTRL_4"},
    {"SSC_CTRL_5"},
    {"SSC_STS"},
    {"THERMAL_CTRL_0"},
    {"THERMAL_CTRL_1"},
    {"THERMAL_CTRL_2"},
    {"THERMAL_CTRL_3"},
    {"THERMAL_CTRL_4"},
    {"THERMAL_CTRL_5"},
    {"THERMAL_CTRL_6"},
    {"THERMAL_CTRL_7"},
    {"THERMAL_STS_0"},
    {"THERMAL_STS_1"},
    {"THERMAL_STS_2"},
    {"THERMAL_STS_3"},
    {"THERMAL_STS_4"},
    {"DDRSWR_CTRL_0"},
    {"DDRSWR_CTRL_1"},
    {"DDRSWR_STS_0"},
    {"DDRSWR_STS_1"},
    {"CRASH_INTR_EN_0"},
    {"CRASH_INTR_EN_1"},
    {"CRASH_INTR_STS_0"},
    {"CRASH_INTR_STS_1"},
    {"CRASH_CONFIG_0"},
    {"CRASH_CONFIG_1"},
    {"CRASH_CONFIG_2"},
    {"CRASH_CONFIG_3"},
    {"CRASH_CONFIG_4"},
    {"DDS_CHIP_CTRL_0"},
    {"DDS_CHIP_STS_0"},
    {"SCLDO_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_HW_MISC_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_CHP_INFORMATION)
    {"MODEL_NAME_INFO"},
    {"CHIP_INFO"},
    {"BOND_INFO"},
    {"MISCELLANEOUS_CONFIGURE0"},
    {"FORCE_P_ABLTY"},
    {"MDX_PHY_REG1"},
    {"ROUTER_UPS_CFG"},
    {"P_ABLTY"},
    {"RTL_OUI_CFG"},
    {"REVISON_CFG"},
    {"MODEL_CFG"},
    {"ABLTY_FORCE_MODE"},
    {"DEBUG_SEL"},
    {"DEBUG_SEL_TOP"},
    {"RST_SYNC_FIFO"},
    {"SDS_CFG"},
    {"MAC_ACT_CFG"},
    {"BYPS_ABLTY_LOCK"},
    {"FIFO_ERR_STS"},
    {"SDS_AN_RX_CFG"},
    {"SDS_FIB_STATUS"},
    {"HWPKT_GEN_STA"},
    {"GPHY_AFE_DBG_CFG"},
    {"DYNGASP_CTRL"},
    {"BOND_STS"},
    {"STRAP_STS"},
    {"MISCELLANEOUS_BONDING"},
    {"MISCELLANEOUS_STRAPPING0"},
    {"MAC_DLYLNK"},
    {"PONCTRL"},
    {"HSG_SDS_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_CHP_INFORMATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_MAC_CONTROL)
    {"CPU_TAG_INSERT_CTRL"},
    {"CPU_TAG_AWARE_CTRL"},
    {"ACCEPT_MAX_LEN_CTRL"},
    {"CFG_MAC_MISC"},
    {"CFG_BACKPRESSURE"},
    {"CFG_UNHIOL"},
    {"SWITCH_MAC"},
    {"SWITCH_CTRL"},
    {"CFG_L2TP_SPORT"},
    {"INBW_HBOUND"},
    {"INBW_LBOUND"},
    {"P_TX_ERR_CNT"},
    {"P_MISC"},
    {"P_CUR_RATE"},
    {"UTP_FIBER_AUTODET"},
    {"CHANGE_DUPLEX_CTRL"},
    {"EXTG_ACTYPE0"},
    {"EXTG_ACTYPE1"},
    {"EXTG_ACTYPE2"},
    {"EXTG_ACTYPE3"},
    {"EXTG_ACTYPE4"},
    {"EXTG_ACTYPE5"},
    {"EXTG_ACTYPE6"},
    {"EXTG_ACTYPE7"},
    {"EXTHDR_DAT"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MAC_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_PHY___SERDES)
    {"WSDS_ANA_00"},
    {"WSDS_ANA_01"},
    {"WSDS_ANA_02"},
    {"WSDS_ANA_03"},
    {"WSDS_ANA_04"},
    {"WSDS_ANA_05"},
    {"WSDS_ANA_06"},
    {"WSDS_ANA_07"},
    {"WSDS_ANA_08"},
    {"WSDS_ANA_09"},
    {"WSDS_ANA_0A"},
    {"WSDS_ANA_0B"},
    {"WSDS_DIG_00"},
    {"WSDS_DIG_01"},
    {"WSDS_DIG_02"},
    {"WSDS_DIG_03"},
    {"WSDS_DIG_04"},
    {"WSDS_DIG_05"},
    {"WSDS_DIG_06"},
    {"WSDS_DIG_07"},
    {"WSDS_DIG_08"},
    {"WSDS_DIG_09"},
    {"WSDS_DIG_0A"},
    {"WSDS_DIG_0B"},
    {"WSDS_DIG_0C"},
    {"WSDS_DIG_0D"},
    {"WSDS_DIG_0E"},
    {"WSDS_DIG_0F"},
    {"WSDS_DIG_10"},
    {"WSDS_DIG_11"},
    {"WSDS_DIG_12"},
    {"WSDS_DIG_13"},
    {"WSDS_DIG_14"},
    {"WSDS_DIG_15"},
    {"WSDS_DIG_16"},
    {"WSDS_DIG_17"},
    {"WSDS_DIG_18"},
    {"WSDS_DIG_19"},
    {"WSDS_DIG_1A"},
    {"WSDS_DIG_1B"},
    {"WSDS_DIG_1C"},
    {"WSDS_DIG_1D"},
    {"WSDS_DIG_1E"},
    {"WSDS_DIG_1F"},
    {"WSDS_DIG_20"},
    {"WSDS_DIG_21"},
    {"WSDS_DIG_22"},
    {"WSDS_DIG_23"},
    {"WSDS_DIG_24"},
    {"WSDS_DIG_25"},
    {"WSDS_DIG_26"},
    {"WSDS_DIG_27"},
    {"WSDS_DIG_28"},
    {"WSDS_DIG_29"},
    {"WSDS_DIG_2A"},
    {"WSDS_DIG_2B"},
    {"WSDS_DIG_2C"},
    {"FORCE_BEN"},
    {"SDS_REG0"},
    {"SDS_REG1"},
    {"SDS_REG2"},
    {"SDS_REG3"},
    {"SDS_REG4"},
    {"SDS_REG5"},
    {"SDS_REG6"},
    {"SDS_REG7"},
    {"SDS_REG8"},
    {"SDS_REG9"},
    {"SDS_REG10"},
    {"SDS_REG11"},
    {"SDS_REG12"},
    {"SDS_REG13"},
    {"SDS_REG14"},
    {"SDS_REG15"},
    {"SDS_REG16"},
    {"SDS_REG17"},
    {"SDS_REG18"},
    {"SDS_REG19"},
    {"SDS_REG20"},
    {"SDS_REG21"},
    {"SDS_REG22"},
    {"SDS_REG23"},
    {"SDS_REG24"},
    {"SDS_REG25"},
    {"SDS_REG26"},
    {"SDS_REG27"},
    {"SDS_REG28"},
    {"SDS_REG29"},
    {"SDS_REG30"},
    {"SDS_REG31"},
    {"SDS_EXT_REG0"},
    {"SDS_EXT_REG1"},
    {"SDS_EXT_REG2"},
    {"SDS_EXT_REG3"},
    {"SDS_EXT_REG4"},
    {"SDS_EXT_REG5"},
    {"SDS_EXT_REG6"},
    {"SDS_EXT_REG7"},
    {"SDS_EXT_REG8"},
    {"SDS_EXT_REG9"},
    {"SDS_EXT_REG10"},
    {"SDS_EXT_REG11"},
    {"SDS_EXT_REG12"},
    {"SDS_EXT_REG13"},
    {"SDS_EXT_REG14"},
    {"SDS_EXT_REG15"},
    {"SDS_EXT_REG16"},
    {"SDS_EXT_REG17"},
    {"SDS_EXT_REG18"},
    {"SDS_EXT_REG19"},
    {"SDS_EXT_REG20"},
    {"SDS_EXT_REG21"},
    {"SDS_EXT_REG22"},
    {"SDS_EXT_REG23"},
    {"SDS_EXT_REG24"},
    {"SDS_EXT_REG25"},
    {"SDS_EXT_REG26"},
    {"SDS_EXT_REG27"},
    {"SDS_EXT_REG28"},
    {"SDS_EXT_REG29"},
    {"SDS_EXT_REG30"},
    {"SDS_EXT_REG31"},
    {"FIB_REG0"},
    {"FIB_REG1"},
    {"FIB_REG2"},
    {"FIB_REG3"},
    {"FIB_REG4"},
    {"FIB_REG5"},
    {"FIB_REG6"},
    {"FIB_REG7"},
    {"FIB_REG8"},
    {"FIB_REG13"},
    {"FIB_REG14"},
    {"FIB_REG15"},
    {"FIB_REG16"},
    {"FIB_REG17"},
    {"FIB_REG18"},
    {"FIB_REG19"},
    {"FIB_REG20"},
    {"FIB_REG21"},
    {"FIB_REG22"},
    {"FIB_REG23"},
    {"FIB_REG26"},
    {"FIB_REG28"},
    {"FIB_REG29"},
    {"FIB_REG30"},
    {"FIB_REG31"},
    {"FIB_EXT_REG0"},
    {"FIB_EXT_REG1"},
    {"FIB_EXT_REG2"},
    {"FIB_EXT_REG3"},
    {"FIB_EXT_REG4"},
    {"FIB_EXT_REG5"},
    {"FIB_EXT_REG6"},
    {"FIB_EXT_REG7"},
    {"FIB_EXT_REG8"},
    {"FIB_EXT_REG13"},
    {"FIB_EXT_REG14"},
    {"FIB_EXT_REG15"},
    {"FIB_EXT_REG16"},
    {"FIB_EXT_REG17"},
    {"FIB_EXT_REG18"},
    {"FIB_EXT_REG19"},
    {"FIB_EXT_REG20"},
    {"FIB_EXT_REG21"},
    {"FIB_EXT_REG22"},
    {"FIB_EXT_REG23"},
    {"FIB_EXT_REG24"},
    {"FIB_EXT_REG25"},
    {"FIB_EXT_REG26"},
    {"FIB_EXT_REG27"},
    {"FIB_EXT_REG28"},
    {"FIB_EXT_REG29"},
    {"FIB_EXT_REG30"},
    {"FIB_EXT_REG31"},
    {"PHY_RG0X_CEN"},
    {"PHY_RG1X_CEN"},
    {"PHY_RG2X_CEN"},
    {"PHY_RG3X_CEN"},
    {"PHY_RG4X_CEN"},
    {"PHY_RG5X_CEN"},
    {"PHY_RG6X_CEN"},
    {"PHY_RG7X_CEN"},
    {"PHY_RG8X_CEN"},
    {"PHY_RG9X_CEN"},
    {"PHY_RG10X_CEN"},
    {"PHY_RG11X_CEN"},
    {"PHY_RG12X_CEN"},
    {"PHY_RG13X_CEN"},
    {"PHY_RG0X_PLL"},
    {"PHY_RG1X_PLL"},
    {"PHY_RG2X_PLL"},
    {"PHY_RG3X_PLL"},
    {"PHY_RG4X_PLL"},
    {"PHY_RG5X_PLL"},
    {"PHY_RG6X_PLL"},
    {"PHY_RG7X_PLL"},
    {"PHY_RG8X_PLL"},
    {"PHY_RG9X_PLL"},
    {"PHY_GDAC_IB_10M"},
    {"PHY_GDAC_IB_100M"},
    {"PHY_GDAC_IB_1000M"},
    {"PHY_POW_PLL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PHY___SERDES */
#if defined(CONFIG_SDK_CHIP_FEATURE_POWER_SAVING)
    {"SW_PWRSAV_CTRL"},
    {"SW_PWRSAV_CTRL_1"},
    {"LOW_QUEUE_TH"},
    {"HIGH_QUEUE_MSK"},
    {"PS_LINKID_GATCLK_CTRL"},
    {"EEE_EEEP_PORT_CTRL"},
    {"EEE_MISC_CTRL0"},
    {"EEE_TX_MINIFG_CTRL0"},
    {"EEE_TX_MINIFG_CTRL1"},
    {"EEE_WAIT_RX_INACTIVE_CTRL"},
    {"EEE_TX_TIMER_100M_CTRL"},
    {"EEE_TX_TIMER_GELITE_CTRL"},
    {"EEE_TX_TIMER_GIGA_CTRL"},
    {"EEE_TX_TIMER_2P5G_CTRL"},
    {"LOW_QUEUE_MSK"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_POWER_SAVING */
#if defined(CONFIG_SDK_CHIP_FEATURE_ADDRESS_TABLE_LOOKUP)
    {"LUT_UNMATCHED_SA_CTRL"},
    {"LUT_UNKN_SA_CTRL"},
    {"LUT_UNMATCHED_VLAN_CTRL"},
    {"LUT_UNKN_UC_DA_CTRL"},
    {"LUT_LEARN_OVER_CTRL"},
    {"LUT_CFG"},
    {"LUT_AGEOUT_CTRL"},
    {"LUT_LRN_LIMITNO"},
    {"L2_LRN_CNT"},
    {"L2_LRN_OVER_STS"},
    {"LUT_SYS_LRN_LIMITNO"},
    {"L2_SYS_LRN_CNT"},
    {"L2_SYS_LRN_OVER_STS"},
    {"LUT_SYS_LRN_OVER_CTRL"},
    {"LUT_SYS_LRN_LIMIT"},
    {"UNKN_L2_MC"},
    {"UNKN_IP4_MC"},
    {"UNKN_IP6_MC"},
    {"UNKN_MC_CFG"},
    {"LUT_BC_FLOOD"},
    {"LUT_UNKN_MC_FLOOD"},
    {"LUT_UNKN_UC_FLOOD"},
    {"LUT_BC_BEHAVE"},
    {"LUT_WAN_EN"},
    {"LUT_EXT_MBR"},
    {"LUT_SA_TRF"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_ADDRESS_TABLE_LOOKUP */
#if defined(CONFIG_SDK_CHIP_FEATURE_ADDRESS_LEARNING___FLUSH)
    {"L2_TBL_FLUSH_CTRL"},
    {"L2_TBL_FLUSH_EN"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_ADDRESS_LEARNING___FLUSH */
#if defined(CONFIG_SDK_CHIP_FEATURE_L2__IP_MULTICAST)
    {"L2_IPMC_VLAN_LEAKY"},
    {"L2_IPMC_ISO_LEAKY"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_L2__IP_MULTICAST */
#if defined(CONFIG_SDK_CHIP_FEATURE__IEEE802_1Q__VLAN)
    {"VLAN_PORT_ACCEPT_FRAME_TYPE"},
    {"VLAN_INGRESS"},
    {"VLAN_EGRESS_TAG"},
    {"VLAN_CTRL"},
    {"VLAN_PB_VID"},
    {"IP4MC_EGRESS_MODE"},
    {"IP6MC_EGRESS_MODE"},
    {"VLAN_EXT_VID"},
    {"VLAN_EXT_MBR"},
#endif   /* CONFIG_SDK_CHIP_FEATURE__IEEE802_1Q__VLAN */
#if defined(CONFIG_SDK_CHIP_FEATURE__IEEE802_1AD__PROVIDER_BRIDGES_Q_IN_Q)
    {"SVLAN_UPLINK_PMSK"},
    {"SVLAN_SP2C"},
    {"SVLAN_P_SVID"},
    {"SVLAN_EXT_SVID"},
    {"SVLAN_CTRL"},
    {"SVLAN_CFG"},
#endif   /* CONFIG_SDK_CHIP_FEATURE__IEEE802_1AD__PROVIDER_BRIDGES_Q_IN_Q */
#if defined(CONFIG_SDK_CHIP_FEATURE__IEEE802_1V__PROTOCOL_BASED_VLAN)
    {"VLAN_PPB_VLAN_VAL"},
    {"VLAN_PORT_PPB_VLAN"},
    {"VLAN_EXT_PPB_VLAN"},
#endif   /* CONFIG_SDK_CHIP_FEATURE__IEEE802_1V__PROTOCOL_BASED_VLAN */
#if defined(CONFIG_SDK_CHIP_FEATURE_SPANNING_TREE)
    {"MSTI_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SPANNING_TREE */
#if defined(CONFIG_SDK_CHIP_FEATURE_PORT_ISOLATION)
    {"PISO_PORT"},
    {"PISO_EXT"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PORT_ISOLATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_RMA)
    {"RMA_CTRL00"},
    {"RMA_CTRL01"},
    {"RMA_CTRL02"},
    {"RMA_CTRL03"},
    {"RMA_CTRL04"},
    {"RMA_CTRL08"},
    {"RMA_CTRL0D"},
    {"RMA_CTRL0E"},
    {"RMA_CTRL10"},
    {"RMA_CTRL11"},
    {"RMA_CTRL12"},
    {"RMA_CTRL13"},
    {"RMA_CTRL18"},
    {"RMA_CTRL1A"},
    {"RMA_CTRL20"},
    {"RMA_CTRL21"},
    {"RMA_CTRL22"},
    {"RMA_CTRL_CDP"},
    {"RMA_CTRL_SSTP"},
    {"RMA_CFG"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_RMA */
#if defined(CONFIG_SDK_CHIP_FEATURE_L2_MISC_)
    {"L2_SRC_PORT_PERMIT"},
    {"L2_SRC_EXT_PERMIT"},
    {"L2_CFG"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_L2_MISC_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_STORM_CONTROL__B_M_UM_DLF_)
    {"STORM_CTRL_UM_CTRL"},
    {"STORM_CTRL_UC_CTRL"},
    {"STORM_CTRL_MC_CTRL"},
    {"STORM_CTRL_BC_CTRL"},
    {"STORM_CTRL_UM_METER_IDX"},
    {"STORM_CTRL_UC_METER_IDX"},
    {"STORM_CTRL_MC_METER_IDX"},
    {"STORM_CTRL_BC_METER_IDX"},
    {"STORM_CTRL_ARP_CTRL"},
    {"STORM_CTRL_DHCP_CTRL"},
    {"STORM_CTRL_IGMPMLD_CTRL"},
    {"STORM_CTRL_ARP_METER_IDX"},
    {"STORM_CTRL_DHCP_METER_IDX"},
    {"STORM_CTRL_IGMPMLD_METER_IDX"},
    {"HOST_POLICE_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_STORM_CONTROL__B_M_UM_DLF_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_BANDWIDTH_CONTROL__INGRESS_EGRESS_)
    {"IGR_BWCTRL_P_CTRL"},
    {"IGR_BWCTRL_GLB_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_BANDWIDTH_CONTROL__INGRESS_EGRESS_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_METER_MARKER)
    {"METER_TB_CTRL"},
    {"METER_GLB_CTRL"},
    {"METER_LB_EXCEED_STS"},
    {"METER_PKT_RATE"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_METER_MARKER */
#if defined(CONFIG_SDK_CHIP_FEATURE_DENIAL_OF_SERVICE_ATTACK_PREVENTION)
    {"DOS_EN"},
    {"DOS_CFG"},
    {"DOS_SYNFLOOD_TH"},
    {"DOS_FINFLOOD_TH"},
    {"DOS_ICMPFLOOD_TH"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_DENIAL_OF_SERVICE_ATTACK_PREVENTION */
#if defined(CONFIG_SDK_CHIP_FEATURE_MIRRORING)
    {"MIR_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MIRRORING */
#if defined(CONFIG_SDK_CHIP_FEATURE_STATISTIC_COUNTERS)
    {"STAT_PRIVATE_REASON"},
    {"STAT_ACL_REASON"},
    {"STAT_PORT_TX_MIB"},
    {"STAT_PORT_RX_MIB"},
    {"STAT_PORT_OAM_MIB"},
    {"STAT_ACL_CNT"},
    {"STAT_CTRL"},
    {"STAT_ACL_CNT_MODE"},
    {"STAT_ACL_CNT_TYPE"},
    {"STAT_ACL_CNT_RST"},
    {"STAT_PORT_RST"},
    {"STAT_RST"},
    {"STAT_RST_CFG"},
    {"DOT3_Q_TX_FRAMES"},
    {"DOT3_MPCP_RX_DISC"},
    {"DOT3_EPON_FEC_CORRECTED_BLOCKS"},
    {"DOT3_EPON_FEC_UNCORRECTED_BLOCKS"},
    {"DOT3_EPON_FEC_CODING_VIO"},
    {"DOT3_NOT_BROADCAST_BIT_NOT_ONU_LLID"},
    {"DOT3_BROADCAST_BIT_PLUS_ONU_LLID"},
    {"DOT3_BROADCAST_NOT_ONUID"},
    {"DOT3_CRC8_ERRORS"},
    {"DOT3_NOT_BROADCAST_LLID_7FFF"},
    {"DOT3_LLID_RX_BROADCAST_DROP_FRAMES"},
    {"DOT3_MPCP_TX_REG_ACK"},
    {"DOT3_MPCP_TX_REPORT"},
    {"DOT3_MPCP_RX_GATE"},
    {"DS_FEC_CORRECTED_BLOCKS"},
    {"DS_FEC_UNCORRECTED_BLOCKS"},
    {"DOT3_ONUID_NOT_BROADCAST"},
    {"STAT_DOT3_LLIDRXFRAMESDROP"},
    {"DOT3_MPCP_TX_REG_REQ"},
    {"OMCI_DROP_PKT_CNT"},
    {"OMCI_TX_PKT_CNT"},
    {"OMCI_RX_PKT_CNT"},
    {"OMCI_TX_BYTE_CNT"},
    {"OMCI_RX_BYTE_CNT"},
    {"OMCI_CRC_ERROR_PKT_CNT"},
    {"STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS"},
    {"STAT_L34_MIB_UC"},
    {"STAT_L34_MIB_MC"},
    {"STAT_L34_MIB_BC"},
    {"STAT_HOST_TX_MIB"},
    {"STAT_HOST_RX_MIB"},
    {"STAT_L34_FLOW_MIB"},
    {"STAT_L34_RST"},
    {"STAT_HOST_RST"},
    {"STAT_L34_MC_RST"},
    {"STAT_L34_BC_RST"},
    {"STAT_L34_FLOW_RST"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_STATISTIC_COUNTERS */
#if defined(CONFIG_SDK_CHIP_FEATURE_FLOWCONTROL___BACKPRESSURE_THRESHOLD)
    {"FC_DROP_ALL_TH"},
    {"FC_PAUSE_ALL_TH"},
    {"FC_GLB_FCOFF_HI_TH"},
    {"FC_GLB_FCOFF_LO_TH"},
    {"FC_GLB_HI_TH"},
    {"FC_GLB_LO_TH"},
    {"FC_P_HI_TH"},
    {"FC_P_LO_TH"},
    {"FC_P_FCOFF_HI_TH"},
    {"FC_P_FCOFF_LO_TH"},
    {"FC_Q_EGR_DROP_TH"},
    {"FC_P_EGR_DROP_TH"},
    {"FC_P_Q_EGR_FC_EN"},
    {"PON_FC_P_Q_EGR_FC_EN"},
    {"FC_DBG_CTRL"},
    {"CLR_MAX_USED_PAGE_CNT"},
    {"FC_TOTAL_PAGE_CNT"},
    {"FC_PE_USED_PAGE_CNT"},
    {"FC_Q_USED_PAGE_CNT"},
    {"FC_TL_USED_PAGE_CNT"},
    {"FC_PUB_USED_PAGE_CNT"},
    {"FC_PUB_FCOFF_USED_PAGE_CNT"},
    {"FC_P_USED_PAGE_CNT"},
    {"FC_PON_GLB_HI_TH"},
    {"FC_PON_GLB_LO_TH"},
    {"FC_PON_P_HI_TH"},
    {"FC_PON_P_LO_TH"},
    {"FC_PON_Q_EGR_FC_EN"},
    {"TH_TX_PREFET"},
    {"SPG_GLB_CTRL"},
    {"FC_SWPBO_P_EGR_DROP_TH"},
    {"FC_FB_P_EGR_DROP_TH"},
    {"FC_SWPBO_USED_PAGE_CNT"},
    {"FC_SWPBO_Q_USED_PAGE_CNT"},
    {"FC_SWPBO_GLB_HI_TH"},
    {"FC_SWPBO_GLB_LO_TH"},
    {"FC_SWPBO_P_HI_TH"},
    {"FC_SWPBO_P_LO_TH"},
    {"FC_PON_GLB_DROP_HI_TH"},
    {"FC_PON_GLB_DROP_LO_TH"},
    {"FC_PON_P_DROP_HI_TH"},
    {"FC_PON_P_DROP_LO_TH"},
    {"FC_P_USED_PAGE_CNT_X"},
    {"PON_INBW_HBOUND"},
    {"PON_INBW_LBOUND"},
    {"SW_PBO_PORT_EN"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_FLOWCONTROL___BACKPRESSURE_THRESHOLD */
#if defined(CONFIG_SDK_CHIP_FEATURE_CONGESTION_AVOIDANCE)
    {"SC_P_CTRL_0"},
    {"SC_P_CTRL_1"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_CONGESTION_AVOIDANCE */
#if defined(CONFIG_SDK_CHIP_FEATURE_QUEUE_MANAGEMENT)
    {"QOS_INTPRI_TO_QID"},
    {"QOS_PORT_QMAP_CTRL"},
    {"EPON_LLID_SIDMAP_CTRL"},
    {"QOS_UNI_TRAP_PRI_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_QUEUE_MANAGEMENT */
#if defined(CONFIG_SDK_CHIP_FEATURE_INGRESS_PRIORITY_DECISION)
    {"QOS_1Q_PRI_REMAP"},
    {"QOS_DSCP_REMAP"},
    {"QOS_PB_PRI"},
    {"PRI_SEL_TBL_CTRL"},
    {"PRI_SEL_TBL_CFG"},
    {"QOS_PRI_REMAP_IN_CPU"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INGRESS_PRIORITY_DECISION */
#if defined(CONFIG_SDK_CHIP_FEATURE_REMARKING)
    {"RMK_DOT1Q_RMK_EN_CTRL"},
    {"RMK_1Q_CTRL"},
    {"RMK_DSCP_RMK_EN_CTRL"},
    {"RMK_DSCP_CTRL"},
    {"RMK_DSCP_INT_PRI_CTRL"},
    {"RMK_P_DSCP_SEL"},
    {"RMK_P_1P_SEL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_REMARKING */
#if defined(CONFIG_SDK_CHIP_FEATURE_SCHEDULING)
    {"WFQ_CTRL"},
    {"EGR_BWCTRL_P_CTRL"},
    {"LINE_RATE_1G"},
    {"LINE_RATE_500M"},
    {"LINE_RATE_100M"},
    {"LINE_RATE_10M"},
    {"OUTPUT_DROP_CFG"},
    {"OUTPUT_DROP_EN"},
    {"WFQ_PORT_CFG0"},
    {"WFQ_PORT_CFG1_7"},
    {"WFQ_TYPE_PORT_CFG"},
    {"APR_EN_PORT_CFG"},
    {"APR_METER_PORT_CFG"},
    {"P_QUEUE_EMPTY"},
    {"MOCIR_BPT"},
    {"BYTE_TOKEN_METER"},
    {"SCH_DUMMY0"},
    {"HYS_GAP_OUTQ"},
    {"LINE_RATE_2500M_0"},
    {"LINE_RATE_2500M_1"},
    {"SCH_WFQ_OPT"},
    {"EGR_BWCTRL_SWPBO"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SCHEDULING */
#if defined(CONFIG_SDK_CHIP_FEATURE_PIE_TEMPLATE)
    {"ACL_TEMPLATE_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PIE_TEMPLATE */
#if defined(CONFIG_SDK_CHIP_FEATURE_INGRESS_ACL)
    {"ACL_EN"},
    {"ACL_PERMIT"},
    {"ACL_ACTION"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INGRESS_ACL */
#if defined(CONFIG_SDK_CHIP_FEATURE_RANGE_CHECK__PORT_VLAN_IP_L4PORT_)
    {"RNG_CHK_VID_RNG"},
    {"RNG_CHK_IP_RNG"},
    {"RNG_CHK_L4PORT_RNG"},
    {"RNG_CHK_PKTLEN_RNG"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_RANGE_CHECK__PORT_VLAN_IP_L4PORT_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_OAM)
    {"OAM_P_CTRL_0"},
    {"OAM_P_CTRL_1"},
    {"OAM_CTRL_0"},
    {"OAM_P_EN"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_OAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_PARSER_HSB)
    {"HSB_CFG"},
    {"HSB_CTRL"},
    {"HSB_DATA"},
    {"HSB_PARSER"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PARSER_HSB */
#if defined(CONFIG_SDK_CHIP_FEATURE_MODIFIER_HSA)
    {"HSA_DATA"},
    {"HSA_ACL_REASON"},
    {"HSD_DATA"},
    {"HSD_CFG"},
    {"EXTRA_TAG_INFO"},
    {"HSM_DATA"},
    {"FBHSA_DATA"},
    {"FBHSA_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MODIFIER_HSA */
#if defined(CONFIG_SDK_CHIP_FEATURE_DEBUGGING__ALE__LOOPBACK__DROP_MECHANISM__FC_AND_QM_)
    {"PORT_VM_EN"},
    {"PORT_VM_RX"},
    {"PORT_VM_TX"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_DEBUGGING__ALE__LOOPBACK__DROP_MECHANISM__FC_AND_QM_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_IGMP_SNOOPING)
    {"IGMP_MC_GROUP"},
    {"IGMP_GLB_CTRL"},
    {"IGMP_P_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_IGMP_SNOOPING */
#if defined(CONFIG_SDK_CHIP_FEATURE_L3_MISC)
    {"FB_IPID_TBL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_L3_MISC */
#if defined(CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS)
    {"TBL_ACCESS_CTRL"},
    {"TBL_ACCESS_STS"},
    {"TBL_ACCESS_WR_DATA"},
    {"TBL_ACCESS_RD_DATA"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS */
#if defined(CONFIG_SDK_CHIP_FEATURE_PTP__PRECISION_TIME_PROTOCOL_)
    {"PTP_TIME_SEC"},
    {"PTP_TIME_NSEC"},
    {"PTP_TIME_OFFSET_SEC"},
    {"PTP_TIME_OFFSET_8NSEC"},
    {"PTP_TIME_FREQ"},
    {"PTP_TIME_CTRL"},
    {"PTP_TRANSPARENT_CFG"},
    {"PTP_IGR_MSG_ACT"},
    {"PTP_EGR_MSG_ACT"},
    {"PTP_MEANPATH_DELAY"},
    {"PTP_RX_TIME"},
    {"PTP_P_EN"},
    {"PTP_PON_TOD_SEC"},
    {"PTP_PON_TOD_NSEC"},
    {"PTP_P_TX_IND"},
    {"PTP_PON_TOD_FREERUN_NSEC"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PTP__PRECISION_TIME_PROTOCOL_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_PARSER)
    {"PARSER_FIELD_SELTOR_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PARSER */
#if defined(CONFIG_SDK_CHIP_FEATURE_PON_MAC_SCHEDULING_CONFIG)
    {"PON_TRAP_CFG"},
    {"RX_SID_GOOD_CNT_US"},
    {"RX_ERR_CNT_US"},
    {"RX_SID_BAD_CNT_US"},
    {"TX_SID_CNT_US"},
    {"TX_SID_FRAG_CNT_US"},
    {"TX_EMPTY_EOB_US"},
    {"RX_SID_CNT_US"},
    {"CNT_MASK_US"},
    {"RX_DROP_CNT_US"},
    {"RX_SID_GOOD_CNT_DS"},
    {"RX_SID_BAD_CNT_DS"},
    {"RX_SID_FRAG_CNT_DS"},
    {"RX_DROP_CNT_DS"},
    {"RX_ERR_CNT_DS"},
    {"TX_SID_CNT_DS"},
    {"CNT_MASK_DS"},
    {"RX_STS_DS"},
    {"PON_LX_MON_SAMPLE"},
    {"PON_LX_MON_PERIOD"},
    {"PON_LX_MON_STSCTRL"},
    {"PON_LX_MON_STS_0"},
    {"PON_LX_MON_STS_1"},
    {"PON_LX_MON_STS_2"},
    {"PON_LX_MON_STS_3"},
    {"PON_LX_MON_STS_4"},
    {"PON_LX_MON_STS_5"},
    {"PON_LX_MON_STS_6"},
    {"PON_LX_MON_STS_7"},
    {"PON_LX_MON_STS_8"},
    {"PON_LX_MON_STS_9"},
    {"PON_LX_MON_STS_10"},
    {"PON_LX_MON_STS_11"},
    {"PON_LX_MON_STS_12"},
    {"PON_LX_MON_STS_13"},
    {"PON_LX_MON_STS_14"},
    {"PON_LX_MON_STS_15"},
    {"PON_LX_MON_STS_16"},
    {"PON_LX_MON_STS_17"},
    {"PON_LX_MON_STS_18"},
    {"PON_LX_MON_STS_19"},
    {"PON_LX_MON_STS_20"},
    {"PON_LX_MON_STS_21"},
    {"PON_DBGO_TOPSEL"},
    {"ARB_TIMEOUT_GLB"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PON_MAC_SCHEDULING_CONFIG */
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERFACE)
    {"PONIP_CTL_US"},
    {"ARB_TIMEOUT_US"},
    {"DSCRUNOUT_US"},
    {"DRN_CMD"},
    {"IP_MSTBASE_US"},
    {"PON_DSC_USAGE_US"},
    {"PON_US_FIFO_CTL"},
    {"PON_IPSTS_US"},
    {"PON_SID2QID"},
    {"PON_SIDVALID"},
    {"PON_DSCCTRL"},
    {"PON_BW_THRES"},
    {"PON_OMCI_CFG"},
    {"PON_DSC_STS_US"},
    {"PON_DSC_CFG_US"},
    {"PON_DBGO_CFG_US"},
    {"PON_EMPTY_EOB_CFG"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERFACE */
#if defined(CONFIG_SDK_CHIP_FEATURE_PONIP_SCHEDULING_UPSTREAM)
    {"PON_DBA_IFG"},
    {"MOCIR_FRC_MD"},
    {"MOCIR_FRC_VAL"},
    {"EPON_RPT_QSET_NUM"},
    {"EPON_RESERVED_REG"},
    {"MOCIR_TH_H"},
    {"MOCIR_TH_L"},
    {"PON_OLT_BW_MTR_FULL"},
    {"PON_TB_CTRL"},
    {"PON_SCH_CTRL"},
    {"PON_QID_CIR_RATE"},
    {"PON_QID_PIR_RATE"},
    {"PON_SCH_QMAP"},
    {"PON_TCONT_EN"},
    {"PON_WFQ_TYPE"},
    {"PON_WFQ_LEAKY_BUCKET"},
    {"PON_WFQ_WEIGHT"},
    {"PON_SID_STOP_TH"},
    {"PON_SID_GLB_TH"},
    {"PON_SID_RPV_TH"},
    {"PONIP_DBG_CTRL_US"},
    {"PONIP_TOTAL_PAGE_CNT_US"},
    {"PONIP_SID_USED_PAGE_CNT_US"},
    {"GPON_DPRU_RPT_PRD"},
    {"PONIP_SID_OVER_STS"},
    {"PONIP_SID_OVER_LATCH_STS"},
    {"PON_SCH_RATE"},
    {"PON_EGR_RATE"},
    {"EPON_REPORT_MODE"},
    {"EPON_DYGSP_RPT"},
    {"US_SCH_EGR_IFG"},
    {"PON_SCH_OPT"},
    {"EPON_Q_RPT_LVL1"},
    {"EPON_Q_RPT_LVL2"},
    {"EPON_Q_RPT_LVL3"},
    {"EPON_KT_REPORT_CTRL"},
    {"PONSCH_PIR_SIDOV"},
    {"PON_SCH_ASIC_OPT"},
    {"PON_DBRU_DBG_0"},
    {"PON_DBRU_DBG_1"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PONIP_SCHEDULING_UPSTREAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_PONNIC_CTRL)
    {"PKT_OK_CNT_US"},
    {"PKT_ERR_CNT_US"},
    {"PKT_MISS_CNT_US"},
    {"CMD_REG_US"},
    {"INTERRUPT_US"},
    {"TX_CFG_US"},
    {"RX_CFG_US"},
    {"CFG_US"},
    {"MEDIA_STS_US"},
    {"SW_INTERRUPT_US"},
    {"BIST_US"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PONNIC_CTRL */
#if defined(CONFIG_SDK_CHIP_FEATURE_CPU_IF)
    {"TXCD01_US"},
    {"RXFDP1_US"},
    {"RXCDO1_US"},
    {"PROBE_SELECT_US"},
    {"CONFIG_CLK_US"},
    {"IO_CMD_0_US"},
    {"IO_CMD_1_US"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_CPU_IF */
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERFACE)
    {"PONIP_CTL_DS"},
    {"PON_DS_BANK1_DBG"},
    {"ARB_TIMEOUT_DS"},
    {"DSCRUNOUT_DS"},
    {"IP_MSTBASE_DS"},
    {"PON_DSC_USAGE_DS"},
    {"PON_IPSTS_DS"},
    {"PON_DSCCTRL_DS"},
    {"PON_DSC_STS_DS"},
    {"PON_DSC_CFG_DS"},
    {"PON_DBGO_CFG_DS"},
    {"PON_SID_Q_MAP_DS"},
    {"PON_Q_CONFIG_DS"},
    {"PON_FC_CONFIG_DS"},
    {"PON_DS_PBO_PAGE_Q0"},
    {"PON_DS_PBO_PAGE_Q1"},
    {"PON_DS_PBO_PAGE_Q2"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERFACE */
#if defined(CONFIG_SDK_CHIP_FEATURE_PONIP_SCHEDULING_DOWNSTREAM)
    {"PONIP_DBG_CTRL_DS"},
    {"PONIP_TOTAL_PAGE_CNT_DS"},
    {"PONIP_SID_USED_PAGE_CNT_DS"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PONIP_SCHEDULING_DOWNSTREAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_PONNIC_CTRL)
    {"PKT_OK_CNT_DS"},
    {"PKT_ERR_CNT_DS"},
    {"PKT_MISS_CNT_DS"},
    {"CMD_REG_DS"},
    {"INTERRUPT_DS"},
    {"TX_CFG_DS"},
    {"RX_CFG_DS"},
    {"CFG_DS"},
    {"MEDIA_STS_DS"},
    {"SW_INTERRUPT_DS"},
    {"BIST_DS"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PONNIC_CTRL */
#if defined(CONFIG_SDK_CHIP_FEATURE_CPU_IF)
    {"TXCD01_DS"},
    {"RXFDP1_DS"},
    {"RXCDO1_DS"},
    {"PROBE_SELECT_DS"},
    {"CONFIG_CLK_DS"},
    {"IO_CMD_0_DS"},
    {"IO_CMD_1_DS"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_CPU_IF */
#if defined(CONFIG_SDK_CHIP_FEATURE_SWPBO)
    {"SW_PBO_MSTBASE"},
    {"SW_PBO_CTL"},
    {"SW_PBO_IPSTS"},
    {"SW_PBO_PORT_TH"},
    {"SW_PBO_Q_QUEUE_TH"},
    {"SW_PBO_PORT_RUNOUT"},
    {"SW_PBO_PORT_MAX_DSC"},
    {"SW_PBO_PORT_DSC"},
    {"SW_PBO_PORT_PAGE_CNT"},
    {"SW_PBO_PORT_MAX_CLEAR"},
    {"SW_PBO_SID_PAGE_CNT"},
    {"SW_PBO_TOTAL_PAGE_CNT"},
    {"SW_PBO_TOTAL_MAX_CLEAR"},
    {"SW_PBO_SCH_MISC"},
    {"SW_PBO_DBG_SEL"},
    {"SW_PBO_DSCCTRL"},
    {"ARB_TIMEOUT"},
    {"ES_BIST_RSLT"},
    {"RX_DROP_CNT_ES"},
    {"RX_SID_GOOD_CNT_ES"},
    {"RX_SID_BAD_CNT_ES"},
    {"TX_SID_CNT_ES"},
    {"CNT_MASK_ES"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SWPBO */
#if defined(CONFIG_SDK_CHIP_FEATURE_SWPBO_NIC_CTRL)
    {"SWPBO_PKT_OK_CNT"},
    {"SWPBO_PKT_ERR_CNT"},
    {"SWPBO_PKT_MISS_CNT"},
    {"SWPBO_CMD_REG"},
    {"SWPBO_INTERRUPT"},
    {"SWPBO_TX_CFG"},
    {"SWPBO_RX_CFG"},
    {"SWPBO_CFG"},
    {"SWPBO_MEDIA_STS"},
    {"SWPBO_SW_INTERRUPT"},
    {"SWPBO_BIST"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SWPBO_NIC_CTRL */
#if defined(CONFIG_SDK_CHIP_FEATURE_SWPBO_NIC_CPU_IF)
    {"SWPBO_TXCD01"},
    {"SWPBO_RXFDP1"},
    {"SWPBO_RXCDO1"},
    {"SWPBO_PROBE_SELECT"},
    {"SWPBO_CONFIG_CLK"},
    {"SWPBO_IO_CMD_0"},
    {"SWPBO_IO_CMD_1"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SWPBO_NIC_CPU_IF */
#if defined(CONFIG_SDK_CHIP_FEATURE_GPON_MAC_GENERAL_CONFIG)
    {"GPON_INT_DLT"},
    {"GPON_RESET"},
    {"GPON_VERSION"},
    {"GPON_TEST"},
    {"GPON_AES_BYPASS"},
    {"GPON_FRAME_PULSE_CFG"},
    {"GPON_INTR_MASK"},
    {"GPON_INTR_STS"},
    {"GPON_MAC_BIST_RSLT"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_GPON_MAC_GENERAL_CONFIG */
#if defined(CONFIG_SDK_CHIP_FEATURE_GTC_DOWNSTREAM)
    {"GPON_GTC_DS_INTR_DLT"},
    {"GPON_GTC_DS_INTR_MASK"},
    {"GPON_GTC_DS_INTR_STS"},
    {"GPON_GTC_DS_ONU_ID_STATUS"},
    {"GPON_GTC_DS_CFG"},
    {"GPON_GTC_DS_REQ_CHECK"},
    {"GPON_GTC_DS_PLOAM_CFG"},
    {"GPON_GTC_DS_LOS_CFG_STS"},
    {"GPON_GTC_DS_SUPERFRAME_CNT"},
    {"GPON_GTC_DS_TOD_SUPERFRAME_CTRL"},
    {"GPON_GTC_DS_PPS_CTRL"},
    {"GPON_GTC_DS_PLOAM_IND"},
    {"GPON_GTC_DS_PLOAM_MSG"},
    {"GPON_GTC_DS_ALLOC_IND"},
    {"GPON_GTC_DS_ALLOC_WR"},
    {"GPON_GTC_DS_ALLOC_RD"},
    {"GPON_GTC_DS_PORT_IND"},
    {"GPON_GTC_DS_PORT_WR"},
    {"GPON_GTC_DS_PORT_RD"},
    {"GPON_GTC_DS_PORT_CNTR_IND"},
    {"GPON_GTC_DS_PORT_CNTR_STAT"},
    {"GPON_GTC_DS_MISC_CNTR_BIP_ERR_BLK"},
    {"GPON_GTC_DS_MISC_CNTR_BIP_ERR_BIT"},
    {"GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BIT"},
    {"GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BYTE"},
    {"GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_CW"},
    {"GPON_GTC_DS_MISC_CNTR_FEC_UNCOR_CW"},
    {"GPON_GTC_DS_MISC_CNTR_LOM"},
    {"GPON_GTC_DS_MISC_CNTR_PLOAM_ACPT"},
    {"GPON_GTC_DS_MISC_CNTR_PLOAM_FAIL"},
    {"GPON_GTC_DS_MISC_CNTR_BWM_FAIL"},
    {"GPON_GTC_DS_MISC_CNTR_BWM_INV"},
    {"GPON_GTC_DS_MISC_CNTR_ACTIVE"},
    {"GPON_GTC_DS_MISC_CNTR_BWM_ACPT"},
    {"GPON_GTC_DS_MISC_CNTR_GEM_LOS"},
    {"GPON_GTC_DS_MISC_CNTR_HEC_CORRECT"},
    {"GPON_GTC_DS_MISC_CNTR_GEM_IDLE"},
    {"GPON_GTC_DS_MISC_CNTR_GEM_FAIL"},
    {"GPON_GTC_DS_MISC_CNTR_GEM_NON_IDLE"},
    {"GPON_GTC_DS_MISC_CNTR_PLEN_CORRECT"},
    {"GPON_GTC_DS_TDM_PTI"},
    {"GPON_GTC_DS_OMCI_PTI"},
    {"GPON_GTC_DS_ETH_PTI"},
    {"GPON_GTC_DS_BPOS_SUB"},
    {"GPON_GTC_DS_BPOS_ADD"},
    {"GPON_GTC_DS_DUMMY_1"},
    {"GPON_GTC_DS_DUMMY_2"},
    {"GPON_GTC_DS_PPS"},
    {"GPON_GTC_DS_PPS_INTR"},
    {"DS_FEC"},
    {"PLOAM"},
    {"GEM_CNTR"},
    {"GEM_TOKEN_A"},
    {"BWMAP_CAP"},
    {"BWMAP_BUF"},
    {"TCONT"},
    {"GEM_L"},
    {"GEM_H"},
    {"GPON_GTC_DS_TRAFFIC_CFG"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_GTC_DOWNSTREAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_BWMAP_CAPTURE)
    {"GPON_BWMAP_CTRL"},
    {"GPON_BWMAP_STS"},
    {"GPON_BWMAP_DATA"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_BWMAP_CAPTURE */
#if defined(CONFIG_SDK_CHIP_FEATURE_AES_DECRYPT)
    {"GPON_AES_INTR_DLT"},
    {"GPON_AES_INTR_MASK"},
    {"GPON_AES_INTR_STS"},
    {"GPON_AES_KEY_SWITCH_REQ"},
    {"GPON_AES_KEY_SWITCH_TIME"},
    {"GPON_AES_KEY_WORD_IND"},
    {"GPON_AES_WORD_DATA"},
    {"CTL_INFO"},
    {"CTL_DATA"},
    {"CIPHER_1"},
    {"CIPHER_2"},
    {"KEY_EXPN"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_AES_DECRYPT */
#if defined(CONFIG_SDK_CHIP_FEATURE_GEM_PORT_DOWNSTREAM)
    {"GPON_GEM_DS_RX_CNTR_IND"},
    {"GPON_GEM_DS_RX_CNTR_STAT"},
    {"GPON_GEM_DS_FWD_CNTR_IND"},
    {"GPON_GEM_DS_FWD_CNTR_STAT"},
    {"GPON_GEM_DS_MISC_IND"},
    {"GPON_GEM_DS_MISC_CNTR_STAT"},
    {"GPON_GEM_DS_MC_CFG"},
    {"GPON_GEM_DS_MC_IND"},
    {"GPON_GEM_DS_MC_WR"},
    {"GPON_GEM_DS_MC_RD"},
    {"GPON_GEM_DS_FRM_TIMEOUT"},
    {"GPON_GEM_DS_MC_ADDR_PTN_IPV4"},
    {"GPON_GEM_DS_MC_ADDR_PTN_IPV6"},
    {"CLASSIFY_BUF"},
    {"CLASSIFY_CNTR"},
    {"ASSEMBLY"},
    {"MC_FILTER"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_GEM_PORT_DOWNSTREAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_GTC_UPSTREAM)
    {"GPON_GTC_US_INTR_DLT"},
    {"GPON_GTC_US_INTR_MASK"},
    {"GPON_GTC_US_INTR_STS"},
    {"GPON_GTC_US_ONU_ID"},
    {"GPON_GTC_US_CFG"},
    {"GPON_GTC_US_WRITE_PROTECT"},
    {"GPON_GTC_US_TX_PATTERN_CTL"},
    {"GPON_GTC_US_TX_PATTERN_BG"},
    {"GPON_GTC_US_TX_PATTERN_FG"},
    {"GPON_GTC_US_MIN_DELAY"},
    {"GPON_GTC_US_EQD"},
    {"GPON_GTC_US_LASER"},
    {"GPON_GTC_US_BOH_CFG"},
    {"GPON_GTC_US_BOH_DATA"},
    {"GPON_GTC_US_PLOAM_IND"},
    {"GPON_GTC_US_PLOAM_DATA"},
    {"GPON_GTC_US_PLOAM_CFG"},
    {"GPON_GTC_US_MISC_CNTR_IDX"},
    {"GPON_GTC_US_MISC_CNTR_STAT"},
    {"GPON_GTC_US_RDI"},
    {"GPON_GTC_US_DG"},
    {"GPON_GTC_US_OPTIC_SD_TH"},
    {"GPON_GTC_US_PROC_MODE"},
    {"G_DMY_XX_01"},
    {"G_DMY_XX_02"},
    {"G_DMY_XX_03"},
    {"GPON_GTC_US_PWR_SAV_MODE"},
    {"GPON_GTC_US_TX_PTN_BEN_OFF"},
    {"BWM_TBL"},
    {"BWM_MEM0"},
    {"BWM_MEM1"},
    {"PLOAM_A"},
    {"BISTXXX"},
    {"DBR"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_GTC_UPSTREAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_GEM_UPSTREAM)
    {"GPON_GEM_US_INTR_DLT"},
    {"GPON_GEM_US_INTR_MASK"},
    {"GPON_GEM_US_INTR_STS"},
    {"GPON_GEM_US_PTI_CFG"},
    {"GPON_GEM_US_PWR_SAV_CFG"},
    {"GPON_GEM_US_ETH_GEM_RX_CNTR_IDX"},
    {"GPON_GEM_US_ETH_GEM_RX_CNTR_STAT"},
    {"GPON_GEM_US_PTN_CTRL"},
    {"GPON_GEM_US_EOB_MERGE"},
    {"PCFG"},
    {"GEM_BCNT"},
    {"FIFO_BANK0"},
    {"FIFO_BANK1"},
    {"IDLE_BCNT"},
    {"GEM_PCNT"},
    {"GPON_GEM_US_PORT_MAP"},
    {"GPON_GEM_US_BYTE_STAT"},
    {"TCONT_IDLE_BYTE_STAT"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_GEM_UPSTREAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_EPON_CONFIGURATION)
    {"EPON_FEC_CONFIG"},
    {"EPON_ASIC_TIMING_ADJUST1"},
    {"EPON_ASIC_TIMING_ADJUST2"},
    {"EPON_RGSTR1"},
    {"EPON_RGSTR2"},
    {"EPON_DEBUG1"},
    {"EPON_DEBUG2"},
    {"EPON_TIMER_CONFIG1"},
    {"EPON_INTR"},
    {"SYNC_TIME"},
    {"LASER_ON_OFF_TIME"},
    {"MIN_GRANT_START"},
    {"MAX_GRANT_START"},
    {"EPON_TIME_CTRL"},
    {"EP_MISC"},
    {"LLID_TABLE"},
    {"EPON_MPCP_CTR"},
    {"EPON_TX_CTRL"},
    {"EPON_DECRYP_CFG"},
    {"EPON_DECRYP_KEY0"},
    {"EPON_DECRYP_KEY1"},
    {"EPON_SCB_DECRYP_KEY0"},
    {"EPON_SCB_DECRYP_KEY1"},
    {"EPON_MISC_CFG"},
    {"EPON_LOCAL_TIME"},
    {"EPON_REG_ACK"},
    {"EPON_GATE_CTRL"},
    {"EPON_GRANT_SHIFT_START"},
    {"EPON_GATE_ANA"},
    {"EPON_GATE_ANA_CNT"},
    {"EPON_TBL_ACCESS_STS"},
    {"EPON_TBL_ACCESS_RD_DATA"},
    {"EPON_RPT_QSET_NUM1"},
    {"EPON_RPT_LVL1"},
    {"EPON_SCH_TIMING"},
    {"EPON_FEC_RST"},
    {"DET_BEN_OFF_COND"},
    {"PRG_EPON_GN0"},
    {"PRG_EPON_GN1"},
    {"PRG_EPON_GN2"},
    {"DBG_LCTM_DRF"},
    {"CLR_INVLD_LID_GN"},
    {"DS_PRS_LC_FEC"},
    {"EPON_ERR_INTR2"},
    {"DET_OFF1_OFST"},
    {"EPON_REG_BAK0"},
    {"EPON_REG_BAK1"},
    {"EPON_REG_BAK2"},
    {"EPON_MSK_NXT_CNT"},
    {"EPON_GRANT_INDACS_CMD"},
    {"EPON_GRANT_INDACS_DATA0"},
    {"EPON_GRANT_INDACS_DATA1"},
    {"EPON_GRANT_INDACS_DATA2"},
    {"EPON_MPCP_DROP_CNT"},
    {"EPON_TOD_EN"},
    {"EPON_TOD_LOCAL_TIME"},
    {"EPON_MSK_NXT_CNT2"},
    {"EPON_TOD_TIME"},
    {"EPON_RDM_SEED"},
    {"EPON_ASIC_OPTI2"},
    {"EPON_ASIC_OPTI1"},
    {"EPON_REG_REQ_ACK"},
    {"EPON_REG_REQ_PAD_DATA"},
    {"EPON_REG_ACK_PAD_DATA"},
    {"EPON_TX_OPT"},
    {"EPON_US_INF_DBG"},
    {"EPON_TX_SD_CHK"},
    {"EPON_ASIC_OPTI3"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_EPON_CONFIGURATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_FLOW_TRAFFIC_TABLE)
    {"FT_TRF"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_FLOW_TRAFFIC_TABLE */
#if defined(CONFIG_SDK_CHIP_FEATURE_FB_CTRL)
    {"MODE"},
    {"L34"},
    {"LUP"},
    {"PRE_HASH_ITM1"},
    {"PRE_HASH_ITM2"},
    {"PRE_HASH_ITM3"},
    {"PRE_HASH_ITM4"},
    {"CAM_TRF"},
    {"IF_TRF"},
    {"PIPE_SIG"},
    {"MTR_CTRL"},
    {"TCP_ACK"},
    {"GRE_SEQ"},
    {"GRE_ACK"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_FB_CTRL */
#if defined(CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS)
    {"NAT_TBL_ACCESS_CTRL"},
    {"NAT_TBL_ACCESS_CLR"},
    {"NAT_TBL_ACCESS_RDDATA"},
    {"NAT_TBL_ACCESS_WRDATA"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS */
#if defined(CONFIG_SDK_CHIP_FEATURE_FB_HSBA)
    {"HSBA_CTRL"},
    {"HSB_DESC"},
    {"HSA_DESC"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_FB_HSBA */
#if defined(CONFIG_SDK_CHIP_FEATURE_CC_CTRL)
    {"CC_CFG"},
    {"CC_BAB"},
    {"CC_INTR"},
    {"CC_CMD"},
    {"CC_SFLW_0"},
    {"CC_SFLW_1"},
    {"CC_SFLW_2"},
    {"CC_SFLW_3"},
    {"CC_SFLW_4"},
    {"CC_SFLW_5"},
    {"CC_SFLW_6"},
    {"CC_SFLW_7"},
    {"CC_SFLW_8"},
    {"CC_STS_0"},
    {"CC_STS_1"},
    {"CC_STS_2"},
    {"CC_STS_3"},
    {"CC_STA"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_CC_CTRL */
#if defined(CONFIG_SDK_CHIP_FEATURE_FB_MTR)
    {"MTR_SETTING"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_FB_MTR */
#if defined(CONFIG_SDK_CHIP_FEATURE_TEMP_REGISTER)
    {"RGF_VER_GLB_CTRL"},
    {"RGF_VER_ALE_GLB"},
    {"RGF_VER_ALE_ACL"},
    {"RGF_VER_ALE_CVLAN"},
    {"RGF_VER_ALE_DPM"},
    {"RGF_VER_ALE_L2"},
    {"RGF_VER_ALE_MLTVLAN"},
    {"RGF_VER_ALE_SVLAN"},
    {"RGF_VER_ALE_EAV_AFBK"},
    {"RGF_VER_INTR"},
    {"RGF_VER_LED"},
    {"RGF_VER_PER_PORT_MAC"},
    {"RGF_VER_SDSREG"},
    {"RGF_VER_SWCORE"},
    {"RGF_VER_EPON_CTRL"},
    {"RGF_VER_ALE_RMA_ATTACK"},
    {"RGF_VER_BIST_CTRL"},
    {"RGF_VER_EGR_OUTQ"},
    {"RGF_VER_EGR_SCH"},
    {"RGF_VER_ALE_HSA"},
    {"RGF_VER_ALE_METER"},
    {"RGF_VER_MIB_CTRL"},
    {"RGF_VER_ALE_PISO"},
    {"RGF_VER_CHIP_INFO"},
    {"RGF_VER_PHY_IP"},
    {"RGF_VER_PONIP_GLB"},
    {"RGF_VER_PONIP_US"},
    {"RGF_VER_PONIP_DS"},
    {"RGF_VER_SWPBO"},
    {"RSVD_GLB_CTRL"},
    {"RSVD_ALE_GLB"},
    {"RSVD_ALE_DPM"},
    {"RSVD_ALE_EAV_AFBK"},
    {"RSVD_LED"},
    {"RSVD_PER_PORT_MAC"},
    {"RSVD_SDSREG"},
    {"RSVD_SWCORE"},
    {"RSVD_EPON_CTRL"},
    {"RSVD_EGR_OUTQ"},
    {"RSVD_EGR_SCH"},
    {"RSVD_ALE_HSA"},
    {"RSVD_ALE_METER"},
    {"RSVD_PONIP_GLB"},
    {"RSVD_PONIP_US"},
    {"RSVD_PONIP_DS"},
    {"RSVD_SWPBO"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_TEMP_REGISTER */
#if defined(CONFIG_SDK_CHIP_FEATURE_1PPSTOD__1_PLUSE_PER_SECOND_TIME_OF_DAY_)
    {"PPS_CTRL"},
    {"TOD_FRAME_CONFIG"},
    {"HARDWARE_DEFINE_FRAME_1"},
    {"HARDWARE_DEFINE_FRAME_0"},
    {"SOFTWARE_DEFINE_FRAME_7"},
    {"SOFTWARE_DEFINE_FRAME_6"},
    {"SOFTWARE_DEFINE_FRAME_5"},
    {"SOFTWARE_DEFINE_FRAME_4"},
    {"SOFTWARE_DEFINE_FRAME_3"},
    {"SOFTWARE_DEFINE_FRAME_2"},
    {"SOFTWARE_DEFINE_FRAME_1"},
    {"SOFTWARE_DEFINE_FRAME_0"},
    {"TOD_BAUDRATE"},
    {"TOD_DATA_FRAME"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_1PPSTOD__1_PLUSE_PER_SECOND_TIME_OF_DAY_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_WDIG)
    {"SDS_WDIG_REG00"},
    {"SDS_WDIG_REG01"},
    {"SDS_WDIG_REG02"},
    {"SDS_WDIG_REG03"},
    {"SDS_WDIG_REG04"},
    {"SDS_WDIG_REG05"},
    {"SDS_WDIG_REG06"},
    {"SDS_WDIG_REG07"},
    {"SDS_WDIG_REG08"},
    {"SDS_WDIG_REG09"},
    {"SDS_WDIG_REG10"},
    {"SDS_WDIG_REG11"},
    {"SDS_WDIG_REG12"},
    {"SDS_WDIG_REG13"},
    {"SDS_WDIG_REG14"},
    {"SDS_WDIG_REG15"},
    {"SDS_WDIG_REG16"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_WDIG */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_MISC)
    {"SDS_ANA_MISC_REG00"},
    {"SDS_ANA_MISC_REG01"},
    {"SDS_ANA_MISC_REG02"},
    {"SDS_ANA_MISC_REG03"},
    {"SDS_ANA_MISC_REG04"},
    {"SDS_ANA_MISC_REG05"},
    {"SDS_ANA_MISC_REG06"},
    {"SDS_ANA_MISC_REG07"},
    {"SDS_ANA_MISC_REG08"},
    {"SDS_ANA_MISC_REG09"},
    {"SDS_ANA_MISC_REG10"},
    {"SDS_ANA_MISC_REG11"},
    {"SDS_ANA_MISC_REG12"},
    {"SDS_ANA_MISC_REG13"},
    {"SDS_ANA_MISC_REG14"},
    {"SDS_ANA_MISC_REG15"},
    {"SDS_ANA_MISC_REG16"},
    {"SDS_ANA_MISC_REG17"},
    {"SDS_ANA_MISC_REG18"},
    {"SDS_ANA_MISC_REG19"},
    {"SDS_ANA_MISC_REG20"},
    {"SDS_ANA_MISC_REG21"},
    {"SDS_ANA_MISC_REG22"},
    {"SDS_ANA_MISC_REG23"},
    {"SDS_ANA_MISC_REG24"},
    {"SDS_ANA_MISC_REG25"},
    {"SDS_ANA_MISC_REG26"},
    {"SDS_ANA_MISC_REG27"},
    {"SDS_ANA_MISC_REG28"},
    {"SDS_ANA_MISC_REG29"},
    {"SDS_ANA_MISC_REG30"},
    {"SDS_ANA_MISC_REG31"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_MISC */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_COM)
    {"SDS_ANA_COM_REG00"},
    {"SDS_ANA_COM_REG01"},
    {"SDS_ANA_COM_REG02"},
    {"SDS_ANA_COM_REG03"},
    {"SDS_ANA_COM_REG04"},
    {"SDS_ANA_COM_REG05"},
    {"SDS_ANA_COM_REG06"},
    {"SDS_ANA_COM_REG07"},
    {"SDS_ANA_COM_REG08"},
    {"SDS_ANA_COM_REG09"},
    {"SDS_ANA_COM_REG10"},
    {"SDS_ANA_COM_REG11"},
    {"SDS_ANA_COM_REG12"},
    {"SDS_ANA_COM_REG13"},
    {"SDS_ANA_COM_REG14"},
    {"SDS_ANA_COM_REG15"},
    {"SDS_ANA_COM_REG16"},
    {"SDS_ANA_COM_REG17"},
    {"SDS_ANA_COM_REG18"},
    {"SDS_ANA_COM_REG19"},
    {"SDS_ANA_COM_REG20"},
    {"SDS_ANA_COM_REG21"},
    {"SDS_ANA_COM_REG22"},
    {"SDS_ANA_COM_REG23"},
    {"SDS_ANA_COM_REG24"},
    {"SDS_ANA_COM_REG25"},
    {"SDS_ANA_COM_REG26"},
    {"SDS_ANA_COM_REG27"},
    {"SDS_ANA_COM_REG28"},
    {"SDS_ANA_COM_REG29"},
    {"SDS_ANA_COM_REG30"},
    {"SDS_ANA_COM_REG31"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_COM */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_SPD)
    {"SDS_ANA_SPD_REG32"},
    {"SDS_ANA_SPD_REG33"},
    {"SDS_ANA_SPD_REG34"},
    {"SDS_ANA_SPD_REG35"},
    {"SDS_ANA_SPD_REG36"},
    {"SDS_ANA_SPD_REG37"},
    {"SDS_ANA_SPD_REG38"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_SPD */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_SPD_1P25G)
    {"SDS_ANA_1P25_REG32"},
    {"SDS_ANA_1P25_REG33"},
    {"SDS_ANA_1P25_REG34"},
    {"SDS_ANA_1P25_REG35"},
    {"SDS_ANA_1P25_REG36"},
    {"SDS_ANA_1P25_REG37"},
    {"SDS_ANA_1P25_REG38"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_SPD_1P25G */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_SPD_GPON)
    {"SDS_ANA_GPON_REG32"},
    {"SDS_ANA_GPON_REG33"},
    {"SDS_ANA_GPON_REG34"},
    {"SDS_ANA_GPON_REG35"},
    {"SDS_ANA_GPON_REG36"},
    {"SDS_ANA_GPON_REG37"},
    {"SDS_ANA_GPON_REG38"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_SPD_GPON */
#if defined(CONFIG_SDK_CHIP_FEATURE_SDS_SPD_EPON)
    {"SDS_ANA_EPON_REG32"},
    {"SDS_ANA_EPON_REG33"},
    {"SDS_ANA_EPON_REG34"},
    {"SDS_ANA_EPON_REG35"},
    {"SDS_ANA_EPON_REG36"},
    {"SDS_ANA_EPON_REG37"},
    {"SDS_ANA_EPON_REG38"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SDS_SPD_EPON */
#if defined(CONFIG_SDK_CHIP_FEATURE_OTHER)
    {"PON_RATE_CTRL"},
    {"WRR_LB_CNT"},
    {"METER_KEEP_FF"},
    {"FORCE_P_ABLTY_X"},
    {"P_ABLTY_X"},
    {"ABLTY_FORCE_MODE_X"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_OTHER */
};
#endif  /* CONFIG_SDK_DUMP_REG_WITH_NAME */

