Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul 12 12:14:28 2020
| Host         : GreatAtuin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file md5Demo_timing_summary_routed.rpt -pb md5Demo_timing_summary_routed.pb -rpx md5Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : md5Demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.082      -21.951                     30                 1541        0.134        0.000                      0                 1541        4.500        0.000                       0                   787  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.082      -21.951                     30                 1541        0.134        0.000                      0                 1541        4.500        0.000                       0                   787  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           30  Failing Endpoints,  Worst Slack       -1.082ns,  Total Violation      -21.951ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 md5/g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.882ns  (logic 4.324ns (39.736%)  route 6.558ns (60.264%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X79Y43         FDRE                                         r  md5/g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  md5/g_reg[6]/Q
                         net (fo=74, routed)          1.153     7.067    md5/g_reg_n_0_[6]
    SLICE_X79Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  md5/Bn[11]_i_79/O
                         net (fo=1, routed)           0.429     7.620    md5/Bn[11]_i_79_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.744 r  md5/Bn[11]_i_64/O
                         net (fo=3, routed)           0.528     8.271    md5/x0__0[2]
    SLICE_X77Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.395 r  md5/Bn[11]_i_54/O
                         net (fo=2, routed)           0.451     8.847    md5/Bn[11]_i_54_n_0
    SLICE_X77Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  md5/Bn[11]_i_46/O
                         net (fo=2, routed)           0.602     9.573    md5/Bn[11]_i_46_n_0
    SLICE_X77Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  md5/Bn[11]_i_50/O
                         net (fo=1, routed)           0.000     9.697    md5/Bn[11]_i_50_n_0
    SLICE_X77Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.229 r  md5/Bn_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.229    md5/Bn_reg[11]_i_33_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.563 r  md5/Bn_reg[31]_i_49/O[1]
                         net (fo=6, routed)           1.032    11.595    md5/x[9]
    SLICE_X76Y52         LUT5 (Prop_lut5_I4_O)        0.303    11.898 r  md5/Bn[11]_i_30/O
                         net (fo=4, routed)           1.004    12.901    md5/Bn[11]_i_30_n_0
    SLICE_X80Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.025 r  md5/Bn[3]_i_12/O
                         net (fo=2, routed)           0.471    13.496    md5/Bn[3]_i_12_n_0
    SLICE_X79Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.620 r  md5/Bn[3]_i_3/O
                         net (fo=2, routed)           0.577    14.197    md5/p_1_in[3]
    SLICE_X78Y51         LUT4 (Prop_lut4_I0_O)        0.124    14.321 r  md5/Bn[3]_i_7/O
                         net (fo=1, routed)           0.000    14.321    md5/Bn[3]_i_7_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.697 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.697    md5/Bn_reg[3]_i_2_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.814 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.814    md5/Bn_reg[7]_i_2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.931 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.931    md5/Bn_reg[11]_i_2_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.048 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.048    md5/Bn_reg[15]_i_2_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.165 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.165    md5/Bn_reg[19]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.282 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.282    md5/Bn_reg[23]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.399 r  md5/Bn_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.399    md5/Bn_reg[27]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.722 r  md5/Bn_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.311    16.034    md5/data0[29]
    SLICE_X80Y58         LUT5 (Prop_lut5_I4_O)        0.306    16.340 r  md5/Bn[29]_i_1/O
                         net (fo=1, routed)           0.000    16.340    md5/Bn[29]
    SLICE_X80Y58         FDRE                                         r  md5/Bn_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.602    15.025    md5/clk_IBUF_BUFG
    SLICE_X80Y58         FDRE                                         r  md5/Bn_reg[29]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X80Y58         FDRE (Setup_fdre_C_D)        0.081    15.257    md5/Bn_reg[29]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -16.340    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.077ns  (required time - arrival time)
  Source:                 md5/g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.871ns  (logic 4.317ns (39.713%)  route 6.554ns (60.287%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X79Y43         FDRE                                         r  md5/g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  md5/g_reg[6]/Q
                         net (fo=74, routed)          1.153     7.067    md5/g_reg_n_0_[6]
    SLICE_X79Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  md5/Bn[11]_i_79/O
                         net (fo=1, routed)           0.429     7.620    md5/Bn[11]_i_79_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.744 r  md5/Bn[11]_i_64/O
                         net (fo=3, routed)           0.528     8.271    md5/x0__0[2]
    SLICE_X77Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.395 r  md5/Bn[11]_i_54/O
                         net (fo=2, routed)           0.451     8.847    md5/Bn[11]_i_54_n_0
    SLICE_X77Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  md5/Bn[11]_i_46/O
                         net (fo=2, routed)           0.602     9.573    md5/Bn[11]_i_46_n_0
    SLICE_X77Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  md5/Bn[11]_i_50/O
                         net (fo=1, routed)           0.000     9.697    md5/Bn[11]_i_50_n_0
    SLICE_X77Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.229 r  md5/Bn_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.229    md5/Bn_reg[11]_i_33_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.563 r  md5/Bn_reg[31]_i_49/O[1]
                         net (fo=6, routed)           1.032    11.595    md5/x[9]
    SLICE_X76Y52         LUT5 (Prop_lut5_I4_O)        0.303    11.898 r  md5/Bn[11]_i_30/O
                         net (fo=4, routed)           1.004    12.901    md5/Bn[11]_i_30_n_0
    SLICE_X80Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.025 r  md5/Bn[3]_i_12/O
                         net (fo=2, routed)           0.471    13.496    md5/Bn[3]_i_12_n_0
    SLICE_X79Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.620 r  md5/Bn[3]_i_3/O
                         net (fo=2, routed)           0.577    14.197    md5/p_1_in[3]
    SLICE_X78Y51         LUT4 (Prop_lut4_I0_O)        0.124    14.321 r  md5/Bn[3]_i_7/O
                         net (fo=1, routed)           0.000    14.321    md5/Bn[3]_i_7_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.697 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.697    md5/Bn_reg[3]_i_2_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.814 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.814    md5/Bn_reg[7]_i_2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.931 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.931    md5/Bn_reg[11]_i_2_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.048 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.048    md5/Bn_reg[15]_i_2_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.165 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.165    md5/Bn_reg[19]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.282 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.282    md5/Bn_reg[23]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.399 r  md5/Bn_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.399    md5/Bn_reg[27]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.714 r  md5/Bn_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.307    16.021    md5/data0[31]
    SLICE_X78Y59         LUT5 (Prop_lut5_I4_O)        0.307    16.328 r  md5/Bn[31]_i_2/O
                         net (fo=1, routed)           0.000    16.328    md5/Bn[31]
    SLICE_X78Y59         FDRE                                         r  md5/Bn_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.598    15.021    md5/clk_IBUF_BUFG
    SLICE_X78Y59         FDRE                                         r  md5/Bn_reg[31]/C
                         clock pessimism              0.187    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X78Y59         FDRE (Setup_fdre_C_D)        0.079    15.251    md5/Bn_reg[31]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                 -1.077    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 md5/g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.829ns  (logic 3.975ns (36.708%)  route 6.854ns (63.292%))
  Logic Levels:           18  (CARRY4=8 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X79Y43         FDRE                                         r  md5/g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  md5/g_reg[6]/Q
                         net (fo=74, routed)          1.153     7.067    md5/g_reg_n_0_[6]
    SLICE_X79Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  md5/Bn[11]_i_79/O
                         net (fo=1, routed)           0.429     7.620    md5/Bn[11]_i_79_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.744 r  md5/Bn[11]_i_64/O
                         net (fo=3, routed)           0.528     8.271    md5/x0__0[2]
    SLICE_X77Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.395 r  md5/Bn[11]_i_54/O
                         net (fo=2, routed)           0.451     8.847    md5/Bn[11]_i_54_n_0
    SLICE_X77Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  md5/Bn[11]_i_46/O
                         net (fo=2, routed)           0.602     9.573    md5/Bn[11]_i_46_n_0
    SLICE_X77Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  md5/Bn[11]_i_50/O
                         net (fo=1, routed)           0.000     9.697    md5/Bn[11]_i_50_n_0
    SLICE_X77Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.229 r  md5/Bn_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.229    md5/Bn_reg[11]_i_33_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.563 r  md5/Bn_reg[31]_i_49/O[1]
                         net (fo=6, routed)           1.032    11.595    md5/x[9]
    SLICE_X76Y52         LUT5 (Prop_lut5_I4_O)        0.303    11.898 r  md5/Bn[11]_i_30/O
                         net (fo=4, routed)           1.004    12.901    md5/Bn[11]_i_30_n_0
    SLICE_X80Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.025 r  md5/Bn[3]_i_12/O
                         net (fo=2, routed)           0.471    13.496    md5/Bn[3]_i_12_n_0
    SLICE_X79Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.620 r  md5/Bn[3]_i_3/O
                         net (fo=2, routed)           0.577    14.197    md5/p_1_in[3]
    SLICE_X78Y51         LUT4 (Prop_lut4_I0_O)        0.124    14.321 r  md5/Bn[3]_i_7/O
                         net (fo=1, routed)           0.000    14.321    md5/Bn[3]_i_7_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.697 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.697    md5/Bn_reg[3]_i_2_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.814 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.814    md5/Bn_reg[7]_i_2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.931 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.931    md5/Bn_reg[11]_i_2_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.048 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.048    md5/Bn_reg[15]_i_2_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.165 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.165    md5/Bn_reg[19]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.384 r  md5/Bn_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.607    15.991    md5/data0[20]
    SLICE_X78Y60         LUT5 (Prop_lut5_I4_O)        0.295    16.286 r  md5/Bn[20]_i_1/O
                         net (fo=1, routed)           0.000    16.286    md5/Bn[20]
    SLICE_X78Y60         FDRE                                         r  md5/Bn_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.598    15.021    md5/clk_IBUF_BUFG
    SLICE_X78Y60         FDRE                                         r  md5/Bn_reg[20]/C
                         clock pessimism              0.187    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X78Y60         FDRE (Setup_fdre_C_D)        0.079    15.251    md5/Bn_reg[20]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 md5/g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.795ns  (logic 4.235ns (39.231%)  route 6.560ns (60.769%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X79Y43         FDRE                                         r  md5/g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  md5/g_reg[6]/Q
                         net (fo=74, routed)          1.153     7.067    md5/g_reg_n_0_[6]
    SLICE_X79Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  md5/Bn[11]_i_79/O
                         net (fo=1, routed)           0.429     7.620    md5/Bn[11]_i_79_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.744 r  md5/Bn[11]_i_64/O
                         net (fo=3, routed)           0.528     8.271    md5/x0__0[2]
    SLICE_X77Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.395 r  md5/Bn[11]_i_54/O
                         net (fo=2, routed)           0.451     8.847    md5/Bn[11]_i_54_n_0
    SLICE_X77Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  md5/Bn[11]_i_46/O
                         net (fo=2, routed)           0.602     9.573    md5/Bn[11]_i_46_n_0
    SLICE_X77Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  md5/Bn[11]_i_50/O
                         net (fo=1, routed)           0.000     9.697    md5/Bn[11]_i_50_n_0
    SLICE_X77Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.229 r  md5/Bn_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.229    md5/Bn_reg[11]_i_33_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.563 r  md5/Bn_reg[31]_i_49/O[1]
                         net (fo=6, routed)           1.032    11.595    md5/x[9]
    SLICE_X76Y52         LUT5 (Prop_lut5_I4_O)        0.303    11.898 r  md5/Bn[11]_i_30/O
                         net (fo=4, routed)           1.004    12.901    md5/Bn[11]_i_30_n_0
    SLICE_X80Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.025 r  md5/Bn[3]_i_12/O
                         net (fo=2, routed)           0.471    13.496    md5/Bn[3]_i_12_n_0
    SLICE_X79Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.620 r  md5/Bn[3]_i_3/O
                         net (fo=2, routed)           0.577    14.197    md5/p_1_in[3]
    SLICE_X78Y51         LUT4 (Prop_lut4_I0_O)        0.124    14.321 r  md5/Bn[3]_i_7/O
                         net (fo=1, routed)           0.000    14.321    md5/Bn[3]_i_7_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.697 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.697    md5/Bn_reg[3]_i_2_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.814 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.814    md5/Bn_reg[7]_i_2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.931 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.931    md5/Bn_reg[11]_i_2_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.048 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.048    md5/Bn_reg[15]_i_2_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.165 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.165    md5/Bn_reg[19]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.282 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.282    md5/Bn_reg[23]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.399 r  md5/Bn_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.399    md5/Bn_reg[27]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.638 r  md5/Bn_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.313    15.952    md5/data0[30]
    SLICE_X80Y58         LUT5 (Prop_lut5_I4_O)        0.301    16.253 r  md5/Bn[30]_i_1/O
                         net (fo=1, routed)           0.000    16.253    md5/Bn[30]
    SLICE_X80Y58         FDRE                                         r  md5/Bn_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.602    15.025    md5/clk_IBUF_BUFG
    SLICE_X80Y58         FDRE                                         r  md5/Bn_reg[30]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X80Y58         FDRE (Setup_fdre_C_D)        0.079    15.255    md5/Bn_reg[30]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -16.253    
  -------------------------------------------------------------------
                         slack                                 -0.997    

Slack (VIOLATED) :        -0.975ns  (required time - arrival time)
  Source:                 md5/g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.774ns  (logic 4.200ns (38.984%)  route 6.574ns (61.016%))
  Logic Levels:           19  (CARRY4=9 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X79Y43         FDRE                                         r  md5/g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  md5/g_reg[6]/Q
                         net (fo=74, routed)          1.153     7.067    md5/g_reg_n_0_[6]
    SLICE_X79Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  md5/Bn[11]_i_79/O
                         net (fo=1, routed)           0.429     7.620    md5/Bn[11]_i_79_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.744 r  md5/Bn[11]_i_64/O
                         net (fo=3, routed)           0.528     8.271    md5/x0__0[2]
    SLICE_X77Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.395 r  md5/Bn[11]_i_54/O
                         net (fo=2, routed)           0.451     8.847    md5/Bn[11]_i_54_n_0
    SLICE_X77Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  md5/Bn[11]_i_46/O
                         net (fo=2, routed)           0.602     9.573    md5/Bn[11]_i_46_n_0
    SLICE_X77Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  md5/Bn[11]_i_50/O
                         net (fo=1, routed)           0.000     9.697    md5/Bn[11]_i_50_n_0
    SLICE_X77Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.229 r  md5/Bn_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.229    md5/Bn_reg[11]_i_33_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.563 r  md5/Bn_reg[31]_i_49/O[1]
                         net (fo=6, routed)           1.032    11.595    md5/x[9]
    SLICE_X76Y52         LUT5 (Prop_lut5_I4_O)        0.303    11.898 r  md5/Bn[11]_i_30/O
                         net (fo=4, routed)           1.004    12.901    md5/Bn[11]_i_30_n_0
    SLICE_X80Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.025 r  md5/Bn[3]_i_12/O
                         net (fo=2, routed)           0.471    13.496    md5/Bn[3]_i_12_n_0
    SLICE_X79Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.620 r  md5/Bn[3]_i_3/O
                         net (fo=2, routed)           0.577    14.197    md5/p_1_in[3]
    SLICE_X78Y51         LUT4 (Prop_lut4_I0_O)        0.124    14.321 r  md5/Bn[3]_i_7/O
                         net (fo=1, routed)           0.000    14.321    md5/Bn[3]_i_7_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.697 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.697    md5/Bn_reg[3]_i_2_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.814 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.814    md5/Bn_reg[7]_i_2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.931 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.931    md5/Bn_reg[11]_i_2_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.048 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.048    md5/Bn_reg[15]_i_2_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.165 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.165    md5/Bn_reg[19]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.282 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.282    md5/Bn_reg[23]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.597 r  md5/Bn_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.327    15.924    md5/data0[27]
    SLICE_X80Y56         LUT5 (Prop_lut5_I4_O)        0.307    16.231 r  md5/Bn[27]_i_1/O
                         net (fo=1, routed)           0.000    16.231    md5/Bn[27]
    SLICE_X80Y56         FDRE                                         r  md5/Bn_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.603    15.026    md5/clk_IBUF_BUFG
    SLICE_X80Y56         FDRE                                         r  md5/Bn_reg[27]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X80Y56         FDRE (Setup_fdre_C_D)        0.079    15.256    md5/Bn_reg[27]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -16.231    
  -------------------------------------------------------------------
                         slack                                 -0.975    

Slack (VIOLATED) :        -0.969ns  (required time - arrival time)
  Source:                 md5/g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.765ns  (logic 4.209ns (39.101%)  route 6.556ns (60.899%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X79Y43         FDRE                                         r  md5/g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  md5/g_reg[6]/Q
                         net (fo=74, routed)          1.153     7.067    md5/g_reg_n_0_[6]
    SLICE_X79Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  md5/Bn[11]_i_79/O
                         net (fo=1, routed)           0.429     7.620    md5/Bn[11]_i_79_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.744 r  md5/Bn[11]_i_64/O
                         net (fo=3, routed)           0.528     8.271    md5/x0__0[2]
    SLICE_X77Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.395 r  md5/Bn[11]_i_54/O
                         net (fo=2, routed)           0.451     8.847    md5/Bn[11]_i_54_n_0
    SLICE_X77Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  md5/Bn[11]_i_46/O
                         net (fo=2, routed)           0.602     9.573    md5/Bn[11]_i_46_n_0
    SLICE_X77Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  md5/Bn[11]_i_50/O
                         net (fo=1, routed)           0.000     9.697    md5/Bn[11]_i_50_n_0
    SLICE_X77Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.229 r  md5/Bn_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.229    md5/Bn_reg[11]_i_33_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.563 r  md5/Bn_reg[31]_i_49/O[1]
                         net (fo=6, routed)           1.032    11.595    md5/x[9]
    SLICE_X76Y52         LUT5 (Prop_lut5_I4_O)        0.303    11.898 r  md5/Bn[11]_i_30/O
                         net (fo=4, routed)           1.004    12.901    md5/Bn[11]_i_30_n_0
    SLICE_X80Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.025 r  md5/Bn[3]_i_12/O
                         net (fo=2, routed)           0.471    13.496    md5/Bn[3]_i_12_n_0
    SLICE_X79Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.620 r  md5/Bn[3]_i_3/O
                         net (fo=2, routed)           0.577    14.197    md5/p_1_in[3]
    SLICE_X78Y51         LUT4 (Prop_lut4_I0_O)        0.124    14.321 r  md5/Bn[3]_i_7/O
                         net (fo=1, routed)           0.000    14.321    md5/Bn[3]_i_7_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.697 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.697    md5/Bn_reg[3]_i_2_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.814 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.814    md5/Bn_reg[7]_i_2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.931 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.931    md5/Bn_reg[11]_i_2_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.048 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.048    md5/Bn_reg[15]_i_2_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.165 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.165    md5/Bn_reg[19]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.282 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.282    md5/Bn_reg[23]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.399 r  md5/Bn_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.399    md5/Bn_reg[27]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.618 r  md5/Bn_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.309    15.927    md5/data0[28]
    SLICE_X78Y60         LUT5 (Prop_lut5_I4_O)        0.295    16.222 r  md5/Bn[28]_i_1/O
                         net (fo=1, routed)           0.000    16.222    md5/Bn[28]
    SLICE_X78Y60         FDRE                                         r  md5/Bn_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.598    15.021    md5/clk_IBUF_BUFG
    SLICE_X78Y60         FDRE                                         r  md5/Bn_reg[28]/C
                         clock pessimism              0.187    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X78Y60         FDRE (Setup_fdre_C_D)        0.081    15.253    md5/Bn_reg[28]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -16.222    
  -------------------------------------------------------------------
                         slack                                 -0.969    

Slack (VIOLATED) :        -0.965ns  (required time - arrival time)
  Source:                 md5/g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.765ns  (logic 4.207ns (39.081%)  route 6.558ns (60.919%))
  Logic Levels:           19  (CARRY4=9 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X79Y43         FDRE                                         r  md5/g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  md5/g_reg[6]/Q
                         net (fo=74, routed)          1.153     7.067    md5/g_reg_n_0_[6]
    SLICE_X79Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  md5/Bn[11]_i_79/O
                         net (fo=1, routed)           0.429     7.620    md5/Bn[11]_i_79_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.744 r  md5/Bn[11]_i_64/O
                         net (fo=3, routed)           0.528     8.271    md5/x0__0[2]
    SLICE_X77Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.395 r  md5/Bn[11]_i_54/O
                         net (fo=2, routed)           0.451     8.847    md5/Bn[11]_i_54_n_0
    SLICE_X77Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  md5/Bn[11]_i_46/O
                         net (fo=2, routed)           0.602     9.573    md5/Bn[11]_i_46_n_0
    SLICE_X77Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  md5/Bn[11]_i_50/O
                         net (fo=1, routed)           0.000     9.697    md5/Bn[11]_i_50_n_0
    SLICE_X77Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.229 r  md5/Bn_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.229    md5/Bn_reg[11]_i_33_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.563 r  md5/Bn_reg[31]_i_49/O[1]
                         net (fo=6, routed)           1.032    11.595    md5/x[9]
    SLICE_X76Y52         LUT5 (Prop_lut5_I4_O)        0.303    11.898 r  md5/Bn[11]_i_30/O
                         net (fo=4, routed)           1.004    12.901    md5/Bn[11]_i_30_n_0
    SLICE_X80Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.025 r  md5/Bn[3]_i_12/O
                         net (fo=2, routed)           0.471    13.496    md5/Bn[3]_i_12_n_0
    SLICE_X79Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.620 r  md5/Bn[3]_i_3/O
                         net (fo=2, routed)           0.577    14.197    md5/p_1_in[3]
    SLICE_X78Y51         LUT4 (Prop_lut4_I0_O)        0.124    14.321 r  md5/Bn[3]_i_7/O
                         net (fo=1, routed)           0.000    14.321    md5/Bn[3]_i_7_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.697 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.697    md5/Bn_reg[3]_i_2_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.814 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.814    md5/Bn_reg[7]_i_2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.931 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.931    md5/Bn_reg[11]_i_2_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.048 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.048    md5/Bn_reg[15]_i_2_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.165 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.165    md5/Bn_reg[19]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.282 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.282    md5/Bn_reg[23]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.605 r  md5/Bn_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.311    15.917    md5/data0[25]
    SLICE_X80Y57         LUT5 (Prop_lut5_I4_O)        0.306    16.223 r  md5/Bn[25]_i_1/O
                         net (fo=1, routed)           0.000    16.223    md5/Bn[25]
    SLICE_X80Y57         FDRE                                         r  md5/Bn_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.602    15.025    md5/clk_IBUF_BUFG
    SLICE_X80Y57         FDRE                                         r  md5/Bn_reg[25]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X80Y57         FDRE (Setup_fdre_C_D)        0.081    15.257    md5/Bn_reg[25]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -16.223    
  -------------------------------------------------------------------
                         slack                                 -0.965    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 md5/g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.708ns  (logic 3.849ns (35.945%)  route 6.859ns (64.055%))
  Logic Levels:           16  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X79Y43         FDRE                                         r  md5/g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  md5/g_reg[6]/Q
                         net (fo=74, routed)          1.153     7.067    md5/g_reg_n_0_[6]
    SLICE_X79Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  md5/Bn[11]_i_79/O
                         net (fo=1, routed)           0.429     7.620    md5/Bn[11]_i_79_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.744 r  md5/Bn[11]_i_64/O
                         net (fo=3, routed)           0.528     8.271    md5/x0__0[2]
    SLICE_X77Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.395 r  md5/Bn[11]_i_54/O
                         net (fo=2, routed)           0.451     8.847    md5/Bn[11]_i_54_n_0
    SLICE_X77Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  md5/Bn[11]_i_46/O
                         net (fo=2, routed)           0.602     9.573    md5/Bn[11]_i_46_n_0
    SLICE_X77Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  md5/Bn[11]_i_50/O
                         net (fo=1, routed)           0.000     9.697    md5/Bn[11]_i_50_n_0
    SLICE_X77Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.229 r  md5/Bn_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.229    md5/Bn_reg[11]_i_33_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.563 r  md5/Bn_reg[31]_i_49/O[1]
                         net (fo=6, routed)           1.032    11.595    md5/x[9]
    SLICE_X76Y52         LUT5 (Prop_lut5_I4_O)        0.303    11.898 r  md5/Bn[11]_i_30/O
                         net (fo=4, routed)           1.004    12.901    md5/Bn[11]_i_30_n_0
    SLICE_X80Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.025 r  md5/Bn[3]_i_12/O
                         net (fo=2, routed)           0.471    13.496    md5/Bn[3]_i_12_n_0
    SLICE_X79Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.620 r  md5/Bn[3]_i_3/O
                         net (fo=2, routed)           0.577    14.197    md5/p_1_in[3]
    SLICE_X78Y51         LUT4 (Prop_lut4_I0_O)        0.124    14.321 r  md5/Bn[3]_i_7/O
                         net (fo=1, routed)           0.000    14.321    md5/Bn[3]_i_7_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.697 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.697    md5/Bn_reg[3]_i_2_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.814 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.814    md5/Bn_reg[7]_i_2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.931 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.931    md5/Bn_reg[11]_i_2_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.246 r  md5/Bn_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.612    15.859    md5/data0[15]
    SLICE_X79Y54         LUT5 (Prop_lut5_I4_O)        0.307    16.166 r  md5/Bn[15]_i_1/O
                         net (fo=1, routed)           0.000    16.166    md5/Bn[15]
    SLICE_X79Y54         FDRE                                         r  md5/Bn_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.600    15.023    md5/clk_IBUF_BUFG
    SLICE_X79Y54         FDRE                                         r  md5/Bn_reg[15]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X79Y54         FDRE (Setup_fdre_C_D)        0.031    15.205    md5/Bn_reg[15]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -16.166    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.891ns  (required time - arrival time)
  Source:                 md5/g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 4.118ns (38.529%)  route 6.570ns (61.471%))
  Logic Levels:           19  (CARRY4=9 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X79Y43         FDRE                                         r  md5/g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  md5/g_reg[6]/Q
                         net (fo=74, routed)          1.153     7.067    md5/g_reg_n_0_[6]
    SLICE_X79Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  md5/Bn[11]_i_79/O
                         net (fo=1, routed)           0.429     7.620    md5/Bn[11]_i_79_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.744 r  md5/Bn[11]_i_64/O
                         net (fo=3, routed)           0.528     8.271    md5/x0__0[2]
    SLICE_X77Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.395 r  md5/Bn[11]_i_54/O
                         net (fo=2, routed)           0.451     8.847    md5/Bn[11]_i_54_n_0
    SLICE_X77Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  md5/Bn[11]_i_46/O
                         net (fo=2, routed)           0.602     9.573    md5/Bn[11]_i_46_n_0
    SLICE_X77Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  md5/Bn[11]_i_50/O
                         net (fo=1, routed)           0.000     9.697    md5/Bn[11]_i_50_n_0
    SLICE_X77Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.229 r  md5/Bn_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.229    md5/Bn_reg[11]_i_33_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.563 r  md5/Bn_reg[31]_i_49/O[1]
                         net (fo=6, routed)           1.032    11.595    md5/x[9]
    SLICE_X76Y52         LUT5 (Prop_lut5_I4_O)        0.303    11.898 r  md5/Bn[11]_i_30/O
                         net (fo=4, routed)           1.004    12.901    md5/Bn[11]_i_30_n_0
    SLICE_X80Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.025 r  md5/Bn[3]_i_12/O
                         net (fo=2, routed)           0.471    13.496    md5/Bn[3]_i_12_n_0
    SLICE_X79Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.620 r  md5/Bn[3]_i_3/O
                         net (fo=2, routed)           0.577    14.197    md5/p_1_in[3]
    SLICE_X78Y51         LUT4 (Prop_lut4_I0_O)        0.124    14.321 r  md5/Bn[3]_i_7/O
                         net (fo=1, routed)           0.000    14.321    md5/Bn[3]_i_7_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.697 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.697    md5/Bn_reg[3]_i_2_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.814 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.814    md5/Bn_reg[7]_i_2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.931 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.931    md5/Bn_reg[11]_i_2_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.048 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.048    md5/Bn_reg[15]_i_2_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.165 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.165    md5/Bn_reg[19]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.282 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.282    md5/Bn_reg[23]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.521 r  md5/Bn_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.323    15.845    md5/data0[26]
    SLICE_X80Y57         LUT5 (Prop_lut5_I4_O)        0.301    16.146 r  md5/Bn[26]_i_1/O
                         net (fo=1, routed)           0.000    16.146    md5/Bn[26]
    SLICE_X80Y57         FDRE                                         r  md5/Bn_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.602    15.025    md5/clk_IBUF_BUFG
    SLICE_X80Y57         FDRE                                         r  md5/Bn_reg[26]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X80Y57         FDRE (Setup_fdre_C_D)        0.079    15.255    md5/Bn_reg[26]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -16.146    
  -------------------------------------------------------------------
                         slack                                 -0.891    

Slack (VIOLATED) :        -0.878ns  (required time - arrival time)
  Source:                 md5/g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.627ns  (logic 3.973ns (37.386%)  route 6.654ns (62.614%))
  Logic Levels:           17  (CARRY4=7 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X79Y43         FDRE                                         r  md5/g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  md5/g_reg[6]/Q
                         net (fo=74, routed)          1.153     7.067    md5/g_reg_n_0_[6]
    SLICE_X79Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  md5/Bn[11]_i_79/O
                         net (fo=1, routed)           0.429     7.620    md5/Bn[11]_i_79_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.744 r  md5/Bn[11]_i_64/O
                         net (fo=3, routed)           0.528     8.271    md5/x0__0[2]
    SLICE_X77Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.395 r  md5/Bn[11]_i_54/O
                         net (fo=2, routed)           0.451     8.847    md5/Bn[11]_i_54_n_0
    SLICE_X77Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  md5/Bn[11]_i_46/O
                         net (fo=2, routed)           0.602     9.573    md5/Bn[11]_i_46_n_0
    SLICE_X77Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  md5/Bn[11]_i_50/O
                         net (fo=1, routed)           0.000     9.697    md5/Bn[11]_i_50_n_0
    SLICE_X77Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.229 r  md5/Bn_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.229    md5/Bn_reg[11]_i_33_n_0
    SLICE_X77Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.563 r  md5/Bn_reg[31]_i_49/O[1]
                         net (fo=6, routed)           1.032    11.595    md5/x[9]
    SLICE_X76Y52         LUT5 (Prop_lut5_I4_O)        0.303    11.898 r  md5/Bn[11]_i_30/O
                         net (fo=4, routed)           1.004    12.901    md5/Bn[11]_i_30_n_0
    SLICE_X80Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.025 r  md5/Bn[3]_i_12/O
                         net (fo=2, routed)           0.471    13.496    md5/Bn[3]_i_12_n_0
    SLICE_X79Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.620 r  md5/Bn[3]_i_3/O
                         net (fo=2, routed)           0.577    14.197    md5/p_1_in[3]
    SLICE_X78Y51         LUT4 (Prop_lut4_I0_O)        0.124    14.321 r  md5/Bn[3]_i_7/O
                         net (fo=1, routed)           0.000    14.321    md5/Bn[3]_i_7_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.697 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.697    md5/Bn_reg[3]_i_2_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.814 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.814    md5/Bn_reg[7]_i_2_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.931 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.931    md5/Bn_reg[11]_i_2_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.048 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.048    md5/Bn_reg[15]_i_2_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.371 r  md5/Bn_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.407    15.779    md5/data0[17]
    SLICE_X79Y54         LUT5 (Prop_lut5_I4_O)        0.306    16.085 r  md5/Bn[17]_i_1/O
                         net (fo=1, routed)           0.000    16.085    md5/Bn[17]
    SLICE_X79Y54         FDRE                                         r  md5/Bn_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.600    15.023    md5/clk_IBUF_BUFG
    SLICE_X79Y54         FDRE                                         r  md5/Bn_reg[17]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X79Y54         FDRE (Setup_fdre_C_D)        0.032    15.206    md5/Bn_reg[17]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -16.085    
  -------------------------------------------------------------------
                         slack                                 -0.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 md5/M_reg[252]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[228]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.310%)  route 0.360ns (68.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.601     1.520    md5/clk_IBUF_BUFG
    SLICE_X78Y50         FDRE                                         r  md5/M_reg[252]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y50         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  md5/M_reg[252]/Q
                         net (fo=2, routed)           0.360     2.044    md5/M_reg_n_0_[252]
    SLICE_X75Y46         FDRE                                         r  md5/M_reg[228]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.930     2.095    md5/clk_IBUF_BUFG
    SLICE_X75Y46         FDRE                                         r  md5/M_reg[228]/C
                         clock pessimism             -0.250     1.844    
    SLICE_X75Y46         FDRE (Hold_fdre_C_D)         0.066     1.910    md5/M_reg[228]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 md5/C_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Dn_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.606     1.525    md5/clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  md5/C_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  md5/C_reg[27]/Q
                         net (fo=2, routed)           0.063     1.729    md5/C[27]
    SLICE_X87Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  md5/Dn[27]_i_1/O
                         net (fo=1, routed)           0.000     1.774    md5/Dn[27]
    SLICE_X87Y57         FDRE                                         r  md5/Dn_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.878     2.043    md5/clk_IBUF_BUFG
    SLICE_X87Y57         FDRE                                         r  md5/Dn_reg[27]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X87Y57         FDRE (Hold_fdre_C_D)         0.092     1.630    md5/Dn_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 md5/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Dn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.607     1.526    md5/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  md5/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  md5/C_reg[1]/Q
                         net (fo=2, routed)           0.063     1.730    md5/C[1]
    SLICE_X87Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.775 r  md5/Dn[1]_i_1/O
                         net (fo=1, routed)           0.000     1.775    md5/Dn[1]
    SLICE_X87Y55         FDRE                                         r  md5/Dn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.879     2.044    md5/clk_IBUF_BUFG
    SLICE_X87Y55         FDRE                                         r  md5/Dn_reg[1]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X87Y55         FDRE (Hold_fdre_C_D)         0.092     1.631    md5/Dn_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 md5/C_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Dn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.608     1.527    md5/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  md5/C_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  md5/C_reg[7]/Q
                         net (fo=2, routed)           0.065     1.733    md5/C[7]
    SLICE_X87Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  md5/Dn[7]_i_1/O
                         net (fo=1, routed)           0.000     1.778    md5/Dn[7]
    SLICE_X87Y52         FDRE                                         r  md5/Dn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.880     2.045    md5/clk_IBUF_BUFG
    SLICE_X87Y52         FDRE                                         r  md5/Dn_reg[7]/C
                         clock pessimism             -0.504     1.540    
    SLICE_X87Y52         FDRE (Hold_fdre_C_D)         0.092     1.632    md5/Dn_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 md5/C_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Dn_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.791%)  route 0.066ns (26.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.607     1.526    md5/clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  md5/C_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  md5/C_reg[8]/Q
                         net (fo=2, routed)           0.066     1.733    md5/C[8]
    SLICE_X87Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  md5/Dn[8]_i_1/O
                         net (fo=1, routed)           0.000     1.778    md5/Dn[8]
    SLICE_X87Y53         FDRE                                         r  md5/Dn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.879     2.044    md5/clk_IBUF_BUFG
    SLICE_X87Y53         FDRE                                         r  md5/Dn_reg[8]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X87Y53         FDRE (Hold_fdre_C_D)         0.092     1.631    md5/Dn_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 md5/C_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Dn_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.791%)  route 0.066ns (26.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.606     1.525    md5/clk_IBUF_BUFG
    SLICE_X86Y59         FDRE                                         r  md5/C_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  md5/C_reg[24]/Q
                         net (fo=2, routed)           0.066     1.732    md5/C[24]
    SLICE_X87Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.777 r  md5/Dn[24]_i_1/O
                         net (fo=1, routed)           0.000     1.777    md5/Dn[24]
    SLICE_X87Y59         FDRE                                         r  md5/Dn_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.878     2.043    md5/clk_IBUF_BUFG
    SLICE_X87Y59         FDRE                                         r  md5/Dn_reg[24]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X87Y59         FDRE (Hold_fdre_C_D)         0.092     1.630    md5/Dn_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 md5/C_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Dn_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.772%)  route 0.066ns (26.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.607     1.526    md5/clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  md5/C_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  md5/C_reg[19]/Q
                         net (fo=2, routed)           0.066     1.733    md5/C[19]
    SLICE_X87Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  md5/Dn[19]_i_1/O
                         net (fo=1, routed)           0.000     1.778    md5/Dn[19]
    SLICE_X87Y56         FDRE                                         r  md5/Dn_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.879     2.044    md5/clk_IBUF_BUFG
    SLICE_X87Y56         FDRE                                         r  md5/Dn_reg[19]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X87Y56         FDRE (Hold_fdre_C_D)         0.092     1.631    md5/Dn_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 md5/B_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Cn_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.772%)  route 0.066ns (26.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.606     1.525    md5/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  md5/B_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  md5/B_reg[9]/Q
                         net (fo=3, routed)           0.066     1.732    md5/B[9]
    SLICE_X83Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.777 r  md5/Cn[9]_i_1/O
                         net (fo=1, routed)           0.000     1.777    md5/Cn[9]
    SLICE_X83Y54         FDRE                                         r  md5/Cn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.878     2.043    md5/clk_IBUF_BUFG
    SLICE_X83Y54         FDRE                                         r  md5/Cn_reg[9]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X83Y54         FDRE (Hold_fdre_C_D)         0.092     1.630    md5/Cn_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 md5/D_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/An_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.607     1.526    md5/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  md5/D_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  md5/D_reg[18]/Q
                         net (fo=2, routed)           0.066     1.733    md5/D[18]
    SLICE_X87Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  md5/An[18]_i_1/O
                         net (fo=1, routed)           0.000     1.778    md5/An[18]
    SLICE_X87Y55         FDRE                                         r  md5/An_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.879     2.044    md5/clk_IBUF_BUFG
    SLICE_X87Y55         FDRE                                         r  md5/An_reg[18]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X87Y55         FDRE (Hold_fdre_C_D)         0.091     1.630    md5/An_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 md5/C_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/data_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.605     1.524    md5/clk_IBUF_BUFG
    SLICE_X82Y59         FDRE                                         r  md5/C_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  md5/C_reg[25]/Q
                         net (fo=2, routed)           0.066     1.731    md5/C[25]
    SLICE_X83Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  md5/data_out[25]_i_1/O
                         net (fo=1, routed)           0.000     1.776    md5/data_out[25]_i_1_n_0
    SLICE_X83Y59         FDRE                                         r  md5/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.877     2.042    md5/clk_IBUF_BUFG
    SLICE_X83Y59         FDRE                                         r  md5/data_out_reg[25]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X83Y59         FDRE (Hold_fdre_C_D)         0.091     1.628    md5/data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y61    disp/s_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y61    disp/s_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y61    disp/s_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    md5/A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52    md5/A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y56    md5/A_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y59    md5/An_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y54    md5/An_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y58    md5/An_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    disp/s_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    disp/s_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    disp/s_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    md5/Cn_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    md5/Cn_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y42    md5/A_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y42    md5/A_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    md5/Cn_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y42    md5/M_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y41    md5/M_reg[52]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    md5/Cn_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y58    md5/Cn_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    md5/Cn_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    md5/Cn_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y58    md5/Cn_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y58    md5/Cn_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y58    md5/Cn_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y58    md5/Dn_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y58    md5/Dn_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y58    md5/Dn_reg[23]/C



