\doxysection{Inc/core\+\_\+cm4.h File Reference}
\label{core__cm4_8h}\index{Inc/core\_cm4.h@{Inc/core\_cm4.h}}


CMSIS Cortex-\/\+M4 Core Peripheral Access Layer Header File.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$core\+\_\+cm\+Instr.\+h$>$}\newline
{\ttfamily \#include $<$core\+\_\+cm\+Func.\+h$>$}\newline
{\ttfamily \#include $<$core\+\_\+cm4\+\_\+simd.\+h$>$}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
union \textbf{ APSR\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Application Program Status Register (APSR). \end{DoxyCompactList}\item 
union \textbf{ IPSR\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Interrupt Program Status Register (IPSR). \end{DoxyCompactList}\item 
union \textbf{ x\+PSR\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR). \end{DoxyCompactList}\item 
union \textbf{ CONTROL\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Control Registers (CONTROL). \end{DoxyCompactList}\item 
struct \textbf{ NVIC\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Nested Vectored Interrupt Controller (NVIC). \end{DoxyCompactList}\item 
struct \textbf{ SCB\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the System Control Block (SCB). \end{DoxyCompactList}\item 
struct \textbf{ SCn\+SCB\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the System Control and ID Register not in the SCB. \end{DoxyCompactList}\item 
struct \textbf{ Sys\+Tick\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the System Timer (Sys\+Tick). \end{DoxyCompactList}\item 
struct \textbf{ ITM\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Instrumentation Trace Macrocell Register (ITM). \end{DoxyCompactList}\item 
struct \textbf{ Core\+Debug\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Core Debug Register (Core\+Debug). \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CORE\+\_\+\+CM4\+\_\+\+H\+\_\+\+GENERIC}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM4\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN}~(0x02)
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM4\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB}~(0x10)
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM4\+\_\+\+CMSIS\+\_\+\+VERSION}~((\textbf{ \+\_\+\+\_\+\+CM4\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN} $<$$<$ 16) $\vert$ \textbf{ \+\_\+\+\_\+\+CM4\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB})
\item 
\#define \textbf{ \+\_\+\+\_\+\+CORTEX\+\_\+M}~(0x04)
\item 
\#define \textbf{ \+\_\+\+\_\+\+CORE\+\_\+\+CM4\+\_\+\+H\+\_\+\+DEPENDANT}
\item 
\#define \textbf{ \+\_\+\+\_\+I}~volatile const
\item 
\#define \textbf{ \+\_\+\+\_\+O}~volatile
\item 
\#define \textbf{ \+\_\+\+\_\+\+IO}~volatile
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}~0
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}~24
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}~20
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}~16
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}~4
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}~0
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}~31
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}~28
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}~27
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}~26
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}~25
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}~23
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}~22
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}~12
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos}~11
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}~0
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos}~7
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk}~(0x1\+FFFFFFUL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}~16
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}~16
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}~15
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos}~8
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Msk}~(7UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}~2
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}~1
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}~0
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}~4
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}~2
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}~1
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}~9
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos}~8
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos}~4
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}~3
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos}~1
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}~0
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos}~18
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos}~17
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos}~16
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}~15
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos}~14
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos}~13
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos}~12
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos}~11
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos}~10
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos}~8
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos}~7
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos}~3
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos}~1
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}~0
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos}~16
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos}~8
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}~0
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos}~31
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos}~30
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos}~1
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos}~4
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos}~3
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos}~2
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos}~1
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}~0
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos})
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos}~0
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos})
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISOOFP\+\_\+\+Pos}~9
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISOOFP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISOOFP\+\_\+\+Pos})
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFPCA\+\_\+\+Pos}~8
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFPCA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFPCA\+\_\+\+Pos})
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos}~2
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos})
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos}~1
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos})
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos}~0
\item 
\#define \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Pos}~16
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Pos}~2
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Pos}~1
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Pos}~0
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Pos}~0
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Msk}~(0x\+FFFFFFUL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos}~0
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Msk}~(0x\+FFFFFFUL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Pos}~31
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Pos}~30
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Pos}~0
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Msk}~(0x\+FFFFFFUL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos})
\item 
\#define \textbf{ ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Pos}~0
\item 
\#define \textbf{ ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Pos})
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Pos}~23
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Pos})
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Pos}~16
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Pos}~10
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Msk}~(3UL $<$$<$ \textbf{ ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Pos})
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Pos}~8
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Msk}~(3UL $<$$<$ \textbf{ ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Pos})
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Pos}~4
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Pos})
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+TXENA\+\_\+\+Pos}~3
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+TXENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ ITM\+\_\+\+TCR\+\_\+\+TXENA\+\_\+\+Pos})
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Pos}~2
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Pos})
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Pos}~1
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Pos})
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Pos}~0
\item 
\#define \textbf{ ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}~16
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}~25
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}~24
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}~19
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}~18
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}~17
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}~16
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}~5
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}~3
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}~2
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}~1
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}~0
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}~16
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}~0
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}~24
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}~19
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}~18
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}~17
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}~16
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}~10
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}~9
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}~8
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}~7
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}~6
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}~5
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}~4
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}~0
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos})
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ ITM\+\_\+\+BASE}~(0x\+E0000000\+UL)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+BASE}~(0x\+E000\+EDF0\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCn\+SCB}~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )
\item 
\#define \textbf{ ITM}~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}      )
\item 
\#define \textbf{ Core\+Debug}~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE})
\item 
\#define \textbf{ ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}~0x5\+AA55\+AA5
\item 
volatile int32\+\_\+t \textbf{ ITM\+\_\+\+Rx\+Buffer}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M4 Core Peripheral Access Layer Header File. 

\begin{DoxyVersion}{Version}
V2.\+10 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
19. July 2011
\end{DoxyDate}
\begin{DoxyNote}{Note}
Copyright (C) 2009-\/2011 ARM Limited. All rights reserved.
\end{DoxyNote}
\begin{DoxyParagraph}{}
ARM Limited (ARM) is supplying this software for use with Cortex-\/M processor based microcontrollers. This file can be freely distributed within development tools that are supporting such ARM based processors.
\end{DoxyParagraph}
\begin{DoxyParagraph}{}
THIS SOFTWARE IS PROVIDED "{}\+AS IS"{}. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER. 
\end{DoxyParagraph}


\doxysubsection{Macro Definition Documentation}
\label{core__cm4_8h_a041c3808b4c105d23b90b54646e2eeb6} 
\index{core\_cm4.h@{core\_cm4.h}!\_\_CORE\_CM4\_H\_GENERIC@{\_\_CORE\_CM4\_H\_GENERIC}}
\index{\_\_CORE\_CM4\_H\_GENERIC@{\_\_CORE\_CM4\_H\_GENERIC}!core\_cm4.h@{core\_cm4.h}}
\doxysubsubsection{\_\_CORE\_CM4\_H\_GENERIC}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CORE\+\_\+\+CM4\+\_\+\+H\+\_\+\+GENERIC}

