// Seed: 4030826280
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5,
    output tri1 id_6,
    input uwire id_7,
    output wor id_8,
    output tri0 id_9,
    output wor id_10,
    input uwire id_11,
    output uwire id_12,
    input wire id_13,
    input uwire id_14,
    output tri0 id_15,
    input uwire id_16
);
  id_18(
      .id_0(1), .id_1(1), .id_2(1 ~^ 1), .id_3(id_4)
  );
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    input wor id_3,
    output uwire id_4,
    output supply1 id_5,
    input tri id_6
);
  wor id_8;
  assign id_4 = 1;
  assign id_1 = id_8;
  module_0(
      id_2,
      id_0,
      id_6,
      id_0,
      id_4,
      id_4,
      id_5,
      id_6,
      id_8,
      id_5,
      id_4,
      id_8,
      id_5,
      id_3,
      id_2,
      id_5,
      id_0
  );
endmodule
