0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.sim/sim_1/behav/xsim/glbl.v,1644813257,verilog,,,,glbl,,,,,,,,
C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/AES_enc_top.v,1644816279,verilog,,,,AES_enc_top,,,,,,,,
C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/AddRoundKey.v,1644813385,verilog,,C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/key_expansion.v,,AddRoundKey,,,,,,,,
C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/key_expansion.v,1644813257,verilog,,C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/mix_column.v,,key_expansion,,,,,,,,
C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/mix_column.v,1644813458,verilog,,C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/round.v,,mix;mix_column,,,,,,,,
C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/round.v,1644816226,verilog,,C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/round_last.v,,round,,,,,,,,
C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/round_last.v,1644816237,verilog,,C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/shiftrows.v,,round_last,,,,,,,,
C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/shiftrows.v,1644813341,verilog,,C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/subbytes.v,,shiftrows,,,,,,,,
C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/subbytes.v,1644813257,verilog,,C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/AES_enc_top.v,,subbytes,,,,,,,,
