{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646660981099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646660981099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  7 07:49:41 2022 " "Processing started: Mon Mar  7 07:49:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646660981099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646660981099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_Gumnut -c ALU_Gumnut " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_Gumnut -c ALU_Gumnut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646660981099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646660981205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646660981205 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OG_ALU.v(296) " "Verilog HDL information at OG_ALU.v(296): always construct contains both blocking and non-blocking assignments" {  } { { "OG_ALU.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/OG_ALU.v" 296 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646660985984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OG_ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file OG_ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut " "Found entity 1: gumnut" {  } { { "OG_ALU.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/OG_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646660985985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646660985985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Gumnut.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_Gumnut.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Gumnut " "Found entity 1: ALU_Gumnut" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646660985986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646660985986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_Gumnut " "Elaborating entity \"ALU_Gumnut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646660986010 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_alu_reg_fn ALU_Gumnut.v(44) " "Verilog HDL warning at ALU_Gumnut.v(44): object IR_alu_reg_fn used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 44 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_alu_immed_fn ALU_Gumnut.v(45) " "Verilog HDL warning at ALU_Gumnut.v(45): object IR_alu_immed_fn used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_shift_fn ALU_Gumnut.v(46) " "Verilog HDL warning at ALU_Gumnut.v(46): object IR_shift_fn used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 46 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_immed ALU_Gumnut.v(55) " "Verilog HDL warning at ALU_Gumnut.v(55): object IR_immed used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_count ALU_Gumnut.v(56) " "Verilog HDL warning at ALU_Gumnut.v(56): object IR_count used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_offset ALU_Gumnut.v(57) " "Verilog HDL warning at ALU_Gumnut.v(57): object IR_offset used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_decode_alu_immed ALU_Gumnut.v(61) " "Verilog HDL warning at ALU_Gumnut.v(61): object IR_decode_alu_immed used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_decode_mem ALU_Gumnut.v(62) " "Verilog HDL warning at ALU_Gumnut.v(62): object IR_decode_mem used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 62 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_decode_alu_reg ALU_Gumnut.v(64) " "Verilog HDL warning at ALU_Gumnut.v(64): object IR_decode_alu_reg used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 64 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "GPR_rs ALU_Gumnut.v(73) " "Verilog HDL warning at ALU_Gumnut.v(73): object GPR_rs used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 73 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "GPR_r2 ALU_Gumnut.v(74) " "Verilog HDL warning at ALU_Gumnut.v(74): object GPR_r2 used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_result ALU_Gumnut.v(81) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(81): object \"ALU_result\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_C ALU_Gumnut.v(83) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(83): object \"ALU_C\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cc_C ALU_Gumnut.v(87) " "Verilog HDL warning at ALU_Gumnut.v(87): object cc_C used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646660986011 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_fn ALU_Gumnut.v(93) " "Verilog HDL Always Construct warning at ALU_Gumnut.v(93): inferring latch(es) for variable \"ALU_fn\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646660986012 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_right_operand ALU_Gumnut.v(93) " "Verilog HDL Always Construct warning at ALU_Gumnut.v(93): inferring latch(es) for variable \"ALU_right_operand\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646660986012 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_tmp_result ALU_Gumnut.v(93) " "Verilog HDL Always Construct warning at ALU_Gumnut.v(93): inferring latch(es) for variable \"ALU_tmp_result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646660986012 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_shift_result ALU_Gumnut.v(93) " "Verilog HDL Always Construct warning at ALU_Gumnut.v(93): inferring latch(es) for variable \"ALU_shift_result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646660986012 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "inst_adr_o ALU_Gumnut.v(8) " "Output port \"inst_adr_o\" at ALU_Gumnut.v(8) has no driver" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646660986013 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_adr_o ALU_Gumnut.v(15) " "Output port \"data_adr_o\" at ALU_Gumnut.v(15) has no driver" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646660986013 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_dat_o ALU_Gumnut.v(16) " "Output port \"data_dat_o\" at ALU_Gumnut.v(16) has no driver" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646660986013 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "inst_cyc_o ALU_Gumnut.v(5) " "Output port \"inst_cyc_o\" at ALU_Gumnut.v(5) has no driver" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646660986013 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "inst_stb_o ALU_Gumnut.v(6) " "Output port \"inst_stb_o\" at ALU_Gumnut.v(6) has no driver" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646660986013 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_cyc_o ALU_Gumnut.v(11) " "Output port \"data_cyc_o\" at ALU_Gumnut.v(11) has no driver" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646660986013 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_stb_o ALU_Gumnut.v(12) " "Output port \"data_stb_o\" at ALU_Gumnut.v(12) has no driver" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646660986013 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_we_o ALU_Gumnut.v(13) " "Output port \"data_we_o\" at ALU_Gumnut.v(13) has no driver" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646660986013 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "int_ack ALU_Gumnut.v(20) " "Output port \"int_ack\" at ALU_Gumnut.v(20) has no driver" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646660986013 "|ALU_Gumnut"}
{ "Warning" "WSGN_EMPTY_SHELL" "ALU_Gumnut " "Entity \"ALU_Gumnut\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1646660986014 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "inst_cyc_o GND " "Pin \"inst_cyc_o\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_cyc_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_stb_o GND " "Pin \"inst_stb_o\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_stb_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_adr_o\[0\] GND " "Pin \"inst_adr_o\[0\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_adr_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_adr_o\[1\] GND " "Pin \"inst_adr_o\[1\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_adr_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_adr_o\[2\] GND " "Pin \"inst_adr_o\[2\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_adr_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_adr_o\[3\] GND " "Pin \"inst_adr_o\[3\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_adr_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_adr_o\[4\] GND " "Pin \"inst_adr_o\[4\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_adr_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_adr_o\[5\] GND " "Pin \"inst_adr_o\[5\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_adr_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_adr_o\[6\] GND " "Pin \"inst_adr_o\[6\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_adr_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_adr_o\[7\] GND " "Pin \"inst_adr_o\[7\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_adr_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_adr_o\[8\] GND " "Pin \"inst_adr_o\[8\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_adr_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_adr_o\[9\] GND " "Pin \"inst_adr_o\[9\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_adr_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_adr_o\[10\] GND " "Pin \"inst_adr_o\[10\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_adr_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_adr_o\[11\] GND " "Pin \"inst_adr_o\[11\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|inst_adr_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_cyc_o GND " "Pin \"data_cyc_o\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_cyc_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_stb_o GND " "Pin \"data_stb_o\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_stb_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_we_o GND " "Pin \"data_we_o\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_we_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_adr_o\[0\] GND " "Pin \"data_adr_o\[0\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_adr_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_adr_o\[1\] GND " "Pin \"data_adr_o\[1\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_adr_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_adr_o\[2\] GND " "Pin \"data_adr_o\[2\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_adr_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_adr_o\[3\] GND " "Pin \"data_adr_o\[3\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_adr_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_adr_o\[4\] GND " "Pin \"data_adr_o\[4\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_adr_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_adr_o\[5\] GND " "Pin \"data_adr_o\[5\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_adr_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_adr_o\[6\] GND " "Pin \"data_adr_o\[6\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_adr_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_adr_o\[7\] GND " "Pin \"data_adr_o\[7\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_adr_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[0\] GND " "Pin \"data_dat_o\[0\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_dat_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[1\] GND " "Pin \"data_dat_o\[1\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_dat_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[2\] GND " "Pin \"data_dat_o\[2\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_dat_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[3\] GND " "Pin \"data_dat_o\[3\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_dat_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[4\] GND " "Pin \"data_dat_o\[4\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_dat_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[5\] GND " "Pin \"data_dat_o\[5\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_dat_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[6\] GND " "Pin \"data_dat_o\[6\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_dat_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[7\] GND " "Pin \"data_dat_o\[7\]\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|data_dat_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ack GND " "Pin \"int_ack\" is stuck at GND" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646660986251 "|ALU_Gumnut|int_ack"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646660986251 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/output_files/ALU_Gumnut.map.smsg " "Generated suppressed messages file /home/paok/Documents/Verilog_Labs/Gumnut-ALU/output_files/ALU_Gumnut.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646660986266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646660986313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646660986313 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_i " "No output dependent on input pin \"clk_i\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|clk_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_i " "No output dependent on input pin \"rst_i\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|rst_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_ack_i " "No output dependent on input pin \"inst_ack_i\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_ack_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[0\] " "No output dependent on input pin \"inst_dat_i\[0\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[1\] " "No output dependent on input pin \"inst_dat_i\[1\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[2\] " "No output dependent on input pin \"inst_dat_i\[2\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[3\] " "No output dependent on input pin \"inst_dat_i\[3\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[4\] " "No output dependent on input pin \"inst_dat_i\[4\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[5\] " "No output dependent on input pin \"inst_dat_i\[5\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[6\] " "No output dependent on input pin \"inst_dat_i\[6\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[7\] " "No output dependent on input pin \"inst_dat_i\[7\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[8\] " "No output dependent on input pin \"inst_dat_i\[8\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[9\] " "No output dependent on input pin \"inst_dat_i\[9\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[10\] " "No output dependent on input pin \"inst_dat_i\[10\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[11\] " "No output dependent on input pin \"inst_dat_i\[11\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[12\] " "No output dependent on input pin \"inst_dat_i\[12\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[13\] " "No output dependent on input pin \"inst_dat_i\[13\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[14\] " "No output dependent on input pin \"inst_dat_i\[14\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[15\] " "No output dependent on input pin \"inst_dat_i\[15\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[16\] " "No output dependent on input pin \"inst_dat_i\[16\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[17\] " "No output dependent on input pin \"inst_dat_i\[17\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|inst_dat_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_ack_i " "No output dependent on input pin \"data_ack_i\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|data_ack_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[0\] " "No output dependent on input pin \"data_dat_i\[0\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|data_dat_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[1\] " "No output dependent on input pin \"data_dat_i\[1\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|data_dat_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[2\] " "No output dependent on input pin \"data_dat_i\[2\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|data_dat_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[3\] " "No output dependent on input pin \"data_dat_i\[3\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|data_dat_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[4\] " "No output dependent on input pin \"data_dat_i\[4\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|data_dat_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[5\] " "No output dependent on input pin \"data_dat_i\[5\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|data_dat_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[6\] " "No output dependent on input pin \"data_dat_i\[6\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|data_dat_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[7\] " "No output dependent on input pin \"data_dat_i\[7\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|data_dat_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "int_req " "No output dependent on input pin \"int_req\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646660986350 "|ALU_Gumnut|int_req"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646660986350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646660986351 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646660986351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646660986351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646660986355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  7 07:49:46 2022 " "Processing ended: Mon Mar  7 07:49:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646660986355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646660986355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646660986355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646660986355 ""}
