Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 16:15:59 2015
| Host              : xsjrdevl13 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : bgm
| Device            : 7vx690t-ffg1927
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.471ns  (required time - arrival time)
  Source:                 a5_add/fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a5_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 1.715ns (18.093%)  route 7.764ns (81.907%))
  Logic Levels:           23  (CARRY4=7 LUT2=2 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 9.548 - 6.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X49Y295        net (fo=4755, estimated)     1.395     3.762    a5_add/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y295        FDRE (Prop_fdre_C_Q)         0.146     3.908    a5_add/fract_out_q_reg[5]/Q
    SLICE_X49Y293        net (fo=8, estimated)        0.634     4.542    a5_add/u4/u6/fract_in[25]
    SLICE_X49Y293        LUT6 (Prop_lut6_I1_O)        0.043     4.585    a5_add/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X49Y294        net (fo=1, estimated)        0.374     4.959    a5_add/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X49Y294        LUT6 (Prop_lut6_I3_O)        0.043     5.002    a5_add/u4/u6/fi_ldz[1]_INST_0_i_4/O
    SLICE_X49Y294        net (fo=1, estimated)        0.291     5.293    a5_add/u4/u6/fi_ldz[1]_INST_0_i_4_n_22
    SLICE_X49Y294        LUT6 (Prop_lut6_I3_O)        0.043     5.336    a5_add/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X49Y294        net (fo=1, estimated)        0.289     5.625    a5_add/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X49Y294        LUT5 (Prop_lut5_I2_O)        0.043     5.668    a5_add/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X49Y296        net (fo=1, estimated)        0.262     5.930    a5_add/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X49Y296        LUT6 (Prop_lut6_I4_O)        0.043     5.973    a5_add/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X48Y298        net (fo=11, estimated)       0.246     6.219    a5_add/u4/u6_n_26
    SLICE_X48Y298        LUT2 (Prop_lut2_I1_O)        0.043     6.262    a5_add/u4/out[29]_INST_0_i_32/O
    SLICE_X48Y298        net (fo=2, estimated)        0.309     6.571    a5_add/u4/out[29]_INST_0_i_32_n_22
    SLICE_X48Y298        LUT6 (Prop_lut6_I3_O)        0.043     6.614    a5_add/u4/out[29]_INST_0_i_14/O
    SLICE_X49Y298        net (fo=1, estimated)        0.300     6.914    a5_add/u4/out[29]_INST_0_i_14_n_22
    SLICE_X49Y298        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.111    a5_add/u4/out[29]_INST_0_i_6/CO[3]
    SLICE_X49Y299        net (fo=1, estimated)        0.000     7.111    a5_add/u4/out[29]_INST_0_i_6_n_22
    SLICE_X49Y299        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.222    a5_add/u4/out[29]_INST_0_i_21/O[0]
    SLICE_X48Y299        net (fo=1, estimated)        0.320     7.542    a5_add/u4/exp_next_mi[8]
    SLICE_X48Y299        LUT5 (Prop_lut5_I0_O)        0.043     7.585    a5_add/u4/out[29]_INST_0_i_7/O
    SLICE_X48Y299        net (fo=16, estimated)       0.348     7.933    a5_add/u4/out[29]_INST_0_i_7_n_22
    SLICE_X48Y299        LUT5 (Prop_lut5_I4_O)        0.043     7.976    a5_add/u4/out[24]_INST_0_i_1/O
    SLICE_X50Y296        net (fo=5, estimated)        1.173     9.149    a5_add/u4/out[24]_INST_0_i_1_n_22
    SLICE_X50Y296        LUT6 (Prop_lut6_I2_O)        0.043     9.192    a5_add/u4/u7_i_10/O
    SLICE_X51Y296        net (fo=2, estimated)        0.268     9.460    a5_add/u4/u7_i_10_n_22
    SLICE_X51Y296        LUT4 (Prop_lut4_I2_O)        0.043     9.503    a5_add/u4/out[3]_INST_0_i_8/O
    SLICE_X51Y296        net (fo=1, routed)           0.011     9.514    a5_add/u4/out[3]_INST_0_i_8_n_22
    SLICE_X51Y296        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     9.762    a5_add/u4/out[3]_INST_0_i_3/CO[3]
    SLICE_X51Y297        net (fo=1, estimated)        0.000     9.762    a5_add/u4/out[3]_INST_0_i_3_n_22
    SLICE_X51Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.815    a5_add/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X51Y298        net (fo=1, estimated)        0.000     9.815    a5_add/u4/out[7]_INST_0_i_3_n_22
    SLICE_X51Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.868    a5_add/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X51Y299        net (fo=1, estimated)        0.000     9.868    a5_add/u4/out[11]_INST_0_i_3_n_22
    SLICE_X51Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.921    a5_add/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X51Y300        net (fo=1, estimated)        0.000     9.921    a5_add/u4/out[15]_INST_0_i_3_n_22
    SLICE_X51Y300        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.087    a5_add/u4/out[29]_INST_0_i_8/O[1]
    SLICE_X52Y299        net (fo=1, estimated)        0.842    10.929    a5_add/u4/fract_out_pl1[17]
    SLICE_X52Y299        LUT2 (Prop_lut2_I1_O)        0.043    10.972    a5_add/u4/out[17]_INST_0_i_2/O
    SLICE_X53Y300        net (fo=1, estimated)        0.973    11.945    a5_add/u4/out[17]_INST_0_i_2_n_22
    SLICE_X53Y300        LUT6 (Prop_lut6_I1_O)        0.043    11.988    a5_add/u4/out[17]_INST_0/O
    SLICE_X54Y300        net (fo=2, estimated)        0.338    12.326    a5_add/u4_n_35
    SLICE_X54Y300        LUT6 (Prop_lut6_I3_O)        0.043    12.369    a5_add/out_o1[31]_i_7/O
    SLICE_X54Y300        net (fo=1, estimated)        0.438    12.807    a5_add/out_o1[31]_i_7_n_22
    SLICE_X54Y300        LUT6 (Prop_lut6_I2_O)        0.043    12.850    a5_add/out_o1[31]_i_2/O
    SLICE_X54Y300        net (fo=1, estimated)        0.298    13.148    a5_add/out_o1[31]_i_2_n_22
    SLICE_X54Y300        LUT6 (Prop_lut6_I1_O)        0.043    13.191    a5_add/out_o1[31]_i_1/O
    SLICE_X54Y300        net (fo=1, routed)           0.050    13.241    a5_add/out_o1[31]_i_1_n_22
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X54Y300        net (fo=4755, estimated)     1.378     9.548    a5_add/clk
                         clock pessimism              0.210     9.758    
                         clock uncertainty           -0.035     9.722    
    SLICE_X54Y300        FDRE (Setup_fdre_C_D)        0.047     9.769    a5_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                 -3.471    

Slack (VIOLATED) :        -3.173ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 2.003ns (22.074%)  route 7.071ns (77.926%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 9.401 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X48Y280        net (fo=23, estimated)       0.398    12.435    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X48Y280        LUT5 (Prop_lut5_I2_O)        0.043    12.478    x6_mul/u4/out[0]_INST_0/O
    SLICE_X48Y280        net (fo=1, estimated)        0.295    12.773    x6_mul/u4_n_52
    SLICE_X48Y280        LUT5 (Prop_lut5_I0_O)        0.043    12.816    x6_mul/out_o1[0]_i_1/O
    SLICE_X48Y280        net (fo=1, routed)           0.052    12.868    x6_mul/out_o1_reg0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X48Y280        net (fo=4755, estimated)     1.231     9.401    x6_mul/clk
                         clock pessimism              0.290     9.691    
                         clock uncertainty           -0.035     9.655    
    SLICE_X48Y280        FDRE (Setup_fdre_C_D)        0.040     9.695    x6_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                 -3.173    

Slack (VIOLATED) :        -3.089ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        9.067ns  (logic 2.003ns (22.091%)  route 7.064ns (77.909%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 9.471 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X46Y283        net (fo=23, estimated)       0.390    12.427    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X46Y283        LUT6 (Prop_lut6_I4_O)        0.043    12.470    x6_mul/u4/out[22]_INST_0/O
    SLICE_X46Y283        net (fo=1, estimated)        0.298    12.768    x6_mul/u4_n_30
    SLICE_X46Y283        LUT5 (Prop_lut5_I0_O)        0.043    12.811    x6_mul/out_o1[22]_i_1/O
    SLICE_X46Y283        net (fo=1, routed)           0.050    12.861    x6_mul/out_o1_reg0[22]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X46Y283        net (fo=4755, estimated)     1.301     9.471    x6_mul/clk
                         clock pessimism              0.290     9.761    
                         clock uncertainty           -0.035     9.725    
    SLICE_X46Y283        FDRE (Setup_fdre_C_D)        0.047     9.772    x6_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                 -3.089    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 a8_add/fract_out_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a8_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 1.755ns (19.775%)  route 7.120ns (80.225%))
  Logic Levels:           24  (CARRY4=8 LUT2=2 LUT3=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 9.691 - 6.000 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X43Y345        net (fo=4755, estimated)     1.605     3.972    a8_add/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y345        FDRE (Prop_fdre_C_Q)         0.165     4.137    a8_add/fract_out_q_reg[6]/Q
    SLICE_X42Y347        net (fo=8, estimated)        0.450     4.587    a8_add/u4/u6/fract_in[26]
    SLICE_X42Y347        LUT3 (Prop_lut3_I0_O)        0.043     4.630    a8_add/u4/u6/fi_ldz[0]_INST_0_i_5/O
    SLICE_X42Y346        net (fo=1, estimated)        0.432     5.062    a8_add/u4/u6/fi_ldz[0]_INST_0_i_5_n_22
    SLICE_X42Y346        LUT6 (Prop_lut6_I2_O)        0.043     5.105    a8_add/u4/u6/fi_ldz[0]_INST_0_i_3/O
    SLICE_X43Y346        net (fo=1, estimated)        0.208     5.313    a8_add/u4/u6/fi_ldz[0]_INST_0_i_3_n_22
    SLICE_X43Y346        LUT6 (Prop_lut6_I0_O)        0.043     5.356    a8_add/u4/u6/fi_ldz[0]_INST_0_i_2/O
    SLICE_X44Y345        net (fo=1, estimated)        0.289     5.645    a8_add/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
    SLICE_X44Y345        LUT6 (Prop_lut6_I5_O)        0.043     5.688    a8_add/u4/u6/fi_ldz[0]_INST_0_i_1/O
    SLICE_X45Y345        net (fo=1, estimated)        0.180     5.868    a8_add/u4/u6/fi_ldz[0]_INST_0_i_1_n_22
    SLICE_X45Y345        LUT5 (Prop_lut5_I4_O)        0.043     5.911    a8_add/u4/u6/fi_ldz[0]_INST_0/O
    SLICE_X44Y347        net (fo=12, estimated)       0.387     6.298    a8_add/u4/u6_n_27
    SLICE_X44Y347        LUT2 (Prop_lut2_I0_O)        0.043     6.341    a8_add/u4/out[29]_INST_0_i_32/O
    SLICE_X44Y347        net (fo=2, estimated)        0.117     6.458    a8_add/u4/out[29]_INST_0_i_32_n_22
    SLICE_X44Y347        LUT6 (Prop_lut6_I3_O)        0.043     6.501    a8_add/u4/out[29]_INST_0_i_14/O
    SLICE_X45Y347        net (fo=1, estimated)        0.300     6.801    a8_add/u4/out[29]_INST_0_i_14_n_22
    SLICE_X45Y347        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.998    a8_add/u4/out[29]_INST_0_i_6/CO[3]
    SLICE_X45Y348        net (fo=1, estimated)        0.000     6.998    a8_add/u4/out[29]_INST_0_i_6_n_22
    SLICE_X45Y348        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.109    a8_add/u4/out[29]_INST_0_i_21/O[0]
    SLICE_X46Y348        net (fo=1, estimated)        0.412     7.521    a8_add/u4/exp_next_mi[8]
    SLICE_X46Y348        LUT5 (Prop_lut5_I0_O)        0.043     7.564    a8_add/u4/out[29]_INST_0_i_7/O
    SLICE_X46Y347        net (fo=16, estimated)       0.242     7.806    a8_add/u4/out[29]_INST_0_i_7_n_22
    SLICE_X46Y347        LUT6 (Prop_lut6_I2_O)        0.043     7.849    a8_add/u4/out[29]_INST_0_i_27/O
    SLICE_X47Y348        net (fo=2, estimated)        0.353     8.202    a8_add/u4/out[29]_INST_0_i_27_n_22
    SLICE_X47Y348        LUT6 (Prop_lut6_I0_O)        0.043     8.245    a8_add/u4/out[29]_INST_0_i_12/O
    SLICE_X48Y347        net (fo=47, estimated)       0.689     8.934    a8_add/u4/out[29]_INST_0_i_12_n_22
    SLICE_X48Y347        LUT2 (Prop_lut2_I0_O)        0.049     8.983    a8_add/u4/out[3]_INST_0_i_4/O
    SLICE_X48Y347        net (fo=1, routed)           0.011     8.994    a8_add/u4/out[3]_INST_0_i_4_n_22
    SLICE_X48Y347        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     9.221    a8_add/u4/out[3]_INST_0_i_3/CO[3]
    SLICE_X48Y348        net (fo=1, estimated)        0.000     9.221    a8_add/u4/out[3]_INST_0_i_3_n_22
    SLICE_X48Y348        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.274    a8_add/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X48Y349        net (fo=1, estimated)        0.000     9.274    a8_add/u4/out[7]_INST_0_i_3_n_22
    SLICE_X48Y349        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.327    a8_add/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X48Y350        net (fo=1, estimated)        0.000     9.327    a8_add/u4/out[11]_INST_0_i_3_n_22
    SLICE_X48Y350        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.380    a8_add/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X48Y351        net (fo=1, estimated)        0.000     9.380    a8_add/u4/out[15]_INST_0_i_3_n_22
    SLICE_X48Y351        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.433    a8_add/u4/out[29]_INST_0_i_8/CO[3]
    SLICE_X48Y352        net (fo=1, estimated)        0.000     9.433    a8_add/u4/out[29]_INST_0_i_8_n_22
    SLICE_X48Y352        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.582    a8_add/u4/out[29]_INST_0_i_2/O[3]
    SLICE_X50Y352        net (fo=10, estimated)       0.930    10.512    a8_add/u4/fract_out_pl1[23]
    SLICE_X50Y352        LUT6 (Prop_lut6_I2_O)        0.043    10.555    a8_add/u4/out[22]_INST_0_i_3/O
    SLICE_X51Y350        net (fo=23, estimated)       0.485    11.040    a8_add/u4/out[22]_INST_0_i_3_n_22
    SLICE_X51Y350        LUT6 (Prop_lut6_I2_O)        0.043    11.083    a8_add/u4/out[11]_INST_0/O
    SLICE_X51Y351        net (fo=2, estimated)        0.933    12.016    a8_add/u4_n_41
    SLICE_X51Y351        LUT6 (Prop_lut6_I3_O)        0.043    12.059    a8_add/out_o1[31]_i_8/O
    SLICE_X50Y351        net (fo=1, estimated)        0.354    12.413    a8_add/out_o1[31]_i_8_n_22
    SLICE_X50Y351        LUT6 (Prop_lut6_I4_O)        0.043    12.456    a8_add/out_o1[31]_i_2/O
    SLICE_X50Y351        net (fo=1, estimated)        0.298    12.754    a8_add/out_o1[31]_i_2_n_22
    SLICE_X50Y351        LUT6 (Prop_lut6_I1_O)        0.043    12.797    a8_add/out_o1[31]_i_1/O
    SLICE_X50Y351        net (fo=1, routed)           0.050    12.847    a8_add/out_o1[31]_i_1_n_22
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X50Y351        net (fo=4755, estimated)     1.521     9.691    a8_add/clk
                         clock pessimism              0.240     9.931    
                         clock uncertainty           -0.035     9.895    
    SLICE_X50Y351        FDRE (Setup_fdre_C_D)        0.047     9.942    a8_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.798ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.748ns  (logic 1.960ns (22.405%)  route 6.788ns (77.595%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 9.450 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X47Y283        net (fo=23, estimated)       0.410    12.447    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X47Y283        LUT6 (Prop_lut6_I4_O)        0.043    12.490    x6_mul/u4/out[20]_INST_0/O
    SLICE_X47Y283        net (fo=1, routed)           0.052    12.542    x6_mul/u4_n_32
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X47Y283        net (fo=4755, estimated)     1.280     9.450    x6_mul/clk
                         clock pessimism              0.290     9.740    
                         clock uncertainty           -0.035     9.704    
    SLICE_X47Y283        FDRE (Setup_fdre_C_D)        0.040     9.744    x6_mul/out_o1_reg[20]
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 -2.798    

Slack (VIOLATED) :        -2.778ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 1.960ns (22.456%)  route 6.768ns (77.544%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 9.450 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X47Y283        net (fo=23, estimated)       0.390    12.427    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X47Y283        LUT6 (Prop_lut6_I4_O)        0.043    12.470    x6_mul/u4/out[15]_INST_0/O
    SLICE_X47Y283        net (fo=1, routed)           0.052    12.522    x6_mul/u4_n_37
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X47Y283        net (fo=4755, estimated)     1.280     9.450    x6_mul/clk
                         clock pessimism              0.290     9.740    
                         clock uncertainty           -0.035     9.704    
    SLICE_X47Y283        FDRE (Setup_fdre_C_D)        0.040     9.744    x6_mul/out_o1_reg[15]
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                         -12.522    
  -------------------------------------------------------------------
                         slack                                 -2.778    

Slack (VIOLATED) :        -2.777ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 1.960ns (22.459%)  route 6.767ns (77.541%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 9.450 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X47Y283        net (fo=23, estimated)       0.388    12.425    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X47Y283        LUT6 (Prop_lut6_I4_O)        0.043    12.468    x6_mul/u4/out[18]_INST_0/O
    SLICE_X47Y283        net (fo=1, routed)           0.053    12.521    x6_mul/u4_n_34
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X47Y283        net (fo=4755, estimated)     1.280     9.450    x6_mul/clk
                         clock pessimism              0.290     9.740    
                         clock uncertainty           -0.035     9.704    
    SLICE_X47Y283        FDRE (Setup_fdre_C_D)        0.040     9.744    x6_mul/out_o1_reg[18]
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                 -2.777    

Slack (VIOLATED) :        -2.774ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 1.875ns (21.510%)  route 6.842ns (78.490%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.478ns = ( 9.478 - 6.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X40Y292        net (fo=4755, estimated)     1.470     3.837    x1_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.175     4.012    x1_mul/u5/prod_reg[2]/Q
    SLICE_X40Y292        net (fo=10, estimated)       0.590     4.602    x1_mul/u4/u6/fract_in[2]
    SLICE_X40Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.645    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X41Y291        net (fo=1, estimated)        0.289     4.934    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X41Y291        LUT6 (Prop_lut6_I1_O)        0.043     4.977    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X42Y289        net (fo=1, estimated)        0.280     5.257    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I1_O)        0.043     5.300    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X42Y289        net (fo=1, estimated)        0.299     5.599    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I2_O)        0.043     5.642    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X42Y288        net (fo=1, estimated)        0.186     5.828    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X42Y288        LUT5 (Prop_lut5_I0_O)        0.043     5.871    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y287        net (fo=1, estimated)        0.186     6.057    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y287        LUT5 (Prop_lut5_I0_O)        0.043     6.100    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y287        net (fo=1, estimated)        0.298     6.398    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y287        LUT6 (Prop_lut6_I0_O)        0.043     6.441    x1_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X41Y287        net (fo=11, estimated)       0.356     6.797    x1_mul/u4/u6_n_26
    SLICE_X41Y287        LUT2 (Prop_lut2_I0_O)        0.043     6.840    x1_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X41Y288        net (fo=2, estimated)        0.294     7.134    x1_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X41Y288        LUT6 (Prop_lut6_I4_O)        0.043     7.177    x1_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X40Y288        net (fo=1, estimated)        0.190     7.367    x1_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X40Y288        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.569    x1_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X40Y289        net (fo=1, estimated)        0.000     7.569    x1_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X40Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.677    x1_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y288        net (fo=1, estimated)        0.345     8.022    x1_mul/u4/exp_next_mi[8]
    SLICE_X39Y288        LUT5 (Prop_lut5_I0_O)        0.043     8.065    x1_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X37Y287        net (fo=16, estimated)       0.324     8.389    x1_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X37Y287        LUT6 (Prop_lut6_I1_O)        0.043     8.432    x1_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X35Y286        net (fo=17, estimated)       0.615     9.047    x1_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X35Y286        LUT6 (Prop_lut6_I0_O)        0.043     9.090    x1_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X34Y286        net (fo=1, estimated)        0.217     9.307    x1_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X34Y286        LUT5 (Prop_lut5_I1_O)        0.043     9.350    x1_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X29Y286        net (fo=45, estimated)       0.569     9.919    x1_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X29Y286        LUT4 (Prop_lut4_I2_O)        0.043     9.962    x1_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X29Y286        net (fo=1, routed)           0.012     9.974    x1_mul/u4/p_0_in51_in[1]
    SLICE_X29Y286        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.229    x1_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X29Y287        net (fo=1, estimated)        0.000    10.229    x1_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X29Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.282    x1_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X29Y288        net (fo=1, estimated)        0.000    10.282    x1_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X29Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.335    x1_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X29Y289        net (fo=1, estimated)        0.000    10.335    x1_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X29Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.388    x1_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X29Y290        net (fo=1, estimated)        0.000    10.388    x1_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X29Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.441    x1_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X29Y291        net (fo=1, estimated)        0.000    10.441    x1_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X29Y291        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.590    x1_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X30Y286        net (fo=10, estimated)       0.588    11.178    x1_mul/u4/fract_out_pl1[23]
    SLICE_X30Y286        LUT6 (Prop_lut6_I0_O)        0.043    11.221    x1_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X30Y286        net (fo=1, estimated)        0.435    11.656    x1_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X30Y286        LUT6 (Prop_lut6_I2_O)        0.043    11.699    x1_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X30Y286        net (fo=23, estimated)       0.418    12.117    x1_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X30Y286        LUT5 (Prop_lut5_I2_O)        0.043    12.160    x1_mul/u4/out[0]_INST_0/O
    SLICE_X30Y286        net (fo=1, estimated)        0.301    12.461    x1_mul/u4_n_52
    SLICE_X30Y286        LUT5 (Prop_lut5_I0_O)        0.043    12.504    x1_mul/out_o1[0]_i_1/O
    SLICE_X30Y286        net (fo=1, routed)           0.050    12.554    x1_mul/out_o1_reg0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X30Y286        net (fo=4755, estimated)     1.308     9.478    x1_mul/clk
                         clock pessimism              0.290     9.768    
                         clock uncertainty           -0.035     9.732    
    SLICE_X30Y286        FDRE (Setup_fdre_C_D)        0.047     9.779    x1_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                 -2.774    

Slack (VIOLATED) :        -2.772ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 1.960ns (22.591%)  route 6.716ns (77.409%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 9.404 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X51Y284        net (fo=23, estimated)       0.338    12.375    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X51Y284        LUT6 (Prop_lut6_I4_O)        0.043    12.418    x6_mul/u4/out[9]_INST_0/O
    SLICE_X51Y284        net (fo=1, routed)           0.052    12.470    x6_mul/u4_n_43
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X51Y284        net (fo=4755, estimated)     1.234     9.404    x6_mul/clk
                         clock pessimism              0.290     9.694    
                         clock uncertainty           -0.035     9.658    
    SLICE_X51Y284        FDRE (Setup_fdre_C_D)        0.040     9.698    x6_mul/out_o1_reg[9]
  -------------------------------------------------------------------
                         required time                          9.698    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                 -2.772    

Slack (VIOLATED) :        -2.772ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 1.960ns (22.599%)  route 6.713ns (77.401%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 9.401 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X48Y281        net (fo=23, estimated)       0.335    12.372    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X48Y281        LUT6 (Prop_lut6_I4_O)        0.043    12.415    x6_mul/u4/out[8]_INST_0/O
    SLICE_X48Y281        net (fo=1, routed)           0.052    12.467    x6_mul/u4_n_44
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X48Y281        net (fo=4755, estimated)     1.231     9.401    x6_mul/clk
                         clock pessimism              0.290     9.691    
                         clock uncertainty           -0.035     9.655    
    SLICE_X48Y281        FDRE (Setup_fdre_C_D)        0.040     9.695    x6_mul/out_o1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                 -2.772    

Slack (VIOLATED) :        -2.770ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 1.960ns (22.601%)  route 6.712ns (77.399%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.402ns = ( 9.402 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X51Y282        net (fo=23, estimated)       0.334    12.371    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X51Y282        LUT6 (Prop_lut6_I4_O)        0.043    12.414    x6_mul/u4/out[11]_INST_0/O
    SLICE_X51Y282        net (fo=1, routed)           0.052    12.466    x6_mul/u4_n_41
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X51Y282        net (fo=4755, estimated)     1.232     9.402    x6_mul/clk
                         clock pessimism              0.290     9.692    
                         clock uncertainty           -0.035     9.656    
    SLICE_X51Y282        FDRE (Setup_fdre_C_D)        0.040     9.696    x6_mul/out_o1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                         -12.466    
  -------------------------------------------------------------------
                         slack                                 -2.770    

Slack (VIOLATED) :        -2.768ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 1.960ns (22.609%)  route 6.709ns (77.391%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 9.401 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X48Y281        net (fo=23, estimated)       0.331    12.368    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X48Y281        LUT6 (Prop_lut6_I4_O)        0.043    12.411    x6_mul/u4/out[6]_INST_0/O
    SLICE_X48Y281        net (fo=1, routed)           0.052    12.463    x6_mul/u4_n_46
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X48Y281        net (fo=4755, estimated)     1.231     9.401    x6_mul/clk
                         clock pessimism              0.290     9.691    
                         clock uncertainty           -0.035     9.655    
    SLICE_X48Y281        FDRE (Setup_fdre_C_D)        0.040     9.695    x6_mul/out_o1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                 -2.768    

Slack (VIOLATED) :        -2.762ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 1.960ns (22.617%)  route 6.706ns (77.383%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 9.404 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X49Y284        net (fo=23, estimated)       0.328    12.365    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X49Y284        LUT6 (Prop_lut6_I4_O)        0.043    12.408    x6_mul/u4/out[3]_INST_0/O
    SLICE_X49Y284        net (fo=1, routed)           0.052    12.460    x6_mul/u4_n_49
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X49Y284        net (fo=4755, estimated)     1.234     9.404    x6_mul/clk
                         clock pessimism              0.290     9.694    
                         clock uncertainty           -0.035     9.658    
    SLICE_X49Y284        FDRE (Setup_fdre_C_D)        0.040     9.698    x6_mul/out_o1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.698    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                 -2.762    

Slack (VIOLATED) :        -2.759ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 1.960ns (22.625%)  route 6.703ns (77.375%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 9.404 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X49Y284        net (fo=23, estimated)       0.325    12.362    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X49Y284        LUT6 (Prop_lut6_I4_O)        0.043    12.405    x6_mul/u4/out[21]_INST_0/O
    SLICE_X49Y284        net (fo=1, routed)           0.052    12.457    x6_mul/u4_n_31
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X49Y284        net (fo=4755, estimated)     1.234     9.404    x6_mul/clk
                         clock pessimism              0.290     9.694    
                         clock uncertainty           -0.035     9.658    
    SLICE_X49Y284        FDRE (Setup_fdre_C_D)        0.040     9.698    x6_mul/out_o1_reg[21]
  -------------------------------------------------------------------
                         required time                          9.698    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                 -2.759    

Slack (VIOLATED) :        -2.738ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 1.960ns (22.490%)  route 6.755ns (77.510%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 9.470 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X46Y282        net (fo=23, estimated)       0.380    12.417    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X46Y282        LUT6 (Prop_lut6_I4_O)        0.043    12.460    x6_mul/u4/out[16]_INST_0/O
    SLICE_X46Y282        net (fo=1, routed)           0.049    12.509    x6_mul/u4_n_36
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X46Y282        net (fo=4755, estimated)     1.300     9.470    x6_mul/clk
                         clock pessimism              0.290     9.760    
                         clock uncertainty           -0.035     9.724    
    SLICE_X46Y282        FDRE (Setup_fdre_C_D)        0.047     9.771    x6_mul/out_o1_reg[16]
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                 -2.738    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 1.960ns (22.625%)  route 6.703ns (77.375%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 9.422 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X50Y281        net (fo=23, estimated)       0.329    12.366    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X50Y281        LUT6 (Prop_lut6_I4_O)        0.043    12.409    x6_mul/u4/out[4]_INST_0/O
    SLICE_X50Y281        net (fo=1, routed)           0.048    12.457    x6_mul/u4_n_48
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X50Y281        net (fo=4755, estimated)     1.252     9.422    x6_mul/clk
                         clock pessimism              0.290     9.712    
                         clock uncertainty           -0.035     9.676    
    SLICE_X50Y281        FDRE (Setup_fdre_C_D)        0.047     9.723    x6_mul/out_o1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x8_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 1.873ns (22.213%)  route 6.559ns (77.787%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 9.479 - 6.000 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X32Y302        net (fo=4755, estimated)     1.633     4.000    x8_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y302        FDRE (Prop_fdre_C_Q)         0.175     4.175    x8_mul/u5/prod_reg[14]/Q
    SLICE_X31Y301        net (fo=14, estimated)       0.569     4.744    x8_mul/u4/u6/fract_in[14]
    SLICE_X31Y301        LUT6 (Prop_lut6_I0_O)        0.043     4.787    x8_mul/u4/u6/fi_ldz[1]_INST_0_i_9/O
    SLICE_X31Y301        net (fo=1, estimated)        0.341     5.128    x8_mul/u4/u6/fi_ldz[1]_INST_0_i_9_n_22
    SLICE_X31Y301        LUT6 (Prop_lut6_I0_O)        0.043     5.171    x8_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X33Y300        net (fo=1, estimated)        0.266     5.437    x8_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X33Y300        LUT6 (Prop_lut6_I1_O)        0.043     5.480    x8_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X34Y299        net (fo=1, estimated)        0.288     5.768    x8_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X34Y299        LUT6 (Prop_lut6_I2_O)        0.043     5.811    x8_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X34Y299        net (fo=1, estimated)        0.296     6.107    x8_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X34Y299        LUT5 (Prop_lut5_I0_O)        0.043     6.150    x8_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X36Y300        net (fo=1, estimated)        0.201     6.351    x8_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X36Y300        LUT5 (Prop_lut5_I0_O)        0.043     6.394    x8_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X36Y300        net (fo=1, estimated)        0.298     6.692    x8_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X36Y300        LUT6 (Prop_lut6_I0_O)        0.043     6.735    x8_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X37Y301        net (fo=11, estimated)       0.277     7.012    x8_mul/u4/u6_n_26
    SLICE_X37Y301        LUT2 (Prop_lut2_I0_O)        0.043     7.055    x8_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X39Y302        net (fo=2, estimated)        0.282     7.337    x8_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X39Y302        LUT6 (Prop_lut6_I4_O)        0.043     7.380    x8_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X38Y302        net (fo=1, estimated)        0.190     7.570    x8_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X38Y302        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.767    x8_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X38Y303        net (fo=1, estimated)        0.000     7.767    x8_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X38Y303        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.878    x8_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y303        net (fo=1, estimated)        0.291     8.169    x8_mul/u4/exp_next_mi[8]
    SLICE_X39Y303        LUT5 (Prop_lut5_I0_O)        0.043     8.212    x8_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X40Y302        net (fo=16, estimated)       0.361     8.573    x8_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X40Y302        LUT6 (Prop_lut6_I1_O)        0.043     8.616    x8_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X41Y303        net (fo=17, estimated)       0.583     9.199    x8_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X41Y303        LUT6 (Prop_lut6_I0_O)        0.043     9.242    x8_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X41Y303        net (fo=1, estimated)        0.099     9.341    x8_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X41Y303        LUT5 (Prop_lut5_I1_O)        0.043     9.384    x8_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X42Y298        net (fo=45, estimated)       0.488     9.872    x8_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X42Y298        LUT4 (Prop_lut4_I2_O)        0.043     9.915    x8_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X42Y298        net (fo=1, routed)           0.007     9.922    x8_mul/u4/p_0_in51_in[1]
    SLICE_X42Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    10.171    x8_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X42Y299        net (fo=1, estimated)        0.000    10.171    x8_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X42Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.225    x8_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X42Y300        net (fo=1, estimated)        0.000    10.225    x8_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X42Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.279    x8_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X42Y301        net (fo=1, estimated)        0.000    10.279    x8_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X42Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.333    x8_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X42Y302        net (fo=1, estimated)        0.000    10.333    x8_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X42Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.387    x8_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X42Y303        net (fo=1, estimated)        0.000    10.387    x8_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X42Y303        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    10.538    x8_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X45Y303        net (fo=10, estimated)       0.430    10.968    x8_mul/u4/fract_out_pl1[23]
    SLICE_X45Y303        LUT6 (Prop_lut6_I0_O)        0.043    11.011    x8_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X45Y303        net (fo=1, estimated)        0.423    11.434    x8_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X45Y303        LUT6 (Prop_lut6_I2_O)        0.043    11.477    x8_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X44Y298        net (fo=23, estimated)       0.521    11.998    x8_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X44Y298        LUT5 (Prop_lut5_I2_O)        0.043    12.041    x8_mul/u4/out[0]_INST_0/O
    SLICE_X44Y298        net (fo=1, estimated)        0.298    12.339    x8_mul/u4_n_52
    SLICE_X44Y298        LUT5 (Prop_lut5_I0_O)        0.043    12.382    x8_mul/out_o1[0]_i_1/O
    SLICE_X44Y298        net (fo=1, routed)           0.050    12.432    x8_mul/out_o1_reg0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X44Y298        net (fo=4755, estimated)     1.309     9.479    x8_mul/clk
                         clock pessimism              0.210     9.689    
                         clock uncertainty           -0.035     9.653    
    SLICE_X44Y298        FDRE (Setup_fdre_C_D)        0.047     9.700    x8_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                 -2.731    

Slack (VIOLATED) :        -2.691ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.960ns (22.804%)  route 6.635ns (77.196%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 9.404 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X49Y284        net (fo=23, estimated)       0.257    12.294    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X49Y284        LUT6 (Prop_lut6_I4_O)        0.043    12.337    x6_mul/u4/out[17]_INST_0/O
    SLICE_X49Y284        net (fo=1, routed)           0.052    12.389    x6_mul/u4_n_35
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X49Y284        net (fo=4755, estimated)     1.234     9.404    x6_mul/clk
                         clock pessimism              0.290     9.694    
                         clock uncertainty           -0.035     9.658    
    SLICE_X49Y284        FDRE (Setup_fdre_C_D)        0.040     9.698    x6_mul/out_o1_reg[17]
  -------------------------------------------------------------------
                         required time                          9.698    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                 -2.691    

Slack (VIOLATED) :        -2.690ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 1.960ns (22.807%)  route 6.634ns (77.193%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 9.404 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X49Y284        net (fo=23, estimated)       0.255    12.292    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X49Y284        LUT6 (Prop_lut6_I4_O)        0.043    12.335    x6_mul/u4/out[19]_INST_0/O
    SLICE_X49Y284        net (fo=1, routed)           0.053    12.388    x6_mul/u4_n_33
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X49Y284        net (fo=4755, estimated)     1.234     9.404    x6_mul/clk
                         clock pessimism              0.290     9.694    
                         clock uncertainty           -0.035     9.658    
    SLICE_X49Y284        FDRE (Setup_fdre_C_D)        0.040     9.698    x6_mul/out_o1_reg[19]
  -------------------------------------------------------------------
                         required time                          9.698    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                 -2.690    

Slack (VIOLATED) :        -2.687ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 1.960ns (22.817%)  route 6.630ns (77.183%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 9.403 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X48Y283        net (fo=23, estimated)       0.252    12.289    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X48Y283        LUT6 (Prop_lut6_I4_O)        0.043    12.332    x6_mul/u4/out[12]_INST_0/O
    SLICE_X48Y283        net (fo=1, routed)           0.052    12.384    x6_mul/u4_n_40
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X48Y283        net (fo=4755, estimated)     1.233     9.403    x6_mul/clk
                         clock pessimism              0.290     9.693    
                         clock uncertainty           -0.035     9.657    
    SLICE_X48Y283        FDRE (Setup_fdre_C_D)        0.040     9.697    x6_mul/out_o1_reg[12]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                         -12.384    
  -------------------------------------------------------------------
                         slack                                 -2.687    

Slack (VIOLATED) :        -2.685ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 1.960ns (22.828%)  route 6.626ns (77.172%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 9.401 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X48Y281        net (fo=23, estimated)       0.248    12.285    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X48Y281        LUT6 (Prop_lut6_I4_O)        0.043    12.328    x6_mul/u4/out[10]_INST_0/O
    SLICE_X48Y281        net (fo=1, routed)           0.052    12.380    x6_mul/u4_n_42
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X48Y281        net (fo=4755, estimated)     1.231     9.401    x6_mul/clk
                         clock pessimism              0.290     9.691    
                         clock uncertainty           -0.035     9.655    
    SLICE_X48Y281        FDRE (Setup_fdre_C_D)        0.040     9.695    x6_mul/out_o1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                 -2.685    

Slack (VIOLATED) :        -2.685ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 1.960ns (22.828%)  route 6.626ns (77.172%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 9.401 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X48Y281        net (fo=23, estimated)       0.247    12.284    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X48Y281        LUT6 (Prop_lut6_I4_O)        0.043    12.327    x6_mul/u4/out[5]_INST_0/O
    SLICE_X48Y281        net (fo=1, routed)           0.053    12.380    x6_mul/u4_n_47
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X48Y281        net (fo=4755, estimated)     1.231     9.401    x6_mul/clk
                         clock pessimism              0.290     9.691    
                         clock uncertainty           -0.035     9.655    
    SLICE_X48Y281        FDRE (Setup_fdre_C_D)        0.040     9.695    x6_mul/out_o1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                 -2.685    

Slack (VIOLATED) :        -2.680ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 1.960ns (22.839%)  route 6.622ns (77.162%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.402ns = ( 9.402 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X51Y282        net (fo=23, estimated)       0.244    12.281    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X51Y282        LUT6 (Prop_lut6_I4_O)        0.043    12.324    x6_mul/u4/out[7]_INST_0/O
    SLICE_X51Y282        net (fo=1, routed)           0.052    12.376    x6_mul/u4_n_45
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X51Y282        net (fo=4755, estimated)     1.232     9.402    x6_mul/clk
                         clock pessimism              0.290     9.692    
                         clock uncertainty           -0.035     9.656    
    SLICE_X51Y282        FDRE (Setup_fdre_C_D)        0.040     9.696    x6_mul/out_o1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                 -2.680    

Slack (VIOLATED) :        -2.669ns  (required time - arrival time)
  Source:                 x0_mul/u5/prod_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x0_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 1.873ns (21.746%)  route 6.740ns (78.254%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.477ns = ( 9.477 - 6.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X46Y250        net (fo=4755, estimated)     1.468     3.835    x0_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y250        FDRE (Prop_fdre_C_Q)         0.175     4.010    x0_mul/u5/prod_reg[7]/Q
    SLICE_X48Y249        net (fo=12, estimated)       0.514     4.524    x0_mul/u4/u6/fract_in[7]
    SLICE_X48Y249        LUT3 (Prop_lut3_I1_O)        0.043     4.567    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_13/O
    SLICE_X48Y249        net (fo=1, estimated)        0.348     4.915    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_13_n_22
    SLICE_X48Y249        LUT6 (Prop_lut6_I0_O)        0.043     4.958    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_10/O
    SLICE_X48Y250        net (fo=1, estimated)        0.426     5.384    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_10_n_22
    SLICE_X48Y250        LUT6 (Prop_lut6_I2_O)        0.043     5.427    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_8/O
    SLICE_X47Y250        net (fo=1, estimated)        0.238     5.665    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_8_n_22
    SLICE_X47Y250        LUT6 (Prop_lut6_I2_O)        0.043     5.708    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_6/O
    SLICE_X47Y250        net (fo=1, estimated)        0.291     5.999    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
    SLICE_X47Y250        LUT6 (Prop_lut6_I2_O)        0.043     6.042    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_4/O
    SLICE_X46Y250        net (fo=1, estimated)        0.296     6.338    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_4_n_22
    SLICE_X46Y250        LUT6 (Prop_lut6_I2_O)        0.043     6.381    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_2/O
    SLICE_X46Y250        net (fo=1, estimated)        0.298     6.679    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
    SLICE_X46Y250        LUT6 (Prop_lut6_I2_O)        0.043     6.722    x0_mul/u4/u6/fi_ldz[0]_INST_0/O
    SLICE_X49Y253        net (fo=12, estimated)       0.468     7.190    x0_mul/u4/u6_n_27
    SLICE_X49Y253        LUT2 (Prop_lut2_I1_O)        0.043     7.233    x0_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X49Y253        net (fo=2, estimated)        0.305     7.538    x0_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X49Y253        LUT6 (Prop_lut6_I4_O)        0.043     7.581    x0_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X48Y253        net (fo=1, estimated)        0.190     7.771    x0_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X48Y253        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.968    x0_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X48Y254        net (fo=1, estimated)        0.000     7.968    x0_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X48Y254        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.079    x0_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X49Y255        net (fo=1, estimated)        0.263     8.342    x0_mul/u4/exp_next_mi[8]
    SLICE_X49Y255        LUT5 (Prop_lut5_I0_O)        0.043     8.385    x0_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X49Y255        net (fo=16, estimated)       0.346     8.731    x0_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X49Y255        LUT6 (Prop_lut6_I1_O)        0.043     8.774    x0_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X49Y254        net (fo=17, estimated)       0.579     9.353    x0_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X49Y254        LUT6 (Prop_lut6_I0_O)        0.043     9.396    x0_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y254        net (fo=1, estimated)        0.310     9.706    x0_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y254        LUT5 (Prop_lut5_I1_O)        0.043     9.749    x0_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X46Y252        net (fo=45, estimated)       0.417    10.166    x0_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X46Y252        LUT4 (Prop_lut4_I2_O)        0.043    10.209    x0_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X46Y252        net (fo=1, routed)           0.007    10.216    x0_mul/u4/p_0_in51_in[1]
    SLICE_X46Y252        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    10.465    x0_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X46Y253        net (fo=1, estimated)        0.000    10.465    x0_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X46Y253        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.519    x0_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X46Y254        net (fo=1, estimated)        0.000    10.519    x0_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X46Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.573    x0_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X46Y255        net (fo=1, estimated)        0.000    10.573    x0_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X46Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.627    x0_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X46Y256        net (fo=1, estimated)        0.000    10.627    x0_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X46Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.681    x0_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X46Y257        net (fo=1, estimated)        0.000    10.681    x0_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X46Y257        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    10.832    x0_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X44Y257        net (fo=10, estimated)       0.316    11.148    x0_mul/u4/fract_out_pl1[23]
    SLICE_X44Y257        LUT6 (Prop_lut6_I0_O)        0.043    11.191    x0_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X44Y257        net (fo=1, estimated)        0.435    11.626    x0_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X44Y257        LUT6 (Prop_lut6_I2_O)        0.043    11.669    x0_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X44Y258        net (fo=23, estimated)       0.352    12.021    x0_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X44Y258        LUT6 (Prop_lut6_I4_O)        0.043    12.064    x0_mul/u4/out[22]_INST_0/O
    SLICE_X44Y259        net (fo=1, estimated)        0.291    12.355    x0_mul/u4_n_30
    SLICE_X44Y259        LUT5 (Prop_lut5_I0_O)        0.043    12.398    x0_mul/out_o1[22]_i_1/O
    SLICE_X44Y259        net (fo=1, routed)           0.050    12.448    x0_mul/out_o1_reg0[22]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X44Y259        net (fo=4755, estimated)     1.307     9.477    x0_mul/clk
                         clock pessimism              0.290     9.767    
                         clock uncertainty           -0.035     9.731    
    SLICE_X44Y259        FDRE (Setup_fdre_C_D)        0.047     9.778    x0_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                 -2.669    

Slack (VIOLATED) :        -2.664ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 1.960ns (22.809%)  route 6.633ns (77.191%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 9.422 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X50Y281        net (fo=23, estimated)       0.257    12.294    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X50Y281        LUT6 (Prop_lut6_I4_O)        0.043    12.337    x6_mul/u4/out[1]_INST_0/O
    SLICE_X50Y281        net (fo=1, routed)           0.050    12.387    x6_mul/u4_n_51
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X50Y281        net (fo=4755, estimated)     1.252     9.422    x6_mul/clk
                         clock pessimism              0.290     9.712    
                         clock uncertainty           -0.035     9.676    
    SLICE_X50Y281        FDRE (Setup_fdre_C_D)        0.047     9.723    x6_mul/out_o1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                 -2.664    

Slack (VIOLATED) :        -2.661ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 1.960ns (22.817%)  route 6.630ns (77.183%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 9.422 - 6.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y111         net (fo=4755, estimated)     1.428     3.794    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y111         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.142    x6_mul/u5/prod_reg__0/P[5]
    SLICE_X43Y279        net (fo=12, estimated)       0.816     4.958    x6_mul/u4/u6/fract_in[22]
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.001    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X43Y279        net (fo=1, estimated)        0.341     5.342    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.385    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, estimated)        0.209     5.594    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.637    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, estimated)        0.289     5.926    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.969    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.267    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.310    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, estimated)        0.298     6.608    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.651    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, estimated)       0.398     7.049    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     7.092    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, estimated)        0.286     7.378    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.421    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, estimated)        0.300     7.721    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.918    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, estimated)        0.000     7.918    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.029    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, estimated)        0.260     8.289    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.332    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, estimated)       0.337     8.669    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT6 (Prop_lut6_I1_O)        0.043     8.712    x6_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y279        net (fo=17, estimated)       0.519     9.231    x6_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I0_O)        0.043     9.274    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, estimated)        0.099     9.373    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.416    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, estimated)       0.546     9.962    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043    10.005    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, routed)           0.012    10.017    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.272    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, estimated)        0.000    10.272    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.325    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, estimated)        0.000    10.325    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.378    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, estimated)        0.000    10.378    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.431    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, estimated)        0.000    10.431    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.484    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, estimated)        0.000    10.484    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.633    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X50Y282        net (fo=10, estimated)       0.927    11.560    x6_mul/u4/fract_out_pl1[23]
    SLICE_X50Y282        LUT6 (Prop_lut6_I4_O)        0.043    11.603    x6_mul/u4/out[29]_INST_0_i_1/O
    SLICE_X48Y282        net (fo=2, estimated)        0.391    11.994    x6_mul/u4/out[29]_INST_0_i_1_n_22
    SLICE_X48Y282        LUT6 (Prop_lut6_I5_O)        0.043    12.037    x6_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X50Y281        net (fo=23, estimated)       0.255    12.292    x6_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X50Y281        LUT6 (Prop_lut6_I4_O)        0.043    12.335    x6_mul/u4/out[2]_INST_0/O
    SLICE_X50Y281        net (fo=1, routed)           0.049    12.384    x6_mul/u4_n_50
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X50Y281        net (fo=4755, estimated)     1.252     9.422    x6_mul/clk
                         clock pessimism              0.290     9.712    
                         clock uncertainty           -0.035     9.676    
    SLICE_X50Y281        FDRE (Setup_fdre_C_D)        0.047     9.723    x6_mul/out_o1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                         -12.384    
  -------------------------------------------------------------------
                         slack                                 -2.661    

Slack (VIOLATED) :        -2.652ns  (required time - arrival time)
  Source:                 a5_add/fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a5_add/out_o1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 1.586ns (18.373%)  route 7.046ns (81.626%))
  Logic Levels:           20  (CARRY4=7 LUT2=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 9.527 - 6.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X49Y295        net (fo=4755, estimated)     1.395     3.762    a5_add/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y295        FDRE (Prop_fdre_C_Q)         0.146     3.908    a5_add/fract_out_q_reg[5]/Q
    SLICE_X49Y293        net (fo=8, estimated)        0.634     4.542    a5_add/u4/u6/fract_in[25]
    SLICE_X49Y293        LUT6 (Prop_lut6_I1_O)        0.043     4.585    a5_add/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X49Y294        net (fo=1, estimated)        0.374     4.959    a5_add/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X49Y294        LUT6 (Prop_lut6_I3_O)        0.043     5.002    a5_add/u4/u6/fi_ldz[1]_INST_0_i_4/O
    SLICE_X49Y294        net (fo=1, estimated)        0.291     5.293    a5_add/u4/u6/fi_ldz[1]_INST_0_i_4_n_22
    SLICE_X49Y294        LUT6 (Prop_lut6_I3_O)        0.043     5.336    a5_add/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X49Y294        net (fo=1, estimated)        0.289     5.625    a5_add/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X49Y294        LUT5 (Prop_lut5_I2_O)        0.043     5.668    a5_add/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X49Y296        net (fo=1, estimated)        0.262     5.930    a5_add/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X49Y296        LUT6 (Prop_lut6_I4_O)        0.043     5.973    a5_add/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X48Y298        net (fo=11, estimated)       0.246     6.219    a5_add/u4/u6_n_26
    SLICE_X48Y298        LUT2 (Prop_lut2_I1_O)        0.043     6.262    a5_add/u4/out[29]_INST_0_i_32/O
    SLICE_X48Y298        net (fo=2, estimated)        0.309     6.571    a5_add/u4/out[29]_INST_0_i_32_n_22
    SLICE_X48Y298        LUT6 (Prop_lut6_I3_O)        0.043     6.614    a5_add/u4/out[29]_INST_0_i_14/O
    SLICE_X49Y298        net (fo=1, estimated)        0.300     6.914    a5_add/u4/out[29]_INST_0_i_14_n_22
    SLICE_X49Y298        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.111    a5_add/u4/out[29]_INST_0_i_6/CO[3]
    SLICE_X49Y299        net (fo=1, estimated)        0.000     7.111    a5_add/u4/out[29]_INST_0_i_6_n_22
    SLICE_X49Y299        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.222    a5_add/u4/out[29]_INST_0_i_21/O[0]
    SLICE_X48Y299        net (fo=1, estimated)        0.320     7.542    a5_add/u4/exp_next_mi[8]
    SLICE_X48Y299        LUT5 (Prop_lut5_I0_O)        0.043     7.585    a5_add/u4/out[29]_INST_0_i_7/O
    SLICE_X48Y299        net (fo=16, estimated)       0.348     7.933    a5_add/u4/out[29]_INST_0_i_7_n_22
    SLICE_X48Y299        LUT5 (Prop_lut5_I4_O)        0.043     7.976    a5_add/u4/out[24]_INST_0_i_1/O
    SLICE_X50Y296        net (fo=5, estimated)        1.173     9.149    a5_add/u4/out[24]_INST_0_i_1_n_22
    SLICE_X50Y296        LUT6 (Prop_lut6_I2_O)        0.043     9.192    a5_add/u4/u7_i_10/O
    SLICE_X51Y296        net (fo=2, estimated)        0.268     9.460    a5_add/u4/u7_i_10_n_22
    SLICE_X51Y296        LUT4 (Prop_lut4_I2_O)        0.043     9.503    a5_add/u4/out[3]_INST_0_i_8/O
    SLICE_X51Y296        net (fo=1, routed)           0.011     9.514    a5_add/u4/out[3]_INST_0_i_8_n_22
    SLICE_X51Y296        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     9.762    a5_add/u4/out[3]_INST_0_i_3/CO[3]
    SLICE_X51Y297        net (fo=1, estimated)        0.000     9.762    a5_add/u4/out[3]_INST_0_i_3_n_22
    SLICE_X51Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.815    a5_add/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X51Y298        net (fo=1, estimated)        0.000     9.815    a5_add/u4/out[7]_INST_0_i_3_n_22
    SLICE_X51Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.868    a5_add/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X51Y299        net (fo=1, estimated)        0.000     9.868    a5_add/u4/out[11]_INST_0_i_3_n_22
    SLICE_X51Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.921    a5_add/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X51Y300        net (fo=1, estimated)        0.000     9.921    a5_add/u4/out[15]_INST_0_i_3_n_22
    SLICE_X51Y300        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.087    a5_add/u4/out[29]_INST_0_i_8/O[1]
    SLICE_X52Y299        net (fo=1, estimated)        0.842    10.929    a5_add/u4/fract_out_pl1[17]
    SLICE_X52Y299        LUT2 (Prop_lut2_I1_O)        0.043    10.972    a5_add/u4/out[17]_INST_0_i_2/O
    SLICE_X53Y300        net (fo=1, estimated)        0.973    11.945    a5_add/u4/out[17]_INST_0_i_2_n_22
    SLICE_X53Y300        LUT6 (Prop_lut6_I1_O)        0.043    11.988    a5_add/u4/out[17]_INST_0/O
    SLICE_X55Y300        net (fo=2, estimated)        0.406    12.394    a5_add/u4_n_35
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X55Y300        net (fo=4755, estimated)     1.357     9.527    a5_add/clk
                         clock pessimism              0.210     9.737    
                         clock uncertainty           -0.035     9.701    
    SLICE_X55Y300        FDRE (Setup_fdre_C_D)        0.040     9.741    a5_add/out_o1_reg[17]
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                 -2.652    

Slack (VIOLATED) :        -2.623ns  (required time - arrival time)
  Source:                 a5_add/fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a5_add/out_o1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 1.630ns (19.058%)  route 6.923ns (80.942%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 9.397 - 6.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X49Y295        net (fo=4755, estimated)     1.395     3.762    a5_add/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y295        FDRE (Prop_fdre_C_Q)         0.146     3.908    a5_add/fract_out_q_reg[5]/Q
    SLICE_X49Y293        net (fo=8, estimated)        0.634     4.542    a5_add/u4/u6/fract_in[25]
    SLICE_X49Y293        LUT6 (Prop_lut6_I1_O)        0.043     4.585    a5_add/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X49Y294        net (fo=1, estimated)        0.374     4.959    a5_add/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X49Y294        LUT6 (Prop_lut6_I3_O)        0.043     5.002    a5_add/u4/u6/fi_ldz[1]_INST_0_i_4/O
    SLICE_X49Y294        net (fo=1, estimated)        0.291     5.293    a5_add/u4/u6/fi_ldz[1]_INST_0_i_4_n_22
    SLICE_X49Y294        LUT6 (Prop_lut6_I3_O)        0.043     5.336    a5_add/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X49Y294        net (fo=1, estimated)        0.289     5.625    a5_add/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X49Y294        LUT5 (Prop_lut5_I2_O)        0.043     5.668    a5_add/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X49Y296        net (fo=1, estimated)        0.262     5.930    a5_add/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X49Y296        LUT6 (Prop_lut6_I4_O)        0.043     5.973    a5_add/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X48Y298        net (fo=11, estimated)       0.246     6.219    a5_add/u4/u6_n_26
    SLICE_X48Y298        LUT2 (Prop_lut2_I1_O)        0.043     6.262    a5_add/u4/out[29]_INST_0_i_32/O
    SLICE_X48Y298        net (fo=2, estimated)        0.309     6.571    a5_add/u4/out[29]_INST_0_i_32_n_22
    SLICE_X48Y298        LUT6 (Prop_lut6_I3_O)        0.043     6.614    a5_add/u4/out[29]_INST_0_i_14/O
    SLICE_X49Y298        net (fo=1, estimated)        0.300     6.914    a5_add/u4/out[29]_INST_0_i_14_n_22
    SLICE_X49Y298        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.111    a5_add/u4/out[29]_INST_0_i_6/CO[3]
    SLICE_X49Y299        net (fo=1, estimated)        0.000     7.111    a5_add/u4/out[29]_INST_0_i_6_n_22
    SLICE_X49Y299        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.222    a5_add/u4/out[29]_INST_0_i_21/O[0]
    SLICE_X48Y299        net (fo=1, estimated)        0.320     7.542    a5_add/u4/exp_next_mi[8]
    SLICE_X48Y299        LUT5 (Prop_lut5_I0_O)        0.043     7.585    a5_add/u4/out[29]_INST_0_i_7/O
    SLICE_X48Y299        net (fo=16, estimated)       0.348     7.933    a5_add/u4/out[29]_INST_0_i_7_n_22
    SLICE_X48Y299        LUT5 (Prop_lut5_I4_O)        0.043     7.976    a5_add/u4/out[24]_INST_0_i_1/O
    SLICE_X50Y296        net (fo=5, estimated)        1.173     9.149    a5_add/u4/out[24]_INST_0_i_1_n_22
    SLICE_X50Y296        LUT6 (Prop_lut6_I2_O)        0.043     9.192    a5_add/u4/u7_i_10/O
    SLICE_X51Y296        net (fo=2, estimated)        0.268     9.460    a5_add/u4/u7_i_10_n_22
    SLICE_X51Y296        LUT4 (Prop_lut4_I2_O)        0.043     9.503    a5_add/u4/out[3]_INST_0_i_8/O
    SLICE_X51Y296        net (fo=1, routed)           0.011     9.514    a5_add/u4/out[3]_INST_0_i_8_n_22
    SLICE_X51Y296        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     9.762    a5_add/u4/out[3]_INST_0_i_3/CO[3]
    SLICE_X51Y297        net (fo=1, estimated)        0.000     9.762    a5_add/u4/out[3]_INST_0_i_3_n_22
    SLICE_X51Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.815    a5_add/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X51Y298        net (fo=1, estimated)        0.000     9.815    a5_add/u4/out[7]_INST_0_i_3_n_22
    SLICE_X51Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.868    a5_add/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X51Y299        net (fo=1, estimated)        0.000     9.868    a5_add/u4/out[11]_INST_0_i_3_n_22
    SLICE_X51Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.921    a5_add/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X51Y300        net (fo=1, estimated)        0.000     9.921    a5_add/u4/out[15]_INST_0_i_3_n_22
    SLICE_X51Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.974    a5_add/u4/out[29]_INST_0_i_8/CO[3]
    SLICE_X51Y301        net (fo=1, estimated)        0.000     9.974    a5_add/u4/out[29]_INST_0_i_8_n_22
    SLICE_X51Y301        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.123    a5_add/u4/out[29]_INST_0_i_2/O[3]
    SLICE_X50Y299        net (fo=10, estimated)       0.483    10.606    a5_add/u4/fract_out_pl1[23]
    SLICE_X50Y299        LUT5 (Prop_lut5_I1_O)        0.051    10.657    a5_add/u4/out[30]_INST_0_i_1/O
    SLICE_X53Y300        net (fo=25, estimated)       1.053    11.710    a5_add/u4/out[30]
    SLICE_X53Y300        LUT6 (Prop_lut6_I3_O)        0.043    11.753    a5_add/u4/out[19]_INST_0/O
    SLICE_X53Y299        net (fo=2, estimated)        0.562    12.315    a5_add/u4_n_33
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X53Y299        net (fo=4755, estimated)     1.227     9.397    a5_add/clk
                         clock pessimism              0.290     9.687    
                         clock uncertainty           -0.035     9.651    
    SLICE_X53Y299        FDRE (Setup_fdre_C_D)        0.040     9.691    a5_add/out_o1_reg[19]
  -------------------------------------------------------------------
                         required time                          9.691    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                 -2.623    

Slack (VIOLATED) :        -2.615ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.558ns  (logic 1.875ns (21.909%)  route 6.683ns (78.091%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.478ns = ( 9.478 - 6.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X40Y292        net (fo=4755, estimated)     1.470     3.837    x1_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.175     4.012    x1_mul/u5/prod_reg[2]/Q
    SLICE_X40Y292        net (fo=10, estimated)       0.590     4.602    x1_mul/u4/u6/fract_in[2]
    SLICE_X40Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.645    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X41Y291        net (fo=1, estimated)        0.289     4.934    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X41Y291        LUT6 (Prop_lut6_I1_O)        0.043     4.977    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X42Y289        net (fo=1, estimated)        0.280     5.257    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I1_O)        0.043     5.300    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X42Y289        net (fo=1, estimated)        0.299     5.599    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I2_O)        0.043     5.642    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X42Y288        net (fo=1, estimated)        0.186     5.828    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X42Y288        LUT5 (Prop_lut5_I0_O)        0.043     5.871    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y287        net (fo=1, estimated)        0.186     6.057    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y287        LUT5 (Prop_lut5_I0_O)        0.043     6.100    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y287        net (fo=1, estimated)        0.298     6.398    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y287        LUT6 (Prop_lut6_I0_O)        0.043     6.441    x1_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X41Y287        net (fo=11, estimated)       0.356     6.797    x1_mul/u4/u6_n_26
    SLICE_X41Y287        LUT2 (Prop_lut2_I0_O)        0.043     6.840    x1_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X41Y288        net (fo=2, estimated)        0.294     7.134    x1_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X41Y288        LUT6 (Prop_lut6_I4_O)        0.043     7.177    x1_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X40Y288        net (fo=1, estimated)        0.190     7.367    x1_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X40Y288        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.569    x1_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X40Y289        net (fo=1, estimated)        0.000     7.569    x1_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X40Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.677    x1_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y288        net (fo=1, estimated)        0.345     8.022    x1_mul/u4/exp_next_mi[8]
    SLICE_X39Y288        LUT5 (Prop_lut5_I0_O)        0.043     8.065    x1_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X37Y287        net (fo=16, estimated)       0.324     8.389    x1_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X37Y287        LUT6 (Prop_lut6_I1_O)        0.043     8.432    x1_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X35Y286        net (fo=17, estimated)       0.615     9.047    x1_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X35Y286        LUT6 (Prop_lut6_I0_O)        0.043     9.090    x1_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X34Y286        net (fo=1, estimated)        0.217     9.307    x1_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X34Y286        LUT5 (Prop_lut5_I1_O)        0.043     9.350    x1_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X29Y286        net (fo=45, estimated)       0.569     9.919    x1_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X29Y286        LUT4 (Prop_lut4_I2_O)        0.043     9.962    x1_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X29Y286        net (fo=1, routed)           0.012     9.974    x1_mul/u4/p_0_in51_in[1]
    SLICE_X29Y286        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    10.229    x1_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X29Y287        net (fo=1, estimated)        0.000    10.229    x1_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X29Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.282    x1_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X29Y288        net (fo=1, estimated)        0.000    10.282    x1_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X29Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.335    x1_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X29Y289        net (fo=1, estimated)        0.000    10.335    x1_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X29Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.388    x1_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X29Y290        net (fo=1, estimated)        0.000    10.388    x1_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X29Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.441    x1_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X29Y291        net (fo=1, estimated)        0.000    10.441    x1_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X29Y291        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.590    x1_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X30Y286        net (fo=10, estimated)       0.588    11.178    x1_mul/u4/fract_out_pl1[23]
    SLICE_X30Y286        LUT6 (Prop_lut6_I0_O)        0.043    11.221    x1_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X30Y286        net (fo=1, estimated)        0.435    11.656    x1_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X30Y286        LUT6 (Prop_lut6_I2_O)        0.043    11.699    x1_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X30Y288        net (fo=23, estimated)       0.262    11.961    x1_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X30Y288        LUT6 (Prop_lut6_I4_O)        0.043    12.004    x1_mul/u4/out[22]_INST_0/O
    SLICE_X30Y288        net (fo=1, estimated)        0.298    12.302    x1_mul/u4_n_30
    SLICE_X30Y288        LUT5 (Prop_lut5_I0_O)        0.043    12.345    x1_mul/out_o1[22]_i_1/O
    SLICE_X30Y288        net (fo=1, routed)           0.050    12.395    x1_mul/out_o1_reg0[22]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X30Y288        net (fo=4755, estimated)     1.308     9.478    x1_mul/clk
                         clock pessimism              0.290     9.768    
                         clock uncertainty           -0.035     9.732    
    SLICE_X30Y288        FDRE (Setup_fdre_C_D)        0.047     9.779    x1_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                 -2.615    

Slack (VIOLATED) :        -2.609ns  (required time - arrival time)
  Source:                 x7_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x7_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 2.003ns (23.430%)  route 6.546ns (76.570%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT4=2 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 9.454 - 6.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X5Y121         net (fo=4755, estimated)     1.471     3.837    x7_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y121         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.185    x7_mul/u5/prod_reg__0/P[5]
    SLICE_X75Y305        net (fo=12, estimated)       0.839     5.024    x7_mul/u4/u6/fract_in[22]
    SLICE_X75Y305        LUT6 (Prop_lut6_I0_O)        0.043     5.067    x7_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X75Y305        net (fo=1, estimated)        0.341     5.408    x7_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X75Y305        LUT6 (Prop_lut6_I0_O)        0.043     5.451    x7_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X74Y306        net (fo=1, estimated)        0.270     5.721    x7_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X74Y306        LUT6 (Prop_lut6_I2_O)        0.043     5.764    x7_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X74Y307        net (fo=1, estimated)        0.272     6.036    x7_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X74Y307        LUT5 (Prop_lut5_I0_O)        0.043     6.079    x7_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X74Y307        net (fo=1, estimated)        0.214     6.293    x7_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X74Y307        LUT5 (Prop_lut5_I0_O)        0.043     6.336    x7_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X74Y307        net (fo=1, estimated)        0.104     6.440    x7_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X74Y307        LUT6 (Prop_lut6_I0_O)        0.043     6.483    x7_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X77Y308        net (fo=11, estimated)       0.498     6.981    x7_mul/u4/u6_n_26
    SLICE_X77Y308        LUT2 (Prop_lut2_I0_O)        0.043     7.024    x7_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X77Y308        net (fo=2, estimated)        0.305     7.329    x7_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X77Y308        LUT6 (Prop_lut6_I4_O)        0.043     7.372    x7_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X76Y308        net (fo=1, estimated)        0.190     7.562    x7_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X76Y308        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     7.759    x7_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X76Y309        net (fo=1, estimated)        0.000     7.759    x7_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X76Y309        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.870    x7_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X77Y309        net (fo=1, estimated)        0.288     8.158    x7_mul/u4/exp_next_mi[8]
    SLICE_X77Y309        LUT5 (Prop_lut5_I0_O)        0.043     8.201    x7_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X77Y311        net (fo=16, estimated)       0.319     8.520    x7_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X77Y311        LUT6 (Prop_lut6_I1_O)        0.043     8.563    x7_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X75Y311        net (fo=17, estimated)       0.631     9.194    x7_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X75Y311        LUT6 (Prop_lut6_I0_O)        0.043     9.237    x7_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X75Y311        net (fo=1, estimated)        0.180     9.417    x7_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X75Y311        LUT5 (Prop_lut5_I1_O)        0.043     9.460    x7_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X74Y308        net (fo=45, estimated)       0.501     9.961    x7_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X74Y308        LUT4 (Prop_lut4_I2_O)        0.043    10.004    x7_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X74Y308        net (fo=1, routed)           0.007    10.011    x7_mul/u4/p_0_in51_in[1]
    SLICE_X74Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    10.260    x7_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X74Y309        net (fo=1, estimated)        0.000    10.260    x7_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X74Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.314    x7_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X74Y310        net (fo=1, estimated)        0.000    10.314    x7_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X74Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.368    x7_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X74Y311        net (fo=1, estimated)        0.000    10.368    x7_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X74Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.422    x7_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X74Y312        net (fo=1, estimated)        0.000    10.422    x7_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X74Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.476    x7_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X74Y313        net (fo=1, estimated)        0.000    10.476    x7_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X74Y313        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    10.627    x7_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X74Y315        net (fo=10, estimated)       0.431    11.058    x7_mul/u4/fract_out_pl1[23]
    SLICE_X74Y315        LUT4 (Prop_lut4_I2_O)        0.043    11.101    x7_mul/u4/out[30]_INST_0_i_1/O
    SLICE_X73Y315        net (fo=2, estimated)        0.326    11.427    x7_mul/u4/out[30]_INST_0_i_1_n_22
    SLICE_X73Y315        LUT6 (Prop_lut6_I0_O)        0.043    11.470    x7_mul/u4/out[22]_INST_0_i_3/O
    SLICE_X75Y313        net (fo=23, estimated)       0.487    11.957    x7_mul/u4/out[22]_INST_0_i_3_n_22
    SLICE_X75Y313        LUT6 (Prop_lut6_I3_O)        0.043    12.000    x7_mul/u4/out[22]_INST_0/O
    SLICE_X75Y313        net (fo=1, estimated)        0.291    12.291    x7_mul/u4_n_30
    SLICE_X75Y313        LUT5 (Prop_lut5_I0_O)        0.043    12.334    x7_mul/out_o1[22]_i_1/O
    SLICE_X75Y313        net (fo=1, routed)           0.052    12.386    x7_mul/out_o1_reg0[22]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X75Y313        net (fo=4755, estimated)     1.284     9.454    x7_mul/clk
                         clock pessimism              0.319     9.773    
                         clock uncertainty           -0.035     9.737    
    SLICE_X75Y313        FDRE (Setup_fdre_C_D)        0.040     9.777    x7_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                 -2.609    




