#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 24 20:34:58 2024
# Process ID: 7040
# Current directory: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter
# Command line: vivado.exe C:\Users\qwer\Desktop\SoC_Design\ZynqLabProjects\dotPainter\dotPainter.xpr
# Log file: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/vivado.log
# Journal file: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/qwer/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/qwer/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/zybo-z7-20/A.0/1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 806.191 ; gain = 180.023
update_compile_order -fileset sources_1
open_bd_design {C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:myGPIO:1.0 - myGPIO_0
Adding component instance block -- xilinx.com:user:myJSTK2:1.0 - myJSTK2_0
Adding component instance block -- xilinx.com:user:myNewOLEDrgb:1.0 - myNewOLEDrgb_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /myGPIO_0/o_rgb_left(undef) and /RGB_L(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /myGPIO_0/o_rgb_right(undef) and /RGB_R(intr)
Successfully read diagram <design_1> from BD file <C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.215 ; gain = 72.082
launch_sdk -workspace C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.sdk -hwspec C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.sdk -hwspec C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myNewOLEDrgb:1.0 [get_ips  design_1_myNewOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myNewOLEDrgb_0_0 to use current project options
Wrote  : <C:\Users\qwer\Desktop\SoC_Design\ZynqLabProjects\dotPainter\dotPainter.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myNewOLEDrgb_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myNewOLEDrgb_v1_0_project -directory C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.tmp/myNewOLEDrgb_v1_0_project c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/qwer/desktop/soc_design/zynqlabprojects/dotpainter/dotpainter.tmp/mynewoledrgb_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/OLEDrgb_driver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/cmd_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/cmd_processor.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/myNewOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/wait_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/myNewOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/src/tb_OLEDrgb_driver.v:]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myNewOLEDrgb:1.0 [get_ips  design_1_myNewOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myNewOLEDrgb_0_0 (myNewOLEDrgb_v1.0 1.0) from revision 6 to revision 7
Wrote  : <C:\Users\qwer\Desktop\SoC_Design\ZynqLabProjects\dotPainter\dotPainter.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myNewOLEDrgb_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <C:\Users\qwer\Desktop\SoC_Design\ZynqLabProjects\dotPainter\dotPainter.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myJSTK2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myNewOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myGPIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 3.607 MB.
[Sat Aug 24 22:50:06 2024] Launched design_1_myNewOLEDrgb_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_myNewOLEDrgb_0_0_synth_1: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/design_1_myNewOLEDrgb_0_0_synth_1/runme.log
synth_1: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/synth_1/runme.log
[Sat Aug 24 22:50:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.777 ; gain = 84.859
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myNewOLEDrgb_v1_0_project -directory C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.tmp/myNewOLEDrgb_v1_0_project c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/qwer/desktop/soc_design/zynqlabprojects/dotpainter/dotpainter.tmp/mynewoledrgb_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/OLEDrgb_driver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/cmd_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/cmd_processor.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/myNewOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/wait_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/hdl/myNewOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/src/tb_OLEDrgb_driver.v:]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top tb_OLEDrgb_driver [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/qwer/desktop/soc_design/zynqlabprojects/dotpainter/dotpainter.tmp/mynewoledrgb_v1_0_project/myNewOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_OLEDrgb_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/qwer/desktop/soc_design/zynqlabprojects/dotpainter/dotpainter.tmp/mynewoledrgb_v1_0_project/myNewOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_OLEDrgb_driver_vlog.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/myNewOLEDrgb_1.0/hdl/OLEDrgb_driver.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_OLEDrgb_driver_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.tmp/mynewoledrgb_v1_0_project/myNewOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.tmp/mynewoledrgb_v1_0_project/myNewOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0/component.xml' ignored by IP packager.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/qwer/desktop/soc_design/zynqlabprojects/dotpainter/dotpainter.tmp/mynewoledrgb_v1_0_project/myNewOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_OLEDrgb_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/qwer/desktop/soc_design/zynqlabprojects/dotpainter/dotpainter.tmp/mynewoledrgb_v1_0_project/myNewOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_OLEDrgb_driver_vlog.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/myNewOLEDrgb_1.0/hdl/OLEDrgb_driver.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_OLEDrgb_driver_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.tmp/mynewoledrgb_v1_0_project/myNewOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.tmp/mynewoledrgb_v1_0_project/myNewOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myNewOLEDrgb:1.0 [get_ips  design_1_myNewOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myNewOLEDrgb_0_0 (myNewOLEDrgb_v1.0 1.0) from revision 7 to revision 8
Wrote  : <C:\Users\qwer\Desktop\SoC_Design\ZynqLabProjects\dotPainter\dotPainter.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myNewOLEDrgb_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <C:\Users\qwer\Desktop\SoC_Design\ZynqLabProjects\dotPainter\dotPainter.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myJSTK2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myNewOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myGPIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 4.106 MB.
[Sat Aug 24 22:59:57 2024] Launched design_1_myNewOLEDrgb_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_myNewOLEDrgb_0_0_synth_1: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/design_1_myNewOLEDrgb_0_0_synth_1/runme.log
synth_1: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/synth_1/runme.log
[Sat Aug 24 22:59:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1360.078 ; gain = 31.625
report_ip_status -name ip_status 
file copy -force C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/impl_1/design_1_wrapper.sysdef C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.sdk -hwspec C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.sdk -hwspec C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 24 23:12:20 2024...
