Analysis & Synthesis report for PIANO2
Fri Aug 24 19:07:15 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |PIANO_PROTO|MSS_PIANO:inst400|y
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1
 15. Source assignments for RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1
 16. Source assignments for RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1
 17. Source assignments for RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1
 18. Source assignments for RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1
 19. Source assignments for RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1
 20. Parameter Settings for User Entity Instance: mux_8a1:inst17
 21. Parameter Settings for User Entity Instance: RAMMELO:inst85|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: RAMMELO:inst81|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: RAMMELO:inst80|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: RAMMELO:inst82|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: RAMMELO:inst83|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: RAMMELO:inst84|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: mux_8a1:inst115
 28. Parameter Settings for User Entity Instance: mux_8a1:inst117
 29. Parameter Settings for User Entity Instance: mux_8a1:inst116
 30. Parameter Settings for User Entity Instance: mux_8a1:inst118
 31. Parameter Settings for User Entity Instance: mux_8a1:inst119
 32. Parameter Settings for User Entity Instance: mux_8a1:inst120
 33. altsyncram Parameter Settings by Entity Instance
 34. In-System Memory Content Editor Settings
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 24 19:07:15 2018           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; PIANO2                                          ;
; Top-level Entity Name              ; PIANO_PROTO                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,218                                           ;
;     Total combinational functions  ; 1,051                                           ;
;     Dedicated logic registers      ; 667                                             ;
; Total registers                    ; 667                                             ;
; Total pins                         ; 37                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,152                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; PIANO_PROTO        ; PIANO2             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; decoder_de_3_a_8.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/decoder_de_3_a_8.vhd                                               ;             ;
; clk200hz.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk200hz.vhd                                                       ;             ;
; encoder_Dec_BCD_M.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/encoder_Dec_BCD_M.vhd                                              ;             ;
; bcda7.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/bcda7.vhd                                                          ;             ;
; clk988Hz.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk988Hz.vhd                                                       ;             ;
; clk880Hz.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk880Hz.vhd                                                       ;             ;
; clk784Hz.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk784Hz.vhd                                                       ;             ;
; clk698Hz.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk698Hz.vhd                                                       ;             ;
; clk659Hz.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk659Hz.vhd                                                       ;             ;
; clk587Hz.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk587Hz.vhd                                                       ;             ;
; clk523Hz.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk523Hz.vhd                                                       ;             ;
; MSS_PIANO.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/MSS_PIANO.vhd                                                      ;             ;
; registro_sostenimiento_vhdl.vhd                                    ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/registro_sostenimiento_vhdl.vhd                                    ;             ;
; RAMMELO.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/RAMMELO.vhd                                                        ;             ;
; encoder_Dec_BCD_2.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/encoder_Dec_BCD_2.vhd                                              ;             ;
; contador_60seg_vhdl.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/contador_60seg_vhdl.vhd                                            ;             ;
; comparador_vhdl.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/comparador_vhdl.vhd                                                ;             ;
; mux_8a1_vhdl.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux_8a1_vhdl.vhd                                                   ;             ;
; CLOCK_DIV_50.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd                                                   ;             ;
; ANTIREBOTE.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/ANTIREBOTE.vhd                                                     ;             ;
; registro_sostenimiento_1_vhdl.vhd                                  ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/registro_sostenimiento_1_vhdl.vhd                                  ;             ;
; mux4_2.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux4_2.vhd                                                         ;             ;
; mux2_1.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux2_1.vhd                                                         ;             ;
; PIANO_PROTO.bdf                                                    ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; db/altsyncram_d2q3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/altsyncram_d2q3.tdf                                             ;             ;
; db/altsyncram_igo2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/altsyncram_igo2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                          ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/sld116a2ee0/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,218                    ;
;                                             ;                          ;
; Total combinational functions               ; 1051                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 473                      ;
;     -- 3 input functions                    ; 250                      ;
;     -- <=2 input functions                  ; 328                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 900                      ;
;     -- arithmetic mode                      ; 151                      ;
;                                             ;                          ;
; Total registers                             ; 667                      ;
;     -- Dedicated logic registers            ; 667                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 37                       ;
; Total memory bits                           ; 1152                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 419                      ;
; Total fan-out                               ; 5810                     ;
; Average fan-out                             ; 3.19                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |PIANO_PROTO                                                                                                                            ; 1051 (48)           ; 667 (0)                   ; 1152        ; 0            ; 0       ; 0         ; 37   ; 0            ; |PIANO_PROTO                                                                                                                                                                                                                                                                                                                                            ; PIANO_PROTO                       ; work         ;
;    |ANTIREBOTE:inst300|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst300                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst301|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst301                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst302|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst302                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst303|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst303                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst304|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst304                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst305|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst305                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst306|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst306                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst307|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst307                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst308|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst308                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst309|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst309                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst310|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst310                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst311|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst311                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst312|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst312                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst321|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst321                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst322|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst322                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst323|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst323                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst324|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst324                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst325|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst325                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst326|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst326                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst327|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst327                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst388|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst388                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst389|                                                                                                                 ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst389                                                                                                                                                                                                                                                                                                                         ; ANTIREBOTE                        ; work         ;
;    |ANTIREBOTE:inst4|                                                                                                                   ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|ANTIREBOTE:inst4                                                                                                                                                                                                                                                                                                                           ; ANTIREBOTE                        ; work         ;
;    |CLOCK_DIV_50:inst320|                                                                                                               ; 29 (29)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|CLOCK_DIV_50:inst320                                                                                                                                                                                                                                                                                                                       ; CLOCK_DIV_50                      ; work         ;
;    |MSS_PIANO:inst400|                                                                                                                  ; 21 (21)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|MSS_PIANO:inst400                                                                                                                                                                                                                                                                                                                          ; MSS_PIANO                         ; work         ;
;    |RAMMELO:inst80|                                                                                                                     ; 47 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst80                                                                                                                                                                                                                                                                                                                             ; RAMMELO                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 47 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst80|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_d2q3:auto_generated|                                                                                               ; 47 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_d2q3                   ; work         ;
;             |altsyncram_igo2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_igo2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 47 (26)             ; 29 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |RAMMELO:inst81|                                                                                                                     ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst81                                                                                                                                                                                                                                                                                                                             ; RAMMELO                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst81|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_d2q3:auto_generated|                                                                                               ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_d2q3                   ; work         ;
;             |altsyncram_igo2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_igo2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 48 (26)             ; 29 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |RAMMELO:inst82|                                                                                                                     ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst82                                                                                                                                                                                                                                                                                                                             ; RAMMELO                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst82|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_d2q3:auto_generated|                                                                                               ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_d2q3                   ; work         ;
;             |altsyncram_igo2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_igo2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 48 (26)             ; 29 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |RAMMELO:inst83|                                                                                                                     ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst83                                                                                                                                                                                                                                                                                                                             ; RAMMELO                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst83|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_d2q3:auto_generated|                                                                                               ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_d2q3                   ; work         ;
;             |altsyncram_igo2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_igo2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 48 (26)             ; 29 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |RAMMELO:inst84|                                                                                                                     ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst84                                                                                                                                                                                                                                                                                                                             ; RAMMELO                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst84|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_d2q3:auto_generated|                                                                                               ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_d2q3                   ; work         ;
;             |altsyncram_igo2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_igo2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 48 (26)             ; 29 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |RAMMELO:inst85|                                                                                                                     ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst85                                                                                                                                                                                                                                                                                                                             ; RAMMELO                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst85|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_d2q3:auto_generated|                                                                                               ; 48 (0)              ; 29 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_d2q3                   ; work         ;
;             |altsyncram_igo2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_igo2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 48 (26)             ; 29 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |bcda7:inst246|                                                                                                                      ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|bcda7:inst246                                                                                                                                                                                                                                                                                                                              ; bcda7                             ; work         ;
;    |clk200Hz:inst390|                                                                                                                   ; 30 (30)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|clk200Hz:inst390                                                                                                                                                                                                                                                                                                                           ; clk200Hz                          ; work         ;
;    |clk523Hz:inst340|                                                                                                                   ; 21 (21)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|clk523Hz:inst340                                                                                                                                                                                                                                                                                                                           ; clk523Hz                          ; work         ;
;    |clk587Hz:inst341|                                                                                                                   ; 20 (20)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|clk587Hz:inst341                                                                                                                                                                                                                                                                                                                           ; clk587Hz                          ; work         ;
;    |clk659Hz:inst|                                                                                                                      ; 21 (21)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|clk659Hz:inst                                                                                                                                                                                                                                                                                                                              ; clk659Hz                          ; work         ;
;    |clk698Hz:inst344|                                                                                                                   ; 19 (19)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|clk698Hz:inst344                                                                                                                                                                                                                                                                                                                           ; clk698Hz                          ; work         ;
;    |clk784Hz:inst345|                                                                                                                   ; 21 (21)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|clk784Hz:inst345                                                                                                                                                                                                                                                                                                                           ; clk784Hz                          ; work         ;
;    |clk880Hz:inst346|                                                                                                                   ; 18 (18)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|clk880Hz:inst346                                                                                                                                                                                                                                                                                                                           ; clk880Hz                          ; work         ;
;    |clk988Hz:inst347|                                                                                                                   ; 19 (19)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|clk988Hz:inst347                                                                                                                                                                                                                                                                                                                           ; clk988Hz                          ; work         ;
;    |comparador_vhdl:inst205|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|comparador_vhdl:inst205                                                                                                                                                                                                                                                                                                                    ; comparador_vhdl                   ; work         ;
;    |contador_60seg:inst27|                                                                                                              ; 12 (12)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|contador_60seg:inst27                                                                                                                                                                                                                                                                                                                      ; contador_60seg                    ; work         ;
;    |decoder_de_3_a_8:inst19|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|decoder_de_3_a_8:inst19                                                                                                                                                                                                                                                                                                                    ; decoder_de_3_a_8                  ; work         ;
;    |decoder_de_3_a_8:inst53|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|decoder_de_3_a_8:inst53                                                                                                                                                                                                                                                                                                                    ; decoder_de_3_a_8                  ; work         ;
;    |encoder_Dec_BCD_2:inst12|                                                                                                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|encoder_Dec_BCD_2:inst12                                                                                                                                                                                                                                                                                                                   ; encoder_Dec_BCD_2                 ; work         ;
;    |mux2_1:inst16|                                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux2_1:inst16                                                                                                                                                                                                                                                                                                                              ; mux2_1                            ; work         ;
;    |mux2_1:inst20|                                                                                                                      ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux2_1:inst20                                                                                                                                                                                                                                                                                                                              ; mux2_1                            ; work         ;
;    |mux2_1:inst2|                                                                                                                       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux2_1:inst2                                                                                                                                                                                                                                                                                                                               ; mux2_1                            ; work         ;
;    |mux2_1:inst365|                                                                                                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux2_1:inst365                                                                                                                                                                                                                                                                                                                             ; mux2_1                            ; work         ;
;    |mux2_1:inst47|                                                                                                                      ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux2_1:inst47                                                                                                                                                                                                                                                                                                                              ; mux2_1                            ; work         ;
;    |mux2_1:inst74|                                                                                                                      ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux2_1:inst74                                                                                                                                                                                                                                                                                                                              ; mux2_1                            ; work         ;
;    |mux2_1:inst75|                                                                                                                      ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux2_1:inst75                                                                                                                                                                                                                                                                                                                              ; mux2_1                            ; work         ;
;    |mux2_1:inst77|                                                                                                                      ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux2_1:inst77                                                                                                                                                                                                                                                                                                                              ; mux2_1                            ; work         ;
;    |mux2_1:inst78|                                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux2_1:inst78                                                                                                                                                                                                                                                                                                                              ; mux2_1                            ; work         ;
;    |mux4_2:inst18|                                                                                                                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux4_2:inst18                                                                                                                                                                                                                                                                                                                              ; mux4_2                            ; work         ;
;    |mux4_2:inst49|                                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux4_2:inst49                                                                                                                                                                                                                                                                                                                              ; mux4_2                            ; work         ;
;    |mux4_2:inst54|                                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux4_2:inst54                                                                                                                                                                                                                                                                                                                              ; mux4_2                            ; work         ;
;    |mux4_2:inst57|                                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux4_2:inst57                                                                                                                                                                                                                                                                                                                              ; mux4_2                            ; work         ;
;    |mux4_2:inst60|                                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux4_2:inst60                                                                                                                                                                                                                                                                                                                              ; mux4_2                            ; work         ;
;    |mux4_2:inst63|                                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux4_2:inst63                                                                                                                                                                                                                                                                                                                              ; mux4_2                            ; work         ;
;    |mux4_2:inst66|                                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux4_2:inst66                                                                                                                                                                                                                                                                                                                              ; mux4_2                            ; work         ;
;    |mux_8a1:inst115|                                                                                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux_8a1:inst115                                                                                                                                                                                                                                                                                                                            ; mux_8a1                           ; work         ;
;    |mux_8a1:inst116|                                                                                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux_8a1:inst116                                                                                                                                                                                                                                                                                                                            ; mux_8a1                           ; work         ;
;    |mux_8a1:inst117|                                                                                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux_8a1:inst117                                                                                                                                                                                                                                                                                                                            ; mux_8a1                           ; work         ;
;    |mux_8a1:inst118|                                                                                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux_8a1:inst118                                                                                                                                                                                                                                                                                                                            ; mux_8a1                           ; work         ;
;    |mux_8a1:inst119|                                                                                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux_8a1:inst119                                                                                                                                                                                                                                                                                                                            ; mux_8a1                           ; work         ;
;    |mux_8a1:inst120|                                                                                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux_8a1:inst120                                                                                                                                                                                                                                                                                                                            ; mux_8a1                           ; work         ;
;    |mux_8a1:inst17|                                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|mux_8a1:inst17                                                                                                                                                                                                                                                                                                                             ; mux_8a1                           ; work         ;
;    |registro_sostenimiento_1_vhdl:inst111|                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst111                                                                                                                                                                                                                                                                                                      ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst113|                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst113                                                                                                                                                                                                                                                                                                      ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst223|                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst223                                                                                                                                                                                                                                                                                                      ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst22|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst22                                                                                                                                                                                                                                                                                                       ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst23|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst23                                                                                                                                                                                                                                                                                                       ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst24|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst24                                                                                                                                                                                                                                                                                                       ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst277|                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst277                                                                                                                                                                                                                                                                                                      ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst279|                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst279                                                                                                                                                                                                                                                                                                      ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst35|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst35                                                                                                                                                                                                                                                                                                       ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst370|                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst370                                                                                                                                                                                                                                                                                                      ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst37|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst37                                                                                                                                                                                                                                                                                                       ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst39|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst39                                                                                                                                                                                                                                                                                                       ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst41|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst41                                                                                                                                                                                                                                                                                                       ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst43|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst43                                                                                                                                                                                                                                                                                                       ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst45|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst45                                                                                                                                                                                                                                                                                                       ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_1_vhdl:inst5|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_1_vhdl:inst5                                                                                                                                                                                                                                                                                                        ; registro_sostenimiento_1_vhdl     ; work         ;
;    |registro_sostenimiento_vhdl:inst105|                                                                                                ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_vhdl:inst105                                                                                                                                                                                                                                                                                                        ; registro_sostenimiento_vhdl       ; work         ;
;    |registro_sostenimiento_vhdl:inst106|                                                                                                ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_vhdl:inst106                                                                                                                                                                                                                                                                                                        ; registro_sostenimiento_vhdl       ; work         ;
;    |registro_sostenimiento_vhdl:inst107|                                                                                                ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_vhdl:inst107                                                                                                                                                                                                                                                                                                        ; registro_sostenimiento_vhdl       ; work         ;
;    |registro_sostenimiento_vhdl:inst108|                                                                                                ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_vhdl:inst108                                                                                                                                                                                                                                                                                                        ; registro_sostenimiento_vhdl       ; work         ;
;    |registro_sostenimiento_vhdl:inst109|                                                                                                ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_vhdl:inst109                                                                                                                                                                                                                                                                                                        ; registro_sostenimiento_vhdl       ; work         ;
;    |registro_sostenimiento_vhdl:inst110|                                                                                                ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|registro_sostenimiento_vhdl:inst110                                                                                                                                                                                                                                                                                                        ; registro_sostenimiento_vhdl       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 297 (1)             ; 185 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 296 (0)             ; 185 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 296 (0)             ; 185 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 296 (1)             ; 185 (10)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 295 (0)             ; 175 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 295 (253)           ; 175 (146)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 3            ; 64           ; 3            ; 192  ; None ;
; RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 3            ; 64           ; 3            ; 192  ; None ;
; RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 3            ; 64           ; 3            ; 192  ; None ;
; RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 3            ; 64           ; 3            ; 192  ; None ;
; RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 3            ; 64           ; 3            ; 192  ; None ;
; RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 3            ; 64           ; 3            ; 192  ; None ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |PIANO_PROTO|MSS_PIANO:inst400|y                           ;
+------+------+------+------+------+------+------+------+------+------+------+
; Name ; y.Tl ; y.Tk ; y.Tj ; y.Th ; y.Tg ; y.Tf ; y.Td ; y.Tc ; y.Tb ; y.Ta ;
+------+------+------+------+------+------+------+------+------+------+------+
; y.Ta ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ;
; y.Tb ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 1    ;
; y.Tc ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 1    ;
; y.Td ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 1    ;
; y.Tf ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 1    ;
; y.Tg ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Th ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tj ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tk ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tl ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
+------+------+------+------+------+------+------+------+------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 667   ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 45    ;
; Number of registers using Asynchronous Clear ; 395   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 347   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_load_read_data                                                                                                                                                                                                  ; 4       ;
; RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_load_read_data                                                                                                                                                                                                  ; 4       ;
; RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_load_read_data                                                                                                                                                                                                  ; 3       ;
; RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_load_read_data                                                                                                                                                                                                  ; 4       ;
; RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_load_read_data                                                                                                                                                                                                  ; 3       ;
; RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_load_read_data                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 8                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PIANO_PROTO|RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                               ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |PIANO_PROTO|RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |PIANO_PROTO|RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |PIANO_PROTO|RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |PIANO_PROTO|RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |PIANO_PROTO|RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |PIANO_PROTO|RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][7]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 14:1               ; 8 bits    ; 72 LEs        ; 32 LEs               ; 40 LEs                 ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 60:1               ; 4 bits    ; 160 LEs       ; 68 LEs               ; 92 LEs                 ; Yes        ; |PIANO_PROTO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8a1:inst17 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMMELO:inst85|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_d2q3      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMMELO:inst81|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_d2q3      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMMELO:inst80|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_d2q3      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMMELO:inst82|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_d2q3      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMMELO:inst83|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_d2q3      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMMELO:inst84|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_d2q3      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8a1:inst115 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8a1:inst117 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8a1:inst116 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8a1:inst118 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8a1:inst119 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8a1:inst120 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 6                                              ;
; Entity Instance                           ; RAMMELO:inst85|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 64                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 0                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; RAMMELO:inst81|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 64                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 0                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; RAMMELO:inst80|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 64                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 0                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; RAMMELO:inst82|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 64                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 0                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; RAMMELO:inst83|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 64                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 0                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; RAMMELO:inst84|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 64                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 0                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; 0              ; ram1        ; 3     ; 64    ; Read/Write ; RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated ;
; 1              ; ram1        ; 3     ; 64    ; Read/Write ; RAMMELO:inst81|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated ;
; 2              ; ram1        ; 3     ; 64    ; Read/Write ; RAMMELO:inst80|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated ;
; 3              ; ram1        ; 3     ; 64    ; Read/Write ; RAMMELO:inst82|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated ;
; 4              ; ram1        ; 3     ; 64    ; Read/Write ; RAMMELO:inst83|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated ;
; 5              ; ram1        ; 3     ; 64    ; Read/Write ; RAMMELO:inst84|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 199                         ;
; cycloneiii_ff         ; 482                         ;
;     CLR               ; 150                         ;
;     ENA               ; 42                          ;
;     ENA CLR           ; 78                          ;
;     ENA CLR SLD       ; 36                          ;
;     ENA SCLR          ; 30                          ;
;     SCLR              ; 6                           ;
;     plain             ; 140                         ;
; cycloneiii_lcell_comb ; 756                         ;
;     arith             ; 142                         ;
;         2 data inputs ; 142                         ;
;     normal            ; 614                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 48                          ;
;         2 data inputs ; 94                          ;
;         3 data inputs ; 128                         ;
;         4 data inputs ; 343                         ;
; cycloneiii_ram_block  ; 18                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.22                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 413                                      ;
; cycloneiii_ff         ; 185                                      ;
;     CLR               ; 2                                        ;
;     ENA               ; 17                                       ;
;     ENA CLR           ; 129                                      ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 297                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 288                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 122                                      ;
;         4 data inputs ; 130                                      ;
;                       ;                                          ;
; Max LUT depth         ; 7.00                                     ;
; Average LUT depth     ; 2.17                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Fri Aug 24 19:06:46 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PIANO2 -c PIANO2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file decoder_de_3_a_8.vhd
    Info (12022): Found design unit 1: decoder_de_3_a_8-comportamiento File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/decoder_de_3_a_8.vhd Line: 9
    Info (12023): Found entity 1: decoder_de_3_a_8 File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/decoder_de_3_a_8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clk200hz.vhd
    Info (12022): Found design unit 1: clk200Hz-Behavioral File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk200hz.vhd Line: 12
    Info (12023): Found entity 1: clk200Hz File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk200hz.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file encoder_dec_bcd_m.vhd
    Info (12022): Found design unit 1: encoder_Dec_BCD_M-sol File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/encoder_Dec_BCD_M.vhd Line: 12
    Info (12023): Found entity 1: encoder_Dec_BCD_M File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/encoder_Dec_BCD_M.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bcda7.vhd
    Info (12022): Found design unit 1: bcda7-solve File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/bcda7.vhd Line: 11
    Info (12023): Found entity 1: bcda7 File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/bcda7.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file clk988hz.vhd
    Info (12022): Found design unit 1: clk988Hz-Behavioral File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk988Hz.vhd Line: 12
    Info (12023): Found entity 1: clk988Hz File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk988Hz.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clk880hz.vhd
    Info (12022): Found design unit 1: clk880Hz-Behavioral File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk880Hz.vhd Line: 12
    Info (12023): Found entity 1: clk880Hz File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk880Hz.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clk784hz.vhd
    Info (12022): Found design unit 1: clk784Hz-Behavioral File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk784Hz.vhd Line: 12
    Info (12023): Found entity 1: clk784Hz File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk784Hz.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clk698hz.vhd
    Info (12022): Found design unit 1: clk698Hz-Behavioral File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk698Hz.vhd Line: 12
    Info (12023): Found entity 1: clk698Hz File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk698Hz.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clk659hz.vhd
    Info (12022): Found design unit 1: clk659Hz-Behavioral File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk659Hz.vhd Line: 12
    Info (12023): Found entity 1: clk659Hz File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk659Hz.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clk587hz.vhd
    Info (12022): Found design unit 1: clk587Hz-Behavioral File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk587Hz.vhd Line: 12
    Info (12023): Found entity 1: clk587Hz File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk587Hz.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clk523hz.vhd
    Info (12022): Found design unit 1: clk523Hz-Behavioral File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk523Hz.vhd Line: 12
    Info (12023): Found entity 1: clk523Hz File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/clk523Hz.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mss_piano.vhd
    Info (12022): Found design unit 1: MSS_PIANO-sol File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/MSS_PIANO.vhd Line: 15
    Info (12023): Found entity 1: MSS_PIANO File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/MSS_PIANO.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registro_sostenimiento_vhdl.vhd
    Info (12022): Found design unit 1: registro_sostenimiento_vhdl-sol File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/registro_sostenimiento_vhdl.vhd Line: 11
    Info (12023): Found entity 1: registro_sostenimiento_vhdl File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/registro_sostenimiento_vhdl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rammelo.vhd
    Info (12022): Found design unit 1: rammelo-SYN File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/RAMMELO.vhd Line: 55
    Info (12023): Found entity 1: RAMMELO File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/RAMMELO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file encoder_dec_bcd_2.vhd
    Info (12022): Found design unit 1: encoder_Dec_BCD_2-sol File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/encoder_Dec_BCD_2.vhd Line: 12
    Info (12023): Found entity 1: encoder_Dec_BCD_2 File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/encoder_Dec_BCD_2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file contador_60seg_vhdl.vhd
    Info (12022): Found design unit 1: contador_60seg-sol File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/contador_60seg_vhdl.vhd Line: 11
    Info (12023): Found entity 1: contador_60seg File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/contador_60seg_vhdl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comparador_vhdl.vhd
    Info (12022): Found design unit 1: comparador_vhdl-sol File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/comparador_vhdl.vhd Line: 10
    Info (12023): Found entity 1: comparador_vhdl File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/comparador_vhdl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_8a1_vhdl.vhd
    Info (12022): Found design unit 1: mux_8a1-BEH123 File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux_8a1_vhdl.vhd Line: 8
    Info (12023): Found entity 1: mux_8a1 File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux_8a1_vhdl.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file clock_div_50.vhd
    Info (12022): Found design unit 1: CLOCK_DIV_50-a File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd Line: 18
    Info (12023): Found entity 1: CLOCK_DIV_50 File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file antirebote.vhd
    Info (12022): Found design unit 1: ANTIREBOTE-a File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/ANTIREBOTE.vhd Line: 12
    Info (12023): Found entity 1: ANTIREBOTE File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/ANTIREBOTE.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file piano2.bdf
    Info (12023): Found entity 1: PIANO2
Info (12021): Found 2 design units, including 1 entities, in source file registro_sostenimiento_1_vhdl.vhd
    Info (12022): Found design unit 1: registro_sostenimiento_1_vhdl-sol File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/registro_sostenimiento_1_vhdl.vhd Line: 11
    Info (12023): Found entity 1: registro_sostenimiento_1_vhdl File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/registro_sostenimiento_1_vhdl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux4_2.vhd
    Info (12022): Found design unit 1: mux4_2-sol File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux4_2.vhd Line: 14
    Info (12023): Found entity 1: mux4_2 File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux4_2.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file piano_wf.bdf
    Info (12023): Found entity 1: PIANO_WF
Info (12021): Found 2 design units, including 1 entities, in source file mux2_1.vhd
    Info (12022): Found design unit 1: mux2_1-sol File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux2_1.vhd Line: 12
    Info (12023): Found entity 1: mux2_1 File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux2_1.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file piano_proto.bdf
    Info (12023): Found entity 1: PIANO_PROTO
Info (12127): Elaborating entity "PIANO_PROTO" for the top level hierarchy
Warning (275008): Primitive "OR6" of instance "inst62" not used
Info (12128): Elaborating entity "mux4_2" for hierarchy "mux4_2:inst18"
Info (12128): Elaborating entity "mux_8a1" for hierarchy "mux_8a1:inst17"
Info (12128): Elaborating entity "clk988Hz" for hierarchy "clk988Hz:inst347"
Info (12128): Elaborating entity "CLOCK_DIV_50" for hierarchy "CLOCK_DIV_50:inst320"
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:inst77"
Info (12128): Elaborating entity "ANTIREBOTE" for hierarchy "ANTIREBOTE:inst306"
Info (12128): Elaborating entity "decoder_de_3_a_8" for hierarchy "decoder_de_3_a_8:inst21"
Info (12128): Elaborating entity "RAMMELO" for hierarchy "RAMMELO:inst85"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAMMELO:inst85|altsyncram:altsyncram_component" File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/RAMMELO.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "RAMMELO:inst85|altsyncram:altsyncram_component" File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/RAMMELO.vhd Line: 62
Info (12133): Instantiated megafunction "RAMMELO:inst85|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/RAMMELO.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2q3.tdf
    Info (12023): Found entity 1: altsyncram_d2q3 File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/altsyncram_d2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d2q3" for hierarchy "RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_igo2.tdf
    Info (12023): Found entity 1: altsyncram_igo2 File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/altsyncram_igo2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_igo2" for hierarchy "RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|altsyncram_igo2:altsyncram1" File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/altsyncram_d2q3.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/altsyncram_d2q3.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/altsyncram_d2q3.tdf Line: 38
Info (12133): Instantiated megafunction "RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/altsyncram_d2q3.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987569"
    Info (12134): Parameter "NUMWORDS" = "64"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "2"
    Info (12134): Parameter "WIDTH_WORD" = "3"
    Info (12134): Parameter "WIDTHAD" = "6"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "RAMMELO:inst85|altsyncram:altsyncram_component|altsyncram_d2q3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "registro_sostenimiento_1_vhdl" for hierarchy "registro_sostenimiento_1_vhdl:inst35"
Info (12128): Elaborating entity "MSS_PIANO" for hierarchy "MSS_PIANO:inst400"
Info (12128): Elaborating entity "comparador_vhdl" for hierarchy "comparador_vhdl:inst391"
Info (12128): Elaborating entity "contador_60seg" for hierarchy "contador_60seg:inst27"
Info (12128): Elaborating entity "registro_sostenimiento_vhdl" for hierarchy "registro_sostenimiento_vhdl:inst105"
Info (12128): Elaborating entity "encoder_Dec_BCD_2" for hierarchy "encoder_Dec_BCD_2:inst12"
Info (12128): Elaborating entity "clk880Hz" for hierarchy "clk880Hz:inst346"
Info (12128): Elaborating entity "clk784Hz" for hierarchy "clk784Hz:inst345"
Info (12128): Elaborating entity "clk698Hz" for hierarchy "clk698Hz:inst344"
Info (12128): Elaborating entity "clk659Hz" for hierarchy "clk659Hz:inst"
Info (12128): Elaborating entity "clk587Hz" for hierarchy "clk587Hz:inst341"
Info (12128): Elaborating entity "clk523Hz" for hierarchy "clk523Hz:inst340"
Info (12128): Elaborating entity "clk200Hz" for hierarchy "clk200Hz:inst390"
Info (12128): Elaborating entity "bcda7" for hierarchy "bcda7:inst246"
Info (12128): Elaborating entity "encoder_Dec_BCD_M" for hierarchy "encoder_Dec_BCD_M:inst245"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.08.24.19:07:03 Progress: Loading sld116a2ee0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld116a2ee0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 302
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer mux2_1:inst16|Q File: C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux2_1.vhd Line: 9
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 267
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1282 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 1222 logic cells
    Info (21064): Implemented 18 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Fri Aug 24 19:07:15 2018
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:57


