<module name="DSS0_VP1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VP1_CONFIG" acronym="VP1_CONFIG" offset="0x0" width="32" description="The control register configures the Display Controller module for the VP output. Shadow register.">
		<bitfield id="RESERVED3" width="5" begin="31" end="27" resetval="0x0" description="" range="31 - 27" rwaccess="R"/> 
		<bitfield id="COLORCONVPOS" width="1" begin="26" end="26" resetval="0x0" description="Determines the position of the COLORCONV module" range="26" rwaccess="R/W"/> 
		<bitfield id="FULLRANGE" width="1" begin="25" end="25" resetval="0x0" description="Color Space Conversion full range setting" range="25" rwaccess="R/W"/> 
		<bitfield id="COLORCONVENABLE" width="1" begin="24" end="24" resetval="0x0" description="Enable the color space conversion. The coefficients and offsets used are all programmable and controlled by CPR_COEFF_* and CPR_OFFSET_* registers" range="24" rwaccess="R/W"/> 
		<bitfield id="FIDFIRST" width="1" begin="23" end="23" resetval="0x0" description="Selects the first field to output in case of interlace mode. In case of progressive mode, the value is not used" range="23" rwaccess="R/W"/> 
		<bitfield id="OUTPUTMODEENABLE" width="1" begin="22" end="22" resetval="0x0" description="Selects between progressive and interlace mode for the VP output" range="22" rwaccess="R/W"/> 
		<bitfield id="BT1120ENABLE" width="1" begin="21" end="21" resetval="0x0" description="Selects BT-1120 format on the VP output. It is not possible to enable BT656 and BT1120 at the same time one the same LCD output" range="21" rwaccess="R/W"/> 
		<bitfield id="BT656ENABLE" width="1" begin="20" end="20" resetval="0x0" description="Selects BT-656 format on the VP output. It is not possible to enable BT656 and BT1120 at the same time one the same LCD output" range="20" rwaccess="R/W"/> 
		<bitfield id="RESERVED2" width="3" begin="19" end="17" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="19 - 17" rwaccess="R"/> 
		<bitfield id="BUFFERHANDSHAKE" width="1" begin="16" end="16" resetval="0x0" description="Deprecated. Always write 0" range="16" rwaccess="R/W"/> 
		<bitfield id="CPR" width="1" begin="15" end="15" resetval="0x0" description="Deprecated. Always write 0" range="15" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="6" begin="14" end="9" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="14 - 9" rwaccess="R"/> 
		<bitfield id="EXTERNALSYNCEN" width="1" begin="8" end="8" resetval="0x0" description="Deprecated. Always write 0" range="8" rwaccess="R/W"/> 
		<bitfield id="VSYNCGATED" width="1" begin="7" end="7" resetval="0x0" description="VSYNC Gated Enabled [VP output]. Shadow bit-field" range="7" rwaccess="R/W"/> 
		<bitfield id="HSYNCGATED" width="1" begin="6" end="6" resetval="0x0" description="HSYNC Gated Enabled [VP output]. Shadow bit-field" range="6" rwaccess="R/W"/> 
		<bitfield id="PIXELCLOCKGATED" width="1" begin="5" end="5" resetval="0x0" description="Pixel Clock Gated Enabled [VP output]. Shadow bit-field" range="5" rwaccess="R/W"/> 
		<bitfield id="PIXELDATAGATED" width="1" begin="4" end="4" resetval="0x0" description="Pixel Data Gated Enabled [VP output]. Shadow bit-field" range="4" rwaccess="R/W"/> 
		<bitfield id="HDMIMODE" width="1" begin="3" end="3" resetval="0x0" description="Deprecated. Always write 0" range="3" rwaccess="R/W"/> 
		<bitfield id="GAMMAENABLE" width="1" begin="2" end="2" resetval="0x0" description="Enable the gamma Shadow bit-field" range="2" rwaccess="R/W"/> 
		<bitfield id="DATAENABLEGATED" width="1" begin="1" end="1" resetval="0x0" description="DE Gated Enable Shadow bit-field" range="1" rwaccess="R/W"/> 
		<bitfield id="PIXELGATED" width="1" begin="0" end="0" resetval="0x0" description="Pixel Gated Enable. Shadow bit-field" range="0" rwaccess="R/W"/>
	</register>
	<register id="VP1_CONTROL" acronym="VP1_CONTROL" offset="0x4" width="32" description="The control register configures the Display Controller module for the VP output">
		<bitfield id="SPATIALTEMPORALDITHERINGFRAMES" width="2" begin="31" end="30" resetval="0x0" description="Spatial/Temporal dithering number of frames for the VP output Shadow bit-field" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="29 - 27" rwaccess="R"/> 
		<bitfield id="TDMUNUSEDBITS" width="2" begin="26" end="25" resetval="0x0" description="State of unused bits [TDM mode only] for the VP output Shadow bit-field" range="26 - 25" rwaccess="R/W"/> 
		<bitfield id="TDMCYCLEFORMAT" width="2" begin="24" end="23" resetval="0x0" description="Cycle format [TDM mode only] for the VP output Shadow bit-field" range="24 - 23" rwaccess="R/W"/> 
		<bitfield id="TDMPARALLELMODE" width="2" begin="22" end="21" resetval="0x0" description="Output Interface width [TDM mode only] for the VP output Shadow bit-field" range="22 - 21" rwaccess="R/W"/> 
		<bitfield id="TDMENABLE" width="1" begin="20" end="20" resetval="0x0" description="Enable the multiple cycle format for the VP output Shadow bit-field" range="20" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="3" begin="19" end="17" resetval="0x0" description="" range="19 - 17" rwaccess="R"/> 
		<bitfield id="HT" width="3" begin="16" end="14" resetval="0x0" description="Hold Time for output. Shadow bit-field. Encoded value [from 1 to 8] to specify the number of external digital clock periods to hold the data [programmed value = value minus one]" range="16 - 14" rwaccess="R/W"/> 
		<bitfield id="RESERVED3" width="1" begin="13" end="13" resetval="0x0" description="" range="13" rwaccess="R"/> 
		<bitfield id="RESERVED6" width="1" begin="12" end="12" resetval="0x0" description="" range="12" rwaccess="R"/> 
		<bitfield id="STALLMODE" width="1" begin="11" end="11" resetval="0x0" description="Deprecated. Always write 0" range="11" rwaccess="R/W"/> 
		<bitfield id="DATALINES" width="3" begin="10" end="8" resetval="0x0" description="Width of the data bus on VP output Shadow bit-field" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="STDITHERENABLE" width="1" begin="7" end="7" resetval="0x0" description="Spatial Temporal dithering enable for the VP output Shadow bit-field" range="7" rwaccess="R/W"/> 
		<bitfield id="DPIENABLE" width="1" begin="6" end="6" resetval="0x1" description="Enable the DPI output. wr:immediate" range="6" rwaccess="R/W"/> 
		<bitfield id="GOBIT" width="1" begin="5" end="5" resetval="0x0" description="GO Command for the VP output. It is used to synchronize the pipelines associated with the VP output wr:immediate" range="5" rwaccess="R/W"/> 
		<bitfield id="M8B" width="1" begin="4" end="4" resetval="0x0" description="Deprecated. Always write 0" range="4" rwaccess="R/W"/> 
		<bitfield id="STN" width="1" begin="3" end="3" resetval="0x0" description="Deprecated. Always write 0" range="3" rwaccess="R/W"/> 
		<bitfield id="MONOCOLOR" width="1" begin="2" end="2" resetval="0x0" description="Deprecated. Always write 0" range="2" rwaccess="R/W"/> 
		<bitfield id="VPPROGLINENUMBERMODULO" width="1" begin="1" end="1" resetval="0x0" description="Enable the modulo of the line number interrupt generation" range="1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable the video port output. wr:immediate" range="0" rwaccess="R/W"/>
	</register>
	<register id="VP1_CSC_COEF0" acronym="VP1_CSC_COEF0" offset="0x8" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="31 - 27" rwaccess="R"/> 
		<bitfield id="C01" width="11" begin="26" end="16" resetval="0x0" description="C01 Coefficient. Encoded signed value [from -1024 to 1023]" range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="15 - 11" rwaccess="R"/> 
		<bitfield id="C00" width="11" begin="10" end="0" resetval="0x0" description="C00 Coefficient. Encoded signed value [from -1024 to 1023]" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_CSC_COEF1" acronym="VP1_CSC_COEF1" offset="0xC" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="31 - 27" rwaccess="R"/> 
		<bitfield id="C10" width="11" begin="26" end="16" resetval="0x0" description="C10 Coefficient. Encoded signed value [from -1024 to 1023]" range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="15 - 11" rwaccess="R"/> 
		<bitfield id="C02" width="11" begin="10" end="0" resetval="0x0" description="C02 Coefficient. Encoded signed value [from -1024 to 1023]" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_CSC_COEF2" acronym="VP1_CSC_COEF2" offset="0x10" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 27" rwaccess="R"/> 
		<bitfield id="C12" width="11" begin="26" end="16" resetval="0x0" description="C12 Coefficient. Encoded signed value [from -1024 to 1023]" range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="15 - 11" rwaccess="R"/> 
		<bitfield id="C11" width="11" begin="10" end="0" resetval="0x0" description="C11 Coefficient. Encoded signed value [from -1024 to 1023]" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_DATA_CYCLE_0" acronym="VP1_DATA_CYCLE_0" offset="0x14" width="32" description="The control register configures the output data format over up to 3 cycles. Shadow register">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 28" rwaccess="R"/> 
		<bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment Alignment of the bits from pixel 2 on the output interface" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="23 - 21" rwaccess="R"/> 
		<bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits Number of bits from the pixel  2 [value from 0 to 16 bits]. The values from 17 to 31 are invalid" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="15 - 12" rwaccess="R"/> 
		<bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment Alignment of the bits from pixel 1 on the output interface" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="7 - 5" rwaccess="R"/> 
		<bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits Number of bits from the pixel  1 [value from 0 to 16 bits]. The values from 17 to 31 are invalid" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_DATA_CYCLE_1" acronym="VP1_DATA_CYCLE_1" offset="0x18" width="32" description="The control register configures the output data format over up to 3 cycles. Shadow register">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 28" rwaccess="R"/> 
		<bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment Alignment of the bits from pixel 2 on the output interface" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="23 - 21" rwaccess="R"/> 
		<bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits Number of bits from the pixel  2 [value from 0 to 16 bits]. The values from 17 to 31 are invalid" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="15 - 12" rwaccess="R"/> 
		<bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment Alignment of the bits from pixel 1 on the output interface" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="7 - 5" rwaccess="R"/> 
		<bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits Number of bits from the pixel  1 [value from 0 to 16 bits]. The values from 17 to 31 are invalid" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_DATA_CYCLE_2" acronym="VP1_DATA_CYCLE_2" offset="0x1C" width="32" description="The control register configures the output data format over up to 3 cycles. Shadow register">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 28" rwaccess="R"/> 
		<bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment Alignment of the bits from pixel 2 on the output interface" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="23 - 21" rwaccess="R"/> 
		<bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits Number of bits from the pixel  2 [value from 0 to 16 bits]. The values from 17 to 31 are invalid" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="15 - 12" rwaccess="R"/> 
		<bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment Alignment of the bits from pixel 1 on the output interface" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="7 - 5" rwaccess="R"/> 
		<bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits Number of bits from the pixel  1 [value from 0 to 16 bits]. The values from 17 to 31 are invalid" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_LINE_NUMBER" acronym="VP1_LINE_NUMBER" offset="0x44" width="32" description="The control register indicates the panel display line number for the interrupt and the DMA request. Shadow register">
		<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="31 - 12" rwaccess="R"/> 
		<bitfield id="LINENUMBER" width="12" begin="11" end="0" resetval="0x0" description="LCD panel line number programming LCD line number defines the line on which the programmable interrupt is generated and the DMA request occurs" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_POL_FREQ" acronym="VP1_POL_FREQ" offset="0x4C" width="32" description="The register configures the signal configuration. Shadow register">
		<bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 19" rwaccess="R"/> 
		<bitfield id="ALIGN" width="1" begin="18" end="18" resetval="0x0" description="Defines the alignment between HSYNC and VSYNC assertion" range="18" rwaccess="R/W"/> 
		<bitfield id="ONOFF" width="1" begin="17" end="17" resetval="0x0" description="HSYNC/VSYNC Pixel clock Control On/Off" range="17" rwaccess="R/W"/> 
		<bitfield id="RF" width="1" begin="16" end="16" resetval="0x0" description="Program HSYNC/VSYNC Rise or Fall" range="16" rwaccess="R/W"/> 
		<bitfield id="IEO" width="1" begin="15" end="15" resetval="0x0" description="Invert output enable" range="15" rwaccess="R/W"/> 
		<bitfield id="IPC" width="1" begin="14" end="14" resetval="0x0" description="Invert pixel clock" range="14" rwaccess="R/W"/> 
		<bitfield id="IHS" width="1" begin="13" end="13" resetval="0x0" description="Invert HSYNC" range="13" rwaccess="R/W"/> 
		<bitfield id="IVS" width="1" begin="12" end="12" resetval="0x0" description="Invert VSYNC" range="12" rwaccess="R/W"/> 
		<bitfield id="ACBI" width="4" begin="11" end="8" resetval="0x0" description="AC Bias Pin transitions per interrupt Value [from 0 to 15] used to specify the number of AC Bias pin transitions" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ACB" width="8" begin="7" end="0" resetval="0x0" description="AC Bias Pin Frequency Value [from 0 to 255] used to specify the number of line clocks to count before transitioning the AC Bias pin. This pin is used to periodically invert the polarity of the power supply to prevent DC charge build-up within the display" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SIZE_SCREEN" acronym="VP1_SIZE_SCREEN" offset="0x50" width="32" description="The register configures the panel size  horizontal and vertical. Shadow register. A delta value is used to indicate if the odd field has same vertical size as the even field or +/- one line.">
		<bitfield id="RESERVED1" width="4" begin="31" end="28" resetval="0x0" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="LPP" width="12" begin="27" end="16" resetval="0x0" description="Lines per panel Encoded value [from 1 to 4096] to specify the number of lines per panel [program to value minus one]" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="DELTA_LPP" width="2" begin="15" end="14" resetval="0x0" description="Indicates the delta size value of the odd field compared to the even field" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x0" description="" range="13 - 12" rwaccess="R"/> 
		<bitfield id="PPL" width="12" begin="11" end="0" resetval="0x0" description="Pixels per line Encoded value [from 1 to 4096] to specify the number of pixels contains within each line on the display [program to value minus one]. In STALL mode, any value is valid In non-STALL mode, only values multiple of 8 pixels are valid" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_TIMING_H" acronym="VP1_TIMING_H" offset="0x54" width="32" description="The register configures the timing logic for the HSYNC signal. Shadow register">
		<bitfield id="HBP" width="12" begin="31" end="20" resetval="0x0" description="Horizontal Back Porch Encoded value [from 1 to 4096] to specify the number of pixel clock periods to add to the beginning of a line transmission before the first set of pixels is output to the display [program to value minus one] When in BT mode and interlaced, this field corresponds to the vertical field blanking No 2 for Even Field" range="31 - 20" rwaccess="R/W"/> 
		<bitfield id="HFP" width="12" begin="19" end="8" resetval="0x0" description="Horizontal front porch Encoded value [from 1 to 4096] to specify the number of pixel clock periods to add to the end of a line transmission before line clock is asserted display [program to value minus one] When in BT mode and interlaced, this field corresponds to the vertical field blanking No 1 for Even Field" range="19 - 8" rwaccess="R/W"/> 
		<bitfield id="HSW" width="8" begin="7" end="0" resetval="0x0" description="Horizontal synchronization pulse width Encoded value [from 1 to 256] to specify the number of pixel clock periods to pulse the line clock at the end of each line display [program to value minus one] When in BT mode, this field corresponds to the LSB 8-bits of the 12-bit horizontal blanking[BT_HBLANK[11:0]= {VSW[3:0],HSW[7:0]}]" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_TIMING_V" acronym="VP1_TIMING_V" offset="0x58" width="32" description="The register configures the timing logic for the VSYNC signal. Shadow register">
		<bitfield id="VBP" width="12" begin="31" end="20" resetval="0x0" description="Vertical back porch Encoded value [from 0 to 4095] to specify the number of line clock periods to add to the beginning of a frame When in BT mode and interlaced, this field corresponds to the vertical field blanking No 2 for Odd Field When in BT and in progressive mode, this field corresponds to the Vertical frame blanking No 2  before the first set of pixels is output to the display" range="31 - 20" rwaccess="R/W"/> 
		<bitfield id="VFP" width="12" begin="19" end="8" resetval="0x0" description="Vertical front porch Encoded value [from 0 to 4095] to specify the number of line clock periods to add to the end of each frame When in BT mode and interlaced, this field corresponds to the vertical field blanking No 1 for Odd Field When in BT and in progressive mode, this field corresponds to the Vertical frame blanking No 2" range="19 - 8" rwaccess="R/W"/> 
		<bitfield id="VSW" width="8" begin="7" end="0" resetval="0x0" description="Vertical synchronization pulse width Encoded value [from 1 to 256] to specify the number of line clock periods to pulse the frame clock [VSYNC] pin at the end of each frame after the end of frame wait [VFP] period elapses Frame clock uses as VSYNC signal in active mode When in BT mode, the lsb 4-bits of this field [VSW[3:0]] corresponds to the MSB 4-bits of the 12-bit horizontal blanking[BT_HBLANK= {VSW[3:0],HSW[7:0]}]" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_CSC_COEF3" acronym="VP1_CSC_COEF3" offset="0x5C" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="31 - 27" rwaccess="R"/> 
		<bitfield id="C21" width="11" begin="26" end="16" resetval="0x0" description="C21 coefficient. Encoded signed value [from -1024 to 1023]" range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="15 - 11" rwaccess="R"/> 
		<bitfield id="C20" width="11" begin="10" end="0" resetval="0x0" description="C20 coefficient. Encoded signed value [from -1024 to 1023]" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_CSC_COEF4" acronym="VP1_CSC_COEF4" offset="0x60" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="31 - 11" rwaccess="R"/> 
		<bitfield id="C22" width="11" begin="10" end="0" resetval="0x0" description="C22 Coefficient. Encoded signed value [from -1024 to 1023]" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_CSC_COEF5" acronym="VP1_CSC_COEF5" offset="0x64" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="PREOFFSET2" width="13" begin="31" end="19" resetval="0x0" description="Row-2 pre-offset. Encoded signed value [from -4096 to 4095]" range="31 - 19" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="3" begin="18" end="16" resetval="0x0" description="" range="18 - 16" rwaccess="R"/> 
		<bitfield id="PREOFFSET1" width="13" begin="15" end="3" resetval="0x0" description="Row1 pre-offset. Encoded signed value [from -4096 to 4095]" range="15 - 3" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="VP1_CSC_COEF6" acronym="VP1_CSC_COEF6" offset="0x68" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="POSTOFFSET1" width="13" begin="31" end="19" resetval="0x0" description="Row-1 post-offset. Encoded signed value [from -4096 to 4095]" range="31 - 19" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="3" begin="18" end="16" resetval="0x0" description="" range="18 - 16" rwaccess="R"/> 
		<bitfield id="PREOFFSET3" width="13" begin="15" end="3" resetval="0x0" description="Row-3 pre-offset. Encoded signed value [from -4096 to 4095]" range="15 - 3" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="VP1_CSC_COEF7" acronym="VP1_CSC_COEF7" offset="0x6C" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
		<bitfield id="POSTOFFSET3" width="13" begin="31" end="19" resetval="0x0" description="Row-3 post-offset. Encoded signed value [from -4096 to 4095]" range="31 - 19" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="3" begin="18" end="16" resetval="0x0" description="" range="18 - 16" rwaccess="R"/> 
		<bitfield id="POSTOFFSET2" width="13" begin="15" end="3" resetval="0x0" description="Row-2 post-offset. Encoded signed value [from -4096 to 4095]" range="15 - 3" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="VP1_SAFETY_ATTRIBUTES_0" acronym="VP1_SAFETY_ATTRIBUTES_0" offset="0x70" width="32" description="The register configures the safety sub-region n. Shadow register">
		<bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="31 - 13" rwaccess="R"/> 
		<bitfield id="FRAMESKIP" width="2" begin="12" end="11" resetval="0x0" description="Indicates which frames to be skipped while doing FRAMEFREEZE or DATACHECK [Useful for interlaced displays]. 0x0: No frames are skipped, 0x1: Even Frames are skipped starting from second frame after ENABLE, 0x2: Odd Frames are skipped starting from first frame after ENABLE, 0x3: Reserved" range="12 - 11" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="8" begin="10" end="3" resetval="0x0" description="Allowed maximum number of frames with the same frame signature When the freeze frame counter reaches 1 over this value [freeze_frame_thold+1], a freeze frame detection will occur Note: The freeze frame counter is cleared on reset -OR- MISR not enabled -OR- terminal count reached -OR- compare == no match" range="10 - 3" rwaccess="R/W"/> 
		<bitfield id="SEEDSELECT" width="1" begin="2" end="2" resetval="0x0" description="Initial seed selection control" range="2" rwaccess="R/W"/> 
		<bitfield id="CAPTUREMODE" width="1" begin="1" end="1" resetval="0x0" description="Mode of operation of the safety check module" range="1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Safety check Enable for the region Note: Transition from 0 to 1 clears the signature register" range="0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_ATTRIBUTES_1" acronym="VP1_SAFETY_ATTRIBUTES_1" offset="0x74" width="32" description="The register configures the safety sub-region n. Shadow register">
		<bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="31 - 13" rwaccess="R"/> 
		<bitfield id="FRAMESKIP" width="2" begin="12" end="11" resetval="0x0" description="Indicates which frames to be skipped while doing FRAMEFREEZE or DATACHECK [Useful for interlaced displays]. 0x0: No frames are skipped, 0x1: Even Frames are skipped starting from second frame after ENABLE, 0x2: Odd Frames are skipped starting from first frame after ENABLE, 0x3: Reserved" range="12 - 11" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="8" begin="10" end="3" resetval="0x0" description="Allowed maximum number of frames with the same frame signature When the freeze frame counter reaches 1 over this value [freeze_frame_thold+1], a freeze frame detection will occur Note: The freeze frame counter is cleared on reset -OR- MISR not enabled -OR- terminal count reached -OR- compare == no match" range="10 - 3" rwaccess="R/W"/> 
		<bitfield id="SEEDSELECT" width="1" begin="2" end="2" resetval="0x0" description="Initial seed selection control" range="2" rwaccess="R/W"/> 
		<bitfield id="CAPTUREMODE" width="1" begin="1" end="1" resetval="0x0" description="Mode of operation of the safety check module" range="1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Safety check Enable for the region Note: Transition from 0 to 1 clears the signature register" range="0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_ATTRIBUTES_2" acronym="VP1_SAFETY_ATTRIBUTES_2" offset="0x78" width="32" description="The register configures the safety sub-region n. Shadow register">
		<bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="31 - 13" rwaccess="R"/> 
		<bitfield id="FRAMESKIP" width="2" begin="12" end="11" resetval="0x0" description="Indicates which frames to be skipped while doing FRAMEFREEZE or DATACHECK [Useful for interlaced displays]. 0x0: No frames are skipped, 0x1: Even Frames are skipped starting from second frame after ENABLE, 0x2: Odd Frames are skipped starting from first frame after ENABLE, 0x3: Reserved" range="12 - 11" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="8" begin="10" end="3" resetval="0x0" description="Allowed maximum number of frames with the same frame signature When the freeze frame counter reaches 1 over this value [freeze_frame_thold+1], a freeze frame detection will occur Note: The freeze frame counter is cleared on reset -OR- MISR not enabled -OR- terminal count reached -OR- compare == no match" range="10 - 3" rwaccess="R/W"/> 
		<bitfield id="SEEDSELECT" width="1" begin="2" end="2" resetval="0x0" description="Initial seed selection control" range="2" rwaccess="R/W"/> 
		<bitfield id="CAPTUREMODE" width="1" begin="1" end="1" resetval="0x0" description="Mode of operation of the safety check module" range="1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Safety check Enable for the region Note: Transition from 0 to 1 clears the signature register" range="0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_ATTRIBUTES_3" acronym="VP1_SAFETY_ATTRIBUTES_3" offset="0x7C" width="32" description="The register configures the safety sub-region n. Shadow register">
		<bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="31 - 13" rwaccess="R"/> 
		<bitfield id="FRAMESKIP" width="2" begin="12" end="11" resetval="0x0" description="Indicates which frames to be skipped while doing FRAMEFREEZE or DATACHECK [Useful for interlaced displays]. 0x0: No frames are skipped, 0x1: Even Frames are skipped starting from second frame after ENABLE, 0x2: Odd Frames are skipped starting from first frame after ENABLE, 0x3: Reserved" range="12 - 11" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="8" begin="10" end="3" resetval="0x0" description="Allowed maximum number of frames with the same frame signature When the freeze frame counter reaches 1 over this value [freeze_frame_thold+1], a freeze frame detection will occur Note: The freeze frame counter is cleared on reset -OR- MISR not enabled -OR- terminal count reached -OR- compare == no match" range="10 - 3" rwaccess="R/W"/> 
		<bitfield id="SEEDSELECT" width="1" begin="2" end="2" resetval="0x0" description="Initial seed selection control" range="2" rwaccess="R/W"/> 
		<bitfield id="CAPTUREMODE" width="1" begin="1" end="1" resetval="0x0" description="Mode of operation of the safety check module" range="1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Safety check Enable for the region Note: Transition from 0 to 1 clears the signature register" range="0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_CAPT_SIGNATURE_0" acronym="VP1_SAFETY_CAPT_SIGNATURE_0" offset="0x90" width="32" description="The register captures the signature from the MISR of the safety sub-region n. Shadow register">
		<bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n Shadow register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VP1_SAFETY_CAPT_SIGNATURE_1" acronym="VP1_SAFETY_CAPT_SIGNATURE_1" offset="0x94" width="32" description="The register captures the signature from the MISR of the safety sub-region n. Shadow register">
		<bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n Shadow register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VP1_SAFETY_CAPT_SIGNATURE_2" acronym="VP1_SAFETY_CAPT_SIGNATURE_2" offset="0x98" width="32" description="The register captures the signature from the MISR of the safety sub-region n. Shadow register">
		<bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n Shadow register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VP1_SAFETY_CAPT_SIGNATURE_3" acronym="VP1_SAFETY_CAPT_SIGNATURE_3" offset="0x9C" width="32" description="The register captures the signature from the MISR of the safety sub-region n. Shadow register">
		<bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n Shadow register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VP1_SAFETY_POSITION_0" acronym="VP1_SAFETY_POSITION_0" offset="0xB0" width="32" description="The register configures the position of the safety sub-region n. Shadow register">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="POSY" width="12" begin="27" end="16" resetval="0x0" description="Y position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the Y position of the sub-region on the screen The first line on the top of the screen has the Y-position 0" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="4" begin="15" end="12" resetval="0x0" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="POSX" width="12" begin="11" end="0" resetval="0x0" description="X position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the X position of the sub-region on the screen The first pixel on the left of the screen has the X-position 0" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_POSITION_1" acronym="VP1_SAFETY_POSITION_1" offset="0xB4" width="32" description="The register configures the position of the safety sub-region n. Shadow register">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="POSY" width="12" begin="27" end="16" resetval="0x0" description="Y position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the Y position of the sub-region on the screen The first line on the top of the screen has the Y-position 0" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="4" begin="15" end="12" resetval="0x0" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="POSX" width="12" begin="11" end="0" resetval="0x0" description="X position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the X position of the sub-region on the screen The first pixel on the left of the screen has the X-position 0" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_POSITION_2" acronym="VP1_SAFETY_POSITION_2" offset="0xB8" width="32" description="The register configures the position of the safety sub-region n. Shadow register">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="POSY" width="12" begin="27" end="16" resetval="0x0" description="Y position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the Y position of the sub-region on the screen The first line on the top of the screen has the Y-position 0" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="4" begin="15" end="12" resetval="0x0" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="POSX" width="12" begin="11" end="0" resetval="0x0" description="X position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the X position of the sub-region on the screen The first pixel on the left of the screen has the X-position 0" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_POSITION_3" acronym="VP1_SAFETY_POSITION_3" offset="0xBC" width="32" description="The register configures the position of the safety sub-region n. Shadow register">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="POSY" width="12" begin="27" end="16" resetval="0x0" description="Y position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the Y position of the sub-region on the screen The first line on the top of the screen has the Y-position 0" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="4" begin="15" end="12" resetval="0x0" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="POSX" width="12" begin="11" end="0" resetval="0x0" description="X position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the X position of the sub-region on the screen The first pixel on the left of the screen has the X-position 0" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_REF_SIGNATURE_0" acronym="VP1_SAFETY_REF_SIGNATURE_0" offset="0xD0" width="32" description="The register configures the reference signature of the safety sub-region n. Shadow register">
		<bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n. Shadow register" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_REF_SIGNATURE_1" acronym="VP1_SAFETY_REF_SIGNATURE_1" offset="0xD4" width="32" description="The register configures the reference signature of the safety sub-region n. Shadow register">
		<bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n. Shadow register" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_REF_SIGNATURE_2" acronym="VP1_SAFETY_REF_SIGNATURE_2" offset="0xD8" width="32" description="The register configures the reference signature of the safety sub-region n. Shadow register">
		<bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n. Shadow register" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_REF_SIGNATURE_3" acronym="VP1_SAFETY_REF_SIGNATURE_3" offset="0xDC" width="32" description="The register configures the reference signature of the safety sub-region n. Shadow register">
		<bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n. Shadow register" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_SIZE_0" acronym="VP1_SAFETY_SIZE_0" offset="0xF0" width="32" description="The register configures the size of the safety sub-region n    Shadow register.">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="SIZEY" width="12" begin="27" end="16" resetval="0x0" description="Height of the safety sub-region n Encoded value [from 0 to 4095] to specify the height of the sub-region on the screen One line height region has value of 0" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="4" begin="15" end="12" resetval="0x0" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="SIZEX" width="12" begin="11" end="0" resetval="0x0" description="Width of the safety sub-region n Encoded value [from 0 to 4095] to specify the width of the sub-region on the screen One pixel wide region has value of 0" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_SIZE_1" acronym="VP1_SAFETY_SIZE_1" offset="0xF4" width="32" description="The register configures the size of the safety sub-region n    Shadow register.">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="SIZEY" width="12" begin="27" end="16" resetval="0x0" description="Height of the safety sub-region n Encoded value [from 0 to 4095] to specify the height of the sub-region on the screen One line height region has value of 0" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="4" begin="15" end="12" resetval="0x0" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="SIZEX" width="12" begin="11" end="0" resetval="0x0" description="Width of the safety sub-region n Encoded value [from 0 to 4095] to specify the width of the sub-region on the screen One pixel wide region has value of 0" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_SIZE_2" acronym="VP1_SAFETY_SIZE_2" offset="0xF8" width="32" description="The register configures the size of the safety sub-region n    Shadow register.">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="SIZEY" width="12" begin="27" end="16" resetval="0x0" description="Height of the safety sub-region n Encoded value [from 0 to 4095] to specify the height of the sub-region on the screen One line height region has value of 0" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="4" begin="15" end="12" resetval="0x0" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="SIZEX" width="12" begin="11" end="0" resetval="0x0" description="Width of the safety sub-region n Encoded value [from 0 to 4095] to specify the width of the sub-region on the screen One pixel wide region has value of 0" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_SIZE_3" acronym="VP1_SAFETY_SIZE_3" offset="0xFC" width="32" description="The register configures the size of the safety sub-region n    Shadow register.">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="SIZEY" width="12" begin="27" end="16" resetval="0x0" description="Height of the safety sub-region n Encoded value [from 0 to 4095] to specify the height of the sub-region on the screen One line height region has value of 0" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="4" begin="15" end="12" resetval="0x0" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="SIZEX" width="12" begin="11" end="0" resetval="0x0" description="Width of the safety sub-region n Encoded value [from 0 to 4095] to specify the width of the sub-region on the screen One pixel wide region has value of 0" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_SAFETY_LFSR_SEED" acronym="VP1_SAFETY_LFSR_SEED" offset="0x110" width="32" description="The register configures the seed  initial signature value  of MISRs that are to be initialized with a user programmed initial value. Otherwise, the MISR is initialized with 0xFFFF_FFFF.   Shadow register.">
		<bitfield id="SEED" width="32" begin="31" end="0" resetval="0x0" description="The register configures the seed [initial signature value] of MISRs that are to be initialized with a user programmed initial value Otherwise, the MISR is initialized with 0xFFFF_FFFF Shadow register" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_0" acronym="VP1_GAMMA_TABLE_0" offset="0x120" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_1" acronym="VP1_GAMMA_TABLE_1" offset="0x124" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_2" acronym="VP1_GAMMA_TABLE_2" offset="0x128" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_3" acronym="VP1_GAMMA_TABLE_3" offset="0x12C" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_4" acronym="VP1_GAMMA_TABLE_4" offset="0x130" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_5" acronym="VP1_GAMMA_TABLE_5" offset="0x134" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_6" acronym="VP1_GAMMA_TABLE_6" offset="0x138" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_7" acronym="VP1_GAMMA_TABLE_7" offset="0x13C" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_8" acronym="VP1_GAMMA_TABLE_8" offset="0x140" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_9" acronym="VP1_GAMMA_TABLE_9" offset="0x144" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_10" acronym="VP1_GAMMA_TABLE_10" offset="0x148" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_11" acronym="VP1_GAMMA_TABLE_11" offset="0x14C" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_12" acronym="VP1_GAMMA_TABLE_12" offset="0x150" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_13" acronym="VP1_GAMMA_TABLE_13" offset="0x154" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_14" acronym="VP1_GAMMA_TABLE_14" offset="0x158" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_GAMMA_TABLE_15" acronym="VP1_GAMMA_TABLE_15" offset="0x15C" width="32" description="The register configures the gamma table on VP output.">
		<bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="31 - 24" rwaccess="W"/> 
		<bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="23 - 16" rwaccess="W"/> 
		<bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="15 - 8" rwaccess="W"/> 
		<bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VP1_DSS_OLDI_CFG" acronym="VP1_DSS_OLDI_CFG" offset="0x160" width="32" description="This register configures the OLDI[N:0] modules connected to the DSS">
		<bitfield id="TPATCFG" width="1" begin="13" end="13" resetval="0x0" description="Test pattern Config" range="13" rwaccess="R/W"/> 
		<bitfield id="SOFTRST" width="1" begin="12" end="12" resetval="0x0" description="SoftWare Reset. By default, OLDI is kept under reset" range="12" rwaccess="R/W"/> 
		<bitfield id="DUALMODESYNC" width="1" begin="11" end="11" resetval="0x0" description="DualMode Sync" range="11" rwaccess="R/W"/> 
		<bitfield id="LBDATA" width="1" begin="10" end="10" resetval="0x0" description="LoopBack Data" range="10" rwaccess="R/W"/> 
		<bitfield id="LBEN" width="1" begin="9" end="9" resetval="0x0" description="LoopBack Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="MSB" width="1" begin="8" end="8" resetval="0x0" description="DSS bit-depth [for 18b LVDS only]" range="8" rwaccess="R/W"/> 
		<bitfield id="DEPOL" width="1" begin="7" end="7" resetval="0x0" description="Polarity of the DE signal" range="7" rwaccess="R/W"/> 
		<bitfield id="MASTERSLAVE" width="1" begin="6" end="6" resetval="0x0" description="Master selection in Dual mode only [typically tied off in the SoC]" range="6" rwaccess="R/W"/> 
		<bitfield id="MODE" width="1" begin="5" end="5" resetval="0x0" description="Single mode or duplicate mode" range="5" rwaccess="R/W"/> 
		<bitfield id="SRC" width="1" begin="4" end="4" resetval="0x0" description="Source Channel" range="4" rwaccess="R/W"/> 
		<bitfield id="MAP" width="3" begin="3" end="1" resetval="0x0" description="Configuration of OLDI mapping Also indicates dual mode" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="OLDI Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="VP1_DSS_OLDI_STATUS" acronym="VP1_DSS_OLDI_STATUS" offset="0x164" width="32" description="This register captures the PID from the OLDI[N:0] modules connected to the DSS. Reads 0x0 if no OLDI is connected">
		<bitfield id="MODID" width="16" begin="31" end="16" resetval="0x26864" description="Module ID Field" range="31 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x9" description="RTL Revision" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major Revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="VP1_DSS_OLDI_LB" acronym="VP1_DSS_OLDI_LB" offset="0x168" width="32" description="This register captures the Loopback data from OLDI">
		<bitfield id="LBRDATA" width="10" begin="9" end="0" resetval="0x0" description="Returned Data from Loopback" range="9 - 0" rwaccess="R"/>
	</register>
</module>