//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	__raygen__custom_proj_xyz2xyz_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__custom_proj_xyz2xyz_camera(

)
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<114>;
	.reg .f32 	%f<984>;
	.reg .b32 	%r<556>;
	.reg .b64 	%rd<139>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r108, %r109}, [params+64];
	// inline asm
	call (%r105), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r105, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r110, %r111}, [%rd16];
	add.s32 	%r112, %r108, -1;
	setp.gt.s32	%p2, %r110, %r112;
	add.s32 	%r113, %r109, -1;
	setp.gt.s32	%p3, %r111, %r113;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB0_115;

	mad.lo.s32 	%r114, %r111, %r108, %r110;
	ld.const.v2.u32 	{%r115, %r116}, [params+8];
	shl.b32 	%r119, %r115, 4;
	add.s32 	%r120, %r119, -1556008596;
	add.s32 	%r121, %r115, -1640531527;
	shr.u32 	%r122, %r115, 5;
	add.s32 	%r123, %r122, -939442524;
	xor.b32  	%r124, %r120, %r121;
	xor.b32  	%r125, %r124, %r123;
	add.s32 	%r126, %r114, %r125;
	shl.b32 	%r127, %r126, 4;
	add.s32 	%r128, %r127, -1383041155;
	add.s32 	%r129, %r126, -1640531527;
	xor.b32  	%r130, %r128, %r129;
	shr.u32 	%r131, %r126, 5;
	add.s32 	%r132, %r131, 2123724318;
	xor.b32  	%r133, %r130, %r132;
	add.s32 	%r134, %r133, %r115;
	shl.b32 	%r135, %r134, 4;
	add.s32 	%r136, %r135, -1556008596;
	add.s32 	%r137, %r134, 1013904242;
	shr.u32 	%r138, %r134, 5;
	add.s32 	%r139, %r138, -939442524;
	xor.b32  	%r140, %r136, %r137;
	xor.b32  	%r141, %r140, %r139;
	add.s32 	%r142, %r141, %r126;
	shl.b32 	%r143, %r142, 4;
	add.s32 	%r144, %r143, -1383041155;
	add.s32 	%r145, %r142, 1013904242;
	xor.b32  	%r146, %r144, %r145;
	shr.u32 	%r147, %r142, 5;
	add.s32 	%r148, %r147, 2123724318;
	xor.b32  	%r149, %r146, %r148;
	add.s32 	%r150, %r149, %r134;
	shl.b32 	%r151, %r150, 4;
	add.s32 	%r152, %r151, -1556008596;
	add.s32 	%r153, %r150, -626627285;
	shr.u32 	%r154, %r150, 5;
	add.s32 	%r155, %r154, -939442524;
	xor.b32  	%r156, %r152, %r153;
	xor.b32  	%r157, %r156, %r155;
	add.s32 	%r158, %r157, %r142;
	shl.b32 	%r159, %r158, 4;
	add.s32 	%r160, %r159, -1383041155;
	add.s32 	%r161, %r158, -626627285;
	xor.b32  	%r162, %r160, %r161;
	shr.u32 	%r163, %r158, 5;
	add.s32 	%r164, %r163, 2123724318;
	xor.b32  	%r165, %r162, %r164;
	add.s32 	%r166, %r165, %r150;
	shl.b32 	%r167, %r166, 4;
	add.s32 	%r168, %r167, -1556008596;
	add.s32 	%r169, %r166, 2027808484;
	shr.u32 	%r170, %r166, 5;
	add.s32 	%r171, %r170, -939442524;
	xor.b32  	%r172, %r168, %r169;
	xor.b32  	%r173, %r172, %r171;
	add.s32 	%r174, %r173, %r158;
	shl.b32 	%r175, %r174, 4;
	add.s32 	%r176, %r175, -1383041155;
	add.s32 	%r177, %r174, 2027808484;
	xor.b32  	%r178, %r176, %r177;
	shr.u32 	%r179, %r174, 5;
	add.s32 	%r180, %r179, 2123724318;
	xor.b32  	%r181, %r178, %r180;
	add.s32 	%r182, %r181, %r166;
	shl.b32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, -1556008596;
	add.s32 	%r185, %r182, 387276957;
	shr.u32 	%r186, %r182, 5;
	add.s32 	%r187, %r186, -939442524;
	xor.b32  	%r188, %r184, %r185;
	xor.b32  	%r189, %r188, %r187;
	add.s32 	%r190, %r189, %r174;
	shl.b32 	%r191, %r190, 4;
	add.s32 	%r192, %r191, -1383041155;
	add.s32 	%r193, %r190, 387276957;
	xor.b32  	%r194, %r192, %r193;
	shr.u32 	%r195, %r190, 5;
	add.s32 	%r196, %r195, 2123724318;
	xor.b32  	%r197, %r194, %r196;
	add.s32 	%r198, %r197, %r182;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1556008596;
	add.s32 	%r201, %r198, -1253254570;
	shr.u32 	%r202, %r198, 5;
	add.s32 	%r203, %r202, -939442524;
	xor.b32  	%r204, %r200, %r201;
	xor.b32  	%r205, %r204, %r203;
	add.s32 	%r206, %r205, %r190;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1383041155;
	add.s32 	%r209, %r206, -1253254570;
	xor.b32  	%r210, %r208, %r209;
	shr.u32 	%r211, %r206, 5;
	add.s32 	%r212, %r211, 2123724318;
	xor.b32  	%r213, %r210, %r212;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1556008596;
	add.s32 	%r217, %r214, 1401181199;
	shr.u32 	%r218, %r214, 5;
	add.s32 	%r219, %r218, -939442524;
	xor.b32  	%r220, %r216, %r217;
	xor.b32  	%r221, %r220, %r219;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1383041155;
	add.s32 	%r225, %r222, 1401181199;
	xor.b32  	%r226, %r224, %r225;
	shr.u32 	%r227, %r222, 5;
	add.s32 	%r228, %r227, 2123724318;
	xor.b32  	%r229, %r226, %r228;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1556008596;
	add.s32 	%r233, %r230, -239350328;
	shr.u32 	%r234, %r230, 5;
	add.s32 	%r235, %r234, -939442524;
	xor.b32  	%r236, %r232, %r233;
	xor.b32  	%r237, %r236, %r235;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1383041155;
	add.s32 	%r241, %r238, -239350328;
	xor.b32  	%r242, %r240, %r241;
	shr.u32 	%r243, %r238, 5;
	add.s32 	%r244, %r243, 2123724318;
	xor.b32  	%r245, %r242, %r244;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1556008596;
	add.s32 	%r249, %r246, -1879881855;
	shr.u32 	%r250, %r246, 5;
	add.s32 	%r251, %r250, -939442524;
	xor.b32  	%r252, %r248, %r249;
	xor.b32  	%r253, %r252, %r251;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1383041155;
	add.s32 	%r257, %r254, -1879881855;
	xor.b32  	%r258, %r256, %r257;
	shr.u32 	%r259, %r254, 5;
	add.s32 	%r260, %r259, 2123724318;
	xor.b32  	%r261, %r258, %r260;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1556008596;
	add.s32 	%r265, %r262, 774553914;
	shr.u32 	%r266, %r262, 5;
	add.s32 	%r267, %r266, -939442524;
	xor.b32  	%r268, %r264, %r265;
	xor.b32  	%r269, %r268, %r267;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1383041155;
	add.s32 	%r273, %r270, 774553914;
	xor.b32  	%r274, %r272, %r273;
	shr.u32 	%r275, %r270, 5;
	add.s32 	%r276, %r275, 2123724318;
	xor.b32  	%r277, %r274, %r276;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1556008596;
	add.s32 	%r281, %r278, -865977613;
	shr.u32 	%r282, %r278, 5;
	add.s32 	%r283, %r282, -939442524;
	xor.b32  	%r284, %r280, %r281;
	xor.b32  	%r285, %r284, %r283;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1383041155;
	add.s32 	%r289, %r286, -865977613;
	xor.b32  	%r290, %r288, %r289;
	shr.u32 	%r291, %r286, 5;
	add.s32 	%r292, %r291, 2123724318;
	xor.b32  	%r293, %r290, %r292;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1556008596;
	add.s32 	%r297, %r294, 1788458156;
	shr.u32 	%r298, %r294, 5;
	add.s32 	%r299, %r298, -939442524;
	xor.b32  	%r300, %r296, %r297;
	xor.b32  	%r301, %r300, %r299;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1383041155;
	add.s32 	%r305, %r302, 1788458156;
	xor.b32  	%r306, %r304, %r305;
	shr.u32 	%r307, %r302, 5;
	add.s32 	%r308, %r307, 2123724318;
	xor.b32  	%r309, %r306, %r308;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1556008596;
	add.s32 	%r313, %r310, 147926629;
	shr.u32 	%r314, %r310, 5;
	add.s32 	%r315, %r314, -939442524;
	xor.b32  	%r316, %r312, %r313;
	xor.b32  	%r317, %r316, %r315;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1383041155;
	add.s32 	%r321, %r318, 147926629;
	xor.b32  	%r322, %r320, %r321;
	shr.u32 	%r323, %r318, 5;
	add.s32 	%r324, %r323, 2123724318;
	xor.b32  	%r325, %r322, %r324;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1556008596;
	add.s32 	%r329, %r326, -1492604898;
	shr.u32 	%r330, %r326, 5;
	add.s32 	%r331, %r330, -939442524;
	xor.b32  	%r332, %r328, %r329;
	xor.b32  	%r333, %r332, %r331;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1383041155;
	add.s32 	%r337, %r334, -1492604898;
	xor.b32  	%r338, %r336, %r337;
	shr.u32 	%r339, %r334, 5;
	add.s32 	%r340, %r339, 2123724318;
	xor.b32  	%r341, %r338, %r340;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1556008596;
	add.s32 	%r345, %r342, 1161830871;
	shr.u32 	%r346, %r342, 5;
	add.s32 	%r347, %r346, -939442524;
	xor.b32  	%r348, %r344, %r345;
	xor.b32  	%r349, %r348, %r347;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1383041155;
	add.s32 	%r353, %r350, 1161830871;
	xor.b32  	%r354, %r352, %r353;
	shr.u32 	%r355, %r350, 5;
	add.s32 	%r356, %r355, 2123724318;
	xor.b32  	%r357, %r354, %r356;
	add.s32 	%r358, %r357, %r342;
	shl.b32 	%r359, %r358, 4;
	add.s32 	%r360, %r359, -1556008596;
	add.s32 	%r361, %r358, -478700656;
	shr.u32 	%r362, %r358, 5;
	add.s32 	%r363, %r362, -939442524;
	xor.b32  	%r364, %r360, %r361;
	xor.b32  	%r365, %r364, %r363;
	add.s32 	%r9, %r365, %r350;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r9;
	setp.eq.s32	%p5, %r116, 0;
	mov.f32 	%f873, 0f3F000000;
	mov.f32 	%f874, %f873;
	@%p5 bra 	BB0_3;

	mad.lo.s32 	%r366, %r9, 1664525, 1013904223;
	and.b32  	%r367, %r366, 16777215;
	cvt.rn.f32.u32	%f273, %r367;
	mov.f32 	%f274, 0f4B800000;
	div.approx.ftz.f32 	%f873, %f273, %f274;
	mad.lo.s32 	%r368, %r366, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r368;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f275, %r369;
	div.approx.ftz.f32 	%f874, %f275, %f274;

BB0_3:
	cvt.rn.f32.s32	%f276, %r110;
	add.ftz.f32 	%f277, %f276, %f873;
	cvt.rn.f32.s32	%f278, %r111;
	add.ftz.f32 	%f279, %f278, %f874;
	cvt.rn.f32.s32	%f280, %r108;
	div.approx.ftz.f32 	%f281, %f277, %f280;
	cvt.rn.f32.s32	%f282, %r109;
	div.approx.ftz.f32 	%f283, %f279, %f282;
	ld.const.u64 	%rd19, [params+208];
	mov.f32 	%f284, 0f3F800000;
	sub.ftz.f32 	%f285, %f284, %f283;
	tex.2d.v4.f32.f32	{%f5, %f6, %f7, %f286}, [%rd19, {%f281, %f285}];
	ld.const.u64 	%rd20, [params+216];
	tex.2d.v4.f32.f32	{%f287, %f288, %f289, %f11}, [%rd20, {%f281, %f285}];
	sub.ftz.f32 	%f8, %f287, %f5;
	sub.ftz.f32 	%f9, %f288, %f6;
	sub.ftz.f32 	%f10, %f289, %f7;
	setp.eq.ftz.f32	%p6, %f11, 0f00000000;
	mul.ftz.f32 	%f290, %f9, %f9;
	fma.rn.ftz.f32 	%f291, %f8, %f8, %f290;
	fma.rn.ftz.f32 	%f292, %f10, %f10, %f291;
	sqrt.approx.ftz.f32 	%f12, %f292;
	mov.f32 	%f942, %f12;
	@%p6 bra 	BB0_5;

	setp.lt.ftz.f32	%p7, %f11, 0f00000000;
	selp.f32	%f942, 0f5A0E1BCA, %f11, %p7;

BB0_5:
	rcp.approx.ftz.f32 	%f299, %f12;
	mul.ftz.f32 	%f15, %f8, %f299;
	mul.ftz.f32 	%f16, %f9, %f299;
	mul.ftz.f32 	%f17, %f10, %f299;
	st.local.v2.f32 	[%rd2+68], {%f5, %f6};
	st.local.f32 	[%rd2+76], %f7;
	st.local.v2.f32 	[%rd2+20], {%f284, %f284};
	mov.u32 	%r373, 1065353216;
	st.local.u32 	[%rd2+28], %r373;
	mov.f32 	%f301, 0fBF800000;
	st.local.v4.f32 	[%rd2+100], {%f15, %f16, %f17, %f301};
	mov.u32 	%r30, 16777216;
	mov.u32 	%r528, 0;
	st.local.v4.u32 	[%rd18], {%r528, %r528, %r528, %r30};
	st.local.v2.f32 	[%rd2+-12], {%f284, %f284};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f897, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f284, %f284, %f284, %f897};
	st.local.u32 	[%rd2+48], %r528;
	st.local.v4.f32 	[%rd2+116], {%f897, %f897, %f897, %f284};
	st.local.v4.u32 	[%rd2+4], {%r528, %r528, %r373, %r528};
	st.local.u32 	[%rd2+96], %r373;
	ld.const.u32 	%r527, [params+252];
	setp.eq.s32	%p8, %r527, 0;
	mov.u32 	%r529, -1;
	mov.u32 	%r530, %r529;
	mov.f32 	%f898, %f897;
	mov.f32 	%f899, %f897;
	mov.f32 	%f900, %f897;
	mov.f32 	%f901, %f897;
	mov.f32 	%f902, %f897;
	@%p8 bra 	BB0_34;

	ld.const.u64 	%rd3, [params+280];
	ld.const.f32 	%f18, [params+76];
	ld.const.v2.u32 	{%r379, %r527}, [params+248];
	ld.const.v2.f32 	{%f311, %f312}, [params+232];
	mov.u32 	%r14, -1;
	mov.f32 	%f902, 0f00000000;
	ld.const.f32 	%f21, [params+240];
	mov.f32 	%f886, %f942;
	mov.f32 	%f893, %f284;
	mov.f32 	%f892, %f284;
	mov.f32 	%f891, %f284;
	mov.f32 	%f901, %f902;
	mov.f32 	%f900, %f902;
	mov.f32 	%f899, %f902;
	mov.f32 	%f898, %f902;
	mov.f32 	%f897, %f902;
	mov.u32 	%r530, %r14;
	mov.u32 	%r529, %r14;

BB0_7:
	ld.local.v4.f32 	{%f313, %f314, %f315, %f316}, [%rd2+100];
	neg.ftz.f32 	%f320, %f315;
	neg.ftz.f32 	%f321, %f314;
	neg.ftz.f32 	%f322, %f313;
	st.local.v2.f32 	[%rd2+84], {%f322, %f321};
	st.local.f32 	[%rd2+92], %f320;
	st.local.v2.f32 	[%rd2+132], {%f284, %f284};
	st.local.f32 	[%rd2+80], %f886;
	and.b32  	%r17, %r30, 822083586;
	st.local.u32 	[%rd2+-16], %r17;
	setp.lt.s32	%p9, %r14, 0;
	@%p9 bra 	BB0_12;

	or.b32  	%r381, %r17, 4096;
	st.local.u32 	[%rd2+-16], %r381;
	add.u64 	%rd24, %SPL, 0;
	mul.wide.s32 	%rd25, %r14, 16;
	add.s64 	%rd4, %rd24, %rd25;
	ld.local.v4.f32 	{%f324, %f325, %f326, %f327}, [%rd4];
	add.u64 	%rd27, %SPL, 64;
	add.s64 	%rd28, %rd27, %rd25;
	ld.local.v4.f32 	{%f332, %f333, %f334, %f335}, [%rd28];
	st.local.v4.f32 	[%rd2+52], {%f332, %f333, %f334, %f335};
	add.u64 	%rd30, %SPL, 128;
	mul.wide.s32 	%rd31, %r14, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.local.f32 	%f32, [%rd32];
	st.local.v4.f32 	[%rd2+36], {%f324, %f325, %f326, %f32};
	st.local.f32 	[%rd2+132], %f327;
	add.s32 	%r382, %r14, -1;
	setp.lt.s32	%p10, %r382, 0;
	@%p10 bra 	BB0_10;

	ld.local.f32 	%f340, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f340;

BB0_10:
	setp.leu.ftz.f32	%p11, %f32, 0f00000000;
	@%p11 bra 	BB0_12;

	ld.local.u32 	%r383, [%rd2];
	mad.lo.s32 	%r384, %r383, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r384;
	and.b32  	%r385, %r384, 16777215;
	cvt.rn.f32.u32	%f341, %r385;
	mov.f32 	%f342, 0f4B800000;
	div.approx.ftz.f32 	%f343, %f341, %f342;
	lg2.approx.ftz.f32 	%f344, %f343;
	mul.ftz.f32 	%f345, %f344, 0fBF317218;
	mul.ftz.f32 	%f886, %f345, %f32;

BB0_12:
	ld.local.v4.f32 	{%f355, %f356, %f357, %f358}, [%rd2+68];
	mov.u32 	%r394, 0;
	mov.u32 	%r390, 1;
	mov.u32 	%r393, 2;
	ld.local.v4.f32 	{%f359, %f360, %f361, %f362}, [%rd2+100];
	shr.u64 	%rd35, %rd17, 32;
	cvt.u32.u64	%r395, %rd35;
	cvt.u32.u64	%r396, %rd17;
	mov.u32 	%r398, -1;
	mov.f32 	%f354, 0f00000000;
	// inline asm
	call (%r386, %r387, %r388, %r389), _optix_trace_4, (%rd3, %f355, %f356, %f357, %f359, %f360, %f361, %f18, %f886, %f354, %r390, %r394, %r394, %r393, %r394, %r395, %r396, %r398, %r398);
	// inline asm
	ld.local.u32 	%r399, [%rd2+16];
	add.s32 	%r528, %r399, 1;
	st.local.u32 	[%rd2+16], %r528;
	setp.ne.s32	%p12, %r399, 0;
	@%p12 bra 	BB0_14;

	ld.local.v4.f32 	{%f363, %f364, %f365, %f366}, [%rd2+68];
	add.ftz.f32 	%f897, %f897, %f363;
	add.ftz.f32 	%f898, %f898, %f364;
	add.ftz.f32 	%f899, %f899, %f365;
	mov.u32 	%r529, %r388;
	mov.u32 	%r530, %r389;

BB0_14:
	ld.local.u32 	%r27, [%rd2+-16];
	and.b32  	%r30, %r27, -805306369;
	st.local.u32 	[%rd2+-16], %r30;
	and.b32  	%r400, %r27, 4096;
	setp.eq.s32	%p13, %r400, 0;
	@%p13 bra 	BB0_22;

	and.b32  	%r401, %r27, 512;
	setp.eq.s32	%p14, %r401, 0;
	@%p14 bra 	BB0_18;
	bra.uni 	BB0_16;

BB0_18:
	ld.local.f32 	%f886, [%rd2+80];
	bra.uni 	BB0_19;

BB0_16:
	st.local.f32 	[%rd2+80], %f886;
	ld.local.v4.f32 	{%f370, %f371, %f372, %f373}, [%rd2+100];
	ld.local.v4.f32 	{%f377, %f378, %f379, %f380}, [%rd2+68];
	fma.rn.ftz.f32 	%f384, %f886, %f371, %f378;
	fma.rn.ftz.f32 	%f385, %f886, %f370, %f377;
	st.local.v2.f32 	[%rd2+68], {%f385, %f384};
	fma.rn.ftz.f32 	%f386, %f886, %f372, %f379;
	st.local.f32 	[%rd2+76], %f386;
	setp.lt.u32	%p15, %r528, %r527;
	@%p15 bra 	BB0_19;

	ld.local.v4.f32 	{%f387, %f388, %f389, %f390}, [%rd18];
	add.ftz.f32 	%f394, %f312, %f388;
	add.ftz.f32 	%f395, %f311, %f387;
	st.local.v2.f32 	[%rd18], {%f395, %f394};
	add.ftz.f32 	%f396, %f21, %f389;
	st.local.f32 	[%rd2+-20], %f396;

BB0_19:
	ld.local.v4.f32 	{%f397, %f398, %f399, %f400}, [%rd2+36];
	add.ftz.f32 	%f404, %f397, 0f38D1B717;
	add.ftz.f32 	%f405, %f398, 0f38D1B717;
	add.ftz.f32 	%f406, %f399, 0f38D1B717;
	neg.ftz.f32 	%f407, %f886;
	div.approx.ftz.f32 	%f408, %f407, %f404;
	div.approx.ftz.f32 	%f409, %f407, %f405;
	div.approx.ftz.f32 	%f410, %f407, %f406;
	mul.ftz.f32 	%f411, %f408, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f43, %f411;
	mul.ftz.f32 	%f412, %f409, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f44, %f412;
	mul.ftz.f32 	%f413, %f410, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f45, %f413;
	mul.ftz.f32 	%f891, %f891, %f43;
	mul.ftz.f32 	%f892, %f892, %f44;
	mul.ftz.f32 	%f893, %f893, %f45;
	and.b32  	%r402, %r27, 16777216;
	setp.eq.s32	%p16, %r402, 0;
	@%p16 bra 	BB0_22;

	ld.local.v4.f32 	{%f414, %f415, %f416, %f417}, [%rd2+-12];
	mul.ftz.f32 	%f421, %f44, %f415;
	mul.ftz.f32 	%f422, %f43, %f414;
	st.local.v2.f32 	[%rd2+-12], {%f422, %f421};
	mul.ftz.f32 	%f423, %f45, %f416;
	st.local.f32 	[%rd2+-4], %f423;
	@%p14 bra 	BB0_22;

	and.b32  	%r30, %r27, -822083585;
	st.local.u32 	[%rd2+-16], %r30;

BB0_22:
	ld.local.v4.f32 	{%f424, %f425, %f426, %f427}, [%rd18];
	fma.rn.ftz.f32 	%f900, %f891, %f424, %f900;
	fma.rn.ftz.f32 	%f901, %f892, %f425, %f901;
	fma.rn.ftz.f32 	%f902, %f893, %f426, %f902;
	setp.lt.s32	%p18, %r30, 0;
	@%p18 bra 	BB0_34;

	ld.local.f32 	%f431, [%rd2+32];
	setp.le.ftz.f32	%p19, %f431, 0f00000000;
	@%p19 bra 	BB0_34;

	ld.local.v2.f32 	{%f432, %f433}, [%rd2+20];
	setp.neu.ftz.f32	%p20, %f432, 0f00000000;
	setp.neu.ftz.f32	%p21, %f433, 0f00000000;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	BB0_26;

	ld.local.f32 	%f434, [%rd2+28];
	setp.eq.ftz.f32	%p23, %f434, 0f00000000;
	@%p23 bra 	BB0_34;

BB0_26:
	mul.ftz.f32 	%f891, %f891, %f432;
	mul.ftz.f32 	%f892, %f892, %f433;
	ld.local.f32 	%f435, [%rd2+28];
	mul.ftz.f32 	%f893, %f893, %f435;
	setp.ge.u32	%p24, %r379, %r528;
	@%p24 bra 	BB0_29;

	max.ftz.f32 	%f436, %f891, %f892;
	max.ftz.f32 	%f60, %f436, %f893;
	ld.local.u32 	%r404, [%rd2];
	mad.lo.s32 	%r405, %r404, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r405;
	and.b32  	%r406, %r405, 16777215;
	cvt.rn.f32.u32	%f437, %r406;
	mov.f32 	%f438, 0f4B800000;
	div.approx.ftz.f32 	%f439, %f437, %f438;
	setp.lt.ftz.f32	%p25, %f60, %f439;
	@%p25 bra 	BB0_34;

	rcp.approx.ftz.f32 	%f440, %f60;
	mul.ftz.f32 	%f891, %f891, %f440;
	mul.ftz.f32 	%f892, %f892, %f440;
	mul.ftz.f32 	%f893, %f893, %f440;

BB0_29:
	and.b32  	%r407, %r30, 288;
	setp.ne.s32	%p26, %r407, 256;
	@%p26 bra 	BB0_33;

	and.b32  	%r408, %r30, 16;
	setp.eq.s32	%p27, %r408, 0;
	@%p27 bra 	BB0_32;
	bra.uni 	BB0_31;

BB0_32:
	add.s32 	%r419, %r14, -1;
	max.s32 	%r14, %r419, %r398;
	bra.uni 	BB0_33;

BB0_31:
	add.s32 	%r409, %r14, 1;
	mov.u32 	%r410, 3;
	min.s32 	%r14, %r409, %r410;
	add.u64 	%rd41, %SPL, 0;
	mul.wide.s32 	%rd42, %r14, 16;
	add.s64 	%rd43, %rd41, %rd42;
	ld.local.v4.u32 	{%r411, %r412, %r413, %r414}, [%rd2+116];
	st.local.v4.u32 	[%rd43], {%r411, %r412, %r413, %r414};
	ld.local.v4.f32 	{%f441, %f442, %f443, %f444}, [%rd2+52];
	add.u64 	%rd45, %SPL, 64;
	add.s64 	%rd46, %rd45, %rd42;
	st.local.v4.f32 	[%rd46], {%f441, %f442, %f443, %f444};
	ld.local.f32 	%f449, [%rd2+48];
	add.u64 	%rd48, %SPL, 128;
	mul.wide.s32 	%rd49, %r14, 4;
	add.s64 	%rd50, %rd48, %rd49;
	st.local.f32 	[%rd50], %f449;

BB0_33:
	setp.lt.u32	%p28, %r528, %r527;
	mov.f32 	%f886, 0f5A0E1BCA;
	@%p28 bra 	BB0_7;

BB0_34:
	ld.local.v4.f32 	{%f963, %f964, %f965, %f454}, [%rd2+-12];
	ld.local.v4.f32 	{%f960, %f961, %f962, %f458}, [%rd2+4];
	setp.lt.s32	%p29, %r528, 2;
	@%p29 bra 	BB0_103;

	ld.local.f32 	%f930, [%rd2+96];
	setp.geu.ftz.f32	%p30, %f930, 0f3F800000;
	@%p30 bra 	BB0_103;

	st.local.v2.f32 	[%rd2+68], {%f5, %f6};
	st.local.f32 	[%rd2+76], %f7;
	mov.f32 	%f462, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f462, %f462};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f15, %f16, %f17, %f301};
	mov.u32 	%r62, 16777216;
	mov.u32 	%r423, 0;
	st.local.v4.u32 	[%rd18], {%r423, %r423, %r423, %r62};
	st.local.v2.f32 	[%rd2+-12], {%f462, %f462};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f927, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f462, %f462, %f462, %f927};
	st.local.u32 	[%rd2+48], %r423;
	st.local.v4.f32 	[%rd2+116], {%f927, %f927, %f927, %f462};
	st.local.v4.u32 	[%rd2+4], {%r423, %r423, %r373, %r423};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p31, %r527, 0;
	@%p31 bra 	BB0_37;

	ld.const.u64 	%rd5, [params+280];
	ld.const.f32 	%f88, [params+76];
	ld.const.v2.u32 	{%r426, %r527}, [params+248];
	ld.const.v2.f32 	{%f470, %f471}, [params+232];
	mov.f32 	%f929, 0f00000000;
	mov.u32 	%r46, -1;
	mov.u32 	%r62, 16777216;
	ld.const.f32 	%f91, [params+240];
	mov.f32 	%f913, %f942;
	mov.f32 	%f928, %f929;
	mov.f32 	%f927, %f929;
	mov.f32 	%f920, %f462;
	mov.f32 	%f919, %f462;
	mov.f32 	%f918, %f462;

BB0_39:
	ld.local.v4.f32 	{%f472, %f473, %f474, %f475}, [%rd2+100];
	neg.ftz.f32 	%f479, %f474;
	neg.ftz.f32 	%f480, %f473;
	neg.ftz.f32 	%f481, %f472;
	st.local.v2.f32 	[%rd2+84], {%f481, %f480};
	st.local.f32 	[%rd2+92], %f479;
	st.local.v2.f32 	[%rd2+132], {%f462, %f462};
	st.local.f32 	[%rd2+80], %f913;
	and.b32  	%r49, %r62, 822083586;
	st.local.u32 	[%rd2+-16], %r49;
	setp.lt.s32	%p32, %r46, 0;
	@%p32 bra 	BB0_44;

	or.b32  	%r428, %r49, 4096;
	st.local.u32 	[%rd2+-16], %r428;
	add.u64 	%rd54, %SPL, 0;
	mul.wide.s32 	%rd55, %r46, 16;
	add.s64 	%rd6, %rd54, %rd55;
	ld.local.v4.f32 	{%f483, %f484, %f485, %f486}, [%rd6];
	add.u64 	%rd57, %SPL, 64;
	add.s64 	%rd58, %rd57, %rd55;
	ld.local.v4.f32 	{%f491, %f492, %f493, %f494}, [%rd58];
	st.local.v4.f32 	[%rd2+52], {%f491, %f492, %f493, %f494};
	add.u64 	%rd60, %SPL, 128;
	mul.wide.s32 	%rd61, %r46, 4;
	add.s64 	%rd62, %rd60, %rd61;
	ld.local.f32 	%f102, [%rd62];
	st.local.v4.f32 	[%rd2+36], {%f483, %f484, %f485, %f102};
	st.local.f32 	[%rd2+132], %f486;
	add.s32 	%r429, %r46, -1;
	setp.lt.s32	%p33, %r429, 0;
	@%p33 bra 	BB0_42;

	ld.local.f32 	%f499, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f499;

BB0_42:
	setp.leu.ftz.f32	%p34, %f102, 0f00000000;
	@%p34 bra 	BB0_44;

	ld.local.u32 	%r430, [%rd2];
	mad.lo.s32 	%r431, %r430, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r431;
	and.b32  	%r432, %r431, 16777215;
	cvt.rn.f32.u32	%f500, %r432;
	mov.f32 	%f501, 0f4B800000;
	div.approx.ftz.f32 	%f502, %f500, %f501;
	lg2.approx.ftz.f32 	%f503, %f502;
	mul.ftz.f32 	%f504, %f503, 0fBF317218;
	mul.ftz.f32 	%f913, %f504, %f102;

BB0_44:
	ld.local.v4.f32 	{%f514, %f515, %f516, %f517}, [%rd2+68];
	mov.u32 	%r437, 1;
	mov.u32 	%r440, 2;
	ld.local.v4.f32 	{%f518, %f519, %f520, %f521}, [%rd2+100];
	shr.u64 	%rd65, %rd17, 32;
	cvt.u32.u64	%r442, %rd65;
	cvt.u32.u64	%r443, %rd17;
	mov.u32 	%r445, -1;
	mov.f32 	%f513, 0f00000000;
	// inline asm
	call (%r433, %r434, %r435, %r436), _optix_trace_4, (%rd5, %f514, %f515, %f516, %f518, %f519, %f520, %f88, %f913, %f513, %r437, %r423, %r423, %r440, %r423, %r442, %r443, %r445, %r445);
	// inline asm
	ld.local.u32 	%r446, [%rd2+16];
	add.s32 	%r54, %r446, 1;
	st.local.u32 	[%rd2+16], %r54;
	setp.ne.s32	%p35, %r446, 0;
	@%p35 bra 	BB0_46;

	ld.local.v4.f32 	{%f522, %f523, %f524, %f525}, [%rd2+68];
	add.ftz.f32 	%f897, %f897, %f522;
	add.ftz.f32 	%f898, %f898, %f523;
	add.ftz.f32 	%f899, %f899, %f524;
	mov.u32 	%r529, %r435;
	mov.u32 	%r530, %r436;

BB0_46:
	ld.local.u32 	%r59, [%rd2+-16];
	and.b32  	%r62, %r59, -805306369;
	st.local.u32 	[%rd2+-16], %r62;
	and.b32  	%r447, %r59, 4096;
	setp.eq.s32	%p36, %r447, 0;
	@%p36 bra 	BB0_54;

	and.b32  	%r448, %r59, 512;
	setp.eq.s32	%p37, %r448, 0;
	@%p37 bra 	BB0_50;
	bra.uni 	BB0_48;

BB0_50:
	ld.local.f32 	%f913, [%rd2+80];
	bra.uni 	BB0_51;

BB0_48:
	st.local.f32 	[%rd2+80], %f913;
	ld.local.v4.f32 	{%f529, %f530, %f531, %f532}, [%rd2+100];
	ld.local.v4.f32 	{%f536, %f537, %f538, %f539}, [%rd2+68];
	fma.rn.ftz.f32 	%f543, %f913, %f530, %f537;
	fma.rn.ftz.f32 	%f544, %f913, %f529, %f536;
	st.local.v2.f32 	[%rd2+68], {%f544, %f543};
	fma.rn.ftz.f32 	%f545, %f913, %f531, %f538;
	st.local.f32 	[%rd2+76], %f545;
	setp.lt.u32	%p38, %r54, %r527;
	@%p38 bra 	BB0_51;

	ld.local.v4.f32 	{%f546, %f547, %f548, %f549}, [%rd18];
	add.ftz.f32 	%f553, %f471, %f547;
	add.ftz.f32 	%f554, %f470, %f546;
	st.local.v2.f32 	[%rd18], {%f554, %f553};
	add.ftz.f32 	%f555, %f91, %f548;
	st.local.f32 	[%rd2+-20], %f555;

BB0_51:
	ld.local.v4.f32 	{%f556, %f557, %f558, %f559}, [%rd2+36];
	add.ftz.f32 	%f563, %f556, 0f38D1B717;
	add.ftz.f32 	%f564, %f557, 0f38D1B717;
	add.ftz.f32 	%f565, %f558, 0f38D1B717;
	neg.ftz.f32 	%f566, %f913;
	div.approx.ftz.f32 	%f567, %f566, %f563;
	div.approx.ftz.f32 	%f568, %f566, %f564;
	div.approx.ftz.f32 	%f569, %f566, %f565;
	mul.ftz.f32 	%f570, %f567, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f113, %f570;
	mul.ftz.f32 	%f571, %f568, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f114, %f571;
	mul.ftz.f32 	%f572, %f569, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f115, %f572;
	mul.ftz.f32 	%f918, %f918, %f113;
	mul.ftz.f32 	%f919, %f919, %f114;
	mul.ftz.f32 	%f920, %f920, %f115;
	and.b32  	%r449, %r59, 16777216;
	setp.eq.s32	%p39, %r449, 0;
	@%p39 bra 	BB0_54;

	ld.local.v4.f32 	{%f573, %f574, %f575, %f576}, [%rd2+-12];
	mul.ftz.f32 	%f580, %f114, %f574;
	mul.ftz.f32 	%f581, %f113, %f573;
	st.local.v2.f32 	[%rd2+-12], {%f581, %f580};
	mul.ftz.f32 	%f582, %f115, %f575;
	st.local.f32 	[%rd2+-4], %f582;
	@%p37 bra 	BB0_54;

	and.b32  	%r62, %r59, -822083585;
	st.local.u32 	[%rd2+-16], %r62;

BB0_54:
	ld.local.v4.f32 	{%f583, %f584, %f585, %f586}, [%rd18];
	fma.rn.ftz.f32 	%f929, %f918, %f583, %f929;
	fma.rn.ftz.f32 	%f928, %f919, %f584, %f928;
	fma.rn.ftz.f32 	%f927, %f920, %f585, %f927;
	setp.lt.s32	%p41, %r62, 0;
	@%p41 bra 	BB0_66;

	ld.local.f32 	%f590, [%rd2+32];
	setp.le.ftz.f32	%p42, %f590, 0f00000000;
	@%p42 bra 	BB0_66;

	ld.local.v2.f32 	{%f591, %f592}, [%rd2+20];
	setp.neu.ftz.f32	%p43, %f591, 0f00000000;
	setp.neu.ftz.f32	%p44, %f592, 0f00000000;
	or.pred  	%p45, %p43, %p44;
	@%p45 bra 	BB0_58;

	ld.local.f32 	%f593, [%rd2+28];
	setp.eq.ftz.f32	%p46, %f593, 0f00000000;
	@%p46 bra 	BB0_66;

BB0_58:
	mul.ftz.f32 	%f918, %f918, %f591;
	mul.ftz.f32 	%f919, %f919, %f592;
	ld.local.f32 	%f594, [%rd2+28];
	mul.ftz.f32 	%f920, %f920, %f594;
	setp.ge.u32	%p47, %r426, %r54;
	@%p47 bra 	BB0_61;

	max.ftz.f32 	%f595, %f918, %f919;
	max.ftz.f32 	%f130, %f595, %f920;
	ld.local.u32 	%r451, [%rd2];
	mad.lo.s32 	%r452, %r451, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r452;
	and.b32  	%r453, %r452, 16777215;
	cvt.rn.f32.u32	%f596, %r453;
	mov.f32 	%f597, 0f4B800000;
	div.approx.ftz.f32 	%f598, %f596, %f597;
	setp.lt.ftz.f32	%p48, %f130, %f598;
	@%p48 bra 	BB0_66;

	rcp.approx.ftz.f32 	%f599, %f130;
	mul.ftz.f32 	%f918, %f918, %f599;
	mul.ftz.f32 	%f919, %f919, %f599;
	mul.ftz.f32 	%f920, %f920, %f599;

BB0_61:
	and.b32  	%r454, %r62, 288;
	setp.ne.s32	%p49, %r454, 256;
	@%p49 bra 	BB0_65;

	and.b32  	%r455, %r62, 16;
	setp.eq.s32	%p50, %r455, 0;
	@%p50 bra 	BB0_64;
	bra.uni 	BB0_63;

BB0_64:
	add.s32 	%r466, %r46, -1;
	max.s32 	%r46, %r466, %r445;
	bra.uni 	BB0_65;

BB0_63:
	add.s32 	%r456, %r46, 1;
	mov.u32 	%r457, 3;
	min.s32 	%r46, %r456, %r457;
	add.u64 	%rd71, %SPL, 0;
	mul.wide.s32 	%rd72, %r46, 16;
	add.s64 	%rd73, %rd71, %rd72;
	ld.local.v4.u32 	{%r458, %r459, %r460, %r461}, [%rd2+116];
	st.local.v4.u32 	[%rd73], {%r458, %r459, %r460, %r461};
	ld.local.v4.f32 	{%f600, %f601, %f602, %f603}, [%rd2+52];
	add.u64 	%rd75, %SPL, 64;
	add.s64 	%rd76, %rd75, %rd72;
	st.local.v4.f32 	[%rd76], {%f600, %f601, %f602, %f603};
	ld.local.f32 	%f608, [%rd2+48];
	add.u64 	%rd78, %SPL, 128;
	mul.wide.s32 	%rd79, %r46, 4;
	add.s64 	%rd80, %rd78, %rd79;
	st.local.f32 	[%rd80], %f608;

BB0_65:
	setp.lt.u32	%p51, %r54, %r527;
	mov.f32 	%f913, 0f5A0E1BCA;
	@%p51 bra 	BB0_39;
	bra.uni 	BB0_66;

BB0_37:
	mov.f32 	%f928, %f927;
	mov.f32 	%f929, %f927;

BB0_66:
	ld.local.v4.f32 	{%f610, %f611, %f612, %f613}, [%rd2+-12];
	ld.local.v4.f32 	{%f614, %f615, %f616, %f617}, [%rd2+4];
	ld.local.f32 	%f931, [%rd2+96];
	setp.gt.ftz.f32	%p52, %f930, %f931;
	@%p52 bra 	BB0_69;
	bra.uni 	BB0_67;

BB0_69:
	mov.u32 	%r62, 268435456;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f930, %f930, 0f3F000000;
	bra.uni 	BB0_70;

BB0_67:
	setp.geu.ftz.f32	%p53, %f930, %f931;
	@%p53 bra 	BB0_70;

	mov.u32 	%r62, 536870912;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f931, %f931, 0f3F000000;

BB0_70:
	st.local.v2.f32 	[%rd2+68], {%f5, %f6};
	st.local.f32 	[%rd2+76], %f7;
	mov.f32 	%f621, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f621, %f621};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f15, %f16, %f17, %f301};
	and.b32  	%r471, %r62, 805306368;
	or.b32  	%r96, %r471, 16777216;
	st.local.v4.u32 	[%rd18], {%r423, %r423, %r423, %r96};
	st.local.v2.f32 	[%rd2+-12], {%f621, %f621};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f956, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f621, %f621, %f621, %f956};
	st.local.u32 	[%rd2+48], %r423;
	st.local.v4.f32 	[%rd2+116], {%f956, %f956, %f956, %f621};
	st.local.v4.u32 	[%rd2+4], {%r423, %r423, %r373, %r423};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p54, %r527, 0;
	@%p54 bra 	BB0_71;

	ld.const.u64 	%rd7, [params+280];
	ld.const.f32 	%f156, [params+76];
	ld.const.v2.u32 	{%r474, %r475}, [params+248];
	ld.const.v2.f32 	{%f629, %f630}, [params+232];
	mov.f32 	%f958, 0f00000000;
	mov.u32 	%r80, -1;
	ld.const.f32 	%f159, [params+240];
	mov.f32 	%f957, %f958;
	mov.f32 	%f956, %f958;
	mov.f32 	%f949, %f621;
	mov.f32 	%f948, %f621;
	mov.f32 	%f947, %f621;

BB0_73:
	ld.local.v4.f32 	{%f631, %f632, %f633, %f634}, [%rd2+100];
	neg.ftz.f32 	%f638, %f633;
	neg.ftz.f32 	%f639, %f632;
	neg.ftz.f32 	%f640, %f631;
	st.local.v2.f32 	[%rd2+84], {%f640, %f639};
	st.local.f32 	[%rd2+92], %f638;
	st.local.v2.f32 	[%rd2+132], {%f621, %f621};
	st.local.f32 	[%rd2+80], %f942;
	and.b32  	%r83, %r96, 822083586;
	st.local.u32 	[%rd2+-16], %r83;
	setp.lt.s32	%p55, %r80, 0;
	@%p55 bra 	BB0_78;

	or.b32  	%r476, %r83, 4096;
	st.local.u32 	[%rd2+-16], %r476;
	add.u64 	%rd84, %SPL, 0;
	mul.wide.s32 	%rd85, %r80, 16;
	add.s64 	%rd8, %rd84, %rd85;
	ld.local.v4.f32 	{%f642, %f643, %f644, %f645}, [%rd8];
	add.u64 	%rd87, %SPL, 64;
	add.s64 	%rd88, %rd87, %rd85;
	ld.local.v4.f32 	{%f650, %f651, %f652, %f653}, [%rd88];
	st.local.v4.f32 	[%rd2+52], {%f650, %f651, %f652, %f653};
	add.u64 	%rd90, %SPL, 128;
	mul.wide.s32 	%rd91, %r80, 4;
	add.s64 	%rd92, %rd90, %rd91;
	ld.local.f32 	%f170, [%rd92];
	st.local.v4.f32 	[%rd2+36], {%f642, %f643, %f644, %f170};
	st.local.f32 	[%rd2+132], %f645;
	add.s32 	%r477, %r80, -1;
	setp.lt.s32	%p56, %r477, 0;
	@%p56 bra 	BB0_76;

	ld.local.f32 	%f658, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f658;

BB0_76:
	setp.leu.ftz.f32	%p57, %f170, 0f00000000;
	@%p57 bra 	BB0_78;

	ld.local.u32 	%r478, [%rd2];
	mad.lo.s32 	%r479, %r478, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r479;
	and.b32  	%r480, %r479, 16777215;
	cvt.rn.f32.u32	%f659, %r480;
	mov.f32 	%f660, 0f4B800000;
	div.approx.ftz.f32 	%f661, %f659, %f660;
	lg2.approx.ftz.f32 	%f662, %f661;
	mul.ftz.f32 	%f663, %f662, 0fBF317218;
	mul.ftz.f32 	%f942, %f663, %f170;

BB0_78:
	ld.local.v4.f32 	{%f673, %f674, %f675, %f676}, [%rd2+68];
	mov.u32 	%r485, 1;
	mov.u32 	%r488, 2;
	ld.local.v4.f32 	{%f677, %f678, %f679, %f680}, [%rd2+100];
	shr.u64 	%rd95, %rd17, 32;
	cvt.u32.u64	%r490, %rd95;
	cvt.u32.u64	%r491, %rd17;
	mov.u32 	%r493, -1;
	mov.f32 	%f672, 0f00000000;
	// inline asm
	call (%r481, %r482, %r483, %r484), _optix_trace_4, (%rd7, %f673, %f674, %f675, %f677, %f678, %f679, %f156, %f942, %f672, %r485, %r423, %r423, %r488, %r423, %r490, %r491, %r493, %r493);
	// inline asm
	ld.local.u32 	%r494, [%rd2+16];
	add.s32 	%r88, %r494, 1;
	st.local.u32 	[%rd2+16], %r88;
	setp.ne.s32	%p58, %r494, 0;
	@%p58 bra 	BB0_80;

	ld.local.v4.f32 	{%f681, %f682, %f683, %f684}, [%rd2+68];
	add.ftz.f32 	%f897, %f897, %f681;
	add.ftz.f32 	%f898, %f898, %f682;
	add.ftz.f32 	%f899, %f899, %f683;
	mov.u32 	%r529, %r483;
	mov.u32 	%r530, %r484;

BB0_80:
	ld.local.u32 	%r93, [%rd2+-16];
	and.b32  	%r96, %r93, -805306369;
	st.local.u32 	[%rd2+-16], %r96;
	and.b32  	%r495, %r93, 4096;
	setp.eq.s32	%p59, %r495, 0;
	@%p59 bra 	BB0_88;

	and.b32  	%r496, %r93, 512;
	setp.eq.s32	%p60, %r496, 0;
	@%p60 bra 	BB0_84;
	bra.uni 	BB0_82;

BB0_84:
	ld.local.f32 	%f942, [%rd2+80];
	bra.uni 	BB0_85;

BB0_82:
	st.local.f32 	[%rd2+80], %f942;
	ld.local.v4.f32 	{%f688, %f689, %f690, %f691}, [%rd2+100];
	ld.local.v4.f32 	{%f695, %f696, %f697, %f698}, [%rd2+68];
	fma.rn.ftz.f32 	%f702, %f942, %f689, %f696;
	fma.rn.ftz.f32 	%f703, %f942, %f688, %f695;
	st.local.v2.f32 	[%rd2+68], {%f703, %f702};
	fma.rn.ftz.f32 	%f704, %f942, %f690, %f697;
	st.local.f32 	[%rd2+76], %f704;
	setp.lt.u32	%p61, %r88, %r475;
	@%p61 bra 	BB0_85;

	ld.local.v4.f32 	{%f705, %f706, %f707, %f708}, [%rd18];
	add.ftz.f32 	%f712, %f630, %f706;
	add.ftz.f32 	%f713, %f629, %f705;
	st.local.v2.f32 	[%rd18], {%f713, %f712};
	add.ftz.f32 	%f714, %f159, %f707;
	st.local.f32 	[%rd2+-20], %f714;

BB0_85:
	ld.local.v4.f32 	{%f715, %f716, %f717, %f718}, [%rd2+36];
	add.ftz.f32 	%f722, %f715, 0f38D1B717;
	add.ftz.f32 	%f723, %f716, 0f38D1B717;
	add.ftz.f32 	%f724, %f717, 0f38D1B717;
	neg.ftz.f32 	%f725, %f942;
	div.approx.ftz.f32 	%f726, %f725, %f722;
	div.approx.ftz.f32 	%f727, %f725, %f723;
	div.approx.ftz.f32 	%f728, %f725, %f724;
	mul.ftz.f32 	%f729, %f726, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f181, %f729;
	mul.ftz.f32 	%f730, %f727, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f182, %f730;
	mul.ftz.f32 	%f731, %f728, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f183, %f731;
	mul.ftz.f32 	%f947, %f947, %f181;
	mul.ftz.f32 	%f948, %f948, %f182;
	mul.ftz.f32 	%f949, %f949, %f183;
	and.b32  	%r497, %r93, 16777216;
	setp.eq.s32	%p62, %r497, 0;
	@%p62 bra 	BB0_88;

	ld.local.v4.f32 	{%f732, %f733, %f734, %f735}, [%rd2+-12];
	mul.ftz.f32 	%f739, %f182, %f733;
	mul.ftz.f32 	%f740, %f181, %f732;
	st.local.v2.f32 	[%rd2+-12], {%f740, %f739};
	mul.ftz.f32 	%f741, %f183, %f734;
	st.local.f32 	[%rd2+-4], %f741;
	@%p60 bra 	BB0_88;

	and.b32  	%r96, %r93, -822083585;
	st.local.u32 	[%rd2+-16], %r96;

BB0_88:
	ld.local.v4.f32 	{%f742, %f743, %f744, %f745}, [%rd18];
	fma.rn.ftz.f32 	%f958, %f947, %f742, %f958;
	fma.rn.ftz.f32 	%f957, %f948, %f743, %f957;
	fma.rn.ftz.f32 	%f956, %f949, %f744, %f956;
	setp.lt.s32	%p64, %r96, 0;
	@%p64 bra 	BB0_100;

	ld.local.f32 	%f749, [%rd2+32];
	setp.le.ftz.f32	%p65, %f749, 0f00000000;
	@%p65 bra 	BB0_100;

	ld.local.v2.f32 	{%f750, %f751}, [%rd2+20];
	setp.neu.ftz.f32	%p66, %f750, 0f00000000;
	setp.neu.ftz.f32	%p67, %f751, 0f00000000;
	or.pred  	%p68, %p66, %p67;
	@%p68 bra 	BB0_92;

	ld.local.f32 	%f752, [%rd2+28];
	setp.eq.ftz.f32	%p69, %f752, 0f00000000;
	@%p69 bra 	BB0_100;

BB0_92:
	mul.ftz.f32 	%f947, %f947, %f750;
	mul.ftz.f32 	%f948, %f948, %f751;
	ld.local.f32 	%f753, [%rd2+28];
	mul.ftz.f32 	%f949, %f949, %f753;
	setp.ge.u32	%p70, %r474, %r88;
	@%p70 bra 	BB0_95;

	max.ftz.f32 	%f754, %f947, %f948;
	max.ftz.f32 	%f198, %f754, %f949;
	ld.local.u32 	%r499, [%rd2];
	mad.lo.s32 	%r500, %r499, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r500;
	and.b32  	%r501, %r500, 16777215;
	cvt.rn.f32.u32	%f755, %r501;
	mov.f32 	%f756, 0f4B800000;
	div.approx.ftz.f32 	%f757, %f755, %f756;
	setp.lt.ftz.f32	%p71, %f198, %f757;
	@%p71 bra 	BB0_100;

	rcp.approx.ftz.f32 	%f758, %f198;
	mul.ftz.f32 	%f947, %f947, %f758;
	mul.ftz.f32 	%f948, %f948, %f758;
	mul.ftz.f32 	%f949, %f949, %f758;

BB0_95:
	and.b32  	%r502, %r96, 288;
	setp.ne.s32	%p72, %r502, 256;
	@%p72 bra 	BB0_99;

	and.b32  	%r503, %r96, 16;
	setp.eq.s32	%p73, %r503, 0;
	@%p73 bra 	BB0_98;
	bra.uni 	BB0_97;

BB0_98:
	add.s32 	%r514, %r80, -1;
	max.s32 	%r80, %r514, %r493;
	bra.uni 	BB0_99;

BB0_97:
	add.s32 	%r504, %r80, 1;
	mov.u32 	%r505, 3;
	min.s32 	%r80, %r504, %r505;
	add.u64 	%rd101, %SPL, 0;
	mul.wide.s32 	%rd102, %r80, 16;
	add.s64 	%rd103, %rd101, %rd102;
	ld.local.v4.u32 	{%r506, %r507, %r508, %r509}, [%rd2+116];
	st.local.v4.u32 	[%rd103], {%r506, %r507, %r508, %r509};
	ld.local.v4.f32 	{%f759, %f760, %f761, %f762}, [%rd2+52];
	add.u64 	%rd105, %SPL, 64;
	add.s64 	%rd106, %rd105, %rd102;
	st.local.v4.f32 	[%rd106], {%f759, %f760, %f761, %f762};
	ld.local.f32 	%f767, [%rd2+48];
	add.u64 	%rd108, %SPL, 128;
	mul.wide.s32 	%rd109, %r80, 4;
	add.s64 	%rd110, %rd108, %rd109;
	st.local.f32 	[%rd110], %f767;

BB0_99:
	setp.lt.u32	%p74, %r88, %r475;
	mov.f32 	%f942, 0f5A0E1BCA;
	@%p74 bra 	BB0_73;
	bra.uni 	BB0_100;

BB0_71:
	mov.f32 	%f957, %f956;
	mov.f32 	%f958, %f956;

BB0_100:
	ld.local.f32 	%f959, [%rd2+96];
	setp.eq.ftz.f32	%p75, %f930, %f931;
	@%p75 bra 	BB0_102;

	mul.ftz.f32 	%f959, %f959, 0f3F000000;
	st.local.f32 	[%rd2+96], %f959;

BB0_102:
	add.ftz.f32 	%f769, %f930, %f931;
	add.ftz.f32 	%f770, %f769, %f959;
	rcp.approx.ftz.f32 	%f771, %f770;
	mul.ftz.f32 	%f772, %f929, %f931;
	fma.rn.ftz.f32 	%f773, %f900, %f930, %f772;
	mul.ftz.f32 	%f774, %f928, %f931;
	fma.rn.ftz.f32 	%f775, %f901, %f930, %f774;
	mul.ftz.f32 	%f776, %f927, %f931;
	fma.rn.ftz.f32 	%f777, %f902, %f930, %f776;
	fma.rn.ftz.f32 	%f778, %f958, %f959, %f773;
	fma.rn.ftz.f32 	%f779, %f957, %f959, %f775;
	fma.rn.ftz.f32 	%f780, %f956, %f959, %f777;
	mul.ftz.f32 	%f900, %f771, %f778;
	mul.ftz.f32 	%f901, %f771, %f779;
	mul.ftz.f32 	%f902, %f771, %f780;
	mul.ftz.f32 	%f781, %f610, %f931;
	mul.ftz.f32 	%f782, %f611, %f931;
	mul.ftz.f32 	%f783, %f612, %f931;
	fma.rn.ftz.f32 	%f784, %f963, %f930, %f781;
	fma.rn.ftz.f32 	%f785, %f964, %f930, %f782;
	fma.rn.ftz.f32 	%f786, %f965, %f930, %f783;
	ld.local.v4.f32 	{%f787, %f788, %f789, %f790}, [%rd2+-12];
	fma.rn.ftz.f32 	%f794, %f959, %f787, %f784;
	fma.rn.ftz.f32 	%f795, %f959, %f788, %f785;
	fma.rn.ftz.f32 	%f796, %f959, %f789, %f786;
	mul.ftz.f32 	%f963, %f771, %f794;
	mul.ftz.f32 	%f964, %f771, %f795;
	mul.ftz.f32 	%f965, %f771, %f796;
	mul.ftz.f32 	%f797, %f614, %f931;
	mul.ftz.f32 	%f798, %f615, %f931;
	mul.ftz.f32 	%f799, %f616, %f931;
	fma.rn.ftz.f32 	%f800, %f960, %f930, %f797;
	fma.rn.ftz.f32 	%f801, %f961, %f930, %f798;
	fma.rn.ftz.f32 	%f802, %f962, %f930, %f799;
	ld.local.v4.f32 	{%f803, %f804, %f805, %f806}, [%rd2+4];
	fma.rn.ftz.f32 	%f810, %f959, %f803, %f800;
	fma.rn.ftz.f32 	%f811, %f959, %f804, %f801;
	fma.rn.ftz.f32 	%f812, %f959, %f805, %f802;
	mul.ftz.f32 	%f960, %f771, %f810;
	mul.ftz.f32 	%f961, %f771, %f811;
	mul.ftz.f32 	%f962, %f771, %f812;
	mul.ftz.f32 	%f897, %f897, 0f3EAAAAAB;
	mul.ftz.f32 	%f898, %f898, 0f3EAAAAAB;
	mul.ftz.f32 	%f899, %f899, 0f3EAAAAAB;

BB0_103:
	mul.ftz.f32 	%f817, %f961, %f961;
	fma.rn.ftz.f32 	%f818, %f960, %f960, %f817;
	fma.rn.ftz.f32 	%f819, %f962, %f962, %f818;
	rsqrt.approx.ftz.f32 	%f820, %f819;
	mul.ftz.f32 	%f238, %f960, %f820;
	mul.ftz.f32 	%f239, %f961, %f820;
	mul.ftz.f32 	%f240, %f962, %f820;
	abs.ftz.f32 	%f821, %f900;
	setp.gtu.ftz.f32	%p76, %f821, 0f7F800000;
	abs.ftz.f32 	%f822, %f901;
	setp.gtu.ftz.f32	%p77, %f822, 0f7F800000;
	or.pred  	%p78, %p76, %p77;
	abs.ftz.f32 	%f823, %f902;
	setp.gtu.ftz.f32	%p79, %f823, 0f7F800000;
	or.pred  	%p80, %p78, %p79;
	setp.eq.ftz.f32	%p81, %f821, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	setp.eq.ftz.f32	%p83, %f822, 0f7F800000;
	or.pred  	%p84, %p82, %p83;
	setp.eq.ftz.f32	%p85, %f823, 0f7F800000;
	or.pred  	%p1, %p84, %p85;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r104, %rd9;
	setp.eq.s32	%p86, %r104, 0;
	mov.f32 	%f972, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f973, %f972;
	mov.f32 	%f974, %f972;
	mov.f32 	%f975, %f972;
	@%p86 bra 	BB0_105;

	cvt.u64.u32	%rd137, %r105;
	cvta.to.global.u64 	%rd111, %rd10;
	shl.b64 	%rd112, %rd137, 4;
	add.s64 	%rd113, %rd111, %rd112;
	ld.global.v4.f32 	{%f972, %f973, %f974, %f975}, [%rd113];

BB0_105:
	cvt.u64.u32	%rd138, %r105;
	cvta.to.global.u64 	%rd114, %rd10;
	shl.b64 	%rd115, %rd138, 4;
	add.s64 	%rd116, %rd114, %rd115;
	selp.f32	%f828, 0f00000000, %f900, %p1;
	selp.f32	%f829, 0f00000000, %f901, %p1;
	selp.f32	%f830, 0f00000000, %f902, %p1;
	selp.f32	%f831, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f832, %f831, %f975;
	add.ftz.f32 	%f833, %f830, %f974;
	add.ftz.f32 	%f834, %f829, %f973;
	add.ftz.f32 	%f835, %f828, %f972;
	st.global.v4.f32 	[%rd116], {%f835, %f834, %f833, %f832};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p87, %rd11, 0;
	@%p87 bra 	BB0_109;

	abs.ftz.f32 	%f840, %f963;
	setp.gtu.ftz.f32	%p89, %f840, 0f7F800000;
	abs.ftz.f32 	%f841, %f964;
	setp.gtu.ftz.f32	%p90, %f841, 0f7F800000;
	or.pred  	%p91, %p89, %p90;
	abs.ftz.f32 	%f842, %f965;
	setp.gtu.ftz.f32	%p92, %f842, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	setp.eq.ftz.f32	%p94, %f840, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f841, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	setp.eq.ftz.f32	%p98, %f842, 0f7F800000;
	or.pred  	%p99, %p97, %p98;
	selp.f32	%f249, 0f00000000, %f963, %p99;
	selp.f32	%f250, 0f00000000, %f964, %p99;
	selp.f32	%f251, 0f00000000, %f965, %p99;
	mov.f32 	%f976, 0f00000000;
	mov.f32 	%f977, %f976;
	mov.f32 	%f978, %f976;
	mov.f32 	%f979, %f976;
	@%p86 bra 	BB0_108;

	cvta.to.global.u64 	%rd117, %rd11;
	add.s64 	%rd119, %rd117, %rd115;
	ld.global.v4.f32 	{%f976, %f977, %f978, %f846}, [%rd119];
	add.ftz.f32 	%f979, %f846, 0f00000000;

BB0_108:
	cvta.to.global.u64 	%rd120, %rd11;
	add.s64 	%rd122, %rd120, %rd115;
	add.ftz.f32 	%f848, %f251, %f978;
	add.ftz.f32 	%f849, %f250, %f977;
	add.ftz.f32 	%f850, %f249, %f976;
	st.global.v4.f32 	[%rd122], {%f850, %f849, %f848, %f979};

BB0_109:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p100, %rd12, 0;
	@%p100 bra 	BB0_113;

	abs.ftz.f32 	%f855, %f238;
	setp.gtu.ftz.f32	%p102, %f855, 0f7F800000;
	abs.ftz.f32 	%f856, %f239;
	setp.gtu.ftz.f32	%p103, %f856, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	abs.ftz.f32 	%f857, %f240;
	setp.gtu.ftz.f32	%p105, %f857, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f855, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f856, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	setp.eq.ftz.f32	%p111, %f857, 0f7F800000;
	or.pred  	%p112, %p110, %p111;
	selp.f32	%f260, 0f00000000, %f238, %p112;
	selp.f32	%f261, 0f00000000, %f239, %p112;
	selp.f32	%f262, 0f00000000, %f240, %p112;
	mov.f32 	%f980, 0f00000000;
	mov.f32 	%f981, %f980;
	mov.f32 	%f982, %f980;
	mov.f32 	%f983, %f980;
	@%p86 bra 	BB0_112;

	cvta.to.global.u64 	%rd123, %rd12;
	add.s64 	%rd125, %rd123, %rd115;
	ld.global.v4.f32 	{%f980, %f981, %f982, %f861}, [%rd125];
	add.ftz.f32 	%f983, %f861, 0f00000000;

BB0_112:
	cvta.to.global.u64 	%rd126, %rd12;
	add.s64 	%rd128, %rd126, %rd115;
	add.ftz.f32 	%f863, %f262, %f982;
	add.ftz.f32 	%f864, %f261, %f981;
	add.ftz.f32 	%f865, %f260, %f980;
	st.global.v4.f32 	[%rd128], {%f865, %f864, %f863, %f983};

BB0_113:
	setp.lt.u64	%p113, %rd9, 4294967296;
	@%p113 bra 	BB0_115;

	not.b32 	%r516, %r111;
	add.s32 	%r517, %r109, %r516;
	mad.lo.s32 	%r518, %r517, %r108, %r110;
	ld.const.u64 	%rd129, [params+48];
	cvta.to.global.u64 	%rd130, %rd129;
	sub.ftz.f32 	%f866, %f897, %f5;
	sub.ftz.f32 	%f867, %f898, %f6;
	mul.ftz.f32 	%f868, %f867, %f867;
	fma.rn.ftz.f32 	%f869, %f866, %f866, %f868;
	sub.ftz.f32 	%f870, %f899, %f7;
	fma.rn.ftz.f32 	%f871, %f870, %f870, %f869;
	mul.wide.u32 	%rd131, %r518, 16;
	add.s64 	%rd132, %rd130, %rd131;
	sqrt.approx.ftz.f32 	%f872, %f871;
	st.global.v4.f32 	[%rd132], {%f897, %f898, %f899, %f872};
	ld.const.u64 	%rd133, [params+56];
	cvta.to.global.u64 	%rd134, %rd133;
	mul.wide.u32 	%rd135, %r518, 8;
	add.s64 	%rd136, %rd134, %rd135;
	st.global.v2.u32 	[%rd136], {%r529, %r530};

BB0_115:
	ret;
}


