MyROM.v,verilog,xil_defaultlib,../../../../mycpu.gen/sources_1/ip/MyROM/sim/MyROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
