Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 15 17:18:12 2023
| Host         : zybzzz running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file at7_timing_summary_routed.rpt -rpx at7_timing_summary_routed.rpx
| Design       : at7
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.154        0.000                      0                   98        0.252        0.000                      0                   98        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_i             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 40.000}     80.000          12.500          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clk_out3_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out4_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_i                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       77.436        0.000                      0                   23        0.268        0.000                      0                   23       39.500        0.000                       0                    25  
  clk_out2_clk_wiz_0       37.511        0.000                      0                   24        0.252        0.000                      0                   24       19.500        0.000                       0                    26  
  clk_out3_clk_wiz_0       17.525        0.000                      0                   25        0.252        0.000                      0                   25        9.500        0.000                       0                    27  
  clk_out4_clk_wiz_0        7.154        0.000                      0                   26        0.254        0.000                      0                   26        4.500        0.000                       0                    28  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_i
  To Clock:  sys_clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.436ns  (required time - arrival time)
  Source:                 u2_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 78.067 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.324    u2_led_controller/clk_out1
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  u2_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.329    u2_led_controller/cnt_reg_n_0_[1]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.655 r  u2_led_controller/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u2_led_controller/cnt_reg[0]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.541 r  u2_led_controller/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.541    u2_led_controller/cnt_reg[4]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.427 r  u2_led_controller/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.427    u2_led_controller/cnt_reg[8]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.313 r  u2_led_controller/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.313    u2_led_controller/cnt_reg[12]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.199 r  u2_led_controller/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.199    u2_led_controller/cnt_reg[16]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.135 r  u2_led_controller/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.135    u2_led_controller/cnt_reg[20]_i_1_n_6
    SLICE_X62Y41         FDCE                                         r  u2_led_controller/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    N11                                               0.000    80.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    80.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    81.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    74.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    76.457    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.548 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    78.067    u2_led_controller/clk_out1
    SLICE_X62Y41         FDCE                                         r  u2_led_controller/cnt_reg[21]/C
                         clock pessimism             -0.412    77.655    
                         clock uncertainty           -0.146    77.509    
    SLICE_X62Y41         FDCE (Setup_fdce_C_D)        0.062    77.571    u2_led_controller/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         77.571    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                 77.436    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 u2_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 78.067 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.324    u2_led_controller/clk_out1
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  u2_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.329    u2_led_controller/cnt_reg_n_0_[1]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.655 r  u2_led_controller/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u2_led_controller/cnt_reg[0]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.541 r  u2_led_controller/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.541    u2_led_controller/cnt_reg[4]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.427 r  u2_led_controller/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.427    u2_led_controller/cnt_reg[8]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.313 r  u2_led_controller/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.313    u2_led_controller/cnt_reg[12]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.199 r  u2_led_controller/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.199    u2_led_controller/cnt_reg[16]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.040 r  u2_led_controller/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.040    u2_led_controller/cnt_reg[20]_i_1_n_5
    SLICE_X62Y41         FDCE                                         r  u2_led_controller/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    N11                                               0.000    80.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    80.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    81.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    74.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    76.457    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.548 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    78.067    u2_led_controller/clk_out1
    SLICE_X62Y41         FDCE                                         r  u2_led_controller/cnt_reg[22]/C
                         clock pessimism             -0.412    77.655    
                         clock uncertainty           -0.146    77.509    
    SLICE_X62Y41         FDCE (Setup_fdce_C_D)        0.062    77.571    u2_led_controller/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         77.571    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.547ns  (required time - arrival time)
  Source:                 u2_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 78.067 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.324    u2_led_controller/clk_out1
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  u2_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.329    u2_led_controller/cnt_reg_n_0_[1]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.655 r  u2_led_controller/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u2_led_controller/cnt_reg[0]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.541 r  u2_led_controller/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.541    u2_led_controller/cnt_reg[4]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.427 r  u2_led_controller/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.427    u2_led_controller/cnt_reg[8]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.313 r  u2_led_controller/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.313    u2_led_controller/cnt_reg[12]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.199 r  u2_led_controller/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.199    u2_led_controller/cnt_reg[16]_i_1_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.024 r  u2_led_controller/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.024    u2_led_controller/cnt_reg[20]_i_1_n_7
    SLICE_X62Y41         FDCE                                         r  u2_led_controller/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    N11                                               0.000    80.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    80.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    81.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    74.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    76.457    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.548 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    78.067    u2_led_controller/clk_out1
    SLICE_X62Y41         FDCE                                         r  u2_led_controller/cnt_reg[20]/C
                         clock pessimism             -0.412    77.655    
                         clock uncertainty           -0.146    77.509    
    SLICE_X62Y41         FDCE (Setup_fdce_C_D)        0.062    77.571    u2_led_controller/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         77.571    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                 77.547    

Slack (MET) :             77.549ns  (required time - arrival time)
  Source:                 u2_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 78.066 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.324    u2_led_controller/clk_out1
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  u2_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.329    u2_led_controller/cnt_reg_n_0_[1]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.655 r  u2_led_controller/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u2_led_controller/cnt_reg[0]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.541 r  u2_led_controller/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.541    u2_led_controller/cnt_reg[4]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.427 r  u2_led_controller/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.427    u2_led_controller/cnt_reg[8]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.313 r  u2_led_controller/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.313    u2_led_controller/cnt_reg[12]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.021 r  u2_led_controller/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.021    u2_led_controller/cnt_reg[16]_i_1_n_6
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    N11                                               0.000    80.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    80.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    81.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    74.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    76.457    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.548 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.517    78.066    u2_led_controller/clk_out1
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[17]/C
                         clock pessimism             -0.412    77.654    
                         clock uncertainty           -0.146    77.508    
    SLICE_X62Y40         FDCE (Setup_fdce_C_D)        0.062    77.570    u2_led_controller/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         77.570    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                 77.549    

Slack (MET) :             77.570ns  (required time - arrival time)
  Source:                 u2_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 78.066 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.324    u2_led_controller/clk_out1
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  u2_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.329    u2_led_controller/cnt_reg_n_0_[1]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.655 r  u2_led_controller/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u2_led_controller/cnt_reg[0]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.541 r  u2_led_controller/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.541    u2_led_controller/cnt_reg[4]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.427 r  u2_led_controller/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.427    u2_led_controller/cnt_reg[8]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.313 r  u2_led_controller/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.313    u2_led_controller/cnt_reg[12]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.000 r  u2_led_controller/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.000    u2_led_controller/cnt_reg[16]_i_1_n_4
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    N11                                               0.000    80.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    80.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    81.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    74.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    76.457    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.548 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.517    78.066    u2_led_controller/clk_out1
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[19]/C
                         clock pessimism             -0.412    77.654    
                         clock uncertainty           -0.146    77.508    
    SLICE_X62Y40         FDCE (Setup_fdce_C_D)        0.062    77.570    u2_led_controller/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         77.570    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                 77.570    

Slack (MET) :             77.644ns  (required time - arrival time)
  Source:                 u2_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 78.066 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.324    u2_led_controller/clk_out1
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  u2_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.329    u2_led_controller/cnt_reg_n_0_[1]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.655 r  u2_led_controller/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u2_led_controller/cnt_reg[0]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.541 r  u2_led_controller/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.541    u2_led_controller/cnt_reg[4]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.427 r  u2_led_controller/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.427    u2_led_controller/cnt_reg[8]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.313 r  u2_led_controller/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.313    u2_led_controller/cnt_reg[12]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.074 r  u2_led_controller/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.074    u2_led_controller/cnt_reg[16]_i_1_n_5
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    N11                                               0.000    80.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    80.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    81.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    74.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    76.457    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.548 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.517    78.066    u2_led_controller/clk_out1
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[18]/C
                         clock pessimism             -0.412    77.654    
                         clock uncertainty           -0.146    77.508    
    SLICE_X62Y40         FDCE (Setup_fdce_C_D)        0.062    77.570    u2_led_controller/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         77.570    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                 77.644    

Slack (MET) :             77.660ns  (required time - arrival time)
  Source:                 u2_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 78.066 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.324    u2_led_controller/clk_out1
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  u2_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.329    u2_led_controller/cnt_reg_n_0_[1]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.655 r  u2_led_controller/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u2_led_controller/cnt_reg[0]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.541 r  u2_led_controller/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.541    u2_led_controller/cnt_reg[4]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.427 r  u2_led_controller/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.427    u2_led_controller/cnt_reg[8]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.313 r  u2_led_controller/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.313    u2_led_controller/cnt_reg[12]_i_1_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.090 r  u2_led_controller/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    u2_led_controller/cnt_reg[16]_i_1_n_7
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    N11                                               0.000    80.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    80.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    81.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    74.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    76.457    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.548 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.517    78.066    u2_led_controller/clk_out1
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[16]/C
                         clock pessimism             -0.412    77.654    
                         clock uncertainty           -0.146    77.508    
    SLICE_X62Y40         FDCE (Setup_fdce_C_D)        0.062    77.570    u2_led_controller/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         77.570    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                 77.660    

Slack (MET) :             77.663ns  (required time - arrival time)
  Source:                 u2_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 78.066 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.324    u2_led_controller/clk_out1
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  u2_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.329    u2_led_controller/cnt_reg_n_0_[1]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.655 r  u2_led_controller/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u2_led_controller/cnt_reg[0]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.541 r  u2_led_controller/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.541    u2_led_controller/cnt_reg[4]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.427 r  u2_led_controller/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.427    u2_led_controller/cnt_reg[8]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.093 r  u2_led_controller/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.093    u2_led_controller/cnt_reg[12]_i_1_n_6
    SLICE_X62Y39         FDCE                                         r  u2_led_controller/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    N11                                               0.000    80.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    80.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    81.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    74.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    76.457    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.548 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.517    78.066    u2_led_controller/clk_out1
    SLICE_X62Y39         FDCE                                         r  u2_led_controller/cnt_reg[13]/C
                         clock pessimism             -0.412    77.654    
                         clock uncertainty           -0.146    77.508    
    SLICE_X62Y39         FDCE (Setup_fdce_C_D)        0.062    77.570    u2_led_controller/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         77.570    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                 77.663    

Slack (MET) :             77.684ns  (required time - arrival time)
  Source:                 u2_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 78.066 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.324    u2_led_controller/clk_out1
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  u2_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.329    u2_led_controller/cnt_reg_n_0_[1]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.655 r  u2_led_controller/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u2_led_controller/cnt_reg[0]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.541 r  u2_led_controller/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.541    u2_led_controller/cnt_reg[4]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.427 r  u2_led_controller/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.427    u2_led_controller/cnt_reg[8]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.114 r  u2_led_controller/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    u2_led_controller/cnt_reg[12]_i_1_n_4
    SLICE_X62Y39         FDCE                                         r  u2_led_controller/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    N11                                               0.000    80.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    80.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    81.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    74.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    76.457    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.548 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.517    78.066    u2_led_controller/clk_out1
    SLICE_X62Y39         FDCE                                         r  u2_led_controller/cnt_reg[15]/C
                         clock pessimism             -0.412    77.654    
                         clock uncertainty           -0.146    77.508    
    SLICE_X62Y39         FDCE (Setup_fdce_C_D)        0.062    77.570    u2_led_controller/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         77.570    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                 77.684    

Slack (MET) :             77.758ns  (required time - arrival time)
  Source:                 u2_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 78.066 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.324    u2_led_controller/clk_out1
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  u2_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.329    u2_led_controller/cnt_reg_n_0_[1]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.655 r  u2_led_controller/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u2_led_controller/cnt_reg[0]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.541 r  u2_led_controller/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.541    u2_led_controller/cnt_reg[4]_i_1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.427 r  u2_led_controller/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.427    u2_led_controller/cnt_reg[8]_i_1_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.188 r  u2_led_controller/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    u2_led_controller/cnt_reg[12]_i_1_n_5
    SLICE_X62Y39         FDCE                                         r  u2_led_controller/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    N11                                               0.000    80.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    80.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    81.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    74.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    76.457    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.548 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.517    78.066    u2_led_controller/clk_out1
    SLICE_X62Y39         FDCE                                         r  u2_led_controller/cnt_reg[14]/C
                         clock pessimism             -0.412    77.654    
                         clock uncertainty           -0.146    77.508    
    SLICE_X62Y39         FDCE (Setup_fdce_C_D)        0.062    77.570    u2_led_controller/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         77.570    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                 77.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2_led_controller/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.592    -0.327    u2_led_controller/clk_out1
    SLICE_X62Y37         FDCE                                         r  u2_led_controller/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.186 r  u2_led_controller/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.065    u2_led_controller/cnt_reg_n_0_[6]
    SLICE_X62Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.046 r  u2_led_controller/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.046    u2_led_controller/cnt_reg[4]_i_1_n_5
    SLICE_X62Y37         FDCE                                         r  u2_led_controller/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.862    -0.245    u2_led_controller/clk_out1
    SLICE_X62Y37         FDCE                                         r  u2_led_controller/cnt_reg[6]/C
                         clock pessimism             -0.082    -0.327    
    SLICE_X62Y37         FDCE (Hold_fdce_C_D)         0.105    -0.222    u2_led_controller/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2_led_controller/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.593    -0.326    u2_led_controller/clk_out1
    SLICE_X62Y38         FDCE                                         r  u2_led_controller/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  u2_led_controller/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.064    u2_led_controller/cnt_reg_n_0_[10]
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.047 r  u2_led_controller/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.047    u2_led_controller/cnt_reg[8]_i_1_n_5
    SLICE_X62Y38         FDCE                                         r  u2_led_controller/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.864    -0.243    u2_led_controller/clk_out1
    SLICE_X62Y38         FDCE                                         r  u2_led_controller/cnt_reg[10]/C
                         clock pessimism             -0.083    -0.326    
    SLICE_X62Y38         FDCE (Hold_fdce_C_D)         0.105    -0.221    u2_led_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2_led_controller/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.593    -0.326    u2_led_controller/clk_out1
    SLICE_X62Y39         FDCE                                         r  u2_led_controller/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  u2_led_controller/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121    -0.064    u2_led_controller/cnt_reg_n_0_[14]
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.047 r  u2_led_controller/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.047    u2_led_controller/cnt_reg[12]_i_1_n_5
    SLICE_X62Y39         FDCE                                         r  u2_led_controller/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.864    -0.243    u2_led_controller/clk_out1
    SLICE_X62Y39         FDCE                                         r  u2_led_controller/cnt_reg[14]/C
                         clock pessimism             -0.083    -0.326    
    SLICE_X62Y39         FDCE (Hold_fdce_C_D)         0.105    -0.221    u2_led_controller/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2_led_controller/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.325    u2_led_controller/clk_out1
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  u2_led_controller/cnt_reg[18]/Q
                         net (fo=1, routed)           0.121    -0.063    u2_led_controller/cnt_reg_n_0_[18]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.048 r  u2_led_controller/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.048    u2_led_controller/cnt_reg[16]_i_1_n_5
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.242    u2_led_controller/clk_out1
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[18]/C
                         clock pessimism             -0.083    -0.325    
    SLICE_X62Y40         FDCE (Hold_fdce_C_D)         0.105    -0.220    u2_led_controller/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u2_led_controller/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.325    u2_led_controller/clk_out1
    SLICE_X62Y41         FDCE                                         r  u2_led_controller/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  u2_led_controller/cnt_reg[22]/Q
                         net (fo=2, routed)           0.136    -0.049    u2_led_controller/led_OBUF[0]
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.062 r  u2_led_controller/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.062    u2_led_controller/cnt_reg[20]_i_1_n_5
    SLICE_X62Y41         FDCE                                         r  u2_led_controller/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.242    u2_led_controller/clk_out1
    SLICE_X62Y41         FDCE                                         r  u2_led_controller/cnt_reg[22]/C
                         clock pessimism             -0.083    -0.325    
    SLICE_X62Y41         FDCE (Hold_fdce_C_D)         0.105    -0.220    u2_led_controller/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u2_led_controller/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.592    -0.327    u2_led_controller/clk_out1
    SLICE_X62Y37         FDCE                                         r  u2_led_controller/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.186 r  u2_led_controller/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.065    u2_led_controller/cnt_reg_n_0_[6]
    SLICE_X62Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.079 r  u2_led_controller/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.079    u2_led_controller/cnt_reg[4]_i_1_n_4
    SLICE_X62Y37         FDCE                                         r  u2_led_controller/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.862    -0.245    u2_led_controller/clk_out1
    SLICE_X62Y37         FDCE                                         r  u2_led_controller/cnt_reg[7]/C
                         clock pessimism             -0.082    -0.327    
    SLICE_X62Y37         FDCE (Hold_fdce_C_D)         0.105    -0.222    u2_led_controller/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u2_led_controller/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.593    -0.326    u2_led_controller/clk_out1
    SLICE_X62Y38         FDCE                                         r  u2_led_controller/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  u2_led_controller/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.064    u2_led_controller/cnt_reg_n_0_[10]
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.080 r  u2_led_controller/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.080    u2_led_controller/cnt_reg[8]_i_1_n_4
    SLICE_X62Y38         FDCE                                         r  u2_led_controller/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.864    -0.243    u2_led_controller/clk_out1
    SLICE_X62Y38         FDCE                                         r  u2_led_controller/cnt_reg[11]/C
                         clock pessimism             -0.083    -0.326    
    SLICE_X62Y38         FDCE (Hold_fdce_C_D)         0.105    -0.221    u2_led_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u2_led_controller/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.593    -0.326    u2_led_controller/clk_out1
    SLICE_X62Y39         FDCE                                         r  u2_led_controller/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  u2_led_controller/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121    -0.064    u2_led_controller/cnt_reg_n_0_[14]
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.080 r  u2_led_controller/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.080    u2_led_controller/cnt_reg[12]_i_1_n_4
    SLICE_X62Y39         FDCE                                         r  u2_led_controller/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.864    -0.243    u2_led_controller/clk_out1
    SLICE_X62Y39         FDCE                                         r  u2_led_controller/cnt_reg[15]/C
                         clock pessimism             -0.083    -0.326    
    SLICE_X62Y39         FDCE (Hold_fdce_C_D)         0.105    -0.221    u2_led_controller/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u2_led_controller/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.325    u2_led_controller/clk_out1
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  u2_led_controller/cnt_reg[18]/Q
                         net (fo=1, routed)           0.121    -0.063    u2_led_controller/cnt_reg_n_0_[18]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.081 r  u2_led_controller/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.081    u2_led_controller/cnt_reg[16]_i_1_n_4
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.242    u2_led_controller/clk_out1
    SLICE_X62Y40         FDCE                                         r  u2_led_controller/cnt_reg[19]/C
                         clock pessimism             -0.083    -0.325    
    SLICE_X62Y40         FDCE (Hold_fdce_C_D)         0.105    -0.220    u2_led_controller/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u2_led_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u2_led_controller/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.328    u2_led_controller/clk_out1
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.187 f  u2_led_controller/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.015    u2_led_controller/cnt_reg_n_0_[0]
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.030 r  u2_led_controller/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     0.030    u2_led_controller/cnt[0]_i_6_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.100 r  u2_led_controller/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.100    u2_led_controller/cnt_reg[0]_i_1_n_7
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.246    u2_led_controller/clk_out1
    SLICE_X62Y36         FDCE                                         r  u2_led_controller/cnt_reg[0]/C
                         clock pessimism             -0.082    -0.328    
    SLICE_X62Y36         FDCE (Hold_fdce_C_D)         0.105    -0.223    u2_led_controller/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3   u1_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         80.000      78.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         80.000      79.000     SLICE_X62Y36    u2_led_controller/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         80.000      79.000     SLICE_X62Y38    u2_led_controller/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         80.000      79.000     SLICE_X62Y38    u2_led_controller/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         80.000      79.000     SLICE_X62Y39    u2_led_controller/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         80.000      79.000     SLICE_X62Y39    u2_led_controller/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         80.000      79.000     SLICE_X62Y39    u2_led_controller/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         80.000      79.000     SLICE_X62Y39    u2_led_controller/cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         80.000      79.000     SLICE_X62Y40    u2_led_controller/cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       80.000      80.000     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y36    u2_led_controller/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y40    u2_led_controller/cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y40    u2_led_controller/cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y40    u2_led_controller/cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y40    u2_led_controller/cnt_reg[19]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y36    u2_led_controller/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y41    u2_led_controller/cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y41    u2_led_controller/cnt_reg[21]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y41    u2_led_controller/cnt_reg[22]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y36    u2_led_controller/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y36    u2_led_controller/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y36    u2_led_controller/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y38    u2_led_controller/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y38    u2_led_controller/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y39    u2_led_controller/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y39    u2_led_controller/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y39    u2_led_controller/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y39    u2_led_controller/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y40    u2_led_controller/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.000      39.500     SLICE_X62Y40    u2_led_controller/cnt_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.511ns  (required time - arrival time)
  Source:                 u3_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 38.068 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.635    -2.322    u3_led_controller/clk_out2
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.866 r  u3_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.386    u3_led_controller/cnt_reg_n_0_[1]
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.712 r  u3_led_controller/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.712    u3_led_controller/cnt_reg[0]_i_1__0_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.598 r  u3_led_controller/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.598    u3_led_controller/cnt_reg[4]_i_1__0_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.484 r  u3_led_controller/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    u3_led_controller/cnt_reg[8]_i_1__0_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.370 r  u3_led_controller/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.370    u3_led_controller/cnt_reg[12]_i_1__0_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.256 r  u3_led_controller/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.256    u3_led_controller/cnt_reg[16]_i_1__0_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.078 r  u3_led_controller/cnt_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.078    u3_led_controller/cnt_reg[20]_i_1__0_n_6
    SLICE_X63Y43         FDCE                                         r  u3_led_controller/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519    38.068    u3_led_controller/clk_out2
    SLICE_X63Y43         FDCE                                         r  u3_led_controller/cnt_reg[21]/C
                         clock pessimism             -0.412    37.656    
                         clock uncertainty           -0.129    37.527    
    SLICE_X63Y43         FDCE (Setup_fdce_C_D)        0.062    37.589    u3_led_controller/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         37.589    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                 37.511    

Slack (MET) :             37.532ns  (required time - arrival time)
  Source:                 u3_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 38.068 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.635    -2.322    u3_led_controller/clk_out2
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.866 r  u3_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.386    u3_led_controller/cnt_reg_n_0_[1]
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.712 r  u3_led_controller/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.712    u3_led_controller/cnt_reg[0]_i_1__0_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.598 r  u3_led_controller/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.598    u3_led_controller/cnt_reg[4]_i_1__0_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.484 r  u3_led_controller/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    u3_led_controller/cnt_reg[8]_i_1__0_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.370 r  u3_led_controller/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.370    u3_led_controller/cnt_reg[12]_i_1__0_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.256 r  u3_led_controller/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.256    u3_led_controller/cnt_reg[16]_i_1__0_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.057 r  u3_led_controller/cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.057    u3_led_controller/cnt_reg[20]_i_1__0_n_4
    SLICE_X63Y43         FDCE                                         r  u3_led_controller/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519    38.068    u3_led_controller/clk_out2
    SLICE_X63Y43         FDCE                                         r  u3_led_controller/cnt_reg[23]/C
                         clock pessimism             -0.412    37.656    
                         clock uncertainty           -0.129    37.527    
    SLICE_X63Y43         FDCE (Setup_fdce_C_D)        0.062    37.589    u3_led_controller/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         37.589    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                 37.532    

Slack (MET) :             37.606ns  (required time - arrival time)
  Source:                 u3_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 38.068 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.635    -2.322    u3_led_controller/clk_out2
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.866 r  u3_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.386    u3_led_controller/cnt_reg_n_0_[1]
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.712 r  u3_led_controller/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.712    u3_led_controller/cnt_reg[0]_i_1__0_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.598 r  u3_led_controller/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.598    u3_led_controller/cnt_reg[4]_i_1__0_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.484 r  u3_led_controller/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    u3_led_controller/cnt_reg[8]_i_1__0_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.370 r  u3_led_controller/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.370    u3_led_controller/cnt_reg[12]_i_1__0_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.256 r  u3_led_controller/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.256    u3_led_controller/cnt_reg[16]_i_1__0_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.017 r  u3_led_controller/cnt_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.017    u3_led_controller/cnt_reg[20]_i_1__0_n_5
    SLICE_X63Y43         FDCE                                         r  u3_led_controller/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519    38.068    u3_led_controller/clk_out2
    SLICE_X63Y43         FDCE                                         r  u3_led_controller/cnt_reg[22]/C
                         clock pessimism             -0.412    37.656    
                         clock uncertainty           -0.129    37.527    
    SLICE_X63Y43         FDCE (Setup_fdce_C_D)        0.062    37.589    u3_led_controller/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         37.589    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                 37.606    

Slack (MET) :             37.622ns  (required time - arrival time)
  Source:                 u3_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 38.068 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.635    -2.322    u3_led_controller/clk_out2
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.866 r  u3_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.386    u3_led_controller/cnt_reg_n_0_[1]
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.712 r  u3_led_controller/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.712    u3_led_controller/cnt_reg[0]_i_1__0_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.598 r  u3_led_controller/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.598    u3_led_controller/cnt_reg[4]_i_1__0_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.484 r  u3_led_controller/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    u3_led_controller/cnt_reg[8]_i_1__0_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.370 r  u3_led_controller/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.370    u3_led_controller/cnt_reg[12]_i_1__0_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.256 r  u3_led_controller/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.256    u3_led_controller/cnt_reg[16]_i_1__0_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.033 r  u3_led_controller/cnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.033    u3_led_controller/cnt_reg[20]_i_1__0_n_7
    SLICE_X63Y43         FDCE                                         r  u3_led_controller/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519    38.068    u3_led_controller/clk_out2
    SLICE_X63Y43         FDCE                                         r  u3_led_controller/cnt_reg[20]/C
                         clock pessimism             -0.412    37.656    
                         clock uncertainty           -0.129    37.527    
    SLICE_X63Y43         FDCE (Setup_fdce_C_D)        0.062    37.589    u3_led_controller/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         37.589    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                 37.622    

Slack (MET) :             37.624ns  (required time - arrival time)
  Source:                 u3_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 38.067 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.635    -2.322    u3_led_controller/clk_out2
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.866 r  u3_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.386    u3_led_controller/cnt_reg_n_0_[1]
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.712 r  u3_led_controller/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.712    u3_led_controller/cnt_reg[0]_i_1__0_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.598 r  u3_led_controller/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.598    u3_led_controller/cnt_reg[4]_i_1__0_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.484 r  u3_led_controller/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    u3_led_controller/cnt_reg[8]_i_1__0_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.370 r  u3_led_controller/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.370    u3_led_controller/cnt_reg[12]_i_1__0_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.036 r  u3_led_controller/cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.036    u3_led_controller/cnt_reg[16]_i_1__0_n_6
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.518    38.067    u3_led_controller/clk_out2
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[17]/C
                         clock pessimism             -0.412    37.655    
                         clock uncertainty           -0.129    37.526    
    SLICE_X63Y42         FDCE (Setup_fdce_C_D)        0.062    37.588    u3_led_controller/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         37.588    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                 37.624    

Slack (MET) :             37.645ns  (required time - arrival time)
  Source:                 u3_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 38.067 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.635    -2.322    u3_led_controller/clk_out2
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.866 r  u3_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.386    u3_led_controller/cnt_reg_n_0_[1]
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.712 r  u3_led_controller/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.712    u3_led_controller/cnt_reg[0]_i_1__0_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.598 r  u3_led_controller/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.598    u3_led_controller/cnt_reg[4]_i_1__0_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.484 r  u3_led_controller/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    u3_led_controller/cnt_reg[8]_i_1__0_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.370 r  u3_led_controller/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.370    u3_led_controller/cnt_reg[12]_i_1__0_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.057 r  u3_led_controller/cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.057    u3_led_controller/cnt_reg[16]_i_1__0_n_4
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.518    38.067    u3_led_controller/clk_out2
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[19]/C
                         clock pessimism             -0.412    37.655    
                         clock uncertainty           -0.129    37.526    
    SLICE_X63Y42         FDCE (Setup_fdce_C_D)        0.062    37.588    u3_led_controller/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         37.588    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                 37.645    

Slack (MET) :             37.719ns  (required time - arrival time)
  Source:                 u3_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 38.067 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.635    -2.322    u3_led_controller/clk_out2
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.866 r  u3_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.386    u3_led_controller/cnt_reg_n_0_[1]
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.712 r  u3_led_controller/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.712    u3_led_controller/cnt_reg[0]_i_1__0_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.598 r  u3_led_controller/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.598    u3_led_controller/cnt_reg[4]_i_1__0_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.484 r  u3_led_controller/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    u3_led_controller/cnt_reg[8]_i_1__0_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.370 r  u3_led_controller/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.370    u3_led_controller/cnt_reg[12]_i_1__0_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.131 r  u3_led_controller/cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.131    u3_led_controller/cnt_reg[16]_i_1__0_n_5
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.518    38.067    u3_led_controller/clk_out2
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[18]/C
                         clock pessimism             -0.412    37.655    
                         clock uncertainty           -0.129    37.526    
    SLICE_X63Y42         FDCE (Setup_fdce_C_D)        0.062    37.588    u3_led_controller/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         37.588    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                 37.719    

Slack (MET) :             37.735ns  (required time - arrival time)
  Source:                 u3_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 38.067 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.635    -2.322    u3_led_controller/clk_out2
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.866 r  u3_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.386    u3_led_controller/cnt_reg_n_0_[1]
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.712 r  u3_led_controller/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.712    u3_led_controller/cnt_reg[0]_i_1__0_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.598 r  u3_led_controller/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.598    u3_led_controller/cnt_reg[4]_i_1__0_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.484 r  u3_led_controller/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    u3_led_controller/cnt_reg[8]_i_1__0_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.370 r  u3_led_controller/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.370    u3_led_controller/cnt_reg[12]_i_1__0_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.147 r  u3_led_controller/cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.147    u3_led_controller/cnt_reg[16]_i_1__0_n_7
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.518    38.067    u3_led_controller/clk_out2
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[16]/C
                         clock pessimism             -0.412    37.655    
                         clock uncertainty           -0.129    37.526    
    SLICE_X63Y42         FDCE (Setup_fdce_C_D)        0.062    37.588    u3_led_controller/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         37.588    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                 37.735    

Slack (MET) :             37.738ns  (required time - arrival time)
  Source:                 u3_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 38.067 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.635    -2.322    u3_led_controller/clk_out2
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.866 r  u3_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.386    u3_led_controller/cnt_reg_n_0_[1]
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.712 r  u3_led_controller/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.712    u3_led_controller/cnt_reg[0]_i_1__0_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.598 r  u3_led_controller/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.598    u3_led_controller/cnt_reg[4]_i_1__0_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.484 r  u3_led_controller/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    u3_led_controller/cnt_reg[8]_i_1__0_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.150 r  u3_led_controller/cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.150    u3_led_controller/cnt_reg[12]_i_1__0_n_6
    SLICE_X63Y41         FDCE                                         r  u3_led_controller/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.518    38.067    u3_led_controller/clk_out2
    SLICE_X63Y41         FDCE                                         r  u3_led_controller/cnt_reg[13]/C
                         clock pessimism             -0.412    37.655    
                         clock uncertainty           -0.129    37.526    
    SLICE_X63Y41         FDCE (Setup_fdce_C_D)        0.062    37.588    u3_led_controller/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         37.588    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                 37.738    

Slack (MET) :             37.759ns  (required time - arrival time)
  Source:                 u3_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 38.067 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.635    -2.322    u3_led_controller/clk_out2
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.866 r  u3_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.386    u3_led_controller/cnt_reg_n_0_[1]
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.712 r  u3_led_controller/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.712    u3_led_controller/cnt_reg[0]_i_1__0_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.598 r  u3_led_controller/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.598    u3_led_controller/cnt_reg[4]_i_1__0_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.484 r  u3_led_controller/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    u3_led_controller/cnt_reg[8]_i_1__0_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.171 r  u3_led_controller/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.171    u3_led_controller/cnt_reg[12]_i_1__0_n_4
    SLICE_X63Y41         FDCE                                         r  u3_led_controller/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.518    38.067    u3_led_controller/clk_out2
    SLICE_X63Y41         FDCE                                         r  u3_led_controller/cnt_reg[15]/C
                         clock pessimism             -0.412    37.655    
                         clock uncertainty           -0.129    37.526    
    SLICE_X63Y41         FDCE (Setup_fdce_C_D)        0.062    37.588    u3_led_controller/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         37.588    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                 37.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u3_led_controller/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.594    -0.325    u3_led_controller/clk_out2
    SLICE_X63Y40         FDCE                                         r  u3_led_controller/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  u3_led_controller/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.076    u3_led_controller/cnt_reg_n_0_[11]
    SLICE_X63Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.032 r  u3_led_controller/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.032    u3_led_controller/cnt_reg[8]_i_1__0_n_4
    SLICE_X63Y40         FDCE                                         r  u3_led_controller/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.865    -0.242    u3_led_controller/clk_out2
    SLICE_X63Y40         FDCE                                         r  u3_led_controller/cnt_reg[11]/C
                         clock pessimism             -0.083    -0.325    
    SLICE_X63Y40         FDCE (Hold_fdce_C_D)         0.105    -0.220    u3_led_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u3_led_controller/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.594    -0.325    u3_led_controller/clk_out2
    SLICE_X63Y41         FDCE                                         r  u3_led_controller/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  u3_led_controller/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.076    u3_led_controller/cnt_reg_n_0_[15]
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.032 r  u3_led_controller/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.032    u3_led_controller/cnt_reg[12]_i_1__0_n_4
    SLICE_X63Y41         FDCE                                         r  u3_led_controller/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.865    -0.242    u3_led_controller/clk_out2
    SLICE_X63Y41         FDCE                                         r  u3_led_controller/cnt_reg[15]/C
                         clock pessimism             -0.083    -0.325    
    SLICE_X63Y41         FDCE (Hold_fdce_C_D)         0.105    -0.220    u3_led_controller/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u3_led_controller/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.594    -0.325    u3_led_controller/clk_out2
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  u3_led_controller/cnt_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.076    u3_led_controller/cnt_reg_n_0_[19]
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.032 r  u3_led_controller/cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.032    u3_led_controller/cnt_reg[16]_i_1__0_n_4
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.865    -0.242    u3_led_controller/clk_out2
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[19]/C
                         clock pessimism             -0.083    -0.325    
    SLICE_X63Y42         FDCE (Hold_fdce_C_D)         0.105    -0.220    u3_led_controller/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u3_led_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.593    -0.326    u3_led_controller/clk_out2
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  u3_led_controller/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.077    u3_led_controller/cnt_reg_n_0_[3]
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.031 r  u3_led_controller/cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.031    u3_led_controller/cnt_reg[0]_i_1__0_n_4
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.864    -0.243    u3_led_controller/clk_out2
    SLICE_X63Y38         FDCE                                         r  u3_led_controller/cnt_reg[3]/C
                         clock pessimism             -0.083    -0.326    
    SLICE_X63Y38         FDCE (Hold_fdce_C_D)         0.105    -0.221    u3_led_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u3_led_controller/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.593    -0.326    u3_led_controller/clk_out2
    SLICE_X63Y39         FDCE                                         r  u3_led_controller/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  u3_led_controller/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.077    u3_led_controller/cnt_reg_n_0_[7]
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.031 r  u3_led_controller/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.031    u3_led_controller/cnt_reg[4]_i_1__0_n_4
    SLICE_X63Y39         FDCE                                         r  u3_led_controller/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.864    -0.243    u3_led_controller/clk_out2
    SLICE_X63Y39         FDCE                                         r  u3_led_controller/cnt_reg[7]/C
                         clock pessimism             -0.083    -0.326    
    SLICE_X63Y39         FDCE (Hold_fdce_C_D)         0.105    -0.221    u3_led_controller/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3_led_controller/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.594    -0.325    u3_led_controller/clk_out2
    SLICE_X63Y41         FDCE                                         r  u3_led_controller/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  u3_led_controller/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.079    u3_led_controller/cnt_reg_n_0_[12]
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.036 r  u3_led_controller/cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.036    u3_led_controller/cnt_reg[12]_i_1__0_n_7
    SLICE_X63Y41         FDCE                                         r  u3_led_controller/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.865    -0.242    u3_led_controller/clk_out2
    SLICE_X63Y41         FDCE                                         r  u3_led_controller/cnt_reg[12]/C
                         clock pessimism             -0.083    -0.325    
    SLICE_X63Y41         FDCE (Hold_fdce_C_D)         0.105    -0.220    u3_led_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3_led_controller/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.594    -0.325    u3_led_controller/clk_out2
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  u3_led_controller/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105    -0.079    u3_led_controller/cnt_reg_n_0_[16]
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.036 r  u3_led_controller/cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.036    u3_led_controller/cnt_reg[16]_i_1__0_n_7
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.865    -0.242    u3_led_controller/clk_out2
    SLICE_X63Y42         FDCE                                         r  u3_led_controller/cnt_reg[16]/C
                         clock pessimism             -0.083    -0.325    
    SLICE_X63Y42         FDCE (Hold_fdce_C_D)         0.105    -0.220    u3_led_controller/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3_led_controller/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.324    u3_led_controller/clk_out2
    SLICE_X63Y43         FDCE                                         r  u3_led_controller/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.183 r  u3_led_controller/cnt_reg[20]/Q
                         net (fo=1, routed)           0.105    -0.078    u3_led_controller/cnt_reg_n_0_[20]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.037 r  u3_led_controller/cnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.037    u3_led_controller/cnt_reg[20]_i_1__0_n_7
    SLICE_X63Y43         FDCE                                         r  u3_led_controller/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.866    -0.241    u3_led_controller/clk_out2
    SLICE_X63Y43         FDCE                                         r  u3_led_controller/cnt_reg[20]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X63Y43         FDCE (Hold_fdce_C_D)         0.105    -0.219    u3_led_controller/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3_led_controller/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.593    -0.326    u3_led_controller/clk_out2
    SLICE_X63Y39         FDCE                                         r  u3_led_controller/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  u3_led_controller/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.080    u3_led_controller/cnt_reg_n_0_[4]
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.035 r  u3_led_controller/cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.035    u3_led_controller/cnt_reg[4]_i_1__0_n_7
    SLICE_X63Y39         FDCE                                         r  u3_led_controller/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.864    -0.243    u3_led_controller/clk_out2
    SLICE_X63Y39         FDCE                                         r  u3_led_controller/cnt_reg[4]/C
                         clock pessimism             -0.083    -0.326    
    SLICE_X63Y39         FDCE (Hold_fdce_C_D)         0.105    -0.221    u3_led_controller/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3_led_controller/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3_led_controller/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.594    -0.325    u3_led_controller/clk_out2
    SLICE_X63Y40         FDCE                                         r  u3_led_controller/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  u3_led_controller/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.079    u3_led_controller/cnt_reg_n_0_[8]
    SLICE_X63Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.036 r  u3_led_controller/cnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.036    u3_led_controller/cnt_reg[8]_i_1__0_n_7
    SLICE_X63Y40         FDCE                                         r  u3_led_controller/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.865    -0.242    u3_led_controller/clk_out2
    SLICE_X63Y40         FDCE                                         r  u3_led_controller/cnt_reg[8]/C
                         clock pessimism             -0.083    -0.325    
    SLICE_X63Y40         FDCE (Hold_fdce_C_D)         0.105    -0.220    u3_led_controller/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   u1_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X63Y38    u3_led_controller/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X63Y40    u3_led_controller/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X63Y40    u3_led_controller/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X63Y41    u3_led_controller/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X63Y41    u3_led_controller/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X63Y41    u3_led_controller/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X63Y41    u3_led_controller/cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X63Y42    u3_led_controller/cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y38    u3_led_controller/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y38    u3_led_controller/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y43    u3_led_controller/cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y43    u3_led_controller/cnt_reg[21]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y43    u3_led_controller/cnt_reg[22]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y43    u3_led_controller/cnt_reg[23]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y38    u3_led_controller/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y38    u3_led_controller/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y39    u3_led_controller/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y39    u3_led_controller/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y38    u3_led_controller/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y40    u3_led_controller/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y40    u3_led_controller/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y41    u3_led_controller/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y41    u3_led_controller/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y41    u3_led_controller/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y41    u3_led_controller/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y42    u3_led_controller/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y42    u3_led_controller/cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y42    u3_led_controller/cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 u4_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 18.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.637    -2.320    u4_led_controller/clk_out3
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  u4_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.384    u4_led_controller/cnt_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.710 r  u4_led_controller/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.710    u4_led_controller/cnt_reg[0]_i_1__1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.596 r  u4_led_controller/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.596    u4_led_controller/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  u4_led_controller/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.482    u4_led_controller/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.368 r  u4_led_controller/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.368    u4_led_controller/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.254 r  u4_led_controller/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.254    u4_led_controller/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.140 r  u4_led_controller/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.140    u4_led_controller/cnt_reg[20]_i_1__1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.083 r  u4_led_controller/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.083    u4_led_controller/cnt_reg[24]_i_1_n_7
    SLICE_X65Y48         FDCE                                         r  u4_led_controller/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    14.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    16.457    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.548 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.520    18.069    u4_led_controller/clk_out3
    SLICE_X65Y48         FDCE                                         r  u4_led_controller/cnt_reg[24]/C
                         clock pessimism             -0.412    17.657    
                         clock uncertainty           -0.111    17.546    
    SLICE_X65Y48         FDCE (Setup_fdce_C_D)        0.062    17.608    u4_led_controller/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             17.528ns  (required time - arrival time)
  Source:                 u4_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 18.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.637    -2.320    u4_led_controller/clk_out3
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  u4_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.384    u4_led_controller/cnt_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.710 r  u4_led_controller/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.710    u4_led_controller/cnt_reg[0]_i_1__1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.596 r  u4_led_controller/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.596    u4_led_controller/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  u4_led_controller/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.482    u4_led_controller/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.368 r  u4_led_controller/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.368    u4_led_controller/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.254 r  u4_led_controller/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.254    u4_led_controller/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.080 r  u4_led_controller/cnt_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.080    u4_led_controller/cnt_reg[20]_i_1__1_n_6
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    14.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    16.457    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.548 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.520    18.069    u4_led_controller/clk_out3
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[21]/C
                         clock pessimism             -0.412    17.657    
                         clock uncertainty           -0.111    17.546    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.062    17.608    u4_led_controller/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                 17.528    

Slack (MET) :             17.549ns  (required time - arrival time)
  Source:                 u4_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 18.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.637    -2.320    u4_led_controller/clk_out3
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  u4_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.384    u4_led_controller/cnt_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.710 r  u4_led_controller/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.710    u4_led_controller/cnt_reg[0]_i_1__1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.596 r  u4_led_controller/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.596    u4_led_controller/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  u4_led_controller/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.482    u4_led_controller/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.368 r  u4_led_controller/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.368    u4_led_controller/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.254 r  u4_led_controller/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.254    u4_led_controller/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.059 r  u4_led_controller/cnt_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.059    u4_led_controller/cnt_reg[20]_i_1__1_n_4
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    14.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    16.457    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.548 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.520    18.069    u4_led_controller/clk_out3
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[23]/C
                         clock pessimism             -0.412    17.657    
                         clock uncertainty           -0.111    17.546    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.062    17.608    u4_led_controller/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                 17.549    

Slack (MET) :             17.623ns  (required time - arrival time)
  Source:                 u4_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 18.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.637    -2.320    u4_led_controller/clk_out3
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  u4_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.384    u4_led_controller/cnt_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.710 r  u4_led_controller/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.710    u4_led_controller/cnt_reg[0]_i_1__1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.596 r  u4_led_controller/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.596    u4_led_controller/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  u4_led_controller/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.482    u4_led_controller/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.368 r  u4_led_controller/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.368    u4_led_controller/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.254 r  u4_led_controller/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.254    u4_led_controller/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.015 r  u4_led_controller/cnt_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.015    u4_led_controller/cnt_reg[20]_i_1__1_n_5
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    14.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    16.457    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.548 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.520    18.069    u4_led_controller/clk_out3
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[22]/C
                         clock pessimism             -0.412    17.657    
                         clock uncertainty           -0.111    17.546    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.062    17.608    u4_led_controller/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                 17.623    

Slack (MET) :             17.639ns  (required time - arrival time)
  Source:                 u4_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 18.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.637    -2.320    u4_led_controller/clk_out3
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  u4_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.384    u4_led_controller/cnt_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.710 r  u4_led_controller/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.710    u4_led_controller/cnt_reg[0]_i_1__1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.596 r  u4_led_controller/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.596    u4_led_controller/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  u4_led_controller/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.482    u4_led_controller/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.368 r  u4_led_controller/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.368    u4_led_controller/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.254 r  u4_led_controller/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.254    u4_led_controller/cnt_reg[16]_i_1__1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.031 r  u4_led_controller/cnt_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.031    u4_led_controller/cnt_reg[20]_i_1__1_n_7
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    14.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    16.457    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.548 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.520    18.069    u4_led_controller/clk_out3
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[20]/C
                         clock pessimism             -0.412    17.657    
                         clock uncertainty           -0.111    17.546    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.062    17.608    u4_led_controller/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                 17.639    

Slack (MET) :             17.641ns  (required time - arrival time)
  Source:                 u4_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 18.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.637    -2.320    u4_led_controller/clk_out3
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  u4_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.384    u4_led_controller/cnt_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.710 r  u4_led_controller/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.710    u4_led_controller/cnt_reg[0]_i_1__1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.596 r  u4_led_controller/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.596    u4_led_controller/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  u4_led_controller/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.482    u4_led_controller/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.368 r  u4_led_controller/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.368    u4_led_controller/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.034 r  u4_led_controller/cnt_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.034    u4_led_controller/cnt_reg[16]_i_1__1_n_6
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    14.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    16.457    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.548 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.519    18.068    u4_led_controller/clk_out3
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[17]/C
                         clock pessimism             -0.412    17.656    
                         clock uncertainty           -0.111    17.545    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.062    17.607    u4_led_controller/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         17.607    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                 17.641    

Slack (MET) :             17.662ns  (required time - arrival time)
  Source:                 u4_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 18.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.637    -2.320    u4_led_controller/clk_out3
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  u4_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.384    u4_led_controller/cnt_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.710 r  u4_led_controller/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.710    u4_led_controller/cnt_reg[0]_i_1__1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.596 r  u4_led_controller/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.596    u4_led_controller/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  u4_led_controller/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.482    u4_led_controller/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.368 r  u4_led_controller/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.368    u4_led_controller/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.055 r  u4_led_controller/cnt_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.055    u4_led_controller/cnt_reg[16]_i_1__1_n_4
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    14.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    16.457    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.548 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.519    18.068    u4_led_controller/clk_out3
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[19]/C
                         clock pessimism             -0.412    17.656    
                         clock uncertainty           -0.111    17.545    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.062    17.607    u4_led_controller/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         17.607    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                 17.662    

Slack (MET) :             17.736ns  (required time - arrival time)
  Source:                 u4_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 18.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.637    -2.320    u4_led_controller/clk_out3
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  u4_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.384    u4_led_controller/cnt_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.710 r  u4_led_controller/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.710    u4_led_controller/cnt_reg[0]_i_1__1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.596 r  u4_led_controller/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.596    u4_led_controller/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  u4_led_controller/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.482    u4_led_controller/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.368 r  u4_led_controller/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.368    u4_led_controller/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.129 r  u4_led_controller/cnt_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.129    u4_led_controller/cnt_reg[16]_i_1__1_n_5
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    14.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    16.457    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.548 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.519    18.068    u4_led_controller/clk_out3
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[18]/C
                         clock pessimism             -0.412    17.656    
                         clock uncertainty           -0.111    17.545    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.062    17.607    u4_led_controller/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         17.607    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                 17.736    

Slack (MET) :             17.752ns  (required time - arrival time)
  Source:                 u4_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 18.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.637    -2.320    u4_led_controller/clk_out3
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  u4_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.384    u4_led_controller/cnt_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.710 r  u4_led_controller/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.710    u4_led_controller/cnt_reg[0]_i_1__1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.596 r  u4_led_controller/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.596    u4_led_controller/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  u4_led_controller/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.482    u4_led_controller/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.368 r  u4_led_controller/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.368    u4_led_controller/cnt_reg[12]_i_1__1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.145 r  u4_led_controller/cnt_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.145    u4_led_controller/cnt_reg[16]_i_1__1_n_7
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    14.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    16.457    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.548 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.519    18.068    u4_led_controller/clk_out3
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[16]/C
                         clock pessimism             -0.412    17.656    
                         clock uncertainty           -0.111    17.545    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.062    17.607    u4_led_controller/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         17.607    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                 17.752    

Slack (MET) :             17.755ns  (required time - arrival time)
  Source:                 u4_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 18.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.637    -2.320    u4_led_controller/clk_out3
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  u4_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.384    u4_led_controller/cnt_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.710 r  u4_led_controller/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.710    u4_led_controller/cnt_reg[0]_i_1__1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.596 r  u4_led_controller/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.596    u4_led_controller/cnt_reg[4]_i_1__1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  u4_led_controller/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.482    u4_led_controller/cnt_reg[8]_i_1__1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.148 r  u4_led_controller/cnt_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.148    u4_led_controller/cnt_reg[12]_i_1__1_n_6
    SLICE_X65Y45         FDCE                                         r  u4_led_controller/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    14.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    16.457    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.548 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.519    18.068    u4_led_controller/clk_out3
    SLICE_X65Y45         FDCE                                         r  u4_led_controller/cnt_reg[13]/C
                         clock pessimism             -0.412    17.656    
                         clock uncertainty           -0.111    17.545    
    SLICE_X65Y45         FDCE (Setup_fdce_C_D)        0.062    17.607    u4_led_controller/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         17.607    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                 17.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4_led_controller/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.596    -0.323    u4_led_controller/clk_out3
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.182 r  u4_led_controller/cnt_reg[23]/Q
                         net (fo=1, routed)           0.108    -0.074    u4_led_controller/cnt_reg_n_0_[23]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.034 r  u4_led_controller/cnt_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.034    u4_led_controller/cnt_reg[20]_i_1__1_n_4
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.867    -0.240    u4_led_controller/clk_out3
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[23]/C
                         clock pessimism             -0.083    -0.323    
    SLICE_X65Y47         FDCE (Hold_fdce_C_D)         0.105    -0.218    u4_led_controller/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4_led_controller/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.324    u4_led_controller/clk_out3
    SLICE_X65Y44         FDCE                                         r  u4_led_controller/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.183 r  u4_led_controller/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.075    u4_led_controller/cnt_reg_n_0_[11]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.033 r  u4_led_controller/cnt_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.033    u4_led_controller/cnt_reg[8]_i_1__1_n_4
    SLICE_X65Y44         FDCE                                         r  u4_led_controller/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.866    -0.241    u4_led_controller/clk_out3
    SLICE_X65Y44         FDCE                                         r  u4_led_controller/cnt_reg[11]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X65Y44         FDCE (Hold_fdce_C_D)         0.105    -0.219    u4_led_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4_led_controller/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.324    u4_led_controller/clk_out3
    SLICE_X65Y45         FDCE                                         r  u4_led_controller/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.183 r  u4_led_controller/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.075    u4_led_controller/cnt_reg_n_0_[15]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.033 r  u4_led_controller/cnt_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.033    u4_led_controller/cnt_reg[12]_i_1__1_n_4
    SLICE_X65Y45         FDCE                                         r  u4_led_controller/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.866    -0.241    u4_led_controller/clk_out3
    SLICE_X65Y45         FDCE                                         r  u4_led_controller/cnt_reg[15]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.105    -0.219    u4_led_controller/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4_led_controller/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.324    u4_led_controller/clk_out3
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.183 r  u4_led_controller/cnt_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.075    u4_led_controller/cnt_reg_n_0_[19]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.033 r  u4_led_controller/cnt_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.033    u4_led_controller/cnt_reg[16]_i_1__1_n_4
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.866    -0.241    u4_led_controller/clk_out3
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[19]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X65Y46         FDCE (Hold_fdce_C_D)         0.105    -0.219    u4_led_controller/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4_led_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.594    -0.325    u4_led_controller/clk_out3
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  u4_led_controller/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.076    u4_led_controller/cnt_reg_n_0_[3]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.032 r  u4_led_controller/cnt_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.032    u4_led_controller/cnt_reg[0]_i_1__1_n_4
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.865    -0.242    u4_led_controller/clk_out3
    SLICE_X65Y42         FDCE                                         r  u4_led_controller/cnt_reg[3]/C
                         clock pessimism             -0.083    -0.325    
    SLICE_X65Y42         FDCE (Hold_fdce_C_D)         0.105    -0.220    u4_led_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4_led_controller/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.324    u4_led_controller/clk_out3
    SLICE_X65Y43         FDCE                                         r  u4_led_controller/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.183 r  u4_led_controller/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.075    u4_led_controller/cnt_reg_n_0_[7]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.033 r  u4_led_controller/cnt_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.033    u4_led_controller/cnt_reg[4]_i_1__1_n_4
    SLICE_X65Y43         FDCE                                         r  u4_led_controller/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.866    -0.241    u4_led_controller/clk_out3
    SLICE_X65Y43         FDCE                                         r  u4_led_controller/cnt_reg[7]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X65Y43         FDCE (Hold_fdce_C_D)         0.105    -0.219    u4_led_controller/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u4_led_controller/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.596    -0.323    u4_led_controller/clk_out3
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.182 r  u4_led_controller/cnt_reg[20]/Q
                         net (fo=1, routed)           0.105    -0.077    u4_led_controller/cnt_reg_n_0_[20]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.038 r  u4_led_controller/cnt_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.038    u4_led_controller/cnt_reg[20]_i_1__1_n_7
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.867    -0.240    u4_led_controller/clk_out3
    SLICE_X65Y47         FDCE                                         r  u4_led_controller/cnt_reg[20]/C
                         clock pessimism             -0.083    -0.323    
    SLICE_X65Y47         FDCE (Hold_fdce_C_D)         0.105    -0.218    u4_led_controller/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u4_led_controller/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.324    u4_led_controller/clk_out3
    SLICE_X65Y45         FDCE                                         r  u4_led_controller/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.183 r  u4_led_controller/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.078    u4_led_controller/cnt_reg_n_0_[12]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.037 r  u4_led_controller/cnt_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.037    u4_led_controller/cnt_reg[12]_i_1__1_n_7
    SLICE_X65Y45         FDCE                                         r  u4_led_controller/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.866    -0.241    u4_led_controller/clk_out3
    SLICE_X65Y45         FDCE                                         r  u4_led_controller/cnt_reg[12]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.105    -0.219    u4_led_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u4_led_controller/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.324    u4_led_controller/clk_out3
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.183 r  u4_led_controller/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105    -0.078    u4_led_controller/cnt_reg_n_0_[16]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.037 r  u4_led_controller/cnt_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.037    u4_led_controller/cnt_reg[16]_i_1__1_n_7
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.866    -0.241    u4_led_controller/clk_out3
    SLICE_X65Y46         FDCE                                         r  u4_led_controller/cnt_reg[16]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X65Y46         FDCE (Hold_fdce_C_D)         0.105    -0.219    u4_led_controller/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u4_led_controller/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4_led_controller/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.324    u4_led_controller/clk_out3
    SLICE_X65Y43         FDCE                                         r  u4_led_controller/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.183 r  u4_led_controller/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.078    u4_led_controller/cnt_reg_n_0_[4]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.037 r  u4_led_controller/cnt_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.037    u4_led_controller/cnt_reg[4]_i_1__1_n_7
    SLICE_X65Y43         FDCE                                         r  u4_led_controller/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.866    -0.241    u4_led_controller/clk_out3
    SLICE_X65Y43         FDCE                                         r  u4_led_controller/cnt_reg[4]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X65Y43         FDCE (Hold_fdce_C_D)         0.105    -0.219    u4_led_controller/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   u1_clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X65Y42    u4_led_controller/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X65Y44    u4_led_controller/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X65Y44    u4_led_controller/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X65Y45    u4_led_controller/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X65Y45    u4_led_controller/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X65Y45    u4_led_controller/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X65Y45    u4_led_controller/cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X65Y46    u4_led_controller/cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y42    u4_led_controller/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y42    u4_led_controller/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y44    u4_led_controller/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y44    u4_led_controller/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y44    u4_led_controller/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y44    u4_led_controller/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y45    u4_led_controller/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y45    u4_led_controller/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y45    u4_led_controller/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y45    u4_led_controller/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y42    u4_led_controller/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y42    u4_led_controller/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y44    u4_led_controller/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y44    u4_led_controller/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y45    u4_led_controller/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y45    u4_led_controller/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y45    u4_led_controller/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y45    u4_led_controller/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y46    u4_led_controller/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X65Y46    u4_led_controller/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 u5_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 2.083ns (73.421%)  route 0.754ns (26.579%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 8.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.637    -2.320    u5_led_controller/clk_out4
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.802 r  u5_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.754    -1.048    u5_led_controller/cnt_reg_n_0_[1]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.391 r  u5_led_controller/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.391    u5_led_controller/cnt_reg[0]_i_1__2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  u5_led_controller/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.274    u5_led_controller/cnt_reg[4]_i_1__2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.157 r  u5_led_controller/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.157    u5_led_controller/cnt_reg[8]_i_1__2_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.040 r  u5_led_controller/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.040    u5_led_controller/cnt_reg[12]_i_1__2_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.077 r  u5_led_controller/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.077    u5_led_controller/cnt_reg[16]_i_1__2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.194 r  u5_led_controller/cnt_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.194    u5_led_controller/cnt_reg[20]_i_1__2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.517 r  u5_led_controller/cnt_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.517    u5_led_controller/cnt_reg[24]_i_1__0_n_6
    SLICE_X64Y48         FDCE                                         r  u5_led_controller/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.753     4.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.582     6.457    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.520     8.069    u5_led_controller/clk_out4
    SLICE_X64Y48         FDCE                                         r  u5_led_controller/cnt_reg[25]/C
                         clock pessimism             -0.412     7.657    
                         clock uncertainty           -0.094     7.563    
    SLICE_X64Y48         FDCE (Setup_fdce_C_D)        0.109     7.672    u5_led_controller/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 u5_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 1.979ns (72.409%)  route 0.754ns (27.591%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 8.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.637    -2.320    u5_led_controller/clk_out4
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.802 r  u5_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.754    -1.048    u5_led_controller/cnt_reg_n_0_[1]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.391 r  u5_led_controller/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.391    u5_led_controller/cnt_reg[0]_i_1__2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  u5_led_controller/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.274    u5_led_controller/cnt_reg[4]_i_1__2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.157 r  u5_led_controller/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.157    u5_led_controller/cnt_reg[8]_i_1__2_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.040 r  u5_led_controller/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.040    u5_led_controller/cnt_reg[12]_i_1__2_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.077 r  u5_led_controller/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.077    u5_led_controller/cnt_reg[16]_i_1__2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.194 r  u5_led_controller/cnt_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.194    u5_led_controller/cnt_reg[20]_i_1__2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.413 r  u5_led_controller/cnt_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.413    u5_led_controller/cnt_reg[24]_i_1__0_n_7
    SLICE_X64Y48         FDCE                                         r  u5_led_controller/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.753     4.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.582     6.457    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.520     8.069    u5_led_controller/clk_out4
    SLICE_X64Y48         FDCE                                         r  u5_led_controller/cnt_reg[24]/C
                         clock pessimism             -0.412     7.657    
                         clock uncertainty           -0.094     7.563    
    SLICE_X64Y48         FDCE (Setup_fdce_C_D)        0.109     7.672    u5_led_controller/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.271ns  (required time - arrival time)
  Source:                 u5_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 1.966ns (72.278%)  route 0.754ns (27.722%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 8.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.637    -2.320    u5_led_controller/clk_out4
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.802 r  u5_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.754    -1.048    u5_led_controller/cnt_reg_n_0_[1]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.391 r  u5_led_controller/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.391    u5_led_controller/cnt_reg[0]_i_1__2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  u5_led_controller/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.274    u5_led_controller/cnt_reg[4]_i_1__2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.157 r  u5_led_controller/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.157    u5_led_controller/cnt_reg[8]_i_1__2_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.040 r  u5_led_controller/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.040    u5_led_controller/cnt_reg[12]_i_1__2_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.077 r  u5_led_controller/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.077    u5_led_controller/cnt_reg[16]_i_1__2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.400 r  u5_led_controller/cnt_reg[20]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.400    u5_led_controller/cnt_reg[20]_i_1__2_n_6
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.753     4.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.582     6.457    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.520     8.069    u5_led_controller/clk_out4
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[21]/C
                         clock pessimism             -0.412     7.657    
                         clock uncertainty           -0.094     7.563    
    SLICE_X64Y47         FDCE (Setup_fdce_C_D)        0.109     7.672    u5_led_controller/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  7.271    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 u5_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 1.958ns (72.196%)  route 0.754ns (27.804%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 8.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.637    -2.320    u5_led_controller/clk_out4
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.802 r  u5_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.754    -1.048    u5_led_controller/cnt_reg_n_0_[1]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.391 r  u5_led_controller/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.391    u5_led_controller/cnt_reg[0]_i_1__2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  u5_led_controller/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.274    u5_led_controller/cnt_reg[4]_i_1__2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.157 r  u5_led_controller/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.157    u5_led_controller/cnt_reg[8]_i_1__2_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.040 r  u5_led_controller/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.040    u5_led_controller/cnt_reg[12]_i_1__2_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.077 r  u5_led_controller/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.077    u5_led_controller/cnt_reg[16]_i_1__2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.392 r  u5_led_controller/cnt_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.392    u5_led_controller/cnt_reg[20]_i_1__2_n_4
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.753     4.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.582     6.457    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.520     8.069    u5_led_controller/clk_out4
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[23]/C
                         clock pessimism             -0.412     7.657    
                         clock uncertainty           -0.094     7.563    
    SLICE_X64Y47         FDCE (Setup_fdce_C_D)        0.109     7.672    u5_led_controller/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 u5_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 1.882ns (71.394%)  route 0.754ns (28.606%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 8.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.637    -2.320    u5_led_controller/clk_out4
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.802 r  u5_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.754    -1.048    u5_led_controller/cnt_reg_n_0_[1]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.391 r  u5_led_controller/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.391    u5_led_controller/cnt_reg[0]_i_1__2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  u5_led_controller/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.274    u5_led_controller/cnt_reg[4]_i_1__2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.157 r  u5_led_controller/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.157    u5_led_controller/cnt_reg[8]_i_1__2_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.040 r  u5_led_controller/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.040    u5_led_controller/cnt_reg[12]_i_1__2_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.077 r  u5_led_controller/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.077    u5_led_controller/cnt_reg[16]_i_1__2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.316 r  u5_led_controller/cnt_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.316    u5_led_controller/cnt_reg[20]_i_1__2_n_5
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.753     4.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.582     6.457    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.520     8.069    u5_led_controller/clk_out4
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[22]/C
                         clock pessimism             -0.412     7.657    
                         clock uncertainty           -0.094     7.563    
    SLICE_X64Y47         FDCE (Setup_fdce_C_D)        0.109     7.672    u5_led_controller/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  7.355    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 u5_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 1.862ns (71.176%)  route 0.754ns (28.824%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 8.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.637    -2.320    u5_led_controller/clk_out4
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.802 r  u5_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.754    -1.048    u5_led_controller/cnt_reg_n_0_[1]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.391 r  u5_led_controller/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.391    u5_led_controller/cnt_reg[0]_i_1__2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  u5_led_controller/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.274    u5_led_controller/cnt_reg[4]_i_1__2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.157 r  u5_led_controller/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.157    u5_led_controller/cnt_reg[8]_i_1__2_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.040 r  u5_led_controller/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.040    u5_led_controller/cnt_reg[12]_i_1__2_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.077 r  u5_led_controller/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.077    u5_led_controller/cnt_reg[16]_i_1__2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.296 r  u5_led_controller/cnt_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     0.296    u5_led_controller/cnt_reg[20]_i_1__2_n_7
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.753     4.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.582     6.457    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.520     8.069    u5_led_controller/clk_out4
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[20]/C
                         clock pessimism             -0.412     7.657    
                         clock uncertainty           -0.094     7.563    
    SLICE_X64Y47         FDCE (Setup_fdce_C_D)        0.109     7.672    u5_led_controller/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 u5_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 1.849ns (71.032%)  route 0.754ns (28.968%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 8.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.637    -2.320    u5_led_controller/clk_out4
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.802 r  u5_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.754    -1.048    u5_led_controller/cnt_reg_n_0_[1]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.391 r  u5_led_controller/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.391    u5_led_controller/cnt_reg[0]_i_1__2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  u5_led_controller/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.274    u5_led_controller/cnt_reg[4]_i_1__2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.157 r  u5_led_controller/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.157    u5_led_controller/cnt_reg[8]_i_1__2_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.040 r  u5_led_controller/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.040    u5_led_controller/cnt_reg[12]_i_1__2_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.283 r  u5_led_controller/cnt_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.283    u5_led_controller/cnt_reg[16]_i_1__2_n_6
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.753     4.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.582     6.457    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.519     8.068    u5_led_controller/clk_out4
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[17]/C
                         clock pessimism             -0.412     7.656    
                         clock uncertainty           -0.094     7.562    
    SLICE_X64Y46         FDCE (Setup_fdce_C_D)        0.109     7.671    u5_led_controller/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 u5_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.841ns (70.942%)  route 0.754ns (29.058%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 8.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.637    -2.320    u5_led_controller/clk_out4
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.802 r  u5_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.754    -1.048    u5_led_controller/cnt_reg_n_0_[1]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.391 r  u5_led_controller/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.391    u5_led_controller/cnt_reg[0]_i_1__2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  u5_led_controller/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.274    u5_led_controller/cnt_reg[4]_i_1__2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.157 r  u5_led_controller/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.157    u5_led_controller/cnt_reg[8]_i_1__2_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.040 r  u5_led_controller/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.040    u5_led_controller/cnt_reg[12]_i_1__2_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.275 r  u5_led_controller/cnt_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.275    u5_led_controller/cnt_reg[16]_i_1__2_n_4
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.753     4.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.582     6.457    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.519     8.068    u5_led_controller/clk_out4
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[19]/C
                         clock pessimism             -0.412     7.656    
                         clock uncertainty           -0.094     7.562    
    SLICE_X64Y46         FDCE (Setup_fdce_C_D)        0.109     7.671    u5_led_controller/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 u5_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.765ns (70.066%)  route 0.754ns (29.934%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 8.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.637    -2.320    u5_led_controller/clk_out4
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.802 r  u5_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.754    -1.048    u5_led_controller/cnt_reg_n_0_[1]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.391 r  u5_led_controller/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.391    u5_led_controller/cnt_reg[0]_i_1__2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  u5_led_controller/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.274    u5_led_controller/cnt_reg[4]_i_1__2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.157 r  u5_led_controller/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.157    u5_led_controller/cnt_reg[8]_i_1__2_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.040 r  u5_led_controller/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.040    u5_led_controller/cnt_reg[12]_i_1__2_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.199 r  u5_led_controller/cnt_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.199    u5_led_controller/cnt_reg[16]_i_1__2_n_5
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.753     4.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.582     6.457    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.519     8.068    u5_led_controller/clk_out4
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[18]/C
                         clock pessimism             -0.412     7.656    
                         clock uncertainty           -0.094     7.562    
    SLICE_X64Y46         FDCE (Setup_fdce_C_D)        0.109     7.671    u5_led_controller/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 u5_led_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.745ns (69.826%)  route 0.754ns (30.174%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 8.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.637    -2.320    u5_led_controller/clk_out4
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.802 r  u5_led_controller/cnt_reg[1]/Q
                         net (fo=1, routed)           0.754    -1.048    u5_led_controller/cnt_reg_n_0_[1]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.391 r  u5_led_controller/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.391    u5_led_controller/cnt_reg[0]_i_1__2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  u5_led_controller/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.274    u5_led_controller/cnt_reg[4]_i_1__2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.157 r  u5_led_controller/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.157    u5_led_controller/cnt_reg[8]_i_1__2_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.040 r  u5_led_controller/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.040    u5_led_controller/cnt_reg[12]_i_1__2_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.179 r  u5_led_controller/cnt_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     0.179    u5_led_controller/cnt_reg[16]_i_1__2_n_7
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.753     4.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.582     6.457    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.519     8.068    u5_led_controller/clk_out4
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[16]/C
                         clock pessimism             -0.412     7.656    
                         clock uncertainty           -0.094     7.562    
    SLICE_X64Y46         FDCE (Setup_fdce_C_D)        0.109     7.671    u5_led_controller/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  7.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u5_led_controller/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.596    -0.323    u5_led_controller/clk_out4
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.159 r  u5_led_controller/cnt_reg[22]/Q
                         net (fo=1, routed)           0.114    -0.045    u5_led_controller/cnt_reg_n_0_[22]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.065 r  u5_led_controller/cnt_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.065    u5_led_controller/cnt_reg[20]_i_1__2_n_5
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.867    -0.240    u5_led_controller/clk_out4
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[22]/C
                         clock pessimism             -0.083    -0.323    
    SLICE_X64Y47         FDCE (Hold_fdce_C_D)         0.134    -0.189    u5_led_controller/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u5_led_controller/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.595    -0.324    u5_led_controller/clk_out4
    SLICE_X64Y44         FDCE                                         r  u5_led_controller/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.160 r  u5_led_controller/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.046    u5_led_controller/cnt_reg_n_0_[10]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.064 r  u5_led_controller/cnt_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.064    u5_led_controller/cnt_reg[8]_i_1__2_n_5
    SLICE_X64Y44         FDCE                                         r  u5_led_controller/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.866    -0.241    u5_led_controller/clk_out4
    SLICE_X64Y44         FDCE                                         r  u5_led_controller/cnt_reg[10]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X64Y44         FDCE (Hold_fdce_C_D)         0.134    -0.190    u5_led_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u5_led_controller/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.595    -0.324    u5_led_controller/clk_out4
    SLICE_X64Y45         FDCE                                         r  u5_led_controller/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.160 r  u5_led_controller/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.046    u5_led_controller/cnt_reg_n_0_[14]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.064 r  u5_led_controller/cnt_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.064    u5_led_controller/cnt_reg[12]_i_1__2_n_5
    SLICE_X64Y45         FDCE                                         r  u5_led_controller/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.866    -0.241    u5_led_controller/clk_out4
    SLICE_X64Y45         FDCE                                         r  u5_led_controller/cnt_reg[14]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X64Y45         FDCE (Hold_fdce_C_D)         0.134    -0.190    u5_led_controller/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u5_led_controller/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.595    -0.324    u5_led_controller/clk_out4
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.160 r  u5_led_controller/cnt_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.046    u5_led_controller/cnt_reg_n_0_[18]
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.064 r  u5_led_controller/cnt_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.064    u5_led_controller/cnt_reg[16]_i_1__2_n_5
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.866    -0.241    u5_led_controller/clk_out4
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[18]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X64Y46         FDCE (Hold_fdce_C_D)         0.134    -0.190    u5_led_controller/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u5_led_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.594    -0.325    u5_led_controller/clk_out4
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.161 r  u5_led_controller/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.047    u5_led_controller/cnt_reg_n_0_[2]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.063 r  u5_led_controller/cnt_reg[0]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.063    u5_led_controller/cnt_reg[0]_i_1__2_n_5
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.865    -0.242    u5_led_controller/clk_out4
    SLICE_X64Y42         FDCE                                         r  u5_led_controller/cnt_reg[2]/C
                         clock pessimism             -0.083    -0.325    
    SLICE_X64Y42         FDCE (Hold_fdce_C_D)         0.134    -0.191    u5_led_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u5_led_controller/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.595    -0.324    u5_led_controller/clk_out4
    SLICE_X64Y43         FDCE                                         r  u5_led_controller/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.160 r  u5_led_controller/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.046    u5_led_controller/cnt_reg_n_0_[6]
    SLICE_X64Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.064 r  u5_led_controller/cnt_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.064    u5_led_controller/cnt_reg[4]_i_1__2_n_5
    SLICE_X64Y43         FDCE                                         r  u5_led_controller/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.866    -0.241    u5_led_controller/clk_out4
    SLICE_X64Y43         FDCE                                         r  u5_led_controller/cnt_reg[6]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X64Y43         FDCE (Hold_fdce_C_D)         0.134    -0.190    u5_led_controller/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u5_led_controller/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.596    -0.323    u5_led_controller/clk_out4
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.159 r  u5_led_controller/cnt_reg[22]/Q
                         net (fo=1, routed)           0.114    -0.045    u5_led_controller/cnt_reg_n_0_[22]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.101 r  u5_led_controller/cnt_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.101    u5_led_controller/cnt_reg[20]_i_1__2_n_4
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.867    -0.240    u5_led_controller/clk_out4
    SLICE_X64Y47         FDCE                                         r  u5_led_controller/cnt_reg[23]/C
                         clock pessimism             -0.083    -0.323    
    SLICE_X64Y47         FDCE (Hold_fdce_C_D)         0.134    -0.189    u5_led_controller/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u5_led_controller/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.595    -0.324    u5_led_controller/clk_out4
    SLICE_X64Y44         FDCE                                         r  u5_led_controller/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.160 r  u5_led_controller/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.046    u5_led_controller/cnt_reg_n_0_[10]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.100 r  u5_led_controller/cnt_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.100    u5_led_controller/cnt_reg[8]_i_1__2_n_4
    SLICE_X64Y44         FDCE                                         r  u5_led_controller/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.866    -0.241    u5_led_controller/clk_out4
    SLICE_X64Y44         FDCE                                         r  u5_led_controller/cnt_reg[11]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X64Y44         FDCE (Hold_fdce_C_D)         0.134    -0.190    u5_led_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u5_led_controller/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.595    -0.324    u5_led_controller/clk_out4
    SLICE_X64Y45         FDCE                                         r  u5_led_controller/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.160 r  u5_led_controller/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.046    u5_led_controller/cnt_reg_n_0_[14]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.100 r  u5_led_controller/cnt_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.100    u5_led_controller/cnt_reg[12]_i_1__2_n_4
    SLICE_X64Y45         FDCE                                         r  u5_led_controller/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.866    -0.241    u5_led_controller/clk_out4
    SLICE_X64Y45         FDCE                                         r  u5_led_controller/cnt_reg[15]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X64Y45         FDCE (Hold_fdce_C_D)         0.134    -0.190    u5_led_controller/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u5_led_controller/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5_led_controller/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.595    -0.324    u5_led_controller/clk_out4
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.160 r  u5_led_controller/cnt_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.046    u5_led_controller/cnt_reg_n_0_[18]
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.100 r  u5_led_controller/cnt_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.100    u5_led_controller/cnt_reg[16]_i_1__2_n_4
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.866    -0.241    u5_led_controller/clk_out4
    SLICE_X64Y46         FDCE                                         r  u5_led_controller/cnt_reg[19]/C
                         clock pessimism             -0.083    -0.324    
    SLICE_X64Y46         FDCE (Hold_fdce_C_D)         0.134    -0.190    u5_led_controller/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   u1_clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X64Y42    u5_led_controller/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X64Y44    u5_led_controller/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X64Y44    u5_led_controller/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X64Y45    u5_led_controller/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X64Y45    u5_led_controller/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X64Y45    u5_led_controller/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X64Y45    u5_led_controller/cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X64Y46    u5_led_controller/cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y42    u5_led_controller/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y42    u5_led_controller/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y42    u5_led_controller/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y42    u5_led_controller/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y44    u5_led_controller/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y44    u5_led_controller/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y45    u5_led_controller/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y45    u5_led_controller/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y45    u5_led_controller/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y45    u5_led_controller/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y42    u5_led_controller/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y44    u5_led_controller/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y44    u5_led_controller/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y44    u5_led_controller/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y44    u5_led_controller/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y45    u5_led_controller/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y45    u5_led_controller/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y45    u5_led_controller/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y45    u5_led_controller/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X64Y45    u5_led_controller/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4   u1_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



