# Synchronous_FIFO
This repository features the design and verification of a synchronous FIFO using SystemVerilog.

SIMULATION WAVEFORM
![image](https://github.com/user-attachments/assets/8f35e4a2-1e3a-4a7b-832e-44871ffeb630)
