INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:20:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.138ns  (required time - arrival time)
  Source:                 buffer19/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 1.361ns (21.927%)  route 4.846ns (78.073%))
  Logic Levels:           15  (CARRY4=4 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3000, unset)         0.508     0.508    buffer19/clk
                         FDRE                                         r  buffer19/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer19/dataReg_reg[2]/Q
                         net (fo=6, unplaced)         0.420     1.154    buffer19/control/Q[2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.273 r  buffer19/control/result__6_carry_i_3__2/O
                         net (fo=7, unplaced)         0.740     2.013    buffer19/control/dataReg_reg[2]_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.056 f  buffer19/control/outputValid_i_4__3/O
                         net (fo=33, unplaced)        0.316     2.372    buffer24/control/outputValid_reg_17
                         LUT6 (Prop_lut6_I1_O)        0.043     2.415 f  buffer24/control/alpha_ready_INST_0_i_4/O
                         net (fo=3, unplaced)         0.262     2.677    control_merge0/tehb/control/transmitValue_reg_12
                         LUT5 (Prop_lut5_I2_O)        0.043     2.720 f  control_merge0/tehb/control/fullReg_i_2__21/O
                         net (fo=6, unplaced)         0.276     2.996    control_merge0/fork_valid/generateBlocks[0].regblock/fullReg_reg_1
                         LUT5 (Prop_lut5_I3_O)        0.043     3.039 f  control_merge0/fork_valid/generateBlocks[0].regblock/fullReg_i_2__17/O
                         net (fo=3, unplaced)         0.262     3.301    control_merge1/fork_valid/generateBlocks[0].regblock/outputValid_reg_0
                         LUT2 (Prop_lut2_I1_O)        0.043     3.344 r  control_merge1/fork_valid/generateBlocks[0].regblock/outputValid_i_3__0/O
                         net (fo=3, unplaced)         0.262     3.606    control_merge1/fork_valid/generateBlocks[0].regblock/transmitValue_reg_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.649 r  control_merge1/fork_valid/generateBlocks[0].regblock/Full_i_2__0/O
                         net (fo=4, unplaced)         0.268     3.917    buffer8/fifo/Full_reg_3
                         LUT2 (Prop_lut2_I1_O)        0.047     3.964 f  buffer8/fifo/Empty_i_3/O
                         net (fo=21, unplaced)        0.305     4.269    lsq3/handshake_lsq_lsq3_core/stq_data_6_q_reg[0]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.312 r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_4__0/O
                         net (fo=3, unplaced)         0.477     4.789    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.034 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     5.041    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.091 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.091    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_4__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.141 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.141    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_9_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     5.300 f  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_8__0/O[1]
                         net (fo=1, unplaced)         0.318     5.618    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_01[13]
                         LUT6 (Prop_lut6_I5_O)        0.121     5.739 r  lsq3/handshake_lsq_lsq3_core/stq_data_5_q[31]_i_2__0/O
                         net (fo=34, unplaced)        0.317     6.056    lsq3/handshake_lsq_lsq3_core/stq_data_wen_5
                         LUT2 (Prop_lut2_I0_O)        0.043     6.099 r  lsq3/handshake_lsq_lsq3_core/stq_data_5_q[31]_i_1__0/O
                         net (fo=32, unplaced)        0.616     6.715    lsq3/handshake_lsq_lsq3_core/stq_data_5_q[31]_i_1__0_n_0
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=3000, unset)         0.483    14.183    lsq3/handshake_lsq_lsq3_core/clk
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[0]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
                         FDRE (Setup_fdre_C_R)       -0.294    13.853    lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  7.138    




