// Seed: 1947738015
module module_0;
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input wand id_3
);
  tri id_5 = id_0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_8;
  module_0();
  assign id_7 = id_8;
  assign id_8 = ~id_2;
  tri1 id_9;
  wire id_10;
  id_11(
      .product(id_5), .id_0(id_9), .id_1(1 < id_8), .id_2(1), .id_3(id_9), .id_4(1'b0)
  );
  wire id_12;
  assign id_9 = 1'd0;
  id_13(
      .id_0(id_12), .id_1(id_5), .id_2(1), .id_3(1 & 1 - id_6[1-1][1])
  );
endmodule
