# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_5.srcs/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../lab_5.srcs/sources_1/imports/lab5/ClockGenerator.v" \
"../../../../lab_5.srcs/sources_1/imports/lab5/I2C_Transmit.v" \
"../../../../lab_5.srcs/sources_1/imports/lab5/okCoreHarness.v" \
"../../../../lab_5.srcs/sources_1/imports/lab5/okLibrary.v" \
"../../../../lab_5.srcs/sources_1/imports/lab5/okWireOut.v" \
"../../../../lab_5.srcs/sources_1/imports/lab5/JTEG_Test_File.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
