

================================================================
== Vitis HLS Report for 'M2S_addr_ap_uint_8_ap_uint_8_s'
================================================================
* Date:           Wed Feb 24 15:49:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1_VITIS_LOOP_61_2  |        ?|        ?|        11|          2|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 23 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 12 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 24 [1/1] (1.09ns)   --->   "%offsets_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %offsets" [./dma.h:56->deform.cpp:157]   --->   Operation 24 'read' 'offsets_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (1.09ns)   --->   "%batch_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %batch" [./dma.h:56->deform.cpp:157]   --->   Operation 25 'read' 'batch_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (1.09ns)   --->   "%deform_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %deform" [./dma.h:56->deform.cpp:157]   --->   Operation 26 'read' 'deform_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (1.09ns)   --->   "%skip3_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %skip3" [./dma.h:56->deform.cpp:157]   --->   Operation 27 'read' 'skip3_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (1.09ns)   --->   "%CONV_D_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %CONV_D_loc"   --->   Operation 28 'read' 'CONV_D_loc_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.52ns)   --->   "%select_ln57 = select i1 %deform_read, i32 %batch_read, i32 0" [./dma.h:57->deform.cpp:157]   --->   Operation 29 'select' 'select_ln57' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 30 [5/5] (2.02ns)   --->   "%mul_i_i = mul i32 %CONV_D_loc_read, i32 %CONV_D_loc_read"   --->   Operation 30 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 31 [4/5] (2.02ns)   --->   "%mul_i_i = mul i32 %CONV_D_loc_read, i32 %CONV_D_loc_read"   --->   Operation 31 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 32 [3/5] (2.02ns)   --->   "%mul_i_i = mul i32 %CONV_D_loc_read, i32 %CONV_D_loc_read"   --->   Operation 32 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 33 [2/5] (2.02ns)   --->   "%mul_i_i = mul i32 %CONV_D_loc_read, i32 %CONV_D_loc_read"   --->   Operation 33 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 34 [1/5] (2.02ns)   --->   "%mul_i_i = mul i32 %CONV_D_loc_read, i32 %CONV_D_loc_read"   --->   Operation 34 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i32 %select_ln57" [./dma.h:56->deform.cpp:157]   --->   Operation 35 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i32 %mul_i_i" [./dma.h:56->deform.cpp:157]   --->   Operation 36 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [5/5] (2.02ns)   --->   "%mul_ln56 = mul i64 %zext_ln56, i64 %zext_ln56_1" [./dma.h:56->deform.cpp:157]   --->   Operation 37 'mul' 'mul_ln56' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 38 [4/5] (2.02ns)   --->   "%mul_ln56 = mul i64 %zext_ln56, i64 %zext_ln56_1" [./dma.h:56->deform.cpp:157]   --->   Operation 38 'mul' 'mul_ln56' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 39 [3/5] (2.02ns)   --->   "%mul_ln56 = mul i64 %zext_ln56, i64 %zext_ln56_1" [./dma.h:56->deform.cpp:157]   --->   Operation 39 'mul' 'mul_ln56' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.02>
ST_10 : Operation 40 [2/5] (2.02ns)   --->   "%mul_ln56 = mul i64 %zext_ln56, i64 %zext_ln56_1" [./dma.h:56->deform.cpp:157]   --->   Operation 40 'mul' 'mul_ln56' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.02>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem5, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_11, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_mem, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %deform, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %offsets, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV_D_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_mem, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem5, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_11, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/5] (2.02ns)   --->   "%mul_ln56 = mul i64 %zext_ln56, i64 %zext_ln56_1" [./dma.h:56->deform.cpp:157]   --->   Operation 50 'mul' 'mul_ln56' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 51 [1/1] (0.48ns)   --->   "%br_ln60 = br void" [./dma.h:60->deform.cpp:157]   --->   Operation 51 'br' 'br_ln60' <Predicate = true> <Delay = 0.48>

State 12 <SV = 11> <Delay = 1.63>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %entry, i64 %add_ln60, void %.split._crit_edge.i.i" [./dma.h:60->deform.cpp:157]   --->   Operation 52 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%rep = phi i32 0, void %entry, i32 %add_ln61, void %.split._crit_edge.i.i" [./dma.h:61->deform.cpp:157]   --->   Operation 53 'phi' 'rep' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (1.47ns)   --->   "%add_ln60 = add i64 %indvar_flatten, i64 1" [./dma.h:60->deform.cpp:157]   --->   Operation 54 'add' 'add_ln60' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 55 [1/1] (1.48ns)   --->   "%icmp_ln60 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln56" [./dma.h:60->deform.cpp:157]   --->   Operation 55 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %._crit_edge.loopexit.i.i, void %.exit" [./dma.h:60->deform.cpp:157]   --->   Operation 56 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (1.11ns)   --->   "%icmp_ln61 = icmp_eq  i32 %rep, i32 %mul_i_i" [./dma.h:61->deform.cpp:157]   --->   Operation 57 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 58 [1/1] (0.52ns)   --->   "%select_ln60 = select i1 %icmp_ln61, i32 0, i32 %rep" [./dma.h:60->deform.cpp:157]   --->   Operation 58 'select' 'select_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %skip3_read, void, void %.split._crit_edge.i.i" [./dma.h:63->deform.cpp:157]   --->   Operation 59 'br' 'br_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.47>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_1_VITIS_LOOP_61_2_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %select_ln60" [./dma.h:61->deform.cpp:157]   --->   Operation 61 'zext' 'zext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [./dma.h:61->deform.cpp:157]   --->   Operation 62 'specpipeline' 'specpipeline_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [./dma.h:61->deform.cpp:157]   --->   Operation 63 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (1.47ns)   --->   "%add_ln64 = add i64 %offsets_read, i64 %zext_ln61" [./dma.h:64->deform.cpp:157]   --->   Operation 64 'add' 'add_ln64' <Predicate = (!icmp_ln60 & !skip3_read)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%gmem5_addr = getelementptr i8 %gmem5, i64 %add_ln64" [./dma.h:64->deform.cpp:157]   --->   Operation 65 'getelementptr' 'gmem5_addr' <Predicate = (!icmp_ln60 & !skip3_read)> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (1.20ns)   --->   "%add_ln61 = add i32 %select_ln60, i32 1" [./dma.h:61->deform.cpp:157]   --->   Operation 66 'add' 'add_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.19>
ST_14 : Operation 68 [7/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 68 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.19>
ST_15 : Operation 69 [6/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 69 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.19>
ST_16 : Operation 70 [5/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 70 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.19>
ST_17 : Operation 71 [4/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 71 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.19>
ST_18 : Operation 72 [3/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 72 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.19>
ST_19 : Operation 73 [2/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 73 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.19>
ST_20 : Operation 74 [1/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 74 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.19>
ST_21 : Operation 75 [1/1] (2.19ns)   --->   "%gmem5_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem5_addr" [./dma.h:64->deform.cpp:157]   --->   Operation 75 'read' 'gmem5_addr_read' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 1.09>
ST_22 : Operation 76 [1/1] (1.09ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %s_mem, i8 %gmem5_addr_read" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'write' 'write_ln174' <Predicate = (!skip3_read)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln65 = br void %.split._crit_edge.i.i" [./dma.h:65->deform.cpp:157]   --->   Operation 77 'br' 'br_ln65' <Predicate = (!skip3_read)> <Delay = 0.00>

State 23 <SV = 12> <Delay = 0.00>
ST_23 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ s_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ offsets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ batch]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV_D_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ deform]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ skip3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
offsets_read      (read         ) [ 001111111111111111111110]
batch_read        (read         ) [ 000000000000000000000000]
deform_read       (read         ) [ 000000000000000000000000]
skip3_read        (read         ) [ 001111111111111111111110]
CONV_D_loc_read   (read         ) [ 001111100000000000000000]
select_ln57       (select       ) [ 001111110000000000000000]
mul_i_i           (mul          ) [ 000000011111111111111110]
zext_ln56         (zext         ) [ 000000001111000000000000]
zext_ln56_1       (zext         ) [ 000000001111000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000]
mul_ln56          (mul          ) [ 000000000000111111111110]
br_ln60           (br           ) [ 000000000001111111111110]
indvar_flatten    (phi          ) [ 000000000000111111111110]
rep               (phi          ) [ 000000000000111111111110]
add_ln60          (add          ) [ 000000000001111111111110]
icmp_ln60         (icmp         ) [ 000000000000111111111110]
br_ln60           (br           ) [ 000000000000000000000000]
icmp_ln61         (icmp         ) [ 000000000000000000000000]
select_ln60       (select       ) [ 000000000000010000000000]
br_ln63           (br           ) [ 000000000000000000000000]
specloopname_ln0  (specloopname ) [ 000000000000000000000000]
zext_ln61         (zext         ) [ 000000000000000000000000]
specpipeline_ln61 (specpipeline ) [ 000000000000000000000000]
specloopname_ln61 (specloopname ) [ 000000000000000000000000]
add_ln64          (add          ) [ 000000000000000000000000]
gmem5_addr        (getelementptr) [ 000000000000111111111100]
add_ln61          (add          ) [ 000000000001111111111110]
br_ln0            (br           ) [ 000000000001111111111110]
gmem5_load_req    (readreq      ) [ 000000000000000000000000]
gmem5_addr_read   (read         ) [ 000000000000100000000010]
write_ln174       (write        ) [ 000000000000000000000000]
br_ln65           (br           ) [ 000000000000000000000000]
ret_ln0           (ret          ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_mem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="offsets">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offsets"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="batch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="CONV_D_loc">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV_D_loc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="deform">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deform"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="skip3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_60_1_VITIS_LOOP_61_2_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="offsets_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="offsets_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="batch_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="batch_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="deform_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="deform_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="skip3_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip3_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="CONV_D_loc_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CONV_D_loc_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_readreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="1"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem5_load_req/14 "/>
</bind>
</comp>

<comp id="103" class="1004" name="gmem5_addr_read_read_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="8"/>
<pin id="106" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem5_addr_read/21 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln174_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="1"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/22 "/>
</bind>
</comp>

<comp id="115" class="1005" name="indvar_flatten_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="indvar_flatten_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="64" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/12 "/>
</bind>
</comp>

<comp id="126" class="1005" name="rep_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rep (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="rep_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rep/12 "/>
</bind>
</comp>

<comp id="137" class="1004" name="select_ln57_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i_i/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln56_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="6"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln56_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln56/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln60_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln60_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="1"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln61_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="6"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/12 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln60_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60/12 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln61_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/13 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln64_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="12"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/13 "/>
</bind>
</comp>

<comp id="193" class="1004" name="gmem5_addr_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr/13 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln61_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/13 "/>
</bind>
</comp>

<comp id="204" class="1005" name="offsets_read_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="12"/>
<pin id="206" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="offsets_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="skip3_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="11"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip3_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="CONV_D_loc_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CONV_D_loc_read "/>
</bind>
</comp>

<comp id="219" class="1005" name="select_ln57_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="6"/>
<pin id="221" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="select_ln57 "/>
</bind>
</comp>

<comp id="224" class="1005" name="mul_i_i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="230" class="1005" name="zext_ln56_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="235" class="1005" name="zext_ln56_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln56_1 "/>
</bind>
</comp>

<comp id="240" class="1005" name="mul_ln56_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln56 "/>
</bind>
</comp>

<comp id="245" class="1005" name="add_ln60_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln60_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="254" class="1005" name="select_ln60_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln60 "/>
</bind>
</comp>

<comp id="260" class="1005" name="gmem5_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr "/>
</bind>
</comp>

<comp id="266" class="1005" name="add_ln61_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="271" class="1005" name="gmem5_addr_read_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="1"/>
<pin id="273" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="62" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="78" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="72" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="119" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="119" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="130" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="130" pin="4"/><net_sink comp="177" pin=2"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="66" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="212"><net_src comp="84" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="90" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="222"><net_src comp="137" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="227"><net_src comp="145" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="233"><net_src comp="149" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="238"><net_src comp="152" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="243"><net_src comp="155" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="248"><net_src comp="161" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="253"><net_src comp="167" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="177" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="263"><net_src comp="193" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="269"><net_src comp="199" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="274"><net_src comp="103" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_mem | {22 }
 - Input state : 
	Port: M2S_addr<ap_uint<8>, ap_uint<8> > : gmem5 | {14 15 16 17 18 19 20 21 }
	Port: M2S_addr<ap_uint<8>, ap_uint<8> > : offsets | {1 }
	Port: M2S_addr<ap_uint<8>, ap_uint<8> > : batch | {1 }
	Port: M2S_addr<ap_uint<8>, ap_uint<8> > : CONV_D_loc | {1 }
	Port: M2S_addr<ap_uint<8>, ap_uint<8> > : deform | {1 }
	Port: M2S_addr<ap_uint<8>, ap_uint<8> > : skip3 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		mul_ln56 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln60 : 1
		icmp_ln60 : 1
		br_ln60 : 2
		icmp_ln61 : 1
		select_ln60 : 2
	State 13
		add_ln64 : 1
		gmem5_addr : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_145         |    0    |   215   |    1    |
|          |          grp_fu_155         |    0    |   215   |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln60_fu_161       |    0    |    0    |    71   |
|    add   |       add_ln64_fu_188       |    0    |    0    |    71   |
|          |       add_ln61_fu_199       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln57_fu_137     |    0    |    0    |    32   |
|          |      select_ln60_fu_177     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln60_fu_167      |    0    |    0    |    29   |
|          |       icmp_ln61_fu_172      |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |   offsets_read_read_fu_66   |    0    |    0    |    0    |
|          |    batch_read_read_fu_72    |    0    |    0    |    0    |
|   read   |    deform_read_read_fu_78   |    0    |    0    |    0    |
|          |    skip3_read_read_fu_84    |    0    |    0    |    0    |
|          |  CONV_D_loc_read_read_fu_90 |    0    |    0    |    0    |
|          | gmem5_addr_read_read_fu_103 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_96      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln174_write_fu_108  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln56_fu_149      |    0    |    0    |    0    |
|   zext   |      zext_ln56_1_fu_152     |    0    |    0    |    0    |
|          |       zext_ln61_fu_185      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   430   |   296   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|CONV_D_loc_read_reg_213|   32   |
|    add_ln60_reg_245   |   64   |
|    add_ln61_reg_266   |   32   |
|gmem5_addr_read_reg_271|    8   |
|   gmem5_addr_reg_260  |    8   |
|   icmp_ln60_reg_250   |    1   |
| indvar_flatten_reg_115|   64   |
|    mul_i_i_reg_224    |   32   |
|    mul_ln56_reg_240   |   64   |
|  offsets_read_reg_204 |   64   |
|      rep_reg_126      |   32   |
|  select_ln57_reg_219  |   32   |
|  select_ln60_reg_254  |   32   |
|   skip3_read_reg_209  |    1   |
|  zext_ln56_1_reg_235  |   64   |
|   zext_ln56_reg_230   |   64   |
+-----------------------+--------+
|         Total         |   594  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_155 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_155 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  0.978  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   430  |   296  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   594  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |  1024  |   314  |
+-----------+--------+--------+--------+--------+
