// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2024.1_2/1117371 Production Release
//  HLS Date:       Fri Jun 28 23:58:31 PDT 2024
// 
//  Generated by:   dr655@ecelinux-16.ece.cornell.edu
//  Generated date: Thu Nov 28 19:39:39 2024
// ----------------------------------------------------------------------

// 
module dutmgc_rom_40_32_19_1 (addr, data_out
);
  input [4:0]addr ;
  output [18:0]data_out ;


  // Constants for ROM dimensions
  parameter n_width    = 19;
  parameter n_size     = 32;
  parameter n_numports = 1;
  parameter n_addr_w   = 5;
  parameter n_inreg    = 0;
  parameter n_outreg   = 0;

  // Declare storage for memory elements
  reg [18:0] mem [31:0];

  // Declare output registers
  reg [18:0] data_out_t;

  // Initialize ROM contents
  initial begin: rom_init_blk
    mem[0] <= 19'b0000000000101000010;
    mem[1] <= 19'b0000001010001111110;
    mem[2] <= 19'b1111101100100110111;
    mem[3] <= 19'b0000001000110101000;
    mem[4] <= 19'b1111111111101011110;
    mem[5] <= 19'b0000001000001100101;
    mem[6] <= 19'b1111010101010001101;
    mem[7] <= 19'b1111110000100011001;
    mem[8] <= 19'b0000010000001111001;
    mem[9] <= 19'b0000000010101011100;
    mem[10] <= 19'b0000000001111001000;
    mem[11] <= 19'b1111101110010101111;
    mem[12] <= 19'b1010110101101110011;
    mem[13] <= 19'b1111000101010001000;
    mem[14] <= 19'b0011111100000101010;
    mem[15] <= 19'b0010100100101111011;
    mem[16] <= 19'b0000010110011000101;
    mem[17] <= 19'b1111111010101000111;
    mem[18] <= 19'b0000001001001001001;
    mem[19] <= 19'b1111111010011110110;
    mem[20] <= 19'b1100000010011111010;
    mem[21] <= 19'b0010000100001011101;
    mem[22] <= 19'b0010111101010111111;
    mem[23] <= 19'b0100000100000111010;
    mem[24] <= 19'b0000000001100100111;
    mem[25] <= 19'b1111111101111100110;
    mem[26] <= 19'b0000000011011101111;
    mem[27] <= 19'b1111100111111000010;
    mem[28] <= 19'b1110010000011101100;
    mem[29] <= 19'b1110011010101110011;
    mem[30] <= 19'b0011110000011010100;
    mem[31] <= 19'b0001000001000001000;
  end


  // Combinational ROM read block
  always@(*)
  begin
    data_out_t <= mem[addr];
  end

  // Output register assignment
  assign data_out = data_out_t;

endmodule


