

================================================================
== Vitis HLS Report for 'sha256Digest_256_s'
================================================================
* Date:           Wed Jun  7 23:11:31 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  4.826 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS_fu_274  |sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS  |       67|       67|  0.737 us|  0.737 us|   67|   67|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA256_DIGEST_MAIN   |        ?|        ?|        72|          -|          -|     ?|        no|
        | + LOOP_SHA256_DIGEST_NBLK  |       70|       70|        70|          -|          -|     1|        no|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_3_loc = alloca i64 1"   --->   Operation 6 'alloca' 'a_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_3_loc = alloca i64 1"   --->   Operation 7 'alloca' 'b_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_3_loc = alloca i64 1"   --->   Operation 8 'alloca' 'c_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%d_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'd_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%e_3_loc = alloca i64 1"   --->   Operation 10 'alloca' 'e_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%f_3_loc = alloca i64 1"   --->   Operation 11 'alloca' 'f_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%g_3_loc = alloca i64 1"   --->   Operation 12 'alloca' 'g_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%h_1_loc = alloca i64 1"   --->   Operation 13 'alloca' 'h_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %w_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm2, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm2, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.63ns)   --->   "%end_flag = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632]   --->   Operation 22 'read' 'end_flag' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%br_ln632 = br void %for.cond" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632]   --->   Operation 23 'br' 'br_ln632' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%end_flag_1 = phi i1 %end_flag, void %entry, i1 %end_flag_2, void %for.inc123.loopexit"   --->   Operation 24 'phi' 'end_flag_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln632 = br i1 %end_flag_1, void %LOOP_SHA256_DIGEST_NBLK, void %for.end129" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632]   --->   Operation 25 'br' 'br_ln632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln632 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632]   --->   Operation 26 'specloopname' 'specloopname_ln632' <Predicate = (!end_flag_1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.63ns)   --->   "%blk_num = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %nblk_strm2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:634]   --->   Operation 27 'read' 'blk_num' <Predicate = (!end_flag_1)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 28 [1/1] (0.42ns)   --->   "%br_ln663 = br void %LOOP_SHA256_UPDATE_64_ROUNDS" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 28 'br' 'br_ln663' <Predicate = (!end_flag_1)> <Delay = 0.42>
ST_2 : Operation 29 [1/1] (1.83ns)   --->   "%write_ln734 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_hash_strm, i1 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:734]   --->   Operation 29 'write' 'write_ln734' <Predicate = (end_flag_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln736 = ret" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:736]   --->   Operation 30 'ret' 'ret_ln736' <Predicate = (end_flag_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%h = phi i32 1541459225, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln695, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:695]   --->   Operation 31 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%g = phi i32 528734635, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln694, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:694]   --->   Operation 32 'phi' 'g' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%f = phi i32 2600822924, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln693, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:693]   --->   Operation 33 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%e = phi i32 1359893119, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln692, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:692]   --->   Operation 34 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%d = phi i32 2773480762, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln691, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:691]   --->   Operation 35 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c = phi i32 1013904242, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln690, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:690]   --->   Operation 36 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%b = phi i32 3144134277, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln689, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:689]   --->   Operation 37 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%a = phi i32 1779033703, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln688, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:688]   --->   Operation 38 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%n = phi i64 0, void %LOOP_SHA256_DIGEST_NBLK, i64 %n_1, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1"   --->   Operation 39 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.08ns)   --->   "%icmp_ln663 = icmp_eq  i64 %n, i64 %blk_num" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 40 'icmp' 'icmp_ln663' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.08ns)   --->   "%n_1 = add i64 %n, i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 41 'add' 'n_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln663 = br i1 %icmp_ln663, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1, void %for.inc123.loopexit" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 42 'br' 'br_ln663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 43 'wait' 'empty' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.42ns)   --->   "%call_ln695 = call void @sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS, i32 %h, i32 %g, i32 %f, i32 %e, i32 %d, i32 %c, i32 %b, i32 %a, i32 %w_strm, i32 %h_1_loc, i32 %g_3_loc, i32 %f_3_loc, i32 %e_3_loc, i32 %d_1_loc, i32 %c_3_loc, i32 %b_3_loc, i32 %a_3_loc" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:695]   --->   Operation 44 'call' 'call_ln695' <Predicate = (!icmp_ln663)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%t0 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 45 'partselect' 't0' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%t3 = trunc i32 %a" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 46 'trunc' 't3' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%t0_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 47 'partselect' 't0_1' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%t3_1 = trunc i32 %b" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 48 'trunc' 't3_1' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%t0_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %c, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 49 'partselect' 't0_2' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%t3_2 = trunc i32 %c" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 50 'trunc' 't3_2' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%t0_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %d, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 51 'partselect' 't0_3' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%t3_3 = trunc i32 %d" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 52 'trunc' 't3_3' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%t0_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %e, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 53 'partselect' 't0_4' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%t3_4 = trunc i32 %e" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 54 'trunc' 't3_4' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%t0_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %f, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 55 'partselect' 't0_5' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%t3_5 = trunc i32 %f" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 56 'trunc' 't3_5' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%t0_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %g, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 57 'partselect' 't0_6' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%t3_6 = trunc i32 %g" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 58 'trunc' 't3_6' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%t0_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %h, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 59 'partselect' 't0_7' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%t3_7 = trunc i32 %h" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 60 'trunc' 't3_7' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %h, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 61 'partselect' 'tmp' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %h, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 62 'partselect' 'tmp_1' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %g, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 63 'partselect' 'tmp_2' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %g, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 64 'partselect' 'tmp_3' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %f, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 65 'partselect' 'tmp_4' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %f, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 66 'partselect' 'tmp_5' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %e, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 67 'partselect' 'tmp_6' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %e, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 68 'partselect' 'tmp_7' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %d, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 69 'partselect' 'tmp_8' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %d, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 70 'partselect' 'tmp_9' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %c, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 71 'partselect' 'tmp_s' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %c, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 72 'partselect' 'tmp_10' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 73 'partselect' 'tmp_11' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 74 'partselect' 'tmp_12' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 75 'partselect' 'tmp_13' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 76 'partselect' 'tmp_14' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%w256 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %t3_7, i8 %tmp, i8 %tmp_1, i8 %t0_7, i8 %t3_6, i8 %tmp_2, i8 %tmp_3, i8 %t0_6, i8 %t3_5, i8 %tmp_4, i8 %tmp_5, i8 %t0_5, i8 %t3_4, i8 %tmp_6, i8 %tmp_7, i8 %t0_4, i8 %t3_3, i8 %tmp_8, i8 %tmp_9, i8 %t0_3, i8 %t3_2, i8 %tmp_s, i8 %tmp_10, i8 %t0_2, i8 %t3_1, i8 %tmp_11, i8 %tmp_12, i8 %t0_1, i8 %t3, i8 %tmp_13, i8 %tmp_14, i8 %t0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 77 'bitconcatenate' 'w256' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.83ns)   --->   "%write_ln730 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %hash_strm, i256 %w256" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:730]   --->   Operation 78 'write' 'write_ln730' <Predicate = (icmp_ln663)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 1> <FIFO>
ST_3 : Operation 79 [1/1] (1.83ns)   --->   "%write_ln732 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_hash_strm, i1 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:732]   --->   Operation 79 'write' 'write_ln732' <Predicate = (icmp_ln663)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 80 [1/1] (1.63ns)   --->   "%end_flag_2 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632]   --->   Operation 80 'read' 'end_flag_2' <Predicate = (icmp_ln663)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln632 = br void %for.cond" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632]   --->   Operation 81 'br' 'br_ln632' <Predicate = (icmp_ln663)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln695 = call void @sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS, i32 %h, i32 %g, i32 %f, i32 %e, i32 %d, i32 %c, i32 %b, i32 %a, i32 %w_strm, i32 %h_1_loc, i32 %g_3_loc, i32 %f_3_loc, i32 %e_3_loc, i32 %d_1_loc, i32 %c_3_loc, i32 %b_3_loc, i32 %a_3_loc" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:695]   --->   Operation 82 'call' 'call_ln695' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.01>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln664 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:664]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln664' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln663 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 84 'specloopname' 'specloopname_ln663' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 85 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%h_1_loc_load = load i32 %h_1_loc"   --->   Operation 86 'load' 'h_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%g_3_loc_load = load i32 %g_3_loc"   --->   Operation 87 'load' 'g_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%f_3_loc_load = load i32 %f_3_loc"   --->   Operation 88 'load' 'f_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%e_3_loc_load = load i32 %e_3_loc"   --->   Operation 89 'load' 'e_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%d_1_loc_load = load i32 %d_1_loc"   --->   Operation 90 'load' 'd_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%c_3_loc_load = load i32 %c_3_loc"   --->   Operation 91 'load' 'c_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%b_3_loc_load = load i32 %b_3_loc"   --->   Operation 92 'load' 'b_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%a_3_loc_load = load i32 %a_3_loc"   --->   Operation 93 'load' 'a_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.01ns)   --->   "%add_ln688 = add i32 %a_3_loc_load, i32 %a" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:688]   --->   Operation 94 'add' 'add_ln688' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.01ns)   --->   "%add_ln689 = add i32 %b_3_loc_load, i32 %b" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:689]   --->   Operation 95 'add' 'add_ln689' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.01ns)   --->   "%add_ln690 = add i32 %c_3_loc_load, i32 %c" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:690]   --->   Operation 96 'add' 'add_ln690' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.01ns)   --->   "%add_ln691 = add i32 %d_1_loc_load, i32 %d" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:691]   --->   Operation 97 'add' 'add_ln691' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.01ns)   --->   "%add_ln692 = add i32 %e_3_loc_load, i32 %e" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:692]   --->   Operation 98 'add' 'add_ln692' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.01ns)   --->   "%add_ln693 = add i32 %f_3_loc_load, i32 %f" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:693]   --->   Operation 99 'add' 'add_ln693' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.01ns)   --->   "%add_ln694 = add i32 %g_3_loc_load, i32 %g" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:694]   --->   Operation 100 'add' 'add_ln694' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.01ns)   --->   "%add_ln695 = add i32 %h_1_loc_load, i32 %h" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:695]   --->   Operation 101 'add' 'add_ln695' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%speclatency_ln665 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 65, void @empty_25" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:665]   --->   Operation 102 'speclatency' 'speclatency_ln665' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:696]   --->   Operation 103 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln663 = br void %LOOP_SHA256_UPDATE_64_ROUNDS" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 104 'br' 'br_ln663' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nblk_strm2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ end_nblk_strm2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hash_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ end_hash_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_3_loc                 (alloca           ) [ 001111]
b_3_loc                 (alloca           ) [ 001111]
c_3_loc                 (alloca           ) [ 001111]
d_1_loc                 (alloca           ) [ 001111]
e_3_loc                 (alloca           ) [ 001111]
f_3_loc                 (alloca           ) [ 001111]
g_3_loc                 (alloca           ) [ 001111]
h_1_loc                 (alloca           ) [ 001111]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
end_flag                (read             ) [ 011111]
br_ln632                (br               ) [ 011111]
end_flag_1              (phi              ) [ 001111]
br_ln632                (br               ) [ 000000]
specloopname_ln632      (specloopname     ) [ 000000]
blk_num                 (read             ) [ 000111]
br_ln663                (br               ) [ 001111]
write_ln734             (write            ) [ 000000]
ret_ln736               (ret              ) [ 000000]
h                       (phi              ) [ 000111]
g                       (phi              ) [ 000111]
f                       (phi              ) [ 000111]
e                       (phi              ) [ 000111]
d                       (phi              ) [ 000111]
c                       (phi              ) [ 000111]
b                       (phi              ) [ 000111]
a                       (phi              ) [ 000111]
n                       (phi              ) [ 000100]
icmp_ln663              (icmp             ) [ 001111]
n_1                     (add              ) [ 001111]
br_ln663                (br               ) [ 000000]
empty                   (wait             ) [ 000000]
t0                      (partselect       ) [ 000000]
t3                      (trunc            ) [ 000000]
t0_1                    (partselect       ) [ 000000]
t3_1                    (trunc            ) [ 000000]
t0_2                    (partselect       ) [ 000000]
t3_2                    (trunc            ) [ 000000]
t0_3                    (partselect       ) [ 000000]
t3_3                    (trunc            ) [ 000000]
t0_4                    (partselect       ) [ 000000]
t3_4                    (trunc            ) [ 000000]
t0_5                    (partselect       ) [ 000000]
t3_5                    (trunc            ) [ 000000]
t0_6                    (partselect       ) [ 000000]
t3_6                    (trunc            ) [ 000000]
t0_7                    (partselect       ) [ 000000]
t3_7                    (trunc            ) [ 000000]
tmp                     (partselect       ) [ 000000]
tmp_1                   (partselect       ) [ 000000]
tmp_2                   (partselect       ) [ 000000]
tmp_3                   (partselect       ) [ 000000]
tmp_4                   (partselect       ) [ 000000]
tmp_5                   (partselect       ) [ 000000]
tmp_6                   (partselect       ) [ 000000]
tmp_7                   (partselect       ) [ 000000]
tmp_8                   (partselect       ) [ 000000]
tmp_9                   (partselect       ) [ 000000]
tmp_s                   (partselect       ) [ 000000]
tmp_10                  (partselect       ) [ 000000]
tmp_11                  (partselect       ) [ 000000]
tmp_12                  (partselect       ) [ 000000]
tmp_13                  (partselect       ) [ 000000]
tmp_14                  (partselect       ) [ 000000]
w256                    (bitconcatenate   ) [ 000000]
write_ln730             (write            ) [ 000000]
write_ln732             (write            ) [ 000000]
end_flag_2              (read             ) [ 011111]
br_ln632                (br               ) [ 011111]
call_ln695              (call             ) [ 000000]
speclooptripcount_ln664 (speclooptripcount) [ 000000]
specloopname_ln663      (specloopname     ) [ 000000]
rbegin                  (specregionbegin  ) [ 000000]
h_1_loc_load            (load             ) [ 000000]
g_3_loc_load            (load             ) [ 000000]
f_3_loc_load            (load             ) [ 000000]
e_3_loc_load            (load             ) [ 000000]
d_1_loc_load            (load             ) [ 000000]
c_3_loc_load            (load             ) [ 000000]
b_3_loc_load            (load             ) [ 000000]
a_3_loc_load            (load             ) [ 000000]
add_ln688               (add              ) [ 001111]
add_ln689               (add              ) [ 001111]
add_ln690               (add              ) [ 001111]
add_ln691               (add              ) [ 001111]
add_ln692               (add              ) [ 001111]
add_ln693               (add              ) [ 001111]
add_ln694               (add              ) [ 001111]
add_ln695               (add              ) [ 001111]
speclatency_ln665       (speclatency      ) [ 000000]
rend                    (specregionend    ) [ 000000]
br_ln663                (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nblk_strm2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nblk_strm2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="end_nblk_strm2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hash_strm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash_strm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="end_hash_strm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_hash_strm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="a_3_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_3_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_3_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_3_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="c_3_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="d_1_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_1_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="e_3_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_3_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="f_3_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f_3_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="g_3_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_3_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="h_1_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_1_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="end_flag/1 end_flag_2/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="blk_num_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blk_num/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln734/2 write_ln732/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln730_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="256" slack="0"/>
<pin id="153" dir="0" index="2" bw="256" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln730/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="end_flag_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="end_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="end_flag_1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_flag_1/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="h_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="h_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="32" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="g_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="g_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="30" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="g/3 "/>
</bind>
</comp>

<comp id="191" class="1005" name="f_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="f_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="32" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f/3 "/>
</bind>
</comp>

<comp id="203" class="1005" name="e_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="e_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e/3 "/>
</bind>
</comp>

<comp id="215" class="1005" name="d_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="d_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="32" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="c_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="c_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="32" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="b_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="b_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="32" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="251" class="1005" name="a_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="a_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="263" class="1005" name="n_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="n_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="64" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="0" index="3" bw="32" slack="0"/>
<pin id="279" dir="0" index="4" bw="32" slack="0"/>
<pin id="280" dir="0" index="5" bw="32" slack="0"/>
<pin id="281" dir="0" index="6" bw="32" slack="0"/>
<pin id="282" dir="0" index="7" bw="32" slack="0"/>
<pin id="283" dir="0" index="8" bw="32" slack="0"/>
<pin id="284" dir="0" index="9" bw="32" slack="0"/>
<pin id="285" dir="0" index="10" bw="32" slack="2"/>
<pin id="286" dir="0" index="11" bw="32" slack="2"/>
<pin id="287" dir="0" index="12" bw="32" slack="2"/>
<pin id="288" dir="0" index="13" bw="32" slack="2"/>
<pin id="289" dir="0" index="14" bw="32" slack="2"/>
<pin id="290" dir="0" index="15" bw="32" slack="2"/>
<pin id="291" dir="0" index="16" bw="32" slack="2"/>
<pin id="292" dir="0" index="17" bw="32" slack="2"/>
<pin id="293" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln695/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln663_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln663/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="n_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="t0_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t0/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="t3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t3/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="t0_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="6" slack="0"/>
<pin id="333" dir="0" index="3" bw="6" slack="0"/>
<pin id="334" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t0_1/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="t3_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t3_1/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="t0_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t0_2/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="t3_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t3_2/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="t0_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t0_3/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="t3_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t3_3/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="t0_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t0_4/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="t3_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t3_4/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="t0_5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="0" index="3" bw="6" slack="0"/>
<pin id="390" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t0_5/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="t3_5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t3_5/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="t0_6_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t0_6/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="t3_6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t3_6/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="t0_7_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="0" index="3" bw="6" slack="0"/>
<pin id="418" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t0_7/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="t3_7_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t3_7/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="0" index="3" bw="5" slack="0"/>
<pin id="432" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="6" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="0" index="3" bw="5" slack="0"/>
<pin id="452" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="0" index="3" bw="6" slack="0"/>
<pin id="462" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="0"/>
<pin id="471" dir="0" index="3" bw="5" slack="0"/>
<pin id="472" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_5_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="6" slack="0"/>
<pin id="481" dir="0" index="3" bw="6" slack="0"/>
<pin id="482" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_6_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="0" index="3" bw="5" slack="0"/>
<pin id="492" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_7_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="6" slack="0"/>
<pin id="501" dir="0" index="3" bw="6" slack="0"/>
<pin id="502" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_8_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="0" index="3" bw="5" slack="0"/>
<pin id="512" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_9_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="6" slack="0"/>
<pin id="521" dir="0" index="3" bw="6" slack="0"/>
<pin id="522" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_s_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="0" index="3" bw="5" slack="0"/>
<pin id="532" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_10_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="6" slack="0"/>
<pin id="541" dir="0" index="3" bw="6" slack="0"/>
<pin id="542" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_11_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="0" index="2" bw="5" slack="0"/>
<pin id="551" dir="0" index="3" bw="5" slack="0"/>
<pin id="552" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_12_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="6" slack="0"/>
<pin id="561" dir="0" index="3" bw="6" slack="0"/>
<pin id="562" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_13_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="0" index="2" bw="5" slack="0"/>
<pin id="571" dir="0" index="3" bw="5" slack="0"/>
<pin id="572" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_14_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="0" index="2" bw="6" slack="0"/>
<pin id="581" dir="0" index="3" bw="6" slack="0"/>
<pin id="582" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="w256_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="256" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="0"/>
<pin id="591" dir="0" index="3" bw="8" slack="0"/>
<pin id="592" dir="0" index="4" bw="8" slack="0"/>
<pin id="593" dir="0" index="5" bw="8" slack="0"/>
<pin id="594" dir="0" index="6" bw="8" slack="0"/>
<pin id="595" dir="0" index="7" bw="8" slack="0"/>
<pin id="596" dir="0" index="8" bw="8" slack="0"/>
<pin id="597" dir="0" index="9" bw="8" slack="0"/>
<pin id="598" dir="0" index="10" bw="8" slack="0"/>
<pin id="599" dir="0" index="11" bw="8" slack="0"/>
<pin id="600" dir="0" index="12" bw="8" slack="0"/>
<pin id="601" dir="0" index="13" bw="8" slack="0"/>
<pin id="602" dir="0" index="14" bw="8" slack="0"/>
<pin id="603" dir="0" index="15" bw="8" slack="0"/>
<pin id="604" dir="0" index="16" bw="8" slack="0"/>
<pin id="605" dir="0" index="17" bw="8" slack="0"/>
<pin id="606" dir="0" index="18" bw="8" slack="0"/>
<pin id="607" dir="0" index="19" bw="8" slack="0"/>
<pin id="608" dir="0" index="20" bw="8" slack="0"/>
<pin id="609" dir="0" index="21" bw="8" slack="0"/>
<pin id="610" dir="0" index="22" bw="8" slack="0"/>
<pin id="611" dir="0" index="23" bw="8" slack="0"/>
<pin id="612" dir="0" index="24" bw="8" slack="0"/>
<pin id="613" dir="0" index="25" bw="8" slack="0"/>
<pin id="614" dir="0" index="26" bw="8" slack="0"/>
<pin id="615" dir="0" index="27" bw="8" slack="0"/>
<pin id="616" dir="0" index="28" bw="8" slack="0"/>
<pin id="617" dir="0" index="29" bw="8" slack="0"/>
<pin id="618" dir="0" index="30" bw="8" slack="0"/>
<pin id="619" dir="0" index="31" bw="8" slack="0"/>
<pin id="620" dir="0" index="32" bw="8" slack="0"/>
<pin id="621" dir="1" index="33" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="w256/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="h_1_loc_load_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="4"/>
<pin id="658" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1_loc_load/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="g_3_loc_load_load_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="4"/>
<pin id="661" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_3_loc_load/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="f_3_loc_load_load_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="4"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_3_loc_load/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="e_3_loc_load_load_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="4"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_3_loc_load/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="d_1_loc_load_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="4"/>
<pin id="670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_1_loc_load/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="c_3_loc_load_load_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="4"/>
<pin id="673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_loc_load/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="b_3_loc_load_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="4"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_3_loc_load/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="a_3_loc_load_load_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="4"/>
<pin id="679" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_3_loc_load/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln688_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="2"/>
<pin id="683" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln688/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln689_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="2"/>
<pin id="689" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln689/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln690_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="2"/>
<pin id="695" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln690/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln691_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="2"/>
<pin id="701" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln692_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="2"/>
<pin id="707" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln693_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="2"/>
<pin id="713" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln693/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln694_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="2"/>
<pin id="719" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln694/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln695_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="2"/>
<pin id="725" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/5 "/>
</bind>
</comp>

<comp id="728" class="1005" name="a_3_loc_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="2"/>
<pin id="730" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_3_loc "/>
</bind>
</comp>

<comp id="734" class="1005" name="b_3_loc_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="2"/>
<pin id="736" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_3_loc "/>
</bind>
</comp>

<comp id="740" class="1005" name="c_3_loc_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="2"/>
<pin id="742" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c_3_loc "/>
</bind>
</comp>

<comp id="746" class="1005" name="d_1_loc_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="2"/>
<pin id="748" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="d_1_loc "/>
</bind>
</comp>

<comp id="752" class="1005" name="e_3_loc_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="2"/>
<pin id="754" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="e_3_loc "/>
</bind>
</comp>

<comp id="758" class="1005" name="f_3_loc_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="2"/>
<pin id="760" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="f_3_loc "/>
</bind>
</comp>

<comp id="764" class="1005" name="g_3_loc_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="2"/>
<pin id="766" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="g_3_loc "/>
</bind>
</comp>

<comp id="770" class="1005" name="h_1_loc_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="2"/>
<pin id="772" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="h_1_loc "/>
</bind>
</comp>

<comp id="776" class="1005" name="end_flag_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="end_flag "/>
</bind>
</comp>

<comp id="781" class="1005" name="blk_num_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="64" slack="1"/>
<pin id="783" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="blk_num "/>
</bind>
</comp>

<comp id="789" class="1005" name="n_1_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="end_flag_2_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="end_flag_2 "/>
</bind>
</comp>

<comp id="799" class="1005" name="add_ln688_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln688 "/>
</bind>
</comp>

<comp id="804" class="1005" name="add_ln689_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln689 "/>
</bind>
</comp>

<comp id="809" class="1005" name="add_ln690_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln690 "/>
</bind>
</comp>

<comp id="814" class="1005" name="add_ln691_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="819" class="1005" name="add_ln692_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln692 "/>
</bind>
</comp>

<comp id="824" class="1005" name="add_ln693_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln693 "/>
</bind>
</comp>

<comp id="829" class="1005" name="add_ln694_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln694 "/>
</bind>
</comp>

<comp id="834" class="1005" name="add_ln695_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="80" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="82" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="294"><net_src comp="62" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="295"><net_src comp="171" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="296"><net_src comp="183" pin="4"/><net_sink comp="274" pin=2"/></net>

<net id="297"><net_src comp="195" pin="4"/><net_sink comp="274" pin=3"/></net>

<net id="298"><net_src comp="207" pin="4"/><net_sink comp="274" pin=4"/></net>

<net id="299"><net_src comp="219" pin="4"/><net_sink comp="274" pin=5"/></net>

<net id="300"><net_src comp="231" pin="4"/><net_sink comp="274" pin=6"/></net>

<net id="301"><net_src comp="243" pin="4"/><net_sink comp="274" pin=7"/></net>

<net id="302"><net_src comp="255" pin="4"/><net_sink comp="274" pin=8"/></net>

<net id="303"><net_src comp="4" pin="0"/><net_sink comp="274" pin=9"/></net>

<net id="308"><net_src comp="267" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="267" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="10" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="255" pin="4"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="66" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="328"><net_src comp="255" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="243" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="66" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="342"><net_src comp="243" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="64" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="231" pin="4"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="66" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="356"><net_src comp="231" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="219" pin="4"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="66" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="68" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="370"><net_src comp="219" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="207" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="207" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="195" pin="4"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="66" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="398"><net_src comp="195" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="64" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="183" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="68" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="412"><net_src comp="183" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="64" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="171" pin="4"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="66" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="171" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="64" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="171" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="70" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="72" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="171" pin="4"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="74" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="76" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="183" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="70" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="72" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="463"><net_src comp="64" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="183" pin="4"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="74" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="76" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="473"><net_src comp="64" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="195" pin="4"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="72" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="195" pin="4"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="74" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="76" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="493"><net_src comp="64" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="207" pin="4"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="70" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="72" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="503"><net_src comp="64" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="207" pin="4"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="74" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="76" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="513"><net_src comp="64" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="219" pin="4"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="70" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="72" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="523"><net_src comp="64" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="219" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="74" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="533"><net_src comp="64" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="231" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="70" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="72" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="543"><net_src comp="64" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="231" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="74" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="76" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="553"><net_src comp="64" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="243" pin="4"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="70" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="72" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="563"><net_src comp="64" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="243" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="74" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="566"><net_src comp="76" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="573"><net_src comp="64" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="255" pin="4"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="70" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="72" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="583"><net_src comp="64" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="255" pin="4"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="74" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="76" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="622"><net_src comp="78" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="623"><net_src comp="423" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="624"><net_src comp="427" pin="4"/><net_sink comp="587" pin=2"/></net>

<net id="625"><net_src comp="437" pin="4"/><net_sink comp="587" pin=3"/></net>

<net id="626"><net_src comp="413" pin="4"/><net_sink comp="587" pin=4"/></net>

<net id="627"><net_src comp="409" pin="1"/><net_sink comp="587" pin=5"/></net>

<net id="628"><net_src comp="447" pin="4"/><net_sink comp="587" pin=6"/></net>

<net id="629"><net_src comp="457" pin="4"/><net_sink comp="587" pin=7"/></net>

<net id="630"><net_src comp="399" pin="4"/><net_sink comp="587" pin=8"/></net>

<net id="631"><net_src comp="395" pin="1"/><net_sink comp="587" pin=9"/></net>

<net id="632"><net_src comp="467" pin="4"/><net_sink comp="587" pin=10"/></net>

<net id="633"><net_src comp="477" pin="4"/><net_sink comp="587" pin=11"/></net>

<net id="634"><net_src comp="385" pin="4"/><net_sink comp="587" pin=12"/></net>

<net id="635"><net_src comp="381" pin="1"/><net_sink comp="587" pin=13"/></net>

<net id="636"><net_src comp="487" pin="4"/><net_sink comp="587" pin=14"/></net>

<net id="637"><net_src comp="497" pin="4"/><net_sink comp="587" pin=15"/></net>

<net id="638"><net_src comp="371" pin="4"/><net_sink comp="587" pin=16"/></net>

<net id="639"><net_src comp="367" pin="1"/><net_sink comp="587" pin=17"/></net>

<net id="640"><net_src comp="507" pin="4"/><net_sink comp="587" pin=18"/></net>

<net id="641"><net_src comp="517" pin="4"/><net_sink comp="587" pin=19"/></net>

<net id="642"><net_src comp="357" pin="4"/><net_sink comp="587" pin=20"/></net>

<net id="643"><net_src comp="353" pin="1"/><net_sink comp="587" pin=21"/></net>

<net id="644"><net_src comp="527" pin="4"/><net_sink comp="587" pin=22"/></net>

<net id="645"><net_src comp="537" pin="4"/><net_sink comp="587" pin=23"/></net>

<net id="646"><net_src comp="343" pin="4"/><net_sink comp="587" pin=24"/></net>

<net id="647"><net_src comp="339" pin="1"/><net_sink comp="587" pin=25"/></net>

<net id="648"><net_src comp="547" pin="4"/><net_sink comp="587" pin=26"/></net>

<net id="649"><net_src comp="557" pin="4"/><net_sink comp="587" pin=27"/></net>

<net id="650"><net_src comp="329" pin="4"/><net_sink comp="587" pin=28"/></net>

<net id="651"><net_src comp="325" pin="1"/><net_sink comp="587" pin=29"/></net>

<net id="652"><net_src comp="567" pin="4"/><net_sink comp="587" pin=30"/></net>

<net id="653"><net_src comp="577" pin="4"/><net_sink comp="587" pin=31"/></net>

<net id="654"><net_src comp="315" pin="4"/><net_sink comp="587" pin=32"/></net>

<net id="655"><net_src comp="587" pin="33"/><net_sink comp="150" pin=2"/></net>

<net id="684"><net_src comp="677" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="251" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="674" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="239" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="671" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="227" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="668" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="215" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="665" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="203" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="662" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="191" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="659" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="179" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="656" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="167" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="98" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="274" pin=17"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="737"><net_src comp="102" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="274" pin=16"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="743"><net_src comp="106" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="274" pin=15"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="749"><net_src comp="110" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="274" pin=14"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="755"><net_src comp="114" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="274" pin=13"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="761"><net_src comp="118" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="274" pin=12"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="767"><net_src comp="122" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="274" pin=11"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="773"><net_src comp="126" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="274" pin=10"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="779"><net_src comp="130" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="784"><net_src comp="136" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="792"><net_src comp="309" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="797"><net_src comp="130" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="802"><net_src comp="680" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="807"><net_src comp="686" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="812"><net_src comp="692" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="817"><net_src comp="698" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="822"><net_src comp="704" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="827"><net_src comp="710" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="832"><net_src comp="716" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="837"><net_src comp="722" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="171" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hash_strm | {3 }
	Port: end_hash_strm | {2 3 }
 - Input state : 
	Port: sha256Digest<256> : nblk_strm2 | {2 }
	Port: sha256Digest<256> : end_nblk_strm2 | {1 3 }
	Port: sha256Digest<256> : w_strm | {3 4 }
  - Chain level:
	State 1
	State 2
		br_ln632 : 1
	State 3
		icmp_ln663 : 1
		n_1 : 1
		br_ln663 : 2
		call_ln695 : 1
		t0 : 1
		t3 : 1
		t0_1 : 1
		t3_1 : 1
		t0_2 : 1
		t3_2 : 1
		t0_3 : 1
		t3_3 : 1
		t0_4 : 1
		t3_4 : 1
		t0_5 : 1
		t3_5 : 1
		t0_6 : 1
		t3_6 : 1
		t0_7 : 1
		t3_7 : 1
		tmp : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 1
		tmp_8 : 1
		tmp_9 : 1
		tmp_s : 1
		tmp_10 : 1
		tmp_11 : 1
		tmp_12 : 1
		tmp_13 : 1
		tmp_14 : 1
		w256 : 2
		write_ln730 : 3
	State 4
	State 5
		add_ln688 : 1
		add_ln689 : 1
		add_ln690 : 1
		add_ln691 : 1
		add_ln692 : 1
		add_ln693 : 1
		add_ln694 : 1
		add_ln695 : 1
		rend : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                          |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|
|   call   | grp_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS_fu_274 |   302   |   943   |
|----------|-------------------------------------------------------------------|---------|---------|
|          |                             n_1_fu_309                            |    0    |    71   |
|          |                          add_ln688_fu_680                         |    0    |    39   |
|          |                          add_ln689_fu_686                         |    0    |    39   |
|          |                          add_ln690_fu_692                         |    0    |    39   |
|    add   |                          add_ln691_fu_698                         |    0    |    39   |
|          |                          add_ln692_fu_704                         |    0    |    39   |
|          |                          add_ln693_fu_710                         |    0    |    39   |
|          |                          add_ln694_fu_716                         |    0    |    39   |
|          |                          add_ln695_fu_722                         |    0    |    39   |
|----------|-------------------------------------------------------------------|---------|---------|
|   icmp   |                         icmp_ln663_fu_304                         |    0    |    71   |
|----------|-------------------------------------------------------------------|---------|---------|
|   read   |                          grp_read_fu_130                          |    0    |    0    |
|          |                        blk_num_read_fu_136                        |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   write  |                          grp_write_fu_142                         |    0    |    0    |
|          |                      write_ln730_write_fu_150                     |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|          |                             t0_fu_315                             |    0    |    0    |
|          |                            t0_1_fu_329                            |    0    |    0    |
|          |                            t0_2_fu_343                            |    0    |    0    |
|          |                            t0_3_fu_357                            |    0    |    0    |
|          |                            t0_4_fu_371                            |    0    |    0    |
|          |                            t0_5_fu_385                            |    0    |    0    |
|          |                            t0_6_fu_399                            |    0    |    0    |
|          |                            t0_7_fu_413                            |    0    |    0    |
|          |                             tmp_fu_427                            |    0    |    0    |
|          |                            tmp_1_fu_437                           |    0    |    0    |
|          |                            tmp_2_fu_447                           |    0    |    0    |
|partselect|                            tmp_3_fu_457                           |    0    |    0    |
|          |                            tmp_4_fu_467                           |    0    |    0    |
|          |                            tmp_5_fu_477                           |    0    |    0    |
|          |                            tmp_6_fu_487                           |    0    |    0    |
|          |                            tmp_7_fu_497                           |    0    |    0    |
|          |                            tmp_8_fu_507                           |    0    |    0    |
|          |                            tmp_9_fu_517                           |    0    |    0    |
|          |                            tmp_s_fu_527                           |    0    |    0    |
|          |                           tmp_10_fu_537                           |    0    |    0    |
|          |                           tmp_11_fu_547                           |    0    |    0    |
|          |                           tmp_12_fu_557                           |    0    |    0    |
|          |                           tmp_13_fu_567                           |    0    |    0    |
|          |                           tmp_14_fu_577                           |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|          |                             t3_fu_325                             |    0    |    0    |
|          |                            t3_1_fu_339                            |    0    |    0    |
|          |                            t3_2_fu_353                            |    0    |    0    |
|   trunc  |                            t3_3_fu_367                            |    0    |    0    |
|          |                            t3_4_fu_381                            |    0    |    0    |
|          |                            t3_5_fu_395                            |    0    |    0    |
|          |                            t3_6_fu_409                            |    0    |    0    |
|          |                            t3_7_fu_423                            |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|bitconcatenate|                            w256_fu_587                            |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   Total  |                                                                   |   302   |   1397  |
|----------|-------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_3_loc_reg_728 |   32   |
|     a_reg_251    |   32   |
| add_ln688_reg_799|   32   |
| add_ln689_reg_804|   32   |
| add_ln690_reg_809|   32   |
| add_ln691_reg_814|   32   |
| add_ln692_reg_819|   32   |
| add_ln693_reg_824|   32   |
| add_ln694_reg_829|   32   |
| add_ln695_reg_834|   32   |
|  b_3_loc_reg_734 |   32   |
|     b_reg_239    |   32   |
|  blk_num_reg_781 |   64   |
|  c_3_loc_reg_740 |   32   |
|     c_reg_227    |   32   |
|  d_1_loc_reg_746 |   32   |
|     d_reg_215    |   32   |
|  e_3_loc_reg_752 |   32   |
|     e_reg_203    |   32   |
|end_flag_1_reg_158|    1   |
|end_flag_2_reg_794|    1   |
| end_flag_reg_776 |    1   |
|  f_3_loc_reg_758 |   32   |
|     f_reg_191    |   32   |
|  g_3_loc_reg_764 |   32   |
|     g_reg_179    |   32   |
|  h_1_loc_reg_770 |   32   |
|     h_reg_167    |   32   |
|    n_1_reg_789   |   64   |
|     n_reg_263    |   64   |
+------------------+--------+
|       Total      |   963  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_142 |  p2  |   2  |   1  |    2   |
|     h_reg_167    |  p0  |   2  |  32  |   64   ||    9    |
|     g_reg_179    |  p0  |   2  |  32  |   64   ||    9    |
|     f_reg_191    |  p0  |   2  |  32  |   64   ||    9    |
|     e_reg_203    |  p0  |   2  |  32  |   64   ||    9    |
|     d_reg_215    |  p0  |   2  |  32  |   64   ||    9    |
|     c_reg_227    |  p0  |   2  |  32  |   64   ||    9    |
|     b_reg_239    |  p0  |   2  |  32  |   64   ||    9    |
|     a_reg_251    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   514  ||  3.843  ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   302  |  1397  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   963  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1265  |  1469  |
+-----------+--------+--------+--------+
