Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Sun Sep 13 13:12:56 2015
| Host             : LAPAR01-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb
| Design           : system_top
| Device           : xc7k325tffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.863 |
| Dynamic (W)              | 3.674 |
| Device Static (W)        | 0.189 |
| Total Off-Chip Power (W) | 0.485 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 78.1  |
| Junction Temperature (C) | 31.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.373 |       70 |       --- |             --- |
| Slice Logic              |     0.137 |   126207 |       --- |             --- |
|   LUT as Logic           |     0.123 |    47968 |    203800 |           23.53 |
|   Register               |     0.007 |    52161 |    407600 |           12.79 |
|   LUT as Distributed RAM |     0.003 |     3084 |     64000 |            4.81 |
|   CARRY4                 |     0.002 |     1664 |     50950 |            3.26 |
|   LUT as Shift Register  |    <0.001 |     1678 |     64000 |            2.62 |
|   F7/F8 Muxes            |    <0.001 |     1240 |    203800 |            0.60 |
|   Others                 |    <0.001 |     5345 |       --- |             --- |
|   BUFG                   |    <0.001 |        1 |        32 |            3.12 |
| Signals                  |     0.229 |    98477 |       --- |             --- |
| Block RAM                |     0.255 |      133 |       445 |           29.88 |
| MMCM                     |     0.458 |        5 |        10 |           50.00 |
| PLL                      |     0.132 |        1 |        10 |           10.00 |
| DSPs                     |     0.011 |       73 |       840 |            8.69 |
| I/O                      |     1.419 |      290 |       500 |           58.00 |
| PHASER                   |     0.661 |        3 |       --- |             --- |
|   PHASER_OUT             |     0.252 |       11 |       --- |             --- |
|   PHASER_IN              |     0.165 |        8 |       --- |             --- |
|   PHASER_REF             |     0.123 |        3 |       --- |             --- |
|   PHY_CONTROL            |     0.064 |        3 |       --- |             --- |
|   OUT_FIFO               |     0.040 |       11 |       --- |             --- |
|   IN_FIFO                |     0.017 |        8 |       --- |             --- |
| Static Power             |     0.189 |          |           |                 |
| Total                    |     3.863 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.278 |       1.185 |      0.092 |
| Vccaux    |       1.800 |     0.650 |       0.621 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.121 |       0.120 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.741 |       0.740 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       2.000 |     0.218 |       0.218 |      0.000 |
| Vccbram   |       1.000 |     0.013 |       0.009 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                             | Domain                                                                                                                                                                                                                            | Constraint (ns) |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| oserdes_clk_1                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             1.2 |
| iserdes_clk_1                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk    |             1.3 |
| iserdes_clk_2                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk    |             1.3 |
| oserdes_clk                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             1.2 |
| i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCANE2_I/UPDATE | i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE__0                                                                                                                                                                      |            33.3 |
| i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCANE2_I/DRCK   | i_system_wrapper/system_i/sys_mb_debug/U0/DRCK                                                                                                                                                                                    |            33.3 |
| sys_clk                                                           | sys_clk_p                                                                                                                                                                                                                         |             5.0 |
| mii_tx_clk                                                        | mii_tx_clk                                                                                                                                                                                                                        |            40.0 |
| mii_rx_clk                                                        | mii_rx_clk                                                                                                                                                                                                                        |            40.0 |
| pll_clkfbout                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                           |             5.0 |
| freq_refclk                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                            |             1.3 |
| mem_refclk                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                             |             1.2 |
| sync_pulse                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                             |            20.0 |
| pll_clk3_out                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                           |             5.0 |
| mmcm_clkfbout                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/mmcm_clkfbout                                                                                                                                 |             5.0 |
| clk_ref_mmcm_400                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_mmcm_400                                                                                                                              |             2.5 |
| iserdes_clk                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk    |             1.3 |
| oserdes_clk_2                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             1.2 |
| iserdes_clk_3                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk    |             1.3 |
| oserdes_clk_3                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             1.2 |
| oserdes_clk_4                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             1.2 |
| oserdes_clk_5                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             1.2 |
| oserdes_clk_6                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             1.2 |
| iserdes_clk_4                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk    |             1.3 |
| oserdes_clk_7                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             1.2 |
| iserdes_clk_5                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk    |             1.3 |
| oserdes_clk_8                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             1.2 |
| iserdes_clk_6                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk    |             1.3 |
| oserdes_clk_9                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             1.2 |
| iserdes_clk_7                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk    |             1.3 |
| oserdes_clk_10                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             1.2 |
| clk_pll_i                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                              |             5.0 |
| clk_pll_i                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                                                                                                    |             5.0 |
| mmcm_clkout0                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                           |            10.0 |
| iserdes_clkdiv                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             2.5 |
| oserdes_clkdiv                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             2.5 |
| iserdes_clkdiv_1                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             2.5 |
| oserdes_clkdiv_1                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             2.5 |
| iserdes_clkdiv_2                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             2.5 |
| oserdes_clkdiv_2                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             2.5 |
| iserdes_clkdiv_3                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             2.5 |
| oserdes_clkdiv_3                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             2.5 |
| oserdes_clkdiv_4                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_5                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_6                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_4                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             2.5 |
| oserdes_clkdiv_7                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             2.5 |
| iserdes_clkdiv_5                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             2.5 |
| oserdes_clkdiv_8                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             2.5 |
| iserdes_clkdiv_6                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             2.5 |
| oserdes_clkdiv_9                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             2.5 |
| iserdes_clkdiv_7                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             2.5 |
| oserdes_clkdiv_10                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             2.5 |
| mmcm_fb_clk_s                                                     | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_fb_clk_s                                                                                                                                                           |            55.0 |
| mmcm_clk_0_s                                                      | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s                                                                                                                                                            |             6.7 |
| clkfbout_system_sys_audio_clkgen_0_1                              | i_system_wrapper/system_i/sys_audio_clkgen/inst/clkfbout_system_sys_audio_clkgen_0                                                                                                                                                |            45.0 |
| clk_out1_system_sys_audio_clkgen_0_1                              | i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0                                                                                                                                                |            81.4 |
| clkfbout_system_clk_wiz_0_0_1                                     | i_system_wrapper/system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0                                                                                                                                                              |             5.0 |
| clk_out1_system_clk_wiz_0_0_1                                     | i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0                                                                                                                                                              |            15.6 |
| rx_clk                                                            | rx_clk_in_p                                                                                                                                                                                                                       |             4.0 |
| rx_clk                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                                                                                      |             4.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK             | dbg_hub/inst/bscan_inst/DRCK                                                                                                                                                                                                      |            30.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE           | dbg_hub/inst/bscan_inst/UPDATE                                                                                                                                                                                                    |            60.0 |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                               | Power (W) |
+------------------------------------------------------------------------------------------------------------------------------------+-----------+
| system_top                                                                                                                         |     3.674 |
|   dbg_hub                                                                                                                          |     0.007 |
|     inst                                                                                                                           |     0.007 |
|       UUT_MASTER                                                                                                                   |     0.006 |
|         U_ICON_INTERFACE                                                                                                           |     0.004 |
|           U_CMD1                                                                                                                   |    <0.001 |
|           U_CMD2                                                                                                                   |    <0.001 |
|           U_CMD3                                                                                                                   |    <0.001 |
|           U_CMD4                                                                                                                   |    <0.001 |
|           U_CMD5                                                                                                                   |    <0.001 |
|           U_CMD6_RD                                                                                                                |     0.001 |
|             U_RD_FIFO                                                                                                              |     0.001 |
|               SUBCORE_FIFO.xsdb_rdfifo_inst                                                                                        |     0.001 |
|                 inst_fifo_gen                                                                                                      |     0.001 |
|                   gconvfifo.rf                                                                                                     |     0.001 |
|                     grf.rf                                                                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                 |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                 |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                 |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         gras.rsts                                                                                                  |    <0.001 |
|                         rpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwas.wsts                                                                                                  |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |    <0.001 |
|                         gdm.dm                                                                                                     |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                        |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|           U_CMD6_WR                                                                                                                |     0.001 |
|             U_WR_FIFO                                                                                                              |     0.001 |
|               SUBCORE_FIFO.xsdb_wrfifo_inst                                                                                        |     0.001 |
|                 inst_fifo_gen                                                                                                      |     0.001 |
|                   gconvfifo.rf                                                                                                     |     0.001 |
|                     grf.rf                                                                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                 |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                 |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                 |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                         gras.rsts                                                                                                  |    <0.001 |
|                         rpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwas.wsts                                                                                                  |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |    <0.001 |
|                         gdm.dm                                                                                                     |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                        |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|           U_CMD7_CTL                                                                                                               |    <0.001 |
|           U_CMD7_STAT                                                                                                              |    <0.001 |
|           U_STATIC_STATUS                                                                                                          |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                                                  |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                             |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                                                      |     0.001 |
|           U_CLR_ERROR_FLAG                                                                                                         |    <0.001 |
|           U_RD_ABORT_FLAG                                                                                                          |    <0.001 |
|           U_RD_REQ_FLAG                                                                                                            |    <0.001 |
|           U_TIMER                                                                                                                  |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                              |    <0.001 |
|       U_ICON                                                                                                                       |    <0.001 |
|         U_CMD                                                                                                                      |    <0.001 |
|         U_STAT                                                                                                                     |    <0.001 |
|         U_SYNC                                                                                                                     |    <0.001 |
|       bscan_inst                                                                                                                   |    <0.001 |
|   i_iobuf                                                                                                                          |    <0.001 |
|     g_iobuf[0].i_iobuf                                                                                                             |    <0.001 |
|     g_iobuf[10].i_iobuf                                                                                                            |    <0.001 |
|     g_iobuf[11].i_iobuf                                                                                                            |    <0.001 |
|     g_iobuf[12].i_iobuf                                                                                                            |    <0.001 |
|     g_iobuf[13].i_iobuf                                                                                                            |    <0.001 |
|     g_iobuf[14].i_iobuf                                                                                                            |    <0.001 |
|     g_iobuf[15].i_iobuf                                                                                                            |    <0.001 |
|     g_iobuf[16].i_iobuf                                                                                                            |    <0.001 |
|     g_iobuf[1].i_iobuf                                                                                                             |    <0.001 |
|     g_iobuf[2].i_iobuf                                                                                                             |    <0.001 |
|     g_iobuf[3].i_iobuf                                                                                                             |    <0.001 |
|     g_iobuf[4].i_iobuf                                                                                                             |    <0.001 |
|     g_iobuf[5].i_iobuf                                                                                                             |    <0.001 |
|     g_iobuf[6].i_iobuf                                                                                                             |    <0.001 |
|     g_iobuf[7].i_iobuf                                                                                                             |    <0.001 |
|     g_iobuf[8].i_iobuf                                                                                                             |    <0.001 |
|     g_iobuf[9].i_iobuf                                                                                                             |    <0.001 |
|   i_system_wrapper                                                                                                                 |     3.647 |
|     gpio_lcd_tri_iobuf_0                                                                                                           |    <0.001 |
|     gpio_lcd_tri_iobuf_1                                                                                                           |    <0.001 |
|     gpio_lcd_tri_iobuf_2                                                                                                           |    <0.001 |
|     gpio_lcd_tri_iobuf_3                                                                                                           |    <0.001 |
|     gpio_lcd_tri_iobuf_4                                                                                                           |    <0.001 |
|     gpio_lcd_tri_iobuf_5                                                                                                           |    <0.001 |
|     gpio_lcd_tri_iobuf_6                                                                                                           |    <0.001 |
|     gpio_led_tri_iobuf_0                                                                                                           |    <0.001 |
|     gpio_led_tri_iobuf_1                                                                                                           |    <0.001 |
|     gpio_led_tri_iobuf_2                                                                                                           |    <0.001 |
|     gpio_led_tri_iobuf_3                                                                                                           |    <0.001 |
|     gpio_led_tri_iobuf_4                                                                                                           |    <0.001 |
|     gpio_led_tri_iobuf_5                                                                                                           |    <0.001 |
|     gpio_led_tri_iobuf_6                                                                                                           |    <0.001 |
|     gpio_led_tri_iobuf_7                                                                                                           |    <0.001 |
|     gpio_sw_tri_iobuf_0                                                                                                            |    <0.001 |
|     gpio_sw_tri_iobuf_1                                                                                                            |    <0.001 |
|     gpio_sw_tri_iobuf_2                                                                                                            |    <0.001 |
|     gpio_sw_tri_iobuf_3                                                                                                            |    <0.001 |
|     gpio_sw_tri_iobuf_4                                                                                                            |    <0.001 |
|     gpio_sw_tri_iobuf_5                                                                                                            |    <0.001 |
|     gpio_sw_tri_iobuf_6                                                                                                            |    <0.001 |
|     gpio_sw_tri_iobuf_7                                                                                                            |    <0.001 |
|     gpio_sw_tri_iobuf_8                                                                                                            |    <0.001 |
|     iic_main_scl_iobuf                                                                                                             |     0.000 |
|     iic_main_sda_iobuf                                                                                                             |     0.000 |
|     linear_flash_dq_iobuf_0                                                                                                        |     0.000 |
|     linear_flash_dq_iobuf_1                                                                                                        |     0.000 |
|     linear_flash_dq_iobuf_10                                                                                                       |     0.000 |
|     linear_flash_dq_iobuf_11                                                                                                       |     0.000 |
|     linear_flash_dq_iobuf_12                                                                                                       |     0.000 |
|     linear_flash_dq_iobuf_13                                                                                                       |     0.000 |
|     linear_flash_dq_iobuf_14                                                                                                       |     0.000 |
|     linear_flash_dq_iobuf_15                                                                                                       |     0.000 |
|     linear_flash_dq_iobuf_2                                                                                                        |     0.000 |
|     linear_flash_dq_iobuf_3                                                                                                        |     0.000 |
|     linear_flash_dq_iobuf_4                                                                                                        |     0.000 |
|     linear_flash_dq_iobuf_5                                                                                                        |     0.000 |
|     linear_flash_dq_iobuf_6                                                                                                        |     0.000 |
|     linear_flash_dq_iobuf_7                                                                                                        |     0.000 |
|     linear_flash_dq_iobuf_8                                                                                                        |     0.000 |
|     linear_flash_dq_iobuf_9                                                                                                        |     0.000 |
|     mdio_mdio_iobuf                                                                                                                |    <0.001 |
|     system_i                                                                                                                       |     3.647 |
|       AES_AXI_0                                                                                                                    |     0.028 |
|         U0                                                                                                                         |     0.028 |
|           AES_Crypto_0                                                                                                             |     0.026 |
|             Clock_div32_0                                                                                                          |    <0.001 |
|             Control_0                                                                                                              |    <0.001 |
|             Control_Decrypt                                                                                                        |    <0.001 |
|             InvSubBytes_round                                                                                                      |     0.014 |
|             KeyExpansion_0                                                                                                         |     0.007 |
|             SubBytes_round                                                                                                         |     0.003 |
|           myip_lite_v1_0_S00_AXI_inst                                                                                              |     0.001 |
|       axi_ad9361                                                                                                                   |     0.440 |
|         inst                                                                                                                       |     0.440 |
|           i_dev_if                                                                                                                 |     0.325 |
|             g_rx_data[0].i_rx_data                                                                                                 |     0.005 |
|             g_rx_data[1].i_rx_data                                                                                                 |     0.005 |
|             g_rx_data[2].i_rx_data                                                                                                 |     0.005 |
|             g_rx_data[3].i_rx_data                                                                                                 |     0.005 |
|             g_rx_data[4].i_rx_data                                                                                                 |     0.005 |
|             g_rx_data[5].i_rx_data                                                                                                 |     0.005 |
|             g_tx_data[0].i_tx_data                                                                                                 |     0.035 |
|             g_tx_data[1].i_tx_data                                                                                                 |     0.035 |
|             g_tx_data[2].i_tx_data                                                                                                 |     0.035 |
|             g_tx_data[3].i_tx_data                                                                                                 |     0.035 |
|             g_tx_data[4].i_tx_data                                                                                                 |     0.035 |
|             g_tx_data[5].i_tx_data                                                                                                 |     0.035 |
|             i_clk                                                                                                                  |     0.003 |
|             i_rx_frame                                                                                                             |     0.005 |
|             i_tx_clk                                                                                                               |     0.039 |
|             i_tx_frame                                                                                                             |     0.035 |
|           i_rx                                                                                                                     |     0.059 |
|             i_rx_channel_0                                                                                                         |     0.014 |
|               i_ad_datafmt                                                                                                         |    <0.001 |
|               i_ad_dcfilter                                                                                                        |     0.008 |
|               i_ad_iqcor                                                                                                           |    <0.001 |
|                 i_mul_i                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_q                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|               i_rx_pnmon                                                                                                           |     0.003 |
|                 i_pnmon                                                                                                            |    <0.001 |
|               i_up_adc_channel                                                                                                     |     0.002 |
|                 i_adc_xfer_cntrl                                                                                                   |     0.001 |
|                 i_adc_xfer_status                                                                                                  |    <0.001 |
|             i_rx_channel_1                                                                                                         |     0.014 |
|               i_ad_datafmt                                                                                                         |    <0.001 |
|               i_ad_dcfilter                                                                                                        |     0.008 |
|               i_ad_iqcor                                                                                                           |    <0.001 |
|                 i_mul_i                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_q                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|               i_rx_pnmon                                                                                                           |     0.003 |
|                 i_pnmon                                                                                                            |    <0.001 |
|               i_up_adc_channel                                                                                                     |     0.002 |
|                 i_adc_xfer_cntrl                                                                                                   |     0.001 |
|                 i_adc_xfer_status                                                                                                  |    <0.001 |
|             i_rx_channel_2                                                                                                         |     0.014 |
|               i_ad_datafmt                                                                                                         |    <0.001 |
|               i_ad_dcfilter                                                                                                        |     0.008 |
|               i_ad_iqcor                                                                                                           |    <0.001 |
|                 i_mul_i                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_q                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|               i_rx_pnmon                                                                                                           |     0.002 |
|                 i_pnmon                                                                                                            |    <0.001 |
|               i_up_adc_channel                                                                                                     |     0.002 |
|                 i_adc_xfer_cntrl                                                                                                   |     0.001 |
|                 i_adc_xfer_status                                                                                                  |    <0.001 |
|             i_rx_channel_3                                                                                                         |     0.014 |
|               i_ad_datafmt                                                                                                         |    <0.001 |
|               i_ad_dcfilter                                                                                                        |     0.008 |
|               i_ad_iqcor                                                                                                           |    <0.001 |
|                 i_mul_i                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_q                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|               i_rx_pnmon                                                                                                           |     0.003 |
|                 i_pnmon                                                                                                            |     0.001 |
|               i_up_adc_channel                                                                                                     |     0.002 |
|                 i_adc_xfer_cntrl                                                                                                   |     0.001 |
|                 i_adc_xfer_status                                                                                                  |    <0.001 |
|             i_up_adc_common                                                                                                        |     0.003 |
|               i_adc_clock_mon                                                                                                      |     0.001 |
|               i_adc_rst_reg                                                                                                        |    <0.001 |
|               i_adc_xfer_cntrl                                                                                                     |    <0.001 |
|               i_adc_xfer_status                                                                                                    |    <0.001 |
|               i_delay_cntrl                                                                                                        |    <0.001 |
|               i_delay_rst_reg                                                                                                      |    <0.001 |
|               i_drp_cntrl                                                                                                          |    <0.001 |
|           i_tx                                                                                                                     |     0.055 |
|             i_tx_channel_0                                                                                                         |     0.013 |
|               i_ad_iqcor                                                                                                           |    <0.001 |
|                 i_mul_i                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_q                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|               i_dds                                                                                                                |     0.007 |
|                 i_dds_1_0                                                                                                          |     0.003 |
|                   i_dds_scale                                                                                                      |    <0.001 |
|                     i_mult_macro                                                                                                   |    <0.001 |
|                   i_dds_sine                                                                                                       |     0.003 |
|                     i_mul_s1                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s2                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_1                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_2                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                 i_dds_1_1                                                                                                          |     0.003 |
|                   i_dds_scale                                                                                                      |    <0.001 |
|                     i_mult_macro                                                                                                   |    <0.001 |
|                   i_dds_sine                                                                                                       |     0.003 |
|                     i_mul_s1                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s2                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_1                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_2                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|               i_up_dac_channel                                                                                                     |     0.004 |
|                 i_dac_xfer_cntrl                                                                                                   |     0.003 |
|             i_tx_channel_1                                                                                                         |     0.013 |
|               i_ad_iqcor                                                                                                           |    <0.001 |
|                 i_mul_i                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_q                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|               i_dds                                                                                                                |     0.007 |
|                 i_dds_1_0                                                                                                          |     0.003 |
|                   i_dds_scale                                                                                                      |    <0.001 |
|                     i_mult_macro                                                                                                   |    <0.001 |
|                   i_dds_sine                                                                                                       |     0.003 |
|                     i_mul_s1                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s2                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_1                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_2                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                 i_dds_1_1                                                                                                          |     0.003 |
|                   i_dds_scale                                                                                                      |    <0.001 |
|                     i_mult_macro                                                                                                   |    <0.001 |
|                   i_dds_sine                                                                                                       |     0.003 |
|                     i_mul_s1                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s2                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_1                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_2                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|               i_up_dac_channel                                                                                                     |     0.004 |
|                 i_dac_xfer_cntrl                                                                                                   |     0.003 |
|             i_tx_channel_2                                                                                                         |     0.013 |
|               i_ad_iqcor                                                                                                           |    <0.001 |
|                 i_mul_i                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_q                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|               i_dds                                                                                                                |     0.007 |
|                 i_dds_1_0                                                                                                          |     0.003 |
|                   i_dds_scale                                                                                                      |    <0.001 |
|                     i_mult_macro                                                                                                   |    <0.001 |
|                   i_dds_sine                                                                                                       |     0.003 |
|                     i_mul_s1                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s2                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_1                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_2                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                 i_dds_1_1                                                                                                          |     0.003 |
|                   i_dds_scale                                                                                                      |    <0.001 |
|                     i_mult_macro                                                                                                   |    <0.001 |
|                   i_dds_sine                                                                                                       |     0.003 |
|                     i_mul_s1                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s2                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_1                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_2                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|               i_up_dac_channel                                                                                                     |     0.004 |
|                 i_dac_xfer_cntrl                                                                                                   |     0.003 |
|             i_tx_channel_3                                                                                                         |     0.013 |
|               i_ad_iqcor                                                                                                           |    <0.001 |
|                 i_mul_i                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_q                                                                                                            |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|               i_dds                                                                                                                |     0.007 |
|                 i_dds_1_0                                                                                                          |     0.003 |
|                   i_dds_scale                                                                                                      |    <0.001 |
|                     i_mult_macro                                                                                                   |    <0.001 |
|                   i_dds_sine                                                                                                       |     0.003 |
|                     i_mul_s1                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s2                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_1                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_2                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                 i_dds_1_1                                                                                                          |     0.003 |
|                   i_dds_scale                                                                                                      |    <0.001 |
|                     i_mult_macro                                                                                                   |    <0.001 |
|                   i_dds_sine                                                                                                       |     0.003 |
|                     i_mul_s1                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s2                                                                                                       |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_1                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|                     i_mul_s3_2                                                                                                     |    <0.001 |
|                       i_mult_macro                                                                                                 |    <0.001 |
|               i_up_dac_channel                                                                                                     |     0.004 |
|                 i_dac_xfer_cntrl                                                                                                   |     0.003 |
|             i_up_dac_common                                                                                                        |     0.003 |
|               i_dac_clock_mon                                                                                                      |     0.001 |
|               i_dac_rst_reg                                                                                                        |    <0.001 |
|               i_dac_xfer_cntrl                                                                                                     |    <0.001 |
|               i_dac_xfer_status                                                                                                    |    <0.001 |
|               i_drp_cntrl                                                                                                          |    <0.001 |
|           i_up_axi                                                                                                                 |    <0.001 |
|       axi_ad9361_adc_dma                                                                                                           |     0.015 |
|         inst                                                                                                                       |     0.015 |
|           i_request_arb                                                                                                            |     0.014 |
|             eot_mem_dest_reg_r1_0_7_0_0                                                                                            |    <0.001 |
|             eot_mem_dest_reg_r2_0_7_0_0                                                                                            |    <0.001 |
|             eot_mem_dest_reg_r3_0_7_0_0                                                                                            |    <0.001 |
|             eot_mem_src_reg_0_7_0_0                                                                                                |    <0.001 |
|             i_dest_dma_mm                                                                                                          |    <0.001 |
|               i_addr_gen                                                                                                           |    <0.001 |
|               i_data_mover                                                                                                         |    <0.001 |
|               i_req_splitter                                                                                                       |    <0.001 |
|               i_response_handler                                                                                                   |    <0.001 |
|             i_dest_req_fifo                                                                                                        |    <0.001 |
|               i_raddr_sync                                                                                                         |    <0.001 |
|               i_waddr_sync                                                                                                         |    <0.001 |
|             i_dest_response_fifo                                                                                                   |    <0.001 |
|               i_raddr_sync                                                                                                         |    <0.001 |
|               i_waddr_sync                                                                                                         |    <0.001 |
|             i_fifo                                                                                                                 |     0.013 |
|               i_address_gray                                                                                                       |    <0.001 |
|                 i_raddr_sync                                                                                                       |    <0.001 |
|                 i_waddr_sync                                                                                                       |    <0.001 |
|             i_req_gen                                                                                                              |    <0.001 |
|             i_req_splitter                                                                                                         |    <0.001 |
|             i_src_dma_fifo                                                                                                         |    <0.001 |
|               i_data_mover                                                                                                         |    <0.001 |
|             i_src_req_fifo                                                                                                         |    <0.001 |
|               i_raddr_sync                                                                                                         |    <0.001 |
|               i_waddr_sync                                                                                                         |    <0.001 |
|             i_sync_control_dest                                                                                                    |    <0.001 |
|             i_sync_control_src                                                                                                     |    <0.001 |
|             i_sync_dest_request_id                                                                                                 |    <0.001 |
|             i_sync_req_response_id                                                                                                 |    <0.001 |
|             i_sync_src_request_id                                                                                                  |    <0.001 |
|             i_sync_status_dest                                                                                                     |    <0.001 |
|             i_sync_status_src                                                                                                      |    <0.001 |
|           i_up_axi                                                                                                                 |    <0.001 |
|       axi_ad9361_dac_dma                                                                                                           |     0.016 |
|         inst                                                                                                                       |     0.016 |
|           i_request_arb                                                                                                            |     0.015 |
|             eot_mem_dest_reg_r1_0_7_0_0                                                                                            |    <0.001 |
|             eot_mem_dest_reg_r2_0_7_0_0                                                                                            |    <0.001 |
|             eot_mem_src_reg_r1_0_7_0_0                                                                                             |    <0.001 |
|             eot_mem_src_reg_r2_0_7_0_0                                                                                             |    <0.001 |
|             i_dest_dma_fifo                                                                                                        |    <0.001 |
|               i_data_mover                                                                                                         |    <0.001 |
|               i_response_generator                                                                                                 |    <0.001 |
|             i_dest_req_fifo                                                                                                        |    <0.001 |
|               i_raddr_sync                                                                                                         |    <0.001 |
|               i_waddr_sync                                                                                                         |    <0.001 |
|             i_dest_response_fifo                                                                                                   |    <0.001 |
|               i_raddr_sync                                                                                                         |    <0.001 |
|               i_waddr_sync                                                                                                         |    <0.001 |
|             i_dest_slice                                                                                                           |    <0.001 |
|             i_dest_slice2                                                                                                          |    <0.001 |
|             i_fifo                                                                                                                 |     0.013 |
|               i_address_gray                                                                                                       |    <0.001 |
|                 i_raddr_sync                                                                                                       |    <0.001 |
|                 i_waddr_sync                                                                                                       |    <0.001 |
|             i_req_gen                                                                                                              |    <0.001 |
|             i_req_splitter                                                                                                         |    <0.001 |
|             i_src_dma_mm                                                                                                           |    <0.001 |
|               i_addr_gen                                                                                                           |    <0.001 |
|               i_data_mover                                                                                                         |    <0.001 |
|               i_req_splitter                                                                                                       |    <0.001 |
|             i_src_req_fifo                                                                                                         |    <0.001 |
|               i_raddr_sync                                                                                                         |    <0.001 |
|               i_waddr_sync                                                                                                         |    <0.001 |
|             i_sync_control_dest                                                                                                    |    <0.001 |
|             i_sync_control_src                                                                                                     |    <0.001 |
|             i_sync_dest_request_id                                                                                                 |    <0.001 |
|             i_sync_req_response_id                                                                                                 |    <0.001 |
|             i_sync_src_request_id                                                                                                  |    <0.001 |
|             i_sync_status_dest                                                                                                     |    <0.001 |
|             i_sync_status_src                                                                                                      |    <0.001 |
|           i_up_axi                                                                                                                 |    <0.001 |
|       axi_cpu_aux_interconnect                                                                                                     |    <0.001 |
|         m08_couplers                                                                                                               |     0.000 |
|           auto_pc                                                                                                                  |     0.000 |
|         xbar                                                                                                                       |    <0.001 |
|           inst                                                                                                                     |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                                                               |    <0.001 |
|               addr_arbiter_inst                                                                                                    |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                                                         |    <0.001 |
|               splitter_ar                                                                                                          |    <0.001 |
|               splitter_aw                                                                                                          |    <0.001 |
|       axi_cpu_interconnect                                                                                                         |     0.001 |
|         s00_mmu                                                                                                                    |    <0.001 |
|           inst                                                                                                                     |    <0.001 |
|             decerr_slave_inst                                                                                                      |    <0.001 |
|             register_slice_inst                                                                                                    |    <0.001 |
|               ar_pipe                                                                                                              |    <0.001 |
|               aw_pipe                                                                                                              |    <0.001 |
|         xbar                                                                                                                       |    <0.001 |
|           inst                                                                                                                     |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                                                               |    <0.001 |
|               addr_arbiter_inst                                                                                                    |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                                                         |    <0.001 |
|               splitter_ar                                                                                                          |    <0.001 |
|               splitter_aw                                                                                                          |    <0.001 |
|       axi_ddr_cntrl                                                                                                                |     2.387 |
|         u_system_axi_ddr_cntrl_0_mig                                                                                               |     2.387 |
|           temp_mon_enabled.u_tempmon                                                                                               |     0.000 |
|           u_ddr3_clk_ibuf                                                                                                          |     0.007 |
|           u_ddr3_infrastructure                                                                                                    |     0.230 |
|           u_iodelay_ctrl                                                                                                           |     0.125 |
|           u_memc_ui_top_axi                                                                                                        |     2.025 |
|             mem_intfc0                                                                                                             |     1.949 |
|               ddr_phy_top0                                                                                                         |     1.928 |
|                 u_ddr_calib_top                                                                                                    |     0.126 |
|                   ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                                      |     0.035 |
|                   ddr_phy_tempmon_0                                                                                                |     0.002 |
|                   dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                                      |     0.005 |
|                   mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                                        |    <0.001 |
|                   mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                                    |     0.011 |
|                   oclk_calib.u_ddr_phy_oclkdelay_cal                                                                               |     0.009 |
|                   u_ddr_phy_init                                                                                                   |     0.032 |
|                   u_ddr_phy_rdlvl                                                                                                  |     0.016 |
|                   u_ddr_phy_wrcal                                                                                                  |     0.003 |
|                   u_ddr_prbs_gen                                                                                                   |     0.009 |
|                 u_ddr_mc_phy_wrapper                                                                                               |     1.802 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                                                                      |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                                       |     0.009 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                                       |     0.018 |
|                     IBUFDS                                                                                                         |     0.014 |
|                     OBUFTDS                                                                                                        |     0.004 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                                       |     0.018 |
|                     IBUFDS                                                                                                         |     0.014 |
|                     OBUFTDS                                                                                                        |     0.004 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                                                       |     0.015 |
|                     IBUFDS                                                                                                         |     0.014 |
|                     OBUFTDS                                                                                                        |     0.001 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                                                       |     0.018 |
|                     IBUFDS                                                                                                         |     0.014 |
|                     OBUFTDS                                                                                                        |     0.004 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                                                       |     0.018 |
|                     IBUFDS                                                                                                         |     0.014 |
|                     OBUFTDS                                                                                                        |     0.004 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                                                       |     0.018 |
|                     IBUFDS                                                                                                         |     0.014 |
|                     OBUFTDS                                                                                                        |     0.004 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                                                       |     0.018 |
|                     IBUFDS                                                                                                         |     0.014 |
|                     OBUFTDS                                                                                                        |     0.004 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                                                       |     0.018 |
|                     IBUFDS                                                                                                         |     0.014 |
|                     OBUFTDS                                                                                                        |     0.004 |
|                   u_ddr_mc_phy                                                                                                     |     1.013 |
|                     ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                              |     0.403 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                                                              |     0.085 |
|                         ddr_byte_group_io                                                                                          |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                              |     0.001 |
|                           mem_reg_0_3_0_5                                                                                          |    <0.001 |
|                           mem_reg_0_3_12_17                                                                                        |    <0.001 |
|                           mem_reg_0_3_18_23                                                                                        |    <0.001 |
|                           mem_reg_0_3_24_29                                                                                        |    <0.001 |
|                           mem_reg_0_3_30_35                                                                                        |    <0.001 |
|                           mem_reg_0_3_36_41                                                                                        |    <0.001 |
|                           mem_reg_0_3_42_47                                                                                        |    <0.001 |
|                           mem_reg_0_3_48_53                                                                                        |    <0.001 |
|                           mem_reg_0_3_54_59                                                                                        |    <0.001 |
|                           mem_reg_0_3_60_65                                                                                        |    <0.001 |
|                           mem_reg_0_3_6_11                                                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                                                        |    <0.001 |
|                           mem_reg_0_3_78_79                                                                                        |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                          |     0.002 |
|                           mem_reg_0_15_0_5                                                                                         |    <0.001 |
|                           mem_reg_0_15_12_17                                                                                       |    <0.001 |
|                           mem_reg_0_15_18_23                                                                                       |    <0.001 |
|                           mem_reg_0_15_24_29                                                                                       |    <0.001 |
|                           mem_reg_0_15_30_35                                                                                       |    <0.001 |
|                           mem_reg_0_15_36_41                                                                                       |    <0.001 |
|                           mem_reg_0_15_42_47                                                                                       |    <0.001 |
|                           mem_reg_0_15_48_53                                                                                       |    <0.001 |
|                           mem_reg_0_15_54_59                                                                                       |    <0.001 |
|                           mem_reg_0_15_60_65                                                                                       |    <0.001 |
|                           mem_reg_0_15_66_71                                                                                       |    <0.001 |
|                           mem_reg_0_15_6_11                                                                                        |    <0.001 |
|                           mem_reg_0_15_72_77                                                                                       |    <0.001 |
|                           mem_reg_0_15_78_79                                                                                       |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                                                              |     0.085 |
|                         ddr_byte_group_io                                                                                          |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                              |    <0.001 |
|                           mem_reg_0_3_12_17                                                                                        |    <0.001 |
|                           mem_reg_0_3_18_23                                                                                        |    <0.001 |
|                           mem_reg_0_3_24_29                                                                                        |    <0.001 |
|                           mem_reg_0_3_30_35                                                                                        |    <0.001 |
|                           mem_reg_0_3_36_41                                                                                        |    <0.001 |
|                           mem_reg_0_3_42_47                                                                                        |    <0.001 |
|                           mem_reg_0_3_48_53                                                                                        |    <0.001 |
|                           mem_reg_0_3_54_59                                                                                        |    <0.001 |
|                           mem_reg_0_3_60_65                                                                                        |    <0.001 |
|                           mem_reg_0_3_66_71                                                                                        |    <0.001 |
|                           mem_reg_0_3_72_77                                                                                        |    <0.001 |
|                           mem_reg_0_3_78_79                                                                                        |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                          |     0.002 |
|                           mem_reg_0_15_0_5                                                                                         |    <0.001 |
|                           mem_reg_0_15_12_17                                                                                       |    <0.001 |
|                           mem_reg_0_15_18_23                                                                                       |    <0.001 |
|                           mem_reg_0_15_24_29                                                                                       |    <0.001 |
|                           mem_reg_0_15_30_35                                                                                       |    <0.001 |
|                           mem_reg_0_15_36_41                                                                                       |    <0.001 |
|                           mem_reg_0_15_42_47                                                                                       |    <0.001 |
|                           mem_reg_0_15_48_53                                                                                       |    <0.001 |
|                           mem_reg_0_15_54_59                                                                                       |    <0.001 |
|                           mem_reg_0_15_60_65                                                                                       |    <0.001 |
|                           mem_reg_0_15_66_71                                                                                       |    <0.001 |
|                           mem_reg_0_15_6_11                                                                                        |    <0.001 |
|                           mem_reg_0_15_72_77                                                                                       |    <0.001 |
|                           mem_reg_0_15_78_79                                                                                       |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                                                              |     0.085 |
|                         ddr_byte_group_io                                                                                          |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                              |    <0.001 |
|                           mem_reg_0_3_12_17                                                                                        |    <0.001 |
|                           mem_reg_0_3_18_23                                                                                        |    <0.001 |
|                           mem_reg_0_3_24_29                                                                                        |    <0.001 |
|                           mem_reg_0_3_30_35                                                                                        |    <0.001 |
|                           mem_reg_0_3_36_41                                                                                        |    <0.001 |
|                           mem_reg_0_3_42_47                                                                                        |    <0.001 |
|                           mem_reg_0_3_48_53                                                                                        |    <0.001 |
|                           mem_reg_0_3_54_59                                                                                        |    <0.001 |
|                           mem_reg_0_3_60_65                                                                                        |    <0.001 |
|                           mem_reg_0_3_66_71                                                                                        |    <0.001 |
|                           mem_reg_0_3_72_77                                                                                        |    <0.001 |
|                           mem_reg_0_3_78_79                                                                                        |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                          |     0.002 |
|                           mem_reg_0_15_0_5                                                                                         |    <0.001 |
|                           mem_reg_0_15_12_17                                                                                       |    <0.001 |
|                           mem_reg_0_15_18_23                                                                                       |    <0.001 |
|                           mem_reg_0_15_24_29                                                                                       |    <0.001 |
|                           mem_reg_0_15_30_35                                                                                       |    <0.001 |
|                           mem_reg_0_15_36_41                                                                                       |    <0.001 |
|                           mem_reg_0_15_42_47                                                                                       |    <0.001 |
|                           mem_reg_0_15_48_53                                                                                       |    <0.001 |
|                           mem_reg_0_15_54_59                                                                                       |    <0.001 |
|                           mem_reg_0_15_60_65                                                                                       |    <0.001 |
|                           mem_reg_0_15_66_71                                                                                       |    <0.001 |
|                           mem_reg_0_15_6_11                                                                                        |    <0.001 |
|                           mem_reg_0_15_72_77                                                                                       |    <0.001 |
|                           mem_reg_0_15_78_79                                                                                       |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                                                              |     0.085 |
|                         ddr_byte_group_io                                                                                          |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                              |     0.001 |
|                           mem_reg_0_3_12_17                                                                                        |    <0.001 |
|                           mem_reg_0_3_18_23                                                                                        |    <0.001 |
|                           mem_reg_0_3_24_29                                                                                        |    <0.001 |
|                           mem_reg_0_3_30_35                                                                                        |    <0.001 |
|                           mem_reg_0_3_36_41                                                                                        |    <0.001 |
|                           mem_reg_0_3_42_47                                                                                        |    <0.001 |
|                           mem_reg_0_3_48_53                                                                                        |    <0.001 |
|                           mem_reg_0_3_54_59                                                                                        |    <0.001 |
|                           mem_reg_0_3_60_65                                                                                        |    <0.001 |
|                           mem_reg_0_3_66_71                                                                                        |    <0.001 |
|                           mem_reg_0_3_72_77                                                                                        |    <0.001 |
|                           mem_reg_0_3_78_79                                                                                        |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                          |     0.002 |
|                           mem_reg_0_15_0_5                                                                                         |    <0.001 |
|                           mem_reg_0_15_12_17                                                                                       |    <0.001 |
|                           mem_reg_0_15_18_23                                                                                       |    <0.001 |
|                           mem_reg_0_15_24_29                                                                                       |    <0.001 |
|                           mem_reg_0_15_30_35                                                                                       |    <0.001 |
|                           mem_reg_0_15_36_41                                                                                       |    <0.001 |
|                           mem_reg_0_15_42_47                                                                                       |    <0.001 |
|                           mem_reg_0_15_48_53                                                                                       |    <0.001 |
|                           mem_reg_0_15_54_59                                                                                       |    <0.001 |
|                           mem_reg_0_15_60_65                                                                                       |    <0.001 |
|                           mem_reg_0_15_66_71                                                                                       |    <0.001 |
|                           mem_reg_0_15_6_11                                                                                        |    <0.001 |
|                           mem_reg_0_15_72_77                                                                                       |    <0.001 |
|                           mem_reg_0_15_78_79                                                                                       |    <0.001 |
|                     ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                              |     0.201 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                                                              |     0.043 |
|                         ddr_byte_group_io                                                                                          |     0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                          |     0.004 |
|                           mem_reg_0_15_0_5                                                                                         |    <0.001 |
|                           mem_reg_0_15_12_17                                                                                       |    <0.001 |
|                           mem_reg_0_15_18_23                                                                                       |    <0.001 |
|                           mem_reg_0_15_24_29                                                                                       |    <0.001 |
|                           mem_reg_0_15_30_35                                                                                       |    <0.001 |
|                           mem_reg_0_15_36_41                                                                                       |    <0.001 |
|                           mem_reg_0_15_42_47                                                                                       |    <0.001 |
|                           mem_reg_0_15_48_53                                                                                       |    <0.001 |
|                           mem_reg_0_15_54_59                                                                                       |    <0.001 |
|                           mem_reg_0_15_60_65                                                                                       |    <0.001 |
|                           mem_reg_0_15_66_71                                                                                       |    <0.001 |
|                           mem_reg_0_15_6_11                                                                                        |    <0.001 |
|                           mem_reg_0_15_72_77                                                                                       |    <0.001 |
|                           mem_reg_0_15_78_79                                                                                       |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                                                              |     0.056 |
|                         ddr_byte_group_io                                                                                          |    <0.001 |
|                         ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                                  |     0.015 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                          |     0.002 |
|                           mem_reg_0_15_0_5                                                                                         |    <0.001 |
|                           mem_reg_0_15_12_17                                                                                       |    <0.001 |
|                           mem_reg_0_15_30_35                                                                                       |    <0.001 |
|                           mem_reg_0_15_36_41                                                                                       |    <0.001 |
|                           mem_reg_0_15_42_47                                                                                       |    <0.001 |
|                           mem_reg_0_15_48_53                                                                                       |    <0.001 |
|                           mem_reg_0_15_6_11                                                                                        |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                                                              |     0.040 |
|                         ddr_byte_group_io                                                                                          |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                          |     0.002 |
|                           mem_reg_0_15_30_35                                                                                       |    <0.001 |
|                           mem_reg_0_15_36_41                                                                                       |    <0.001 |
|                           mem_reg_0_15_42_47                                                                                       |    <0.001 |
|                           mem_reg_0_15_48_53                                                                                       |    <0.001 |
|                           mem_reg_0_15_54_59                                                                                       |    <0.001 |
|                           mem_reg_0_15_6_11                                                                                        |    <0.001 |
|                     ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                                              |     0.409 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                                                              |     0.087 |
|                         ddr_byte_group_io                                                                                          |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                              |     0.001 |
|                           mem_reg_0_3_0_5                                                                                          |    <0.001 |
|                           mem_reg_0_3_12_17                                                                                        |    <0.001 |
|                           mem_reg_0_3_18_23                                                                                        |    <0.001 |
|                           mem_reg_0_3_24_29                                                                                        |    <0.001 |
|                           mem_reg_0_3_30_35                                                                                        |    <0.001 |
|                           mem_reg_0_3_36_41                                                                                        |    <0.001 |
|                           mem_reg_0_3_42_47                                                                                        |    <0.001 |
|                           mem_reg_0_3_48_53                                                                                        |    <0.001 |
|                           mem_reg_0_3_54_59                                                                                        |    <0.001 |
|                           mem_reg_0_3_60_65                                                                                        |    <0.001 |
|                           mem_reg_0_3_6_11                                                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                                                        |    <0.001 |
|                           mem_reg_0_3_78_79                                                                                        |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                          |     0.004 |
|                           mem_reg_0_15_0_5                                                                                         |    <0.001 |
|                           mem_reg_0_15_12_17                                                                                       |    <0.001 |
|                           mem_reg_0_15_18_23                                                                                       |    <0.001 |
|                           mem_reg_0_15_24_29                                                                                       |    <0.001 |
|                           mem_reg_0_15_30_35                                                                                       |    <0.001 |
|                           mem_reg_0_15_36_41                                                                                       |    <0.001 |
|                           mem_reg_0_15_42_47                                                                                       |    <0.001 |
|                           mem_reg_0_15_48_53                                                                                       |    <0.001 |
|                           mem_reg_0_15_54_59                                                                                       |    <0.001 |
|                           mem_reg_0_15_60_65                                                                                       |    <0.001 |
|                           mem_reg_0_15_66_71                                                                                       |    <0.001 |
|                           mem_reg_0_15_6_11                                                                                        |    <0.001 |
|                           mem_reg_0_15_72_77                                                                                       |    <0.001 |
|                           mem_reg_0_15_78_79                                                                                       |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                                                              |     0.086 |
|                         ddr_byte_group_io                                                                                          |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                              |    <0.001 |
|                           mem_reg_0_3_12_17                                                                                        |    <0.001 |
|                           mem_reg_0_3_18_23                                                                                        |    <0.001 |
|                           mem_reg_0_3_24_29                                                                                        |    <0.001 |
|                           mem_reg_0_3_30_35                                                                                        |    <0.001 |
|                           mem_reg_0_3_36_41                                                                                        |    <0.001 |
|                           mem_reg_0_3_42_47                                                                                        |    <0.001 |
|                           mem_reg_0_3_48_53                                                                                        |    <0.001 |
|                           mem_reg_0_3_54_59                                                                                        |    <0.001 |
|                           mem_reg_0_3_60_65                                                                                        |    <0.001 |
|                           mem_reg_0_3_66_71                                                                                        |    <0.001 |
|                           mem_reg_0_3_72_77                                                                                        |    <0.001 |
|                           mem_reg_0_3_78_79                                                                                        |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                          |     0.004 |
|                           mem_reg_0_15_0_5                                                                                         |    <0.001 |
|                           mem_reg_0_15_12_17                                                                                       |    <0.001 |
|                           mem_reg_0_15_18_23                                                                                       |    <0.001 |
|                           mem_reg_0_15_24_29                                                                                       |    <0.001 |
|                           mem_reg_0_15_30_35                                                                                       |    <0.001 |
|                           mem_reg_0_15_36_41                                                                                       |    <0.001 |
|                           mem_reg_0_15_42_47                                                                                       |    <0.001 |
|                           mem_reg_0_15_48_53                                                                                       |    <0.001 |
|                           mem_reg_0_15_54_59                                                                                       |    <0.001 |
|                           mem_reg_0_15_60_65                                                                                       |    <0.001 |
|                           mem_reg_0_15_66_71                                                                                       |    <0.001 |
|                           mem_reg_0_15_6_11                                                                                        |    <0.001 |
|                           mem_reg_0_15_72_77                                                                                       |    <0.001 |
|                           mem_reg_0_15_78_79                                                                                       |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                                                              |     0.086 |
|                         ddr_byte_group_io                                                                                          |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                              |     0.001 |
|                           mem_reg_0_3_12_17                                                                                        |    <0.001 |
|                           mem_reg_0_3_18_23                                                                                        |    <0.001 |
|                           mem_reg_0_3_24_29                                                                                        |    <0.001 |
|                           mem_reg_0_3_30_35                                                                                        |    <0.001 |
|                           mem_reg_0_3_36_41                                                                                        |    <0.001 |
|                           mem_reg_0_3_42_47                                                                                        |    <0.001 |
|                           mem_reg_0_3_48_53                                                                                        |    <0.001 |
|                           mem_reg_0_3_54_59                                                                                        |    <0.001 |
|                           mem_reg_0_3_60_65                                                                                        |    <0.001 |
|                           mem_reg_0_3_66_71                                                                                        |    <0.001 |
|                           mem_reg_0_3_72_77                                                                                        |    <0.001 |
|                           mem_reg_0_3_78_79                                                                                        |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                          |     0.004 |
|                           mem_reg_0_15_0_5                                                                                         |    <0.001 |
|                           mem_reg_0_15_12_17                                                                                       |    <0.001 |
|                           mem_reg_0_15_18_23                                                                                       |    <0.001 |
|                           mem_reg_0_15_24_29                                                                                       |    <0.001 |
|                           mem_reg_0_15_30_35                                                                                       |    <0.001 |
|                           mem_reg_0_15_36_41                                                                                       |    <0.001 |
|                           mem_reg_0_15_42_47                                                                                       |    <0.001 |
|                           mem_reg_0_15_48_53                                                                                       |    <0.001 |
|                           mem_reg_0_15_54_59                                                                                       |    <0.001 |
|                           mem_reg_0_15_60_65                                                                                       |    <0.001 |
|                           mem_reg_0_15_66_71                                                                                       |    <0.001 |
|                           mem_reg_0_15_6_11                                                                                        |    <0.001 |
|                           mem_reg_0_15_72_77                                                                                       |    <0.001 |
|                           mem_reg_0_15_78_79                                                                                       |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                                                              |     0.086 |
|                         ddr_byte_group_io                                                                                          |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                              |     0.001 |
|                           mem_reg_0_3_12_17                                                                                        |    <0.001 |
|                           mem_reg_0_3_18_23                                                                                        |    <0.001 |
|                           mem_reg_0_3_24_29                                                                                        |    <0.001 |
|                           mem_reg_0_3_30_35                                                                                        |    <0.001 |
|                           mem_reg_0_3_36_41                                                                                        |    <0.001 |
|                           mem_reg_0_3_42_47                                                                                        |    <0.001 |
|                           mem_reg_0_3_48_53                                                                                        |    <0.001 |
|                           mem_reg_0_3_54_59                                                                                        |    <0.001 |
|                           mem_reg_0_3_60_65                                                                                        |    <0.001 |
|                           mem_reg_0_3_66_71                                                                                        |    <0.001 |
|                           mem_reg_0_3_72_77                                                                                        |    <0.001 |
|                           mem_reg_0_3_78_79                                                                                        |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                          |     0.003 |
|                           mem_reg_0_15_0_5                                                                                         |    <0.001 |
|                           mem_reg_0_15_12_17                                                                                       |    <0.001 |
|                           mem_reg_0_15_18_23                                                                                       |    <0.001 |
|                           mem_reg_0_15_24_29                                                                                       |    <0.001 |
|                           mem_reg_0_15_30_35                                                                                       |    <0.001 |
|                           mem_reg_0_15_36_41                                                                                       |    <0.001 |
|                           mem_reg_0_15_42_47                                                                                       |    <0.001 |
|                           mem_reg_0_15_48_53                                                                                       |    <0.001 |
|                           mem_reg_0_15_54_59                                                                                       |    <0.001 |
|                           mem_reg_0_15_60_65                                                                                       |    <0.001 |
|                           mem_reg_0_15_66_71                                                                                       |    <0.001 |
|                           mem_reg_0_15_6_11                                                                                        |    <0.001 |
|                           mem_reg_0_15_72_77                                                                                       |    <0.001 |
|                           mem_reg_0_15_78_79                                                                                       |    <0.001 |
|               mc0                                                                                                                  |     0.021 |
|                 bank_mach0                                                                                                         |     0.012 |
|                   arb_mux0                                                                                                         |     0.002 |
|                     arb_row_col0                                                                                                   |     0.002 |
|                       col_arb0                                                                                                     |    <0.001 |
|                       pre_4_1_1T_arb.pre_arb0                                                                                      |    <0.001 |
|                       row_arb0                                                                                                     |    <0.001 |
|                     arb_select0                                                                                                    |    <0.001 |
|                   bank_cntrl[0].bank0                                                                                              |     0.002 |
|                     bank_compare0                                                                                                  |    <0.001 |
|                     bank_queue0                                                                                                    |     0.001 |
|                     bank_state0                                                                                                    |    <0.001 |
|                   bank_cntrl[1].bank0                                                                                              |     0.002 |
|                     bank_compare0                                                                                                  |    <0.001 |
|                     bank_queue0                                                                                                    |     0.001 |
|                     bank_state0                                                                                                    |    <0.001 |
|                   bank_cntrl[2].bank0                                                                                              |     0.002 |
|                     bank_compare0                                                                                                  |    <0.001 |
|                     bank_queue0                                                                                                    |    <0.001 |
|                     bank_state0                                                                                                    |    <0.001 |
|                   bank_cntrl[3].bank0                                                                                              |     0.002 |
|                     bank_compare0                                                                                                  |    <0.001 |
|                     bank_queue0                                                                                                    |    <0.001 |
|                     bank_state0                                                                                                    |    <0.001 |
|                   bank_common0                                                                                                     |     0.001 |
|                 col_mach0                                                                                                          |     0.003 |
|                   read_fifo.fifo_ram[0].RAM32M0                                                                                    |    <0.001 |
|                   read_fifo.fifo_ram[1].RAM32M0                                                                                    |    <0.001 |
|                 rank_mach0                                                                                                         |     0.001 |
|                   rank_cntrl[0].rank_cntrl0                                                                                        |    <0.001 |
|                   rank_common0                                                                                                     |     0.001 |
|                     maintenance_request.maint_arb0                                                                                 |    <0.001 |
|             u_axi_mc                                                                                                               |     0.041 |
|               USE_UPSIZER.upsizer_d2                                                                                               |     0.021 |
|                 USE_READ.read_addr_inst                                                                                            |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                                                             |    <0.001 |
|                     USE_FPGA_VALID_WRITE.new_write_inst                                                                            |     0.000 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                                       |     0.000 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                                       |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                                   |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                                   |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                                   |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_inst                                                                          |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                                            |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                                            |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                                            |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                                            |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                                                            |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst                                                            |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                                |     0.000 |
|                 USE_READ.read_data_inst                                                                                            |     0.003 |
|                   USE_FPGA_CTRL.cmd_ready_inst                                                                                     |    <0.001 |
|                   USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                                                |     0.000 |
|                   USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                                             |     0.000 |
|                   USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                                      |     0.000 |
|                     LUT_LEVEL[0].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[1].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[2].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[3].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[4].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[5].compare_inst                                                                                      |     0.000 |
|                   USE_FPGA_LAST_WORD.last_beat_inst                                                                                |     0.000 |
|                     LUT_LEVEL[0].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[1].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[2].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[3].compare_inst                                                                                      |     0.000 |
|                   USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                                                          |     0.000 |
|                   USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                                                          |     0.000 |
|                   USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                                                          |     0.000 |
|                   USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                                                          |     0.000 |
|                   USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                                                          |     0.000 |
|                   USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                                                          |     0.000 |
|                   USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                                                          |     0.000 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                                      |     0.000 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                                      |     0.000 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                                      |     0.000 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                                      |     0.000 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                                                                      |     0.000 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                                                                      |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                                      |     0.000 |
|                     LUT_LEVEL[0].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[1].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[2].compare_inst                                                                                      |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                                             |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                                             |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                                         |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                                                       |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                                                  |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                              |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                                            |     0.000 |
|                 USE_WRITE.write_addr_inst                                                                                          |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                                                             |    <0.001 |
|                     USE_FPGA_VALID_WRITE.new_write_inst                                                                            |     0.000 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                                       |     0.000 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                                       |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                                   |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                                   |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                                   |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_inst                                                                          |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                                            |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                                            |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                                            |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                                            |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                                                            |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst                                                            |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                                |     0.000 |
|                 USE_WRITE.write_data_inst                                                                                          |     0.008 |
|                   USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                                      |     0.000 |
|                     LUT_LEVEL[0].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[1].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[2].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[3].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[4].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[5].compare_inst                                                                                      |     0.000 |
|                   USE_FPGA_LAST_WORD.last_beat_inst                                                                                |     0.000 |
|                     LUT_LEVEL[0].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[1].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[2].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[3].compare_inst                                                                                      |     0.000 |
|                   USE_FPGA_LAST_WORD.last_word_inst                                                                                |     0.000 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                                      |     0.000 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                                      |     0.000 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                                      |     0.000 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                                      |     0.000 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                                                                      |     0.000 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                                                                      |     0.000 |
|                   USE_FPGA_USE_WRAP.last_word_inst2                                                                                |     0.000 |
|                   USE_FPGA_USE_WRAP.last_word_inst3                                                                                |     0.000 |
|                   USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                                             |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.last_word_inst_2                                                                         |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                                      |     0.000 |
|                     LUT_LEVEL[0].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[1].compare_inst                                                                                      |     0.000 |
|                     LUT_LEVEL[2].compare_inst                                                                                      |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                                                         |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                                             |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                                                        |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                                         |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                                                        |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                                                       |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                                             |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                              |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                                             |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                                            |     0.000 |
|                 mi_register_slice_inst                                                                                             |     0.008 |
|                   r_pipe                                                                                                           |     0.008 |
|                 si_register_slice_inst                                                                                             |    <0.001 |
|                   ar_pipe                                                                                                          |    <0.001 |
|                   aw_pipe                                                                                                          |    <0.001 |
|               axi_mc_ar_channel_0                                                                                                  |    <0.001 |
|                 ar_cmd_fsm_0                                                                                                       |    <0.001 |
|                 axi_mc_cmd_translator_0                                                                                            |    <0.001 |
|                   axi_mc_incr_cmd_0                                                                                                |    <0.001 |
|                   axi_mc_wrap_cmd_0                                                                                                |    <0.001 |
|               axi_mc_aw_channel_0                                                                                                  |    <0.001 |
|                 aw_cmd_fsm_0                                                                                                       |    <0.001 |
|                 axi_mc_cmd_translator_0                                                                                            |    <0.001 |
|                   axi_mc_incr_cmd_0                                                                                                |    <0.001 |
|                   axi_mc_wrap_cmd_0                                                                                                |    <0.001 |
|               axi_mc_b_channel_0                                                                                                   |    <0.001 |
|                 bid_fifo_0                                                                                                         |    <0.001 |
|               axi_mc_cmd_arbiter_0                                                                                                 |    <0.001 |
|               axi_mc_r_channel_0                                                                                                   |     0.008 |
|                 rd_data_fifo_0                                                                                                     |     0.007 |
|                 transaction_fifo_0                                                                                                 |    <0.001 |
|               axi_mc_w_channel_0                                                                                                   |     0.010 |
|             u_ui_top                                                                                                               |     0.035 |
|               ui_cmd0                                                                                                              |     0.001 |
|               ui_rd_data0                                                                                                          |     0.016 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                                                   |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                                    |    <0.001 |
|                 not_strict_mode.status_ram.RAM32M0                                                                                 |    <0.001 |
|               ui_wr_data0                                                                                                          |     0.018 |
|                 pointer_ram.rams[0].RAM32M0                                                                                        |    <0.001 |
|                 pointer_ram.rams[1].RAM32M0                                                                                        |    <0.001 |
|                 write_buffer.wr_buffer_ram[0].RAM32M0                                                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[10].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[11].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[12].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[13].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[14].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[15].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[16].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[17].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[18].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[19].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[1].RAM32M0                                                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[20].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[21].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[22].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[23].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[24].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[25].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[26].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[27].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[28].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[29].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[2].RAM32M0                                                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[30].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[31].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[32].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[33].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[34].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[35].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[36].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[37].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[38].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[39].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[3].RAM32M0                                                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[40].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[41].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[42].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[43].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[44].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[45].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[46].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[47].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[48].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[49].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[4].RAM32M0                                                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[50].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[51].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[52].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[53].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[54].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[55].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[56].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[57].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[58].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[59].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[5].RAM32M0                                                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[60].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[61].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[62].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[63].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[64].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[65].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[66].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[67].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[68].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[69].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[6].RAM32M0                                                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[70].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[71].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[72].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[73].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[74].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[75].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[76].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[77].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[78].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[79].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[7].RAM32M0                                                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[80].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[81].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[82].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[83].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[84].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[85].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[86].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[87].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[88].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[89].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[8].RAM32M0                                                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[90].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[91].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[92].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[93].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[94].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[95].RAM32M0                                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[9].RAM32M0                                                                              |    <0.001 |
|       axi_ethernet                                                                                                                 |     0.019 |
|         U0                                                                                                                         |     0.019 |
|           BUS_RST_RX_SYNC_CORE_I                                                                                                   |    <0.001 |
|           BUS_RST_TX_SYNC_CORE_I                                                                                                   |    <0.001 |
|           CDC_PHY_TX_DATA_OUT                                                                                                      |    <0.001 |
|           CDC_PHY_TX_EN_O                                                                                                          |    <0.001 |
|           I_AXI_NATIVE_IPIF                                                                                                        |    <0.001 |
|           XEMAC_I                                                                                                                  |     0.018 |
|             EMAC_I                                                                                                                 |     0.002 |
|               CDC_TX_CLK                                                                                                           |    <0.001 |
|               NODEMACADDRRAMI                                                                                                      |    <0.001 |
|                 ram16x4i                                                                                                           |    <0.001 |
|                   ram16x1_0                                                                                                        |    <0.001 |
|                   ram16x1_1                                                                                                        |    <0.001 |
|                   ram16x1_2                                                                                                        |    <0.001 |
|                   ram16x1_3                                                                                                        |    <0.001 |
|               RX                                                                                                                   |     0.001 |
|                 INST_CRCGENRX                                                                                                      |    <0.001 |
|                 INST_RX_INTRFCE                                                                                                    |    <0.001 |
|                   CDC_FIFO_RST                                                                                                     |    <0.001 |
|                   I_RX_FIFO                                                                                                        |    <0.001 |
|                     LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                         |    <0.001 |
|                       inst_fifo_gen                                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                                               |    <0.001 |
|                           grf.rf                                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gcx.clkx                                                                             |    <0.001 |
|                               gsync_stage[1].rd_stg_inst                                                                           |    <0.001 |
|                               gsync_stage[1].wr_stg_inst                                                                           |    <0.001 |
|                               gsync_stage[2].rd_stg_inst                                                                           |    <0.001 |
|                               gsync_stage[2].wr_stg_inst                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                               |    <0.001 |
|                               gras.rsts                                                                                            |    <0.001 |
|                               grhf.rhf                                                                                             |    <0.001 |
|                               rpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                               |    <0.001 |
|                               gwas.wsts                                                                                            |    <0.001 |
|                               wpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                  |    <0.001 |
|                               gdm.dm                                                                                               |    <0.001 |
|                                 RAM_reg_0_15_0_5                                                                                   |    <0.001 |
|                             rstblk                                                                                                 |    <0.001 |
|                 INST_RX_STATE                                                                                                      |    <0.001 |
|               TX                                                                                                                   |     0.001 |
|                 CDC_PHY_TX_RST                                                                                                     |    <0.001 |
|                 CDC_TX_EN                                                                                                          |    <0.001 |
|                 INST_CRCCOUNTER                                                                                                    |    <0.001 |
|                 INST_CRCGENTX                                                                                                      |    <0.001 |
|                   NSR                                                                                                              |    <0.001 |
|                 INST_DEFERRAL_CONTROL                                                                                              |    <0.001 |
|                   inst_deferral_state                                                                                              |    <0.001 |
|                   inst_ifgp1_count                                                                                                 |    <0.001 |
|                   inst_ifgp2_count                                                                                                 |    <0.001 |
|                 INST_TXBUSFIFOWRITENIBBLECOUNT                                                                                     |    <0.001 |
|                 INST_TXNIBBLECOUNT                                                                                                 |    <0.001 |
|                 INST_TX_INTRFCE                                                                                                    |    <0.001 |
|                   CDC_FIFO_EMPTY                                                                                                   |    <0.001 |
|                   I_TX_FIFO                                                                                                        |    <0.001 |
|                     LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                         |    <0.001 |
|                       inst_fifo_gen                                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                                               |    <0.001 |
|                           grf.rf                                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gcx.clkx                                                                             |    <0.001 |
|                               gsync_stage[1].rd_stg_inst                                                                           |    <0.001 |
|                               gsync_stage[1].wr_stg_inst                                                                           |    <0.001 |
|                               gsync_stage[2].rd_stg_inst                                                                           |    <0.001 |
|                               gsync_stage[2].wr_stg_inst                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                               |    <0.001 |
|                               gras.rsts                                                                                            |    <0.001 |
|                               rpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                               |    <0.001 |
|                               gwas.wsts                                                                                            |    <0.001 |
|                               wpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                  |    <0.001 |
|                               gdm.dm                                                                                               |    <0.001 |
|                                 RAM_reg_0_15_0_5                                                                                   |    <0.001 |
|                             rstblk                                                                                                 |    <0.001 |
|                 INST_TX_STATE_MACHINE                                                                                              |    <0.001 |
|                 ONR_HOT_MUX                                                                                                        |     0.000 |
|             MDIO_GEN.MDIO_IF_I                                                                                                     |    <0.001 |
|             RX_PING                                                                                                                |     0.004 |
|               dpram_blkmem                                                                                                         |     0.004 |
|                 FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                                                      |     0.004 |
|                   inst_blk_mem_gen                                                                                                 |     0.004 |
|                     gnativebmg.native_blk_mem_gen                                                                                  |     0.004 |
|                       valid.cstr                                                                                                   |     0.004 |
|                         ramloop[0].ram.r                                                                                           |     0.004 |
|                           prim_noinit.ram                                                                                          |     0.004 |
|             RX_PONG_GEN.RX_PONG_I                                                                                                  |     0.004 |
|               dpram_blkmem                                                                                                         |     0.004 |
|                 FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                                                      |     0.004 |
|                   inst_blk_mem_gen                                                                                                 |     0.004 |
|                     gnativebmg.native_blk_mem_gen                                                                                  |     0.004 |
|                       valid.cstr                                                                                                   |     0.004 |
|                         ramloop[0].ram.r                                                                                           |     0.004 |
|                           prim_noinit.ram                                                                                          |     0.004 |
|             TX_PING                                                                                                                |     0.004 |
|               dpram_blkmem                                                                                                         |     0.004 |
|                 FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                                                      |     0.004 |
|                   inst_blk_mem_gen                                                                                                 |     0.004 |
|                     gnativebmg.native_blk_mem_gen                                                                                  |     0.004 |
|                       valid.cstr                                                                                                   |     0.004 |
|                         ramloop[0].ram.r                                                                                           |     0.004 |
|                           prim_noinit.ram                                                                                          |     0.004 |
|             TX_PONG_GEN.TX_PONG_I                                                                                                  |     0.004 |
|               dpram_blkmem                                                                                                         |     0.004 |
|                 FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                                                      |     0.004 |
|                   inst_blk_mem_gen                                                                                                 |     0.004 |
|                     gnativebmg.native_blk_mem_gen                                                                                  |     0.004 |
|                       valid.cstr                                                                                                   |     0.004 |
|                         ramloop[0].ram.r                                                                                           |     0.004 |
|                           prim_noinit.ram                                                                                          |     0.004 |
|       axi_fmcomms2_gpio                                                                                                            |    <0.001 |
|         U0                                                                                                                         |    <0.001 |
|           AXI_LITE_IPIF_I                                                                                                          |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                     |    <0.001 |
|               I_DECODER                                                                                                            |    <0.001 |
|           INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                                                       |    <0.001 |
|           gpio_core_1                                                                                                              |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                                                            |    <0.001 |
|       axi_fmcomms2_spi                                                                                                             |     0.003 |
|         U0                                                                                                                         |     0.003 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                     |    <0.001 |
|               I_DECODER                                                                                                            |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                                                 |     0.003 |
|             CONTROL_REG_I                                                                                                          |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                                                                                |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                                                           |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                                                        |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                                                                 |     0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                       |     0.001 |
|                 inst_fifo_gen                                                                                                      |     0.001 |
|                   gconvfifo.rf                                                                                                     |     0.001 |
|                     grf.rf                                                                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                 |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                 |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                 |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         gras.rsts                                                                                                  |    <0.001 |
|                         rpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwas.wsts                                                                                                  |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |    <0.001 |
|                         gdm.dm                                                                                                     |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                         |    <0.001 |
|                           RAM_reg_0_15_6_7                                                                                         |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                                       |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                                                                 |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                       |    <0.001 |
|                 inst_fifo_gen                                                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                                                     |    <0.001 |
|                     grf.rf                                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                 |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                 |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                 |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         gras.rsts                                                                                                  |    <0.001 |
|                         rpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwas.wsts                                                                                                  |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |    <0.001 |
|                         gdm.dm                                                                                                     |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                         |    <0.001 |
|                           RAM_reg_0_15_6_7                                                                                         |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|             INTERRUPT_CONTROL_I                                                                                                    |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                                                        |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                                                            |    <0.001 |
|             SOFT_RESET_I                                                                                                           |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                                                           |    <0.001 |
|       axi_gpio_lcd                                                                                                                 |    <0.001 |
|         U0                                                                                                                         |    <0.001 |
|           AXI_LITE_IPIF_I                                                                                                          |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                     |    <0.001 |
|               I_DECODER                                                                                                            |    <0.001 |
|           INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                                                       |    <0.001 |
|           gpio_core_1                                                                                                              |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                                                            |    <0.001 |
|       axi_gpio_sw_led                                                                                                              |    <0.001 |
|         U0                                                                                                                         |    <0.001 |
|           AXI_LITE_IPIF_I                                                                                                          |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                     |    <0.001 |
|               I_DECODER                                                                                                            |    <0.001 |
|           INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                                                       |    <0.001 |
|           gpio_core_1                                                                                                              |    <0.001 |
|             Dual.INPUT_DOUBLE_REGS4                                                                                                |    <0.001 |
|             Dual.INPUT_DOUBLE_REGS5                                                                                                |    <0.001 |
|       axi_hdmi_clkgen                                                                                                              |     0.002 |
|         inst                                                                                                                       |     0.002 |
|           i_mmcm_drp                                                                                                               |    <0.001 |
|           i_up_axi                                                                                                                 |    <0.001 |
|           i_up_clkgen                                                                                                              |    <0.001 |
|             i_drp_cntrl                                                                                                            |    <0.001 |
|             i_drp_rst_reg                                                                                                          |    <0.001 |
|             i_mmcm_rst_reg                                                                                                         |    <0.001 |
|       axi_hdmi_core                                                                                                                |     0.020 |
|         inst                                                                                                                       |     0.020 |
|           i_tx_core                                                                                                                |     0.013 |
|             i_csc_RGB2CrYCb                                                                                                        |     0.005 |
|               i_csc_1_Cb                                                                                                           |     0.002 |
|                 i_add_c4                                                                                                           |     0.002 |
|                 i_mul_c1                                                                                                           |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_c2                                                                                                           |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_c3                                                                                                           |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|               i_csc_1_Cr                                                                                                           |     0.002 |
|                 i_add_c4                                                                                                           |     0.002 |
|                 i_mul_c1                                                                                                           |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_c2                                                                                                           |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_c3                                                                                                           |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|               i_csc_1_Y                                                                                                            |     0.002 |
|                 i_add_c4                                                                                                           |     0.002 |
|                 i_mul_c1                                                                                                           |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_c2                                                                                                           |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|                 i_mul_c3                                                                                                           |    <0.001 |
|                   i_mult_macro                                                                                                     |    <0.001 |
|             i_mem                                                                                                                  |     0.004 |
|             i_ss_444to422                                                                                                          |     0.001 |
|           i_up                                                                                                                     |     0.006 |
|             i_hdmi_clock_mon                                                                                                       |     0.001 |
|             i_hdmi_rst_reg                                                                                                         |    <0.001 |
|             i_hdmi_xfer_cntrl                                                                                                      |     0.003 |
|             i_hdmi_xfer_status                                                                                                     |    <0.001 |
|             i_vdma_rst_reg                                                                                                         |    <0.001 |
|             i_vdma_xfer_status                                                                                                     |    <0.001 |
|           i_up_axi                                                                                                                 |    <0.001 |
|           i_vdma                                                                                                                   |    <0.001 |
|       axi_hdmi_dma                                                                                                                 |     0.005 |
|         U0                                                                                                                         |     0.005 |
|           AXI_LITE_REG_INTERFACE_I                                                                                                 |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                          |    <0.001 |
|           GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR                                                                                        |     0.001 |
|             I_CMDSTS                                                                                                               |    <0.001 |
|             I_SM                                                                                                                   |    <0.001 |
|             I_STS_MNGR                                                                                                             |    <0.001 |
|             VIDEO_GENLOCK_I                                                                                                        |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                                              |     0.000 |
|             VIDEO_REG_I                                                                                                            |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                                 |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                                           |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                                      |    <0.001 |
|             GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                                                   |    <0.001 |
|               fg_inst                                                                                                              |    <0.001 |
|                 inst_fifo_gen                                                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                                                     |    <0.001 |
|                     grf.rf                                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                           c1                                                                                                       |     0.000 |
|                           c2                                                                                                       |     0.000 |
|                         rpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                           c0                                                                                                       |     0.000 |
|                           c1                                                                                                       |     0.000 |
|                         wpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                                                   |    <0.001 |
|                           inst_blk_mem_gen                                                                                         |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                                                                          |    <0.001 |
|                               valid.cstr                                                                                           |    <0.001 |
|                                 ramloop[0].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|             GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                                       |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                                                 |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                                        |    <0.001 |
|             I_DMA_REGISTER                                                                                                         |    <0.001 |
|             LITE_READ_MUX_I                                                                                                        |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                                             |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                                                         |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                                                         |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                                                        |     0.001 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                      |     0.001 |
|               I_ADDR_CNTL                                                                                                          |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                      |    <0.001 |
|                       DYNSHREG_F_I                                                                                                 |    <0.001 |
|               I_CMD_STATUS                                                                                                         |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                      |    <0.001 |
|                       DYNSHREG_F_I                                                                                                 |    <0.001 |
|                 I_CMD_FIFO                                                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                      |    <0.001 |
|                       DYNSHREG_F_I                                                                                                 |    <0.001 |
|               I_MSTR_PCC                                                                                                           |    <0.001 |
|               I_RD_DATA_CNTL                                                                                                       |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                      |    <0.001 |
|                       DYNSHREG_F_I                                                                                                 |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                                    |    <0.001 |
|               I_RESET                                                                                                              |    <0.001 |
|           I_RST_MODULE                                                                                                             |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                                             |    <0.001 |
|       axi_iic_main                                                                                                                 |     0.002 |
|         U0                                                                                                                         |     0.002 |
|           X_IIC                                                                                                                    |     0.002 |
|             DYN_MASTER_I                                                                                                           |    <0.001 |
|             FILTER_I                                                                                                               |    <0.001 |
|               SCL_DEBOUNCE                                                                                                         |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                                                  |    <0.001 |
|               SDA_DEBOUNCE                                                                                                         |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                                                  |    <0.001 |
|             IIC_CONTROL_I                                                                                                          |    <0.001 |
|               BITCNT                                                                                                               |    <0.001 |
|               CLKCNT                                                                                                               |    <0.001 |
|               I2CDATA_REG                                                                                                          |    <0.001 |
|               I2CHEADER_REG                                                                                                        |    <0.001 |
|               SETUP_CNT                                                                                                            |    <0.001 |
|             READ_FIFO_I                                                                                                            |    <0.001 |
|             REG_INTERFACE_I                                                                                                        |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                                                                      |    <0.001 |
|             WRITE_FIFO_I                                                                                                           |    <0.001 |
|             X_AXI_IPIF_SSP1                                                                                                        |    <0.001 |
|               AXI_LITE_IPIF_I                                                                                                      |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                                 |    <0.001 |
|                   I_DECODER                                                                                                        |    <0.001 |
|               X_INTERRUPT_CONTROL                                                                                                  |    <0.001 |
|               X_SOFT_RESET                                                                                                         |    <0.001 |
|       axi_intc                                                                                                                     |     0.001 |
|         U0                                                                                                                         |     0.001 |
|           AXI_LITE_IPIF_I                                                                                                          |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                     |    <0.001 |
|               I_DECODER                                                                                                            |    <0.001 |
|           INTC_CORE_I                                                                                                              |    <0.001 |
|       axi_linear_flash                                                                                                             |     0.002 |
|         U0                                                                                                                         |     0.002 |
|           AXI_EMC_NATIVE_INTERFACE_I                                                                                               |     0.001 |
|             AXI_EMC_ADDRESS_DECODE_INSTANCE_I                                                                                      |    <0.001 |
|             AXI_EMC_ADDR_GEN_INSTANCE_I                                                                                            |    <0.001 |
|             RDATA_FIFO_I                                                                                                           |     0.001 |
|               CNTR_INCR_DECR_ADDN_F_I                                                                                              |    <0.001 |
|               DYNSHREG_F_I                                                                                                         |    <0.001 |
|           EMC_CTRL_I                                                                                                               |    <0.001 |
|             ADDR_COUNTER_MUX_I                                                                                                     |    <0.001 |
|               DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I                                                                                 |    <0.001 |
|             COUNTERS_I                                                                                                             |    <0.001 |
|               THZCNT_I                                                                                                             |    <0.001 |
|               TLZCNT_I                                                                                                             |    <0.001 |
|               TRDCNT_I                                                                                                             |    <0.001 |
|               TWPHCNT_I                                                                                                            |    <0.001 |
|               TWRCNT_I                                                                                                             |    <0.001 |
|               T_WRREC_CNT_I                                                                                                        |    <0.001 |
|             IO_REGISTERS_I                                                                                                         |    <0.001 |
|             IPIC_IF_I                                                                                                              |    <0.001 |
|               BURST_CNT                                                                                                            |    <0.001 |
|             MEM_STATE_MACHINE_I                                                                                                    |    <0.001 |
|             MEM_STEER_I                                                                                                            |    <0.001 |
|       axi_mem_interconnect                                                                                                         |     0.333 |
|         s00_couplers                                                                                                               |     0.051 |
|           auto_us_cc_df                                                                                                            |     0.051 |
|             inst                                                                                                                   |     0.051 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar    |     0.003 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5         |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_61       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11        |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp |     0.002 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2                                    |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_128_191_0_2                                 |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_192_255_0_2                                 |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_256_319_0_2                                 |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_320_383_0_2                                 |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_384_447_0_2                                 |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_448_511_0_2                                 |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2                                  |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo       |     0.002 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                    |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                   |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo       |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                    |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                   |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw  |     0.003 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5        |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_66      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11       |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer       |     0.007 |
|         s01_couplers                                                                                                               |     0.033 |
|           auto_us_cc_df                                                                                                            |     0.033 |
|             inst                                                                                                                   |     0.033 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                        |     0.033 |
|                 USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                                              |     0.032 |
|                   dw_fifogen_ar                                                                                                    |     0.003 |
|                     inst_fifo_gen                                                                                                  |     0.003 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                                                      |     0.003 |
|                         grf.rf                                                                                                     |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                 |     0.001 |
|                             gr1.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                              |    <0.001 |
|                             rpntr                                                                                                  |     0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                             gwss.wsts                                                                                              |    <0.001 |
|                             wpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                             gdm.dm                                                                                                 |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                                     |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                   |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                   |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                                   |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                                   |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                                   |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                                   |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                                   |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                                   |    <0.001 |
|                               RAM_reg_0_31_60_61                                                                                   |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                    |    <0.001 |
|                           rstblk                                                                                                   |    <0.001 |
|                   dw_fifogen_rresp                                                                                                 |     0.002 |
|                     inst_fifo_gen                                                                                                  |     0.002 |
|                       gconvfifo.rf                                                                                                 |     0.002 |
|                         grf.rf                                                                                                     |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                 |    <0.001 |
|                             gr1.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                              |    <0.001 |
|                               c1                                                                                                   |    <0.001 |
|                               c2                                                                                                   |    <0.001 |
|                             rpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                             gwss.wsts                                                                                              |    <0.001 |
|                               c0                                                                                                   |    <0.001 |
|                               c1                                                                                                   |    <0.001 |
|                             wpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                             gdm.dm                                                                                                 |    <0.001 |
|                               RAM_reg_0_63_0_2                                                                                     |    <0.001 |
|                               RAM_reg_128_191_0_2                                                                                  |    <0.001 |
|                               RAM_reg_192_255_0_2                                                                                  |    <0.001 |
|                               RAM_reg_256_319_0_2                                                                                  |    <0.001 |
|                               RAM_reg_320_383_0_2                                                                                  |    <0.001 |
|                               RAM_reg_384_447_0_2                                                                                  |    <0.001 |
|                               RAM_reg_448_511_0_2                                                                                  |    <0.001 |
|                               RAM_reg_64_127_0_2                                                                                   |    <0.001 |
|                   m_cmd_fifo                                                                                                       |     0.002 |
|                     inst_fifo_gen                                                                                                  |     0.002 |
|                       gconvfifo.rf                                                                                                 |     0.002 |
|                         grf.rf                                                                                                     |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                 |    <0.001 |
|                             gr1.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                              |    <0.001 |
|                             rpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                             gwss.wsts                                                                                              |    <0.001 |
|                             wpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                             gdm.dm                                                                                                 |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                                     |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                   |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                   |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                    |    <0.001 |
|                   s_cmd_fifo                                                                                                       |    <0.001 |
|                     inst_fifo_gen                                                                                                  |    <0.001 |
|                       gconvfifo.rf                                                                                                 |    <0.001 |
|                         grf.rf                                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                 |    <0.001 |
|                             gr1.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                              |    <0.001 |
|                             rpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                             gwss.wsts                                                                                              |    <0.001 |
|                             wpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                             gdm.dm                                                                                                 |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                                     |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                   |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                   |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                                   |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                    |    <0.001 |
|                 USE_READ.read_addr_inst                                                                                            |    <0.001 |
|                 gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst                                                                |    <0.001 |
|                 si_register_slice_inst                                                                                             |    <0.001 |
|                   ar_pipe                                                                                                          |    <0.001 |
|         s02_couplers                                                                                                               |     0.023 |
|           auto_us_cc_df                                                                                                            |     0.023 |
|             inst                                                                                                                   |     0.023 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                        |     0.023 |
|                 USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                                              |     0.022 |
|                   dw_fifogen_ar                                                                                                    |     0.003 |
|                     inst_fifo_gen                                                                                                  |     0.003 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                                                      |     0.003 |
|                         grf.rf                                                                                                     |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                 |     0.001 |
|                             gr1.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                              |    <0.001 |
|                             rpntr                                                                                                  |     0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                             gwss.wsts                                                                                              |    <0.001 |
|                             wpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                             gdm.dm                                                                                                 |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                                     |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                   |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                   |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                                   |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                                   |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                                   |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                                   |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                                   |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                                   |    <0.001 |
|                               RAM_reg_0_31_60_61                                                                                   |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                    |    <0.001 |
|                           rstblk                                                                                                   |    <0.001 |
|                   dw_fifogen_rresp                                                                                                 |     0.002 |
|                     inst_fifo_gen                                                                                                  |     0.002 |
|                       gconvfifo.rf                                                                                                 |     0.002 |
|                         grf.rf                                                                                                     |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                 |    <0.001 |
|                             gr1.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                              |    <0.001 |
|                               c1                                                                                                   |    <0.001 |
|                               c2                                                                                                   |    <0.001 |
|                             rpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                             gwss.wsts                                                                                              |    <0.001 |
|                               c0                                                                                                   |    <0.001 |
|                               c1                                                                                                   |    <0.001 |
|                             wpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                             gdm.dm                                                                                                 |    <0.001 |
|                               RAM_reg_0_63_0_2                                                                                     |    <0.001 |
|                               RAM_reg_128_191_0_2                                                                                  |    <0.001 |
|                               RAM_reg_192_255_0_2                                                                                  |    <0.001 |
|                               RAM_reg_256_319_0_2                                                                                  |    <0.001 |
|                               RAM_reg_320_383_0_2                                                                                  |    <0.001 |
|                               RAM_reg_384_447_0_2                                                                                  |    <0.001 |
|                               RAM_reg_448_511_0_2                                                                                  |    <0.001 |
|                               RAM_reg_64_127_0_2                                                                                   |    <0.001 |
|                   m_cmd_fifo                                                                                                       |     0.002 |
|                     inst_fifo_gen                                                                                                  |     0.002 |
|                       gconvfifo.rf                                                                                                 |     0.002 |
|                         grf.rf                                                                                                     |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                 |    <0.001 |
|                             gr1.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                              |    <0.001 |
|                             rpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                             gwss.wsts                                                                                              |    <0.001 |
|                             wpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                             gdm.dm                                                                                                 |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                                     |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                   |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                   |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                    |    <0.001 |
|                   s_cmd_fifo                                                                                                       |     0.001 |
|                     inst_fifo_gen                                                                                                  |     0.001 |
|                       gconvfifo.rf                                                                                                 |     0.001 |
|                         grf.rf                                                                                                     |     0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                 |    <0.001 |
|                             gr1.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                              |    <0.001 |
|                             rpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                             gwss.wsts                                                                                              |    <0.001 |
|                             wpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                             gdm.dm                                                                                                 |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                                     |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                   |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                   |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                                   |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                    |    <0.001 |
|                 USE_READ.read_addr_inst                                                                                            |    <0.001 |
|                 gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst                                                                |    <0.001 |
|                 si_register_slice_inst                                                                                             |    <0.001 |
|                   ar_pipe                                                                                                          |    <0.001 |
|         s03_couplers                                                                                                               |     0.051 |
|           auto_us_cc_df                                                                                                            |     0.051 |
|             inst                                                                                                                   |     0.051 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar    |     0.003 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5         |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_61       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11        |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp |     0.002 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2                                    |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_128_191_0_2                                 |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_192_255_0_2                                 |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_256_319_0_2                                 |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_320_383_0_2                                 |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_384_447_0_2                                 |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_448_511_0_2                                 |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2                                  |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo       |     0.002 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                    |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                   |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo       |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                    |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                   |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw  |     0.003 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5        |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_66      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11       |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer       |     0.008 |
|         s04_couplers                                                                                                               |     0.024 |
|           auto_us_cc_df                                                                                                            |     0.024 |
|             inst                                                                                                                   |     0.024 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                        |     0.024 |
|                 USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                                              |     0.024 |
|                   dw_fifogen_ar                                                                                                    |     0.003 |
|                     inst_fifo_gen                                                                                                  |     0.003 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                                                      |     0.003 |
|                         grf.rf                                                                                                     |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                 |     0.001 |
|                             gr1.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                              |    <0.001 |
|                             rpntr                                                                                                  |     0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                             gwss.wsts                                                                                              |    <0.001 |
|                             wpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                             gdm.dm                                                                                                 |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                                     |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                   |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                   |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                                   |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                                   |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                                   |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                                   |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                                   |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                                   |    <0.001 |
|                               RAM_reg_0_31_60_61                                                                                   |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                    |    <0.001 |
|                           rstblk                                                                                                   |    <0.001 |
|                   dw_fifogen_rresp                                                                                                 |     0.002 |
|                     inst_fifo_gen                                                                                                  |     0.002 |
|                       gconvfifo.rf                                                                                                 |     0.002 |
|                         grf.rf                                                                                                     |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                 |    <0.001 |
|                             gr1.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                              |    <0.001 |
|                               c1                                                                                                   |    <0.001 |
|                               c2                                                                                                   |    <0.001 |
|                             rpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                             gwss.wsts                                                                                              |    <0.001 |
|                               c0                                                                                                   |    <0.001 |
|                               c1                                                                                                   |    <0.001 |
|                             wpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                             gdm.dm                                                                                                 |    <0.001 |
|                               RAM_reg_0_63_0_2                                                                                     |    <0.001 |
|                               RAM_reg_128_191_0_2                                                                                  |    <0.001 |
|                               RAM_reg_192_255_0_2                                                                                  |    <0.001 |
|                               RAM_reg_256_319_0_2                                                                                  |    <0.001 |
|                               RAM_reg_320_383_0_2                                                                                  |    <0.001 |
|                               RAM_reg_384_447_0_2                                                                                  |    <0.001 |
|                               RAM_reg_448_511_0_2                                                                                  |    <0.001 |
|                               RAM_reg_64_127_0_2                                                                                   |    <0.001 |
|                   m_cmd_fifo                                                                                                       |     0.002 |
|                     inst_fifo_gen                                                                                                  |     0.002 |
|                       gconvfifo.rf                                                                                                 |     0.002 |
|                         grf.rf                                                                                                     |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                 |    <0.001 |
|                             gr1.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                              |    <0.001 |
|                             rpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                             gwss.wsts                                                                                              |    <0.001 |
|                             wpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                             gdm.dm                                                                                                 |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                                     |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                   |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                   |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                    |    <0.001 |
|                   s_cmd_fifo                                                                                                       |     0.001 |
|                     inst_fifo_gen                                                                                                  |     0.001 |
|                       gconvfifo.rf                                                                                                 |     0.001 |
|                         grf.rf                                                                                                     |     0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                 |    <0.001 |
|                             gr1.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                              |    <0.001 |
|                             rpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                             gwss.wsts                                                                                              |    <0.001 |
|                             wpntr                                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                             gdm.dm                                                                                                 |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                                     |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                   |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                   |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                                   |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                    |    <0.001 |
|                 USE_READ.read_addr_inst                                                                                            |    <0.001 |
|                 gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst                                                                |    <0.001 |
|                 si_register_slice_inst                                                                                             |    <0.001 |
|                   ar_pipe                                                                                                          |    <0.001 |
|         s05_couplers                                                                                                               |     0.016 |
|           auto_cc                                                                                                                  |    <0.001 |
|             inst                                                                                                                   |    <0.001 |
|               gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst                                                                  |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter                                                |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter                                                 |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter                                               |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter                                                |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter                                                |    <0.001 |
|           s05_data_fifo                                                                                                            |     0.015 |
|             inst                                                                                                                   |     0.015 |
|               gen_fifo.fifo_gen_inst                                                                                               |     0.015 |
|                 inst_fifo_gen                                                                                                      |     0.015 |
|                   gaxi_full_lite.gread_ch.grach2.axi_rach                                                                          |     0.003 |
|                     grf.rf                                                                                                         |     0.003 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |     0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                         rpntr                                                                                                      |     0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |     0.001 |
|                         gdm.dm                                                                                                     |    <0.001 |
|                           RAM_reg_0_31_0_5                                                                                         |    <0.001 |
|                           RAM_reg_0_31_12_17                                                                                       |    <0.001 |
|                           RAM_reg_0_31_18_23                                                                                       |    <0.001 |
|                           RAM_reg_0_31_24_29                                                                                       |    <0.001 |
|                           RAM_reg_0_31_30_35                                                                                       |    <0.001 |
|                           RAM_reg_0_31_36_41                                                                                       |    <0.001 |
|                           RAM_reg_0_31_42_47                                                                                       |    <0.001 |
|                           RAM_reg_0_31_48_53                                                                                       |    <0.001 |
|                           RAM_reg_0_31_54_59                                                                                       |    <0.001 |
|                           RAM_reg_0_31_60_62                                                                                       |    <0.001 |
|                           RAM_reg_0_31_6_11                                                                                        |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|                   gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                                     |    <0.001 |
|                     rstblk                                                                                                         |    <0.001 |
|                   gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                          |     0.001 |
|                     grf.rf                                                                                                         |     0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                           c2                                                                                                       |    <0.001 |
|                         rpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                           c0                                                                                                       |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                         |     0.003 |
|                     grf.rf                                                                                                         |     0.003 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |     0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                         rpntr                                                                                                      |     0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |     0.001 |
|                         gdm.dm                                                                                                     |    <0.001 |
|                           RAM_reg_0_31_0_5                                                                                         |    <0.001 |
|                           RAM_reg_0_31_12_17                                                                                       |    <0.001 |
|                           RAM_reg_0_31_18_23                                                                                       |    <0.001 |
|                           RAM_reg_0_31_24_29                                                                                       |    <0.001 |
|                           RAM_reg_0_31_30_35                                                                                       |    <0.001 |
|                           RAM_reg_0_31_36_41                                                                                       |    <0.001 |
|                           RAM_reg_0_31_42_47                                                                                       |    <0.001 |
|                           RAM_reg_0_31_48_53                                                                                       |    <0.001 |
|                           RAM_reg_0_31_54_59                                                                                       |    <0.001 |
|                           RAM_reg_0_31_60_62                                                                                       |    <0.001 |
|                           RAM_reg_0_31_6_11                                                                                        |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                                               |    <0.001 |
|                     rstblk                                                                                                         |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                         |     0.007 |
|                     grf.rf                                                                                                         |     0.007 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |     0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                           c2                                                                                                       |    <0.001 |
|                         rpntr                                                                                                      |     0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |     0.001 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                           c0                                                                                                       |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                         wpntr                                                                                                      |     0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |     0.004 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                   |    <0.001 |
|                           inst_blk_mem_gen                                                                                         |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                                                                          |    <0.001 |
|                               valid.cstr                                                                                           |    <0.001 |
|                                 ramloop[0].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[1].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[2].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[3].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[4].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[5].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[6].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[7].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[8].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|         s06_couplers                                                                                                               |     0.017 |
|           auto_cc                                                                                                                  |    <0.001 |
|             inst                                                                                                                   |    <0.001 |
|               gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst                                                                  |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter                                                |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter                                                 |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter                                               |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter                                                |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter                                                |    <0.001 |
|           s06_data_fifo                                                                                                            |     0.016 |
|             inst                                                                                                                   |     0.016 |
|               gen_fifo.fifo_gen_inst                                                                                               |     0.016 |
|                 inst_fifo_gen                                                                                                      |     0.016 |
|                   gaxi_full_lite.gread_ch.grach2.axi_rach                                                                          |     0.003 |
|                     grf.rf                                                                                                         |     0.003 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |     0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                         rpntr                                                                                                      |     0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |     0.001 |
|                         gdm.dm                                                                                                     |    <0.001 |
|                           RAM_reg_0_31_0_5                                                                                         |    <0.001 |
|                           RAM_reg_0_31_12_17                                                                                       |    <0.001 |
|                           RAM_reg_0_31_18_23                                                                                       |    <0.001 |
|                           RAM_reg_0_31_24_29                                                                                       |    <0.001 |
|                           RAM_reg_0_31_30_35                                                                                       |    <0.001 |
|                           RAM_reg_0_31_36_41                                                                                       |    <0.001 |
|                           RAM_reg_0_31_42_47                                                                                       |    <0.001 |
|                           RAM_reg_0_31_48_53                                                                                       |    <0.001 |
|                           RAM_reg_0_31_54_59                                                                                       |    <0.001 |
|                           RAM_reg_0_31_60_62                                                                                       |    <0.001 |
|                           RAM_reg_0_31_6_11                                                                                        |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|                   gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                                     |    <0.001 |
|                     rstblk                                                                                                         |    <0.001 |
|                   gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                          |     0.001 |
|                     grf.rf                                                                                                         |     0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                           c2                                                                                                       |    <0.001 |
|                         rpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                           c0                                                                                                       |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                         |     0.003 |
|                     grf.rf                                                                                                         |     0.003 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |     0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                         rpntr                                                                                                      |     0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |     0.001 |
|                         gdm.dm                                                                                                     |    <0.001 |
|                           RAM_reg_0_31_0_5                                                                                         |    <0.001 |
|                           RAM_reg_0_31_12_17                                                                                       |    <0.001 |
|                           RAM_reg_0_31_18_23                                                                                       |    <0.001 |
|                           RAM_reg_0_31_24_29                                                                                       |    <0.001 |
|                           RAM_reg_0_31_30_35                                                                                       |    <0.001 |
|                           RAM_reg_0_31_36_41                                                                                       |    <0.001 |
|                           RAM_reg_0_31_42_47                                                                                       |    <0.001 |
|                           RAM_reg_0_31_48_53                                                                                       |    <0.001 |
|                           RAM_reg_0_31_54_59                                                                                       |    <0.001 |
|                           RAM_reg_0_31_60_62                                                                                       |    <0.001 |
|                           RAM_reg_0_31_6_11                                                                                        |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                                               |    <0.001 |
|                     rstblk                                                                                                         |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                         |     0.007 |
|                     grf.rf                                                                                                         |     0.007 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |     0.002 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                           c2                                                                                                       |    <0.001 |
|                         rpntr                                                                                                      |     0.002 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |     0.002 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                           c0                                                                                                       |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                         wpntr                                                                                                      |     0.002 |
|                       gntv_or_sync_fifo.mem                                                                                        |     0.004 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                   |    <0.001 |
|                           inst_blk_mem_gen                                                                                         |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                                                                          |    <0.001 |
|                               valid.cstr                                                                                           |    <0.001 |
|                                 ramloop[0].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[1].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[2].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[3].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[4].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[5].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[6].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[7].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[8].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|         s07_couplers                                                                                                               |     0.016 |
|           auto_cc                                                                                                                  |    <0.001 |
|             inst                                                                                                                   |    <0.001 |
|               gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst                                                                  |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter                                                |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter                                                 |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter                                               |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter                                                |    <0.001 |
|               gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter                                                |    <0.001 |
|           s07_data_fifo                                                                                                            |     0.015 |
|             inst                                                                                                                   |     0.015 |
|               gen_fifo.fifo_gen_inst                                                                                               |     0.015 |
|                 inst_fifo_gen                                                                                                      |     0.015 |
|                   gaxi_full_lite.gread_ch.grach2.axi_rach                                                                          |     0.003 |
|                     grf.rf                                                                                                         |     0.003 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |     0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                         rpntr                                                                                                      |     0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |     0.001 |
|                         gdm.dm                                                                                                     |    <0.001 |
|                           RAM_reg_0_31_0_5                                                                                         |    <0.001 |
|                           RAM_reg_0_31_12_17                                                                                       |    <0.001 |
|                           RAM_reg_0_31_18_23                                                                                       |    <0.001 |
|                           RAM_reg_0_31_24_29                                                                                       |    <0.001 |
|                           RAM_reg_0_31_30_35                                                                                       |    <0.001 |
|                           RAM_reg_0_31_36_41                                                                                       |    <0.001 |
|                           RAM_reg_0_31_42_47                                                                                       |    <0.001 |
|                           RAM_reg_0_31_48_53                                                                                       |    <0.001 |
|                           RAM_reg_0_31_54_59                                                                                       |    <0.001 |
|                           RAM_reg_0_31_60_62                                                                                       |    <0.001 |
|                           RAM_reg_0_31_6_11                                                                                        |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|                   gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                                     |    <0.001 |
|                     rstblk                                                                                                         |    <0.001 |
|                   gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                          |     0.001 |
|                     grf.rf                                                                                                         |     0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |    <0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                           c2                                                                                                       |    <0.001 |
|                         rpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                           c0                                                                                                       |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                         |     0.003 |
|                     grf.rf                                                                                                         |     0.003 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |     0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                         rpntr                                                                                                      |     0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |    <0.001 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                         wpntr                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |     0.001 |
|                         gdm.dm                                                                                                     |    <0.001 |
|                           RAM_reg_0_31_0_5                                                                                         |    <0.001 |
|                           RAM_reg_0_31_12_17                                                                                       |    <0.001 |
|                           RAM_reg_0_31_18_23                                                                                       |    <0.001 |
|                           RAM_reg_0_31_24_29                                                                                       |    <0.001 |
|                           RAM_reg_0_31_30_35                                                                                       |    <0.001 |
|                           RAM_reg_0_31_36_41                                                                                       |    <0.001 |
|                           RAM_reg_0_31_42_47                                                                                       |    <0.001 |
|                           RAM_reg_0_31_48_53                                                                                       |    <0.001 |
|                           RAM_reg_0_31_54_59                                                                                       |    <0.001 |
|                           RAM_reg_0_31_60_62                                                                                       |    <0.001 |
|                           RAM_reg_0_31_6_11                                                                                        |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                                               |    <0.001 |
|                     rstblk                                                                                                         |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                         |     0.006 |
|                     grf.rf                                                                                                         |     0.006 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                     |     0.001 |
|                         gr1.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                  |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                           c2                                                                                                       |    <0.001 |
|                         rpntr                                                                                                      |     0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                     |     0.001 |
|                         gwss.wsts                                                                                                  |    <0.001 |
|                           c0                                                                                                       |    <0.001 |
|                           c1                                                                                                       |    <0.001 |
|                         wpntr                                                                                                      |     0.001 |
|                       gntv_or_sync_fifo.mem                                                                                        |     0.004 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                   |    <0.001 |
|                           inst_blk_mem_gen                                                                                         |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                                                                          |    <0.001 |
|                               valid.cstr                                                                                           |    <0.001 |
|                                 ramloop[0].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[1].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[2].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[3].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[4].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[5].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[6].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[7].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                                 ramloop[8].ram.r                                                                                   |    <0.001 |
|                                   prim_noinit.ram                                                                                  |    <0.001 |
|                       rstblk                                                                                                       |    <0.001 |
|         s08_couplers                                                                                                               |     0.072 |
|           auto_us_df                                                                                                               |     0.072 |
|             inst                                                                                                                   |     0.072 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar    |     0.003 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5         |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_61       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11        |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp |     0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo       |     0.002 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                    |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                   |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo       |     0.002 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                    |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                   |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw  |     0.003 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5        |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_66      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11       |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer       |     0.003 |
|         s09_couplers                                                                                                               |     0.019 |
|           auto_us_df                                                                                                               |     0.019 |
|             inst                                                                                                                   |     0.019 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar    |     0.003 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5         |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_61       |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11        |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp |     0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo       |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                  |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo       |     0.002 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                    |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                  |    <0.001 |
|                 inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                   |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw  |     0.003 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5        |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_66      |    <0.001 |
|                 inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11       |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer       |     0.003 |
|         xbar                                                                                                                       |     0.012 |
|           inst                                                                                                                     |     0.012 |
|             gen_samd.crossbar_samd                                                                                                 |     0.012 |
|               addr_arbiter_ar                                                                                                      |    <0.001 |
|               addr_arbiter_aw                                                                                                      |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                                                   |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                         |     0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                                              |     0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1                                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[3].srl_nx1                                                                                   |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                                                     |     0.007 |
|                 b_pipe                                                                                                             |    <0.001 |
|                 r_pipe                                                                                                             |     0.007 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                         |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                                              |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1                                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[3].srl_nx1                                                                                   |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                                                     |    <0.001 |
|                 b_pipe                                                                                                             |    <0.001 |
|                 r_pipe                                                                                                             |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                      |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                     |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                       |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                                                                       |    <0.001 |
|                 wrouter_aw_fifo                                                                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                   |    <0.001 |
|               gen_slave_slots[1].gen_si_read.si_transactor_ar                                                                      |    <0.001 |
|               gen_slave_slots[2].gen_si_read.si_transactor_ar                                                                      |    <0.001 |
|               gen_slave_slots[3].gen_si_read.si_transactor_ar                                                                      |    <0.001 |
|               gen_slave_slots[3].gen_si_write.si_transactor_aw                                                                     |    <0.001 |
|               gen_slave_slots[3].gen_si_write.splitter_aw_si                                                                       |    <0.001 |
|               gen_slave_slots[3].gen_si_write.wdata_router_w                                                                       |    <0.001 |
|                 wrouter_aw_fifo                                                                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                   |    <0.001 |
|               gen_slave_slots[4].gen_si_read.si_transactor_ar                                                                      |    <0.001 |
|               gen_slave_slots[5].gen_si_read.si_transactor_ar                                                                      |    <0.001 |
|               gen_slave_slots[5].gen_si_write.si_transactor_aw                                                                     |    <0.001 |
|               gen_slave_slots[5].gen_si_write.splitter_aw_si                                                                       |    <0.001 |
|               gen_slave_slots[5].gen_si_write.wdata_router_w                                                                       |    <0.001 |
|                 wrouter_aw_fifo                                                                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                   |    <0.001 |
|               gen_slave_slots[6].gen_si_read.si_transactor_ar                                                                      |    <0.001 |
|               gen_slave_slots[6].gen_si_write.si_transactor_aw                                                                     |    <0.001 |
|               gen_slave_slots[6].gen_si_write.splitter_aw_si                                                                       |    <0.001 |
|               gen_slave_slots[6].gen_si_write.wdata_router_w                                                                       |    <0.001 |
|                 wrouter_aw_fifo                                                                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                   |    <0.001 |
|               gen_slave_slots[7].gen_si_read.si_transactor_ar                                                                      |    <0.001 |
|               gen_slave_slots[7].gen_si_write.si_transactor_aw                                                                     |    <0.001 |
|               gen_slave_slots[7].gen_si_write.splitter_aw_si                                                                       |    <0.001 |
|               gen_slave_slots[7].gen_si_write.wdata_router_w                                                                       |    <0.001 |
|                 wrouter_aw_fifo                                                                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                   |    <0.001 |
|               gen_slave_slots[8].gen_si_read.si_transactor_ar                                                                      |    <0.001 |
|               gen_slave_slots[8].gen_si_write.si_transactor_aw                                                                     |    <0.001 |
|               gen_slave_slots[8].gen_si_write.splitter_aw_si                                                                       |    <0.001 |
|               gen_slave_slots[8].gen_si_write.wdata_router_w                                                                       |    <0.001 |
|                 wrouter_aw_fifo                                                                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                   |    <0.001 |
|               gen_slave_slots[9].gen_si_read.si_transactor_ar                                                                      |    <0.001 |
|               gen_slave_slots[9].gen_si_write.si_transactor_aw                                                                     |    <0.001 |
|               gen_slave_slots[9].gen_si_write.splitter_aw_si                                                                       |    <0.001 |
|               gen_slave_slots[9].gen_si_write.wdata_router_w                                                                       |    <0.001 |
|                 wrouter_aw_fifo                                                                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                   |    <0.001 |
|               splitter_aw_mi                                                                                                       |    <0.001 |
|       axi_spdif_tx_core                                                                                                            |     0.001 |
|         U0                                                                                                                         |     0.001 |
|           TENC                                                                                                                     |    <0.001 |
|           ctrlif                                                                                                                   |    <0.001 |
|           streaming_dma_gen.fifo                                                                                                   |    <0.001 |
|             fifo                                                                                                                   |    <0.001 |
|               data_fifo_reg_0_7_0_5                                                                                                |    <0.001 |
|               data_fifo_reg_0_7_12_17                                                                                              |    <0.001 |
|               data_fifo_reg_0_7_18_23                                                                                              |    <0.001 |
|               data_fifo_reg_0_7_24_29                                                                                              |    <0.001 |
|               data_fifo_reg_0_7_30_31                                                                                              |    <0.001 |
|               data_fifo_reg_0_7_6_11                                                                                               |    <0.001 |
|       axi_spdif_tx_dma                                                                                                             |     0.010 |
|         U0                                                                                                                         |     0.010 |
|           GEN_SG_ENGINE.I_SG_ENGINE                                                                                                |     0.004 |
|             GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                                                       |    <0.001 |
|               I_UPDT_CMDSTS_IF                                                                                                     |    <0.001 |
|               I_UPDT_SG                                                                                                            |    <0.001 |
|             GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                                                      |    <0.001 |
|               GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                                          |    <0.001 |
|             GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                                                    |    <0.001 |
|             I_SG_AXI_DATAMOVER                                                                                                     |     0.001 |
|               GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                                                  |    <0.001 |
|                 I_ADDR_CNTL                                                                                                        |    <0.001 |
|                 I_CMD_STATUS                                                                                                       |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                               |    <0.001 |
|                   I_CMD_FIFO                                                                                                       |    <0.001 |
|                 I_MSTR_SCC                                                                                                         |    <0.001 |
|                 I_RD_DATA_CNTL                                                                                                     |    <0.001 |
|                 I_RD_STATUS_CNTLR                                                                                                  |    <0.001 |
|                 I_RESET                                                                                                            |    <0.001 |
|               GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                                                  |    <0.001 |
|                 I_ADDR_CNTL                                                                                                        |    <0.001 |
|                 I_CMD_STATUS                                                                                                       |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                               |    <0.001 |
|                   I_CMD_FIFO                                                                                                       |    <0.001 |
|                 I_MSTR_SCC                                                                                                         |    <0.001 |
|                 I_RESET                                                                                                            |    <0.001 |
|                 I_WR_DATA_CNTL                                                                                                     |    <0.001 |
|                 I_WR_STATUS_CNTLR                                                                                                  |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                       |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                             |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                    |    <0.001 |
|                         DYNSHREG_F_I                                                                                               |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                                                                              |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                       |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                             |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                    |    <0.001 |
|                         DYNSHREG_F_I                                                                                               |    <0.001 |
|             I_SG_FETCH_MNGR                                                                                                        |    <0.001 |
|               I_FTCH_CMDSTS_IF                                                                                                     |    <0.001 |
|               I_FTCH_PNTR_MNGR                                                                                                     |    <0.001 |
|               I_FTCH_SG                                                                                                            |    <0.001 |
|             I_SG_FETCH_QUEUE                                                                                                       |     0.001 |
|               GEN_QUEUE.FTCH_QUEUE_I                                                                                               |    <0.001 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                                                         |    <0.001 |
|           I_AXI_DMA_REG_MODULE                                                                                                     |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                          |    <0.001 |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                                 |    <0.001 |
|           I_MM2S_DMA_MNGR                                                                                                          |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                                                              |    <0.001 |
|               GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                                                |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                                   |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                                          |    <0.001 |
|                   DYNSHREG_F_I                                                                                                     |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                                                 |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                                     |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                                   |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                                                        |     0.005 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                      |     0.005 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                     |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                          |     0.003 |
|                 I_DATA_FIFO                                                                                                        |     0.003 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                      |     0.003 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                              |     0.003 |
|                       inst_fifo_gen                                                                                                |     0.003 |
|                         gconvfifo.rf                                                                                               |     0.003 |
|                           grf.rf                                                                                                   |     0.003 |
|                             gntv_or_sync_fifo.gl0.rd                                                                               |    <0.001 |
|                               gr1.rfwft                                                                                            |    <0.001 |
|                               grss.gdc.dc                                                                                          |    <0.001 |
|                                 gsym_dc.dc                                                                                         |    <0.001 |
|                               grss.rsts                                                                                            |    <0.001 |
|                               rpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                               |    <0.001 |
|                               gwss.wsts                                                                                            |    <0.001 |
|                               wpntr                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                  |     0.003 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                                                             |     0.003 |
|                                 inst_blk_mem_gen                                                                                   |     0.003 |
|                                   gnativebmg.native_blk_mem_gen                                                                    |     0.003 |
|                                     valid.cstr                                                                                     |     0.003 |
|                                       ramloop[0].ram.r                                                                             |     0.003 |
|                                         prim_noinit.ram                                                                            |     0.003 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                                                          |    <0.001 |
|               I_CMD_STATUS                                                                                                         |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                 |    <0.001 |
|                 I_CMD_FIFO                                                                                                         |    <0.001 |
|               I_MSTR_PCC                                                                                                           |    <0.001 |
|               I_RD_DATA_CNTL                                                                                                       |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                                    |    <0.001 |
|               I_RESET                                                                                                              |    <0.001 |
|           I_RST_MODULE                                                                                                             |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                                             |    <0.001 |
|             REG_HRD_RST                                                                                                            |    <0.001 |
|             REG_HRD_RST_OUT                                                                                                        |    <0.001 |
|           I_S2MM_DMA_MNGR                                                                                                          |     0.000 |
|       axi_timer                                                                                                                    |    <0.001 |
|         U0                                                                                                                         |    <0.001 |
|           AXI4_LITE_I                                                                                                              |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                     |    <0.001 |
|               I_DECODER                                                                                                            |    <0.001 |
|           TC_CORE_I                                                                                                                |    <0.001 |
|             COUNTER_0_I                                                                                                            |    <0.001 |
|               COUNTER_I                                                                                                            |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                                                                           |    <0.001 |
|               COUNTER_I                                                                                                            |    <0.001 |
|             READ_MUX_I                                                                                                             |     0.000 |
|             TIMER_CONTROL_I                                                                                                        |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                                                   |     0.000 |
|       axi_uart                                                                                                                     |    <0.001 |
|         U0                                                                                                                         |    <0.001 |
|           AXI_LITE_IPIF_I                                                                                                          |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                     |    <0.001 |
|               I_DECODER                                                                                                            |    <0.001 |
|           UARTLITE_CORE_I                                                                                                          |    <0.001 |
|             BAUD_RATE_I                                                                                                            |    <0.001 |
|             UARTLITE_RX_I                                                                                                          |    <0.001 |
|               DELAY_16_I                                                                                                           |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                                                   |    <0.001 |
|               SRL_FIFO_I                                                                                                           |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                                   |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                                          |    <0.001 |
|                   DYNSHREG_F_I                                                                                                     |    <0.001 |
|             UARTLITE_TX_I                                                                                                          |    <0.001 |
|               MID_START_BIT_SRL16_I                                                                                                |    <0.001 |
|               SRL_FIFO_I                                                                                                           |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                                   |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                                          |    <0.001 |
|                   DYNSHREG_F_I                                                                                                     |    <0.001 |
|       clk_wiz_0                                                                                                                    |     0.124 |
|         inst                                                                                                                       |     0.124 |
|       ila_adc                                                                                                                      |     0.020 |
|         inst                                                                                                                       |     0.020 |
|           ila_core_inst                                                                                                            |     0.020 |
|             ila_trace_memory_inst                                                                                                  |    <0.001 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                             |    <0.001 |
|                 inst_blk_mem_gen                                                                                                   |    <0.001 |
|                   gnativebmg.native_blk_mem_gen                                                                                    |    <0.001 |
|                     valid.cstr                                                                                                     |    <0.001 |
|                       ramloop[0].ram.r                                                                                             |    <0.001 |
|                         prim_noinit.ram                                                                                            |    <0.001 |
|                       ramloop[1].ram.r                                                                                             |    <0.001 |
|                         prim_noinit.ram                                                                                            |    <0.001 |
|             u_ila_cap_ctrl                                                                                                         |     0.002 |
|               U_CDONE                                                                                                              |    <0.001 |
|               U_NS0                                                                                                                |    <0.001 |
|               U_NS1                                                                                                                |    <0.001 |
|               u_cap_addrgen                                                                                                        |     0.002 |
|                 U_CMPRESET                                                                                                         |    <0.001 |
|                 u_cap_sample_counter                                                                                               |    <0.001 |
|                   U_SCE                                                                                                            |    <0.001 |
|                   U_SCMPCE                                                                                                         |    <0.001 |
|                   U_SCRST                                                                                                          |    <0.001 |
|                   u_scnt_cmp                                                                                                       |    <0.001 |
|                     allx_typeA_match_detection.cs_allx_typeA_inst                                                                  |    <0.001 |
|                       DUT                                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                           u_srlA                                                                                                   |    <0.001 |
|                           u_srlB                                                                                                   |    <0.001 |
|                           u_srlC                                                                                                   |    <0.001 |
|                           u_srlD                                                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                           u_srlA                                                                                                   |    <0.001 |
|                           u_srlB                                                                                                   |    <0.001 |
|                           u_srlC                                                                                                   |    <0.001 |
|                           u_srlD                                                                                                   |    <0.001 |
|                 u_cap_window_counter                                                                                               |    <0.001 |
|                   U_WCE                                                                                                            |    <0.001 |
|                   U_WHCMPCE                                                                                                        |    <0.001 |
|                   U_WLCMPCE                                                                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                                                                      |    <0.001 |
|                     allx_typeA_match_detection.cs_allx_typeA_inst                                                                  |    <0.001 |
|                       DUT                                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                           u_srlA                                                                                                   |    <0.001 |
|                           u_srlB                                                                                                   |    <0.001 |
|                           u_srlC                                                                                                   |    <0.001 |
|                           u_srlD                                                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                           u_srlA                                                                                                   |    <0.001 |
|                           u_srlB                                                                                                   |    <0.001 |
|                           u_srlC                                                                                                   |    <0.001 |
|                           u_srlD                                                                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                                                                      |    <0.001 |
|                     allx_typeA_match_detection.cs_allx_typeA_inst                                                                  |    <0.001 |
|                       DUT                                                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                           u_srlA                                                                                                   |    <0.001 |
|                           u_srlB                                                                                                   |    <0.001 |
|                           u_srlC                                                                                                   |    <0.001 |
|                           u_srlD                                                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |    <0.001 |
|                           u_srlA                                                                                                   |    <0.001 |
|                           u_srlB                                                                                                   |    <0.001 |
|                           u_srlC                                                                                                   |    <0.001 |
|                           u_srlD                                                                                                   |    <0.001 |
|             u_ila_regs                                                                                                             |     0.013 |
|               MU_SRL[0].mu_srl_reg                                                                                                 |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                                                                |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                                                                |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                                                                |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                                                                |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                                                                |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                                                                |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                                                                 |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                                                                 |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                                                                 |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                                                                 |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                                                                 |    <0.001 |
|               MU_STATUS[10].mu_tpid_reg                                                                                            |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               MU_STATUS[12].mu_tpid_reg                                                                                            |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               MU_STATUS[14].mu_tpid_reg                                                                                            |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               MU_STATUS[4].mu_tpid_reg                                                                                             |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               MU_STATUS[6].mu_tpid_reg                                                                                             |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               MU_STATUS[8].mu_tpid_reg                                                                                             |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               STRG_QUAL.qual_strg_srl_reg                                                                                          |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                                                                         |    <0.001 |
|               reg_0                                                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_1                                                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_10                                                                                                               |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_11                                                                                                               |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_12                                                                                                               |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_13                                                                                                               |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_14                                                                                                               |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_15                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_16                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_17                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_18                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_19                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_1a                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_2                                                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_3                                                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_4                                                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_6                                                                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_7                                                                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_8                                                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_80                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_81                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_82                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_83                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_84                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_85                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_88d                                                                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_88f                                                                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_9                                                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_a                                                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_b                                                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_c                                                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_e                                                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_f                                                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|               reg_srl_fff                                                                                                          |    <0.001 |
|               reg_stream_ffd                                                                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                 |    <0.001 |
|               reg_stream_ffe                                                                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                               |    <0.001 |
|             u_ila_reset_ctrl                                                                                                       |    <0.001 |
|               arm_detection_inst                                                                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                                                                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                                                                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                                                                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                                                                         |    <0.001 |
|               halt_detection_inst                                                                                                  |    <0.001 |
|             u_trig                                                                                                                 |     0.003 |
|               STRG_QUAL.U_STRG_QUAL                                                                                                |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst                                                                      |    <0.001 |
|                   DUT                                                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                       u_srlA                                                                                                       |    <0.001 |
|                       u_srlB                                                                                                       |    <0.001 |
|                       u_srlC                                                                                                       |    <0.001 |
|                       u_srlD                                                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                       u_srlA                                                                                                       |    <0.001 |
|                       u_srlB                                                                                                       |    <0.001 |
|                       u_srlC                                                                                                       |    <0.001 |
|                       u_srlD                                                                                                       |    <0.001 |
|               U_TM                                                                                                                 |     0.002 |
|                 G_NMU[0].U_M                                                                                                       |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[10].U_M                                                                                                      |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[11].U_M                                                                                                      |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[12].U_M                                                                                                      |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[13].U_M                                                                                                      |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[14].U_M                                                                                                      |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[15].U_M                                                                                                      |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[1].U_M                                                                                                       |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[2].U_M                                                                                                       |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[3].U_M                                                                                                       |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[4].U_M                                                                                                       |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[5].U_M                                                                                                       |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[6].U_M                                                                                                       |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[7].U_M                                                                                                       |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[8].U_M                                                                                                       |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                 G_NMU[9].U_M                                                                                                       |    <0.001 |
|                   allx_typeA_match_detection.cs_allx_typeA_inst                                                                    |    <0.001 |
|                     DUT                                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                         u_srlA                                                                                                     |    <0.001 |
|                         u_srlB                                                                                                     |    <0.001 |
|                         u_srlC                                                                                                     |    <0.001 |
|                         u_srlD                                                                                                     |    <0.001 |
|               genblk1[0].U_TC                                                                                                      |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst                                                                      |    <0.001 |
|                   DUT                                                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                       u_srlA                                                                                                       |    <0.001 |
|                       u_srlB                                                                                                       |    <0.001 |
|                       u_srlC                                                                                                       |    <0.001 |
|                       u_srlD                                                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                       u_srlA                                                                                                       |    <0.001 |
|                       u_srlB                                                                                                       |    <0.001 |
|                       u_srlC                                                                                                       |    <0.001 |
|                       u_srlD                                                                                                       |    <0.001 |
|             xsdb_memory_read_inst                                                                                                  |    <0.001 |
|       sys_audio_clkgen                                                                                                             |     0.121 |
|         inst                                                                                                                       |     0.121 |
|       sys_concat_intc                                                                                                              |     0.000 |
|       sys_const_ddr3_0                                                                                                             |     0.000 |
|       sys_const_ddr3_1                                                                                                             |     0.000 |
|       sys_const_vcc                                                                                                                |     0.000 |
|       sys_dlmb                                                                                                                     |     0.000 |
|         U0                                                                                                                         |     0.000 |
|       sys_dlmb_cntlr                                                                                                               |    <0.001 |
|         U0                                                                                                                         |    <0.001 |
|       sys_ilmb                                                                                                                     |     0.000 |
|         U0                                                                                                                         |     0.000 |
|       sys_ilmb_cntlr                                                                                                               |    <0.001 |
|         U0                                                                                                                         |    <0.001 |
|       sys_lmb_bram                                                                                                                 |    <0.001 |
|         U0                                                                                                                         |    <0.001 |
|           inst_blk_mem_gen                                                                                                         |    <0.001 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                         |    <0.001 |
|               valid.cstr                                                                                                           |    <0.001 |
|                 ramloop[0].ram.r                                                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                                                  |    <0.001 |
|                 ramloop[1].ram.r                                                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                                                  |    <0.001 |
|       sys_mb                                                                                                                       |     0.052 |
|         U0                                                                                                                         |     0.052 |
|           MicroBlaze_Core_I                                                                                                        |     0.052 |
|             Performance.Data_Flow_I                                                                                                |     0.005 |
|               ALU_I                                                                                                                |    <0.001 |
|                 FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                                                                 |    <0.001 |
|                 FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|                 FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                        |    <0.001 |
|               Barrel_Shifter_I                                                                                                     |    <0.001 |
|               Byte_Doublet_Handle_gti_I                                                                                            |    <0.001 |
|               Data_Flow_Logic_I                                                                                                    |    <0.001 |
|               MUL_Unit_I                                                                                                           |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2                                        |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3                                        |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4                                        |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                                 |    <0.001 |
|               Operand_Select_I                                                                                                     |    <0.001 |
|               PVR_I                                                                                                                |    <0.001 |
|               Register_File_I                                                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                                                  |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                                                 |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                                                 |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                                                 |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                                                 |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                                                 |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                                                 |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                                                  |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                                                  |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                                                  |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                                                  |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                                                  |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                                                  |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                                                  |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                                                  |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                                                  |    <0.001 |
|               Shift_Logic_Module_I                                                                                                 |    <0.001 |
|                 Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1                                                                   |    <0.001 |
|                 Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2                                                                   |    <0.001 |
|                 Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3                                                                   |    <0.001 |
|                 Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4                                                                   |    <0.001 |
|               Using_Div_Unit.Div_unit_I1                                                                                           |    <0.001 |
|               Zero_Detect_I                                                                                                        |    <0.001 |
|               exception_registers_I1                                                                                               |     0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                          |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                          |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                          |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                         |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                          |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                          |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                          |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                          |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                          |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                          |    <0.001 |
|                 FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                          |    <0.001 |
|                 Use_LUT6.Mux_Inxt                                                                                                  |    <0.001 |
|                   Use_LUT6.Mux_Loop[0].I_MUX_LUT6                                                                                  |    <0.001 |
|                   Use_LUT6.Mux_Loop[10].I_MUX_LUT6                                                                                 |    <0.001 |
|                   Use_LUT6.Mux_Loop[11].I_MUX_LUT6                                                                                 |    <0.001 |
|                   Use_LUT6.Mux_Loop[12].I_MUX_LUT6                                                                                 |    <0.001 |
|                   Use_LUT6.Mux_Loop[13].I_MUX_LUT6                                                                                 |    <0.001 |
|                   Use_LUT6.Mux_Loop[14].I_MUX_LUT6                                                                                 |    <0.001 |
|                   Use_LUT6.Mux_Loop[15].I_MUX_LUT6                                                                                 |    <0.001 |
|                   Use_LUT6.Mux_Loop[1].I_MUX_LUT6                                                                                  |    <0.001 |
|                   Use_LUT6.Mux_Loop[2].I_MUX_LUT6                                                                                  |    <0.001 |
|                   Use_LUT6.Mux_Loop[3].I_MUX_LUT6                                                                                  |    <0.001 |
|                   Use_LUT6.Mux_Loop[4].I_MUX_LUT6                                                                                  |    <0.001 |
|                   Use_LUT6.Mux_Loop[5].I_MUX_LUT6                                                                                  |    <0.001 |
|                   Use_LUT6.Mux_Loop[6].I_MUX_LUT6                                                                                  |    <0.001 |
|                   Use_LUT6.Mux_Loop[7].I_MUX_LUT6                                                                                  |    <0.001 |
|                   Use_LUT6.Mux_Loop[8].I_MUX_LUT6                                                                                  |    <0.001 |
|                   Use_LUT6.Mux_Loop[9].I_MUX_LUT6                                                                                  |    <0.001 |
|               msr_reg_i                                                                                                            |    <0.001 |
|             Performance.Decode_I                                                                                                   |     0.004 |
|               PC_Module_I                                                                                                          |    <0.001 |
|               PreFetch_Buffer_I1                                                                                                   |     0.002 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                                                       |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                                                        |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                                                        |     0.000 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                                                        |     0.000 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                                                        |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                                                        |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                                                        |     0.000 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                                                        |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                                                        |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                                                        |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                                                  |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                                                   |     0.000 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                                                       |     0.000 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                                                     |     0.000 |
|               Using_PC_Incr_Prot.if_pc_incr_carry_and_2                                                                            |     0.000 |
|               if_pc_incr_carry_and_0                                                                                               |     0.000 |
|               if_pc_incr_carry_and_3                                                                                               |     0.000 |
|               jump_logic_I1                                                                                                        |    <0.001 |
|               mem_PipeRun_carry_and                                                                                                |     0.000 |
|               mem_wait_on_ready_N_carry_or                                                                                         |     0.000 |
|             Performance.MMU_I                                                                                                      |     0.008 |
|               Using_TLBS.DTLB_I                                                                                                    |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                                                              |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                                      |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                                                              |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                                      |     0.000 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.Mask_bits_compare                                                              |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                                      |     0.000 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_compare                                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.Mask_bits_compare                                                              |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                                      |     0.000 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_compare                                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|               Using_TLBS.ITLB_I                                                                                                    |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                                                              |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                                      |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                                                              |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                                      |     0.000 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|               Using_TLBS.UTLB_I                                                                                                    |     0.005 |
|                 Hit_DirectA_carry                                                                                                  |    <0.001 |
|                 Hit_DirectB_carry                                                                                                  |    <0.001 |
|                 MMU_UTLB_RAM_I                                                                                                     |     0.005 |
|                 eqa1_carry_compare                                                                                                 |     0.000 |
|                   The_Compare[0].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                 eqa1_carry_compare_mask                                                                                            |     0.000 |
|                   The_Compare[0].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                 eqa2_carry_compare_mask_I1                                                                                         |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                      |     0.000 |
|                 eqa3_carry_compare_mask_I1                                                                                         |     0.000 |
|                   The_Compare[0].carry_and_I1                                                                                      |     0.000 |
|                 eqapid_carry_compare_mask_I1                                                                                       |     0.000 |
|                   The_Compare[0].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                      |     0.000 |
|                 eqb1_carry_compare                                                                                                 |     0.000 |
|                   The_Compare[0].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                 eqb2_carry_compare                                                                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                      |    <0.001 |
|                 eqb2_carry_compare_mask                                                                                            |     0.000 |
|                   The_Compare[0].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                 eqb3_carry_compare_mask_I1                                                                                         |     0.000 |
|                   The_Compare[0].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                                      |     0.000 |
|                 eqbpid_carry_compare_mask_I1                                                                                       |     0.000 |
|                   The_Compare[0].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                      |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                      |     0.000 |
|             Performance.Use_DBUS.DAXI_Interface_I1                                                                                 |    <0.001 |
|             Performance.Use_Debug_Logic.Master_Core.Debug_Perf                                                                     |     0.002 |
|               Use_SRL16.SRL16E_1                                                                                                   |    <0.001 |
|               Use_SRL16.SRL16E_2                                                                                                   |    <0.001 |
|               Use_SRL16.SRL16E_3                                                                                                   |    <0.001 |
|               Use_SRL16.SRL16E_4                                                                                                   |    <0.001 |
|               Use_SRL16.SRL16E_7                                                                                                   |    <0.001 |
|               Use_SRL16.SRL16E_8                                                                                                   |    <0.001 |
|               Use_SRL16.The_Cache_Addresses[1].SRL16E_Cache_I                                                                      |    <0.001 |
|               Use_SRL16.The_Cache_Addresses[2].SRL16E_Cache_I                                                                      |    <0.001 |
|               Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I                                                                      |    <0.001 |
|               Use_SRL16.The_Cache_Addresses[4].SRL16E_Cache_I                                                                      |    <0.001 |
|               Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I                                                                      |    <0.001 |
|               Use_SRL16.The_Cache_Addresses[6].SRL16E_Cache_I                                                                      |    <0.001 |
|               Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I                                                                      |    <0.001 |
|               Use_SRL16.The_Cache_Addresses[8].SRL16E_Cache_I                                                                      |    <0.001 |
|               Use_SRL16.Use_PVR_Full.SRL16E_5                                                                                      |    <0.001 |
|               Use_SRL16.Use_PVR_Full.SRL16E_6                                                                                      |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                                                    |    <0.001 |
|                 Using_FPGA.Compare[0].SRLC16E_I                                                                                    |    <0.001 |
|                 Using_FPGA.Compare[1].SRLC16E_I                                                                                    |    <0.001 |
|                 Using_FPGA.Compare[2].SRLC16E_I                                                                                    |    <0.001 |
|                 Using_FPGA.Compare[3].SRLC16E_I                                                                                    |    <0.001 |
|                 Using_FPGA.Compare[4].SRLC16E_I                                                                                    |    <0.001 |
|                 Using_FPGA.Compare[5].SRLC16E_I                                                                                    |    <0.001 |
|                 Using_FPGA.Compare[6].SRLC16E_I                                                                                    |    <0.001 |
|                 Using_FPGA.Compare[7].SRLC16E_I                                                                                    |    <0.001 |
|             Performance.Using_DCache.Using_WriteThrough.DCache_I1                                                                  |     0.015 |
|               DATA_RAM_Module                                                                                                      |     0.009 |
|               TAG_RAM_Module                                                                                                       |     0.002 |
|               Use_XX_Accesses3.xx_access_read_miss                                                                                 |     0.000 |
|               Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                                                 |     0.000 |
|               Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                                                  |     0.003 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_0_5                                                          |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_12_17                                                        |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_18_23                                                        |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_24_29                                                        |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_30_31                                                        |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_6_11                                                         |    <0.001 |
|               Valid_Check_With_4word_Cacheline.Using_4Line_6LUT.lut6_valid_check_carry_and                                         |     0.000 |
|               dcache_data_strobe_sel_carry_or_0                                                                                    |     0.000 |
|               dcache_data_strobe_sel_carry_or_1                                                                                    |     0.000 |
|               dcache_data_strobe_sel_carry_or_2                                                                                    |     0.000 |
|               mem_read_cache_hit_carry_or                                                                                          |     0.000 |
|               mem_read_cache_hit_direct_carry_and                                                                                  |     0.000 |
|               mem_read_cache_miss_sel_carry_and                                                                                    |     0.000 |
|               mem_tag_hit_comparator                                                                                               |    <0.001 |
|               mem_tag_miss_comparator                                                                                              |     0.000 |
|             Performance.Using_Debug.Using_ICache.combined_carry_and_I2                                                             |     0.000 |
|             Performance.Using_Debug.Using_ICache.combined_carry_or_I                                                               |     0.000 |
|             Performance.Using_Debug.Using_ICache.debug_combinded_carry_or_I                                                        |     0.000 |
|             Performance.Using_ICache.ICache_I1                                                                                     |     0.018 |
|               Cache_Interface_I1                                                                                                   |    <0.001 |
|               Data_RAM_Module                                                                                                      |     0.010 |
|               Tag_RAM_Module                                                                                                       |     0.003 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                                                                  |    <0.001 |
|               Using_FPGA_FSL_2.Using_XX_Access_Part2.carry_or_I1                                                                   |     0.000 |
|               Using_FPGA_FSL_2.cache_valid_bit_detect_I1                                                                           |     0.000 |
|                 Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[0].valid_check_carry_and_I                 |     0.000 |
|                 Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[1].valid_check_carry_and_I                 |     0.000 |
|                 Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[2].valid_check_carry_and_I                 |     0.000 |
|                 Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I                 |     0.000 |
|               Using_Stream.stream_cache_I1                                                                                         |    <0.001 |
|               Using_Victim_Cache.victim_cache_I1                                                                                   |     0.002 |
|                 LRU_Module_I1                                                                                                      |    <0.001 |
|                 RAM_reg_0_63_0_2                                                                                                   |    <0.001 |
|                 RAM_reg_0_63_12_14                                                                                                 |    <0.001 |
|                 RAM_reg_0_63_15_17                                                                                                 |    <0.001 |
|                 RAM_reg_0_63_18_20                                                                                                 |    <0.001 |
|                 RAM_reg_0_63_21_23                                                                                                 |    <0.001 |
|                 RAM_reg_0_63_24_26                                                                                                 |    <0.001 |
|                 RAM_reg_0_63_27_29                                                                                                 |    <0.001 |
|                 RAM_reg_0_63_30_31                                                                                                 |    <0.001 |
|                 RAM_reg_0_63_3_5                                                                                                   |    <0.001 |
|                 RAM_reg_0_63_6_8                                                                                                   |    <0.001 |
|                 RAM_reg_0_63_9_11                                                                                                  |    <0.001 |
|             Performance.instr_mux_I                                                                                                |    <0.001 |
|             Performance.mem_databus_ready_sel_carry_or                                                                             |     0.000 |
|             Performance.read_data_mux_I                                                                                            |    <0.001 |
|       sys_mb_debug                                                                                                                 |     0.002 |
|         U0                                                                                                                         |     0.002 |
|           MDM_Core_I1                                                                                                              |     0.001 |
|             JTAG_CONTROL_I                                                                                                         |     0.001 |
|               Use_UART.RX_FIFO_I                                                                                                   |    <0.001 |
|               Use_UART.TX_FIFO_I                                                                                                   |    <0.001 |
|           Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                                             |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                     |    <0.001 |
|               I_DECODER                                                                                                            |    <0.001 |
|       sys_rstgen                                                                                                                   |    <0.001 |
|         U0                                                                                                                         |    <0.001 |
|           EXT_LPF                                                                                                                  |    <0.001 |
|           SEQ                                                                                                                      |    <0.001 |
|             SEQ_COUNTER                                                                                                            |    <0.001 |
|       sys_wfifo_0                                                                                                                  |     0.008 |
|         wfifo_ctl                                                                                                                  |     0.001 |
|           inst                                                                                                                     |     0.001 |
|             i_axis_inf                                                                                                             |     0.001 |
|         wfifo_mem                                                                                                                  |     0.007 |
|           U0                                                                                                                       |     0.007 |
|             inst_fifo_gen                                                                                                          |     0.007 |
|               gconvfifo.rf                                                                                                         |     0.007 |
|                 grf.rf                                                                                                             |     0.007 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                       |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                                                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                                                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                                                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                                                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                         |    <0.001 |
|                     gras.rsts                                                                                                      |    <0.001 |
|                     rpntr                                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                         |    <0.001 |
|                     gwas.wsts                                                                                                      |    <0.001 |
|                     wpntr                                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                            |     0.004 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                       |     0.004 |
|                       inst_blk_mem_gen                                                                                             |     0.004 |
|                         gnativebmg.native_blk_mem_gen                                                                              |     0.004 |
|                           valid.cstr                                                                                               |     0.004 |
|                             ramloop[0].ram.r                                                                                       |     0.004 |
|                               prim_noinit.ram                                                                                      |     0.004 |
|                   rstblk                                                                                                           |    <0.001 |
|       sys_wfifo_1                                                                                                                  |     0.008 |
|         wfifo_ctl                                                                                                                  |     0.001 |
|           inst                                                                                                                     |     0.001 |
|             i_axis_inf                                                                                                             |     0.001 |
|         wfifo_mem                                                                                                                  |     0.007 |
|           U0                                                                                                                       |     0.007 |
|             inst_fifo_gen                                                                                                          |     0.007 |
|               gconvfifo.rf                                                                                                         |     0.007 |
|                 grf.rf                                                                                                             |     0.007 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                       |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                                                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                                                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                                                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                                                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                         |    <0.001 |
|                     gras.rsts                                                                                                      |    <0.001 |
|                     rpntr                                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                         |    <0.001 |
|                     gwas.wsts                                                                                                      |    <0.001 |
|                     wpntr                                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                            |     0.004 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                       |     0.004 |
|                       inst_blk_mem_gen                                                                                             |     0.004 |
|                         gnativebmg.native_blk_mem_gen                                                                              |     0.004 |
|                           valid.cstr                                                                                               |     0.004 |
|                             ramloop[0].ram.r                                                                                       |     0.004 |
|                               prim_noinit.ram                                                                                      |     0.004 |
|                   rstblk                                                                                                           |    <0.001 |
|       sys_wfifo_2                                                                                                                  |     0.008 |
|         wfifo_ctl                                                                                                                  |     0.001 |
|           inst                                                                                                                     |     0.001 |
|             i_axis_inf                                                                                                             |     0.001 |
|         wfifo_mem                                                                                                                  |     0.007 |
|           U0                                                                                                                       |     0.007 |
|             inst_fifo_gen                                                                                                          |     0.007 |
|               gconvfifo.rf                                                                                                         |     0.007 |
|                 grf.rf                                                                                                             |     0.007 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                       |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                                                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                                                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                                                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                                                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                         |    <0.001 |
|                     gras.rsts                                                                                                      |    <0.001 |
|                     rpntr                                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                         |    <0.001 |
|                     gwas.wsts                                                                                                      |    <0.001 |
|                     wpntr                                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                            |     0.004 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                       |     0.004 |
|                       inst_blk_mem_gen                                                                                             |     0.004 |
|                         gnativebmg.native_blk_mem_gen                                                                              |     0.004 |
|                           valid.cstr                                                                                               |     0.004 |
|                             ramloop[0].ram.r                                                                                       |     0.004 |
|                               prim_noinit.ram                                                                                      |     0.004 |
|                   rstblk                                                                                                           |    <0.001 |
|       sys_wfifo_3                                                                                                                  |     0.009 |
|         wfifo_ctl                                                                                                                  |     0.001 |
|           inst                                                                                                                     |     0.001 |
|             i_axis_inf                                                                                                             |     0.001 |
|         wfifo_mem                                                                                                                  |     0.007 |
|           U0                                                                                                                       |     0.007 |
|             inst_fifo_gen                                                                                                          |     0.007 |
|               gconvfifo.rf                                                                                                         |     0.007 |
|                 grf.rf                                                                                                             |     0.007 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                       |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                                                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                                                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                                                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                                                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                         |    <0.001 |
|                     gras.rsts                                                                                                      |    <0.001 |
|                     rpntr                                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                         |    <0.001 |
|                     gwas.wsts                                                                                                      |    <0.001 |
|                     wpntr                                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                            |     0.004 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                       |     0.004 |
|                       inst_blk_mem_gen                                                                                             |     0.004 |
|                         gnativebmg.native_blk_mem_gen                                                                              |     0.004 |
|                           valid.cstr                                                                                               |     0.004 |
|                             ramloop[0].ram.r                                                                                       |     0.004 |
|                               prim_noinit.ram                                                                                      |     0.004 |
|                   rstblk                                                                                                           |    <0.001 |
|       util_adc_pack                                                                                                                |     0.003 |
|         inst                                                                                                                       |     0.003 |
|       util_dac_unpack                                                                                                              |     0.002 |
|         inst                                                                                                                       |     0.002 |
+------------------------------------------------------------------------------------------------------------------------------------+-----------+


