
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -308.61

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -1.55

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -1.55

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_imm_a2[11]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_imm_a3[11]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ riscv_pri.CPU_imm_a2[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.27    3.27 ^ riscv_pri.CPU_imm_a2[11]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         riscv_pri.CPU_imm_a2[11] (net)
                  0.03    0.00    3.27 ^ riscv_pri.CPU_imm_a3[11]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.27   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                          0.92    3.92   clock uncertainty
                          0.00    3.92   clock reconvergence pessimism
                                  3.92 ^ riscv_pri.CPU_imm_a3[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    3.89   library hold time
                                  3.89   data required time
-----------------------------------------------------------------------------
                                  3.89   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ riscv_pri.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   258    0.63    5.77    4.31    7.31 ^ riscv_pri.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         riscv_pri.CPU_reset_a3 (net)
                  5.77    0.00    7.31 ^ _08004_/A (sky130_fd_sc_hd__inv_1)
   274    0.63    1.18    6.97   14.28 v _08004_/Y (sky130_fd_sc_hd__inv_1)
                                         _02632_ (net)
                  1.18    0.00   14.28 v _08421_/B1 (sky130_fd_sc_hd__o21ai_1)
    15    0.04    0.76    0.91   15.19 ^ _08421_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _03032_ (net)
                  0.76    0.00   15.19 ^ _08727_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.13    0.13   15.32 v _08727_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _00594_ (net)
                  0.13    0.00   15.32 v riscv_pri.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 15.32   data arrival time

                  0.00   11.50   11.50   clock clk (rise edge)
                          3.00   14.50   clock network delay (ideal)
                         -0.57   13.93   clock uncertainty
                          0.00   13.93   clock reconvergence pessimism
                                 13.93 ^ riscv_pri.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.16   13.77   library setup time
                                 13.77   data required time
-----------------------------------------------------------------------------
                                 13.77   data required time
                                -15.32   data arrival time
-----------------------------------------------------------------------------
                                 -1.55   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ riscv_pri.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   258    0.63    5.77    4.31    7.31 ^ riscv_pri.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         riscv_pri.CPU_reset_a3 (net)
                  5.77    0.00    7.31 ^ _08004_/A (sky130_fd_sc_hd__inv_1)
   274    0.63    1.18    6.97   14.28 v _08004_/Y (sky130_fd_sc_hd__inv_1)
                                         _02632_ (net)
                  1.18    0.00   14.28 v _08421_/B1 (sky130_fd_sc_hd__o21ai_1)
    15    0.04    0.76    0.91   15.19 ^ _08421_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _03032_ (net)
                  0.76    0.00   15.19 ^ _08727_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.13    0.13   15.32 v _08727_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _00594_ (net)
                  0.13    0.00   15.32 v riscv_pri.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 15.32   data arrival time

                  0.00   11.50   11.50   clock clk (rise edge)
                          3.00   14.50   clock network delay (ideal)
                         -0.57   13.93   clock uncertainty
                          0.00   13.93   clock reconvergence pessimism
                                 13.93 ^ riscv_pri.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.16   13.77   library setup time
                                 13.77   data required time
-----------------------------------------------------------------------------
                                 13.77   data required time
                                -15.32   data arrival time
-----------------------------------------------------------------------------
                                 -1.55   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.88e-03   2.96e-04   1.03e-08   5.17e-03  71.5%
Combinational          8.45e-04   1.22e-03   8.26e-09   2.07e-03  28.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.72e-03   1.52e-03   1.86e-08   7.24e-03 100.0%
                          79.0%      21.0%       0.0%
