Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "translator.v" in library work
Compiling verilog file "uart.v" in library work
Module <translator> compiled
Module <uart> compiled
No errors in compilation
Analysis of file <"uart.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <uart> in library <work> with parameters.
	IDLE = "1111"
	INIT_STATUS = "0000"
	READ1 = "0001"
	READ2 = "0010"
	READ3 = "0011"
	WRITE1 = "1000"
	WRITE2 = "1001"
	WRITE3 = "1010"
	WRITE4 = "1011"
	WRITE5 = "1100"

Analyzing hierarchy for module <translator> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <uart>.
	IDLE = 4'b1111
	INIT_STATUS = 4'b0000
	READ1 = 4'b0001
	READ2 = 4'b0010
	READ3 = 4'b0011
	WRITE1 = 4'b1000
	WRITE2 = 4'b1001
	WRITE3 = 4'b1010
	WRITE4 = 4'b1011
	WRITE5 = 4'b1100
WARNING:Xst:2725 - "uart.v" line 88: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 89: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 93: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 94: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 95: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 96: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 97: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 101: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 105: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 115: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 120: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 125: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 131: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 138: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 143: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 148: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 152: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "uart.v" line 156: Size mismatch between case item and case selector.
Module <uart> is correct for synthesis.
 
Analyzing module <translator> in library <work>.
WARNING:Xst:2725 - "translator.v" line 28: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 29: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 30: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 31: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 32: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 33: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 34: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 35: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 36: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 37: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 38: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 39: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 40: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 41: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 42: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "translator.v" line 43: Size mismatch between case item and case selector.
Module <translator> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <translator>.
    Related source file is "translator.v".
WARNING:Xst:737 - Found 7-bit latch for signal <led>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <translator> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
WARNING:Xst:647 - Input <input_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <recevied> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <light> equivalent to <data> has been removed
    Found finite state machine <FSM_0> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | status$not0000            (negative)           |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reading>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <wrn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <rdn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit tristate buffer for signal <Ram1Data>.
    Found 5-bit up counter for signal <cnt>.
    Found 8-bit adder for signal <Ram1Data$addsub0000> created at line 70.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Tristate(s).
Unit <uart> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Latches                                              : 6
 1-bit latch                                           : 3
 7-bit latch                                           : 2
 8-bit latch                                           : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <status/FSM> on signal <status[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 00000 | 0000000001
 00001 | 0000000010
 00010 | 0000000100
 00011 | 0000001000
 01000 | 0000010000
 01001 | 0000100000
 01010 | 0001000000
 01011 | 0010000000
 01100 | 0100000000
 01111 | 1000000000
---------------------
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <0>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <1>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <2>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <3>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <4>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <5>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <6>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <0>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <1>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <2>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <3>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <4>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <5>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <6>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Latches                                              : 6
 1-bit latch                                           : 3
 7-bit latch                                           : 2
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <uart> ...

Optimizing unit <translator> ...
WARNING:Xst:1294 - Latch <trans2/led_6> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans2/led_5> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans2/led_4> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans2/led_3> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans2/led_2> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans2/led_1> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans2/led_0> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans1/led_6> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans1/led_5> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans1/led_4> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans1/led_3> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans1/led_2> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans1/led_1> is equivalent to a wire in block <uart>.
WARNING:Xst:1294 - Latch <trans1/led_0> is equivalent to a wire in block <uart>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart, actual ratio is 0.
Latch data_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uart.ngr
Top Level Output File Name         : uart
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 48

Cell Usage :
# BELS                             : 51
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 10
#      LUT3                        : 7
#      LUT4                        : 25
#      LUT4_D                      : 1
#      MUXF5                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 33
#      FDCE                        : 8
#      FDE                         : 5
#      FDPE                        : 1
#      LD                          : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 4
#      IOBUF                       : 8
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       25  out of   8672     0%  
 Number of Slice Flip Flops:             23  out of  17344     0%  
 Number of 4 input LUTs:                 47  out of  17344     0%  
 Number of IOs:                          48
 Number of bonded IOBs:                  40  out of    250    16%  
    IOB Flip Flops:                      10
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
wrn_or0000(wrn_or000013_f5:O)      | NONE(*)(rdn)           | 2     |
reading_or0000(reading_or00001:O)  | NONE(*)(reading)       | 1     |
CLK                                | BUFGP                  | 14    |
status_FSM_FFd7                    | NONE(data_0)           | 16    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------+------------------------+-------+
Control Signal                                           | Buffer(FF name)        | Load  |
---------------------------------------------------------+------------------------+-------+
status_FSM_Acst_FSM_inv(status_FSM_Acst_FSM_inv1_INV_0:O)| NONE(status_FSM_FFd10) | 9     |
---------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.190ns (Maximum Frequency: 238.663MHz)
   Minimum input arrival time before clock: 2.852ns
   Maximum output required time after clock: 8.349ns
   Maximum combinational path delay: 6.609ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.190ns (frequency: 238.663MHz)
  Total number of paths / destination ports: 71 / 22
-------------------------------------------------------------------------
Delay:               4.190ns (Levels of Logic = 2)
  Source:            cnt_0 (FF)
  Destination:       status_FSM_FFd4 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: cnt_0 to status_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.637  cnt_0 (cnt_0)
     LUT4_D:I3->LO         1   0.704   0.179  Result<4>21 (N23)
     LUT2:I1->O            9   0.704   0.820  status_FSM_ClkEn_FSM_inv1 (status_FSM_ClkEn_FSM_inv)
     FDCE:CE                   0.555          status_FSM_FFd4
    ----------------------------------------
    Total                      4.190ns (2.554ns logic, 1.636ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Offset:              2.852ns (Levels of Logic = 2)
  Source:            tsre (PAD)
  Destination:       status_FSM_FFd2 (FF)
  Destination Clock: CLK rising

  Data Path: tsre to status_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  tsre_IBUF (tsre_IBUF)
     LUT2:I0->O            1   0.704   0.000  status_FSM_FFd2-In1 (status_FSM_FFd2-In)
     FDCE:D                    0.308          status_FSM_FFd2
    ----------------------------------------
    Total                      2.852ns (2.230ns logic, 0.622ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'status_FSM_FFd7'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.346ns (Levels of Logic = 1)
  Source:            Ram1Data<0> (PAD)
  Destination:       data_0 (LATCH)
  Destination Clock: status_FSM_FFd7 falling

  Data Path: Ram1Data<0> to data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           9   1.218   0.820  Ram1Data_0_IOBUF (N14)
     LD:D                      0.308          data_0
    ----------------------------------------
    Total                      2.346ns (1.526ns logic, 0.820ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wrn_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            rdn (LATCH)
  Destination:       rdn (PAD)
  Source Clock:      wrn_or0000 falling

  Data Path: rdn to rdn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  rdn (rdn_OBUF)
     OBUF:I->O                 3.272          rdn_OBUF (rdn)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'status_FSM_FFd7'
  Total number of paths / destination ports: 44 / 16
-------------------------------------------------------------------------
Offset:              8.349ns (Levels of Logic = 4)
  Source:            data_0 (LATCH)
  Destination:       Ram1Data<7> (PAD)
  Source Clock:      status_FSM_FFd7 falling

  Data Path: data_0 to Ram1Data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.676   0.808  data_0 (data_0)
     LUT3:I0->O            3   0.704   0.535  Madd_Ram1Data_addsub0000_xor<3>111 (N3)
     LUT4:I3->O            2   0.704   0.526  Madd_Ram1Data_addsub0000_xor<6>111 (N1)
     LUT2:I1->O            1   0.704   0.420  Madd_Ram1Data_addsub0000_xor<6>12 (Ram1Data_6_IOBUF)
     IOBUF:I->IO               3.272          Ram1Data_6_IOBUF (Ram1Data<6>)
    ----------------------------------------
    Total                      8.349ns (6.060ns logic, 2.289ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reading_or0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.829ns (Levels of Logic = 2)
  Source:            reading (LATCH)
  Destination:       Ram1Data<7> (PAD)
  Source Clock:      reading_or0000 falling

  Data Path: reading to Ram1Data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  reading (reading)
     INV:I->O              8   0.704   0.757  reading_inv1_INV_0 (reading_inv)
     IOBUF:T->IO               3.272          Ram1Data_7_IOBUF (Ram1Data<7>)
    ----------------------------------------
    Total                      5.829ns (4.652ns logic, 1.177ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 56 / 14
-------------------------------------------------------------------------
Delay:               6.609ns (Levels of Logic = 3)
  Source:            Ram1Data<6> (PAD)
  Destination:       led1<6> (PAD)

  Data Path: Ram1Data<6> to led1<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           9   1.218   0.995  Ram1Data_6_IOBUF (N8)
     LUT4:I0->O            1   0.704   0.420  trans1/led_mux0000<2>1 (led1_2_OBUF)
     OBUF:I->O                 3.272          led1_2_OBUF (led1<2>)
    ----------------------------------------
    Total                      6.609ns (5.194ns logic, 1.415ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.33 secs
 
--> 

Total memory usage is 306280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   71 (   0 filtered)
Number of infos    :    5 (   0 filtered)

