ARM GAS  /tmp/ccaEwHML.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"fsmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_FSMC_MspInit,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	HAL_FSMC_MspInit:
  24              	.LFB71:
  25              		.file 1 "Core/Src/fsmc.c"
   1:Core/Src/fsmc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/fsmc.c **** /**
   3:Core/Src/fsmc.c ****  ******************************************************************************
   4:Core/Src/fsmc.c ****  * File Name          : FSMC.c
   5:Core/Src/fsmc.c ****  * Description        : This file provides code for the configuration
   6:Core/Src/fsmc.c ****  *                      of the FSMC peripheral.
   7:Core/Src/fsmc.c ****  ******************************************************************************
   8:Core/Src/fsmc.c ****  * @attention
   9:Core/Src/fsmc.c ****  *
  10:Core/Src/fsmc.c ****  * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/fsmc.c ****  * All rights reserved.
  12:Core/Src/fsmc.c ****  *
  13:Core/Src/fsmc.c ****  * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/fsmc.c ****  * in the root directory of this software component.
  15:Core/Src/fsmc.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/fsmc.c ****  *
  17:Core/Src/fsmc.c ****  ******************************************************************************
  18:Core/Src/fsmc.c ****  */
  19:Core/Src/fsmc.c **** /* USER CODE END Header */
  20:Core/Src/fsmc.c **** 
  21:Core/Src/fsmc.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/fsmc.c **** #include "fsmc.h"
  23:Core/Src/fsmc.c **** 
  24:Core/Src/fsmc.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/fsmc.c **** 
  26:Core/Src/fsmc.c **** /* USER CODE END 0 */
  27:Core/Src/fsmc.c **** 
  28:Core/Src/fsmc.c **** SRAM_HandleTypeDef hsram1;
  29:Core/Src/fsmc.c **** 
  30:Core/Src/fsmc.c **** /* FSMC initialization function */
  31:Core/Src/fsmc.c **** void MX_FSMC_Init(void)
  32:Core/Src/fsmc.c **** {
  33:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_Init 0 */
ARM GAS  /tmp/ccaEwHML.s 			page 2


  34:Core/Src/fsmc.c **** 
  35:Core/Src/fsmc.c ****   /* USER CODE END FSMC_Init 0 */
  36:Core/Src/fsmc.c **** 
  37:Core/Src/fsmc.c ****   FSMC_NORSRAM_TimingTypeDef Timing = {0};
  38:Core/Src/fsmc.c **** 
  39:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_Init 1 */
  40:Core/Src/fsmc.c **** 
  41:Core/Src/fsmc.c ****   /* USER CODE END FSMC_Init 1 */
  42:Core/Src/fsmc.c **** 
  43:Core/Src/fsmc.c ****   /** Perform the SRAM1 memory initialization sequence
  44:Core/Src/fsmc.c ****   */
  45:Core/Src/fsmc.c ****   hsram1.Instance = FSMC_NORSRAM_DEVICE;
  46:Core/Src/fsmc.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
  47:Core/Src/fsmc.c ****   /* hsram1.Init */
  48:Core/Src/fsmc.c ****   hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
  49:Core/Src/fsmc.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
  50:Core/Src/fsmc.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
  51:Core/Src/fsmc.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
  52:Core/Src/fsmc.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
  53:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
  54:Core/Src/fsmc.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
  55:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
  56:Core/Src/fsmc.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
  57:Core/Src/fsmc.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
  58:Core/Src/fsmc.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
  59:Core/Src/fsmc.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
  60:Core/Src/fsmc.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
  61:Core/Src/fsmc.c ****   /* Timing */
  62:Core/Src/fsmc.c ****   Timing.AddressSetupTime = 1;
  63:Core/Src/fsmc.c ****   Timing.AddressHoldTime = 15;
  64:Core/Src/fsmc.c ****   Timing.DataSetupTime = 4;
  65:Core/Src/fsmc.c ****   Timing.BusTurnAroundDuration = 0;
  66:Core/Src/fsmc.c ****   Timing.CLKDivision = 16;
  67:Core/Src/fsmc.c ****   Timing.DataLatency = 17;
  68:Core/Src/fsmc.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
  69:Core/Src/fsmc.c ****   /* ExtTiming */
  70:Core/Src/fsmc.c **** 
  71:Core/Src/fsmc.c ****   if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
  72:Core/Src/fsmc.c ****   {
  73:Core/Src/fsmc.c ****     Error_Handler( );
  74:Core/Src/fsmc.c ****   }
  75:Core/Src/fsmc.c **** 
  76:Core/Src/fsmc.c ****   /** Disconnect NADV
  77:Core/Src/fsmc.c ****   */
  78:Core/Src/fsmc.c **** 
  79:Core/Src/fsmc.c ****   __HAL_AFIO_FSMCNADV_DISCONNECTED();
  80:Core/Src/fsmc.c **** 
  81:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_Init 2 */
  82:Core/Src/fsmc.c **** 
  83:Core/Src/fsmc.c ****   /* USER CODE END FSMC_Init 2 */
  84:Core/Src/fsmc.c **** }
  85:Core/Src/fsmc.c **** 
  86:Core/Src/fsmc.c **** static uint32_t FSMC_Initialized = 0;
  87:Core/Src/fsmc.c **** 
  88:Core/Src/fsmc.c **** static void HAL_FSMC_MspInit(void){
  26              		.loc 1 88 35 view -0
  27              		.cfi_startproc
ARM GAS  /tmp/ccaEwHML.s 			page 3


  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
  89:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_MspInit 0 */
  90:Core/Src/fsmc.c **** 
  91:Core/Src/fsmc.c ****   /* USER CODE END FSMC_MspInit 0 */
  92:Core/Src/fsmc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 92 3 view .LVU1
  40              		.loc 1 92 20 is_stmt 0 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0293     		str	r3, [sp, #8]
  43 0008 0393     		str	r3, [sp, #12]
  44 000a 0493     		str	r3, [sp, #16]
  45 000c 0593     		str	r3, [sp, #20]
  93:Core/Src/fsmc.c ****   if (FSMC_Initialized) {
  46              		.loc 1 93 3 is_stmt 1 view .LVU3
  47              		.loc 1 93 7 is_stmt 0 view .LVU4
  48 000e 134B     		ldr	r3, .L6
  49 0010 1B68     		ldr	r3, [r3]
  50              		.loc 1 93 6 view .LVU5
  51 0012 0BB1     		cbz	r3, .L5
  52              	.L1:
  94:Core/Src/fsmc.c ****     return;
  95:Core/Src/fsmc.c ****   }
  96:Core/Src/fsmc.c ****   FSMC_Initialized = 1;
  97:Core/Src/fsmc.c **** 
  98:Core/Src/fsmc.c ****   /* Peripheral clock enable */
  99:Core/Src/fsmc.c ****   __HAL_RCC_FSMC_CLK_ENABLE();
 100:Core/Src/fsmc.c **** 
 101:Core/Src/fsmc.c ****   /** FSMC GPIO Configuration
 102:Core/Src/fsmc.c ****   PE7   ------> FSMC_D4
 103:Core/Src/fsmc.c ****   PE8   ------> FSMC_D5
 104:Core/Src/fsmc.c ****   PE9   ------> FSMC_D6
 105:Core/Src/fsmc.c ****   PE10   ------> FSMC_D7
 106:Core/Src/fsmc.c ****   PE11   ------> FSMC_D8
 107:Core/Src/fsmc.c ****   PE12   ------> FSMC_D9
 108:Core/Src/fsmc.c ****   PE13   ------> FSMC_D10
 109:Core/Src/fsmc.c ****   PE14   ------> FSMC_D11
 110:Core/Src/fsmc.c ****   PE15   ------> FSMC_D12
 111:Core/Src/fsmc.c ****   PD8   ------> FSMC_D13
 112:Core/Src/fsmc.c ****   PD9   ------> FSMC_D14
 113:Core/Src/fsmc.c ****   PD10   ------> FSMC_D15
 114:Core/Src/fsmc.c ****   PD11   ------> FSMC_A16
 115:Core/Src/fsmc.c ****   PD14   ------> FSMC_D0
 116:Core/Src/fsmc.c ****   PD15   ------> FSMC_D1
 117:Core/Src/fsmc.c ****   PD0   ------> FSMC_D2
 118:Core/Src/fsmc.c ****   PD1   ------> FSMC_D3
 119:Core/Src/fsmc.c ****   PD4   ------> FSMC_NOE
 120:Core/Src/fsmc.c ****   PD5   ------> FSMC_NWE
ARM GAS  /tmp/ccaEwHML.s 			page 4


 121:Core/Src/fsmc.c ****   PD7   ------> FSMC_NE1
 122:Core/Src/fsmc.c ****   */
 123:Core/Src/fsmc.c ****   /* GPIO_InitStruct */
 124:Core/Src/fsmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 125:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 126:Core/Src/fsmc.c ****                           |GPIO_PIN_15;
 127:Core/Src/fsmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 128:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 129:Core/Src/fsmc.c **** 
 130:Core/Src/fsmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 131:Core/Src/fsmc.c **** 
 132:Core/Src/fsmc.c ****   /* GPIO_InitStruct */
 133:Core/Src/fsmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 134:Core/Src/fsmc.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 135:Core/Src/fsmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 136:Core/Src/fsmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 137:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 138:Core/Src/fsmc.c **** 
 139:Core/Src/fsmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 140:Core/Src/fsmc.c **** 
 141:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_MspInit 1 */
 142:Core/Src/fsmc.c **** 
 143:Core/Src/fsmc.c ****   /* USER CODE END FSMC_MspInit 1 */
 144:Core/Src/fsmc.c **** }
  53              		.loc 1 144 1 view .LVU6
  54 0014 07B0     		add	sp, sp, #28
  55              	.LCFI2:
  56              		.cfi_remember_state
  57              		.cfi_def_cfa_offset 12
  58              		@ sp needed
  59 0016 30BD     		pop	{r4, r5, pc}
  60              	.L5:
  61              	.LCFI3:
  62              		.cfi_restore_state
  96:Core/Src/fsmc.c **** 
  63              		.loc 1 96 3 is_stmt 1 view .LVU7
  96:Core/Src/fsmc.c **** 
  64              		.loc 1 96 20 is_stmt 0 view .LVU8
  65 0018 104B     		ldr	r3, .L6
  66 001a 0122     		movs	r2, #1
  67 001c 1A60     		str	r2, [r3]
  99:Core/Src/fsmc.c **** 
  68              		.loc 1 99 3 is_stmt 1 view .LVU9
  69              	.LBB2:
  99:Core/Src/fsmc.c **** 
  70              		.loc 1 99 3 view .LVU10
  99:Core/Src/fsmc.c **** 
  71              		.loc 1 99 3 view .LVU11
  72 001e 104B     		ldr	r3, .L6+4
  73 0020 5A69     		ldr	r2, [r3, #20]
  74 0022 42F48072 		orr	r2, r2, #256
  75 0026 5A61     		str	r2, [r3, #20]
  99:Core/Src/fsmc.c **** 
  76              		.loc 1 99 3 view .LVU12
  77 0028 5B69     		ldr	r3, [r3, #20]
  78 002a 03F48073 		and	r3, r3, #256
  79 002e 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccaEwHML.s 			page 5


  99:Core/Src/fsmc.c **** 
  80              		.loc 1 99 3 view .LVU13
  81 0030 019B     		ldr	r3, [sp, #4]
  82              	.LBE2:
  99:Core/Src/fsmc.c **** 
  83              		.loc 1 99 3 view .LVU14
 124:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
  84              		.loc 1 124 3 view .LVU15
 124:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
  85              		.loc 1 124 23 is_stmt 0 view .LVU16
  86 0032 4FF68073 		movw	r3, #65408
  87 0036 0293     		str	r3, [sp, #8]
 127:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  88              		.loc 1 127 3 is_stmt 1 view .LVU17
 127:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  89              		.loc 1 127 24 is_stmt 0 view .LVU18
  90 0038 0225     		movs	r5, #2
  91 003a 0395     		str	r5, [sp, #12]
 128:Core/Src/fsmc.c **** 
  92              		.loc 1 128 3 is_stmt 1 view .LVU19
 128:Core/Src/fsmc.c **** 
  93              		.loc 1 128 25 is_stmt 0 view .LVU20
  94 003c 0324     		movs	r4, #3
  95 003e 0594     		str	r4, [sp, #20]
 130:Core/Src/fsmc.c **** 
  96              		.loc 1 130 3 is_stmt 1 view .LVU21
  97 0040 02A9     		add	r1, sp, #8
  98 0042 0848     		ldr	r0, .L6+8
  99 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 100              	.LVL0:
 133:Core/Src/fsmc.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 101              		.loc 1 133 3 view .LVU22
 133:Core/Src/fsmc.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 102              		.loc 1 133 23 is_stmt 0 view .LVU23
 103 0048 4CF6B373 		movw	r3, #53171
 104 004c 0293     		str	r3, [sp, #8]
 136:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 105              		.loc 1 136 3 is_stmt 1 view .LVU24
 136:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 106              		.loc 1 136 24 is_stmt 0 view .LVU25
 107 004e 0395     		str	r5, [sp, #12]
 137:Core/Src/fsmc.c **** 
 108              		.loc 1 137 3 is_stmt 1 view .LVU26
 137:Core/Src/fsmc.c **** 
 109              		.loc 1 137 25 is_stmt 0 view .LVU27
 110 0050 0594     		str	r4, [sp, #20]
 139:Core/Src/fsmc.c **** 
 111              		.loc 1 139 3 is_stmt 1 view .LVU28
 112 0052 02A9     		add	r1, sp, #8
 113 0054 0448     		ldr	r0, .L6+12
 114 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 115              	.LVL1:
 116 005a DBE7     		b	.L1
 117              	.L7:
 118              		.align	2
 119              	.L6:
 120 005c 00000000 		.word	.LANCHOR0
ARM GAS  /tmp/ccaEwHML.s 			page 6


 121 0060 00100240 		.word	1073876992
 122 0064 00180140 		.word	1073813504
 123 0068 00140140 		.word	1073812480
 124              		.cfi_endproc
 125              	.LFE71:
 127              		.section	.text.HAL_FSMC_MspDeInit,"ax",%progbits
 128              		.align	1
 129              		.syntax unified
 130              		.thumb
 131              		.thumb_func
 133              	HAL_FSMC_MspDeInit:
 134              	.LFB73:
 145:Core/Src/fsmc.c **** 
 146:Core/Src/fsmc.c **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 147:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 148:Core/Src/fsmc.c **** 
 149:Core/Src/fsmc.c ****   /* USER CODE END SRAM_MspInit 0 */
 150:Core/Src/fsmc.c ****   HAL_FSMC_MspInit();
 151:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 152:Core/Src/fsmc.c **** 
 153:Core/Src/fsmc.c ****   /* USER CODE END SRAM_MspInit 1 */
 154:Core/Src/fsmc.c **** }
 155:Core/Src/fsmc.c **** 
 156:Core/Src/fsmc.c **** static uint32_t FSMC_DeInitialized = 0;
 157:Core/Src/fsmc.c **** 
 158:Core/Src/fsmc.c **** static void HAL_FSMC_MspDeInit(void){
 135              		.loc 1 158 37 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139 0000 08B5     		push	{r3, lr}
 140              	.LCFI4:
 141              		.cfi_def_cfa_offset 8
 142              		.cfi_offset 3, -8
 143              		.cfi_offset 14, -4
 159:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_MspDeInit 0 */
 160:Core/Src/fsmc.c **** 
 161:Core/Src/fsmc.c ****   /* USER CODE END FSMC_MspDeInit 0 */
 162:Core/Src/fsmc.c ****   if (FSMC_DeInitialized) {
 144              		.loc 1 162 3 view .LVU30
 145              		.loc 1 162 7 is_stmt 0 view .LVU31
 146 0002 0B4B     		ldr	r3, .L12
 147 0004 1B68     		ldr	r3, [r3]
 148              		.loc 1 162 6 view .LVU32
 149 0006 03B1     		cbz	r3, .L11
 150              	.L8:
 163:Core/Src/fsmc.c ****     return;
 164:Core/Src/fsmc.c ****   }
 165:Core/Src/fsmc.c ****   FSMC_DeInitialized = 1;
 166:Core/Src/fsmc.c ****   /* Peripheral clock enable */
 167:Core/Src/fsmc.c ****   __HAL_RCC_FSMC_CLK_DISABLE();
 168:Core/Src/fsmc.c **** 
 169:Core/Src/fsmc.c ****   /** FSMC GPIO Configuration
 170:Core/Src/fsmc.c ****   PE7   ------> FSMC_D4
 171:Core/Src/fsmc.c ****   PE8   ------> FSMC_D5
 172:Core/Src/fsmc.c ****   PE9   ------> FSMC_D6
 173:Core/Src/fsmc.c ****   PE10   ------> FSMC_D7
ARM GAS  /tmp/ccaEwHML.s 			page 7


 174:Core/Src/fsmc.c ****   PE11   ------> FSMC_D8
 175:Core/Src/fsmc.c ****   PE12   ------> FSMC_D9
 176:Core/Src/fsmc.c ****   PE13   ------> FSMC_D10
 177:Core/Src/fsmc.c ****   PE14   ------> FSMC_D11
 178:Core/Src/fsmc.c ****   PE15   ------> FSMC_D12
 179:Core/Src/fsmc.c ****   PD8   ------> FSMC_D13
 180:Core/Src/fsmc.c ****   PD9   ------> FSMC_D14
 181:Core/Src/fsmc.c ****   PD10   ------> FSMC_D15
 182:Core/Src/fsmc.c ****   PD11   ------> FSMC_A16
 183:Core/Src/fsmc.c ****   PD14   ------> FSMC_D0
 184:Core/Src/fsmc.c ****   PD15   ------> FSMC_D1
 185:Core/Src/fsmc.c ****   PD0   ------> FSMC_D2
 186:Core/Src/fsmc.c ****   PD1   ------> FSMC_D3
 187:Core/Src/fsmc.c ****   PD4   ------> FSMC_NOE
 188:Core/Src/fsmc.c ****   PD5   ------> FSMC_NWE
 189:Core/Src/fsmc.c ****   PD7   ------> FSMC_NE1
 190:Core/Src/fsmc.c ****   */
 191:Core/Src/fsmc.c **** 
 192:Core/Src/fsmc.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 193:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 194:Core/Src/fsmc.c ****                           |GPIO_PIN_15);
 195:Core/Src/fsmc.c **** 
 196:Core/Src/fsmc.c ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 197:Core/Src/fsmc.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 198:Core/Src/fsmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 199:Core/Src/fsmc.c **** 
 200:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_MspDeInit 1 */
 201:Core/Src/fsmc.c **** 
 202:Core/Src/fsmc.c ****   /* USER CODE END FSMC_MspDeInit 1 */
 203:Core/Src/fsmc.c **** }
 151              		.loc 1 203 1 view .LVU33
 152 0008 08BD     		pop	{r3, pc}
 153              	.L11:
 165:Core/Src/fsmc.c ****   /* Peripheral clock enable */
 154              		.loc 1 165 3 is_stmt 1 view .LVU34
 165:Core/Src/fsmc.c ****   /* Peripheral clock enable */
 155              		.loc 1 165 22 is_stmt 0 view .LVU35
 156 000a 094B     		ldr	r3, .L12
 157 000c 0122     		movs	r2, #1
 158 000e 1A60     		str	r2, [r3]
 167:Core/Src/fsmc.c **** 
 159              		.loc 1 167 3 is_stmt 1 view .LVU36
 160 0010 084A     		ldr	r2, .L12+4
 161 0012 5369     		ldr	r3, [r2, #20]
 162 0014 23F48073 		bic	r3, r3, #256
 163 0018 5361     		str	r3, [r2, #20]
 192:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 164              		.loc 1 192 3 view .LVU37
 165 001a 4FF68071 		movw	r1, #65408
 166 001e 0648     		ldr	r0, .L12+8
 167 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 168              	.LVL2:
 196:Core/Src/fsmc.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 169              		.loc 1 196 3 view .LVU38
 170 0024 4CF6B371 		movw	r1, #53171
 171 0028 0448     		ldr	r0, .L12+12
 172 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccaEwHML.s 			page 8


 173              	.LVL3:
 174 002e EBE7     		b	.L8
 175              	.L13:
 176              		.align	2
 177              	.L12:
 178 0030 00000000 		.word	.LANCHOR1
 179 0034 00100240 		.word	1073876992
 180 0038 00180140 		.word	1073813504
 181 003c 00140140 		.word	1073812480
 182              		.cfi_endproc
 183              	.LFE73:
 185              		.section	.text.MX_FSMC_Init,"ax",%progbits
 186              		.align	1
 187              		.global	MX_FSMC_Init
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 192              	MX_FSMC_Init:
 193              	.LFB70:
  32:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_Init 0 */
 194              		.loc 1 32 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 32
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198 0000 00B5     		push	{lr}
 199              	.LCFI5:
 200              		.cfi_def_cfa_offset 4
 201              		.cfi_offset 14, -4
 202 0002 89B0     		sub	sp, sp, #36
 203              	.LCFI6:
 204              		.cfi_def_cfa_offset 40
  37:Core/Src/fsmc.c **** 
 205              		.loc 1 37 3 view .LVU40
  37:Core/Src/fsmc.c **** 
 206              		.loc 1 37 30 is_stmt 0 view .LVU41
 207 0004 0022     		movs	r2, #0
 208 0006 0192     		str	r2, [sp, #4]
 209 0008 0292     		str	r2, [sp, #8]
 210 000a 0392     		str	r2, [sp, #12]
 211 000c 0492     		str	r2, [sp, #16]
 212 000e 0592     		str	r2, [sp, #20]
 213 0010 0692     		str	r2, [sp, #24]
 214 0012 0792     		str	r2, [sp, #28]
  45:Core/Src/fsmc.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 215              		.loc 1 45 3 is_stmt 1 view .LVU42
  45:Core/Src/fsmc.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 216              		.loc 1 45 19 is_stmt 0 view .LVU43
 217 0014 1748     		ldr	r0, .L18
 218 0016 4FF02043 		mov	r3, #-1610612736
 219 001a 0360     		str	r3, [r0]
  46:Core/Src/fsmc.c ****   /* hsram1.Init */
 220              		.loc 1 46 3 is_stmt 1 view .LVU44
  46:Core/Src/fsmc.c ****   /* hsram1.Init */
 221              		.loc 1 46 19 is_stmt 0 view .LVU45
 222 001c 03F58273 		add	r3, r3, #260
 223 0020 4360     		str	r3, [r0, #4]
  48:Core/Src/fsmc.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
ARM GAS  /tmp/ccaEwHML.s 			page 9


 224              		.loc 1 48 3 is_stmt 1 view .LVU46
  48:Core/Src/fsmc.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 225              		.loc 1 48 22 is_stmt 0 view .LVU47
 226 0022 8260     		str	r2, [r0, #8]
  49:Core/Src/fsmc.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 227              		.loc 1 49 3 is_stmt 1 view .LVU48
  49:Core/Src/fsmc.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 228              		.loc 1 49 30 is_stmt 0 view .LVU49
 229 0024 C260     		str	r2, [r0, #12]
  50:Core/Src/fsmc.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 230              		.loc 1 50 3 is_stmt 1 view .LVU50
  50:Core/Src/fsmc.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 231              		.loc 1 50 26 is_stmt 0 view .LVU51
 232 0026 0261     		str	r2, [r0, #16]
  51:Core/Src/fsmc.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 233              		.loc 1 51 3 is_stmt 1 view .LVU52
  51:Core/Src/fsmc.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 234              		.loc 1 51 31 is_stmt 0 view .LVU53
 235 0028 1023     		movs	r3, #16
 236 002a 4361     		str	r3, [r0, #20]
  52:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 237              		.loc 1 52 3 is_stmt 1 view .LVU54
  52:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 238              		.loc 1 52 31 is_stmt 0 view .LVU55
 239 002c 8261     		str	r2, [r0, #24]
  53:Core/Src/fsmc.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 240              		.loc 1 53 3 is_stmt 1 view .LVU56
  53:Core/Src/fsmc.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 241              		.loc 1 53 34 is_stmt 0 view .LVU57
 242 002e C261     		str	r2, [r0, #28]
  54:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 243              		.loc 1 54 3 is_stmt 1 view .LVU58
  54:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 244              		.loc 1 54 24 is_stmt 0 view .LVU59
 245 0030 0262     		str	r2, [r0, #32]
  55:Core/Src/fsmc.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 246              		.loc 1 55 3 is_stmt 1 view .LVU60
  55:Core/Src/fsmc.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 247              		.loc 1 55 32 is_stmt 0 view .LVU61
 248 0032 4262     		str	r2, [r0, #36]
  56:Core/Src/fsmc.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 249              		.loc 1 56 3 is_stmt 1 view .LVU62
  56:Core/Src/fsmc.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 250              		.loc 1 56 30 is_stmt 0 view .LVU63
 251 0034 4FF48051 		mov	r1, #4096
 252 0038 8162     		str	r1, [r0, #40]
  57:Core/Src/fsmc.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 253              		.loc 1 57 3 is_stmt 1 view .LVU64
  57:Core/Src/fsmc.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 254              		.loc 1 57 26 is_stmt 0 view .LVU65
 255 003a C262     		str	r2, [r0, #44]
  58:Core/Src/fsmc.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 256              		.loc 1 58 3 is_stmt 1 view .LVU66
  58:Core/Src/fsmc.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 257              		.loc 1 58 28 is_stmt 0 view .LVU67
 258 003c 0263     		str	r2, [r0, #48]
  59:Core/Src/fsmc.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
ARM GAS  /tmp/ccaEwHML.s 			page 10


 259              		.loc 1 59 3 is_stmt 1 view .LVU68
  59:Core/Src/fsmc.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 260              		.loc 1 59 32 is_stmt 0 view .LVU69
 261 003e 4263     		str	r2, [r0, #52]
  60:Core/Src/fsmc.c ****   /* Timing */
 262              		.loc 1 60 3 is_stmt 1 view .LVU70
  60:Core/Src/fsmc.c ****   /* Timing */
 263              		.loc 1 60 26 is_stmt 0 view .LVU71
 264 0040 8263     		str	r2, [r0, #56]
  62:Core/Src/fsmc.c ****   Timing.AddressHoldTime = 15;
 265              		.loc 1 62 3 is_stmt 1 view .LVU72
  62:Core/Src/fsmc.c ****   Timing.AddressHoldTime = 15;
 266              		.loc 1 62 27 is_stmt 0 view .LVU73
 267 0042 0121     		movs	r1, #1
 268 0044 0191     		str	r1, [sp, #4]
  63:Core/Src/fsmc.c ****   Timing.DataSetupTime = 4;
 269              		.loc 1 63 3 is_stmt 1 view .LVU74
  63:Core/Src/fsmc.c ****   Timing.DataSetupTime = 4;
 270              		.loc 1 63 26 is_stmt 0 view .LVU75
 271 0046 0F21     		movs	r1, #15
 272 0048 0291     		str	r1, [sp, #8]
  64:Core/Src/fsmc.c ****   Timing.BusTurnAroundDuration = 0;
 273              		.loc 1 64 3 is_stmt 1 view .LVU76
  64:Core/Src/fsmc.c ****   Timing.BusTurnAroundDuration = 0;
 274              		.loc 1 64 24 is_stmt 0 view .LVU77
 275 004a 0421     		movs	r1, #4
 276 004c 0391     		str	r1, [sp, #12]
  65:Core/Src/fsmc.c ****   Timing.CLKDivision = 16;
 277              		.loc 1 65 3 is_stmt 1 view .LVU78
  66:Core/Src/fsmc.c ****   Timing.DataLatency = 17;
 278              		.loc 1 66 3 view .LVU79
  66:Core/Src/fsmc.c ****   Timing.DataLatency = 17;
 279              		.loc 1 66 22 is_stmt 0 view .LVU80
 280 004e 0593     		str	r3, [sp, #20]
  67:Core/Src/fsmc.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 281              		.loc 1 67 3 is_stmt 1 view .LVU81
  67:Core/Src/fsmc.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 282              		.loc 1 67 22 is_stmt 0 view .LVU82
 283 0050 1123     		movs	r3, #17
 284 0052 0693     		str	r3, [sp, #24]
  68:Core/Src/fsmc.c ****   /* ExtTiming */
 285              		.loc 1 68 3 is_stmt 1 view .LVU83
  71:Core/Src/fsmc.c ****   {
 286              		.loc 1 71 3 view .LVU84
  71:Core/Src/fsmc.c ****   {
 287              		.loc 1 71 7 is_stmt 0 view .LVU85
 288 0054 6944     		add	r1, sp, r1
 289 0056 FFF7FEFF 		bl	HAL_SRAM_Init
 290              	.LVL4:
  71:Core/Src/fsmc.c ****   {
 291              		.loc 1 71 6 view .LVU86
 292 005a 38B9     		cbnz	r0, .L17
 293              	.L15:
  79:Core/Src/fsmc.c **** 
 294              		.loc 1 79 3 is_stmt 1 view .LVU87
 295 005c 064A     		ldr	r2, .L18+4
 296 005e D369     		ldr	r3, [r2, #28]
ARM GAS  /tmp/ccaEwHML.s 			page 11


 297 0060 43F48063 		orr	r3, r3, #1024
 298 0064 D361     		str	r3, [r2, #28]
  84:Core/Src/fsmc.c **** 
 299              		.loc 1 84 1 is_stmt 0 view .LVU88
 300 0066 09B0     		add	sp, sp, #36
 301              	.LCFI7:
 302              		.cfi_remember_state
 303              		.cfi_def_cfa_offset 4
 304              		@ sp needed
 305 0068 5DF804FB 		ldr	pc, [sp], #4
 306              	.L17:
 307              	.LCFI8:
 308              		.cfi_restore_state
  73:Core/Src/fsmc.c ****   }
 309              		.loc 1 73 5 is_stmt 1 view .LVU89
 310 006c FFF7FEFF 		bl	Error_Handler
 311              	.LVL5:
 312 0070 F4E7     		b	.L15
 313              	.L19:
 314 0072 00BF     		.align	2
 315              	.L18:
 316 0074 00000000 		.word	.LANCHOR2
 317 0078 00000140 		.word	1073807360
 318              		.cfi_endproc
 319              	.LFE70:
 321              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 322              		.align	1
 323              		.global	HAL_SRAM_MspInit
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	HAL_SRAM_MspInit:
 329              	.LVL6:
 330              	.LFB72:
 146:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 331              		.loc 1 146 54 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 146:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 335              		.loc 1 146 54 is_stmt 0 view .LVU91
 336 0000 08B5     		push	{r3, lr}
 337              	.LCFI9:
 338              		.cfi_def_cfa_offset 8
 339              		.cfi_offset 3, -8
 340              		.cfi_offset 14, -4
 150:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 341              		.loc 1 150 3 is_stmt 1 view .LVU92
 342 0002 FFF7FEFF 		bl	HAL_FSMC_MspInit
 343              	.LVL7:
 154:Core/Src/fsmc.c **** 
 344              		.loc 1 154 1 is_stmt 0 view .LVU93
 345 0006 08BD     		pop	{r3, pc}
 346              		.cfi_endproc
 347              	.LFE72:
 349              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 350              		.align	1
ARM GAS  /tmp/ccaEwHML.s 			page 12


 351              		.global	HAL_SRAM_MspDeInit
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 356              	HAL_SRAM_MspDeInit:
 357              	.LVL8:
 358              	.LFB74:
 204:Core/Src/fsmc.c **** 
 205:Core/Src/fsmc.c **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 359              		.loc 1 205 56 is_stmt 1 view -0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 363              		.loc 1 205 56 is_stmt 0 view .LVU95
 364 0000 08B5     		push	{r3, lr}
 365              	.LCFI10:
 366              		.cfi_def_cfa_offset 8
 367              		.cfi_offset 3, -8
 368              		.cfi_offset 14, -4
 206:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 207:Core/Src/fsmc.c **** 
 208:Core/Src/fsmc.c ****   /* USER CODE END SRAM_MspDeInit 0 */
 209:Core/Src/fsmc.c ****   HAL_FSMC_MspDeInit();
 369              		.loc 1 209 3 is_stmt 1 view .LVU96
 370 0002 FFF7FEFF 		bl	HAL_FSMC_MspDeInit
 371              	.LVL9:
 210:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 211:Core/Src/fsmc.c **** 
 212:Core/Src/fsmc.c ****   /* USER CODE END SRAM_MspDeInit 1 */
 213:Core/Src/fsmc.c **** }
 372              		.loc 1 213 1 is_stmt 0 view .LVU97
 373 0006 08BD     		pop	{r3, pc}
 374              		.cfi_endproc
 375              	.LFE74:
 377              		.global	hsram1
 378              		.section	.bss.FSMC_DeInitialized,"aw",%nobits
 379              		.align	2
 380              		.set	.LANCHOR1,. + 0
 383              	FSMC_DeInitialized:
 384 0000 00000000 		.space	4
 385              		.section	.bss.FSMC_Initialized,"aw",%nobits
 386              		.align	2
 387              		.set	.LANCHOR0,. + 0
 390              	FSMC_Initialized:
 391 0000 00000000 		.space	4
 392              		.section	.bss.hsram1,"aw",%nobits
 393              		.align	2
 394              		.set	.LANCHOR2,. + 0
 397              	hsram1:
 398 0000 00000000 		.space	72
 398      00000000 
 398      00000000 
 398      00000000 
 398      00000000 
 399              		.text
 400              	.Letext0:
 401              		.file 2 "/home/wanghao/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
ARM GAS  /tmp/ccaEwHML.s 			page 13


 402              		.file 3 "/home/wanghao/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 403              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 404              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 405              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 406              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 407              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h"
 408              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h"
 409              		.file 10 "Core/Inc/main.h"
 410              		.file 11 "Core/Inc/fsmc.h"
ARM GAS  /tmp/ccaEwHML.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 fsmc.c
     /tmp/ccaEwHML.s:18     .text.HAL_FSMC_MspInit:0000000000000000 $t
     /tmp/ccaEwHML.s:23     .text.HAL_FSMC_MspInit:0000000000000000 HAL_FSMC_MspInit
     /tmp/ccaEwHML.s:120    .text.HAL_FSMC_MspInit:000000000000005c $d
     /tmp/ccaEwHML.s:128    .text.HAL_FSMC_MspDeInit:0000000000000000 $t
     /tmp/ccaEwHML.s:133    .text.HAL_FSMC_MspDeInit:0000000000000000 HAL_FSMC_MspDeInit
     /tmp/ccaEwHML.s:178    .text.HAL_FSMC_MspDeInit:0000000000000030 $d
     /tmp/ccaEwHML.s:186    .text.MX_FSMC_Init:0000000000000000 $t
     /tmp/ccaEwHML.s:192    .text.MX_FSMC_Init:0000000000000000 MX_FSMC_Init
     /tmp/ccaEwHML.s:316    .text.MX_FSMC_Init:0000000000000074 $d
     /tmp/ccaEwHML.s:322    .text.HAL_SRAM_MspInit:0000000000000000 $t
     /tmp/ccaEwHML.s:328    .text.HAL_SRAM_MspInit:0000000000000000 HAL_SRAM_MspInit
     /tmp/ccaEwHML.s:350    .text.HAL_SRAM_MspDeInit:0000000000000000 $t
     /tmp/ccaEwHML.s:356    .text.HAL_SRAM_MspDeInit:0000000000000000 HAL_SRAM_MspDeInit
     /tmp/ccaEwHML.s:397    .bss.hsram1:0000000000000000 hsram1
     /tmp/ccaEwHML.s:379    .bss.FSMC_DeInitialized:0000000000000000 $d
     /tmp/ccaEwHML.s:383    .bss.FSMC_DeInitialized:0000000000000000 FSMC_DeInitialized
     /tmp/ccaEwHML.s:386    .bss.FSMC_Initialized:0000000000000000 $d
     /tmp/ccaEwHML.s:390    .bss.FSMC_Initialized:0000000000000000 FSMC_Initialized
     /tmp/ccaEwHML.s:393    .bss.hsram1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_SRAM_Init
Error_Handler
